|PipelineCPU
last_inst[0] <= DataFetchCycle:inst10.inst[0]
last_inst[1] <= DataFetchCycle:inst10.inst[1]
last_inst[2] <= DataFetchCycle:inst10.inst[2]
last_inst[3] <= DataFetchCycle:inst10.inst[3]
last_inst[4] <= DataFetchCycle:inst10.inst[4]
last_inst[5] <= DataFetchCycle:inst10.inst[5]
last_inst[6] <= DataFetchCycle:inst10.inst[6]
last_inst[7] <= DataFetchCycle:inst10.inst[7]
last_inst[8] <= DataFetchCycle:inst10.inst[8]
last_inst[9] <= DataFetchCycle:inst10.inst[9]
last_inst[10] <= DataFetchCycle:inst10.inst[10]
last_inst[11] <= DataFetchCycle:inst10.inst[11]
last_inst[12] <= DataFetchCycle:inst10.inst[12]
last_inst[13] <= DataFetchCycle:inst10.inst[13]
last_inst[14] <= DataFetchCycle:inst10.inst[14]
last_inst[15] <= DataFetchCycle:inst10.inst[15]
clk => ALUCycle:inst8.clk
clk => inst42.IN0
clk => RegReadCycle:inst1.clk
clk => InstFetchCycle:inst.clk
clk => regByte:inst2.Clk
clk => DataFetchCycle:inst10.clk
clk => regByte:inst47.Clk
Last_PC[0] <= lastpc[0].DB_MAX_OUTPUT_PORT_TYPE
Last_PC[1] <= lastpc[1].DB_MAX_OUTPUT_PORT_TYPE
Last_PC[2] <= lastpc[2].DB_MAX_OUTPUT_PORT_TYPE
Last_PC[3] <= lastpc[3].DB_MAX_OUTPUT_PORT_TYPE
Last_PC[4] <= lastpc[4].DB_MAX_OUTPUT_PORT_TYPE
Last_PC[5] <= lastpc[5].DB_MAX_OUTPUT_PORT_TYPE
Last_PC[6] <= lastpc[6].DB_MAX_OUTPUT_PORT_TYPE
Last_PC[7] <= lastpc[7].DB_MAX_OUTPUT_PORT_TYPE
R0[0] <= RegReadCycle:inst1.R0[0]
R0[1] <= RegReadCycle:inst1.R0[1]
R0[2] <= RegReadCycle:inst1.R0[2]
R0[3] <= RegReadCycle:inst1.R0[3]
R0[4] <= RegReadCycle:inst1.R0[4]
R0[5] <= RegReadCycle:inst1.R0[5]
R0[6] <= RegReadCycle:inst1.R0[6]
R0[7] <= RegReadCycle:inst1.R0[7]
R1[0] <= RegReadCycle:inst1.R1[0]
R1[1] <= RegReadCycle:inst1.R1[1]
R1[2] <= RegReadCycle:inst1.R1[2]
R1[3] <= RegReadCycle:inst1.R1[3]
R1[4] <= RegReadCycle:inst1.R1[4]
R1[5] <= RegReadCycle:inst1.R1[5]
R1[6] <= RegReadCycle:inst1.R1[6]
R1[7] <= RegReadCycle:inst1.R1[7]
R2[0] <= RegReadCycle:inst1.R2[0]
R2[1] <= RegReadCycle:inst1.R2[1]
R2[2] <= RegReadCycle:inst1.R2[2]
R2[3] <= RegReadCycle:inst1.R2[3]
R2[4] <= RegReadCycle:inst1.R2[4]
R2[5] <= RegReadCycle:inst1.R2[5]
R2[6] <= RegReadCycle:inst1.R2[6]
R2[7] <= RegReadCycle:inst1.R2[7]
R3[0] <= RegReadCycle:inst1.R3[0]
R3[1] <= RegReadCycle:inst1.R3[1]
R3[2] <= RegReadCycle:inst1.R3[2]
R3[3] <= RegReadCycle:inst1.R3[3]
R3[4] <= RegReadCycle:inst1.R3[4]
R3[5] <= RegReadCycle:inst1.R3[5]
R3[6] <= RegReadCycle:inst1.R3[6]
R3[7] <= RegReadCycle:inst1.R3[7]
R4[0] <= RegReadCycle:inst1.R4[0]
R4[1] <= RegReadCycle:inst1.R4[1]
R4[2] <= RegReadCycle:inst1.R4[2]
R4[3] <= RegReadCycle:inst1.R4[3]
R4[4] <= RegReadCycle:inst1.R4[4]
R4[5] <= RegReadCycle:inst1.R4[5]
R4[6] <= RegReadCycle:inst1.R4[6]
R4[7] <= RegReadCycle:inst1.R4[7]
R5[0] <= RegReadCycle:inst1.R5[0]
R5[1] <= RegReadCycle:inst1.R5[1]
R5[2] <= RegReadCycle:inst1.R5[2]
R5[3] <= RegReadCycle:inst1.R5[3]
R5[4] <= RegReadCycle:inst1.R5[4]
R5[5] <= RegReadCycle:inst1.R5[5]
R5[6] <= RegReadCycle:inst1.R5[6]
R5[7] <= RegReadCycle:inst1.R5[7]
R6[0] <= RegReadCycle:inst1.R6[0]
R6[1] <= RegReadCycle:inst1.R6[1]
R6[2] <= RegReadCycle:inst1.R6[2]
R6[3] <= RegReadCycle:inst1.R6[3]
R6[4] <= RegReadCycle:inst1.R6[4]
R6[5] <= RegReadCycle:inst1.R6[5]
R6[6] <= RegReadCycle:inst1.R6[6]
R6[7] <= RegReadCycle:inst1.R6[7]
R7[0] <= RegReadCycle:inst1.R7[0]
R7[1] <= RegReadCycle:inst1.R7[1]
R7[2] <= RegReadCycle:inst1.R7[2]
R7[3] <= RegReadCycle:inst1.R7[3]
R7[4] <= RegReadCycle:inst1.R7[4]
R7[5] <= RegReadCycle:inst1.R7[5]
R7[6] <= RegReadCycle:inst1.R7[6]
R7[7] <= RegReadCycle:inst1.R7[7]


|PipelineCPU|DataFetchCycle:inst10
add[0] <= instReg:inst100.add[0]
add[1] <= instReg:inst100.add[1]
add[2] <= instReg:inst100.add[2]
add[3] <= instReg:inst100.add[3]
add[4] <= instReg:inst100.add[4]
add[5] <= instReg:inst100.add[5]
add[6] <= instReg:inst100.add[6]
add[7] <= instReg:inst100.add[7]
isStall => inst120.IN0
clk => inst200.IN0
clk => regByte:inst4.Clk
clk => regByte:inst99.Clk
clk => Data_Memory:inst98.clk
Imem[0] => instReg:inst100.Imem[0]
Imem[1] => instReg:inst100.Imem[1]
Imem[2] => instReg:inst100.Imem[2]
Imem[3] => instReg:inst100.Imem[3]
Imem[4] => instReg:inst100.Imem[4]
Imem[5] => instReg:inst100.Imem[5]
Imem[6] => instReg:inst100.Imem[6]
Imem[7] => instReg:inst100.Imem[7]
Imem[8] => instReg:inst100.Imem[8]
Imem[9] => instReg:inst100.Imem[9]
Imem[10] => instReg:inst100.Imem[10]
Imem[11] => instReg:inst100.Imem[11]
Imem[12] => instReg:inst100.Imem[12]
Imem[13] => instReg:inst100.Imem[13]
Imem[14] => instReg:inst100.Imem[14]
Imem[15] => instReg:inst100.Imem[15]
funct[0] <= instReg:inst100.funct[0]
funct[1] <= instReg:inst100.funct[1]
funct[2] <= instReg:inst100.funct[2]
imm[0] <= instReg:inst100.imm[0]
imm[1] <= instReg:inst100.imm[1]
imm[2] <= instReg:inst100.imm[2]
imm[3] <= instReg:inst100.imm[3]
imm[4] <= instReg:inst100.imm[4]
imm[5] <= instReg:inst100.imm[5]
inst[0] <= instReg:inst100.inst[0]
inst[1] <= instReg:inst100.inst[1]
inst[2] <= instReg:inst100.inst[2]
inst[3] <= instReg:inst100.inst[3]
inst[4] <= instReg:inst100.inst[4]
inst[5] <= instReg:inst100.inst[5]
inst[6] <= instReg:inst100.inst[6]
inst[7] <= instReg:inst100.inst[7]
inst[8] <= instReg:inst100.inst[8]
inst[9] <= instReg:inst100.inst[9]
inst[10] <= instReg:inst100.inst[10]
inst[11] <= instReg:inst100.inst[11]
inst[12] <= instReg:inst100.inst[12]
inst[13] <= instReg:inst100.inst[13]
inst[14] <= instReg:inst100.inst[14]
inst[15] <= instReg:inst100.inst[15]
nPC[0] <= regByte:inst4.R[0]
nPC[1] <= regByte:inst4.R[1]
nPC[2] <= regByte:inst4.R[2]
nPC[3] <= regByte:inst4.R[3]
nPC[4] <= regByte:inst4.R[4]
nPC[5] <= regByte:inst4.R[5]
nPC[6] <= regByte:inst4.R[6]
nPC[7] <= regByte:inst4.R[7]
PC[0] => regByte:inst4.X[0]
PC[1] => regByte:inst4.X[1]
PC[2] => regByte:inst4.X[2]
PC[3] => regByte:inst4.X[3]
PC[4] => regByte:inst4.X[4]
PC[5] => regByte:inst4.X[5]
PC[6] => regByte:inst4.X[6]
PC[7] => regByte:inst4.X[7]
opcode[0] <= instReg:inst100.opcode[0]
opcode[1] <= instReg:inst100.opcode[1]
opcode[2] <= instReg:inst100.opcode[2]
opcode[3] <= instReg:inst100.opcode[3]
out[0] <= regByte:inst99.R[0]
out[1] <= regByte:inst99.R[1]
out[2] <= regByte:inst99.R[2]
out[3] <= regByte:inst99.R[3]
out[4] <= regByte:inst99.R[4]
out[5] <= regByte:inst99.R[5]
out[6] <= regByte:inst99.R[6]
out[7] <= regByte:inst99.R[7]
MemRead => BUSMUX:inst3.sel
Value[0] => BUSMUX:inst3.dataa[0]
Value[0] => Data_Memory:inst98.address[0]
Value[1] => BUSMUX:inst3.dataa[1]
Value[1] => Data_Memory:inst98.address[1]
Value[2] => BUSMUX:inst3.dataa[2]
Value[2] => Data_Memory:inst98.address[2]
Value[3] => BUSMUX:inst3.dataa[3]
Value[3] => Data_Memory:inst98.address[3]
Value[4] => BUSMUX:inst3.dataa[4]
Value[4] => Data_Memory:inst98.address[4]
Value[5] => BUSMUX:inst3.dataa[5]
Value[5] => Data_Memory:inst98.address[5]
Value[6] => BUSMUX:inst3.dataa[6]
Value[6] => Data_Memory:inst98.address[6]
Value[7] => BUSMUX:inst3.dataa[7]
Value[7] => Data_Memory:inst98.address[7]
MemWrite => Data_Memory:inst98.we
MemWrite => inst1[7].OE
MemWrite => inst1[6].OE
MemWrite => inst1[5].OE
MemWrite => inst1[4].OE
MemWrite => inst1[3].OE
MemWrite => inst1[2].OE
MemWrite => inst1[1].OE
MemWrite => inst1[0].OE
Data[0] => inst1[0].DATAIN
Data[1] => inst1[1].DATAIN
Data[2] => inst1[2].DATAIN
Data[3] => inst1[3].DATAIN
Data[4] => inst1[4].DATAIN
Data[5] => inst1[5].DATAIN
Data[6] => inst1[6].DATAIN
Data[7] => inst1[7].DATAIN
rd[0] <= instReg:inst100.rd[0]
rd[1] <= instReg:inst100.rd[1]
rd[2] <= instReg:inst100.rd[2]
rs[0] <= instReg:inst100.rs[0]
rs[1] <= instReg:inst100.rs[1]
rs[2] <= instReg:inst100.rs[2]
rt[0] <= instReg:inst100.rt[0]
rt[1] <= instReg:inst100.rt[1]
rt[2] <= instReg:inst100.rt[2]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100
add[0] <= regByte:inst20.R[0]
add[1] <= regByte:inst20.R[1]
add[2] <= regByte:inst20.R[2]
add[3] <= regByte:inst20.R[3]
add[4] <= regByte:inst20.R[4]
add[5] <= regByte:inst20.R[5]
add[6] <= regByte:inst20.R[6]
add[7] <= regByte:inst20.R[7]
inst[0] <= regByte:inst20.R[0]
inst[1] <= regByte:inst20.R[1]
inst[2] <= regByte:inst20.R[2]
inst[3] <= regByte:inst20.R[3]
inst[4] <= regByte:inst20.R[4]
inst[5] <= regByte:inst20.R[5]
inst[6] <= regByte:inst20.R[6]
inst[7] <= regByte:inst20.R[7]
inst[8] <= regByte:inst2.R[0]
inst[9] <= regByte:inst2.R[1]
inst[10] <= regByte:inst2.R[2]
inst[11] <= regByte:inst2.R[3]
inst[12] <= regByte:inst2.R[4]
inst[13] <= regByte:inst2.R[5]
inst[14] <= regByte:inst2.R[6]
inst[15] <= regByte:inst2.R[7]
IRWrite => regByte:inst2.Write
IRWrite => regByte:inst20.Write
Clk => regByte:inst2.Clk
Clk => regByte:inst20.Clk
Imem[0] => regByte:inst20.X[0]
Imem[1] => regByte:inst20.X[1]
Imem[2] => regByte:inst20.X[2]
Imem[3] => regByte:inst20.X[3]
Imem[4] => regByte:inst20.X[4]
Imem[5] => regByte:inst20.X[5]
Imem[6] => regByte:inst20.X[6]
Imem[7] => regByte:inst20.X[7]
Imem[8] => regByte:inst2.X[0]
Imem[9] => regByte:inst2.X[1]
Imem[10] => regByte:inst2.X[2]
Imem[11] => regByte:inst2.X[3]
Imem[12] => regByte:inst2.X[4]
Imem[13] => regByte:inst2.X[5]
Imem[14] => regByte:inst2.X[6]
Imem[15] => regByte:inst2.X[7]
funct[0] <= regByte:inst20.R[0]
funct[1] <= regByte:inst20.R[1]
funct[2] <= regByte:inst20.R[2]
imm[0] <= regByte:inst20.R[0]
imm[1] <= regByte:inst20.R[1]
imm[2] <= regByte:inst20.R[2]
imm[3] <= regByte:inst20.R[3]
imm[4] <= regByte:inst20.R[4]
imm[5] <= regByte:inst20.R[5]
opcode[0] <= regByte:inst2.R[4]
opcode[1] <= regByte:inst2.R[5]
opcode[2] <= regByte:inst2.R[6]
opcode[3] <= regByte:inst2.R[7]
rd[0] <= regByte:inst20.R[3]
rd[1] <= regByte:inst20.R[4]
rd[2] <= regByte:inst20.R[5]
rs[0] <= regByte:inst2.R[1]
rs[1] <= regByte:inst2.R[2]
rs[2] <= regByte:inst2.R[3]
rt[0] <= regByte:inst20.R[6]
rt[1] <= regByte:inst20.R[7]
rt[2] <= regByte:inst2.R[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|instReg:inst100|regByte:inst20|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst4|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|DataFetchCycle:inst10|regByte:inst99|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|PipelineCPU|DataFetchCycle:inst10|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[0][7] => mux_tnc:auto_generated.data[7]
data[1][0] => mux_tnc:auto_generated.data[8]
data[1][1] => mux_tnc:auto_generated.data[9]
data[1][2] => mux_tnc:auto_generated.data[10]
data[1][3] => mux_tnc:auto_generated.data[11]
data[1][4] => mux_tnc:auto_generated.data[12]
data[1][5] => mux_tnc:auto_generated.data[13]
data[1][6] => mux_tnc:auto_generated.data[14]
data[1][7] => mux_tnc:auto_generated.data[15]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]
result[7] <= mux_tnc:auto_generated.result[7]


|PipelineCPU|DataFetchCycle:inst10|BUSMUX:inst3|lpm_mux:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|DataFetchCycle:inst10|Data_Memory:inst98
dio[0] <> LPM_RAM_IO:inst.dio[0]
dio[1] <> LPM_RAM_IO:inst.dio[1]
dio[2] <> LPM_RAM_IO:inst.dio[2]
dio[3] <> LPM_RAM_IO:inst.dio[3]
dio[4] <> LPM_RAM_IO:inst.dio[4]
dio[5] <> LPM_RAM_IO:inst.dio[5]
dio[6] <> LPM_RAM_IO:inst.dio[6]
dio[7] <> LPM_RAM_IO:inst.dio[7]
clk => inst2.IN0
we => LPM_RAM_IO:inst.we
we => inst1.IN0
address[0] => LPM_RAM_IO:inst.address[0]
address[1] => LPM_RAM_IO:inst.address[1]
address[2] => LPM_RAM_IO:inst.address[2]
address[3] => LPM_RAM_IO:inst.address[3]
address[4] => LPM_RAM_IO:inst.address[4]
address[5] => LPM_RAM_IO:inst.address[5]
address[6] => LPM_RAM_IO:inst.address[6]
address[7] => LPM_RAM_IO:inst.address[7]


|PipelineCPU|DataFetchCycle:inst10|Data_Memory:inst98|LPM_RAM_IO:inst
dio[0] <> datatri[0]
dio[1] <> datatri[1]
dio[2] <> datatri[2]
dio[3] <> datatri[3]
dio[4] <> datatri[4]
dio[5] <> datatri[5]
dio[6] <> datatri[6]
dio[7] <> datatri[7]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
inclock => altram:sram.clocki
outclock => ~NO_FANOUT~
outenab => _.IN0
outenab => datatri[7].IN0
memenab => _.IN1
memenab => datatri[7].IN1
we => _.IN0


|PipelineCPU|DataFetchCycle:inst10|Data_Memory:inst98|LPM_RAM_IO:inst|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
clocki => altsyncram:ram_block.clock0
clocko => ~NO_FANOUT~
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]


|PipelineCPU|DataFetchCycle:inst10|Data_Memory:inst98|LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block
wren_a => altsyncram_k2g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_k2g1:auto_generated.data_a[0]
data_a[1] => altsyncram_k2g1:auto_generated.data_a[1]
data_a[2] => altsyncram_k2g1:auto_generated.data_a[2]
data_a[3] => altsyncram_k2g1:auto_generated.data_a[3]
data_a[4] => altsyncram_k2g1:auto_generated.data_a[4]
data_a[5] => altsyncram_k2g1:auto_generated.data_a[5]
data_a[6] => altsyncram_k2g1:auto_generated.data_a[6]
data_a[7] => altsyncram_k2g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k2g1:auto_generated.address_a[0]
address_a[1] => altsyncram_k2g1:auto_generated.address_a[1]
address_a[2] => altsyncram_k2g1:auto_generated.address_a[2]
address_a[3] => altsyncram_k2g1:auto_generated.address_a[3]
address_a[4] => altsyncram_k2g1:auto_generated.address_a[4]
address_a[5] => altsyncram_k2g1:auto_generated.address_a[5]
address_a[6] => altsyncram_k2g1:auto_generated.address_a[6]
address_a[7] => altsyncram_k2g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k2g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k2g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_k2g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_k2g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_k2g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_k2g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_k2g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_k2g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_k2g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PipelineCPU|DataFetchCycle:inst10|Data_Memory:inst98|LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block|altsyncram_k2g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|PipelineCPU|Control2:inst11
RDST <= inst1.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => 16dmux:inst.A
opcode[1] => 16dmux:inst.B
opcode[2] => 16dmux:inst.C
opcode[3] => 16dmux:inst.D
opcode[3] => inst4.IN1
BRANCH <= inst2.DB_MAX_OUTPUT_PORT_TYPE
JUMP <= 16dmux:inst.Q14
MREAD <= 16dmux:inst.Q7
MWRITE <= 16dmux:inst.Q6


|PipelineCPU|Control2:inst11|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8
zero <= ALU:inst100.zero
clk => ALU:inst100.clk
clk => instReg:inst130.Clk
clk => regByte:inst6.Clk
clk => regByte:inst4.Clk
discard => ALU:inst100.discard
discard => inst45.IN1
A[0] => ALU:inst100.A[0]
A[1] => ALU:inst100.A[1]
A[2] => ALU:inst100.A[2]
A[3] => ALU:inst100.A[3]
A[4] => ALU:inst100.A[4]
A[5] => ALU:inst100.A[5]
A[6] => ALU:inst100.A[6]
A[7] => ALU:inst100.A[7]
B[0] => ALU:inst100.B[0]
B[1] => ALU:inst100.B[1]
B[2] => ALU:inst100.B[2]
B[3] => ALU:inst100.B[3]
B[4] => ALU:inst100.B[4]
B[5] => ALU:inst100.B[5]
B[6] => ALU:inst100.B[6]
B[7] => ALU:inst100.B[7]
op[0] => ALU:inst100.op[0]
op[1] => ALU:inst100.op[1]
op[2] => ALU:inst100.op[2]
op[3] => ALU:inst100.op[3]
ready <= ALU:inst100.ready
add[0] <= instReg:inst130.add[0]
add[1] <= instReg:inst130.add[1]
add[2] <= instReg:inst130.add[2]
add[3] <= instReg:inst130.add[3]
add[4] <= instReg:inst130.add[4]
add[5] <= instReg:inst130.add[5]
add[6] <= instReg:inst130.add[6]
add[7] <= instReg:inst130.add[7]
isStall => inst200.IN0
Imem[0] => BUSMUX:inst70.dataa[0]
Imem[1] => BUSMUX:inst70.dataa[1]
Imem[2] => BUSMUX:inst70.dataa[2]
Imem[3] => BUSMUX:inst70.dataa[3]
Imem[4] => BUSMUX:inst70.dataa[4]
Imem[5] => BUSMUX:inst70.dataa[5]
Imem[6] => BUSMUX:inst70.dataa[6]
Imem[7] => BUSMUX:inst70.dataa[7]
Imem[8] => BUSMUX:inst70.dataa[8]
Imem[9] => BUSMUX:inst70.dataa[9]
Imem[10] => BUSMUX:inst70.dataa[10]
Imem[11] => BUSMUX:inst70.dataa[11]
Imem[12] => BUSMUX:inst70.dataa[12]
Imem[13] => BUSMUX:inst70.dataa[13]
Imem[14] => BUSMUX:inst70.dataa[14]
Imem[15] => BUSMUX:inst70.dataa[15]
funct[0] <= instReg:inst130.funct[0]
funct[1] <= instReg:inst130.funct[1]
funct[2] <= instReg:inst130.funct[2]
imm[0] <= instReg:inst130.imm[0]
imm[1] <= instReg:inst130.imm[1]
imm[2] <= instReg:inst130.imm[2]
imm[3] <= instReg:inst130.imm[3]
imm[4] <= instReg:inst130.imm[4]
imm[5] <= instReg:inst130.imm[5]
inst[0] <= instReg:inst130.inst[0]
inst[1] <= instReg:inst130.inst[1]
inst[2] <= instReg:inst130.inst[2]
inst[3] <= instReg:inst130.inst[3]
inst[4] <= instReg:inst130.inst[4]
inst[5] <= instReg:inst130.inst[5]
inst[6] <= instReg:inst130.inst[6]
inst[7] <= instReg:inst130.inst[7]
inst[8] <= instReg:inst130.inst[8]
inst[9] <= instReg:inst130.inst[9]
inst[10] <= instReg:inst130.inst[10]
inst[11] <= instReg:inst130.inst[11]
inst[12] <= instReg:inst130.inst[12]
inst[13] <= instReg:inst130.inst[13]
inst[14] <= instReg:inst130.inst[14]
inst[15] <= instReg:inst130.inst[15]
nPC[0] <= regByte:inst6.R[0]
nPC[1] <= regByte:inst6.R[1]
nPC[2] <= regByte:inst6.R[2]
nPC[3] <= regByte:inst6.R[3]
nPC[4] <= regByte:inst6.R[4]
nPC[5] <= regByte:inst6.R[5]
nPC[6] <= regByte:inst6.R[6]
nPC[7] <= regByte:inst6.R[7]
PC[0] => regByte:inst6.X[0]
PC[1] => regByte:inst6.X[1]
PC[2] => regByte:inst6.X[2]
PC[3] => regByte:inst6.X[3]
PC[4] => regByte:inst6.X[4]
PC[5] => regByte:inst6.X[5]
PC[6] => regByte:inst6.X[6]
PC[7] => regByte:inst6.X[7]
opcode[0] <= instReg:inst130.opcode[0]
opcode[1] <= instReg:inst130.opcode[1]
opcode[2] <= instReg:inst130.opcode[2]
opcode[3] <= instReg:inst130.opcode[3]
rd[0] <= instReg:inst130.rd[0]
rd[1] <= instReg:inst130.rd[1]
rd[2] <= instReg:inst130.rd[2]
Res[0] <= regByte:inst4.R[0]
Res[1] <= regByte:inst4.R[1]
Res[2] <= regByte:inst4.R[2]
Res[3] <= regByte:inst4.R[3]
Res[4] <= regByte:inst4.R[4]
Res[5] <= regByte:inst4.R[5]
Res[6] <= regByte:inst4.R[6]
Res[7] <= regByte:inst4.R[7]
rs[0] <= instReg:inst130.rs[0]
rs[1] <= instReg:inst130.rs[1]
rs[2] <= instReg:inst130.rs[2]
rt[0] <= instReg:inst130.rt[0]
rt[1] <= instReg:inst130.rt[1]
rt[2] <= instReg:inst130.rt[2]


|PipelineCPU|ALUCycle:inst8|ALU:inst100
zero <= inst5.DB_MAX_OUTPUT_PORT_TYPE
op0 => inst4.IN0
op0 => BUSMUX:inst78.dataa[0]
op0 => mux16x8:inst.Sel[0]
op0 => inst9.IN0
A[0] => and8bit:inst11.A[0]
A[0] => or8bit:inst12.A[0]
A[0] => xor8bit:inst13.A[0]
A[0] => addsub8:inst6.A[0]
A[0] => boothmultByte:inst1.A[0]
A[1] => and8bit:inst11.A[1]
A[1] => or8bit:inst12.A[1]
A[1] => xor8bit:inst13.A[1]
A[1] => addsub8:inst6.A[1]
A[1] => boothmultByte:inst1.A[1]
A[2] => and8bit:inst11.A[2]
A[2] => or8bit:inst12.A[2]
A[2] => xor8bit:inst13.A[2]
A[2] => addsub8:inst6.A[2]
A[2] => boothmultByte:inst1.A[2]
A[3] => and8bit:inst11.A[3]
A[3] => or8bit:inst12.A[3]
A[3] => xor8bit:inst13.A[3]
A[3] => addsub8:inst6.A[3]
A[3] => boothmultByte:inst1.A[3]
A[4] => and8bit:inst11.A[4]
A[4] => or8bit:inst12.A[4]
A[4] => xor8bit:inst13.A[4]
A[4] => addsub8:inst6.A[4]
A[4] => boothmultByte:inst1.A[4]
A[5] => and8bit:inst11.A[5]
A[5] => or8bit:inst12.A[5]
A[5] => xor8bit:inst13.A[5]
A[5] => addsub8:inst6.A[5]
A[5] => boothmultByte:inst1.A[5]
A[6] => and8bit:inst11.A[6]
A[6] => or8bit:inst12.A[6]
A[6] => xor8bit:inst13.A[6]
A[6] => addsub8:inst6.A[6]
A[6] => boothmultByte:inst1.A[6]
A[7] => and8bit:inst11.A[7]
A[7] => or8bit:inst12.A[7]
A[7] => xor8bit:inst13.A[7]
A[7] => addsub8:inst6.A[7]
A[7] => boothmultByte:inst1.A[7]
B[0] => and8bit:inst11.B[0]
B[0] => or8bit:inst12.B[0]
B[0] => xor8bit:inst13.B[0]
B[0] => addsub8:inst6.B[0]
B[0] => boothmultByte:inst1.B[0]
B[1] => and8bit:inst11.B[1]
B[1] => or8bit:inst12.B[1]
B[1] => xor8bit:inst13.B[1]
B[1] => addsub8:inst6.B[1]
B[1] => boothmultByte:inst1.B[1]
B[2] => and8bit:inst11.B[2]
B[2] => or8bit:inst12.B[2]
B[2] => xor8bit:inst13.B[2]
B[2] => addsub8:inst6.B[2]
B[2] => boothmultByte:inst1.B[2]
B[3] => and8bit:inst11.B[3]
B[3] => or8bit:inst12.B[3]
B[3] => xor8bit:inst13.B[3]
B[3] => addsub8:inst6.B[3]
B[3] => boothmultByte:inst1.B[3]
B[4] => and8bit:inst11.B[4]
B[4] => or8bit:inst12.B[4]
B[4] => xor8bit:inst13.B[4]
B[4] => addsub8:inst6.B[4]
B[4] => boothmultByte:inst1.B[4]
B[5] => and8bit:inst11.B[5]
B[5] => or8bit:inst12.B[5]
B[5] => xor8bit:inst13.B[5]
B[5] => addsub8:inst6.B[5]
B[5] => boothmultByte:inst1.B[5]
B[6] => and8bit:inst11.B[6]
B[6] => or8bit:inst12.B[6]
B[6] => xor8bit:inst13.B[6]
B[6] => addsub8:inst6.B[6]
B[6] => boothmultByte:inst1.B[6]
B[7] => and8bit:inst11.B[7]
B[7] => or8bit:inst12.B[7]
B[7] => xor8bit:inst13.B[7]
B[7] => addsub8:inst6.B[7]
B[7] => boothmultByte:inst1.B[7]
op2 => addsub8:inst6.Sub
op2 => BUSMUX:inst78.dataa[2]
op2 => mux16x8:inst.Sel[2]
op2 => inst10.IN0
clk => boothmultByte:inst1.clk
discard => BUSMUX:inst78.sel
op3 => BUSMUX:inst78.dataa[3]
op3 => mux16x8:inst.Sel[3]
op1 => BUSMUX:inst78.dataa[1]
op1 => mux16x8:inst.Sel[1]
op1 => inst8.IN3
ready <= inst8.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= mux16x8:inst.Y[0]
out[1] <= mux16x8:inst.Y[1]
out[2] <= mux16x8:inst.Y[2]
out[3] <= mux16x8:inst.Y[3]
out[4] <= mux16x8:inst.Y[4]
out[5] <= mux16x8:inst.Y[5]
out[6] <= mux16x8:inst.Y[6]
out[7] <= mux16x8:inst.Y[7]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|nzero:inst3
nzero <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN7
A[1] => inst.IN6
A[2] => inst.IN4
A[3] => inst.IN5
A[4] => inst.IN3
A[5] => inst.IN1
A[6] => inst.IN2
A[7] => inst.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst
Y[0] <= mux4x8:inst7.Y[0]
Y[1] <= mux4x8:inst7.Y[1]
Y[2] <= mux4x8:inst7.Y[2]
Y[3] <= mux4x8:inst7.Y[3]
Y[4] <= mux4x8:inst7.Y[4]
Y[5] <= mux4x8:inst7.Y[5]
Y[6] <= mux4x8:inst7.Y[6]
Y[7] <= mux4x8:inst7.Y[7]
I0[0] => mux4x8:inst.A[0]
I0[1] => mux4x8:inst.A[1]
I0[2] => mux4x8:inst.A[2]
I0[3] => mux4x8:inst.A[3]
I0[4] => mux4x8:inst.A[4]
I0[5] => mux4x8:inst.A[5]
I0[6] => mux4x8:inst.A[6]
I0[7] => mux4x8:inst.A[7]
I17 => mux4x8:inst.B[7]
I16 => mux4x8:inst.B[6]
I15 => mux4x8:inst.B[5]
I14 => mux4x8:inst.B[4]
I13 => mux4x8:inst.B[3]
I12 => mux4x8:inst.B[2]
I11 => mux4x8:inst.B[1]
I10 => mux4x8:inst.B[0]
I2[0] => mux4x8:inst.C[0]
I2[1] => mux4x8:inst.C[1]
I2[2] => mux4x8:inst.C[2]
I2[3] => mux4x8:inst.C[3]
I2[4] => mux4x8:inst.C[4]
I2[5] => mux4x8:inst.C[5]
I2[6] => mux4x8:inst.C[6]
I2[7] => mux4x8:inst.C[7]
I3[0] => mux4x8:inst.D[0]
I3[1] => mux4x8:inst.D[1]
I3[2] => mux4x8:inst.D[2]
I3[3] => mux4x8:inst.D[3]
I3[4] => mux4x8:inst.D[4]
I3[5] => mux4x8:inst.D[5]
I3[6] => mux4x8:inst.D[6]
I3[7] => mux4x8:inst.D[7]
Sel[0] => mux4x8:inst.Sel[0]
Sel[0] => mux4x8:inst6.Sel[0]
Sel[0] => mux4x8:inst8.Sel[0]
Sel[0] => mux4x8:inst9.Sel[0]
Sel[1] => mux4x8:inst.Sel[1]
Sel[1] => mux4x8:inst6.Sel[1]
Sel[1] => mux4x8:inst8.Sel[1]
Sel[1] => mux4x8:inst9.Sel[1]
Sel[2] => mux4x8:inst7.Sel[0]
Sel[3] => mux4x8:inst7.Sel[1]
I4[0] => mux4x8:inst6.A[0]
I4[1] => mux4x8:inst6.A[1]
I4[2] => mux4x8:inst6.A[2]
I4[3] => mux4x8:inst6.A[3]
I4[4] => mux4x8:inst6.A[4]
I4[5] => mux4x8:inst6.A[5]
I4[6] => mux4x8:inst6.A[6]
I4[7] => mux4x8:inst6.A[7]
I5[0] => mux4x8:inst6.B[0]
I5[1] => mux4x8:inst6.B[1]
I5[2] => mux4x8:inst6.B[2]
I5[3] => mux4x8:inst6.B[3]
I5[4] => mux4x8:inst6.B[4]
I5[5] => mux4x8:inst6.B[5]
I5[6] => mux4x8:inst6.B[6]
I5[7] => mux4x8:inst6.B[7]
I6[0] => mux4x8:inst6.C[0]
I6[1] => mux4x8:inst6.C[1]
I6[2] => mux4x8:inst6.C[2]
I6[3] => mux4x8:inst6.C[3]
I6[4] => mux4x8:inst6.C[4]
I6[5] => mux4x8:inst6.C[5]
I6[6] => mux4x8:inst6.C[6]
I6[7] => mux4x8:inst6.C[7]
I7[0] => mux4x8:inst6.D[0]
I7[1] => mux4x8:inst6.D[1]
I7[2] => mux4x8:inst6.D[2]
I7[3] => mux4x8:inst6.D[3]
I7[4] => mux4x8:inst6.D[4]
I7[5] => mux4x8:inst6.D[5]
I7[6] => mux4x8:inst6.D[6]
I7[7] => mux4x8:inst6.D[7]
I8[0] => mux4x8:inst8.A[0]
I8[1] => mux4x8:inst8.A[1]
I8[2] => mux4x8:inst8.A[2]
I8[3] => mux4x8:inst8.A[3]
I8[4] => mux4x8:inst8.A[4]
I8[5] => mux4x8:inst8.A[5]
I8[6] => mux4x8:inst8.A[6]
I8[7] => mux4x8:inst8.A[7]
I9[0] => mux4x8:inst8.B[0]
I9[1] => mux4x8:inst8.B[1]
I9[2] => mux4x8:inst8.B[2]
I9[3] => mux4x8:inst8.B[3]
I9[4] => mux4x8:inst8.B[4]
I9[5] => mux4x8:inst8.B[5]
I9[6] => mux4x8:inst8.B[6]
I9[7] => mux4x8:inst8.B[7]
I107 => mux4x8:inst8.C[7]
I106 => mux4x8:inst8.C[6]
I105 => mux4x8:inst8.C[5]
I104 => mux4x8:inst8.C[4]
I103 => mux4x8:inst8.C[3]
I102 => mux4x8:inst8.C[2]
I101 => mux4x8:inst8.C[1]
I100 => mux4x8:inst8.C[0]
I117 => mux4x8:inst8.D[7]
I116 => mux4x8:inst8.D[6]
I115 => mux4x8:inst8.D[5]
I114 => mux4x8:inst8.D[4]
I113 => mux4x8:inst8.D[3]
I112 => mux4x8:inst8.D[2]
I111 => mux4x8:inst8.D[1]
I110 => mux4x8:inst8.D[0]
I127 => mux4x8:inst9.A[7]
I126 => mux4x8:inst9.A[6]
I125 => mux4x8:inst9.A[5]
I124 => mux4x8:inst9.A[4]
I123 => mux4x8:inst9.A[3]
I122 => mux4x8:inst9.A[2]
I121 => mux4x8:inst9.A[1]
I120 => mux4x8:inst9.A[0]
I137 => mux4x8:inst9.B[7]
I136 => mux4x8:inst9.B[6]
I135 => mux4x8:inst9.B[5]
I134 => mux4x8:inst9.B[4]
I133 => mux4x8:inst9.B[3]
I132 => mux4x8:inst9.B[2]
I131 => mux4x8:inst9.B[1]
I130 => mux4x8:inst9.B[0]
I147 => mux4x8:inst9.C[7]
I146 => mux4x8:inst9.C[6]
I145 => mux4x8:inst9.C[5]
I144 => mux4x8:inst9.C[4]
I143 => mux4x8:inst9.C[3]
I142 => mux4x8:inst9.C[2]
I141 => mux4x8:inst9.C[1]
I140 => mux4x8:inst9.C[0]
I157 => mux4x8:inst9.D[7]
I156 => mux4x8:inst9.D[6]
I155 => mux4x8:inst9.D[5]
I154 => mux4x8:inst9.D[4]
I153 => mux4x8:inst9.D[3]
I152 => mux4x8:inst9.D[2]
I151 => mux4x8:inst9.D[1]
I150 => mux4x8:inst9.D[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst7
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst7|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst7|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst7|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst6
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst6|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst6|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst6|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst8
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst8|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst8|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst8|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst9
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst9|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst9|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|mux16x8:inst|mux4x8:inst9|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|and8bit:inst11
Y[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst2.IN0
A[2] => inst3.IN0
A[3] => inst4.IN0
A[4] => inst5.IN0
A[5] => inst6.IN0
A[6] => inst7.IN0
A[7] => inst8.IN0
B[0] => inst.IN1
B[1] => inst2.IN1
B[2] => inst3.IN1
B[3] => inst4.IN1
B[4] => inst5.IN1
B[5] => inst6.IN1
B[6] => inst7.IN1
B[7] => inst8.IN1


|PipelineCPU|ALUCycle:inst8|ALU:inst100|or8bit:inst12
Y[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
B[0] => inst.IN0
B[1] => inst2.IN0
B[2] => inst3.IN0
B[3] => inst4.IN0
B[4] => inst5.IN0
B[5] => inst6.IN0
B[6] => inst7.IN0
B[7] => inst8.IN0
A[0] => inst.IN1
A[1] => inst2.IN1
A[2] => inst3.IN1
A[3] => inst4.IN1
A[4] => inst5.IN1
A[5] => inst6.IN1
A[6] => inst7.IN1
A[7] => inst8.IN1


|PipelineCPU|ALUCycle:inst8|ALU:inst100|xor8bit:inst13
Y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN0
A[1] => inst2.IN0
A[2] => inst3.IN0
A[3] => inst4.IN0
A[4] => inst5.IN0
A[5] => inst6.IN0
A[6] => inst7.IN0
A[7] => inst8.IN0
B[0] => inst1.IN1
B[1] => inst2.IN1
B[2] => inst3.IN1
B[3] => inst4.IN1
B[4] => inst5.IN1
B[5] => inst6.IN1
B[6] => inst7.IN1
B[7] => inst8.IN1


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6
Cout <= full_adder8:inst.Cout
Sub => full_adder8:inst.Cin
Sub => xor8bit:inst3.B[7]
Sub => xor8bit:inst3.B[6]
Sub => xor8bit:inst3.B[5]
Sub => xor8bit:inst3.B[4]
Sub => xor8bit:inst3.B[3]
Sub => xor8bit:inst3.B[2]
Sub => xor8bit:inst3.B[1]
Sub => xor8bit:inst3.B[0]
A[0] => full_adder8:inst.A[0]
A[1] => full_adder8:inst.A[1]
A[2] => full_adder8:inst.A[2]
A[3] => full_adder8:inst.A[3]
A[4] => full_adder8:inst.A[4]
A[5] => full_adder8:inst.A[5]
A[6] => full_adder8:inst.A[6]
A[7] => full_adder8:inst.A[7]
B[0] => xor8bit:inst3.A[0]
B[1] => xor8bit:inst3.A[1]
B[2] => xor8bit:inst3.A[2]
B[3] => xor8bit:inst3.A[3]
B[4] => xor8bit:inst3.A[4]
B[5] => xor8bit:inst3.A[5]
B[6] => xor8bit:inst3.A[6]
B[7] => xor8bit:inst3.A[7]
R[0] <= full_adder8:inst.S[0]
R[1] <= full_adder8:inst.S[1]
R[2] <= full_adder8:inst.S[2]
R[3] <= full_adder8:inst.S[3]
R[4] <= full_adder8:inst.S[4]
R[5] <= full_adder8:inst.S[5]
R[6] <= full_adder8:inst.S[6]
R[7] <= full_adder8:inst.S[7]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|addsub8:inst6|xor8bit:inst3
Y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN0
A[1] => inst2.IN0
A[2] => inst3.IN0
A[3] => inst4.IN0
A[4] => inst5.IN0
A[5] => inst6.IN0
A[6] => inst7.IN0
A[7] => inst8.IN0
B[0] => inst1.IN1
B[1] => inst2.IN1
B[2] => inst3.IN1
B[3] => inst4.IN1
B[4] => inst5.IN1
B[5] => inst6.IN1
B[6] => inst7.IN1
B[7] => inst8.IN1


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1
ready_final <= inst22.DB_MAX_OUTPUT_PORT_TYPE
clk => unireg_dec:inst10.Clk
clk => regByte:regByte.Clk
clk => unireg_dec:counter.Clk
clk => unireg_dec:inst28.Clk
clk => unireg_addsub:Result1.Clk
clk => unireg_dec:Rt1.Clk
clk => unireg_dec:inst9.Clk
clk => unireg_dec:inst29.Clk
op[0] => nequal:inst6.A[0]
op[0] => regByte:regByte.X[0]
op[1] => nequal:inst6.A[1]
op[1] => regByte:regByte.X[1]
op[2] => nequal:inst6.A[2]
op[2] => regByte:regByte.X[2]
op[3] => nequal:inst6.A[3]
op[3] => regByte:regByte.X[3]
final_result[0] <= unireg_dec:inst28.Q[0]
final_result[1] <= unireg_dec:inst28.Q[1]
final_result[2] <= unireg_dec:inst28.Q[2]
final_result[3] <= unireg_dec:inst28.Q[3]
final_result[4] <= unireg_dec:inst28.Q[4]
final_result[5] <= unireg_dec:inst28.Q[5]
final_result[6] <= unireg_dec:inst28.Q[6]
final_result[7] <= unireg_dec:inst28.Q[7]
final_result[8] <= unireg_dec:inst29.Q[0]
final_result[9] <= unireg_dec:inst29.Q[1]
final_result[10] <= unireg_dec:inst29.Q[2]
final_result[11] <= unireg_dec:inst29.Q[3]
final_result[12] <= unireg_dec:inst29.Q[4]
final_result[13] <= unireg_dec:inst29.Q[5]
final_result[14] <= unireg_dec:inst29.Q[6]
final_result[15] <= unireg_dec:inst29.Q[7]
A[0] => 2x8mux:inst8.A[0]
A[1] => 2x8mux:inst8.A[1]
A[2] => 2x8mux:inst8.A[2]
A[3] => 2x8mux:inst8.A[3]
A[4] => 2x8mux:inst8.A[4]
A[5] => 2x8mux:inst8.A[5]
A[6] => 2x8mux:inst8.A[6]
A[7] => 2x8mux:inst8.A[7]
B[0] => unireg_dec:inst9.D[0]
B[1] => unireg_dec:inst9.D[1]
B[2] => unireg_dec:inst9.D[2]
B[3] => unireg_dec:inst9.D[3]
B[4] => unireg_dec:inst9.D[4]
B[5] => unireg_dec:inst9.D[5]
B[6] => unireg_dec:inst9.D[6]
B[7] => unireg_dec:inst9.D[7]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst10|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|nequal:inst6
nequal <= nzero:inst1.nzero
A[0] => xor8bit:inst.A[0]
A[1] => xor8bit:inst.A[1]
A[2] => xor8bit:inst.A[2]
A[3] => xor8bit:inst.A[3]
A[4] => xor8bit:inst.A[4]
A[5] => xor8bit:inst.A[5]
A[6] => xor8bit:inst.A[6]
A[7] => xor8bit:inst.A[7]
B[0] => xor8bit:inst.B[0]
B[1] => xor8bit:inst.B[1]
B[2] => xor8bit:inst.B[2]
B[3] => xor8bit:inst.B[3]
B[4] => xor8bit:inst.B[4]
B[5] => xor8bit:inst.B[5]
B[6] => xor8bit:inst.B[6]
B[7] => xor8bit:inst.B[7]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|nequal:inst6|nzero:inst1
nzero <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN7
A[1] => inst.IN6
A[2] => inst.IN4
A[3] => inst.IN5
A[4] => inst.IN3
A[5] => inst.IN1
A[6] => inst.IN2
A[7] => inst.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|nequal:inst6|xor8bit:inst
Y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN0
A[1] => inst2.IN0
A[2] => inst3.IN0
A[3] => inst4.IN0
A[4] => inst5.IN0
A[5] => inst6.IN0
A[6] => inst7.IN0
A[7] => inst8.IN0
B[0] => inst1.IN1
B[1] => inst2.IN1
B[2] => inst3.IN1
B[3] => inst4.IN1
B[4] => inst5.IN1
B[5] => inst6.IN1
B[6] => inst7.IN1
B[7] => inst8.IN1


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|lpm_constant0:inst5
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|lpm_constant0:inst5|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|nequal:inst4
nequal <= nzero:inst1.nzero
A[0] => xor8bit:inst.A[0]
A[1] => xor8bit:inst.A[1]
A[2] => xor8bit:inst.A[2]
A[3] => xor8bit:inst.A[3]
A[4] => xor8bit:inst.A[4]
A[5] => xor8bit:inst.A[5]
A[6] => xor8bit:inst.A[6]
A[7] => xor8bit:inst.A[7]
B[0] => xor8bit:inst.B[0]
B[1] => xor8bit:inst.B[1]
B[2] => xor8bit:inst.B[2]
B[3] => xor8bit:inst.B[3]
B[4] => xor8bit:inst.B[4]
B[5] => xor8bit:inst.B[5]
B[6] => xor8bit:inst.B[6]
B[7] => xor8bit:inst.B[7]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|nequal:inst4|nzero:inst1
nzero <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN7
A[1] => inst.IN6
A[2] => inst.IN4
A[3] => inst.IN5
A[4] => inst.IN3
A[5] => inst.IN1
A[6] => inst.IN2
A[7] => inst.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|nequal:inst4|xor8bit:inst
Y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN0
A[1] => inst2.IN0
A[2] => inst3.IN0
A[3] => inst4.IN0
A[4] => inst5.IN0
A[5] => inst6.IN0
A[6] => inst7.IN0
A[7] => inst8.IN0
B[0] => inst1.IN1
B[1] => inst2.IN1
B[2] => inst3.IN1
B[3] => inst4.IN1
B[4] => inst5.IN1
B[5] => inst6.IN1
B[6] => inst7.IN1
B[7] => inst8.IN1


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|regByte:regByte|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|nequal:inst24
nequal <= nzero:inst1.nzero
A[0] => xor8bit:inst.A[0]
A[1] => xor8bit:inst.A[1]
A[2] => xor8bit:inst.A[2]
A[3] => xor8bit:inst.A[3]
A[4] => xor8bit:inst.A[4]
A[5] => xor8bit:inst.A[5]
A[6] => xor8bit:inst.A[6]
A[7] => xor8bit:inst.A[7]
B[0] => xor8bit:inst.B[0]
B[1] => xor8bit:inst.B[1]
B[2] => xor8bit:inst.B[2]
B[3] => xor8bit:inst.B[3]
B[4] => xor8bit:inst.B[4]
B[5] => xor8bit:inst.B[5]
B[6] => xor8bit:inst.B[6]
B[7] => xor8bit:inst.B[7]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|nequal:inst24|nzero:inst1
nzero <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN7
A[1] => inst.IN6
A[2] => inst.IN4
A[3] => inst.IN5
A[4] => inst.IN3
A[5] => inst.IN1
A[6] => inst.IN2
A[7] => inst.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|nequal:inst24|xor8bit:inst
Y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN0
A[1] => inst2.IN0
A[2] => inst3.IN0
A[3] => inst4.IN0
A[4] => inst5.IN0
A[5] => inst6.IN0
A[6] => inst7.IN0
A[7] => inst8.IN0
B[0] => inst1.IN1
B[1] => inst2.IN1
B[2] => inst3.IN1
B[3] => inst4.IN1
B[4] => inst5.IN1
B[5] => inst6.IN1
B[6] => inst7.IN1
B[7] => inst8.IN1


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:counter|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|lpm_constant3:inst23
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|lpm_constant3:inst23|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|lpm_constant4:inst26
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|lpm_constant4:inst26|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst28|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[15].OE
LOAD => inst18[14].OE
LOAD => inst18[13].OE
LOAD => inst18[12].OE
LOAD => inst18[11].OE
LOAD => inst18[10].OE
LOAD => inst18[9].OE
LOAD => inst18[8].OE
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
AddRSL => inst6.IN1
AddRSL => inst20[15].OE
AddRSL => inst20[14].OE
AddRSL => inst20[13].OE
AddRSL => inst20[12].OE
AddRSL => inst20[11].OE
AddRSL => inst20[10].OE
AddRSL => inst20[9].OE
AddRSL => inst20[8].OE
AddRSL => inst20[7].OE
AddRSL => inst20[6].OE
AddRSL => inst20[5].OE
AddRSL => inst20[4].OE
AddRSL => inst20[3].OE
AddRSL => inst20[2].OE
AddRSL => inst20[1].OE
AddRSL => inst20[0].OE
SubRSL => inst6.IN2
SubRSL => addsub8:inst1.Sub
SubRSL => inst21[15].OE
SubRSL => inst21[14].OE
SubRSL => inst21[13].OE
SubRSL => inst21[12].OE
SubRSL => inst21[11].OE
SubRSL => inst21[10].OE
SubRSL => inst21[9].OE
SubRSL => inst21[8].OE
SubRSL => inst21[7].OE
SubRSL => inst21[6].OE
SubRSL => inst21[5].OE
SubRSL => inst21[4].OE
SubRSL => inst21[3].OE
SubRSL => inst21[2].OE
SubRSL => inst21[1].OE
SubRSL => inst21[0].OE
RSL => inst6.IN3
RSL => inst19[15].OE
RSL => inst19[14].OE
RSL => inst19[13].OE
RSL => inst19[12].OE
RSL => inst19[11].OE
RSL => inst19[10].OE
RSL => inst19[9].OE
RSL => inst19[8].OE
RSL => inst19[7].OE
RSL => inst19[6].OE
RSL => inst19[5].OE
RSL => inst19[4].OE
RSL => inst19[3].OE
RSL => inst19[2].OE
RSL => inst19[1].OE
RSL => inst19[0].OE
Clk => reg2:inst2.Clk
D[0] => addsub8:inst1.B[0]
D[0] => inst18[0].DATAIN
D[1] => addsub8:inst1.B[1]
D[1] => inst18[1].DATAIN
D[2] => addsub8:inst1.B[2]
D[2] => inst18[2].DATAIN
D[3] => addsub8:inst1.B[3]
D[3] => inst18[3].DATAIN
D[4] => addsub8:inst1.B[4]
D[4] => inst18[4].DATAIN
D[5] => addsub8:inst1.B[5]
D[5] => inst18[5].DATAIN
D[6] => addsub8:inst1.B[6]
D[6] => inst18[6].DATAIN
D[7] => addsub8:inst1.B[7]
D[7] => inst18[7].DATAIN


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
R[10] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
R[11] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
R[12] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
R[13] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
R[14] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
R[15] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst24.CLK
Clk => inst34.CLK
Clk => inst29.CLK
Clk => inst32.CLK
Clk => inst28.CLK
Clk => inst31.CLK
Clk => inst27.CLK
Clk => inst30.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
X[8] => mux2x1:inst9.B
X[9] => mux2x1:inst17.B
X[10] => mux2x1:inst20.B
X[11] => mux2x1:inst19.B
X[12] => mux2x1:inst23.B
X[13] => mux2x1:inst22.B
X[14] => mux2x1:inst26.B
X[15] => mux2x1:inst25.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst9.Sel
Write => mux2x1:inst25.Sel
Write => mux2x1:inst19.Sel
Write => mux2x1:inst26.Sel
Write => mux2x1:inst20.Sel
Write => mux2x1:inst22.Sel
Write => mux2x1:inst17.Sel
Write => mux2x1:inst23.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst9
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst9|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst9|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst9|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst25
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst25|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst25|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst25|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst19
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst19|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst19|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst19|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst26
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst26|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst26|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst26|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst20
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst20|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst20|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst20|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst22
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst22|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst22|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst22|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst17
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst17|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst17|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst17|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst23
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst23|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst23|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst23|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|reg2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1
Cout <= full_adder8:inst.Cout
Sub => full_adder8:inst.Cin
Sub => xor8bit:inst3.B[7]
Sub => xor8bit:inst3.B[6]
Sub => xor8bit:inst3.B[5]
Sub => xor8bit:inst3.B[4]
Sub => xor8bit:inst3.B[3]
Sub => xor8bit:inst3.B[2]
Sub => xor8bit:inst3.B[1]
Sub => xor8bit:inst3.B[0]
A[0] => full_adder8:inst.A[0]
A[1] => full_adder8:inst.A[1]
A[2] => full_adder8:inst.A[2]
A[3] => full_adder8:inst.A[3]
A[4] => full_adder8:inst.A[4]
A[5] => full_adder8:inst.A[5]
A[6] => full_adder8:inst.A[6]
A[7] => full_adder8:inst.A[7]
B[0] => xor8bit:inst3.A[0]
B[1] => xor8bit:inst3.A[1]
B[2] => xor8bit:inst3.A[2]
B[3] => xor8bit:inst3.A[3]
B[4] => xor8bit:inst3.A[4]
B[5] => xor8bit:inst3.A[5]
B[6] => xor8bit:inst3.A[6]
B[7] => xor8bit:inst3.A[7]
R[0] <= full_adder8:inst.S[0]
R[1] <= full_adder8:inst.S[1]
R[2] <= full_adder8:inst.S[2]
R[3] <= full_adder8:inst.S[3]
R[4] <= full_adder8:inst.S[4]
R[5] <= full_adder8:inst.S[5]
R[6] <= full_adder8:inst.S[6]
R[7] <= full_adder8:inst.S[7]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|full_adder8:inst|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_addsub:Result1|addsub8:inst1|xor8bit:inst3
Y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN0
A[1] => inst2.IN0
A[2] => inst3.IN0
A[3] => inst4.IN0
A[4] => inst5.IN0
A[5] => inst6.IN0
A[6] => inst7.IN0
A[7] => inst8.IN0
B[0] => inst1.IN1
B[1] => inst2.IN1
B[2] => inst3.IN1
B[3] => inst4.IN1
B[4] => inst5.IN1
B[5] => inst6.IN1
B[6] => inst7.IN1
B[7] => inst8.IN1


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|decoder2x4:inst12
D0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
S1 => inst4.IN0
S1 => inst2.IN1
S1 => inst3.IN0
S0 => inst5.IN0
S0 => inst1.IN1
S0 => inst3.IN1
D1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:Rt1|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|2x8mux:inst8
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst9|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
LOAD => inst6.IN0
LOAD => inst18[7].OE
LOAD => inst18[6].OE
LOAD => inst18[5].OE
LOAD => inst18[4].OE
LOAD => inst18[3].OE
LOAD => inst18[2].OE
LOAD => inst18[1].OE
LOAD => inst18[0].OE
Reset => inst6.IN1
Reset => inst20[7].OE
Reset => inst20[6].OE
Reset => inst20[5].OE
Reset => inst20[4].OE
Reset => inst20[3].OE
Reset => inst20[2].OE
Reset => inst20[1].OE
Reset => inst20[0].OE
Dec => inst6.IN2
Dec => inst21[7].OE
Dec => inst21[6].OE
Dec => inst21[5].OE
Dec => inst21[4].OE
Dec => inst21[3].OE
Dec => inst21[2].OE
Dec => inst21[1].OE
Dec => inst21[0].OE
Set => inst6.IN3
Set => inst19[7].OE
Set => inst19[6].OE
Set => inst19[5].OE
Set => inst19[4].OE
Set => inst19[3].OE
Set => inst19[2].OE
Set => inst19[1].OE
Set => inst19[0].OE
Clk => regByte:inst2.Clk
D[0] => inst18[0].DATAIN
D[1] => inst18[1].DATAIN
D[2] => inst18[2].DATAIN
D[3] => inst18[3].DATAIN
D[4] => inst18[4].DATAIN
D[5] => inst18[5].DATAIN
D[6] => inst18[6].DATAIN
D[7] => inst18[7].DATAIN


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|boothmultByte:inst1|unireg_dec:inst29|full_adder8:inst26|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|ALU:inst100|BUSMUX:inst78
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|BUSMUX:inst78|lpm_mux:$00000
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[0][3] => mux_pnc:auto_generated.data[3]
data[1][0] => mux_pnc:auto_generated.data[4]
data[1][1] => mux_pnc:auto_generated.data[5]
data[1][2] => mux_pnc:auto_generated.data[6]
data[1][3] => mux_pnc:auto_generated.data[7]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]
result[3] <= mux_pnc:auto_generated.result[3]


|PipelineCPU|ALUCycle:inst8|ALU:inst100|BUSMUX:inst78|lpm_mux:$00000|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|instReg:inst130
add[0] <= regByte:inst20.R[0]
add[1] <= regByte:inst20.R[1]
add[2] <= regByte:inst20.R[2]
add[3] <= regByte:inst20.R[3]
add[4] <= regByte:inst20.R[4]
add[5] <= regByte:inst20.R[5]
add[6] <= regByte:inst20.R[6]
add[7] <= regByte:inst20.R[7]
inst[0] <= regByte:inst20.R[0]
inst[1] <= regByte:inst20.R[1]
inst[2] <= regByte:inst20.R[2]
inst[3] <= regByte:inst20.R[3]
inst[4] <= regByte:inst20.R[4]
inst[5] <= regByte:inst20.R[5]
inst[6] <= regByte:inst20.R[6]
inst[7] <= regByte:inst20.R[7]
inst[8] <= regByte:inst2.R[0]
inst[9] <= regByte:inst2.R[1]
inst[10] <= regByte:inst2.R[2]
inst[11] <= regByte:inst2.R[3]
inst[12] <= regByte:inst2.R[4]
inst[13] <= regByte:inst2.R[5]
inst[14] <= regByte:inst2.R[6]
inst[15] <= regByte:inst2.R[7]
IRWrite => regByte:inst2.Write
IRWrite => regByte:inst20.Write
Clk => regByte:inst2.Clk
Clk => regByte:inst20.Clk
Imem[0] => regByte:inst20.X[0]
Imem[1] => regByte:inst20.X[1]
Imem[2] => regByte:inst20.X[2]
Imem[3] => regByte:inst20.X[3]
Imem[4] => regByte:inst20.X[4]
Imem[5] => regByte:inst20.X[5]
Imem[6] => regByte:inst20.X[6]
Imem[7] => regByte:inst20.X[7]
Imem[8] => regByte:inst2.X[0]
Imem[9] => regByte:inst2.X[1]
Imem[10] => regByte:inst2.X[2]
Imem[11] => regByte:inst2.X[3]
Imem[12] => regByte:inst2.X[4]
Imem[13] => regByte:inst2.X[5]
Imem[14] => regByte:inst2.X[6]
Imem[15] => regByte:inst2.X[7]
funct[0] <= regByte:inst20.R[0]
funct[1] <= regByte:inst20.R[1]
funct[2] <= regByte:inst20.R[2]
imm[0] <= regByte:inst20.R[0]
imm[1] <= regByte:inst20.R[1]
imm[2] <= regByte:inst20.R[2]
imm[3] <= regByte:inst20.R[3]
imm[4] <= regByte:inst20.R[4]
imm[5] <= regByte:inst20.R[5]
opcode[0] <= regByte:inst2.R[4]
opcode[1] <= regByte:inst2.R[5]
opcode[2] <= regByte:inst2.R[6]
opcode[3] <= regByte:inst2.R[7]
rd[0] <= regByte:inst20.R[3]
rd[1] <= regByte:inst20.R[4]
rd[2] <= regByte:inst20.R[5]
rs[0] <= regByte:inst2.R[1]
rs[1] <= regByte:inst2.R[2]
rs[2] <= regByte:inst2.R[3]
rt[0] <= regByte:inst20.R[6]
rt[1] <= regByte:inst20.R[7]
rt[2] <= regByte:inst2.R[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|instReg:inst130|regByte:inst20|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|BUSMUX:inst70
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|PipelineCPU|ALUCycle:inst8|BUSMUX:inst70|lpm_mux:$00000
data[0][0] => mux_cpc:auto_generated.data[0]
data[0][1] => mux_cpc:auto_generated.data[1]
data[0][2] => mux_cpc:auto_generated.data[2]
data[0][3] => mux_cpc:auto_generated.data[3]
data[0][4] => mux_cpc:auto_generated.data[4]
data[0][5] => mux_cpc:auto_generated.data[5]
data[0][6] => mux_cpc:auto_generated.data[6]
data[0][7] => mux_cpc:auto_generated.data[7]
data[0][8] => mux_cpc:auto_generated.data[8]
data[0][9] => mux_cpc:auto_generated.data[9]
data[0][10] => mux_cpc:auto_generated.data[10]
data[0][11] => mux_cpc:auto_generated.data[11]
data[0][12] => mux_cpc:auto_generated.data[12]
data[0][13] => mux_cpc:auto_generated.data[13]
data[0][14] => mux_cpc:auto_generated.data[14]
data[0][15] => mux_cpc:auto_generated.data[15]
data[1][0] => mux_cpc:auto_generated.data[16]
data[1][1] => mux_cpc:auto_generated.data[17]
data[1][2] => mux_cpc:auto_generated.data[18]
data[1][3] => mux_cpc:auto_generated.data[19]
data[1][4] => mux_cpc:auto_generated.data[20]
data[1][5] => mux_cpc:auto_generated.data[21]
data[1][6] => mux_cpc:auto_generated.data[22]
data[1][7] => mux_cpc:auto_generated.data[23]
data[1][8] => mux_cpc:auto_generated.data[24]
data[1][9] => mux_cpc:auto_generated.data[25]
data[1][10] => mux_cpc:auto_generated.data[26]
data[1][11] => mux_cpc:auto_generated.data[27]
data[1][12] => mux_cpc:auto_generated.data[28]
data[1][13] => mux_cpc:auto_generated.data[29]
data[1][14] => mux_cpc:auto_generated.data[30]
data[1][15] => mux_cpc:auto_generated.data[31]
sel[0] => mux_cpc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cpc:auto_generated.result[0]
result[1] <= mux_cpc:auto_generated.result[1]
result[2] <= mux_cpc:auto_generated.result[2]
result[3] <= mux_cpc:auto_generated.result[3]
result[4] <= mux_cpc:auto_generated.result[4]
result[5] <= mux_cpc:auto_generated.result[5]
result[6] <= mux_cpc:auto_generated.result[6]
result[7] <= mux_cpc:auto_generated.result[7]
result[8] <= mux_cpc:auto_generated.result[8]
result[9] <= mux_cpc:auto_generated.result[9]
result[10] <= mux_cpc:auto_generated.result[10]
result[11] <= mux_cpc:auto_generated.result[11]
result[12] <= mux_cpc:auto_generated.result[12]
result[13] <= mux_cpc:auto_generated.result[13]
result[14] <= mux_cpc:auto_generated.result[14]
result[15] <= mux_cpc:auto_generated.result[15]


|PipelineCPU|ALUCycle:inst8|BUSMUX:inst70|lpm_mux:$00000|mux_cpc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|regByte:inst6
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst6|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|regByte:inst4
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|ALUCycle:inst8|regByte:inst4|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|ConflictChecker:inst36
isOK <= inst12.DB_MAX_OUTPUT_PORT_TYPE
regidA[0] => nequal:inst.A[0]
regidA[0] => nzero:inst13.A[0]
regidA[0] => nequal:inst6.A[0]
regidA[1] => nequal:inst.A[1]
regidA[1] => nzero:inst13.A[1]
regidA[1] => nequal:inst6.A[1]
regidA[2] => nequal:inst.A[2]
regidA[2] => nzero:inst13.A[2]
regidA[2] => nequal:inst6.A[2]
regidB[0] => nequal:inst.B[0]
regidB[1] => nequal:inst.B[1]
regidB[2] => nequal:inst.B[2]
writeB => inst8.IN0
readA => inst15.IN0
regidC[0] => nequal:inst6.B[0]
regidC[1] => nequal:inst6.B[1]
regidC[2] => nequal:inst6.B[2]
writeC => inst9.IN0


|PipelineCPU|ConflictChecker:inst36|nequal:inst
nequal <= nzero:inst1.nzero
A[0] => xor8bit:inst.A[0]
A[1] => xor8bit:inst.A[1]
A[2] => xor8bit:inst.A[2]
A[3] => xor8bit:inst.A[3]
A[4] => xor8bit:inst.A[4]
A[5] => xor8bit:inst.A[5]
A[6] => xor8bit:inst.A[6]
A[7] => xor8bit:inst.A[7]
B[0] => xor8bit:inst.B[0]
B[1] => xor8bit:inst.B[1]
B[2] => xor8bit:inst.B[2]
B[3] => xor8bit:inst.B[3]
B[4] => xor8bit:inst.B[4]
B[5] => xor8bit:inst.B[5]
B[6] => xor8bit:inst.B[6]
B[7] => xor8bit:inst.B[7]


|PipelineCPU|ConflictChecker:inst36|nequal:inst|nzero:inst1
nzero <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN7
A[1] => inst.IN6
A[2] => inst.IN4
A[3] => inst.IN5
A[4] => inst.IN3
A[5] => inst.IN1
A[6] => inst.IN2
A[7] => inst.IN0


|PipelineCPU|ConflictChecker:inst36|nequal:inst|xor8bit:inst
Y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN0
A[1] => inst2.IN0
A[2] => inst3.IN0
A[3] => inst4.IN0
A[4] => inst5.IN0
A[5] => inst6.IN0
A[6] => inst7.IN0
A[7] => inst8.IN0
B[0] => inst1.IN1
B[1] => inst2.IN1
B[2] => inst3.IN1
B[3] => inst4.IN1
B[4] => inst5.IN1
B[5] => inst6.IN1
B[6] => inst7.IN1
B[7] => inst8.IN1


|PipelineCPU|ConflictChecker:inst36|nzero:inst13
nzero <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN7
A[1] => inst.IN6
A[2] => inst.IN4
A[3] => inst.IN5
A[4] => inst.IN3
A[5] => inst.IN1
A[6] => inst.IN2
A[7] => inst.IN0


|PipelineCPU|ConflictChecker:inst36|nequal:inst6
nequal <= nzero:inst1.nzero
A[0] => xor8bit:inst.A[0]
A[1] => xor8bit:inst.A[1]
A[2] => xor8bit:inst.A[2]
A[3] => xor8bit:inst.A[3]
A[4] => xor8bit:inst.A[4]
A[5] => xor8bit:inst.A[5]
A[6] => xor8bit:inst.A[6]
A[7] => xor8bit:inst.A[7]
B[0] => xor8bit:inst.B[0]
B[1] => xor8bit:inst.B[1]
B[2] => xor8bit:inst.B[2]
B[3] => xor8bit:inst.B[3]
B[4] => xor8bit:inst.B[4]
B[5] => xor8bit:inst.B[5]
B[6] => xor8bit:inst.B[6]
B[7] => xor8bit:inst.B[7]


|PipelineCPU|ConflictChecker:inst36|nequal:inst6|nzero:inst1
nzero <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN7
A[1] => inst.IN6
A[2] => inst.IN4
A[3] => inst.IN5
A[4] => inst.IN3
A[5] => inst.IN1
A[6] => inst.IN2
A[7] => inst.IN0


|PipelineCPU|ConflictChecker:inst36|nequal:inst6|xor8bit:inst
Y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN0
A[1] => inst2.IN0
A[2] => inst3.IN0
A[3] => inst4.IN0
A[4] => inst5.IN0
A[5] => inst6.IN0
A[6] => inst7.IN0
A[7] => inst8.IN0
B[0] => inst1.IN1
B[1] => inst2.IN1
B[2] => inst3.IN1
B[3] => inst4.IN1
B[4] => inst5.IN1
B[5] => inst6.IN1
B[6] => inst7.IN1
B[7] => inst8.IN1


|PipelineCPU|ALUSrc:inst28
ALUSrc <= inst1.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => inst.IN2
opcode[1] => inst.IN0
opcode[2] => inst.IN1
opcode[3] => inst2.IN0


|PipelineCPU|RegReadCycle:inst1
A[0] <= regByte:inst2.R[0]
A[1] <= regByte:inst2.R[1]
A[2] <= regByte:inst2.R[2]
A[3] <= regByte:inst2.R[3]
A[4] <= regByte:inst2.R[4]
A[5] <= regByte:inst2.R[5]
A[6] <= regByte:inst2.R[6]
A[7] <= regByte:inst2.R[7]
isStall => inst5.IN0
clk => regByte:inst2.Clk
clk => Register_File:inst1.clk
clk => instReg:inst100.Clk
clk => regByte:inst3.Clk
clk => regByte:inst4.Clk
WriteReg => Register_File:inst1.WriteReg
Data[0] => Register_File:inst1.Data[0]
Data[1] => Register_File:inst1.Data[1]
Data[2] => Register_File:inst1.Data[2]
Data[3] => Register_File:inst1.Data[3]
Data[4] => Register_File:inst1.Data[4]
Data[5] => Register_File:inst1.Data[5]
Data[6] => Register_File:inst1.Data[6]
Data[7] => Register_File:inst1.Data[7]
repeat => BUSMUX:inst120.sel
repeat => inst9.IN0
repeat => BUSMUX:inst6.sel
Register1[0] => BUSMUX:inst120.dataa[0]
Register1[1] => BUSMUX:inst120.dataa[1]
Register1[2] => BUSMUX:inst120.dataa[2]
rs[0] <= instReg:inst100.rs[0]
rs[1] <= instReg:inst100.rs[1]
rs[2] <= instReg:inst100.rs[2]
discard => BUSMUX:inst87.sel
Imem[0] => BUSMUX:inst87.dataa[0]
Imem[1] => BUSMUX:inst87.dataa[1]
Imem[2] => BUSMUX:inst87.dataa[2]
Imem[3] => BUSMUX:inst87.dataa[3]
Imem[4] => BUSMUX:inst87.dataa[4]
Imem[5] => BUSMUX:inst87.dataa[5]
Imem[6] => BUSMUX:inst87.dataa[6]
Imem[7] => BUSMUX:inst87.dataa[7]
Imem[8] => BUSMUX:inst87.dataa[8]
Imem[9] => BUSMUX:inst87.dataa[9]
Imem[10] => BUSMUX:inst87.dataa[10]
Imem[11] => BUSMUX:inst87.dataa[11]
Imem[12] => BUSMUX:inst87.dataa[12]
Imem[13] => BUSMUX:inst87.dataa[13]
Imem[14] => BUSMUX:inst87.dataa[14]
Imem[15] => BUSMUX:inst87.dataa[15]
Register2[0] => BUSMUX:inst6.dataa[0]
Register2[1] => BUSMUX:inst6.dataa[1]
Register2[2] => BUSMUX:inst6.dataa[2]
rt[0] <= instReg:inst100.rt[0]
rt[1] <= instReg:inst100.rt[1]
rt[2] <= instReg:inst100.rt[2]
Register3[0] => Register_File:inst1.Register3[0]
Register3[1] => Register_File:inst1.Register3[1]
Register3[2] => Register_File:inst1.Register3[2]
add[0] <= instReg:inst100.add[0]
add[1] <= instReg:inst100.add[1]
add[2] <= instReg:inst100.add[2]
add[3] <= instReg:inst100.add[3]
add[4] <= instReg:inst100.add[4]
add[5] <= instReg:inst100.add[5]
add[6] <= instReg:inst100.add[6]
add[7] <= instReg:inst100.add[7]
B[0] <= regByte:inst3.R[0]
B[1] <= regByte:inst3.R[1]
B[2] <= regByte:inst3.R[2]
B[3] <= regByte:inst3.R[3]
B[4] <= regByte:inst3.R[4]
B[5] <= regByte:inst3.R[5]
B[6] <= regByte:inst3.R[6]
B[7] <= regByte:inst3.R[7]
funct[0] <= instReg:inst100.funct[0]
funct[1] <= instReg:inst100.funct[1]
funct[2] <= instReg:inst100.funct[2]
imm[0] <= instReg:inst100.imm[0]
imm[1] <= instReg:inst100.imm[1]
imm[2] <= instReg:inst100.imm[2]
imm[3] <= instReg:inst100.imm[3]
imm[4] <= instReg:inst100.imm[4]
imm[5] <= instReg:inst100.imm[5]
inst[0] <= instReg:inst100.inst[0]
inst[1] <= instReg:inst100.inst[1]
inst[2] <= instReg:inst100.inst[2]
inst[3] <= instReg:inst100.inst[3]
inst[4] <= instReg:inst100.inst[4]
inst[5] <= instReg:inst100.inst[5]
inst[6] <= instReg:inst100.inst[6]
inst[7] <= instReg:inst100.inst[7]
inst[8] <= instReg:inst100.inst[8]
inst[9] <= instReg:inst100.inst[9]
inst[10] <= instReg:inst100.inst[10]
inst[11] <= instReg:inst100.inst[11]
inst[12] <= instReg:inst100.inst[12]
inst[13] <= instReg:inst100.inst[13]
inst[14] <= instReg:inst100.inst[14]
inst[15] <= instReg:inst100.inst[15]
nPC[0] <= regByte:inst4.R[0]
nPC[1] <= regByte:inst4.R[1]
nPC[2] <= regByte:inst4.R[2]
nPC[3] <= regByte:inst4.R[3]
nPC[4] <= regByte:inst4.R[4]
nPC[5] <= regByte:inst4.R[5]
nPC[6] <= regByte:inst4.R[6]
nPC[7] <= regByte:inst4.R[7]
PC[0] => regByte:inst4.X[0]
PC[1] => regByte:inst4.X[1]
PC[2] => regByte:inst4.X[2]
PC[3] => regByte:inst4.X[3]
PC[4] => regByte:inst4.X[4]
PC[5] => regByte:inst4.X[5]
PC[6] => regByte:inst4.X[6]
PC[7] => regByte:inst4.X[7]
opcode[0] <= instReg:inst100.opcode[0]
opcode[1] <= instReg:inst100.opcode[1]
opcode[2] <= instReg:inst100.opcode[2]
opcode[3] <= instReg:inst100.opcode[3]
R0[0] <= Register_File:inst1.R0[0]
R0[1] <= Register_File:inst1.R0[1]
R0[2] <= Register_File:inst1.R0[2]
R0[3] <= Register_File:inst1.R0[3]
R0[4] <= Register_File:inst1.R0[4]
R0[5] <= Register_File:inst1.R0[5]
R0[6] <= Register_File:inst1.R0[6]
R0[7] <= Register_File:inst1.R0[7]
R1[0] <= Register_File:inst1.R1[0]
R1[1] <= Register_File:inst1.R1[1]
R1[2] <= Register_File:inst1.R1[2]
R1[3] <= Register_File:inst1.R1[3]
R1[4] <= Register_File:inst1.R1[4]
R1[5] <= Register_File:inst1.R1[5]
R1[6] <= Register_File:inst1.R1[6]
R1[7] <= Register_File:inst1.R1[7]
R2[0] <= Register_File:inst1.R2[0]
R2[1] <= Register_File:inst1.R2[1]
R2[2] <= Register_File:inst1.R2[2]
R2[3] <= Register_File:inst1.R2[3]
R2[4] <= Register_File:inst1.R2[4]
R2[5] <= Register_File:inst1.R2[5]
R2[6] <= Register_File:inst1.R2[6]
R2[7] <= Register_File:inst1.R2[7]
R3[0] <= Register_File:inst1.R3[0]
R3[1] <= Register_File:inst1.R3[1]
R3[2] <= Register_File:inst1.R3[2]
R3[3] <= Register_File:inst1.R3[3]
R3[4] <= Register_File:inst1.R3[4]
R3[5] <= Register_File:inst1.R3[5]
R3[6] <= Register_File:inst1.R3[6]
R3[7] <= Register_File:inst1.R3[7]
R4[0] <= Register_File:inst1.R4[0]
R4[1] <= Register_File:inst1.R4[1]
R4[2] <= Register_File:inst1.R4[2]
R4[3] <= Register_File:inst1.R4[3]
R4[4] <= Register_File:inst1.R4[4]
R4[5] <= Register_File:inst1.R4[5]
R4[6] <= Register_File:inst1.R4[6]
R4[7] <= Register_File:inst1.R4[7]
R5[0] <= Register_File:inst1.R5[0]
R5[1] <= Register_File:inst1.R5[1]
R5[2] <= Register_File:inst1.R5[2]
R5[3] <= Register_File:inst1.R5[3]
R5[4] <= Register_File:inst1.R5[4]
R5[5] <= Register_File:inst1.R5[5]
R5[6] <= Register_File:inst1.R5[6]
R5[7] <= Register_File:inst1.R5[7]
R6[0] <= Register_File:inst1.R6[0]
R6[1] <= Register_File:inst1.R6[1]
R6[2] <= Register_File:inst1.R6[2]
R6[3] <= Register_File:inst1.R6[3]
R6[4] <= Register_File:inst1.R6[4]
R6[5] <= Register_File:inst1.R6[5]
R6[6] <= Register_File:inst1.R6[6]
R6[7] <= Register_File:inst1.R6[7]
R7[0] <= Register_File:inst1.R7[0]
R7[1] <= Register_File:inst1.R7[1]
R7[2] <= Register_File:inst1.R7[2]
R7[3] <= Register_File:inst1.R7[3]
R7[4] <= Register_File:inst1.R7[4]
R7[5] <= Register_File:inst1.R7[5]
R7[6] <= Register_File:inst1.R7[6]
R7[7] <= Register_File:inst1.R7[7]
rd[0] <= instReg:inst100.rd[0]
rd[1] <= instReg:inst100.rd[1]
rd[2] <= instReg:inst100.rd[2]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|Register_File:inst1
R0[0] <= inst30[0].DB_MAX_OUTPUT_PORT_TYPE
R0[1] <= inst30[1].DB_MAX_OUTPUT_PORT_TYPE
R0[2] <= inst30[2].DB_MAX_OUTPUT_PORT_TYPE
R0[3] <= inst30[3].DB_MAX_OUTPUT_PORT_TYPE
R0[4] <= inst30[4].DB_MAX_OUTPUT_PORT_TYPE
R0[5] <= inst30[5].DB_MAX_OUTPUT_PORT_TYPE
R0[6] <= inst30[6].DB_MAX_OUTPUT_PORT_TYPE
R0[7] <= inst30[7].DB_MAX_OUTPUT_PORT_TYPE
R1[0] <= latchbyte:inst32.Q[0]
R1[1] <= latchbyte:inst32.Q[1]
R1[2] <= latchbyte:inst32.Q[2]
R1[3] <= latchbyte:inst32.Q[3]
R1[4] <= latchbyte:inst32.Q[4]
R1[5] <= latchbyte:inst32.Q[5]
R1[6] <= latchbyte:inst32.Q[6]
R1[7] <= latchbyte:inst32.Q[7]
clk => latchbyte:inst32.clk1
clk => latchbyte:inst33.clk1
clk => latchbyte:inst35.clk1
clk => latchbyte:inst36.clk1
clk => latchbyte:inst39.clk1
clk => latchbyte:inst40.clk1
clk => latchbyte:inst41.clk1
Register3[0] => 16dmux:inst4.A
Register3[1] => 16dmux:inst4.B
Register3[2] => 16dmux:inst4.C
WriteReg => inst.IN1
WriteReg => inst6.IN1
WriteReg => inst10.IN1
WriteReg => inst11.IN1
WriteReg => inst12.IN1
WriteReg => inst13.IN1
WriteReg => inst18.IN1
Data[0] => latchbyte:inst32.D[0]
Data[0] => latchbyte:inst33.D[0]
Data[0] => latchbyte:inst35.D[0]
Data[0] => latchbyte:inst36.D[0]
Data[0] => latchbyte:inst39.D[0]
Data[0] => latchbyte:inst40.D[0]
Data[0] => latchbyte:inst41.D[0]
Data[1] => latchbyte:inst32.D[1]
Data[1] => latchbyte:inst33.D[1]
Data[1] => latchbyte:inst35.D[1]
Data[1] => latchbyte:inst36.D[1]
Data[1] => latchbyte:inst39.D[1]
Data[1] => latchbyte:inst40.D[1]
Data[1] => latchbyte:inst41.D[1]
Data[2] => latchbyte:inst32.D[2]
Data[2] => latchbyte:inst33.D[2]
Data[2] => latchbyte:inst35.D[2]
Data[2] => latchbyte:inst36.D[2]
Data[2] => latchbyte:inst39.D[2]
Data[2] => latchbyte:inst40.D[2]
Data[2] => latchbyte:inst41.D[2]
Data[3] => latchbyte:inst32.D[3]
Data[3] => latchbyte:inst33.D[3]
Data[3] => latchbyte:inst35.D[3]
Data[3] => latchbyte:inst36.D[3]
Data[3] => latchbyte:inst39.D[3]
Data[3] => latchbyte:inst40.D[3]
Data[3] => latchbyte:inst41.D[3]
Data[4] => latchbyte:inst32.D[4]
Data[4] => latchbyte:inst33.D[4]
Data[4] => latchbyte:inst35.D[4]
Data[4] => latchbyte:inst36.D[4]
Data[4] => latchbyte:inst39.D[4]
Data[4] => latchbyte:inst40.D[4]
Data[4] => latchbyte:inst41.D[4]
Data[5] => latchbyte:inst32.D[5]
Data[5] => latchbyte:inst33.D[5]
Data[5] => latchbyte:inst35.D[5]
Data[5] => latchbyte:inst36.D[5]
Data[5] => latchbyte:inst39.D[5]
Data[5] => latchbyte:inst40.D[5]
Data[5] => latchbyte:inst41.D[5]
Data[6] => latchbyte:inst32.D[6]
Data[6] => latchbyte:inst33.D[6]
Data[6] => latchbyte:inst35.D[6]
Data[6] => latchbyte:inst36.D[6]
Data[6] => latchbyte:inst39.D[6]
Data[6] => latchbyte:inst40.D[6]
Data[6] => latchbyte:inst41.D[6]
Data[7] => latchbyte:inst32.D[7]
Data[7] => latchbyte:inst33.D[7]
Data[7] => latchbyte:inst35.D[7]
Data[7] => latchbyte:inst36.D[7]
Data[7] => latchbyte:inst39.D[7]
Data[7] => latchbyte:inst40.D[7]
Data[7] => latchbyte:inst41.D[7]
R2[0] <= latchbyte:inst33.Q[0]
R2[1] <= latchbyte:inst33.Q[1]
R2[2] <= latchbyte:inst33.Q[2]
R2[3] <= latchbyte:inst33.Q[3]
R2[4] <= latchbyte:inst33.Q[4]
R2[5] <= latchbyte:inst33.Q[5]
R2[6] <= latchbyte:inst33.Q[6]
R2[7] <= latchbyte:inst33.Q[7]
R3[0] <= latchbyte:inst35.Q[0]
R3[1] <= latchbyte:inst35.Q[1]
R3[2] <= latchbyte:inst35.Q[2]
R3[3] <= latchbyte:inst35.Q[3]
R3[4] <= latchbyte:inst35.Q[4]
R3[5] <= latchbyte:inst35.Q[5]
R3[6] <= latchbyte:inst35.Q[6]
R3[7] <= latchbyte:inst35.Q[7]
R4[0] <= latchbyte:inst36.Q[0]
R4[1] <= latchbyte:inst36.Q[1]
R4[2] <= latchbyte:inst36.Q[2]
R4[3] <= latchbyte:inst36.Q[3]
R4[4] <= latchbyte:inst36.Q[4]
R4[5] <= latchbyte:inst36.Q[5]
R4[6] <= latchbyte:inst36.Q[6]
R4[7] <= latchbyte:inst36.Q[7]
R5[0] <= latchbyte:inst39.Q[0]
R5[1] <= latchbyte:inst39.Q[1]
R5[2] <= latchbyte:inst39.Q[2]
R5[3] <= latchbyte:inst39.Q[3]
R5[4] <= latchbyte:inst39.Q[4]
R5[5] <= latchbyte:inst39.Q[5]
R5[6] <= latchbyte:inst39.Q[6]
R5[7] <= latchbyte:inst39.Q[7]
R6[0] <= latchbyte:inst40.Q[0]
R6[1] <= latchbyte:inst40.Q[1]
R6[2] <= latchbyte:inst40.Q[2]
R6[3] <= latchbyte:inst40.Q[3]
R6[4] <= latchbyte:inst40.Q[4]
R6[5] <= latchbyte:inst40.Q[5]
R6[6] <= latchbyte:inst40.Q[6]
R6[7] <= latchbyte:inst40.Q[7]
R7[0] <= latchbyte:inst41.Q[0]
R7[1] <= latchbyte:inst41.Q[1]
R7[2] <= latchbyte:inst41.Q[2]
R7[3] <= latchbyte:inst41.Q[3]
R7[4] <= latchbyte:inst41.Q[4]
R7[5] <= latchbyte:inst41.Q[5]
R7[6] <= latchbyte:inst41.Q[6]
R7[7] <= latchbyte:inst41.Q[7]
ROut1[0] <= ROut1.DB_MAX_OUTPUT_PORT_TYPE
ROut1[1] <= ROut1.DB_MAX_OUTPUT_PORT_TYPE
ROut1[2] <= ROut1.DB_MAX_OUTPUT_PORT_TYPE
ROut1[3] <= ROut1.DB_MAX_OUTPUT_PORT_TYPE
ROut1[4] <= ROut1.DB_MAX_OUTPUT_PORT_TYPE
ROut1[5] <= ROut1.DB_MAX_OUTPUT_PORT_TYPE
ROut1[6] <= ROut1.DB_MAX_OUTPUT_PORT_TYPE
ROut1[7] <= ROut1.DB_MAX_OUTPUT_PORT_TYPE
Register1[0] => 16dmux:inst94.A
Register1[1] => 16dmux:inst94.B
Register1[2] => 16dmux:inst94.C
ROut2[0] <= ROut2.DB_MAX_OUTPUT_PORT_TYPE
ROut2[1] <= ROut2.DB_MAX_OUTPUT_PORT_TYPE
ROut2[2] <= ROut2.DB_MAX_OUTPUT_PORT_TYPE
ROut2[3] <= ROut2.DB_MAX_OUTPUT_PORT_TYPE
ROut2[4] <= ROut2.DB_MAX_OUTPUT_PORT_TYPE
ROut2[5] <= ROut2.DB_MAX_OUTPUT_PORT_TYPE
ROut2[6] <= ROut2.DB_MAX_OUTPUT_PORT_TYPE
ROut2[7] <= ROut2.DB_MAX_OUTPUT_PORT_TYPE
Register2[0] => 16dmux:inst5.A
Register2[1] => 16dmux:inst5.B
Register2[2] => 16dmux:inst5.C


|PipelineCPU|RegReadCycle:inst1|Register_File:inst1|latchbyte:inst32
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst2.DATAIN
D[3] => inst3.DATAIN
D[4] => inst5.DATAIN
D[5] => inst4.DATAIN
D[6] => inst6.DATAIN
D[7] => inst7.DATAIN
clk1 => inst9.IN0
Load => inst9.IN1


|PipelineCPU|RegReadCycle:inst1|Register_File:inst1|16dmux:inst4
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|RegReadCycle:inst1|Register_File:inst1|latchbyte:inst33
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst2.DATAIN
D[3] => inst3.DATAIN
D[4] => inst5.DATAIN
D[5] => inst4.DATAIN
D[6] => inst6.DATAIN
D[7] => inst7.DATAIN
clk1 => inst9.IN0
Load => inst9.IN1


|PipelineCPU|RegReadCycle:inst1|Register_File:inst1|latchbyte:inst35
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst2.DATAIN
D[3] => inst3.DATAIN
D[4] => inst5.DATAIN
D[5] => inst4.DATAIN
D[6] => inst6.DATAIN
D[7] => inst7.DATAIN
clk1 => inst9.IN0
Load => inst9.IN1


|PipelineCPU|RegReadCycle:inst1|Register_File:inst1|latchbyte:inst36
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst2.DATAIN
D[3] => inst3.DATAIN
D[4] => inst5.DATAIN
D[5] => inst4.DATAIN
D[6] => inst6.DATAIN
D[7] => inst7.DATAIN
clk1 => inst9.IN0
Load => inst9.IN1


|PipelineCPU|RegReadCycle:inst1|Register_File:inst1|latchbyte:inst39
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst2.DATAIN
D[3] => inst3.DATAIN
D[4] => inst5.DATAIN
D[5] => inst4.DATAIN
D[6] => inst6.DATAIN
D[7] => inst7.DATAIN
clk1 => inst9.IN0
Load => inst9.IN1


|PipelineCPU|RegReadCycle:inst1|Register_File:inst1|latchbyte:inst40
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst2.DATAIN
D[3] => inst3.DATAIN
D[4] => inst5.DATAIN
D[5] => inst4.DATAIN
D[6] => inst6.DATAIN
D[7] => inst7.DATAIN
clk1 => inst9.IN0
Load => inst9.IN1


|PipelineCPU|RegReadCycle:inst1|Register_File:inst1|latchbyte:inst41
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst2.DATAIN
D[3] => inst3.DATAIN
D[4] => inst5.DATAIN
D[5] => inst4.DATAIN
D[6] => inst6.DATAIN
D[7] => inst7.DATAIN
clk1 => inst9.IN0
Load => inst9.IN1


|PipelineCPU|RegReadCycle:inst1|Register_File:inst1|16dmux:inst94
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|RegReadCycle:inst1|Register_File:inst1|16dmux:inst5
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|RegReadCycle:inst1|BUSMUX:inst120
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]


|PipelineCPU|RegReadCycle:inst1|BUSMUX:inst120|lpm_mux:$00000
data[0][0] => mux_onc:auto_generated.data[0]
data[0][1] => mux_onc:auto_generated.data[1]
data[0][2] => mux_onc:auto_generated.data[2]
data[1][0] => mux_onc:auto_generated.data[3]
data[1][1] => mux_onc:auto_generated.data[4]
data[1][2] => mux_onc:auto_generated.data[5]
sel[0] => mux_onc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_onc:auto_generated.result[0]
result[1] <= mux_onc:auto_generated.result[1]
result[2] <= mux_onc:auto_generated.result[2]


|PipelineCPU|RegReadCycle:inst1|BUSMUX:inst120|lpm_mux:$00000|mux_onc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|instReg:inst100
add[0] <= regByte:inst20.R[0]
add[1] <= regByte:inst20.R[1]
add[2] <= regByte:inst20.R[2]
add[3] <= regByte:inst20.R[3]
add[4] <= regByte:inst20.R[4]
add[5] <= regByte:inst20.R[5]
add[6] <= regByte:inst20.R[6]
add[7] <= regByte:inst20.R[7]
inst[0] <= regByte:inst20.R[0]
inst[1] <= regByte:inst20.R[1]
inst[2] <= regByte:inst20.R[2]
inst[3] <= regByte:inst20.R[3]
inst[4] <= regByte:inst20.R[4]
inst[5] <= regByte:inst20.R[5]
inst[6] <= regByte:inst20.R[6]
inst[7] <= regByte:inst20.R[7]
inst[8] <= regByte:inst2.R[0]
inst[9] <= regByte:inst2.R[1]
inst[10] <= regByte:inst2.R[2]
inst[11] <= regByte:inst2.R[3]
inst[12] <= regByte:inst2.R[4]
inst[13] <= regByte:inst2.R[5]
inst[14] <= regByte:inst2.R[6]
inst[15] <= regByte:inst2.R[7]
IRWrite => regByte:inst2.Write
IRWrite => regByte:inst20.Write
Clk => regByte:inst2.Clk
Clk => regByte:inst20.Clk
Imem[0] => regByte:inst20.X[0]
Imem[1] => regByte:inst20.X[1]
Imem[2] => regByte:inst20.X[2]
Imem[3] => regByte:inst20.X[3]
Imem[4] => regByte:inst20.X[4]
Imem[5] => regByte:inst20.X[5]
Imem[6] => regByte:inst20.X[6]
Imem[7] => regByte:inst20.X[7]
Imem[8] => regByte:inst2.X[0]
Imem[9] => regByte:inst2.X[1]
Imem[10] => regByte:inst2.X[2]
Imem[11] => regByte:inst2.X[3]
Imem[12] => regByte:inst2.X[4]
Imem[13] => regByte:inst2.X[5]
Imem[14] => regByte:inst2.X[6]
Imem[15] => regByte:inst2.X[7]
funct[0] <= regByte:inst20.R[0]
funct[1] <= regByte:inst20.R[1]
funct[2] <= regByte:inst20.R[2]
imm[0] <= regByte:inst20.R[0]
imm[1] <= regByte:inst20.R[1]
imm[2] <= regByte:inst20.R[2]
imm[3] <= regByte:inst20.R[3]
imm[4] <= regByte:inst20.R[4]
imm[5] <= regByte:inst20.R[5]
opcode[0] <= regByte:inst2.R[4]
opcode[1] <= regByte:inst2.R[5]
opcode[2] <= regByte:inst2.R[6]
opcode[3] <= regByte:inst2.R[7]
rd[0] <= regByte:inst20.R[3]
rd[1] <= regByte:inst20.R[4]
rd[2] <= regByte:inst20.R[5]
rs[0] <= regByte:inst2.R[1]
rs[1] <= regByte:inst2.R[2]
rs[2] <= regByte:inst2.R[3]
rt[0] <= regByte:inst20.R[6]
rt[1] <= regByte:inst20.R[7]
rt[2] <= regByte:inst2.R[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|instReg:inst100|regByte:inst20|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|BUSMUX:inst87
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|PipelineCPU|RegReadCycle:inst1|BUSMUX:inst87|lpm_mux:$00000
data[0][0] => mux_cpc:auto_generated.data[0]
data[0][1] => mux_cpc:auto_generated.data[1]
data[0][2] => mux_cpc:auto_generated.data[2]
data[0][3] => mux_cpc:auto_generated.data[3]
data[0][4] => mux_cpc:auto_generated.data[4]
data[0][5] => mux_cpc:auto_generated.data[5]
data[0][6] => mux_cpc:auto_generated.data[6]
data[0][7] => mux_cpc:auto_generated.data[7]
data[0][8] => mux_cpc:auto_generated.data[8]
data[0][9] => mux_cpc:auto_generated.data[9]
data[0][10] => mux_cpc:auto_generated.data[10]
data[0][11] => mux_cpc:auto_generated.data[11]
data[0][12] => mux_cpc:auto_generated.data[12]
data[0][13] => mux_cpc:auto_generated.data[13]
data[0][14] => mux_cpc:auto_generated.data[14]
data[0][15] => mux_cpc:auto_generated.data[15]
data[1][0] => mux_cpc:auto_generated.data[16]
data[1][1] => mux_cpc:auto_generated.data[17]
data[1][2] => mux_cpc:auto_generated.data[18]
data[1][3] => mux_cpc:auto_generated.data[19]
data[1][4] => mux_cpc:auto_generated.data[20]
data[1][5] => mux_cpc:auto_generated.data[21]
data[1][6] => mux_cpc:auto_generated.data[22]
data[1][7] => mux_cpc:auto_generated.data[23]
data[1][8] => mux_cpc:auto_generated.data[24]
data[1][9] => mux_cpc:auto_generated.data[25]
data[1][10] => mux_cpc:auto_generated.data[26]
data[1][11] => mux_cpc:auto_generated.data[27]
data[1][12] => mux_cpc:auto_generated.data[28]
data[1][13] => mux_cpc:auto_generated.data[29]
data[1][14] => mux_cpc:auto_generated.data[30]
data[1][15] => mux_cpc:auto_generated.data[31]
sel[0] => mux_cpc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cpc:auto_generated.result[0]
result[1] <= mux_cpc:auto_generated.result[1]
result[2] <= mux_cpc:auto_generated.result[2]
result[3] <= mux_cpc:auto_generated.result[3]
result[4] <= mux_cpc:auto_generated.result[4]
result[5] <= mux_cpc:auto_generated.result[5]
result[6] <= mux_cpc:auto_generated.result[6]
result[7] <= mux_cpc:auto_generated.result[7]
result[8] <= mux_cpc:auto_generated.result[8]
result[9] <= mux_cpc:auto_generated.result[9]
result[10] <= mux_cpc:auto_generated.result[10]
result[11] <= mux_cpc:auto_generated.result[11]
result[12] <= mux_cpc:auto_generated.result[12]
result[13] <= mux_cpc:auto_generated.result[13]
result[14] <= mux_cpc:auto_generated.result[14]
result[15] <= mux_cpc:auto_generated.result[15]


|PipelineCPU|RegReadCycle:inst1|BUSMUX:inst87|lpm_mux:$00000|mux_cpc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]


|PipelineCPU|RegReadCycle:inst1|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_onc:auto_generated.data[0]
data[0][1] => mux_onc:auto_generated.data[1]
data[0][2] => mux_onc:auto_generated.data[2]
data[1][0] => mux_onc:auto_generated.data[3]
data[1][1] => mux_onc:auto_generated.data[4]
data[1][2] => mux_onc:auto_generated.data[5]
sel[0] => mux_onc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_onc:auto_generated.result[0]
result[1] <= mux_onc:auto_generated.result[1]
result[2] <= mux_onc:auto_generated.result[2]


|PipelineCPU|RegReadCycle:inst1|BUSMUX:inst6|lpm_mux:$00000|mux_onc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst3
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst3|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst4
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|RegReadCycle:inst1|regByte:inst4|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|RWrite:inst17
RWrite <= inst3.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => 16dmux:inst.A
opcode[1] => 16dmux:inst.B
opcode[2] => 16dmux:inst.C
opcode[3] => 16dmux:inst.D
func[0] => inst1.IN0
func[1] => inst1.IN1
func[2] => inst1.IN2


|PipelineCPU|RWrite:inst17|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|Control2:inst60
RDST <= inst1.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => 16dmux:inst.A
opcode[1] => 16dmux:inst.B
opcode[2] => 16dmux:inst.C
opcode[3] => 16dmux:inst.D
opcode[3] => inst4.IN1
BRANCH <= inst2.DB_MAX_OUTPUT_PORT_TYPE
JUMP <= 16dmux:inst.Q14
MREAD <= 16dmux:inst.Q7
MWRITE <= 16dmux:inst.Q6


|PipelineCPU|Control2:inst60|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|RtoPC:inst55
RtoPC <= inst2.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => inst.IN0
opcode[1] => inst.IN2
opcode[2] => inst.IN1
opcode[3] => inst.IN3
func[0] => inst1.IN0
func[1] => inst1.IN1
func[2] => inst1.IN2


|PipelineCPU|BUSMUX:inst20
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|PipelineCPU|BUSMUX:inst20|lpm_mux:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[0][7] => mux_tnc:auto_generated.data[7]
data[1][0] => mux_tnc:auto_generated.data[8]
data[1][1] => mux_tnc:auto_generated.data[9]
data[1][2] => mux_tnc:auto_generated.data[10]
data[1][3] => mux_tnc:auto_generated.data[11]
data[1][4] => mux_tnc:auto_generated.data[12]
data[1][5] => mux_tnc:auto_generated.data[13]
data[1][6] => mux_tnc:auto_generated.data[14]
data[1][7] => mux_tnc:auto_generated.data[15]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]
result[7] <= mux_tnc:auto_generated.result[7]


|PipelineCPU|BUSMUX:inst20|lpm_mux:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|JAL:inst15
JAL <= inst.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => ~NO_FANOUT~
opcode[1] => inst.IN0
opcode[2] => inst.IN1
opcode[3] => inst.IN2


|PipelineCPU|full_adder8:inst21
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|PipelineCPU|full_adder8:inst21|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|PipelineCPU|full_adder8:inst21|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|full_adder8:inst21|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|full_adder8:inst21|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst21|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst21|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst21|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst21|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst
add[0] <= instReg:inst3.add[0]
add[1] <= instReg:inst3.add[1]
add[2] <= instReg:inst3.add[2]
add[3] <= instReg:inst3.add[3]
add[4] <= instReg:inst3.add[4]
add[5] <= instReg:inst3.add[5]
add[6] <= instReg:inst3.add[6]
add[7] <= instReg:inst3.add[7]
isStall => inst1.IN0
clk => instReg:inst3.Clk
clk => Instruction_Memory:inst150.clk
clk => regByte:inst2.Clk
discard => BUSMUX:inst6.sel
PC[0] => Instruction_Memory:inst150.address[0]
PC[0] => regByte:inst2.X[0]
PC[1] => Instruction_Memory:inst150.address[1]
PC[1] => regByte:inst2.X[1]
PC[2] => Instruction_Memory:inst150.address[2]
PC[2] => regByte:inst2.X[2]
PC[3] => Instruction_Memory:inst150.address[3]
PC[3] => regByte:inst2.X[3]
PC[4] => Instruction_Memory:inst150.address[4]
PC[4] => regByte:inst2.X[4]
PC[5] => Instruction_Memory:inst150.address[5]
PC[5] => regByte:inst2.X[5]
PC[6] => Instruction_Memory:inst150.address[6]
PC[6] => regByte:inst2.X[6]
PC[7] => Instruction_Memory:inst150.address[7]
PC[7] => regByte:inst2.X[7]
funct[0] <= instReg:inst3.funct[0]
funct[1] <= instReg:inst3.funct[1]
funct[2] <= instReg:inst3.funct[2]
imm[0] <= instReg:inst3.imm[0]
imm[1] <= instReg:inst3.imm[1]
imm[2] <= instReg:inst3.imm[2]
imm[3] <= instReg:inst3.imm[3]
imm[4] <= instReg:inst3.imm[4]
imm[5] <= instReg:inst3.imm[5]
inst[0] <= instReg:inst3.inst[0]
inst[1] <= instReg:inst3.inst[1]
inst[2] <= instReg:inst3.inst[2]
inst[3] <= instReg:inst3.inst[3]
inst[4] <= instReg:inst3.inst[4]
inst[5] <= instReg:inst3.inst[5]
inst[6] <= instReg:inst3.inst[6]
inst[7] <= instReg:inst3.inst[7]
inst[8] <= instReg:inst3.inst[8]
inst[9] <= instReg:inst3.inst[9]
inst[10] <= instReg:inst3.inst[10]
inst[11] <= instReg:inst3.inst[11]
inst[12] <= instReg:inst3.inst[12]
inst[13] <= instReg:inst3.inst[13]
inst[14] <= instReg:inst3.inst[14]
inst[15] <= instReg:inst3.inst[15]
nPC[0] <= regByte:inst2.R[0]
nPC[1] <= regByte:inst2.R[1]
nPC[2] <= regByte:inst2.R[2]
nPC[3] <= regByte:inst2.R[3]
nPC[4] <= regByte:inst2.R[4]
nPC[5] <= regByte:inst2.R[5]
nPC[6] <= regByte:inst2.R[6]
nPC[7] <= regByte:inst2.R[7]
opcode[0] <= instReg:inst3.opcode[0]
opcode[1] <= instReg:inst3.opcode[1]
opcode[2] <= instReg:inst3.opcode[2]
opcode[3] <= instReg:inst3.opcode[3]
rd[0] <= instReg:inst3.rd[0]
rd[1] <= instReg:inst3.rd[1]
rd[2] <= instReg:inst3.rd[2]
rs[0] <= instReg:inst3.rs[0]
rs[1] <= instReg:inst3.rs[1]
rs[2] <= instReg:inst3.rs[2]
rt[0] <= instReg:inst3.rt[0]
rt[1] <= instReg:inst3.rt[1]
rt[2] <= instReg:inst3.rt[2]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3
add[0] <= regByte:inst20.R[0]
add[1] <= regByte:inst20.R[1]
add[2] <= regByte:inst20.R[2]
add[3] <= regByte:inst20.R[3]
add[4] <= regByte:inst20.R[4]
add[5] <= regByte:inst20.R[5]
add[6] <= regByte:inst20.R[6]
add[7] <= regByte:inst20.R[7]
inst[0] <= regByte:inst20.R[0]
inst[1] <= regByte:inst20.R[1]
inst[2] <= regByte:inst20.R[2]
inst[3] <= regByte:inst20.R[3]
inst[4] <= regByte:inst20.R[4]
inst[5] <= regByte:inst20.R[5]
inst[6] <= regByte:inst20.R[6]
inst[7] <= regByte:inst20.R[7]
inst[8] <= regByte:inst2.R[0]
inst[9] <= regByte:inst2.R[1]
inst[10] <= regByte:inst2.R[2]
inst[11] <= regByte:inst2.R[3]
inst[12] <= regByte:inst2.R[4]
inst[13] <= regByte:inst2.R[5]
inst[14] <= regByte:inst2.R[6]
inst[15] <= regByte:inst2.R[7]
IRWrite => regByte:inst2.Write
IRWrite => regByte:inst20.Write
Clk => regByte:inst2.Clk
Clk => regByte:inst20.Clk
Imem[0] => regByte:inst20.X[0]
Imem[1] => regByte:inst20.X[1]
Imem[2] => regByte:inst20.X[2]
Imem[3] => regByte:inst20.X[3]
Imem[4] => regByte:inst20.X[4]
Imem[5] => regByte:inst20.X[5]
Imem[6] => regByte:inst20.X[6]
Imem[7] => regByte:inst20.X[7]
Imem[8] => regByte:inst2.X[0]
Imem[9] => regByte:inst2.X[1]
Imem[10] => regByte:inst2.X[2]
Imem[11] => regByte:inst2.X[3]
Imem[12] => regByte:inst2.X[4]
Imem[13] => regByte:inst2.X[5]
Imem[14] => regByte:inst2.X[6]
Imem[15] => regByte:inst2.X[7]
funct[0] <= regByte:inst20.R[0]
funct[1] <= regByte:inst20.R[1]
funct[2] <= regByte:inst20.R[2]
imm[0] <= regByte:inst20.R[0]
imm[1] <= regByte:inst20.R[1]
imm[2] <= regByte:inst20.R[2]
imm[3] <= regByte:inst20.R[3]
imm[4] <= regByte:inst20.R[4]
imm[5] <= regByte:inst20.R[5]
opcode[0] <= regByte:inst2.R[4]
opcode[1] <= regByte:inst2.R[5]
opcode[2] <= regByte:inst2.R[6]
opcode[3] <= regByte:inst2.R[7]
rd[0] <= regByte:inst20.R[3]
rd[1] <= regByte:inst20.R[4]
rd[2] <= regByte:inst20.R[5]
rs[0] <= regByte:inst2.R[1]
rs[1] <= regByte:inst2.R[2]
rs[2] <= regByte:inst2.R[3]
rt[0] <= regByte:inst20.R[6]
rt[1] <= regByte:inst20.R[7]
rt[2] <= regByte:inst2.R[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|instReg:inst3|regByte:inst20|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|PipelineCPU|InstFetchCycle:inst|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_cpc:auto_generated.data[0]
data[0][1] => mux_cpc:auto_generated.data[1]
data[0][2] => mux_cpc:auto_generated.data[2]
data[0][3] => mux_cpc:auto_generated.data[3]
data[0][4] => mux_cpc:auto_generated.data[4]
data[0][5] => mux_cpc:auto_generated.data[5]
data[0][6] => mux_cpc:auto_generated.data[6]
data[0][7] => mux_cpc:auto_generated.data[7]
data[0][8] => mux_cpc:auto_generated.data[8]
data[0][9] => mux_cpc:auto_generated.data[9]
data[0][10] => mux_cpc:auto_generated.data[10]
data[0][11] => mux_cpc:auto_generated.data[11]
data[0][12] => mux_cpc:auto_generated.data[12]
data[0][13] => mux_cpc:auto_generated.data[13]
data[0][14] => mux_cpc:auto_generated.data[14]
data[0][15] => mux_cpc:auto_generated.data[15]
data[1][0] => mux_cpc:auto_generated.data[16]
data[1][1] => mux_cpc:auto_generated.data[17]
data[1][2] => mux_cpc:auto_generated.data[18]
data[1][3] => mux_cpc:auto_generated.data[19]
data[1][4] => mux_cpc:auto_generated.data[20]
data[1][5] => mux_cpc:auto_generated.data[21]
data[1][6] => mux_cpc:auto_generated.data[22]
data[1][7] => mux_cpc:auto_generated.data[23]
data[1][8] => mux_cpc:auto_generated.data[24]
data[1][9] => mux_cpc:auto_generated.data[25]
data[1][10] => mux_cpc:auto_generated.data[26]
data[1][11] => mux_cpc:auto_generated.data[27]
data[1][12] => mux_cpc:auto_generated.data[28]
data[1][13] => mux_cpc:auto_generated.data[29]
data[1][14] => mux_cpc:auto_generated.data[30]
data[1][15] => mux_cpc:auto_generated.data[31]
sel[0] => mux_cpc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cpc:auto_generated.result[0]
result[1] <= mux_cpc:auto_generated.result[1]
result[2] <= mux_cpc:auto_generated.result[2]
result[3] <= mux_cpc:auto_generated.result[3]
result[4] <= mux_cpc:auto_generated.result[4]
result[5] <= mux_cpc:auto_generated.result[5]
result[6] <= mux_cpc:auto_generated.result[6]
result[7] <= mux_cpc:auto_generated.result[7]
result[8] <= mux_cpc:auto_generated.result[8]
result[9] <= mux_cpc:auto_generated.result[9]
result[10] <= mux_cpc:auto_generated.result[10]
result[11] <= mux_cpc:auto_generated.result[11]
result[12] <= mux_cpc:auto_generated.result[12]
result[13] <= mux_cpc:auto_generated.result[13]
result[14] <= mux_cpc:auto_generated.result[14]
result[15] <= mux_cpc:auto_generated.result[15]


|PipelineCPU|InstFetchCycle:inst|BUSMUX:inst6|lpm_mux:$00000|mux_cpc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|Instruction_Memory:inst150
dio[0] <> LPM_RAM_IO:inst.dio[0]
dio[1] <> LPM_RAM_IO:inst.dio[1]
dio[2] <> LPM_RAM_IO:inst.dio[2]
dio[3] <> LPM_RAM_IO:inst.dio[3]
dio[4] <> LPM_RAM_IO:inst.dio[4]
dio[5] <> LPM_RAM_IO:inst.dio[5]
dio[6] <> LPM_RAM_IO:inst.dio[6]
dio[7] <> LPM_RAM_IO:inst.dio[7]
dio[8] <> LPM_RAM_IO:inst.dio[8]
dio[9] <> LPM_RAM_IO:inst.dio[9]
dio[10] <> LPM_RAM_IO:inst.dio[10]
dio[11] <> LPM_RAM_IO:inst.dio[11]
dio[12] <> LPM_RAM_IO:inst.dio[12]
dio[13] <> LPM_RAM_IO:inst.dio[13]
dio[14] <> LPM_RAM_IO:inst.dio[14]
dio[15] <> LPM_RAM_IO:inst.dio[15]
clk => inst2.IN0
we => LPM_RAM_IO:inst.we
we => inst1.IN0
address[0] => LPM_RAM_IO:inst.address[0]
address[1] => LPM_RAM_IO:inst.address[1]
address[2] => LPM_RAM_IO:inst.address[2]
address[3] => LPM_RAM_IO:inst.address[3]
address[4] => LPM_RAM_IO:inst.address[4]
address[5] => LPM_RAM_IO:inst.address[5]
address[6] => LPM_RAM_IO:inst.address[6]
address[7] => LPM_RAM_IO:inst.address[7]


|PipelineCPU|InstFetchCycle:inst|Instruction_Memory:inst150|LPM_RAM_IO:inst
dio[0] <> datatri[0]
dio[1] <> datatri[1]
dio[2] <> datatri[2]
dio[3] <> datatri[3]
dio[4] <> datatri[4]
dio[5] <> datatri[5]
dio[6] <> datatri[6]
dio[7] <> datatri[7]
dio[8] <> datatri[8]
dio[9] <> datatri[9]
dio[10] <> datatri[10]
dio[11] <> datatri[11]
dio[12] <> datatri[12]
dio[13] <> datatri[13]
dio[14] <> datatri[14]
dio[15] <> datatri[15]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
inclock => altram:sram.clocki
outclock => ~NO_FANOUT~
outenab => _.IN0
outenab => datatri[15].IN0
memenab => _.IN1
memenab => datatri[15].IN1
we => _.IN0


|PipelineCPU|InstFetchCycle:inst|Instruction_Memory:inst150|LPM_RAM_IO:inst|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
data[8] => altsyncram:ram_block.data_a[8]
data[9] => altsyncram:ram_block.data_a[9]
data[10] => altsyncram:ram_block.data_a[10]
data[11] => altsyncram:ram_block.data_a[11]
data[12] => altsyncram:ram_block.data_a[12]
data[13] => altsyncram:ram_block.data_a[13]
data[14] => altsyncram:ram_block.data_a[14]
data[15] => altsyncram:ram_block.data_a[15]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
clocki => altsyncram:ram_block.clock0
clocko => ~NO_FANOUT~
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]
q[8] <= altsyncram:ram_block.q_a[8]
q[9] <= altsyncram:ram_block.q_a[9]
q[10] <= altsyncram:ram_block.q_a[10]
q[11] <= altsyncram:ram_block.q_a[11]
q[12] <= altsyncram:ram_block.q_a[12]
q[13] <= altsyncram:ram_block.q_a[13]
q[14] <= altsyncram:ram_block.q_a[14]
q[15] <= altsyncram:ram_block.q_a[15]


|PipelineCPU|InstFetchCycle:inst|Instruction_Memory:inst150|LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block
wren_a => altsyncram_1lg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1lg1:auto_generated.data_a[0]
data_a[1] => altsyncram_1lg1:auto_generated.data_a[1]
data_a[2] => altsyncram_1lg1:auto_generated.data_a[2]
data_a[3] => altsyncram_1lg1:auto_generated.data_a[3]
data_a[4] => altsyncram_1lg1:auto_generated.data_a[4]
data_a[5] => altsyncram_1lg1:auto_generated.data_a[5]
data_a[6] => altsyncram_1lg1:auto_generated.data_a[6]
data_a[7] => altsyncram_1lg1:auto_generated.data_a[7]
data_a[8] => altsyncram_1lg1:auto_generated.data_a[8]
data_a[9] => altsyncram_1lg1:auto_generated.data_a[9]
data_a[10] => altsyncram_1lg1:auto_generated.data_a[10]
data_a[11] => altsyncram_1lg1:auto_generated.data_a[11]
data_a[12] => altsyncram_1lg1:auto_generated.data_a[12]
data_a[13] => altsyncram_1lg1:auto_generated.data_a[13]
data_a[14] => altsyncram_1lg1:auto_generated.data_a[14]
data_a[15] => altsyncram_1lg1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1lg1:auto_generated.address_a[0]
address_a[1] => altsyncram_1lg1:auto_generated.address_a[1]
address_a[2] => altsyncram_1lg1:auto_generated.address_a[2]
address_a[3] => altsyncram_1lg1:auto_generated.address_a[3]
address_a[4] => altsyncram_1lg1:auto_generated.address_a[4]
address_a[5] => altsyncram_1lg1:auto_generated.address_a[5]
address_a[6] => altsyncram_1lg1:auto_generated.address_a[6]
address_a[7] => altsyncram_1lg1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1lg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1lg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1lg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1lg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1lg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1lg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1lg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1lg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1lg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_1lg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_1lg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_1lg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_1lg1:auto_generated.q_a[11]
q_a[12] <= altsyncram_1lg1:auto_generated.q_a[12]
q_a[13] <= altsyncram_1lg1:auto_generated.q_a[13]
q_a[14] <= altsyncram_1lg1:auto_generated.q_a[14]
q_a[15] <= altsyncram_1lg1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PipelineCPU|InstFetchCycle:inst|Instruction_Memory:inst150|LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block|altsyncram_1lg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|PipelineCPU|InstFetchCycle:inst|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|InstFetchCycle:inst|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|BUSMUX:inst63
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|PipelineCPU|BUSMUX:inst63|lpm_mux:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[0][7] => mux_tnc:auto_generated.data[7]
data[1][0] => mux_tnc:auto_generated.data[8]
data[1][1] => mux_tnc:auto_generated.data[9]
data[1][2] => mux_tnc:auto_generated.data[10]
data[1][3] => mux_tnc:auto_generated.data[11]
data[1][4] => mux_tnc:auto_generated.data[12]
data[1][5] => mux_tnc:auto_generated.data[13]
data[1][6] => mux_tnc:auto_generated.data[14]
data[1][7] => mux_tnc:auto_generated.data[15]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]
result[7] <= mux_tnc:auto_generated.result[7]


|PipelineCPU|BUSMUX:inst63|lpm_mux:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|BUSMUX:inst54
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|PipelineCPU|BUSMUX:inst54|lpm_mux:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[0][7] => mux_tnc:auto_generated.data[7]
data[1][0] => mux_tnc:auto_generated.data[8]
data[1][1] => mux_tnc:auto_generated.data[9]
data[1][2] => mux_tnc:auto_generated.data[10]
data[1][3] => mux_tnc:auto_generated.data[11]
data[1][4] => mux_tnc:auto_generated.data[12]
data[1][5] => mux_tnc:auto_generated.data[13]
data[1][6] => mux_tnc:auto_generated.data[14]
data[1][7] => mux_tnc:auto_generated.data[15]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]
result[7] <= mux_tnc:auto_generated.result[7]


|PipelineCPU|BUSMUX:inst54|lpm_mux:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|BUSMUX:inst49
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|PipelineCPU|BUSMUX:inst49|lpm_mux:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[0][7] => mux_tnc:auto_generated.data[7]
data[1][0] => mux_tnc:auto_generated.data[8]
data[1][1] => mux_tnc:auto_generated.data[9]
data[1][2] => mux_tnc:auto_generated.data[10]
data[1][3] => mux_tnc:auto_generated.data[11]
data[1][4] => mux_tnc:auto_generated.data[12]
data[1][5] => mux_tnc:auto_generated.data[13]
data[1][6] => mux_tnc:auto_generated.data[14]
data[1][7] => mux_tnc:auto_generated.data[15]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]
result[7] <= mux_tnc:auto_generated.result[7]


|PipelineCPU|BUSMUX:inst49|lpm_mux:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|Control2:inst48
RDST <= inst1.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => 16dmux:inst.A
opcode[1] => 16dmux:inst.B
opcode[2] => 16dmux:inst.C
opcode[3] => 16dmux:inst.D
opcode[3] => inst4.IN1
BRANCH <= inst2.DB_MAX_OUTPUT_PORT_TYPE
JUMP <= 16dmux:inst.Q14
MREAD <= 16dmux:inst.Q7
MWRITE <= 16dmux:inst.Q6


|PipelineCPU|Control2:inst48|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|JAL:inst52
JAL <= inst.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => ~NO_FANOUT~
opcode[1] => inst.IN0
opcode[2] => inst.IN1
opcode[3] => inst.IN2


|PipelineCPU|regByte:inst2
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|regByte:inst2|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|regByte:inst2|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|regByte:inst2|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|regByte:inst2|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|regByte:inst2|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|regByte:inst2|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|regByte:inst2|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|regByte:inst2|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|regByte:inst2|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|regByte:inst2|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|regByte:inst2|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|regByte:inst2|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|regByte:inst2|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|regByte:inst2|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|regByte:inst2|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|regByte:inst2|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|regByte:inst2|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|regByte:inst2|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|regByte:inst2|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|regByte:inst2|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|regByte:inst2|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|regByte:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|regByte:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|regByte:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|PipelineCPU|full_adder8:inst3|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|PipelineCPU|full_adder8:inst3|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|full_adder8:inst3|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|full_adder8:inst3|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst3|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst3|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst3|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst3|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65
Cout <= mux2x1:inst6.C
A[0] => full_adder4:inst7.A[0]
A[1] => full_adder4:inst7.A[1]
A[2] => full_adder4:inst7.A[2]
A[3] => full_adder4:inst7.A[3]
A[4] => full_adder4:inst1.A[0]
A[4] => full_adder4:inst2.A[0]
A[5] => full_adder4:inst1.A[1]
A[5] => full_adder4:inst2.A[1]
A[6] => full_adder4:inst1.A[2]
A[6] => full_adder4:inst2.A[2]
A[7] => full_adder4:inst1.A[3]
A[7] => full_adder4:inst2.A[3]
B[0] => full_adder4:inst7.B[0]
B[1] => full_adder4:inst7.B[1]
B[2] => full_adder4:inst7.B[2]
B[3] => full_adder4:inst7.B[3]
B[4] => full_adder4:inst1.B[0]
B[4] => full_adder4:inst2.B[0]
B[5] => full_adder4:inst1.B[1]
B[5] => full_adder4:inst2.B[1]
B[6] => full_adder4:inst1.B[2]
B[6] => full_adder4:inst2.B[2]
B[7] => full_adder4:inst1.B[3]
B[7] => full_adder4:inst2.B[3]
Cin => full_adder4:inst7.Cin
S[0] <= full_adder4:inst7.S[0]
S[1] <= full_adder4:inst7.S[1]
S[2] <= full_adder4:inst7.S[2]
S[3] <= full_adder4:inst7.S[3]
S[4] <= mux2x4:inst5.C[0]
S[5] <= mux2x4:inst5.C[1]
S[6] <= mux2x4:inst5.C[2]
S[7] <= mux2x4:inst5.C[3]


|PipelineCPU|full_adder8:inst65|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst1
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst1|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst2
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst2|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst7
Cout <= mux2x1:inst6.C
A[0] => full_adder2:inst.A[0]
A[1] => full_adder2:inst.A[1]
A[2] => full_adder2:inst1.A[0]
A[2] => full_adder2:inst2.A[0]
A[3] => full_adder2:inst1.A[1]
A[3] => full_adder2:inst2.A[1]
B[0] => full_adder2:inst.B[0]
B[1] => full_adder2:inst.B[1]
B[2] => full_adder2:inst1.B[0]
B[2] => full_adder2:inst2.B[0]
B[3] => full_adder2:inst1.B[1]
B[3] => full_adder2:inst2.B[1]
Cin => full_adder2:inst.Cin
S[0] <= full_adder2:inst.S[0]
S[1] <= full_adder2:inst.S[1]
S[2] <= mux2x2:inst5.C[0]
S[3] <= mux2x2:inst5.C[1]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst1
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst1|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst1|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst1|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst1|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst1|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst2
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst2|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst2|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst2|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst2|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst2|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst
Cout <= mux2x1:inst7.C
A[0] => full_adder:inst.A
A[1] => full_adder:inst1.A
A[1] => full_adder:inst2.A
B[0] => full_adder:inst.B
B[1] => full_adder:inst1.B
B[1] => full_adder:inst2.B
Cin => full_adder:inst.Cin
S[0] <= full_adder:inst.S
S[1] <= mux2x1:inst6.C


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst|full_adder:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst|full_adder:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst|full_adder:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst|mux2x1:inst6
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|full_adder2:inst|mux2x1:inst6|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|mux2x2:inst5
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|mux2x2:inst5|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|mux2x2:inst5|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|full_adder4:inst7|mux2x2:inst5|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|mux2x4:inst5
C[0] <= mux2x2:inst1.C[0]
C[1] <= mux2x2:inst1.C[1]
C[2] <= mux2x2:inst.C[0]
C[3] <= mux2x2:inst.C[1]
Sel => mux2x2:inst.Sel
Sel => mux2x2:inst1.Sel
A[0] => mux2x2:inst1.A[0]
A[1] => mux2x2:inst1.A[1]
A[2] => mux2x2:inst.A[0]
A[3] => mux2x2:inst.A[1]
B[0] => mux2x2:inst1.B[0]
B[1] => mux2x2:inst1.B[1]
B[2] => mux2x2:inst.B[0]
B[3] => mux2x2:inst.B[1]


|PipelineCPU|full_adder8:inst65|mux2x4:inst5|mux2x2:inst
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|full_adder8:inst65|mux2x4:inst5|mux2x2:inst|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|mux2x4:inst5|mux2x2:inst|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|mux2x4:inst5|mux2x2:inst|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|mux2x4:inst5|mux2x2:inst|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|mux2x4:inst5|mux2x2:inst1
C[0] <= mux2x1:inst1.C
C[1] <= mux2x1:inst.C
A[0] => mux2x1:inst1.A
A[1] => mux2x1:inst.A
B[0] => mux2x1:inst1.B
B[1] => mux2x1:inst.B
Sel => mux2x1:inst.Sel
Sel => mux2x1:inst1.Sel


|PipelineCPU|full_adder8:inst65|mux2x4:inst5|mux2x2:inst1|mux2x1:inst
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|mux2x4:inst5|mux2x2:inst1|mux2x1:inst|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|full_adder8:inst65|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|full_adder8:inst65|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|full_adder8:inst65|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|full_adder8:inst65|mux2x4:inst5|mux2x2:inst1|mux2x1:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|sext6:inst27
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[5] => out[7].DATAIN
in[5] => out[6].DATAIN


|PipelineCPU|BUSMUX:inst25
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]


|PipelineCPU|BUSMUX:inst25|lpm_mux:$00000
data[0][0] => mux_onc:auto_generated.data[0]
data[0][1] => mux_onc:auto_generated.data[1]
data[0][2] => mux_onc:auto_generated.data[2]
data[1][0] => mux_onc:auto_generated.data[3]
data[1][1] => mux_onc:auto_generated.data[4]
data[1][2] => mux_onc:auto_generated.data[5]
sel[0] => mux_onc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_onc:auto_generated.result[0]
result[1] <= mux_onc:auto_generated.result[1]
result[2] <= mux_onc:auto_generated.result[2]


|PipelineCPU|BUSMUX:inst25|lpm_mux:$00000|mux_onc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|BUSMUX:inst26
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]


|PipelineCPU|BUSMUX:inst26|lpm_mux:$00000
data[0][0] => mux_onc:auto_generated.data[0]
data[0][1] => mux_onc:auto_generated.data[1]
data[0][2] => mux_onc:auto_generated.data[2]
data[1][0] => mux_onc:auto_generated.data[3]
data[1][1] => mux_onc:auto_generated.data[4]
data[1][2] => mux_onc:auto_generated.data[5]
sel[0] => mux_onc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_onc:auto_generated.result[0]
result[1] <= mux_onc:auto_generated.result[1]
result[2] <= mux_onc:auto_generated.result[2]


|PipelineCPU|BUSMUX:inst26|lpm_mux:$00000|mux_onc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|Control2:inst16
RDST <= inst1.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => 16dmux:inst.A
opcode[1] => 16dmux:inst.B
opcode[2] => 16dmux:inst.C
opcode[3] => 16dmux:inst.D
opcode[3] => inst4.IN1
BRANCH <= inst2.DB_MAX_OUTPUT_PORT_TYPE
JUMP <= 16dmux:inst.Q14
MREAD <= 16dmux:inst.Q7
MWRITE <= 16dmux:inst.Q6


|PipelineCPU|Control2:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|RWrite:inst33
RWrite <= inst3.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => 16dmux:inst.A
opcode[1] => 16dmux:inst.B
opcode[2] => 16dmux:inst.C
opcode[3] => 16dmux:inst.D
func[0] => inst1.IN0
func[1] => inst1.IN1
func[2] => inst1.IN2


|PipelineCPU|RWrite:inst33|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|BUSMUX:inst31
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]


|PipelineCPU|BUSMUX:inst31|lpm_mux:$00000
data[0][0] => mux_onc:auto_generated.data[0]
data[0][1] => mux_onc:auto_generated.data[1]
data[0][2] => mux_onc:auto_generated.data[2]
data[1][0] => mux_onc:auto_generated.data[3]
data[1][1] => mux_onc:auto_generated.data[4]
data[1][2] => mux_onc:auto_generated.data[5]
sel[0] => mux_onc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_onc:auto_generated.result[0]
result[1] <= mux_onc:auto_generated.result[1]
result[2] <= mux_onc:auto_generated.result[2]


|PipelineCPU|BUSMUX:inst31|lpm_mux:$00000|mux_onc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|JAL:inst30
JAL <= inst.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => ~NO_FANOUT~
opcode[1] => inst.IN0
opcode[2] => inst.IN1
opcode[3] => inst.IN2


|PipelineCPU|BUSMUX:inst32
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]


|PipelineCPU|BUSMUX:inst32|lpm_mux:$00000
data[0][0] => mux_onc:auto_generated.data[0]
data[0][1] => mux_onc:auto_generated.data[1]
data[0][2] => mux_onc:auto_generated.data[2]
data[1][0] => mux_onc:auto_generated.data[3]
data[1][1] => mux_onc:auto_generated.data[4]
data[1][2] => mux_onc:auto_generated.data[5]
sel[0] => mux_onc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_onc:auto_generated.result[0]
result[1] <= mux_onc:auto_generated.result[1]
result[2] <= mux_onc:auto_generated.result[2]


|PipelineCPU|BUSMUX:inst32|lpm_mux:$00000|mux_onc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|Control2:inst29
RDST <= inst1.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => 16dmux:inst.A
opcode[1] => 16dmux:inst.B
opcode[2] => 16dmux:inst.C
opcode[3] => 16dmux:inst.D
opcode[3] => inst4.IN1
BRANCH <= inst2.DB_MAX_OUTPUT_PORT_TYPE
JUMP <= 16dmux:inst.Q14
MREAD <= 16dmux:inst.Q7
MWRITE <= 16dmux:inst.Q6


|PipelineCPU|Control2:inst29|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ConflictChecker:inst34
isOK <= inst12.DB_MAX_OUTPUT_PORT_TYPE
regidA[0] => nequal:inst.A[0]
regidA[0] => nzero:inst13.A[0]
regidA[0] => nequal:inst6.A[0]
regidA[1] => nequal:inst.A[1]
regidA[1] => nzero:inst13.A[1]
regidA[1] => nequal:inst6.A[1]
regidA[2] => nequal:inst.A[2]
regidA[2] => nzero:inst13.A[2]
regidA[2] => nequal:inst6.A[2]
regidB[0] => nequal:inst.B[0]
regidB[1] => nequal:inst.B[1]
regidB[2] => nequal:inst.B[2]
writeB => inst8.IN0
readA => inst15.IN0
regidC[0] => nequal:inst6.B[0]
regidC[1] => nequal:inst6.B[1]
regidC[2] => nequal:inst6.B[2]
writeC => inst9.IN0


|PipelineCPU|ConflictChecker:inst34|nequal:inst
nequal <= nzero:inst1.nzero
A[0] => xor8bit:inst.A[0]
A[1] => xor8bit:inst.A[1]
A[2] => xor8bit:inst.A[2]
A[3] => xor8bit:inst.A[3]
A[4] => xor8bit:inst.A[4]
A[5] => xor8bit:inst.A[5]
A[6] => xor8bit:inst.A[6]
A[7] => xor8bit:inst.A[7]
B[0] => xor8bit:inst.B[0]
B[1] => xor8bit:inst.B[1]
B[2] => xor8bit:inst.B[2]
B[3] => xor8bit:inst.B[3]
B[4] => xor8bit:inst.B[4]
B[5] => xor8bit:inst.B[5]
B[6] => xor8bit:inst.B[6]
B[7] => xor8bit:inst.B[7]


|PipelineCPU|ConflictChecker:inst34|nequal:inst|nzero:inst1
nzero <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN7
A[1] => inst.IN6
A[2] => inst.IN4
A[3] => inst.IN5
A[4] => inst.IN3
A[5] => inst.IN1
A[6] => inst.IN2
A[7] => inst.IN0


|PipelineCPU|ConflictChecker:inst34|nequal:inst|xor8bit:inst
Y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN0
A[1] => inst2.IN0
A[2] => inst3.IN0
A[3] => inst4.IN0
A[4] => inst5.IN0
A[5] => inst6.IN0
A[6] => inst7.IN0
A[7] => inst8.IN0
B[0] => inst1.IN1
B[1] => inst2.IN1
B[2] => inst3.IN1
B[3] => inst4.IN1
B[4] => inst5.IN1
B[5] => inst6.IN1
B[6] => inst7.IN1
B[7] => inst8.IN1


|PipelineCPU|ConflictChecker:inst34|nzero:inst13
nzero <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN7
A[1] => inst.IN6
A[2] => inst.IN4
A[3] => inst.IN5
A[4] => inst.IN3
A[5] => inst.IN1
A[6] => inst.IN2
A[7] => inst.IN0


|PipelineCPU|ConflictChecker:inst34|nequal:inst6
nequal <= nzero:inst1.nzero
A[0] => xor8bit:inst.A[0]
A[1] => xor8bit:inst.A[1]
A[2] => xor8bit:inst.A[2]
A[3] => xor8bit:inst.A[3]
A[4] => xor8bit:inst.A[4]
A[5] => xor8bit:inst.A[5]
A[6] => xor8bit:inst.A[6]
A[7] => xor8bit:inst.A[7]
B[0] => xor8bit:inst.B[0]
B[1] => xor8bit:inst.B[1]
B[2] => xor8bit:inst.B[2]
B[3] => xor8bit:inst.B[3]
B[4] => xor8bit:inst.B[4]
B[5] => xor8bit:inst.B[5]
B[6] => xor8bit:inst.B[6]
B[7] => xor8bit:inst.B[7]


|PipelineCPU|ConflictChecker:inst34|nequal:inst6|nzero:inst1
nzero <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN7
A[1] => inst.IN6
A[2] => inst.IN4
A[3] => inst.IN5
A[4] => inst.IN3
A[5] => inst.IN1
A[6] => inst.IN2
A[7] => inst.IN0


|PipelineCPU|ConflictChecker:inst34|nequal:inst6|xor8bit:inst
Y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1.IN0
A[1] => inst2.IN0
A[2] => inst3.IN0
A[3] => inst4.IN0
A[4] => inst5.IN0
A[5] => inst6.IN0
A[6] => inst7.IN0
A[7] => inst8.IN0
B[0] => inst1.IN1
B[1] => inst2.IN1
B[2] => inst3.IN1
B[3] => inst4.IN1
B[4] => inst5.IN1
B[5] => inst6.IN1
B[6] => inst7.IN1
B[7] => inst8.IN1


|PipelineCPU|BUSMUX:inst19
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|PipelineCPU|BUSMUX:inst19|lpm_mux:$00000
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[0][4] => mux_tnc:auto_generated.data[4]
data[0][5] => mux_tnc:auto_generated.data[5]
data[0][6] => mux_tnc:auto_generated.data[6]
data[0][7] => mux_tnc:auto_generated.data[7]
data[1][0] => mux_tnc:auto_generated.data[8]
data[1][1] => mux_tnc:auto_generated.data[9]
data[1][2] => mux_tnc:auto_generated.data[10]
data[1][3] => mux_tnc:auto_generated.data[11]
data[1][4] => mux_tnc:auto_generated.data[12]
data[1][5] => mux_tnc:auto_generated.data[13]
data[1][6] => mux_tnc:auto_generated.data[14]
data[1][7] => mux_tnc:auto_generated.data[15]
sel[0] => mux_tnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]
result[4] <= mux_tnc:auto_generated.result[4]
result[5] <= mux_tnc:auto_generated.result[5]
result[6] <= mux_tnc:auto_generated.result[6]
result[7] <= mux_tnc:auto_generated.result[7]


|PipelineCPU|BUSMUX:inst19|lpm_mux:$00000|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|aluctrl:inst9
aluop[0] <= res[0].DB_MAX_OUTPUT_PORT_TYPE
aluop[1] <= res[1].DB_MAX_OUTPUT_PORT_TYPE
aluop[2] <= res[2].DB_MAX_OUTPUT_PORT_TYPE
aluop[3] <= res[3].DB_MAX_OUTPUT_PORT_TYPE
func[0] => mux16x8:inst8.Sel[0]
func[1] => mux16x8:inst8.Sel[1]
func[2] => mux16x8:inst8.Sel[2]
opcode[0] => mux16x8:inst.Sel[0]
opcode[1] => mux16x8:inst.Sel[1]
opcode[2] => mux16x8:inst.Sel[2]
opcode[3] => mux16x8:inst.Sel[3]


|PipelineCPU|aluctrl:inst9|mux16x8:inst
Y[0] <= mux4x8:inst7.Y[0]
Y[1] <= mux4x8:inst7.Y[1]
Y[2] <= mux4x8:inst7.Y[2]
Y[3] <= mux4x8:inst7.Y[3]
Y[4] <= mux4x8:inst7.Y[4]
Y[5] <= mux4x8:inst7.Y[5]
Y[6] <= mux4x8:inst7.Y[6]
Y[7] <= mux4x8:inst7.Y[7]
I0[0] => mux4x8:inst.A[0]
I0[1] => mux4x8:inst.A[1]
I0[2] => mux4x8:inst.A[2]
I0[3] => mux4x8:inst.A[3]
I0[4] => mux4x8:inst.A[4]
I0[5] => mux4x8:inst.A[5]
I0[6] => mux4x8:inst.A[6]
I0[7] => mux4x8:inst.A[7]
I17 => mux4x8:inst.B[7]
I16 => mux4x8:inst.B[6]
I15 => mux4x8:inst.B[5]
I14 => mux4x8:inst.B[4]
I13 => mux4x8:inst.B[3]
I12 => mux4x8:inst.B[2]
I11 => mux4x8:inst.B[1]
I10 => mux4x8:inst.B[0]
I2[0] => mux4x8:inst.C[0]
I2[1] => mux4x8:inst.C[1]
I2[2] => mux4x8:inst.C[2]
I2[3] => mux4x8:inst.C[3]
I2[4] => mux4x8:inst.C[4]
I2[5] => mux4x8:inst.C[5]
I2[6] => mux4x8:inst.C[6]
I2[7] => mux4x8:inst.C[7]
I3[0] => mux4x8:inst.D[0]
I3[1] => mux4x8:inst.D[1]
I3[2] => mux4x8:inst.D[2]
I3[3] => mux4x8:inst.D[3]
I3[4] => mux4x8:inst.D[4]
I3[5] => mux4x8:inst.D[5]
I3[6] => mux4x8:inst.D[6]
I3[7] => mux4x8:inst.D[7]
Sel[0] => mux4x8:inst.Sel[0]
Sel[0] => mux4x8:inst6.Sel[0]
Sel[0] => mux4x8:inst8.Sel[0]
Sel[0] => mux4x8:inst9.Sel[0]
Sel[1] => mux4x8:inst.Sel[1]
Sel[1] => mux4x8:inst6.Sel[1]
Sel[1] => mux4x8:inst8.Sel[1]
Sel[1] => mux4x8:inst9.Sel[1]
Sel[2] => mux4x8:inst7.Sel[0]
Sel[3] => mux4x8:inst7.Sel[1]
I4[0] => mux4x8:inst6.A[0]
I4[1] => mux4x8:inst6.A[1]
I4[2] => mux4x8:inst6.A[2]
I4[3] => mux4x8:inst6.A[3]
I4[4] => mux4x8:inst6.A[4]
I4[5] => mux4x8:inst6.A[5]
I4[6] => mux4x8:inst6.A[6]
I4[7] => mux4x8:inst6.A[7]
I5[0] => mux4x8:inst6.B[0]
I5[1] => mux4x8:inst6.B[1]
I5[2] => mux4x8:inst6.B[2]
I5[3] => mux4x8:inst6.B[3]
I5[4] => mux4x8:inst6.B[4]
I5[5] => mux4x8:inst6.B[5]
I5[6] => mux4x8:inst6.B[6]
I5[7] => mux4x8:inst6.B[7]
I6[0] => mux4x8:inst6.C[0]
I6[1] => mux4x8:inst6.C[1]
I6[2] => mux4x8:inst6.C[2]
I6[3] => mux4x8:inst6.C[3]
I6[4] => mux4x8:inst6.C[4]
I6[5] => mux4x8:inst6.C[5]
I6[6] => mux4x8:inst6.C[6]
I6[7] => mux4x8:inst6.C[7]
I7[0] => mux4x8:inst6.D[0]
I7[1] => mux4x8:inst6.D[1]
I7[2] => mux4x8:inst6.D[2]
I7[3] => mux4x8:inst6.D[3]
I7[4] => mux4x8:inst6.D[4]
I7[5] => mux4x8:inst6.D[5]
I7[6] => mux4x8:inst6.D[6]
I7[7] => mux4x8:inst6.D[7]
I8[0] => mux4x8:inst8.A[0]
I8[1] => mux4x8:inst8.A[1]
I8[2] => mux4x8:inst8.A[2]
I8[3] => mux4x8:inst8.A[3]
I8[4] => mux4x8:inst8.A[4]
I8[5] => mux4x8:inst8.A[5]
I8[6] => mux4x8:inst8.A[6]
I8[7] => mux4x8:inst8.A[7]
I9[0] => mux4x8:inst8.B[0]
I9[1] => mux4x8:inst8.B[1]
I9[2] => mux4x8:inst8.B[2]
I9[3] => mux4x8:inst8.B[3]
I9[4] => mux4x8:inst8.B[4]
I9[5] => mux4x8:inst8.B[5]
I9[6] => mux4x8:inst8.B[6]
I9[7] => mux4x8:inst8.B[7]
I107 => mux4x8:inst8.C[7]
I106 => mux4x8:inst8.C[6]
I105 => mux4x8:inst8.C[5]
I104 => mux4x8:inst8.C[4]
I103 => mux4x8:inst8.C[3]
I102 => mux4x8:inst8.C[2]
I101 => mux4x8:inst8.C[1]
I100 => mux4x8:inst8.C[0]
I117 => mux4x8:inst8.D[7]
I116 => mux4x8:inst8.D[6]
I115 => mux4x8:inst8.D[5]
I114 => mux4x8:inst8.D[4]
I113 => mux4x8:inst8.D[3]
I112 => mux4x8:inst8.D[2]
I111 => mux4x8:inst8.D[1]
I110 => mux4x8:inst8.D[0]
I127 => mux4x8:inst9.A[7]
I126 => mux4x8:inst9.A[6]
I125 => mux4x8:inst9.A[5]
I124 => mux4x8:inst9.A[4]
I123 => mux4x8:inst9.A[3]
I122 => mux4x8:inst9.A[2]
I121 => mux4x8:inst9.A[1]
I120 => mux4x8:inst9.A[0]
I137 => mux4x8:inst9.B[7]
I136 => mux4x8:inst9.B[6]
I135 => mux4x8:inst9.B[5]
I134 => mux4x8:inst9.B[4]
I133 => mux4x8:inst9.B[3]
I132 => mux4x8:inst9.B[2]
I131 => mux4x8:inst9.B[1]
I130 => mux4x8:inst9.B[0]
I147 => mux4x8:inst9.C[7]
I146 => mux4x8:inst9.C[6]
I145 => mux4x8:inst9.C[5]
I144 => mux4x8:inst9.C[4]
I143 => mux4x8:inst9.C[3]
I142 => mux4x8:inst9.C[2]
I141 => mux4x8:inst9.C[1]
I140 => mux4x8:inst9.C[0]
I157 => mux4x8:inst9.D[7]
I156 => mux4x8:inst9.D[6]
I155 => mux4x8:inst9.D[5]
I154 => mux4x8:inst9.D[4]
I153 => mux4x8:inst9.D[3]
I152 => mux4x8:inst9.D[2]
I151 => mux4x8:inst9.D[1]
I150 => mux4x8:inst9.D[0]


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst7
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst7|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst7|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst7|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst6
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst6|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst6|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst6|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst8
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst8|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst8|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst8|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst9
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst9|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst9|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst|mux4x8:inst9|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst8
Y[0] <= mux4x8:inst7.Y[0]
Y[1] <= mux4x8:inst7.Y[1]
Y[2] <= mux4x8:inst7.Y[2]
Y[3] <= mux4x8:inst7.Y[3]
Y[4] <= mux4x8:inst7.Y[4]
Y[5] <= mux4x8:inst7.Y[5]
Y[6] <= mux4x8:inst7.Y[6]
Y[7] <= mux4x8:inst7.Y[7]
I0[0] => mux4x8:inst.A[0]
I0[1] => mux4x8:inst.A[1]
I0[2] => mux4x8:inst.A[2]
I0[3] => mux4x8:inst.A[3]
I0[4] => mux4x8:inst.A[4]
I0[5] => mux4x8:inst.A[5]
I0[6] => mux4x8:inst.A[6]
I0[7] => mux4x8:inst.A[7]
I17 => mux4x8:inst.B[7]
I16 => mux4x8:inst.B[6]
I15 => mux4x8:inst.B[5]
I14 => mux4x8:inst.B[4]
I13 => mux4x8:inst.B[3]
I12 => mux4x8:inst.B[2]
I11 => mux4x8:inst.B[1]
I10 => mux4x8:inst.B[0]
I2[0] => mux4x8:inst.C[0]
I2[1] => mux4x8:inst.C[1]
I2[2] => mux4x8:inst.C[2]
I2[3] => mux4x8:inst.C[3]
I2[4] => mux4x8:inst.C[4]
I2[5] => mux4x8:inst.C[5]
I2[6] => mux4x8:inst.C[6]
I2[7] => mux4x8:inst.C[7]
I3[0] => mux4x8:inst.D[0]
I3[1] => mux4x8:inst.D[1]
I3[2] => mux4x8:inst.D[2]
I3[3] => mux4x8:inst.D[3]
I3[4] => mux4x8:inst.D[4]
I3[5] => mux4x8:inst.D[5]
I3[6] => mux4x8:inst.D[6]
I3[7] => mux4x8:inst.D[7]
Sel[0] => mux4x8:inst.Sel[0]
Sel[0] => mux4x8:inst6.Sel[0]
Sel[0] => mux4x8:inst8.Sel[0]
Sel[0] => mux4x8:inst9.Sel[0]
Sel[1] => mux4x8:inst.Sel[1]
Sel[1] => mux4x8:inst6.Sel[1]
Sel[1] => mux4x8:inst8.Sel[1]
Sel[1] => mux4x8:inst9.Sel[1]
Sel[2] => mux4x8:inst7.Sel[0]
Sel[3] => mux4x8:inst7.Sel[1]
I4[0] => mux4x8:inst6.A[0]
I4[1] => mux4x8:inst6.A[1]
I4[2] => mux4x8:inst6.A[2]
I4[3] => mux4x8:inst6.A[3]
I4[4] => mux4x8:inst6.A[4]
I4[5] => mux4x8:inst6.A[5]
I4[6] => mux4x8:inst6.A[6]
I4[7] => mux4x8:inst6.A[7]
I5[0] => mux4x8:inst6.B[0]
I5[1] => mux4x8:inst6.B[1]
I5[2] => mux4x8:inst6.B[2]
I5[3] => mux4x8:inst6.B[3]
I5[4] => mux4x8:inst6.B[4]
I5[5] => mux4x8:inst6.B[5]
I5[6] => mux4x8:inst6.B[6]
I5[7] => mux4x8:inst6.B[7]
I6[0] => mux4x8:inst6.C[0]
I6[1] => mux4x8:inst6.C[1]
I6[2] => mux4x8:inst6.C[2]
I6[3] => mux4x8:inst6.C[3]
I6[4] => mux4x8:inst6.C[4]
I6[5] => mux4x8:inst6.C[5]
I6[6] => mux4x8:inst6.C[6]
I6[7] => mux4x8:inst6.C[7]
I7[0] => mux4x8:inst6.D[0]
I7[1] => mux4x8:inst6.D[1]
I7[2] => mux4x8:inst6.D[2]
I7[3] => mux4x8:inst6.D[3]
I7[4] => mux4x8:inst6.D[4]
I7[5] => mux4x8:inst6.D[5]
I7[6] => mux4x8:inst6.D[6]
I7[7] => mux4x8:inst6.D[7]
I8[0] => mux4x8:inst8.A[0]
I8[1] => mux4x8:inst8.A[1]
I8[2] => mux4x8:inst8.A[2]
I8[3] => mux4x8:inst8.A[3]
I8[4] => mux4x8:inst8.A[4]
I8[5] => mux4x8:inst8.A[5]
I8[6] => mux4x8:inst8.A[6]
I8[7] => mux4x8:inst8.A[7]
I9[0] => mux4x8:inst8.B[0]
I9[1] => mux4x8:inst8.B[1]
I9[2] => mux4x8:inst8.B[2]
I9[3] => mux4x8:inst8.B[3]
I9[4] => mux4x8:inst8.B[4]
I9[5] => mux4x8:inst8.B[5]
I9[6] => mux4x8:inst8.B[6]
I9[7] => mux4x8:inst8.B[7]
I107 => mux4x8:inst8.C[7]
I106 => mux4x8:inst8.C[6]
I105 => mux4x8:inst8.C[5]
I104 => mux4x8:inst8.C[4]
I103 => mux4x8:inst8.C[3]
I102 => mux4x8:inst8.C[2]
I101 => mux4x8:inst8.C[1]
I100 => mux4x8:inst8.C[0]
I117 => mux4x8:inst8.D[7]
I116 => mux4x8:inst8.D[6]
I115 => mux4x8:inst8.D[5]
I114 => mux4x8:inst8.D[4]
I113 => mux4x8:inst8.D[3]
I112 => mux4x8:inst8.D[2]
I111 => mux4x8:inst8.D[1]
I110 => mux4x8:inst8.D[0]
I127 => mux4x8:inst9.A[7]
I126 => mux4x8:inst9.A[6]
I125 => mux4x8:inst9.A[5]
I124 => mux4x8:inst9.A[4]
I123 => mux4x8:inst9.A[3]
I122 => mux4x8:inst9.A[2]
I121 => mux4x8:inst9.A[1]
I120 => mux4x8:inst9.A[0]
I137 => mux4x8:inst9.B[7]
I136 => mux4x8:inst9.B[6]
I135 => mux4x8:inst9.B[5]
I134 => mux4x8:inst9.B[4]
I133 => mux4x8:inst9.B[3]
I132 => mux4x8:inst9.B[2]
I131 => mux4x8:inst9.B[1]
I130 => mux4x8:inst9.B[0]
I147 => mux4x8:inst9.C[7]
I146 => mux4x8:inst9.C[6]
I145 => mux4x8:inst9.C[5]
I144 => mux4x8:inst9.C[4]
I143 => mux4x8:inst9.C[3]
I142 => mux4x8:inst9.C[2]
I141 => mux4x8:inst9.C[1]
I140 => mux4x8:inst9.C[0]
I157 => mux4x8:inst9.D[7]
I156 => mux4x8:inst9.D[6]
I155 => mux4x8:inst9.D[5]
I154 => mux4x8:inst9.D[4]
I153 => mux4x8:inst9.D[3]
I152 => mux4x8:inst9.D[2]
I151 => mux4x8:inst9.D[1]
I150 => mux4x8:inst9.D[0]


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst7
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst7|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst7|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst7|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst6
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst6|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst6|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst6|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst8
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst8|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst8|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst8|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst9
Y[0] <= 2x8mux:inst4.Y[0]
Y[1] <= 2x8mux:inst4.Y[1]
Y[2] <= 2x8mux:inst4.Y[2]
Y[3] <= 2x8mux:inst4.Y[3]
Y[4] <= 2x8mux:inst4.Y[4]
Y[5] <= 2x8mux:inst4.Y[5]
Y[6] <= 2x8mux:inst4.Y[6]
Y[7] <= 2x8mux:inst4.Y[7]
Sel[0] => 2x8mux:inst2.SEL
Sel[0] => 2x8mux:inst3.SEL
Sel[1] => 2x8mux:inst4.SEL
D[0] => 2x8mux:inst2.A[0]
D[1] => 2x8mux:inst2.A[1]
D[2] => 2x8mux:inst2.A[2]
D[3] => 2x8mux:inst2.A[3]
D[4] => 2x8mux:inst2.A[4]
D[5] => 2x8mux:inst2.A[5]
D[6] => 2x8mux:inst2.A[6]
D[7] => 2x8mux:inst2.A[7]
C[0] => 2x8mux:inst2.B[0]
C[1] => 2x8mux:inst2.B[1]
C[2] => 2x8mux:inst2.B[2]
C[3] => 2x8mux:inst2.B[3]
C[4] => 2x8mux:inst2.B[4]
C[5] => 2x8mux:inst2.B[5]
C[6] => 2x8mux:inst2.B[6]
C[7] => 2x8mux:inst2.B[7]
B[0] => 2x8mux:inst3.A[0]
B[1] => 2x8mux:inst3.A[1]
B[2] => 2x8mux:inst3.A[2]
B[3] => 2x8mux:inst3.A[3]
B[4] => 2x8mux:inst3.A[4]
B[5] => 2x8mux:inst3.A[5]
B[6] => 2x8mux:inst3.A[6]
B[7] => 2x8mux:inst3.A[7]
A[0] => 2x8mux:inst3.B[0]
A[1] => 2x8mux:inst3.B[1]
A[2] => 2x8mux:inst3.B[2]
A[3] => 2x8mux:inst3.B[3]
A[4] => 2x8mux:inst3.B[4]
A[5] => 2x8mux:inst3.B[5]
A[6] => 2x8mux:inst3.B[6]
A[7] => 2x8mux:inst3.B[7]


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst9|2x8mux:inst4
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst9|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|mux16x8:inst8|mux4x8:inst9|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|PipelineCPU|aluctrl:inst9|lpm_constant10:inst5
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|PipelineCPU|aluctrl:inst9|lpm_constant10:inst5|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|PipelineCPU|aluctrl:inst9|lpm_constant11:inst6
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|PipelineCPU|aluctrl:inst9|lpm_constant11:inst6|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|PipelineCPU|aluctrl:inst9|lpm_constant7:inst1
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|PipelineCPU|aluctrl:inst9|lpm_constant7:inst1|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|PipelineCPU|aluctrl:inst9|lpm_constant8:inst3
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|PipelineCPU|aluctrl:inst9|lpm_constant8:inst3|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|PipelineCPU|aluctrl:inst9|lpm_constant12:inst7
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|PipelineCPU|aluctrl:inst9|lpm_constant12:inst7|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|PipelineCPU|aluctrl:inst9|lpm_constant9:inst4
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|PipelineCPU|aluctrl:inst9|lpm_constant9:inst4|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|PipelineCPU|aluctrl:inst9|lpm_constant13:inst10
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|PipelineCPU|aluctrl:inst9|lpm_constant13:inst10|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|PipelineCPU|aluctrl:inst9|lpm_constant14:inst11
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|PipelineCPU|aluctrl:inst9|lpm_constant14:inst11|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|PipelineCPU|regByte:inst47
R[0] <= inst100.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst2.CLK
Clk => inst100.CLK
Clk => inst3.CLK
Clk => inst12.CLK
Clk => inst4.CLK
Clk => inst10.CLK
Clk => inst14.CLK
Clk => inst16.CLK
X[0] => mux2x1:inst21.B
X[1] => mux2x1:inst18.B
X[2] => mux2x1:inst35.B
X[3] => mux2x1:inst33.B
X[4] => mux2x1:inst7.B
X[5] => mux2x1:inst36.B
X[6] => mux2x1:inst8.B
X[7] => mux2x1:inst15.B
Write => mux2x1:inst18.Sel
Write => mux2x1:inst21.Sel
Write => mux2x1:inst35.Sel
Write => mux2x1:inst8.Sel
Write => mux2x1:inst33.Sel
Write => mux2x1:inst15.Sel
Write => mux2x1:inst36.Sel
Write => mux2x1:inst7.Sel


|PipelineCPU|regByte:inst47|mux2x1:inst18
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|regByte:inst47|mux2x1:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|regByte:inst47|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|regByte:inst47|mux2x1:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|regByte:inst47|mux2x1:inst21
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|regByte:inst47|mux2x1:inst21|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|regByte:inst47|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|regByte:inst47|mux2x1:inst21|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|regByte:inst47|mux2x1:inst35
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|regByte:inst47|mux2x1:inst35|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|regByte:inst47|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|regByte:inst47|mux2x1:inst35|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|regByte:inst47|mux2x1:inst8
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|regByte:inst47|mux2x1:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|regByte:inst47|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|regByte:inst47|mux2x1:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|regByte:inst47|mux2x1:inst33
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|regByte:inst47|mux2x1:inst33|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|regByte:inst47|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|regByte:inst47|mux2x1:inst33|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|regByte:inst47|mux2x1:inst15
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|regByte:inst47|mux2x1:inst15|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|regByte:inst47|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|regByte:inst47|mux2x1:inst15|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|regByte:inst47|mux2x1:inst36
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|regByte:inst47|mux2x1:inst36|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|regByte:inst47|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|regByte:inst47|mux2x1:inst36|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|PipelineCPU|regByte:inst47|mux2x1:inst7
C <= BUSMUX:inst3.result[0]
Sel => BUSMUX:inst3.sel
A => BUSMUX:inst3.dataa[0]
B => BUSMUX:inst3.datab[0]


|PipelineCPU|regByte:inst47|mux2x1:inst7|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|PipelineCPU|regByte:inst47|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|PipelineCPU|regByte:inst47|mux2x1:inst7|BUSMUX:inst3|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


