$date
	Sun Oct 23 08:08:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#970519
b1100 !
1"
#970522
b1100 &
b1100 %
1$
#970523
0"
#970526
b110 &
b110 %
#970530
b11 &
b11 %
#970534
b1010 &
b1010 %
#970538
b101 &
b101 %
#970542
b10000 &
b10000 %
#970546
b1000 &
b1000 %
#970550
b100 &
b100 %
#970554
b10 &
b10 %
#970558
b1 &
1#
b1 %
#970562
b0 &
b0 %
0#
0$
#1933335
b10110 !
1"
#1933338
b10110 &
b10110 %
1$
#1933339
0"
#1933342
b1011 &
b1011 %
#1933346
b100010 &
b100010 %
#1933350
b10001 &
b10001 %
#1933354
b110100 &
b110100 %
#1933358
b11010 &
b11010 %
#1933362
b1101 &
b1101 %
#1933366
b101000 &
b101000 %
#1933370
b10100 &
b10100 %
#1933374
b1010 &
b1010 %
#1933378
b101 &
b101 %
#1933382
b10000 &
b10000 %
#1933386
b1000 &
b1000 %
#1933390
b100 &
b100 %
#1933394
b10 &
b10 %
#1933398
b1 &
1#
b1 %
#1933402
b0 &
b0 %
0#
0$
#2921099
b10000 !
1"
#2921102
b10000 &
b10000 %
1$
#2921103
0"
#2921106
b1000 &
b1000 %
#2921110
b100 &
b100 %
#2921114
b10 &
b10 %
#2921118
b1 &
1#
b1 %
#2921122
b0 &
b0 %
0#
0$
#4500012
