// Seed: 1405842621
module module_0;
  wor id_1;
  always begin : LABEL_0
    id_1 = id_1;
    id_1 = 1;
  end
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8 = id_8;
  supply0 id_9 = 1;
  reg id_10;
  initial begin : LABEL_0
    id_10 <= 1;
  end
  id_11(
      id_8
  );
  wire id_12, id_13;
  id_14 :
  assert property (@(posedge 1, 1) id_6) $display(id_1);
endmodule
