INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Desktop/Xilinx Project/conditional_operater/conditional_operater.srcs/sources_1/new/conditional.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conditional
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Desktop/Xilinx Project/conditional_operater/conditional_operater.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
