// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "AXIvideo2Mat.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic AXIvideo2Mat::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic AXIvideo2Mat::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<8> AXIvideo2Mat::ap_ST_fsm_state1 = "1";
const sc_lv<8> AXIvideo2Mat::ap_ST_fsm_state2 = "10";
const sc_lv<8> AXIvideo2Mat::ap_ST_fsm_state3 = "100";
const sc_lv<8> AXIvideo2Mat::ap_ST_fsm_state4 = "1000";
const sc_lv<8> AXIvideo2Mat::ap_ST_fsm_pp1_stage0 = "10000";
const sc_lv<8> AXIvideo2Mat::ap_ST_fsm_state7 = "100000";
const sc_lv<8> AXIvideo2Mat::ap_ST_fsm_pp2_stage0 = "1000000";
const sc_lv<8> AXIvideo2Mat::ap_ST_fsm_state10 = "10000000";
const sc_lv<32> AXIvideo2Mat::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool AXIvideo2Mat::ap_const_boolean_1 = true;
const sc_lv<1> AXIvideo2Mat::ap_const_lv1_0 = "0";
const sc_lv<1> AXIvideo2Mat::ap_const_lv1_1 = "1";
const sc_lv<2> AXIvideo2Mat::ap_const_lv2_0 = "00";
const sc_lv<2> AXIvideo2Mat::ap_const_lv2_2 = "10";
const sc_lv<2> AXIvideo2Mat::ap_const_lv2_3 = "11";
const sc_lv<2> AXIvideo2Mat::ap_const_lv2_1 = "1";
const sc_lv<32> AXIvideo2Mat::ap_const_lv32_1 = "1";
const sc_lv<32> AXIvideo2Mat::ap_const_lv32_4 = "100";
const bool AXIvideo2Mat::ap_const_boolean_0 = false;
const sc_lv<32> AXIvideo2Mat::ap_const_lv32_6 = "110";
const sc_lv<32> AXIvideo2Mat::ap_const_lv32_3 = "11";
const sc_lv<32> AXIvideo2Mat::ap_const_lv32_5 = "101";
const sc_lv<32> AXIvideo2Mat::ap_const_lv32_7 = "111";
const sc_lv<32> AXIvideo2Mat::ap_const_lv32_2 = "10";
const sc_lv<10> AXIvideo2Mat::ap_const_lv10_0 = "0000000000";
const sc_lv<9> AXIvideo2Mat::ap_const_lv9_0 = "000000000";
const sc_lv<10> AXIvideo2Mat::ap_const_lv10_1 = "1";
const sc_lv<9> AXIvideo2Mat::ap_const_lv9_1 = "1";
const sc_lv<32> AXIvideo2Mat::ap_const_lv32_8 = "1000";
const sc_lv<32> AXIvideo2Mat::ap_const_lv32_F = "1111";
const sc_lv<32> AXIvideo2Mat::ap_const_lv32_10 = "10000";
const sc_lv<32> AXIvideo2Mat::ap_const_lv32_17 = "10111";

AXIvideo2Mat::AXIvideo2Mat(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state10);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_01001);
    sensitive << ( input_V_data_V_0_vld_out );
    sensitive << ( src_mat_data_stream_s_full_n );
    sensitive << ( src_mat_data_stream_1_full_n );
    sensitive << ( src_mat_data_stream_2_full_n );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_i_reg_422 );
    sensitive << ( ap_predicate_op62_read_state6 );

    SC_METHOD(thread_ap_block_pp1_stage0_11001);
    sensitive << ( input_V_data_V_0_vld_out );
    sensitive << ( src_mat_data_stream_s_full_n );
    sensitive << ( src_mat_data_stream_1_full_n );
    sensitive << ( src_mat_data_stream_2_full_n );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_i_reg_422 );
    sensitive << ( ap_predicate_op62_read_state6 );

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);
    sensitive << ( input_V_data_V_0_vld_out );
    sensitive << ( src_mat_data_stream_s_full_n );
    sensitive << ( src_mat_data_stream_1_full_n );
    sensitive << ( src_mat_data_stream_2_full_n );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_i_reg_422 );
    sensitive << ( ap_predicate_op62_read_state6 );

    SC_METHOD(thread_ap_block_pp2_stage0);

    SC_METHOD(thread_ap_block_pp2_stage0_11001);
    sensitive << ( input_V_data_V_0_vld_out );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( eol_2_i_reg_258 );

    SC_METHOD(thread_ap_block_pp2_stage0_subdone);
    sensitive << ( input_V_data_V_0_vld_out );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( eol_2_i_reg_258 );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state5_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state6_pp1_stage0_iter1);
    sensitive << ( input_V_data_V_0_vld_out );
    sensitive << ( src_mat_data_stream_s_full_n );
    sensitive << ( src_mat_data_stream_1_full_n );
    sensitive << ( src_mat_data_stream_2_full_n );
    sensitive << ( exitcond_i_reg_422 );
    sensitive << ( ap_predicate_op62_read_state6 );

    SC_METHOD(thread_ap_block_state8_pp2_stage0_iter0);

    SC_METHOD(thread_ap_block_state9_pp2_stage0_iter1);
    sensitive << ( input_V_data_V_0_vld_out );
    sensitive << ( eol_2_i_reg_258 );

    SC_METHOD(thread_ap_condition_495);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( exitcond_i_reg_422 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( exitcond5_i_fu_320_p2 );
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_enable_pp2);
    sensitive << ( ap_idle_pp2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_ap_idle_pp2);
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_ap_phi_mux_axi_last_V_2_i_phi_fu_238_p4);
    sensitive << ( input_V_last_V_0_data_out );
    sensitive << ( brmerge_i_reg_431 );
    sensitive << ( eol_reg_211 );
    sensitive << ( ap_phi_reg_pp1_iter1_axi_last_V_2_i_reg_233 );
    sensitive << ( ap_condition_495 );

    SC_METHOD(thread_ap_phi_mux_eol_2_i_phi_fu_261_p4);
    sensitive << ( input_V_last_V_0_data_out );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( eol_2_i_reg_258 );

    SC_METHOD(thread_ap_phi_mux_eol_i_phi_fu_203_p4);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( exitcond_i_reg_422 );
    sensitive << ( eol_i_reg_199 );
    sensitive << ( ap_phi_mux_axi_last_V_2_i_phi_fu_238_p4 );

    SC_METHOD(thread_ap_phi_mux_p_Val2_s_phi_fu_250_p4);
    sensitive << ( input_V_data_V_0_data_out );
    sensitive << ( brmerge_i_reg_431 );
    sensitive << ( axi_data_V_1_i_reg_222 );
    sensitive << ( ap_phi_reg_pp1_iter1_p_Val2_s_reg_246 );
    sensitive << ( ap_condition_495 );

    SC_METHOD(thread_ap_phi_reg_pp1_iter1_axi_last_V_2_i_reg_233);

    SC_METHOD(thread_ap_phi_reg_pp1_iter1_p_Val2_s_reg_246);

    SC_METHOD(thread_ap_predicate_op62_read_state6);
    sensitive << ( exitcond_i_reg_422 );
    sensitive << ( brmerge_i_reg_431 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( exitcond5_i_fu_320_p2 );
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_brmerge_i_fu_345_p2);
    sensitive << ( ap_phi_mux_eol_i_phi_fu_203_p4 );
    sensitive << ( sof_1_i_fu_102 );

    SC_METHOD(thread_cols_V_fu_307_p1);
    sensitive << ( cols );

    SC_METHOD(thread_exitcond5_i_fu_320_p2);
    sensitive << ( rows_V_fu_303_p1 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( t_V_reg_177 );

    SC_METHOD(thread_exitcond_i_fu_331_p2);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( t_V_16_reg_188 );
    sensitive << ( cols_V_fu_307_p1 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_i_V_fu_325_p2);
    sensitive << ( t_V_reg_177 );

    SC_METHOD(thread_input_V_data_V_0_ack_in);
    sensitive << ( input_V_data_V_0_state );

    SC_METHOD(thread_input_V_data_V_0_ack_out);
    sensitive << ( input_V_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( eol_2_i_reg_258 );
    sensitive << ( ap_predicate_op62_read_state6 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_block_pp2_stage0_11001 );

    SC_METHOD(thread_input_V_data_V_0_data_out);
    sensitive << ( input_V_data_V_0_payload_A );
    sensitive << ( input_V_data_V_0_payload_B );
    sensitive << ( input_V_data_V_0_sel );

    SC_METHOD(thread_input_V_data_V_0_load_A);
    sensitive << ( input_V_data_V_0_sel_wr );
    sensitive << ( input_V_data_V_0_state_cmp_full );

    SC_METHOD(thread_input_V_data_V_0_load_B);
    sensitive << ( input_V_data_V_0_sel_wr );
    sensitive << ( input_V_data_V_0_state_cmp_full );

    SC_METHOD(thread_input_V_data_V_0_sel);
    sensitive << ( input_V_data_V_0_sel_rd );

    SC_METHOD(thread_input_V_data_V_0_state_cmp_full);
    sensitive << ( input_V_data_V_0_state );

    SC_METHOD(thread_input_V_data_V_0_vld_in);
    sensitive << ( input_r_TVALID );

    SC_METHOD(thread_input_V_data_V_0_vld_out);
    sensitive << ( input_V_data_V_0_state );

    SC_METHOD(thread_input_V_dest_V_0_ack_out);
    sensitive << ( input_V_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( eol_2_i_reg_258 );
    sensitive << ( ap_predicate_op62_read_state6 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_block_pp2_stage0_11001 );

    SC_METHOD(thread_input_V_dest_V_0_vld_in);
    sensitive << ( input_r_TVALID );

    SC_METHOD(thread_input_V_last_V_0_ack_in);
    sensitive << ( input_V_last_V_0_state );

    SC_METHOD(thread_input_V_last_V_0_ack_out);
    sensitive << ( input_V_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( eol_2_i_reg_258 );
    sensitive << ( ap_predicate_op62_read_state6 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_block_pp2_stage0_11001 );

    SC_METHOD(thread_input_V_last_V_0_data_out);
    sensitive << ( input_V_last_V_0_payload_A );
    sensitive << ( input_V_last_V_0_payload_B );
    sensitive << ( input_V_last_V_0_sel );

    SC_METHOD(thread_input_V_last_V_0_load_A);
    sensitive << ( input_V_last_V_0_sel_wr );
    sensitive << ( input_V_last_V_0_state_cmp_full );

    SC_METHOD(thread_input_V_last_V_0_load_B);
    sensitive << ( input_V_last_V_0_sel_wr );
    sensitive << ( input_V_last_V_0_state_cmp_full );

    SC_METHOD(thread_input_V_last_V_0_sel);
    sensitive << ( input_V_last_V_0_sel_rd );

    SC_METHOD(thread_input_V_last_V_0_state_cmp_full);
    sensitive << ( input_V_last_V_0_state );

    SC_METHOD(thread_input_V_last_V_0_vld_in);
    sensitive << ( input_r_TVALID );

    SC_METHOD(thread_input_V_last_V_0_vld_out);
    sensitive << ( input_V_last_V_0_state );

    SC_METHOD(thread_input_V_user_V_0_ack_in);
    sensitive << ( input_V_user_V_0_state );

    SC_METHOD(thread_input_V_user_V_0_ack_out);
    sensitive << ( input_V_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( eol_2_i_reg_258 );
    sensitive << ( ap_predicate_op62_read_state6 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_block_pp2_stage0_11001 );

    SC_METHOD(thread_input_V_user_V_0_data_out);
    sensitive << ( input_V_user_V_0_payload_A );
    sensitive << ( input_V_user_V_0_payload_B );
    sensitive << ( input_V_user_V_0_sel );

    SC_METHOD(thread_input_V_user_V_0_load_A);
    sensitive << ( input_V_user_V_0_sel_wr );
    sensitive << ( input_V_user_V_0_state_cmp_full );

    SC_METHOD(thread_input_V_user_V_0_load_B);
    sensitive << ( input_V_user_V_0_sel_wr );
    sensitive << ( input_V_user_V_0_state_cmp_full );

    SC_METHOD(thread_input_V_user_V_0_sel);
    sensitive << ( input_V_user_V_0_sel_rd );

    SC_METHOD(thread_input_V_user_V_0_state_cmp_full);
    sensitive << ( input_V_user_V_0_state );

    SC_METHOD(thread_input_V_user_V_0_vld_in);
    sensitive << ( input_r_TVALID );

    SC_METHOD(thread_input_V_user_V_0_vld_out);
    sensitive << ( input_V_user_V_0_state );

    SC_METHOD(thread_input_r_TDATA_blk_n);
    sensitive << ( input_V_data_V_0_state );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( exitcond_i_reg_422 );
    sensitive << ( brmerge_i_reg_431 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( eol_2_i_reg_258 );

    SC_METHOD(thread_input_r_TREADY);
    sensitive << ( input_V_dest_V_0_state );

    SC_METHOD(thread_j_V_fu_336_p2);
    sensitive << ( t_V_16_reg_188 );

    SC_METHOD(thread_rows_V_fu_303_p1);
    sensitive << ( rows );

    SC_METHOD(thread_src_mat_data_stream_1_blk_n);
    sensitive << ( src_mat_data_stream_1_full_n );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( exitcond_i_reg_422 );

    SC_METHOD(thread_src_mat_data_stream_1_din);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_i_reg_422 );
    sensitive << ( ap_phi_mux_p_Val2_s_phi_fu_250_p4 );
    sensitive << ( ap_block_pp1_stage0_01001 );

    SC_METHOD(thread_src_mat_data_stream_1_write);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_i_reg_422 );
    sensitive << ( ap_block_pp1_stage0_11001 );

    SC_METHOD(thread_src_mat_data_stream_2_blk_n);
    sensitive << ( src_mat_data_stream_2_full_n );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( exitcond_i_reg_422 );

    SC_METHOD(thread_src_mat_data_stream_2_din);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_i_reg_422 );
    sensitive << ( ap_phi_mux_p_Val2_s_phi_fu_250_p4 );
    sensitive << ( ap_block_pp1_stage0_01001 );

    SC_METHOD(thread_src_mat_data_stream_2_write);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_i_reg_422 );
    sensitive << ( ap_block_pp1_stage0_11001 );

    SC_METHOD(thread_src_mat_data_stream_s_blk_n);
    sensitive << ( src_mat_data_stream_s_full_n );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( exitcond_i_reg_422 );

    SC_METHOD(thread_src_mat_data_stream_s_din);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_i_reg_422 );
    sensitive << ( ap_phi_mux_p_Val2_s_phi_fu_250_p4 );
    sensitive << ( ap_block_pp1_stage0_01001 );

    SC_METHOD(thread_src_mat_data_stream_s_write);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( exitcond_i_reg_422 );
    sensitive << ( ap_block_pp1_stage0_11001 );

    SC_METHOD(thread_tmp_user_V_fu_311_p1);
    sensitive << ( input_V_user_V_0_data_out );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( input_V_data_V_0_vld_out );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( exitcond5_i_fu_320_p2 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_block_pp2_stage0_subdone );
    sensitive << ( tmp_user_V_fu_311_p1 );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "00000001";
    input_V_data_V_0_sel_rd = SC_LOGIC_0;
    input_V_data_V_0_sel_wr = SC_LOGIC_0;
    input_V_data_V_0_state = "00";
    input_V_user_V_0_sel_rd = SC_LOGIC_0;
    input_V_user_V_0_sel_wr = SC_LOGIC_0;
    input_V_user_V_0_state = "00";
    input_V_last_V_0_sel_rd = SC_LOGIC_0;
    input_V_last_V_0_sel_wr = SC_LOGIC_0;
    input_V_last_V_0_state = "00";
    input_V_dest_V_0_state = "00";
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter0 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "AXIvideo2Mat_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_r_TDATA, "(port)input_r_TDATA");
    sc_trace(mVcdFile, input_r_TVALID, "(port)input_r_TVALID");
    sc_trace(mVcdFile, input_r_TREADY, "(port)input_r_TREADY");
    sc_trace(mVcdFile, input_r_TKEEP, "(port)input_r_TKEEP");
    sc_trace(mVcdFile, input_r_TSTRB, "(port)input_r_TSTRB");
    sc_trace(mVcdFile, input_r_TUSER, "(port)input_r_TUSER");
    sc_trace(mVcdFile, input_r_TLAST, "(port)input_r_TLAST");
    sc_trace(mVcdFile, input_r_TID, "(port)input_r_TID");
    sc_trace(mVcdFile, input_r_TDEST, "(port)input_r_TDEST");
    sc_trace(mVcdFile, rows, "(port)rows");
    sc_trace(mVcdFile, cols, "(port)cols");
    sc_trace(mVcdFile, src_mat_data_stream_s_din, "(port)src_mat_data_stream_s_din");
    sc_trace(mVcdFile, src_mat_data_stream_s_full_n, "(port)src_mat_data_stream_s_full_n");
    sc_trace(mVcdFile, src_mat_data_stream_s_write, "(port)src_mat_data_stream_s_write");
    sc_trace(mVcdFile, src_mat_data_stream_1_din, "(port)src_mat_data_stream_1_din");
    sc_trace(mVcdFile, src_mat_data_stream_1_full_n, "(port)src_mat_data_stream_1_full_n");
    sc_trace(mVcdFile, src_mat_data_stream_1_write, "(port)src_mat_data_stream_1_write");
    sc_trace(mVcdFile, src_mat_data_stream_2_din, "(port)src_mat_data_stream_2_din");
    sc_trace(mVcdFile, src_mat_data_stream_2_full_n, "(port)src_mat_data_stream_2_full_n");
    sc_trace(mVcdFile, src_mat_data_stream_2_write, "(port)src_mat_data_stream_2_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, input_V_data_V_0_data_out, "input_V_data_V_0_data_out");
    sc_trace(mVcdFile, input_V_data_V_0_vld_in, "input_V_data_V_0_vld_in");
    sc_trace(mVcdFile, input_V_data_V_0_vld_out, "input_V_data_V_0_vld_out");
    sc_trace(mVcdFile, input_V_data_V_0_ack_in, "input_V_data_V_0_ack_in");
    sc_trace(mVcdFile, input_V_data_V_0_ack_out, "input_V_data_V_0_ack_out");
    sc_trace(mVcdFile, input_V_data_V_0_payload_A, "input_V_data_V_0_payload_A");
    sc_trace(mVcdFile, input_V_data_V_0_payload_B, "input_V_data_V_0_payload_B");
    sc_trace(mVcdFile, input_V_data_V_0_sel_rd, "input_V_data_V_0_sel_rd");
    sc_trace(mVcdFile, input_V_data_V_0_sel_wr, "input_V_data_V_0_sel_wr");
    sc_trace(mVcdFile, input_V_data_V_0_sel, "input_V_data_V_0_sel");
    sc_trace(mVcdFile, input_V_data_V_0_load_A, "input_V_data_V_0_load_A");
    sc_trace(mVcdFile, input_V_data_V_0_load_B, "input_V_data_V_0_load_B");
    sc_trace(mVcdFile, input_V_data_V_0_state, "input_V_data_V_0_state");
    sc_trace(mVcdFile, input_V_data_V_0_state_cmp_full, "input_V_data_V_0_state_cmp_full");
    sc_trace(mVcdFile, input_V_user_V_0_data_out, "input_V_user_V_0_data_out");
    sc_trace(mVcdFile, input_V_user_V_0_vld_in, "input_V_user_V_0_vld_in");
    sc_trace(mVcdFile, input_V_user_V_0_vld_out, "input_V_user_V_0_vld_out");
    sc_trace(mVcdFile, input_V_user_V_0_ack_in, "input_V_user_V_0_ack_in");
    sc_trace(mVcdFile, input_V_user_V_0_ack_out, "input_V_user_V_0_ack_out");
    sc_trace(mVcdFile, input_V_user_V_0_payload_A, "input_V_user_V_0_payload_A");
    sc_trace(mVcdFile, input_V_user_V_0_payload_B, "input_V_user_V_0_payload_B");
    sc_trace(mVcdFile, input_V_user_V_0_sel_rd, "input_V_user_V_0_sel_rd");
    sc_trace(mVcdFile, input_V_user_V_0_sel_wr, "input_V_user_V_0_sel_wr");
    sc_trace(mVcdFile, input_V_user_V_0_sel, "input_V_user_V_0_sel");
    sc_trace(mVcdFile, input_V_user_V_0_load_A, "input_V_user_V_0_load_A");
    sc_trace(mVcdFile, input_V_user_V_0_load_B, "input_V_user_V_0_load_B");
    sc_trace(mVcdFile, input_V_user_V_0_state, "input_V_user_V_0_state");
    sc_trace(mVcdFile, input_V_user_V_0_state_cmp_full, "input_V_user_V_0_state_cmp_full");
    sc_trace(mVcdFile, input_V_last_V_0_data_out, "input_V_last_V_0_data_out");
    sc_trace(mVcdFile, input_V_last_V_0_vld_in, "input_V_last_V_0_vld_in");
    sc_trace(mVcdFile, input_V_last_V_0_vld_out, "input_V_last_V_0_vld_out");
    sc_trace(mVcdFile, input_V_last_V_0_ack_in, "input_V_last_V_0_ack_in");
    sc_trace(mVcdFile, input_V_last_V_0_ack_out, "input_V_last_V_0_ack_out");
    sc_trace(mVcdFile, input_V_last_V_0_payload_A, "input_V_last_V_0_payload_A");
    sc_trace(mVcdFile, input_V_last_V_0_payload_B, "input_V_last_V_0_payload_B");
    sc_trace(mVcdFile, input_V_last_V_0_sel_rd, "input_V_last_V_0_sel_rd");
    sc_trace(mVcdFile, input_V_last_V_0_sel_wr, "input_V_last_V_0_sel_wr");
    sc_trace(mVcdFile, input_V_last_V_0_sel, "input_V_last_V_0_sel");
    sc_trace(mVcdFile, input_V_last_V_0_load_A, "input_V_last_V_0_load_A");
    sc_trace(mVcdFile, input_V_last_V_0_load_B, "input_V_last_V_0_load_B");
    sc_trace(mVcdFile, input_V_last_V_0_state, "input_V_last_V_0_state");
    sc_trace(mVcdFile, input_V_last_V_0_state_cmp_full, "input_V_last_V_0_state_cmp_full");
    sc_trace(mVcdFile, input_V_dest_V_0_vld_in, "input_V_dest_V_0_vld_in");
    sc_trace(mVcdFile, input_V_dest_V_0_ack_out, "input_V_dest_V_0_ack_out");
    sc_trace(mVcdFile, input_V_dest_V_0_state, "input_V_dest_V_0_state");
    sc_trace(mVcdFile, input_r_TDATA_blk_n, "input_r_TDATA_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, exitcond_i_reg_422, "exitcond_i_reg_422");
    sc_trace(mVcdFile, brmerge_i_reg_431, "brmerge_i_reg_431");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage0, "ap_CS_fsm_pp2_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter1, "ap_enable_reg_pp2_iter1");
    sc_trace(mVcdFile, ap_block_pp2_stage0, "ap_block_pp2_stage0");
    sc_trace(mVcdFile, eol_2_i_reg_258, "eol_2_i_reg_258");
    sc_trace(mVcdFile, src_mat_data_stream_s_blk_n, "src_mat_data_stream_s_blk_n");
    sc_trace(mVcdFile, src_mat_data_stream_1_blk_n, "src_mat_data_stream_1_blk_n");
    sc_trace(mVcdFile, src_mat_data_stream_2_blk_n, "src_mat_data_stream_2_blk_n");
    sc_trace(mVcdFile, t_V_16_reg_188, "t_V_16_reg_188");
    sc_trace(mVcdFile, eol_i_reg_199, "eol_i_reg_199");
    sc_trace(mVcdFile, eol_reg_211, "eol_reg_211");
    sc_trace(mVcdFile, axi_data_V_1_i_reg_222, "axi_data_V_1_i_reg_222");
    sc_trace(mVcdFile, axi_last_V_3_i_reg_269, "axi_last_V_3_i_reg_269");
    sc_trace(mVcdFile, axi_data_V_3_i_reg_281, "axi_data_V_3_i_reg_281");
    sc_trace(mVcdFile, rows_V_fu_303_p1, "rows_V_fu_303_p1");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, cols_V_fu_307_p1, "cols_V_fu_307_p1");
    sc_trace(mVcdFile, tmp_data_V_reg_393, "tmp_data_V_reg_393");
    sc_trace(mVcdFile, tmp_last_V_reg_401, "tmp_last_V_reg_401");
    sc_trace(mVcdFile, exitcond5_i_fu_320_p2, "exitcond5_i_fu_320_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, i_V_fu_325_p2, "i_V_fu_325_p2");
    sc_trace(mVcdFile, i_V_reg_417, "i_V_reg_417");
    sc_trace(mVcdFile, exitcond_i_fu_331_p2, "exitcond_i_fu_331_p2");
    sc_trace(mVcdFile, ap_block_state5_pp1_stage0_iter0, "ap_block_state5_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_predicate_op62_read_state6, "ap_predicate_op62_read_state6");
    sc_trace(mVcdFile, ap_block_state6_pp1_stage0_iter1, "ap_block_state6_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, j_V_fu_336_p2, "j_V_fu_336_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, brmerge_i_fu_345_p2, "brmerge_i_fu_345_p2");
    sc_trace(mVcdFile, ap_block_state8_pp2_stage0_iter0, "ap_block_state8_pp2_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state9_pp2_stage0_iter1, "ap_block_state9_pp2_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp2_stage0_11001, "ap_block_pp2_stage0_11001");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter0, "ap_enable_reg_pp2_iter0");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, ap_block_pp2_stage0_subdone, "ap_block_pp2_stage0_subdone");
    sc_trace(mVcdFile, ap_phi_mux_eol_2_i_phi_fu_261_p4, "ap_phi_mux_eol_2_i_phi_fu_261_p4");
    sc_trace(mVcdFile, axi_last_V1_i_reg_157, "axi_last_V1_i_reg_157");
    sc_trace(mVcdFile, ap_CS_fsm_state10, "ap_CS_fsm_state10");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, axi_data_V1_i_reg_167, "axi_data_V1_i_reg_167");
    sc_trace(mVcdFile, t_V_reg_177, "t_V_reg_177");
    sc_trace(mVcdFile, ap_phi_mux_eol_i_phi_fu_203_p4, "ap_phi_mux_eol_i_phi_fu_203_p4");
    sc_trace(mVcdFile, ap_phi_mux_axi_last_V_2_i_phi_fu_238_p4, "ap_phi_mux_axi_last_V_2_i_phi_fu_238_p4");
    sc_trace(mVcdFile, ap_phi_mux_p_Val2_s_phi_fu_250_p4, "ap_phi_mux_p_Val2_s_phi_fu_250_p4");
    sc_trace(mVcdFile, ap_phi_reg_pp1_iter1_axi_last_V_2_i_reg_233, "ap_phi_reg_pp1_iter1_axi_last_V_2_i_reg_233");
    sc_trace(mVcdFile, ap_phi_reg_pp1_iter1_p_Val2_s_reg_246, "ap_phi_reg_pp1_iter1_p_Val2_s_reg_246");
    sc_trace(mVcdFile, ap_block_pp1_stage0_01001, "ap_block_pp1_stage0_01001");
    sc_trace(mVcdFile, sof_1_i_fu_102, "sof_1_i_fu_102");
    sc_trace(mVcdFile, tmp_user_V_fu_311_p1, "tmp_user_V_fu_311_p1");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, ap_idle_pp2, "ap_idle_pp2");
    sc_trace(mVcdFile, ap_enable_pp2, "ap_enable_pp2");
    sc_trace(mVcdFile, ap_condition_495, "ap_condition_495");
#endif

    }
}

AXIvideo2Mat::~AXIvideo2Mat() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void AXIvideo2Mat::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_1, exitcond5_i_fu_320_p2.read()))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_i_fu_331_p2.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, exitcond5_i_fu_320_p2.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, exitcond5_i_fu_320_p2.read()))) {
            ap_enable_reg_pp1_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, ap_phi_mux_eol_2_i_phi_fu_261_p4.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter1 = ap_enable_reg_pp2_iter0.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_enable_reg_pp2_iter1 = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        axi_data_V1_i_reg_167 = tmp_data_V_reg_393.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        axi_data_V1_i_reg_167 = axi_data_V_3_i_reg_281.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        axi_data_V_1_i_reg_222 = ap_phi_mux_p_Val2_s_phi_fu_250_p4.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond5_i_fu_320_p2.read()))) {
        axi_data_V_1_i_reg_222 = axi_data_V1_i_reg_167.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        axi_data_V_3_i_reg_281 = axi_data_V_1_i_reg_222.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, eol_2_i_reg_258.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        axi_data_V_3_i_reg_281 = input_V_data_V_0_data_out.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        axi_last_V1_i_reg_157 = tmp_last_V_reg_401.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        axi_last_V1_i_reg_157 = axi_last_V_3_i_reg_269.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        axi_last_V_3_i_reg_269 = eol_reg_211.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, eol_2_i_reg_258.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        axi_last_V_3_i_reg_269 = input_V_last_V_0_data_out.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        eol_2_i_reg_258 = eol_i_reg_199.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, eol_2_i_reg_258.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        eol_2_i_reg_258 = input_V_last_V_0_data_out.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        eol_i_reg_199 = ap_phi_mux_axi_last_V_2_i_phi_fu_238_p4.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond5_i_fu_320_p2.read()))) {
        eol_i_reg_199 = ap_const_lv1_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        eol_reg_211 = ap_phi_mux_axi_last_V_2_i_phi_fu_238_p4.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond5_i_fu_320_p2.read()))) {
        eol_reg_211 = axi_last_V1_i_reg_157.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        input_V_data_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, input_V_data_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, input_V_data_V_0_vld_out.read()))) {
            input_V_data_V_0_sel_rd =  (sc_logic) (~input_V_data_V_0_sel_rd.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        input_V_data_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, input_V_data_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, input_V_data_V_0_ack_in.read()))) {
            input_V_data_V_0_sel_wr =  (sc_logic) (~input_V_data_V_0_sel_wr.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        input_V_data_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, input_V_data_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, input_V_data_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(input_V_data_V_0_state.read(), ap_const_lv2_3)) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, input_V_data_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(input_V_data_V_0_state.read(), ap_const_lv2_2)))) {
            input_V_data_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, input_V_data_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, input_V_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(input_V_data_V_0_state.read(), ap_const_lv2_3)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, input_V_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(input_V_data_V_0_state.read(), ap_const_lv2_1)))) {
            input_V_data_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, input_V_data_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(input_V_data_V_0_state.read(), ap_const_lv2_2)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, input_V_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(input_V_data_V_0_state.read(), ap_const_lv2_1)) || 
                    (esl_seteq<1,2,2>(input_V_data_V_0_state.read(), ap_const_lv2_3) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, input_V_data_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, input_V_data_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, input_V_data_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, input_V_data_V_0_ack_out.read()))))) {
            input_V_data_V_0_state = ap_const_lv2_3;
        } else {
            input_V_data_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        input_V_dest_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, input_V_dest_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, input_V_dest_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, input_V_dest_V_0_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, input_V_dest_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, input_V_dest_V_0_state.read())))) {
            input_V_dest_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, input_V_dest_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, input_V_dest_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, input_V_dest_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, input_V_dest_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, input_V_dest_V_0_state.read())))) {
            input_V_dest_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, input_V_dest_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, input_V_dest_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, input_V_dest_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, input_V_dest_V_0_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, input_V_dest_V_0_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, input_V_dest_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, input_V_dest_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, input_V_dest_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, input_V_dest_V_0_ack_out.read()))))) {
            input_V_dest_V_0_state = ap_const_lv2_3;
        } else {
            input_V_dest_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        input_V_last_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, input_V_last_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, input_V_last_V_0_vld_out.read()))) {
            input_V_last_V_0_sel_rd =  (sc_logic) (~input_V_last_V_0_sel_rd.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        input_V_last_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, input_V_last_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, input_V_last_V_0_ack_in.read()))) {
            input_V_last_V_0_sel_wr =  (sc_logic) (~input_V_last_V_0_sel_wr.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        input_V_last_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, input_V_last_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, input_V_last_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, input_V_last_V_0_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, input_V_last_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, input_V_last_V_0_state.read())))) {
            input_V_last_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, input_V_last_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, input_V_last_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, input_V_last_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, input_V_last_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, input_V_last_V_0_state.read())))) {
            input_V_last_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, input_V_last_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, input_V_last_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, input_V_last_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, input_V_last_V_0_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, input_V_last_V_0_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, input_V_last_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, input_V_last_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, input_V_last_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, input_V_last_V_0_ack_out.read()))))) {
            input_V_last_V_0_state = ap_const_lv2_3;
        } else {
            input_V_last_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        input_V_user_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, input_V_user_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, input_V_user_V_0_vld_out.read()))) {
            input_V_user_V_0_sel_rd =  (sc_logic) (~input_V_user_V_0_sel_rd.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        input_V_user_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, input_V_user_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, input_V_user_V_0_ack_in.read()))) {
            input_V_user_V_0_sel_wr =  (sc_logic) (~input_V_user_V_0_sel_wr.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        input_V_user_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, input_V_user_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, input_V_user_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, input_V_user_V_0_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, input_V_user_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, input_V_user_V_0_state.read())))) {
            input_V_user_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, input_V_user_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, input_V_user_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, input_V_user_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, input_V_user_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, input_V_user_V_0_state.read())))) {
            input_V_user_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, input_V_user_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, input_V_user_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, input_V_user_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, input_V_user_V_0_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, input_V_user_V_0_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, input_V_user_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, input_V_user_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, input_V_user_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, input_V_user_V_0_ack_out.read()))))) {
            input_V_user_V_0_state = ap_const_lv2_3;
        } else {
            input_V_user_V_0_state = ap_const_lv2_2;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_fu_331_p2.read()))) {
        sof_1_i_fu_102 = ap_const_lv1_0;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        sof_1_i_fu_102 = ap_const_lv1_1;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_fu_331_p2.read()))) {
        t_V_16_reg_188 = j_V_fu_336_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond5_i_fu_320_p2.read()))) {
        t_V_16_reg_188 = ap_const_lv9_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        t_V_reg_177 = ap_const_lv10_0;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        t_V_reg_177 = i_V_reg_417.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_fu_331_p2.read()))) {
        brmerge_i_reg_431 = brmerge_i_fu_345_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_i_reg_422 = exitcond_i_fu_331_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        i_V_reg_417 = i_V_fu_325_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, input_V_data_V_0_load_A.read())) {
        input_V_data_V_0_payload_A = input_r_TDATA.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, input_V_data_V_0_load_B.read())) {
        input_V_data_V_0_payload_B = input_r_TDATA.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, input_V_last_V_0_load_A.read())) {
        input_V_last_V_0_payload_A = input_r_TLAST.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, input_V_last_V_0_load_B.read())) {
        input_V_last_V_0_payload_B = input_r_TLAST.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, input_V_user_V_0_load_A.read())) {
        input_V_user_V_0_payload_A = input_r_TUSER.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, input_V_user_V_0_load_B.read())) {
        input_V_user_V_0_payload_B = input_r_TUSER.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(input_V_data_V_0_vld_out.read(), ap_const_logic_1))) {
        tmp_data_V_reg_393 = input_V_data_V_0_data_out.read();
        tmp_last_V_reg_401 = input_V_last_V_0_data_out.read();
    }
}

void AXIvideo2Mat::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[4];
}

void AXIvideo2Mat::thread_ap_CS_fsm_pp2_stage0() {
    ap_CS_fsm_pp2_stage0 = ap_CS_fsm.read()[6];
}

void AXIvideo2Mat::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void AXIvideo2Mat::thread_ap_CS_fsm_state10() {
    ap_CS_fsm_state10 = ap_CS_fsm.read()[7];
}

void AXIvideo2Mat::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void AXIvideo2Mat::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void AXIvideo2Mat::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void AXIvideo2Mat::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[5];
}

void AXIvideo2Mat::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void AXIvideo2Mat::thread_ap_block_pp1_stage0_01001() {
    ap_block_pp1_stage0_01001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && ((esl_seteq<1,1,1>(ap_const_logic_0, input_V_data_V_0_vld_out.read()) && 
   esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op62_read_state6.read())) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
   esl_seteq<1,1,1>(ap_const_logic_0, src_mat_data_stream_s_full_n.read())) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
   esl_seteq<1,1,1>(ap_const_logic_0, src_mat_data_stream_1_full_n.read())) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
   esl_seteq<1,1,1>(ap_const_logic_0, src_mat_data_stream_2_full_n.read()))));
}

void AXIvideo2Mat::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && ((esl_seteq<1,1,1>(ap_const_logic_0, input_V_data_V_0_vld_out.read()) && 
   esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op62_read_state6.read())) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
   esl_seteq<1,1,1>(ap_const_logic_0, src_mat_data_stream_s_full_n.read())) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
   esl_seteq<1,1,1>(ap_const_logic_0, src_mat_data_stream_1_full_n.read())) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
   esl_seteq<1,1,1>(ap_const_logic_0, src_mat_data_stream_2_full_n.read()))));
}

void AXIvideo2Mat::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && ((esl_seteq<1,1,1>(ap_const_logic_0, input_V_data_V_0_vld_out.read()) && 
   esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op62_read_state6.read())) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
   esl_seteq<1,1,1>(ap_const_logic_0, src_mat_data_stream_s_full_n.read())) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
   esl_seteq<1,1,1>(ap_const_logic_0, src_mat_data_stream_1_full_n.read())) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
   esl_seteq<1,1,1>(ap_const_logic_0, src_mat_data_stream_2_full_n.read()))));
}

void AXIvideo2Mat::thread_ap_block_pp2_stage0() {
    ap_block_pp2_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void AXIvideo2Mat::thread_ap_block_pp2_stage0_11001() {
    ap_block_pp2_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, eol_2_i_reg_258.read()) && esl_seteq<1,1,1>(ap_const_logic_0, input_V_data_V_0_vld_out.read()));
}

void AXIvideo2Mat::thread_ap_block_pp2_stage0_subdone() {
    ap_block_pp2_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, eol_2_i_reg_258.read()) && esl_seteq<1,1,1>(ap_const_logic_0, input_V_data_V_0_vld_out.read()));
}

void AXIvideo2Mat::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void AXIvideo2Mat::thread_ap_block_state5_pp1_stage0_iter0() {
    ap_block_state5_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void AXIvideo2Mat::thread_ap_block_state6_pp1_stage0_iter1() {
    ap_block_state6_pp1_stage0_iter1 = ((esl_seteq<1,1,1>(ap_const_logic_0, input_V_data_V_0_vld_out.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op62_read_state6.read())) || (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, src_mat_data_stream_s_full_n.read())) || (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, src_mat_data_stream_1_full_n.read())) || (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, src_mat_data_stream_2_full_n.read())));
}

void AXIvideo2Mat::thread_ap_block_state8_pp2_stage0_iter0() {
    ap_block_state8_pp2_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void AXIvideo2Mat::thread_ap_block_state9_pp2_stage0_iter1() {
    ap_block_state9_pp2_stage0_iter1 = (esl_seteq<1,1,1>(ap_const_lv1_0, eol_2_i_reg_258.read()) && esl_seteq<1,1,1>(ap_const_logic_0, input_V_data_V_0_vld_out.read()));
}

void AXIvideo2Mat::thread_ap_condition_495() {
    ap_condition_495 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()));
}

void AXIvideo2Mat::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, exitcond5_i_fu_320_p2.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void AXIvideo2Mat::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void AXIvideo2Mat::thread_ap_enable_pp2() {
    ap_enable_pp2 = (ap_idle_pp2.read() ^ ap_const_logic_1);
}

void AXIvideo2Mat::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void AXIvideo2Mat::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void AXIvideo2Mat::thread_ap_idle_pp2() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter1.read()))) {
        ap_idle_pp2 = ap_const_logic_1;
    } else {
        ap_idle_pp2 = ap_const_logic_0;
    }
}

void AXIvideo2Mat::thread_ap_phi_mux_axi_last_V_2_i_phi_fu_238_p4() {
    if (esl_seteq<1,1,1>(ap_condition_495.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, brmerge_i_reg_431.read())) {
            ap_phi_mux_axi_last_V_2_i_phi_fu_238_p4 = eol_reg_211.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, brmerge_i_reg_431.read())) {
            ap_phi_mux_axi_last_V_2_i_phi_fu_238_p4 = input_V_last_V_0_data_out.read();
        } else {
            ap_phi_mux_axi_last_V_2_i_phi_fu_238_p4 = ap_phi_reg_pp1_iter1_axi_last_V_2_i_reg_233.read();
        }
    } else {
        ap_phi_mux_axi_last_V_2_i_phi_fu_238_p4 = ap_phi_reg_pp1_iter1_axi_last_V_2_i_reg_233.read();
    }
}

void AXIvideo2Mat::thread_ap_phi_mux_eol_2_i_phi_fu_261_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, eol_2_i_reg_258.read()))) {
        ap_phi_mux_eol_2_i_phi_fu_261_p4 = input_V_last_V_0_data_out.read();
    } else {
        ap_phi_mux_eol_2_i_phi_fu_261_p4 = eol_2_i_reg_258.read();
    }
}

void AXIvideo2Mat::thread_ap_phi_mux_eol_i_phi_fu_203_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()))) {
        ap_phi_mux_eol_i_phi_fu_203_p4 = ap_phi_mux_axi_last_V_2_i_phi_fu_238_p4.read();
    } else {
        ap_phi_mux_eol_i_phi_fu_203_p4 = eol_i_reg_199.read();
    }
}

void AXIvideo2Mat::thread_ap_phi_mux_p_Val2_s_phi_fu_250_p4() {
    if (esl_seteq<1,1,1>(ap_condition_495.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, brmerge_i_reg_431.read())) {
            ap_phi_mux_p_Val2_s_phi_fu_250_p4 = axi_data_V_1_i_reg_222.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, brmerge_i_reg_431.read())) {
            ap_phi_mux_p_Val2_s_phi_fu_250_p4 = input_V_data_V_0_data_out.read();
        } else {
            ap_phi_mux_p_Val2_s_phi_fu_250_p4 = ap_phi_reg_pp1_iter1_p_Val2_s_reg_246.read();
        }
    } else {
        ap_phi_mux_p_Val2_s_phi_fu_250_p4 = ap_phi_reg_pp1_iter1_p_Val2_s_reg_246.read();
    }
}

void AXIvideo2Mat::thread_ap_phi_reg_pp1_iter1_axi_last_V_2_i_reg_233() {
    ap_phi_reg_pp1_iter1_axi_last_V_2_i_reg_233 =  (sc_lv<1>) ("X");
}

void AXIvideo2Mat::thread_ap_phi_reg_pp1_iter1_p_Val2_s_reg_246() {
    ap_phi_reg_pp1_iter1_p_Val2_s_reg_246 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
}

void AXIvideo2Mat::thread_ap_predicate_op62_read_state6() {
    ap_predicate_op62_read_state6 = (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, brmerge_i_reg_431.read()));
}

void AXIvideo2Mat::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, exitcond5_i_fu_320_p2.read()))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void AXIvideo2Mat::thread_brmerge_i_fu_345_p2() {
    brmerge_i_fu_345_p2 = (sof_1_i_fu_102.read() | ap_phi_mux_eol_i_phi_fu_203_p4.read());
}

void AXIvideo2Mat::thread_cols_V_fu_307_p1() {
    cols_V_fu_307_p1 = cols.read().range(9-1, 0);
}

void AXIvideo2Mat::thread_exitcond5_i_fu_320_p2() {
    exitcond5_i_fu_320_p2 = (!t_V_reg_177.read().is_01() || !rows_V_fu_303_p1.read().is_01())? sc_lv<1>(): sc_lv<1>(t_V_reg_177.read() == rows_V_fu_303_p1.read());
}

void AXIvideo2Mat::thread_exitcond_i_fu_331_p2() {
    exitcond_i_fu_331_p2 = (!t_V_16_reg_188.read().is_01() || !cols_V_fu_307_p1.read().is_01())? sc_lv<1>(): sc_lv<1>(t_V_16_reg_188.read() == cols_V_fu_307_p1.read());
}

void AXIvideo2Mat::thread_i_V_fu_325_p2() {
    i_V_fu_325_p2 = (!t_V_reg_177.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(t_V_reg_177.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void AXIvideo2Mat::thread_input_V_data_V_0_ack_in() {
    input_V_data_V_0_ack_in = input_V_data_V_0_state.read()[1];
}

void AXIvideo2Mat::thread_input_V_data_V_0_ack_out() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(input_V_data_V_0_vld_out.read(), ap_const_logic_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, eol_2_i_reg_258.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op62_read_state6.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)))) {
        input_V_data_V_0_ack_out = ap_const_logic_1;
    } else {
        input_V_data_V_0_ack_out = ap_const_logic_0;
    }
}

void AXIvideo2Mat::thread_input_V_data_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, input_V_data_V_0_sel.read())) {
        input_V_data_V_0_data_out = input_V_data_V_0_payload_B.read();
    } else {
        input_V_data_V_0_data_out = input_V_data_V_0_payload_A.read();
    }
}

void AXIvideo2Mat::thread_input_V_data_V_0_load_A() {
    input_V_data_V_0_load_A = (input_V_data_V_0_state_cmp_full.read() & ~input_V_data_V_0_sel_wr.read());
}

void AXIvideo2Mat::thread_input_V_data_V_0_load_B() {
    input_V_data_V_0_load_B = (input_V_data_V_0_sel_wr.read() & input_V_data_V_0_state_cmp_full.read());
}

void AXIvideo2Mat::thread_input_V_data_V_0_sel() {
    input_V_data_V_0_sel = input_V_data_V_0_sel_rd.read();
}

void AXIvideo2Mat::thread_input_V_data_V_0_state_cmp_full() {
    input_V_data_V_0_state_cmp_full =  (sc_logic) ((!input_V_data_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(input_V_data_V_0_state.read() != ap_const_lv2_1))[0];
}

void AXIvideo2Mat::thread_input_V_data_V_0_vld_in() {
    input_V_data_V_0_vld_in = input_r_TVALID.read();
}

void AXIvideo2Mat::thread_input_V_data_V_0_vld_out() {
    input_V_data_V_0_vld_out = input_V_data_V_0_state.read()[0];
}

void AXIvideo2Mat::thread_input_V_dest_V_0_ack_out() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(input_V_data_V_0_vld_out.read(), ap_const_logic_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, eol_2_i_reg_258.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op62_read_state6.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)))) {
        input_V_dest_V_0_ack_out = ap_const_logic_1;
    } else {
        input_V_dest_V_0_ack_out = ap_const_logic_0;
    }
}

void AXIvideo2Mat::thread_input_V_dest_V_0_vld_in() {
    input_V_dest_V_0_vld_in = input_r_TVALID.read();
}

void AXIvideo2Mat::thread_input_V_last_V_0_ack_in() {
    input_V_last_V_0_ack_in = input_V_last_V_0_state.read()[1];
}

void AXIvideo2Mat::thread_input_V_last_V_0_ack_out() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(input_V_data_V_0_vld_out.read(), ap_const_logic_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, eol_2_i_reg_258.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op62_read_state6.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)))) {
        input_V_last_V_0_ack_out = ap_const_logic_1;
    } else {
        input_V_last_V_0_ack_out = ap_const_logic_0;
    }
}

void AXIvideo2Mat::thread_input_V_last_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, input_V_last_V_0_sel.read())) {
        input_V_last_V_0_data_out = input_V_last_V_0_payload_B.read();
    } else {
        input_V_last_V_0_data_out = input_V_last_V_0_payload_A.read();
    }
}

void AXIvideo2Mat::thread_input_V_last_V_0_load_A() {
    input_V_last_V_0_load_A = (input_V_last_V_0_state_cmp_full.read() & ~input_V_last_V_0_sel_wr.read());
}

void AXIvideo2Mat::thread_input_V_last_V_0_load_B() {
    input_V_last_V_0_load_B = (input_V_last_V_0_sel_wr.read() & input_V_last_V_0_state_cmp_full.read());
}

void AXIvideo2Mat::thread_input_V_last_V_0_sel() {
    input_V_last_V_0_sel = input_V_last_V_0_sel_rd.read();
}

void AXIvideo2Mat::thread_input_V_last_V_0_state_cmp_full() {
    input_V_last_V_0_state_cmp_full =  (sc_logic) ((!input_V_last_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(input_V_last_V_0_state.read() != ap_const_lv2_1))[0];
}

void AXIvideo2Mat::thread_input_V_last_V_0_vld_in() {
    input_V_last_V_0_vld_in = input_r_TVALID.read();
}

void AXIvideo2Mat::thread_input_V_last_V_0_vld_out() {
    input_V_last_V_0_vld_out = input_V_last_V_0_state.read()[0];
}

void AXIvideo2Mat::thread_input_V_user_V_0_ack_in() {
    input_V_user_V_0_ack_in = input_V_user_V_0_state.read()[1];
}

void AXIvideo2Mat::thread_input_V_user_V_0_ack_out() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(input_V_data_V_0_vld_out.read(), ap_const_logic_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, eol_2_i_reg_258.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_op62_read_state6.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)))) {
        input_V_user_V_0_ack_out = ap_const_logic_1;
    } else {
        input_V_user_V_0_ack_out = ap_const_logic_0;
    }
}

void AXIvideo2Mat::thread_input_V_user_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, input_V_user_V_0_sel.read())) {
        input_V_user_V_0_data_out = input_V_user_V_0_payload_B.read();
    } else {
        input_V_user_V_0_data_out = input_V_user_V_0_payload_A.read();
    }
}

void AXIvideo2Mat::thread_input_V_user_V_0_load_A() {
    input_V_user_V_0_load_A = (input_V_user_V_0_state_cmp_full.read() & ~input_V_user_V_0_sel_wr.read());
}

void AXIvideo2Mat::thread_input_V_user_V_0_load_B() {
    input_V_user_V_0_load_B = (input_V_user_V_0_sel_wr.read() & input_V_user_V_0_state_cmp_full.read());
}

void AXIvideo2Mat::thread_input_V_user_V_0_sel() {
    input_V_user_V_0_sel = input_V_user_V_0_sel_rd.read();
}

void AXIvideo2Mat::thread_input_V_user_V_0_state_cmp_full() {
    input_V_user_V_0_state_cmp_full =  (sc_logic) ((!input_V_user_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(input_V_user_V_0_state.read() != ap_const_lv2_1))[0];
}

void AXIvideo2Mat::thread_input_V_user_V_0_vld_in() {
    input_V_user_V_0_vld_in = input_r_TVALID.read();
}

void AXIvideo2Mat::thread_input_V_user_V_0_vld_out() {
    input_V_user_V_0_vld_out = input_V_user_V_0_state.read()[0];
}

void AXIvideo2Mat::thread_input_r_TDATA_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, brmerge_i_reg_431.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, eol_2_i_reg_258.read())))) {
        input_r_TDATA_blk_n = input_V_data_V_0_state.read()[0];
    } else {
        input_r_TDATA_blk_n = ap_const_logic_1;
    }
}

void AXIvideo2Mat::thread_input_r_TREADY() {
    input_r_TREADY = input_V_dest_V_0_state.read()[1];
}

void AXIvideo2Mat::thread_j_V_fu_336_p2() {
    j_V_fu_336_p2 = (!t_V_16_reg_188.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(t_V_16_reg_188.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void AXIvideo2Mat::thread_rows_V_fu_303_p1() {
    rows_V_fu_303_p1 = rows.read().range(10-1, 0);
}

void AXIvideo2Mat::thread_src_mat_data_stream_1_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()))) {
        src_mat_data_stream_1_blk_n = src_mat_data_stream_1_full_n.read();
    } else {
        src_mat_data_stream_1_blk_n = ap_const_logic_1;
    }
}

void AXIvideo2Mat::thread_src_mat_data_stream_1_din() {
    src_mat_data_stream_1_din = ap_phi_mux_p_Val2_s_phi_fu_250_p4.read().range(15, 8);
}

void AXIvideo2Mat::thread_src_mat_data_stream_1_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        src_mat_data_stream_1_write = ap_const_logic_1;
    } else {
        src_mat_data_stream_1_write = ap_const_logic_0;
    }
}

void AXIvideo2Mat::thread_src_mat_data_stream_2_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()))) {
        src_mat_data_stream_2_blk_n = src_mat_data_stream_2_full_n.read();
    } else {
        src_mat_data_stream_2_blk_n = ap_const_logic_1;
    }
}

void AXIvideo2Mat::thread_src_mat_data_stream_2_din() {
    src_mat_data_stream_2_din = ap_phi_mux_p_Val2_s_phi_fu_250_p4.read().range(23, 16);
}

void AXIvideo2Mat::thread_src_mat_data_stream_2_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        src_mat_data_stream_2_write = ap_const_logic_1;
    } else {
        src_mat_data_stream_2_write = ap_const_logic_0;
    }
}

void AXIvideo2Mat::thread_src_mat_data_stream_s_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()))) {
        src_mat_data_stream_s_blk_n = src_mat_data_stream_s_full_n.read();
    } else {
        src_mat_data_stream_s_blk_n = ap_const_logic_1;
    }
}

void AXIvideo2Mat::thread_src_mat_data_stream_s_din() {
    src_mat_data_stream_s_din = ap_phi_mux_p_Val2_s_phi_fu_250_p4.read().range(8-1, 0);
}

void AXIvideo2Mat::thread_src_mat_data_stream_s_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_422.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        src_mat_data_stream_s_write = ap_const_logic_1;
    } else {
        src_mat_data_stream_s_write = ap_const_logic_0;
    }
}

void AXIvideo2Mat::thread_tmp_user_V_fu_311_p1() {
    tmp_user_V_fu_311_p1 = input_V_user_V_0_data_out.read();
}

void AXIvideo2Mat::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(input_V_data_V_0_vld_out.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_lv1_0, tmp_user_V_fu_311_p1.read()))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(input_V_data_V_0_vld_out.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_user_V_fu_311_p1.read()))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state4;
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, exitcond5_i_fu_320_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 16 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            break;
        case 64 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state10;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            }
            break;
        case 128 : 
            ap_NS_fsm = ap_ST_fsm_state4;
            break;
        default : 
            ap_NS_fsm = "XXXXXXXX";
            break;
    }
}

}

