ARM GAS  /tmp/cchLOiOa.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM2_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM2_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM2_Init:
  28              	.LFB235:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** #include "can_send_timebase.h"
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim12;
  30:Core/Src/tim.c **** 
ARM GAS  /tmp/cchLOiOa.s 			page 2


  31:Core/Src/tim.c **** /* TIM2 init function */
  32:Core/Src/tim.c **** void MX_TIM2_Init(void)
  33:Core/Src/tim.c **** {
  29              		.loc 1 33 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              		.cfi_def_cfa_offset 32
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 39 3 view .LVU1
  39              		.loc 1 39 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 40 3 is_stmt 1 view .LVU3
  46              		.loc 1 40 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  45:Core/Src/tim.c ****   htim2.Instance = TIM2;
  49              		.loc 1 45 3 is_stmt 1 view .LVU5
  50              		.loc 1 45 18 is_stmt 0 view .LVU6
  51 0012 1648     		ldr	r0, .L9
  52 0014 4FF08042 		mov	r2, #1073741824
  53 0018 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim2.Init.Prescaler = 899;
  54              		.loc 1 46 3 is_stmt 1 view .LVU7
  55              		.loc 1 46 24 is_stmt 0 view .LVU8
  56 001a 40F28332 		movw	r2, #899
  57 001e 4260     		str	r2, [r0, #4]
  47:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 47 3 is_stmt 1 view .LVU9
  59              		.loc 1 47 26 is_stmt 0 view .LVU10
  60 0020 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim2.Init.Period = 9;
  61              		.loc 1 48 3 is_stmt 1 view .LVU11
  62              		.loc 1 48 21 is_stmt 0 view .LVU12
  63 0022 0922     		movs	r2, #9
  64 0024 C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 49 3 is_stmt 1 view .LVU13
  66              		.loc 1 49 28 is_stmt 0 view .LVU14
ARM GAS  /tmp/cchLOiOa.s 			page 3


  67 0026 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  68              		.loc 1 50 3 is_stmt 1 view .LVU15
  69              		.loc 1 50 32 is_stmt 0 view .LVU16
  70 0028 8361     		str	r3, [r0, #24]
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  71              		.loc 1 51 3 is_stmt 1 view .LVU17
  72              		.loc 1 51 7 is_stmt 0 view .LVU18
  73 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  74              	.LVL0:
  75              		.loc 1 51 6 discriminator 1 view .LVU19
  76 002e 98B9     		cbnz	r0, .L6
  77              	.L2:
  52:Core/Src/tim.c ****   {
  53:Core/Src/tim.c ****     Error_Handler();
  54:Core/Src/tim.c ****   }
  55:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  78              		.loc 1 55 3 is_stmt 1 view .LVU20
  79              		.loc 1 55 34 is_stmt 0 view .LVU21
  80 0030 4FF48053 		mov	r3, #4096
  81 0034 0293     		str	r3, [sp, #8]
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  82              		.loc 1 56 3 is_stmt 1 view .LVU22
  83              		.loc 1 56 7 is_stmt 0 view .LVU23
  84 0036 02A9     		add	r1, sp, #8
  85 0038 0C48     		ldr	r0, .L9
  86 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  87              	.LVL1:
  88              		.loc 1 56 6 discriminator 1 view .LVU24
  89 003e 70B9     		cbnz	r0, .L7
  90              	.L3:
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  91              		.loc 1 60 3 is_stmt 1 view .LVU25
  92              		.loc 1 60 37 is_stmt 0 view .LVU26
  93 0040 2023     		movs	r3, #32
  94 0042 0093     		str	r3, [sp]
  61:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  95              		.loc 1 61 3 is_stmt 1 view .LVU27
  96              		.loc 1 61 33 is_stmt 0 view .LVU28
  97 0044 0023     		movs	r3, #0
  98 0046 0193     		str	r3, [sp, #4]
  62:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  99              		.loc 1 62 3 is_stmt 1 view .LVU29
 100              		.loc 1 62 7 is_stmt 0 view .LVU30
 101 0048 6946     		mov	r1, sp
 102 004a 0848     		ldr	r0, .L9
 103 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 104              	.LVL2:
 105              		.loc 1 62 6 discriminator 1 view .LVU31
 106 0050 40B9     		cbnz	r0, .L8
 107              	.L1:
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
ARM GAS  /tmp/cchLOiOa.s 			page 4


  66:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  67:Core/Src/tim.c **** 
  68:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c **** }
 108              		.loc 1 70 1 view .LVU32
 109 0052 07B0     		add	sp, sp, #28
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 4
 112              		@ sp needed
 113 0054 5DF804FB 		ldr	pc, [sp], #4
 114              	.L6:
 115              		.cfi_restore_state
  53:Core/Src/tim.c ****   }
 116              		.loc 1 53 5 is_stmt 1 view .LVU33
 117 0058 FFF7FEFF 		bl	Error_Handler
 118              	.LVL3:
 119 005c E8E7     		b	.L2
 120              	.L7:
  58:Core/Src/tim.c ****   }
 121              		.loc 1 58 5 view .LVU34
 122 005e FFF7FEFF 		bl	Error_Handler
 123              	.LVL4:
 124 0062 EDE7     		b	.L3
 125              	.L8:
  64:Core/Src/tim.c ****   }
 126              		.loc 1 64 5 view .LVU35
 127 0064 FFF7FEFF 		bl	Error_Handler
 128              	.LVL5:
 129              		.loc 1 70 1 is_stmt 0 view .LVU36
 130 0068 F3E7     		b	.L1
 131              	.L10:
 132 006a 00BF     		.align	2
 133              	.L9:
 134 006c 00000000 		.word	htim2
 135              		.cfi_endproc
 136              	.LFE235:
 138              		.section	.text.MX_TIM6_Init,"ax",%progbits
 139              		.align	1
 140              		.global	MX_TIM6_Init
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 145              	MX_TIM6_Init:
 146              	.LFB236:
  71:Core/Src/tim.c **** /* TIM6 init function */
  72:Core/Src/tim.c **** void MX_TIM6_Init(void)
  73:Core/Src/tim.c **** {
 147              		.loc 1 73 1 is_stmt 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 8
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151 0000 00B5     		push	{lr}
 152              		.cfi_def_cfa_offset 4
 153              		.cfi_offset 14, -4
 154 0002 83B0     		sub	sp, sp, #12
 155              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/cchLOiOa.s 			page 5


  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 156              		.loc 1 79 3 view .LVU38
 157              		.loc 1 79 27 is_stmt 0 view .LVU39
 158 0004 0023     		movs	r3, #0
 159 0006 0093     		str	r3, [sp]
 160 0008 0193     		str	r3, [sp, #4]
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
  84:Core/Src/tim.c ****   htim6.Instance = TIM6;
 161              		.loc 1 84 3 is_stmt 1 view .LVU40
 162              		.loc 1 84 18 is_stmt 0 view .LVU41
 163 000a 0F48     		ldr	r0, .L17
 164 000c 0F4A     		ldr	r2, .L17+4
 165 000e 0260     		str	r2, [r0]
  85:Core/Src/tim.c ****   htim6.Init.Prescaler = 899;
 166              		.loc 1 85 3 is_stmt 1 view .LVU42
 167              		.loc 1 85 24 is_stmt 0 view .LVU43
 168 0010 40F28332 		movw	r2, #899
 169 0014 4260     		str	r2, [r0, #4]
  86:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 170              		.loc 1 86 3 is_stmt 1 view .LVU44
 171              		.loc 1 86 26 is_stmt 0 view .LVU45
 172 0016 8360     		str	r3, [r0, #8]
  87:Core/Src/tim.c ****   htim6.Init.Period = 65535;
 173              		.loc 1 87 3 is_stmt 1 view .LVU46
 174              		.loc 1 87 21 is_stmt 0 view .LVU47
 175 0018 4FF6FF72 		movw	r2, #65535
 176 001c C260     		str	r2, [r0, #12]
  88:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 177              		.loc 1 88 3 is_stmt 1 view .LVU48
 178              		.loc 1 88 32 is_stmt 0 view .LVU49
 179 001e 8361     		str	r3, [r0, #24]
  89:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 180              		.loc 1 89 3 is_stmt 1 view .LVU50
 181              		.loc 1 89 7 is_stmt 0 view .LVU51
 182 0020 FFF7FEFF 		bl	HAL_TIM_Base_Init
 183              	.LVL6:
 184              		.loc 1 89 6 discriminator 1 view .LVU52
 185 0024 50B9     		cbnz	r0, .L15
 186              	.L12:
  90:Core/Src/tim.c ****   {
  91:Core/Src/tim.c ****     Error_Handler();
  92:Core/Src/tim.c ****   }
  93:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 187              		.loc 1 93 3 is_stmt 1 view .LVU53
 188              		.loc 1 93 37 is_stmt 0 view .LVU54
 189 0026 0023     		movs	r3, #0
 190 0028 0093     		str	r3, [sp]
  94:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 191              		.loc 1 94 3 is_stmt 1 view .LVU55
ARM GAS  /tmp/cchLOiOa.s 			page 6


 192              		.loc 1 94 33 is_stmt 0 view .LVU56
 193 002a 0193     		str	r3, [sp, #4]
  95:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 194              		.loc 1 95 3 is_stmt 1 view .LVU57
 195              		.loc 1 95 7 is_stmt 0 view .LVU58
 196 002c 6946     		mov	r1, sp
 197 002e 0648     		ldr	r0, .L17
 198 0030 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 199              	.LVL7:
 200              		.loc 1 95 6 discriminator 1 view .LVU59
 201 0034 28B9     		cbnz	r0, .L16
 202              	.L11:
  96:Core/Src/tim.c ****   {
  97:Core/Src/tim.c ****     Error_Handler();
  98:Core/Src/tim.c ****   }
  99:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c **** }
 203              		.loc 1 103 1 view .LVU60
 204 0036 03B0     		add	sp, sp, #12
 205              		.cfi_remember_state
 206              		.cfi_def_cfa_offset 4
 207              		@ sp needed
 208 0038 5DF804FB 		ldr	pc, [sp], #4
 209              	.L15:
 210              		.cfi_restore_state
  91:Core/Src/tim.c ****   }
 211              		.loc 1 91 5 is_stmt 1 view .LVU61
 212 003c FFF7FEFF 		bl	Error_Handler
 213              	.LVL8:
 214 0040 F1E7     		b	.L12
 215              	.L16:
  97:Core/Src/tim.c ****   }
 216              		.loc 1 97 5 view .LVU62
 217 0042 FFF7FEFF 		bl	Error_Handler
 218              	.LVL9:
 219              		.loc 1 103 1 is_stmt 0 view .LVU63
 220 0046 F6E7     		b	.L11
 221              	.L18:
 222              		.align	2
 223              	.L17:
 224 0048 00000000 		.word	htim6
 225 004c 00100040 		.word	1073745920
 226              		.cfi_endproc
 227              	.LFE236:
 229              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 230              		.align	1
 231              		.global	HAL_TIM_Base_MspInit
 232              		.syntax unified
 233              		.thumb
 234              		.thumb_func
 236              	HAL_TIM_Base_MspInit:
 237              	.LVL10:
 238              	.LFB238:
 104:Core/Src/tim.c **** /* TIM12 init function */
ARM GAS  /tmp/cchLOiOa.s 			page 7


 105:Core/Src/tim.c **** void MX_TIM12_Init(void)
 106:Core/Src/tim.c **** {
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 0 */
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 0 */
 111:Core/Src/tim.c **** 
 112:Core/Src/tim.c ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 113:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 1 */
 116:Core/Src/tim.c **** 
 117:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 1 */
 118:Core/Src/tim.c ****   htim12.Instance = TIM12;
 119:Core/Src/tim.c ****   htim12.Init.Prescaler = 0;
 120:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 121:Core/Src/tim.c ****   htim12.Init.Period = 65535;
 122:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 123:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 124:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 125:Core/Src/tim.c ****   {
 126:Core/Src/tim.c ****     Error_Handler();
 127:Core/Src/tim.c ****   }
 128:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 129:Core/Src/tim.c ****   {
 130:Core/Src/tim.c ****     Error_Handler();
 131:Core/Src/tim.c ****   }
 132:Core/Src/tim.c ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 133:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 134:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim12, &sSlaveConfig) != HAL_OK)
 135:Core/Src/tim.c ****   {
 136:Core/Src/tim.c ****     Error_Handler();
 137:Core/Src/tim.c ****   }
 138:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 139:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 140:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 141:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 142:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 143:Core/Src/tim.c ****   {
 144:Core/Src/tim.c ****     Error_Handler();
 145:Core/Src/tim.c ****   }
 146:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 2 */
 147:Core/Src/tim.c **** 
 148:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 2 */
 149:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim12);
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c **** }
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 154:Core/Src/tim.c **** {
 239              		.loc 1 154 1 is_stmt 1 view -0
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 16
 242              		@ frame_needed = 0, uses_anonymous_args = 0
 243              		.loc 1 154 1 is_stmt 0 view .LVU65
 244 0000 00B5     		push	{lr}
 245              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/cchLOiOa.s 			page 8


 246              		.cfi_offset 14, -4
 247 0002 85B0     		sub	sp, sp, #20
 248              		.cfi_def_cfa_offset 24
 155:Core/Src/tim.c **** 
 156:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 249              		.loc 1 156 3 is_stmt 1 view .LVU66
 250              		.loc 1 156 20 is_stmt 0 view .LVU67
 251 0004 0368     		ldr	r3, [r0]
 252              		.loc 1 156 5 view .LVU68
 253 0006 B3F1804F 		cmp	r3, #1073741824
 254 000a 08D0     		beq	.L24
 157:Core/Src/tim.c ****   {
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 159:Core/Src/tim.c **** 
 160:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 161:Core/Src/tim.c ****     /* TIM2 clock enable */
 162:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 163:Core/Src/tim.c **** 
 164:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 165:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 166:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 167:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 168:Core/Src/tim.c **** 
 169:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 170:Core/Src/tim.c ****   }
 171:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 255              		.loc 1 171 8 is_stmt 1 view .LVU69
 256              		.loc 1 171 10 is_stmt 0 view .LVU70
 257 000c 1F4A     		ldr	r2, .L27
 258 000e 9342     		cmp	r3, r2
 259 0010 1AD0     		beq	.L25
 172:Core/Src/tim.c ****   {
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 176:Core/Src/tim.c ****     /* TIM6 clock enable */
 177:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c ****     /* TIM6 interrupt Init */
 180:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 181:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 182:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 185:Core/Src/tim.c ****   }
 186:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM12)
 260              		.loc 1 186 8 is_stmt 1 view .LVU71
 261              		.loc 1 186 10 is_stmt 0 view .LVU72
 262 0012 1F4A     		ldr	r2, .L27+4
 263 0014 9342     		cmp	r3, r2
 264 0016 2BD0     		beq	.L26
 265              	.LVL11:
 266              	.L19:
 187:Core/Src/tim.c ****   {
 188:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 0 */
 189:Core/Src/tim.c **** 
 190:Core/Src/tim.c ****   /* USER CODE END TIM12_MspInit 0 */
ARM GAS  /tmp/cchLOiOa.s 			page 9


 191:Core/Src/tim.c ****     /* TIM12 clock enable */
 192:Core/Src/tim.c ****     __HAL_RCC_TIM12_CLK_ENABLE();
 193:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 194:Core/Src/tim.c **** 
 195:Core/Src/tim.c ****   /* USER CODE END TIM12_MspInit 1 */
 196:Core/Src/tim.c ****   }
 197:Core/Src/tim.c **** }
 267              		.loc 1 197 1 view .LVU73
 268 0018 05B0     		add	sp, sp, #20
 269              		.cfi_remember_state
 270              		.cfi_def_cfa_offset 4
 271              		@ sp needed
 272 001a 5DF804FB 		ldr	pc, [sp], #4
 273              	.LVL12:
 274              	.L24:
 275              		.cfi_restore_state
 162:Core/Src/tim.c **** 
 276              		.loc 1 162 5 is_stmt 1 view .LVU74
 277              	.LBB2:
 162:Core/Src/tim.c **** 
 278              		.loc 1 162 5 view .LVU75
 279 001e 0021     		movs	r1, #0
 280 0020 0191     		str	r1, [sp, #4]
 162:Core/Src/tim.c **** 
 281              		.loc 1 162 5 view .LVU76
 282 0022 03F50E33 		add	r3, r3, #145408
 283 0026 1A6C     		ldr	r2, [r3, #64]
 284 0028 42F00102 		orr	r2, r2, #1
 285 002c 1A64     		str	r2, [r3, #64]
 162:Core/Src/tim.c **** 
 286              		.loc 1 162 5 view .LVU77
 287 002e 1B6C     		ldr	r3, [r3, #64]
 288 0030 03F00103 		and	r3, r3, #1
 289 0034 0193     		str	r3, [sp, #4]
 162:Core/Src/tim.c **** 
 290              		.loc 1 162 5 view .LVU78
 291 0036 019B     		ldr	r3, [sp, #4]
 292              	.LBE2:
 162:Core/Src/tim.c **** 
 293              		.loc 1 162 5 view .LVU79
 165:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 294              		.loc 1 165 5 view .LVU80
 295 0038 0A46     		mov	r2, r1
 296 003a 1C20     		movs	r0, #28
 297              	.LVL13:
 165:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 298              		.loc 1 165 5 is_stmt 0 view .LVU81
 299 003c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 300              	.LVL14:
 166:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 301              		.loc 1 166 5 is_stmt 1 view .LVU82
 302 0040 1C20     		movs	r0, #28
 303 0042 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 304              	.LVL15:
 305 0046 E7E7     		b	.L19
 306              	.LVL16:
 307              	.L25:
ARM GAS  /tmp/cchLOiOa.s 			page 10


 177:Core/Src/tim.c **** 
 308              		.loc 1 177 5 view .LVU83
 309              	.LBB3:
 177:Core/Src/tim.c **** 
 310              		.loc 1 177 5 view .LVU84
 311 0048 0021     		movs	r1, #0
 312 004a 0291     		str	r1, [sp, #8]
 177:Core/Src/tim.c **** 
 313              		.loc 1 177 5 view .LVU85
 314 004c 114B     		ldr	r3, .L27+8
 315 004e 1A6C     		ldr	r2, [r3, #64]
 316 0050 42F01002 		orr	r2, r2, #16
 317 0054 1A64     		str	r2, [r3, #64]
 177:Core/Src/tim.c **** 
 318              		.loc 1 177 5 view .LVU86
 319 0056 1B6C     		ldr	r3, [r3, #64]
 320 0058 03F01003 		and	r3, r3, #16
 321 005c 0293     		str	r3, [sp, #8]
 177:Core/Src/tim.c **** 
 322              		.loc 1 177 5 view .LVU87
 323 005e 029B     		ldr	r3, [sp, #8]
 324              	.LBE3:
 177:Core/Src/tim.c **** 
 325              		.loc 1 177 5 view .LVU88
 180:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 326              		.loc 1 180 5 view .LVU89
 327 0060 0A46     		mov	r2, r1
 328 0062 3620     		movs	r0, #54
 329              	.LVL17:
 180:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 330              		.loc 1 180 5 is_stmt 0 view .LVU90
 331 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 332              	.LVL18:
 181:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 333              		.loc 1 181 5 is_stmt 1 view .LVU91
 334 0068 3620     		movs	r0, #54
 335 006a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 336              	.LVL19:
 337 006e D3E7     		b	.L19
 338              	.LVL20:
 339              	.L26:
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 340              		.loc 1 192 5 view .LVU92
 341              	.LBB4:
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 342              		.loc 1 192 5 view .LVU93
 343 0070 0023     		movs	r3, #0
 344 0072 0393     		str	r3, [sp, #12]
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 345              		.loc 1 192 5 view .LVU94
 346 0074 074B     		ldr	r3, .L27+8
 347 0076 1A6C     		ldr	r2, [r3, #64]
 348 0078 42F04002 		orr	r2, r2, #64
 349 007c 1A64     		str	r2, [r3, #64]
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 350              		.loc 1 192 5 view .LVU95
 351 007e 1B6C     		ldr	r3, [r3, #64]
ARM GAS  /tmp/cchLOiOa.s 			page 11


 352 0080 03F04003 		and	r3, r3, #64
 353 0084 0393     		str	r3, [sp, #12]
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 354              		.loc 1 192 5 view .LVU96
 355 0086 039B     		ldr	r3, [sp, #12]
 356              	.LBE4:
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 357              		.loc 1 192 5 discriminator 1 view .LVU97
 358              		.loc 1 197 1 is_stmt 0 view .LVU98
 359 0088 C6E7     		b	.L19
 360              	.L28:
 361 008a 00BF     		.align	2
 362              	.L27:
 363 008c 00100040 		.word	1073745920
 364 0090 00180040 		.word	1073747968
 365 0094 00380240 		.word	1073887232
 366              		.cfi_endproc
 367              	.LFE238:
 369              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 370              		.align	1
 371              		.global	HAL_TIM_MspPostInit
 372              		.syntax unified
 373              		.thumb
 374              		.thumb_func
 376              	HAL_TIM_MspPostInit:
 377              	.LVL21:
 378              	.LFB239:
 198:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 199:Core/Src/tim.c **** {
 379              		.loc 1 199 1 is_stmt 1 view -0
 380              		.cfi_startproc
 381              		@ args = 0, pretend = 0, frame = 24
 382              		@ frame_needed = 0, uses_anonymous_args = 0
 383              		.loc 1 199 1 is_stmt 0 view .LVU100
 384 0000 00B5     		push	{lr}
 385              		.cfi_def_cfa_offset 4
 386              		.cfi_offset 14, -4
 387 0002 87B0     		sub	sp, sp, #28
 388              		.cfi_def_cfa_offset 32
 200:Core/Src/tim.c **** 
 201:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 389              		.loc 1 201 3 is_stmt 1 view .LVU101
 390              		.loc 1 201 20 is_stmt 0 view .LVU102
 391 0004 0023     		movs	r3, #0
 392 0006 0193     		str	r3, [sp, #4]
 393 0008 0293     		str	r3, [sp, #8]
 394 000a 0393     		str	r3, [sp, #12]
 395 000c 0493     		str	r3, [sp, #16]
 396 000e 0593     		str	r3, [sp, #20]
 202:Core/Src/tim.c ****   if(timHandle->Instance==TIM12)
 397              		.loc 1 202 3 is_stmt 1 view .LVU103
 398              		.loc 1 202 15 is_stmt 0 view .LVU104
 399 0010 0268     		ldr	r2, [r0]
 400              		.loc 1 202 5 view .LVU105
 401 0012 0F4B     		ldr	r3, .L33
 402 0014 9A42     		cmp	r2, r3
 403 0016 02D0     		beq	.L32
ARM GAS  /tmp/cchLOiOa.s 			page 12


 404              	.LVL22:
 405              	.L29:
 203:Core/Src/tim.c ****   {
 204:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspPostInit 0 */
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c ****   /* USER CODE END TIM12_MspPostInit 0 */
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 209:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 210:Core/Src/tim.c ****     PB15     ------> TIM12_CH2
 211:Core/Src/tim.c ****     */
 212:Core/Src/tim.c ****     GPIO_InitStruct.Pin = NMOS_G_TIM12_PWM_Pin;
 213:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 214:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 215:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 216:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 217:Core/Src/tim.c ****     HAL_GPIO_Init(NMOS_G_TIM12_PWM_GPIO_Port, &GPIO_InitStruct);
 218:Core/Src/tim.c **** 
 219:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspPostInit 1 */
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c ****   /* USER CODE END TIM12_MspPostInit 1 */
 222:Core/Src/tim.c ****   }
 223:Core/Src/tim.c **** 
 224:Core/Src/tim.c **** }
 406              		.loc 1 224 1 view .LVU106
 407 0018 07B0     		add	sp, sp, #28
 408              		.cfi_remember_state
 409              		.cfi_def_cfa_offset 4
 410              		@ sp needed
 411 001a 5DF804FB 		ldr	pc, [sp], #4
 412              	.LVL23:
 413              	.L32:
 414              		.cfi_restore_state
 208:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 415              		.loc 1 208 5 is_stmt 1 view .LVU107
 416              	.LBB5:
 208:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 417              		.loc 1 208 5 view .LVU108
 418 001e 0023     		movs	r3, #0
 419 0020 0093     		str	r3, [sp]
 208:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 420              		.loc 1 208 5 view .LVU109
 421 0022 0C4B     		ldr	r3, .L33+4
 422 0024 1A6B     		ldr	r2, [r3, #48]
 423 0026 42F00202 		orr	r2, r2, #2
 424 002a 1A63     		str	r2, [r3, #48]
 208:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 425              		.loc 1 208 5 view .LVU110
 426 002c 1B6B     		ldr	r3, [r3, #48]
 427 002e 03F00203 		and	r3, r3, #2
 428 0032 0093     		str	r3, [sp]
 208:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 429              		.loc 1 208 5 view .LVU111
 430 0034 009B     		ldr	r3, [sp]
 431              	.LBE5:
 208:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 432              		.loc 1 208 5 view .LVU112
ARM GAS  /tmp/cchLOiOa.s 			page 13


 212:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 433              		.loc 1 212 5 view .LVU113
 212:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 434              		.loc 1 212 25 is_stmt 0 view .LVU114
 435 0036 4FF40043 		mov	r3, #32768
 436 003a 0193     		str	r3, [sp, #4]
 213:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 437              		.loc 1 213 5 is_stmt 1 view .LVU115
 213:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 438              		.loc 1 213 26 is_stmt 0 view .LVU116
 439 003c 0223     		movs	r3, #2
 440 003e 0293     		str	r3, [sp, #8]
 214:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 441              		.loc 1 214 5 is_stmt 1 view .LVU117
 215:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 442              		.loc 1 215 5 view .LVU118
 216:Core/Src/tim.c ****     HAL_GPIO_Init(NMOS_G_TIM12_PWM_GPIO_Port, &GPIO_InitStruct);
 443              		.loc 1 216 5 view .LVU119
 216:Core/Src/tim.c ****     HAL_GPIO_Init(NMOS_G_TIM12_PWM_GPIO_Port, &GPIO_InitStruct);
 444              		.loc 1 216 31 is_stmt 0 view .LVU120
 445 0040 0923     		movs	r3, #9
 446 0042 0593     		str	r3, [sp, #20]
 217:Core/Src/tim.c **** 
 447              		.loc 1 217 5 is_stmt 1 view .LVU121
 448 0044 01A9     		add	r1, sp, #4
 449 0046 0448     		ldr	r0, .L33+8
 450              	.LVL24:
 217:Core/Src/tim.c **** 
 451              		.loc 1 217 5 is_stmt 0 view .LVU122
 452 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 453              	.LVL25:
 454              		.loc 1 224 1 view .LVU123
 455 004c E4E7     		b	.L29
 456              	.L34:
 457 004e 00BF     		.align	2
 458              	.L33:
 459 0050 00180040 		.word	1073747968
 460 0054 00380240 		.word	1073887232
 461 0058 00040240 		.word	1073873920
 462              		.cfi_endproc
 463              	.LFE239:
 465              		.section	.text.MX_TIM12_Init,"ax",%progbits
 466              		.align	1
 467              		.global	MX_TIM12_Init
 468              		.syntax unified
 469              		.thumb
 470              		.thumb_func
 472              	MX_TIM12_Init:
 473              	.LFB237:
 106:Core/Src/tim.c **** 
 474              		.loc 1 106 1 is_stmt 1 view -0
 475              		.cfi_startproc
 476              		@ args = 0, pretend = 0, frame = 48
 477              		@ frame_needed = 0, uses_anonymous_args = 0
 478 0000 00B5     		push	{lr}
 479              		.cfi_def_cfa_offset 4
 480              		.cfi_offset 14, -4
ARM GAS  /tmp/cchLOiOa.s 			page 14


 481 0002 8DB0     		sub	sp, sp, #52
 482              		.cfi_def_cfa_offset 56
 112:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 483              		.loc 1 112 3 view .LVU125
 112:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 484              		.loc 1 112 26 is_stmt 0 view .LVU126
 485 0004 0023     		movs	r3, #0
 486 0006 0793     		str	r3, [sp, #28]
 487 0008 0893     		str	r3, [sp, #32]
 488 000a 0993     		str	r3, [sp, #36]
 489 000c 0A93     		str	r3, [sp, #40]
 490 000e 0B93     		str	r3, [sp, #44]
 113:Core/Src/tim.c **** 
 491              		.loc 1 113 3 is_stmt 1 view .LVU127
 113:Core/Src/tim.c **** 
 492              		.loc 1 113 22 is_stmt 0 view .LVU128
 493 0010 0093     		str	r3, [sp]
 494 0012 0193     		str	r3, [sp, #4]
 495 0014 0293     		str	r3, [sp, #8]
 496 0016 0393     		str	r3, [sp, #12]
 497 0018 0493     		str	r3, [sp, #16]
 498 001a 0593     		str	r3, [sp, #20]
 499 001c 0693     		str	r3, [sp, #24]
 118:Core/Src/tim.c ****   htim12.Init.Prescaler = 0;
 500              		.loc 1 118 3 is_stmt 1 view .LVU129
 118:Core/Src/tim.c ****   htim12.Init.Prescaler = 0;
 501              		.loc 1 118 19 is_stmt 0 view .LVU130
 502 001e 1B48     		ldr	r0, .L45
 503 0020 1B4A     		ldr	r2, .L45+4
 504 0022 0260     		str	r2, [r0]
 119:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 505              		.loc 1 119 3 is_stmt 1 view .LVU131
 119:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 506              		.loc 1 119 25 is_stmt 0 view .LVU132
 507 0024 4360     		str	r3, [r0, #4]
 120:Core/Src/tim.c ****   htim12.Init.Period = 65535;
 508              		.loc 1 120 3 is_stmt 1 view .LVU133
 120:Core/Src/tim.c ****   htim12.Init.Period = 65535;
 509              		.loc 1 120 27 is_stmt 0 view .LVU134
 510 0026 8360     		str	r3, [r0, #8]
 121:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 511              		.loc 1 121 3 is_stmt 1 view .LVU135
 121:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 512              		.loc 1 121 22 is_stmt 0 view .LVU136
 513 0028 4FF6FF72 		movw	r2, #65535
 514 002c C260     		str	r2, [r0, #12]
 122:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 515              		.loc 1 122 3 is_stmt 1 view .LVU137
 122:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 516              		.loc 1 122 29 is_stmt 0 view .LVU138
 517 002e 0361     		str	r3, [r0, #16]
 123:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 518              		.loc 1 123 3 is_stmt 1 view .LVU139
 123:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 519              		.loc 1 123 33 is_stmt 0 view .LVU140
 520 0030 8361     		str	r3, [r0, #24]
 124:Core/Src/tim.c ****   {
ARM GAS  /tmp/cchLOiOa.s 			page 15


 521              		.loc 1 124 3 is_stmt 1 view .LVU141
 124:Core/Src/tim.c ****   {
 522              		.loc 1 124 7 is_stmt 0 view .LVU142
 523 0032 FFF7FEFF 		bl	HAL_TIM_Base_Init
 524              	.LVL26:
 124:Core/Src/tim.c ****   {
 525              		.loc 1 124 6 discriminator 1 view .LVU143
 526 0036 E8B9     		cbnz	r0, .L41
 527              	.L36:
 128:Core/Src/tim.c ****   {
 528              		.loc 1 128 3 is_stmt 1 view .LVU144
 128:Core/Src/tim.c ****   {
 529              		.loc 1 128 7 is_stmt 0 view .LVU145
 530 0038 1448     		ldr	r0, .L45
 531 003a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 532              	.LVL27:
 128:Core/Src/tim.c ****   {
 533              		.loc 1 128 6 discriminator 1 view .LVU146
 534 003e E0B9     		cbnz	r0, .L42
 535              	.L37:
 132:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 536              		.loc 1 132 3 is_stmt 1 view .LVU147
 132:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 537              		.loc 1 132 26 is_stmt 0 view .LVU148
 538 0040 0023     		movs	r3, #0
 539 0042 0793     		str	r3, [sp, #28]
 133:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim12, &sSlaveConfig) != HAL_OK)
 540              		.loc 1 133 3 is_stmt 1 view .LVU149
 133:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim12, &sSlaveConfig) != HAL_OK)
 541              		.loc 1 133 29 is_stmt 0 view .LVU150
 542 0044 0893     		str	r3, [sp, #32]
 134:Core/Src/tim.c ****   {
 543              		.loc 1 134 3 is_stmt 1 view .LVU151
 134:Core/Src/tim.c ****   {
 544              		.loc 1 134 7 is_stmt 0 view .LVU152
 545 0046 07A9     		add	r1, sp, #28
 546 0048 1048     		ldr	r0, .L45
 547 004a FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 548              	.LVL28:
 134:Core/Src/tim.c ****   {
 549              		.loc 1 134 6 discriminator 1 view .LVU153
 550 004e B8B9     		cbnz	r0, .L43
 551              	.L38:
 138:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 552              		.loc 1 138 3 is_stmt 1 view .LVU154
 138:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 553              		.loc 1 138 20 is_stmt 0 view .LVU155
 554 0050 6023     		movs	r3, #96
 555 0052 0093     		str	r3, [sp]
 139:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 556              		.loc 1 139 3 is_stmt 1 view .LVU156
 139:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 557              		.loc 1 139 19 is_stmt 0 view .LVU157
 558 0054 0023     		movs	r3, #0
 559 0056 0193     		str	r3, [sp, #4]
 140:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 560              		.loc 1 140 3 is_stmt 1 view .LVU158
ARM GAS  /tmp/cchLOiOa.s 			page 16


 140:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 561              		.loc 1 140 24 is_stmt 0 view .LVU159
 562 0058 0293     		str	r3, [sp, #8]
 141:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 563              		.loc 1 141 3 is_stmt 1 view .LVU160
 141:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 564              		.loc 1 141 24 is_stmt 0 view .LVU161
 565 005a 0493     		str	r3, [sp, #16]
 142:Core/Src/tim.c ****   {
 566              		.loc 1 142 3 is_stmt 1 view .LVU162
 142:Core/Src/tim.c ****   {
 567              		.loc 1 142 7 is_stmt 0 view .LVU163
 568 005c 0422     		movs	r2, #4
 569 005e 6946     		mov	r1, sp
 570 0060 0A48     		ldr	r0, .L45
 571 0062 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 572              	.LVL29:
 142:Core/Src/tim.c ****   {
 573              		.loc 1 142 6 discriminator 1 view .LVU164
 574 0066 70B9     		cbnz	r0, .L44
 575              	.L39:
 149:Core/Src/tim.c **** 
 576              		.loc 1 149 3 is_stmt 1 view .LVU165
 577 0068 0848     		ldr	r0, .L45
 578 006a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 579              	.LVL30:
 151:Core/Src/tim.c **** 
 580              		.loc 1 151 1 is_stmt 0 view .LVU166
 581 006e 0DB0     		add	sp, sp, #52
 582              		.cfi_remember_state
 583              		.cfi_def_cfa_offset 4
 584              		@ sp needed
 585 0070 5DF804FB 		ldr	pc, [sp], #4
 586              	.L41:
 587              		.cfi_restore_state
 126:Core/Src/tim.c ****   }
 588              		.loc 1 126 5 is_stmt 1 view .LVU167
 589 0074 FFF7FEFF 		bl	Error_Handler
 590              	.LVL31:
 591 0078 DEE7     		b	.L36
 592              	.L42:
 130:Core/Src/tim.c ****   }
 593              		.loc 1 130 5 view .LVU168
 594 007a FFF7FEFF 		bl	Error_Handler
 595              	.LVL32:
 596 007e DFE7     		b	.L37
 597              	.L43:
 136:Core/Src/tim.c ****   }
 598              		.loc 1 136 5 view .LVU169
 599 0080 FFF7FEFF 		bl	Error_Handler
 600              	.LVL33:
 601 0084 E4E7     		b	.L38
 602              	.L44:
 144:Core/Src/tim.c ****   }
 603              		.loc 1 144 5 view .LVU170
 604 0086 FFF7FEFF 		bl	Error_Handler
 605              	.LVL34:
ARM GAS  /tmp/cchLOiOa.s 			page 17


 606 008a EDE7     		b	.L39
 607              	.L46:
 608              		.align	2
 609              	.L45:
 610 008c 00000000 		.word	htim12
 611 0090 00180040 		.word	1073747968
 612              		.cfi_endproc
 613              	.LFE237:
 615              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 616              		.align	1
 617              		.global	HAL_TIM_Base_MspDeInit
 618              		.syntax unified
 619              		.thumb
 620              		.thumb_func
 622              	HAL_TIM_Base_MspDeInit:
 623              	.LVL35:
 624              	.LFB240:
 225:Core/Src/tim.c **** 
 226:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 227:Core/Src/tim.c **** {
 625              		.loc 1 227 1 view -0
 626              		.cfi_startproc
 627              		@ args = 0, pretend = 0, frame = 0
 628              		@ frame_needed = 0, uses_anonymous_args = 0
 629              		.loc 1 227 1 is_stmt 0 view .LVU172
 630 0000 08B5     		push	{r3, lr}
 631              		.cfi_def_cfa_offset 8
 632              		.cfi_offset 3, -8
 633              		.cfi_offset 14, -4
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 634              		.loc 1 229 3 is_stmt 1 view .LVU173
 635              		.loc 1 229 20 is_stmt 0 view .LVU174
 636 0002 0368     		ldr	r3, [r0]
 637              		.loc 1 229 5 view .LVU175
 638 0004 B3F1804F 		cmp	r3, #1073741824
 639 0008 06D0     		beq	.L52
 230:Core/Src/tim.c ****   {
 231:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 232:Core/Src/tim.c **** 
 233:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 234:Core/Src/tim.c ****     /* Peripheral clock disable */
 235:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 238:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 239:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 240:Core/Src/tim.c **** 
 241:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 242:Core/Src/tim.c ****   }
 243:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 640              		.loc 1 243 8 is_stmt 1 view .LVU176
 641              		.loc 1 243 10 is_stmt 0 view .LVU177
 642 000a 104A     		ldr	r2, .L55
 643 000c 9342     		cmp	r3, r2
 644 000e 0CD0     		beq	.L53
 244:Core/Src/tim.c ****   {
ARM GAS  /tmp/cchLOiOa.s 			page 18


 245:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 246:Core/Src/tim.c **** 
 247:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 248:Core/Src/tim.c ****     /* Peripheral clock disable */
 249:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 250:Core/Src/tim.c **** 
 251:Core/Src/tim.c ****     /* TIM6 interrupt Deinit */
 252:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 253:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 254:Core/Src/tim.c **** 
 255:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 256:Core/Src/tim.c ****   }
 257:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM12)
 645              		.loc 1 257 8 is_stmt 1 view .LVU178
 646              		.loc 1 257 10 is_stmt 0 view .LVU179
 647 0010 0F4A     		ldr	r2, .L55+4
 648 0012 9342     		cmp	r3, r2
 649 0014 13D0     		beq	.L54
 650              	.LVL36:
 651              	.L47:
 258:Core/Src/tim.c ****   {
 259:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 0 */
 260:Core/Src/tim.c **** 
 261:Core/Src/tim.c ****   /* USER CODE END TIM12_MspDeInit 0 */
 262:Core/Src/tim.c ****     /* Peripheral clock disable */
 263:Core/Src/tim.c ****     __HAL_RCC_TIM12_CLK_DISABLE();
 264:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 265:Core/Src/tim.c **** 
 266:Core/Src/tim.c ****   /* USER CODE END TIM12_MspDeInit 1 */
 267:Core/Src/tim.c ****   }
 268:Core/Src/tim.c **** }
 652              		.loc 1 268 1 view .LVU180
 653 0016 08BD     		pop	{r3, pc}
 654              	.LVL37:
 655              	.L52:
 235:Core/Src/tim.c **** 
 656              		.loc 1 235 5 is_stmt 1 view .LVU181
 657 0018 0E4A     		ldr	r2, .L55+8
 658 001a 136C     		ldr	r3, [r2, #64]
 659 001c 23F00103 		bic	r3, r3, #1
 660 0020 1364     		str	r3, [r2, #64]
 238:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 661              		.loc 1 238 5 view .LVU182
 662 0022 1C20     		movs	r0, #28
 663              	.LVL38:
 238:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 664              		.loc 1 238 5 is_stmt 0 view .LVU183
 665 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 666              	.LVL39:
 667 0028 F5E7     		b	.L47
 668              	.LVL40:
 669              	.L53:
 249:Core/Src/tim.c **** 
 670              		.loc 1 249 5 is_stmt 1 view .LVU184
 671 002a 02F50A32 		add	r2, r2, #141312
 672 002e 136C     		ldr	r3, [r2, #64]
 673 0030 23F01003 		bic	r3, r3, #16
ARM GAS  /tmp/cchLOiOa.s 			page 19


 674 0034 1364     		str	r3, [r2, #64]
 252:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 675              		.loc 1 252 5 view .LVU185
 676 0036 3620     		movs	r0, #54
 677              	.LVL41:
 252:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 678              		.loc 1 252 5 is_stmt 0 view .LVU186
 679 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 680              	.LVL42:
 681 003c EBE7     		b	.L47
 682              	.LVL43:
 683              	.L54:
 263:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 684              		.loc 1 263 5 is_stmt 1 view .LVU187
 685 003e 02F50832 		add	r2, r2, #139264
 686 0042 136C     		ldr	r3, [r2, #64]
 687 0044 23F04003 		bic	r3, r3, #64
 688 0048 1364     		str	r3, [r2, #64]
 689              		.loc 1 268 1 is_stmt 0 view .LVU188
 690 004a E4E7     		b	.L47
 691              	.L56:
 692              		.align	2
 693              	.L55:
 694 004c 00100040 		.word	1073745920
 695 0050 00180040 		.word	1073747968
 696 0054 00380240 		.word	1073887232
 697              		.cfi_endproc
 698              	.LFE240:
 700              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 701              		.align	1
 702              		.global	HAL_TIM_PeriodElapsedCallback
 703              		.syntax unified
 704              		.thumb
 705              		.thumb_func
 707              	HAL_TIM_PeriodElapsedCallback:
 708              	.LVL44:
 709              	.LFB241:
 269:Core/Src/tim.c **** 
 270:Core/Src/tim.c **** /* USER CODE BEGIN 1 */
 271:Core/Src/tim.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 710              		.loc 1 271 61 is_stmt 1 view -0
 711              		.cfi_startproc
 712              		@ args = 0, pretend = 0, frame = 0
 713              		@ frame_needed = 0, uses_anonymous_args = 0
 714              		.loc 1 271 61 is_stmt 0 view .LVU190
 715 0000 08B5     		push	{r3, lr}
 716              		.cfi_def_cfa_offset 8
 717              		.cfi_offset 3, -8
 718              		.cfi_offset 14, -4
 272:Core/Src/tim.c ****   can_send_timebase_timerElapsed_irq(htim);
 719              		.loc 1 272 3 is_stmt 1 view .LVU191
 720 0002 FFF7FEFF 		bl	can_send_timebase_timerElapsed_irq
 721              	.LVL45:
 273:Core/Src/tim.c **** }
 722              		.loc 1 273 1 is_stmt 0 view .LVU192
 723 0006 08BD     		pop	{r3, pc}
 724              		.cfi_endproc
ARM GAS  /tmp/cchLOiOa.s 			page 20


 725              	.LFE241:
 727              		.global	htim12
 728              		.section	.bss.htim12,"aw",%nobits
 729              		.align	2
 732              	htim12:
 733 0000 00000000 		.space	72
 733      00000000 
 733      00000000 
 733      00000000 
 733      00000000 
 734              		.global	htim6
 735              		.section	.bss.htim6,"aw",%nobits
 736              		.align	2
 739              	htim6:
 740 0000 00000000 		.space	72
 740      00000000 
 740      00000000 
 740      00000000 
 740      00000000 
 741              		.global	htim2
 742              		.section	.bss.htim2,"aw",%nobits
 743              		.align	2
 746              	htim2:
 747 0000 00000000 		.space	72
 747      00000000 
 747      00000000 
 747      00000000 
 747      00000000 
 748              		.text
 749              	.Letext0:
 750              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 751              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 752              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 753              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 754              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 755              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 756              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 757              		.file 9 "Core/Inc/tim.h"
 758              		.file 10 "Core/Inc/can_send_timebase.h"
 759              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 760              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 761              		.file 13 "Core/Inc/main.h"
ARM GAS  /tmp/cchLOiOa.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
     /tmp/cchLOiOa.s:21     .text.MX_TIM2_Init:00000000 $t
     /tmp/cchLOiOa.s:27     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
     /tmp/cchLOiOa.s:134    .text.MX_TIM2_Init:0000006c $d
     /tmp/cchLOiOa.s:746    .bss.htim2:00000000 htim2
     /tmp/cchLOiOa.s:139    .text.MX_TIM6_Init:00000000 $t
     /tmp/cchLOiOa.s:145    .text.MX_TIM6_Init:00000000 MX_TIM6_Init
     /tmp/cchLOiOa.s:224    .text.MX_TIM6_Init:00000048 $d
     /tmp/cchLOiOa.s:739    .bss.htim6:00000000 htim6
     /tmp/cchLOiOa.s:230    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/cchLOiOa.s:236    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/cchLOiOa.s:363    .text.HAL_TIM_Base_MspInit:0000008c $d
     /tmp/cchLOiOa.s:370    .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/cchLOiOa.s:376    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/cchLOiOa.s:459    .text.HAL_TIM_MspPostInit:00000050 $d
     /tmp/cchLOiOa.s:466    .text.MX_TIM12_Init:00000000 $t
     /tmp/cchLOiOa.s:472    .text.MX_TIM12_Init:00000000 MX_TIM12_Init
     /tmp/cchLOiOa.s:610    .text.MX_TIM12_Init:0000008c $d
     /tmp/cchLOiOa.s:732    .bss.htim12:00000000 htim12
     /tmp/cchLOiOa.s:616    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/cchLOiOa.s:622    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/cchLOiOa.s:694    .text.HAL_TIM_Base_MspDeInit:0000004c $d
     /tmp/cchLOiOa.s:701    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
     /tmp/cchLOiOa.s:707    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
     /tmp/cchLOiOa.s:729    .bss.htim12:00000000 $d
     /tmp/cchLOiOa.s:736    .bss.htim6:00000000 $d
     /tmp/cchLOiOa.s:743    .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_SlaveConfigSynchro
HAL_TIM_PWM_ConfigChannel
HAL_NVIC_DisableIRQ
can_send_timebase_timerElapsed_irq
