

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_117_1'
================================================================
* Date:           Fri Jun  2 02:54:06 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  4.644 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.540 us|  0.540 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_117_1  |       16|       16|         2|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p = alloca i32 1"   --->   Operation 5 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %p"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11maxPooling2PA2_A2_fPA1_A1_f.exit"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_2 = load i5 %p" [DNN.cpp:117]   --->   Operation 8 'load' 'p_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.36ns)   --->   "%icmp_ln117 = icmp_eq  i5 %p_2, i5 16" [DNN.cpp:117]   --->   Operation 10 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.78ns)   --->   "%add_ln117 = add i5 %p_2, i5 1" [DNN.cpp:117]   --->   Operation 12 'add' 'add_ln117' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %.split18, void %.preheader5.preheader.exitStub" [DNN.cpp:117]   --->   Operation 13 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_2_cast = zext i5 %p_2" [DNN.cpp:117]   --->   Operation 14 'zext' 'p_2_cast' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pool2_output_0_0_addr = getelementptr i32 %pool2_output_0_0, i64 0, i64 %p_2_cast" [DNN.cpp:120]   --->   Operation 15 'getelementptr' 'pool2_output_0_0_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%pool2_output_0_0_load = load i4 %pool2_output_0_0_addr" [DNN.cpp:120]   --->   Operation 16 'load' 'pool2_output_0_0_load' <Predicate = (!icmp_ln117)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln117 = store i5 %add_ln117, i5 %p" [DNN.cpp:117]   --->   Operation 17 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [DNN.cpp:117]   --->   Operation 18 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%flatten_output_addr = getelementptr i32 %flatten_output, i64 0, i64 %p_2_cast" [DNN.cpp:117]   --->   Operation 19 'getelementptr' 'flatten_output_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (2.32ns)   --->   "%pool2_output_0_0_load = load i4 %pool2_output_0_0_addr" [DNN.cpp:120]   --->   Operation 20 'load' 'pool2_output_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 21 [1/1] (2.32ns)   --->   "%store_ln120 = store i32 %pool2_output_0_0_load, i4 %flatten_output_addr" [DNN.cpp:120]   --->   Operation 21 'store' 'store_ln120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11maxPooling2PA2_A2_fPA1_A1_f.exit"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 3.37ns
The critical path consists of the following:
	'alloca' operation ('p') [3]  (0 ns)
	'load' operation ('p', DNN.cpp:117) on local variable 'p' [7]  (0 ns)
	'add' operation ('add_ln117', DNN.cpp:117) [11]  (1.78 ns)
	'store' operation ('store_ln117', DNN.cpp:117) of variable 'add_ln117', DNN.cpp:117 on local variable 'p' [20]  (1.59 ns)

 <State 2>: 4.64ns
The critical path consists of the following:
	'load' operation ('pool2_output_0_0_load', DNN.cpp:120) on array 'pool2_output_0_0' [18]  (2.32 ns)
	'store' operation ('store_ln120', DNN.cpp:120) of variable 'pool2_output_0_0_load', DNN.cpp:120 on array 'flatten_output' [19]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
