Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3c186436ca884636b7effea9f9235698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dhsm_tb_behav xil_defaultlib.dhsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'lden' [D:/fpgawork/mmi/mmi.srcs/sources_1/new/watch_dog.v:106]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'lden' [D:/fpgawork/mmi/mmi.srcs/sources_1/new/watch_dog.v:120]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'lden' [D:/fpgawork/mmi/mmi.srcs/sources_1/new/watch_dog.v:134]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'lden' [D:/fpgawork/mmi/mmi.srcs/sources_1/new/watch_dog.v:151]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'lden' [D:/fpgawork/mmi/mmi.srcs/sources_1/new/watch_dog.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gnrl_dffr(DW=1,RV=1'b0)
Compiling module xil_defaultlib.gnrl_dfflr(DW=4,RV=4'b0)
Compiling module xil_defaultlib.gnrl_dffr(DW=16,RV=16'b0)
Compiling module xil_defaultlib.gnrl_dfflr(DW=8,RV=8'b0)
Compiling module xil_defaultlib.CRC32_D4
Compiling module xil_defaultlib.psm_top
Compiling module xil_defaultlib.gnrl_dffr(DW=24,RV=0)
Compiling module xil_defaultlib.crc_d8
Compiling module xil_defaultlib.dhsm_top
Compiling module xil_defaultlib.psm_top(PORT=1)
Compiling module xil_defaultlib.dhsm_test
Compiling module xil_defaultlib.norm_arbt
Compiling module xil_defaultlib.bus_split
Compiling module xil_defaultlib.gnrl_dfflr(DW=1,RV=1'b0)
Compiling module xil_defaultlib.gnrl_dfflr(DW=1,RV=1'b1)
Compiling module xil_defaultlib.gnrl_dfflr(DW=8,RV=8'b11110000)
Compiling module xil_defaultlib.gnrl_dfflr(DW=8,RV=8'b01)
Compiling module xil_defaultlib.gnrl_dfflr(DW=8,RV=8'b10000000)
Compiling module xil_defaultlib.gnrl_dfflr(DW=8,RV=8'b11111110)
Compiling module xil_defaultlib.gnrl_dfflr(DW=8,RV=8'b11101110)
Compiling module xil_defaultlib.gnrl_dfflr(DW=8,RV=8'b010)
Compiling module xil_defaultlib.gnrl_dfflr(DW=16,RV=16'b01010000...
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.gnrl_dfflr(DW=8,RV=8'b11000010)
Compiling module xil_defaultlib.gnrl_dfflr(DW=8,RV=8'b01001)
Compiling module xil_defaultlib.gnrl_dfflr(DW=8,RV=8'b11101000)
Compiling module xil_defaultlib.gnrl_dfflr(DW=8,RV=8'b011)
Compiling module xil_defaultlib.gnrl_dfflr(DW=16,RV=16'b0)
Compiling module xil_defaultlib.watch_dog
Compiling module xil_defaultlib.gnrl_dfflr(DW=3,RV=3'b100)
Compiling module xil_defaultlib.gnrl_dffr(DW=3,RV=3'b0)
Compiling module xil_defaultlib.esi_top
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.gnrl_dfflr(DW=5,RV=5'b01)
Compiling module xil_defaultlib.gnrl_dffr(DW=5,RV=5'b0)
Compiling module xil_defaultlib.gnrl_dfflr(DW=5,RV=5'b0)
Compiling module xil_defaultlib.mii_top
Compiling module xil_defaultlib.ffmu_default
Compiling module xil_defaultlib.ecat_top
Compiling module xil_defaultlib.dhsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dhsm_tb_behav
