// Seed: 4220169060
module module_0 (
    output wand  id_0,
    input  tri   id_1,
    output uwire id_2,
    output wor   id_3,
    input  wire  id_4
);
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input uwire id_2,
    input wire id_3,
    input wire id_4,
    input supply0 id_5,
    output tri id_6,
    output supply1 id_7,
    input tri id_8,
    output tri1 id_9,
    input supply0 id_10,
    input supply1 id_11
);
  tri id_13 = 1 != 1'b0 + id_0 & id_10;
  and (id_1, id_10, id_13, id_0, id_5, id_3, id_4);
  module_0(
      id_7, id_5, id_1, id_7, id_11
  );
endmodule
