`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Bingnan Chen (cbn990512@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: csrALU
// Tool Versions: Vivado 2017.4.1
// Description: Arithmetic and logic computation module for csr
// 
//////////////////////////////////////////////////////////////////////////////////

//  åŠŸèƒ½è¯´æ˜
    //  ç®—æ•°è¿ç®—å’Œé?»è¾‘è¿ç®—åŠŸèƒ½éƒ¨ä»¶
// è¾“å…¥
    // op1               ç¬¬ä¸€ä¸ªæ“ä½œæ•°, rs1çš„å??:å†™å…¥CSRçš„å??/è¯´æ˜CSRå“ªäº›ä½è¢«ç½®ä½
    // op2               ç¬¬äºŒä¸ªæ“ä½œæ•°, csrå€?
    // op3               ç¬¬ä¸‰ä¸ªæ“ä½?, 5ä½çš„rs1ä½ç½®å¯¹åº”çš„å??
    // csrALU_func          è¿ç®—ç±»å‹
// è¾“å‡º
    // ALU_out           è¿ç®—ç»“æœ
// å®éªŒè¦æ±‚
    // è‡ªè¡Œè®¾è®¡

`include "Parameters.v"   
module csrALU(
    input wire [31:0] op1,
    input wire [31:0] op2,
    input wire [4:0] op3,
    input wire [2:0] csrALU_func,
    output reg [31:0] ALU_out
    );
    //wire [31:0] op3_extend;
    //assign op3_extend = {27'd0, op3};
    // TODO: Complete this module
    always @ (*)
        begin
            case (csrALU_func)
                `CSRRW:     ALU_out <= op1 ;
                `CSRRS:     ALU_out <= op1 | op2;
                `CSRRC:     ALU_out <= (~op1) & op2;
                `CSRRWI:    ALU_out <= {27'd0, op3};
                `CSRRSI:    ALU_out <= op2 | {27'd0, op3};
                `CSRRCI:    ALU_out <= op2 & ~{27'd0, op3};
                default:    ALU_out <= 32'd0;
            endcase
        end
endmodule

