Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Oct 31 20:10:32 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/1029/default_mul13/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  169         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (169)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (169)
5. checking no_input_delay (25)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (169)
--------------------------
 There are 169 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src17_reg[0]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src18_reg[0]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src19_reg[0]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src21_reg[0]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src22_reg[0]/C
src22_reg[1]/C
src22_reg[2]/C
src23_reg[0]/C
src23_reg[1]/C
src24_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (169)
--------------------------------------------------
 There are 169 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src17_reg[0]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src18_reg[0]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src19_reg[0]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src21_reg[0]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src22_reg[0]/D
src22_reg[1]/D
src22_reg[2]/D
src23_reg[0]/D
src23_reg[1]/D
src24_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  195          inf        0.000                      0                  195           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           195 Endpoints
Min Delay           195 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.386ns  (logic 6.517ns (48.687%)  route 6.869ns (51.313%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT4=5 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           0.982     1.323    compressor/gpc0/O1[3]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut5_prop3/I4
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.097     1.420 r  compressor/gpc0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.420    compressor/gpc0/lut5_prop3_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[3]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.719 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     2.552    compressor/gpc67/src1[2]
    SLICE_X0Y87                                                       r  compressor/gpc67/lut4_prop1/I3
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.097     2.649 r  compressor/gpc67/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.649    compressor/gpc67/lut4_prop1_n_0
    SLICE_X0Y87                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.126 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     3.815    compressor/gpc125/src0[4]
    SLICE_X1Y86                                                       r  compressor/gpc125/lut4_prop0/I3
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.234     4.049 r  compressor/gpc125/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.049    compressor/gpc125/lut4_prop0_n_0
    SLICE_X1Y86                                                       r  compressor/gpc125/carry4_inst0/S[0]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.444 r  compressor/gpc125/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.851     5.295    compressor/gpc171/src0[4]
    SLICE_X2Y82                                                       r  compressor/gpc171/lut4_prop0/I3
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.097     5.392 r  compressor/gpc171/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.392    compressor/gpc171/lut4_prop0_n_0
    SLICE_X2Y82                                                       r  compressor/gpc171/carry4_inst0/S[0]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     5.846 r  compressor/gpc171/carry4_inst0/O[3]
                         net (fo=2, routed)           0.611     6.457    compressor/gpc208/lut6_2_inst2_0[0]
    SLICE_X5Y81                                                       r  compressor/gpc208/lut4_prop0/I3
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.222     6.679 r  compressor/gpc208/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.679    compressor/gpc208/lut4_prop0_n_0
    SLICE_X5Y81                                                       r  compressor/gpc208/carry4_inst0/S[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.074 r  compressor/gpc208/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.704     7.778    compressor/gpc243/src0[4]
    SLICE_X2Y81                                                       r  compressor/gpc243/lut4_prop0/I3
    SLICE_X2Y81          LUT4 (Prop_lut4_I3_O)        0.097     7.875 r  compressor/gpc243/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.875    compressor/gpc243/lut4_prop0_n_0
    SLICE_X2Y81                                                       r  compressor/gpc243/carry4_inst0/S[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     8.254 r  compressor/gpc243/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.520     8.774    compressor/gpc271/lut6_2_inst1/I4
    SLICE_X0Y81                                                       r  compressor/gpc271/lut6_2_inst1/LUT6/I4
    SLICE_X0Y81          LUT6 (Prop_lut6_I4_O)        0.097     8.871 r  compressor/gpc271/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     8.871    compressor/gpc271/lut6_2_inst1_n_1
    SLICE_X0Y81                                                       r  compressor/gpc271/carry4_inst0/S[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     9.303 r  compressor/gpc271/carry4_inst0/O[2]
                         net (fo=1, routed)           1.679    10.982    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.404    13.386 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.386    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.385ns  (logic 6.559ns (49.003%)  route 6.826ns (50.997%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT4=5 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           0.982     1.323    compressor/gpc0/O1[3]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut5_prop3/I4
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.097     1.420 r  compressor/gpc0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.420    compressor/gpc0/lut5_prop3_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[3]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.719 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     2.552    compressor/gpc67/src1[2]
    SLICE_X0Y87                                                       r  compressor/gpc67/lut4_prop1/I3
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.097     2.649 r  compressor/gpc67/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.649    compressor/gpc67/lut4_prop1_n_0
    SLICE_X0Y87                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.126 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     3.815    compressor/gpc125/src0[4]
    SLICE_X1Y86                                                       r  compressor/gpc125/lut4_prop0/I3
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.234     4.049 r  compressor/gpc125/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.049    compressor/gpc125/lut4_prop0_n_0
    SLICE_X1Y86                                                       r  compressor/gpc125/carry4_inst0/S[0]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.444 r  compressor/gpc125/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.851     5.295    compressor/gpc171/src0[4]
    SLICE_X2Y82                                                       r  compressor/gpc171/lut4_prop0/I3
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.097     5.392 r  compressor/gpc171/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.392    compressor/gpc171/lut4_prop0_n_0
    SLICE_X2Y82                                                       r  compressor/gpc171/carry4_inst0/S[0]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     5.846 r  compressor/gpc171/carry4_inst0/O[3]
                         net (fo=2, routed)           0.611     6.457    compressor/gpc208/lut6_2_inst2_0[0]
    SLICE_X5Y81                                                       r  compressor/gpc208/lut4_prop0/I3
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.222     6.679 r  compressor/gpc208/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.679    compressor/gpc208/lut4_prop0_n_0
    SLICE_X5Y81                                                       r  compressor/gpc208/carry4_inst0/S[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.074 r  compressor/gpc208/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.704     7.778    compressor/gpc243/src0[4]
    SLICE_X2Y81                                                       r  compressor/gpc243/lut4_prop0/I3
    SLICE_X2Y81          LUT4 (Prop_lut4_I3_O)        0.097     7.875 r  compressor/gpc243/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.875    compressor/gpc243/lut4_prop0_n_0
    SLICE_X2Y81                                                       r  compressor/gpc243/carry4_inst0/S[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     8.254 r  compressor/gpc243/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.520     8.774    compressor/gpc271/lut6_2_inst1/I4
    SLICE_X0Y81                                                       r  compressor/gpc271/lut6_2_inst1/LUT6/I4
    SLICE_X0Y81          LUT6 (Prop_lut6_I4_O)        0.097     8.871 r  compressor/gpc271/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     8.871    compressor/gpc271/lut6_2_inst1_n_1
    SLICE_X0Y81                                                       r  compressor/gpc271/carry4_inst0/S[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     9.348 r  compressor/gpc271/carry4_inst0/O[3]
                         net (fo=1, routed)           1.636    10.984    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.401    13.385 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.385    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.337ns  (logic 6.360ns (47.686%)  route 6.977ns (52.314%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT4=5 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           0.982     1.323    compressor/gpc0/O1[3]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut5_prop3/I4
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.097     1.420 r  compressor/gpc0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.420    compressor/gpc0/lut5_prop3_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[3]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.719 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     2.552    compressor/gpc67/src1[2]
    SLICE_X0Y87                                                       r  compressor/gpc67/lut4_prop1/I3
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.097     2.649 r  compressor/gpc67/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.649    compressor/gpc67/lut4_prop1_n_0
    SLICE_X0Y87                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.126 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     3.815    compressor/gpc125/src0[4]
    SLICE_X1Y86                                                       r  compressor/gpc125/lut4_prop0/I3
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.234     4.049 r  compressor/gpc125/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.049    compressor/gpc125/lut4_prop0_n_0
    SLICE_X1Y86                                                       r  compressor/gpc125/carry4_inst0/S[0]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.444 r  compressor/gpc125/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.851     5.295    compressor/gpc171/src0[4]
    SLICE_X2Y82                                                       r  compressor/gpc171/lut4_prop0/I3
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.097     5.392 r  compressor/gpc171/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.392    compressor/gpc171/lut4_prop0_n_0
    SLICE_X2Y82                                                       r  compressor/gpc171/carry4_inst0/S[0]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     5.846 r  compressor/gpc171/carry4_inst0/O[3]
                         net (fo=2, routed)           0.611     6.457    compressor/gpc208/lut6_2_inst2_0[0]
    SLICE_X5Y81                                                       r  compressor/gpc208/lut4_prop0/I3
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.222     6.679 r  compressor/gpc208/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.679    compressor/gpc208/lut4_prop0_n_0
    SLICE_X5Y81                                                       r  compressor/gpc208/carry4_inst0/S[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.074 r  compressor/gpc208/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.704     7.778    compressor/gpc243/src0[4]
    SLICE_X2Y81                                                       r  compressor/gpc243/lut4_prop0/I3
    SLICE_X2Y81          LUT4 (Prop_lut4_I3_O)        0.097     7.875 r  compressor/gpc243/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.875    compressor/gpc243/lut4_prop0_n_0
    SLICE_X2Y81                                                       r  compressor/gpc243/carry4_inst0/S[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     8.254 r  compressor/gpc243/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.520     8.774    compressor/gpc271/lut6_2_inst1/I4
    SLICE_X0Y81                                                       r  compressor/gpc271/lut6_2_inst1/LUT6/I4
    SLICE_X0Y81          LUT6 (Prop_lut6_I4_O)        0.097     8.871 r  compressor/gpc271/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     8.871    compressor/gpc271/lut6_2_inst1_n_1
    SLICE_X0Y81                                                       r  compressor/gpc271/carry4_inst0/S[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.283 r  compressor/gpc271/carry4_inst0/CO[3]
                         net (fo=1, routed)           1.787    11.070    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.267    13.337 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.337    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.120ns  (logic 6.577ns (50.133%)  route 6.542ns (49.866%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT4=6 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           0.982     1.323    compressor/gpc0/O1[3]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut5_prop3/I4
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.097     1.420 r  compressor/gpc0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.420    compressor/gpc0/lut5_prop3_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[3]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.719 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     2.552    compressor/gpc67/src1[2]
    SLICE_X0Y87                                                       r  compressor/gpc67/lut4_prop1/I3
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.097     2.649 r  compressor/gpc67/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.649    compressor/gpc67/lut4_prop1_n_0
    SLICE_X0Y87                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.126 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     3.815    compressor/gpc125/src0[4]
    SLICE_X1Y86                                                       r  compressor/gpc125/lut4_prop0/I3
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.234     4.049 r  compressor/gpc125/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.049    compressor/gpc125/lut4_prop0_n_0
    SLICE_X1Y86                                                       r  compressor/gpc125/carry4_inst0/S[0]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.444 r  compressor/gpc125/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.851     5.295    compressor/gpc171/src0[4]
    SLICE_X2Y82                                                       r  compressor/gpc171/lut4_prop0/I3
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.097     5.392 r  compressor/gpc171/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.392    compressor/gpc171/lut4_prop0_n_0
    SLICE_X2Y82                                                       r  compressor/gpc171/carry4_inst0/S[0]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     5.846 r  compressor/gpc171/carry4_inst0/O[3]
                         net (fo=2, routed)           0.611     6.457    compressor/gpc208/lut6_2_inst2_0[0]
    SLICE_X5Y81                                                       r  compressor/gpc208/lut4_prop0/I3
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.222     6.679 r  compressor/gpc208/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.679    compressor/gpc208/lut4_prop0_n_0
    SLICE_X5Y81                                                       r  compressor/gpc208/carry4_inst0/S[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.074 r  compressor/gpc208/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.704     7.778    compressor/gpc243/src0[4]
    SLICE_X2Y81                                                       r  compressor/gpc243/lut4_prop0/I3
    SLICE_X2Y81          LUT4 (Prop_lut4_I3_O)        0.097     7.875 r  compressor/gpc243/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.875    compressor/gpc243/lut4_prop0_n_0
    SLICE_X2Y81                                                       r  compressor/gpc243/carry4_inst0/S[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     8.329 r  compressor/gpc243/carry4_inst0/O[3]
                         net (fo=2, routed)           0.286     8.616    compressor/gpc271/src0[4]
    SLICE_X0Y81                                                       r  compressor/gpc271/lut4_prop0/I3
    SLICE_X0Y81          LUT4 (Prop_lut4_I3_O)        0.222     8.838 r  compressor/gpc271/lut4_prop0/O
                         net (fo=1, routed)           0.000     8.838    compressor/gpc271/lut4_prop0_n_0
    SLICE_X0Y81                                                       r  compressor/gpc271/carry4_inst0/S[0]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     9.141 r  compressor/gpc271/carry4_inst0/O[1]
                         net (fo=1, routed)           1.586    10.726    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.393    13.120 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.120    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.107ns  (logic 6.467ns (49.338%)  route 6.640ns (50.662%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT4=6 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           0.982     1.323    compressor/gpc0/O1[3]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut5_prop3/I4
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.097     1.420 r  compressor/gpc0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.420    compressor/gpc0/lut5_prop3_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[3]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.719 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     2.552    compressor/gpc67/src1[2]
    SLICE_X0Y87                                                       r  compressor/gpc67/lut4_prop1/I3
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.097     2.649 r  compressor/gpc67/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.649    compressor/gpc67/lut4_prop1_n_0
    SLICE_X0Y87                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.126 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     3.815    compressor/gpc125/src0[4]
    SLICE_X1Y86                                                       r  compressor/gpc125/lut4_prop0/I3
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.234     4.049 r  compressor/gpc125/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.049    compressor/gpc125/lut4_prop0_n_0
    SLICE_X1Y86                                                       r  compressor/gpc125/carry4_inst0/S[0]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.444 r  compressor/gpc125/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.851     5.295    compressor/gpc171/src0[4]
    SLICE_X2Y82                                                       r  compressor/gpc171/lut4_prop0/I3
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.097     5.392 r  compressor/gpc171/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.392    compressor/gpc171/lut4_prop0_n_0
    SLICE_X2Y82                                                       r  compressor/gpc171/carry4_inst0/S[0]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     5.846 r  compressor/gpc171/carry4_inst0/O[3]
                         net (fo=2, routed)           0.611     6.457    compressor/gpc208/lut6_2_inst2_0[0]
    SLICE_X5Y81                                                       r  compressor/gpc208/lut4_prop0/I3
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.222     6.679 r  compressor/gpc208/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.679    compressor/gpc208/lut4_prop0_n_0
    SLICE_X5Y81                                                       r  compressor/gpc208/carry4_inst0/S[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.074 r  compressor/gpc208/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.704     7.778    compressor/gpc243/src0[4]
    SLICE_X2Y81                                                       r  compressor/gpc243/lut4_prop0/I3
    SLICE_X2Y81          LUT4 (Prop_lut4_I3_O)        0.097     7.875 r  compressor/gpc243/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.875    compressor/gpc243/lut4_prop0_n_0
    SLICE_X2Y81                                                       r  compressor/gpc243/carry4_inst0/S[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     8.329 r  compressor/gpc243/carry4_inst0/O[3]
                         net (fo=2, routed)           0.286     8.616    compressor/gpc271/src0[4]
    SLICE_X0Y81                                                       r  compressor/gpc271/lut4_prop0/I3
    SLICE_X0Y81          LUT4 (Prop_lut4_I3_O)        0.222     8.838 r  compressor/gpc271/lut4_prop0/O
                         net (fo=1, routed)           0.000     8.838    compressor/gpc271/lut4_prop0_n_0
    SLICE_X0Y81                                                       r  compressor/gpc271/carry4_inst0/S[0]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     9.025 r  compressor/gpc271/carry4_inst0/O[0]
                         net (fo=1, routed)           1.684    10.708    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.399    13.107 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.107    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.349ns  (logic 5.999ns (48.581%)  route 6.350ns (51.419%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT4=5 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           0.982     1.323    compressor/gpc0/O1[3]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut5_prop3/I4
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.097     1.420 r  compressor/gpc0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.420    compressor/gpc0/lut5_prop3_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[3]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.719 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     2.552    compressor/gpc67/src1[2]
    SLICE_X0Y87                                                       r  compressor/gpc67/lut4_prop1/I3
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.097     2.649 r  compressor/gpc67/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.649    compressor/gpc67/lut4_prop1_n_0
    SLICE_X0Y87                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.126 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     3.815    compressor/gpc125/src0[4]
    SLICE_X1Y86                                                       r  compressor/gpc125/lut4_prop0/I3
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.234     4.049 r  compressor/gpc125/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.049    compressor/gpc125/lut4_prop0_n_0
    SLICE_X1Y86                                                       r  compressor/gpc125/carry4_inst0/S[0]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.444 r  compressor/gpc125/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.851     5.295    compressor/gpc171/src0[4]
    SLICE_X2Y82                                                       r  compressor/gpc171/lut4_prop0/I3
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.097     5.392 r  compressor/gpc171/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.392    compressor/gpc171/lut4_prop0_n_0
    SLICE_X2Y82                                                       r  compressor/gpc171/carry4_inst0/S[0]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     5.846 r  compressor/gpc171/carry4_inst0/O[3]
                         net (fo=2, routed)           0.611     6.457    compressor/gpc208/lut6_2_inst2_0[0]
    SLICE_X5Y81                                                       r  compressor/gpc208/lut4_prop0/I3
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.222     6.679 r  compressor/gpc208/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.679    compressor/gpc208/lut4_prop0_n_0
    SLICE_X5Y81                                                       r  compressor/gpc208/carry4_inst0/S[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.074 r  compressor/gpc208/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.704     7.778    compressor/gpc243/src0[4]
    SLICE_X2Y81                                                       r  compressor/gpc243/lut4_prop0/I3
    SLICE_X2Y81          LUT4 (Prop_lut4_I3_O)        0.097     7.875 r  compressor/gpc243/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.875    compressor/gpc243/lut4_prop0_n_0
    SLICE_X2Y81                                                       r  compressor/gpc243/carry4_inst0/S[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     8.281 r  compressor/gpc243/carry4_inst0/O[2]
                         net (fo=1, routed)           1.679     9.961    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.388    12.349 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.349    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.321ns  (logic 5.908ns (47.953%)  route 6.413ns (52.047%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT4=5 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           0.982     1.323    compressor/gpc0/O1[3]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut5_prop3/I4
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.097     1.420 r  compressor/gpc0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.420    compressor/gpc0/lut5_prop3_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[3]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.719 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     2.552    compressor/gpc67/src1[2]
    SLICE_X0Y87                                                       r  compressor/gpc67/lut4_prop1/I3
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.097     2.649 r  compressor/gpc67/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.649    compressor/gpc67/lut4_prop1_n_0
    SLICE_X0Y87                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.126 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     3.815    compressor/gpc125/src0[4]
    SLICE_X1Y86                                                       r  compressor/gpc125/lut4_prop0/I3
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.234     4.049 r  compressor/gpc125/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.049    compressor/gpc125/lut4_prop0_n_0
    SLICE_X1Y86                                                       r  compressor/gpc125/carry4_inst0/S[0]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.444 r  compressor/gpc125/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.851     5.295    compressor/gpc171/src0[4]
    SLICE_X2Y82                                                       r  compressor/gpc171/lut4_prop0/I3
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.097     5.392 r  compressor/gpc171/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.392    compressor/gpc171/lut4_prop0_n_0
    SLICE_X2Y82                                                       r  compressor/gpc171/carry4_inst0/S[0]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     5.846 r  compressor/gpc171/carry4_inst0/O[3]
                         net (fo=2, routed)           0.611     6.457    compressor/gpc208/lut6_2_inst2_0[0]
    SLICE_X5Y81                                                       r  compressor/gpc208/lut4_prop0/I3
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.222     6.679 r  compressor/gpc208/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.679    compressor/gpc208/lut4_prop0_n_0
    SLICE_X5Y81                                                       r  compressor/gpc208/carry4_inst0/S[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.074 r  compressor/gpc208/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.704     7.778    compressor/gpc243/src0[4]
    SLICE_X2Y81                                                       r  compressor/gpc243/lut4_prop0/I3
    SLICE_X2Y81          LUT4 (Prop_lut4_I3_O)        0.097     7.875 r  compressor/gpc243/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.875    compressor/gpc243/lut4_prop0_n_0
    SLICE_X2Y81                                                       r  compressor/gpc243/carry4_inst0/S[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     8.178 r  compressor/gpc243/carry4_inst0/O[1]
                         net (fo=1, routed)           1.742     9.921    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.400    12.321 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.321    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.316ns  (logic 5.802ns (47.107%)  route 6.514ns (52.893%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT4=5 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           0.982     1.323    compressor/gpc0/O1[3]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut5_prop3/I4
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.097     1.420 r  compressor/gpc0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.420    compressor/gpc0/lut5_prop3_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[3]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.719 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     2.552    compressor/gpc67/src1[2]
    SLICE_X0Y87                                                       r  compressor/gpc67/lut4_prop1/I3
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.097     2.649 r  compressor/gpc67/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.649    compressor/gpc67/lut4_prop1_n_0
    SLICE_X0Y87                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.126 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     3.815    compressor/gpc125/src0[4]
    SLICE_X1Y86                                                       r  compressor/gpc125/lut4_prop0/I3
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.234     4.049 r  compressor/gpc125/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.049    compressor/gpc125/lut4_prop0_n_0
    SLICE_X1Y86                                                       r  compressor/gpc125/carry4_inst0/S[0]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.444 r  compressor/gpc125/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.851     5.295    compressor/gpc171/src0[4]
    SLICE_X2Y82                                                       r  compressor/gpc171/lut4_prop0/I3
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.097     5.392 r  compressor/gpc171/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.392    compressor/gpc171/lut4_prop0_n_0
    SLICE_X2Y82                                                       r  compressor/gpc171/carry4_inst0/S[0]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     5.846 r  compressor/gpc171/carry4_inst0/O[3]
                         net (fo=2, routed)           0.611     6.457    compressor/gpc208/lut6_2_inst2_0[0]
    SLICE_X5Y81                                                       r  compressor/gpc208/lut4_prop0/I3
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.222     6.679 r  compressor/gpc208/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.679    compressor/gpc208/lut4_prop0_n_0
    SLICE_X5Y81                                                       r  compressor/gpc208/carry4_inst0/S[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.074 r  compressor/gpc208/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.704     7.778    compressor/gpc243/src0[4]
    SLICE_X2Y81                                                       r  compressor/gpc243/lut4_prop0/I3
    SLICE_X2Y81          LUT4 (Prop_lut4_I3_O)        0.097     7.875 r  compressor/gpc243/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.875    compressor/gpc243/lut4_prop0_n_0
    SLICE_X2Y81                                                       r  compressor/gpc243/carry4_inst0/S[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     8.065 r  compressor/gpc243/carry4_inst0/O[0]
                         net (fo=1, routed)           1.844     9.909    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.407    12.316 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.316    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.488ns  (logic 5.548ns (48.295%)  route 5.940ns (51.705%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT4=4 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           0.982     1.323    compressor/gpc0/O1[3]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut5_prop3/I4
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.097     1.420 r  compressor/gpc0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.420    compressor/gpc0/lut5_prop3_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[3]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.719 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     2.552    compressor/gpc67/src1[2]
    SLICE_X0Y87                                                       r  compressor/gpc67/lut4_prop1/I3
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.097     2.649 r  compressor/gpc67/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.649    compressor/gpc67/lut4_prop1_n_0
    SLICE_X0Y87                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.126 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     3.815    compressor/gpc125/src0[4]
    SLICE_X1Y86                                                       r  compressor/gpc125/lut4_prop0/I3
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.234     4.049 r  compressor/gpc125/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.049    compressor/gpc125/lut4_prop0_n_0
    SLICE_X1Y86                                                       r  compressor/gpc125/carry4_inst0/S[0]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.444 r  compressor/gpc125/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.851     5.295    compressor/gpc171/src0[4]
    SLICE_X2Y82                                                       r  compressor/gpc171/lut4_prop0/I3
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.097     5.392 r  compressor/gpc171/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.392    compressor/gpc171/lut4_prop0_n_0
    SLICE_X2Y82                                                       r  compressor/gpc171/carry4_inst0/S[0]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     5.846 r  compressor/gpc171/carry4_inst0/O[3]
                         net (fo=2, routed)           0.611     6.457    compressor/gpc208/lut6_2_inst2_0[0]
    SLICE_X5Y81                                                       r  compressor/gpc208/lut4_prop0/I3
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.222     6.679 r  compressor/gpc208/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.679    compressor/gpc208/lut4_prop0_n_0
    SLICE_X5Y81                                                       r  compressor/gpc208/carry4_inst0/S[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     7.086 r  compressor/gpc208/carry4_inst0/O[2]
                         net (fo=1, routed)           1.974     9.060    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.428    11.488 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.488    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.402ns  (logic 5.589ns (49.016%)  route 5.813ns (50.984%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT4=4 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[0]/Q
                         net (fo=5, routed)           0.982     1.323    compressor/gpc0/O1[3]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut5_prop3/I4
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.097     1.420 r  compressor/gpc0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.420    compressor/gpc0/lut5_prop3_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[3]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.719 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     2.552    compressor/gpc67/src1[2]
    SLICE_X0Y87                                                       r  compressor/gpc67/lut4_prop1/I3
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.097     2.649 r  compressor/gpc67/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.649    compressor/gpc67/lut4_prop1_n_0
    SLICE_X0Y87                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.126 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     3.815    compressor/gpc125/src0[4]
    SLICE_X1Y86                                                       r  compressor/gpc125/lut4_prop0/I3
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.234     4.049 r  compressor/gpc125/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.049    compressor/gpc125/lut4_prop0_n_0
    SLICE_X1Y86                                                       r  compressor/gpc125/carry4_inst0/S[0]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.444 r  compressor/gpc125/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.851     5.295    compressor/gpc171/src0[4]
    SLICE_X2Y82                                                       r  compressor/gpc171/lut4_prop0/I3
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.097     5.392 r  compressor/gpc171/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.392    compressor/gpc171/lut4_prop0_n_0
    SLICE_X2Y82                                                       r  compressor/gpc171/carry4_inst0/S[0]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     5.846 r  compressor/gpc171/carry4_inst0/O[3]
                         net (fo=2, routed)           0.611     6.457    compressor/gpc208/lut6_2_inst2_0[0]
    SLICE_X5Y81                                                       r  compressor/gpc208/lut4_prop0/I3
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.222     6.679 r  compressor/gpc208/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.679    compressor/gpc208/lut4_prop0_n_0
    SLICE_X5Y81                                                       r  compressor/gpc208/carry4_inst0/S[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     7.131 r  compressor/gpc208/carry4_inst0/O[3]
                         net (fo=1, routed)           1.847     8.978    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.424    11.402 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.402    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src14_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.775%)  route 0.064ns (33.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE                         0.000     0.000 r  src14_reg[9]/C
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[9]/Q
                         net (fo=5, routed)           0.064     0.192    src14[9]
    SLICE_X7Y84          FDRE                                         r  src14_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.128ns (54.235%)  route 0.108ns (45.765%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  src19_reg[1]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src19_reg[1]/Q
                         net (fo=3, routed)           0.108     0.236    src19[1]
    SLICE_X1Y84          FDRE                                         r  src19_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.014%)  route 0.113ns (46.986%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  src13_reg[9]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[9]/Q
                         net (fo=5, routed)           0.113     0.241    src13[9]
    SLICE_X5Y82          FDRE                                         r  src13_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (57.950%)  route 0.102ns (42.050%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE                         0.000     0.000 r  src10_reg[6]/C
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[6]/Q
                         net (fo=5, routed)           0.102     0.243    src10[6]
    SLICE_X5Y82          FDRE                                         r  src10_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.432%)  route 0.121ns (48.568%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE                         0.000     0.000 r  src14_reg[5]/C
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[5]/Q
                         net (fo=2, routed)           0.121     0.249    src14[5]
    SLICE_X7Y84          FDRE                                         r  src14_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.529%)  route 0.108ns (43.471%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  src13_reg[6]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src13_reg[6]/Q
                         net (fo=5, routed)           0.108     0.249    src13[6]
    SLICE_X3Y83          FDRE                                         r  src13_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.478%)  route 0.109ns (43.522%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  src8_reg[7]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src8_reg[7]/Q
                         net (fo=2, routed)           0.109     0.250    src8[7]
    SLICE_X1Y85          FDRE                                         r  src8_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.207%)  route 0.122ns (48.793%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  src17_reg[5]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src17_reg[5]/Q
                         net (fo=2, routed)           0.122     0.250    src17[5]
    SLICE_X3Y85          FDRE                                         r  src17_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.730%)  route 0.124ns (49.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  src16_reg[2]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[2]/Q
                         net (fo=5, routed)           0.124     0.252    src16[2]
    SLICE_X4Y84          FDRE                                         r  src16_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.660%)  route 0.112ns (44.340%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE                         0.000     0.000 r  src12_reg[9]/C
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[9]/Q
                         net (fo=5, routed)           0.112     0.253    src12[9]
    SLICE_X5Y83          FDRE                                         r  src12_reg[10]/D
  -------------------------------------------------------------------    -------------------





