Design a Verilog module parity_checker that computes odd and even parity of an 8-bit input using reduction operators.

Requirements

Module name: parity_checker
Input: D[7:0]
Outputs:
odd_parity (1 if the number of 1s in D is odd)
even_parity (1 if the number of 1s in D is even)

<img width="767" height="382" alt="image" src="https://github.com/user-attachments/assets/aea7d8ad-9a76-4b83-8558-236cbb11d248" />
