
toftest1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000448c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000de4  0800459c  0800459c  0000559c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005380  08005380  0000701c  2**0
                  CONTENTS
  4 .ARM          00000000  08005380  08005380  0000701c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005380  08005380  0000701c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005380  08005380  00006380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005384  08005384  00006384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  08005388  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000480  2000001c  080053a4  0000701c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000049c  080053a4  0000749c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000701c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007ed2  00000000  00000000  00007045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019b5  00000000  00000000  0000ef17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008b0  00000000  00000000  000108d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006a6  00000000  00000000  00011180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016e7e  00000000  00000000  00011826  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000af71  00000000  00000000  000286a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082b24  00000000  00000000  00033615  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b6139  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002644  00000000  00000000  000b617c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000b87c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000001c 	.word	0x2000001c
 800012c:	00000000 	.word	0x00000000
 8000130:	08004584 	.word	0x08004584

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000020 	.word	0x20000020
 800014c:	08004584 	.word	0x08004584

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__gedf2>:
 80004c8:	f04f 3cff 	mov.w	ip, #4294967295
 80004cc:	e006      	b.n	80004dc <__cmpdf2+0x4>
 80004ce:	bf00      	nop

080004d0 <__ledf2>:
 80004d0:	f04f 0c01 	mov.w	ip, #1
 80004d4:	e002      	b.n	80004dc <__cmpdf2+0x4>
 80004d6:	bf00      	nop

080004d8 <__cmpdf2>:
 80004d8:	f04f 0c01 	mov.w	ip, #1
 80004dc:	f84d cd04 	str.w	ip, [sp, #-4]!
 80004e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80004e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80004e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80004ec:	bf18      	it	ne
 80004ee:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80004f2:	d01b      	beq.n	800052c <__cmpdf2+0x54>
 80004f4:	b001      	add	sp, #4
 80004f6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80004fa:	bf0c      	ite	eq
 80004fc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000500:	ea91 0f03 	teqne	r1, r3
 8000504:	bf02      	ittt	eq
 8000506:	ea90 0f02 	teqeq	r0, r2
 800050a:	2000      	moveq	r0, #0
 800050c:	4770      	bxeq	lr
 800050e:	f110 0f00 	cmn.w	r0, #0
 8000512:	ea91 0f03 	teq	r1, r3
 8000516:	bf58      	it	pl
 8000518:	4299      	cmppl	r1, r3
 800051a:	bf08      	it	eq
 800051c:	4290      	cmpeq	r0, r2
 800051e:	bf2c      	ite	cs
 8000520:	17d8      	asrcs	r0, r3, #31
 8000522:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000526:	f040 0001 	orr.w	r0, r0, #1
 800052a:	4770      	bx	lr
 800052c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000530:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000534:	d102      	bne.n	800053c <__cmpdf2+0x64>
 8000536:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800053a:	d107      	bne.n	800054c <__cmpdf2+0x74>
 800053c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000540:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000544:	d1d6      	bne.n	80004f4 <__cmpdf2+0x1c>
 8000546:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800054a:	d0d3      	beq.n	80004f4 <__cmpdf2+0x1c>
 800054c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop

08000554 <__aeabi_cdrcmple>:
 8000554:	4684      	mov	ip, r0
 8000556:	4610      	mov	r0, r2
 8000558:	4662      	mov	r2, ip
 800055a:	468c      	mov	ip, r1
 800055c:	4619      	mov	r1, r3
 800055e:	4663      	mov	r3, ip
 8000560:	e000      	b.n	8000564 <__aeabi_cdcmpeq>
 8000562:	bf00      	nop

08000564 <__aeabi_cdcmpeq>:
 8000564:	b501      	push	{r0, lr}
 8000566:	f7ff ffb7 	bl	80004d8 <__cmpdf2>
 800056a:	2800      	cmp	r0, #0
 800056c:	bf48      	it	mi
 800056e:	f110 0f00 	cmnmi.w	r0, #0
 8000572:	bd01      	pop	{r0, pc}

08000574 <__aeabi_dcmpeq>:
 8000574:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000578:	f7ff fff4 	bl	8000564 <__aeabi_cdcmpeq>
 800057c:	bf0c      	ite	eq
 800057e:	2001      	moveq	r0, #1
 8000580:	2000      	movne	r0, #0
 8000582:	f85d fb08 	ldr.w	pc, [sp], #8
 8000586:	bf00      	nop

08000588 <__aeabi_dcmplt>:
 8000588:	f84d ed08 	str.w	lr, [sp, #-8]!
 800058c:	f7ff ffea 	bl	8000564 <__aeabi_cdcmpeq>
 8000590:	bf34      	ite	cc
 8000592:	2001      	movcc	r0, #1
 8000594:	2000      	movcs	r0, #0
 8000596:	f85d fb08 	ldr.w	pc, [sp], #8
 800059a:	bf00      	nop

0800059c <__aeabi_dcmple>:
 800059c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005a0:	f7ff ffe0 	bl	8000564 <__aeabi_cdcmpeq>
 80005a4:	bf94      	ite	ls
 80005a6:	2001      	movls	r0, #1
 80005a8:	2000      	movhi	r0, #0
 80005aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80005ae:	bf00      	nop

080005b0 <__aeabi_dcmpge>:
 80005b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b4:	f7ff ffce 	bl	8000554 <__aeabi_cdrcmple>
 80005b8:	bf94      	ite	ls
 80005ba:	2001      	movls	r0, #1
 80005bc:	2000      	movhi	r0, #0
 80005be:	f85d fb08 	ldr.w	pc, [sp], #8
 80005c2:	bf00      	nop

080005c4 <__aeabi_dcmpgt>:
 80005c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c8:	f7ff ffc4 	bl	8000554 <__aeabi_cdrcmple>
 80005cc:	bf34      	ite	cc
 80005ce:	2001      	movcc	r0, #1
 80005d0:	2000      	movcs	r0, #0
 80005d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d6:	bf00      	nop

080005d8 <__aeabi_frsub>:
 80005d8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80005dc:	e002      	b.n	80005e4 <__addsf3>
 80005de:	bf00      	nop

080005e0 <__aeabi_fsub>:
 80005e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080005e4 <__addsf3>:
 80005e4:	0042      	lsls	r2, r0, #1
 80005e6:	bf1f      	itttt	ne
 80005e8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80005ec:	ea92 0f03 	teqne	r2, r3
 80005f0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80005f4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80005f8:	d06a      	beq.n	80006d0 <__addsf3+0xec>
 80005fa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80005fe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000602:	bfc1      	itttt	gt
 8000604:	18d2      	addgt	r2, r2, r3
 8000606:	4041      	eorgt	r1, r0
 8000608:	4048      	eorgt	r0, r1
 800060a:	4041      	eorgt	r1, r0
 800060c:	bfb8      	it	lt
 800060e:	425b      	neglt	r3, r3
 8000610:	2b19      	cmp	r3, #25
 8000612:	bf88      	it	hi
 8000614:	4770      	bxhi	lr
 8000616:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800061a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800061e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000622:	bf18      	it	ne
 8000624:	4240      	negne	r0, r0
 8000626:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800062a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800062e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000632:	bf18      	it	ne
 8000634:	4249      	negne	r1, r1
 8000636:	ea92 0f03 	teq	r2, r3
 800063a:	d03f      	beq.n	80006bc <__addsf3+0xd8>
 800063c:	f1a2 0201 	sub.w	r2, r2, #1
 8000640:	fa41 fc03 	asr.w	ip, r1, r3
 8000644:	eb10 000c 	adds.w	r0, r0, ip
 8000648:	f1c3 0320 	rsb	r3, r3, #32
 800064c:	fa01 f103 	lsl.w	r1, r1, r3
 8000650:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000654:	d502      	bpl.n	800065c <__addsf3+0x78>
 8000656:	4249      	negs	r1, r1
 8000658:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800065c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000660:	d313      	bcc.n	800068a <__addsf3+0xa6>
 8000662:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000666:	d306      	bcc.n	8000676 <__addsf3+0x92>
 8000668:	0840      	lsrs	r0, r0, #1
 800066a:	ea4f 0131 	mov.w	r1, r1, rrx
 800066e:	f102 0201 	add.w	r2, r2, #1
 8000672:	2afe      	cmp	r2, #254	@ 0xfe
 8000674:	d251      	bcs.n	800071a <__addsf3+0x136>
 8000676:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 800067a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800067e:	bf08      	it	eq
 8000680:	f020 0001 	biceq.w	r0, r0, #1
 8000684:	ea40 0003 	orr.w	r0, r0, r3
 8000688:	4770      	bx	lr
 800068a:	0049      	lsls	r1, r1, #1
 800068c:	eb40 0000 	adc.w	r0, r0, r0
 8000690:	3a01      	subs	r2, #1
 8000692:	bf28      	it	cs
 8000694:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000698:	d2ed      	bcs.n	8000676 <__addsf3+0x92>
 800069a:	fab0 fc80 	clz	ip, r0
 800069e:	f1ac 0c08 	sub.w	ip, ip, #8
 80006a2:	ebb2 020c 	subs.w	r2, r2, ip
 80006a6:	fa00 f00c 	lsl.w	r0, r0, ip
 80006aa:	bfaa      	itet	ge
 80006ac:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80006b0:	4252      	neglt	r2, r2
 80006b2:	4318      	orrge	r0, r3
 80006b4:	bfbc      	itt	lt
 80006b6:	40d0      	lsrlt	r0, r2
 80006b8:	4318      	orrlt	r0, r3
 80006ba:	4770      	bx	lr
 80006bc:	f092 0f00 	teq	r2, #0
 80006c0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80006c4:	bf06      	itte	eq
 80006c6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80006ca:	3201      	addeq	r2, #1
 80006cc:	3b01      	subne	r3, #1
 80006ce:	e7b5      	b.n	800063c <__addsf3+0x58>
 80006d0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006d4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80006d8:	bf18      	it	ne
 80006da:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80006de:	d021      	beq.n	8000724 <__addsf3+0x140>
 80006e0:	ea92 0f03 	teq	r2, r3
 80006e4:	d004      	beq.n	80006f0 <__addsf3+0x10c>
 80006e6:	f092 0f00 	teq	r2, #0
 80006ea:	bf08      	it	eq
 80006ec:	4608      	moveq	r0, r1
 80006ee:	4770      	bx	lr
 80006f0:	ea90 0f01 	teq	r0, r1
 80006f4:	bf1c      	itt	ne
 80006f6:	2000      	movne	r0, #0
 80006f8:	4770      	bxne	lr
 80006fa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80006fe:	d104      	bne.n	800070a <__addsf3+0x126>
 8000700:	0040      	lsls	r0, r0, #1
 8000702:	bf28      	it	cs
 8000704:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000708:	4770      	bx	lr
 800070a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800070e:	bf3c      	itt	cc
 8000710:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000714:	4770      	bxcc	lr
 8000716:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800071a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800071e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000722:	4770      	bx	lr
 8000724:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000728:	bf16      	itet	ne
 800072a:	4608      	movne	r0, r1
 800072c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000730:	4601      	movne	r1, r0
 8000732:	0242      	lsls	r2, r0, #9
 8000734:	bf06      	itte	eq
 8000736:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800073a:	ea90 0f01 	teqeq	r0, r1
 800073e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000742:	4770      	bx	lr

08000744 <__aeabi_ui2f>:
 8000744:	f04f 0300 	mov.w	r3, #0
 8000748:	e004      	b.n	8000754 <__aeabi_i2f+0x8>
 800074a:	bf00      	nop

0800074c <__aeabi_i2f>:
 800074c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000750:	bf48      	it	mi
 8000752:	4240      	negmi	r0, r0
 8000754:	ea5f 0c00 	movs.w	ip, r0
 8000758:	bf08      	it	eq
 800075a:	4770      	bxeq	lr
 800075c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000760:	4601      	mov	r1, r0
 8000762:	f04f 0000 	mov.w	r0, #0
 8000766:	e01c      	b.n	80007a2 <__aeabi_l2f+0x2a>

08000768 <__aeabi_ul2f>:
 8000768:	ea50 0201 	orrs.w	r2, r0, r1
 800076c:	bf08      	it	eq
 800076e:	4770      	bxeq	lr
 8000770:	f04f 0300 	mov.w	r3, #0
 8000774:	e00a      	b.n	800078c <__aeabi_l2f+0x14>
 8000776:	bf00      	nop

08000778 <__aeabi_l2f>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000784:	d502      	bpl.n	800078c <__aeabi_l2f+0x14>
 8000786:	4240      	negs	r0, r0
 8000788:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800078c:	ea5f 0c01 	movs.w	ip, r1
 8000790:	bf02      	ittt	eq
 8000792:	4684      	moveq	ip, r0
 8000794:	4601      	moveq	r1, r0
 8000796:	2000      	moveq	r0, #0
 8000798:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 800079c:	bf08      	it	eq
 800079e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80007a2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80007a6:	fabc f28c 	clz	r2, ip
 80007aa:	3a08      	subs	r2, #8
 80007ac:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80007b0:	db10      	blt.n	80007d4 <__aeabi_l2f+0x5c>
 80007b2:	fa01 fc02 	lsl.w	ip, r1, r2
 80007b6:	4463      	add	r3, ip
 80007b8:	fa00 fc02 	lsl.w	ip, r0, r2
 80007bc:	f1c2 0220 	rsb	r2, r2, #32
 80007c0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80007c4:	fa20 f202 	lsr.w	r2, r0, r2
 80007c8:	eb43 0002 	adc.w	r0, r3, r2
 80007cc:	bf08      	it	eq
 80007ce:	f020 0001 	biceq.w	r0, r0, #1
 80007d2:	4770      	bx	lr
 80007d4:	f102 0220 	add.w	r2, r2, #32
 80007d8:	fa01 fc02 	lsl.w	ip, r1, r2
 80007dc:	f1c2 0220 	rsb	r2, r2, #32
 80007e0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80007e4:	fa21 f202 	lsr.w	r2, r1, r2
 80007e8:	eb43 0002 	adc.w	r0, r3, r2
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80007f2:	4770      	bx	lr

080007f4 <__aeabi_fmul>:
 80007f4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007f8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80007fc:	bf1e      	ittt	ne
 80007fe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000802:	ea92 0f0c 	teqne	r2, ip
 8000806:	ea93 0f0c 	teqne	r3, ip
 800080a:	d06f      	beq.n	80008ec <__aeabi_fmul+0xf8>
 800080c:	441a      	add	r2, r3
 800080e:	ea80 0c01 	eor.w	ip, r0, r1
 8000812:	0240      	lsls	r0, r0, #9
 8000814:	bf18      	it	ne
 8000816:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800081a:	d01e      	beq.n	800085a <__aeabi_fmul+0x66>
 800081c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000820:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000824:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000828:	fba0 3101 	umull	r3, r1, r0, r1
 800082c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000830:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000834:	bf3e      	ittt	cc
 8000836:	0049      	lslcc	r1, r1, #1
 8000838:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800083c:	005b      	lslcc	r3, r3, #1
 800083e:	ea40 0001 	orr.w	r0, r0, r1
 8000842:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000846:	2afd      	cmp	r2, #253	@ 0xfd
 8000848:	d81d      	bhi.n	8000886 <__aeabi_fmul+0x92>
 800084a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800084e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000852:	bf08      	it	eq
 8000854:	f020 0001 	biceq.w	r0, r0, #1
 8000858:	4770      	bx	lr
 800085a:	f090 0f00 	teq	r0, #0
 800085e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000862:	bf08      	it	eq
 8000864:	0249      	lsleq	r1, r1, #9
 8000866:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800086a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800086e:	3a7f      	subs	r2, #127	@ 0x7f
 8000870:	bfc2      	ittt	gt
 8000872:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000876:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800087a:	4770      	bxgt	lr
 800087c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000880:	f04f 0300 	mov.w	r3, #0
 8000884:	3a01      	subs	r2, #1
 8000886:	dc5d      	bgt.n	8000944 <__aeabi_fmul+0x150>
 8000888:	f112 0f19 	cmn.w	r2, #25
 800088c:	bfdc      	itt	le
 800088e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000892:	4770      	bxle	lr
 8000894:	f1c2 0200 	rsb	r2, r2, #0
 8000898:	0041      	lsls	r1, r0, #1
 800089a:	fa21 f102 	lsr.w	r1, r1, r2
 800089e:	f1c2 0220 	rsb	r2, r2, #32
 80008a2:	fa00 fc02 	lsl.w	ip, r0, r2
 80008a6:	ea5f 0031 	movs.w	r0, r1, rrx
 80008aa:	f140 0000 	adc.w	r0, r0, #0
 80008ae:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80008b2:	bf08      	it	eq
 80008b4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80008b8:	4770      	bx	lr
 80008ba:	f092 0f00 	teq	r2, #0
 80008be:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80008c2:	bf02      	ittt	eq
 80008c4:	0040      	lsleq	r0, r0, #1
 80008c6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80008ca:	3a01      	subeq	r2, #1
 80008cc:	d0f9      	beq.n	80008c2 <__aeabi_fmul+0xce>
 80008ce:	ea40 000c 	orr.w	r0, r0, ip
 80008d2:	f093 0f00 	teq	r3, #0
 80008d6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80008da:	bf02      	ittt	eq
 80008dc:	0049      	lsleq	r1, r1, #1
 80008de:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80008e2:	3b01      	subeq	r3, #1
 80008e4:	d0f9      	beq.n	80008da <__aeabi_fmul+0xe6>
 80008e6:	ea41 010c 	orr.w	r1, r1, ip
 80008ea:	e78f      	b.n	800080c <__aeabi_fmul+0x18>
 80008ec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80008f0:	ea92 0f0c 	teq	r2, ip
 80008f4:	bf18      	it	ne
 80008f6:	ea93 0f0c 	teqne	r3, ip
 80008fa:	d00a      	beq.n	8000912 <__aeabi_fmul+0x11e>
 80008fc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000900:	bf18      	it	ne
 8000902:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000906:	d1d8      	bne.n	80008ba <__aeabi_fmul+0xc6>
 8000908:	ea80 0001 	eor.w	r0, r0, r1
 800090c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000910:	4770      	bx	lr
 8000912:	f090 0f00 	teq	r0, #0
 8000916:	bf17      	itett	ne
 8000918:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 800091c:	4608      	moveq	r0, r1
 800091e:	f091 0f00 	teqne	r1, #0
 8000922:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000926:	d014      	beq.n	8000952 <__aeabi_fmul+0x15e>
 8000928:	ea92 0f0c 	teq	r2, ip
 800092c:	d101      	bne.n	8000932 <__aeabi_fmul+0x13e>
 800092e:	0242      	lsls	r2, r0, #9
 8000930:	d10f      	bne.n	8000952 <__aeabi_fmul+0x15e>
 8000932:	ea93 0f0c 	teq	r3, ip
 8000936:	d103      	bne.n	8000940 <__aeabi_fmul+0x14c>
 8000938:	024b      	lsls	r3, r1, #9
 800093a:	bf18      	it	ne
 800093c:	4608      	movne	r0, r1
 800093e:	d108      	bne.n	8000952 <__aeabi_fmul+0x15e>
 8000940:	ea80 0001 	eor.w	r0, r0, r1
 8000944:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000948:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800094c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000950:	4770      	bx	lr
 8000952:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000956:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 800095a:	4770      	bx	lr

0800095c <__aeabi_fdiv>:
 800095c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000960:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000964:	bf1e      	ittt	ne
 8000966:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800096a:	ea92 0f0c 	teqne	r2, ip
 800096e:	ea93 0f0c 	teqne	r3, ip
 8000972:	d069      	beq.n	8000a48 <__aeabi_fdiv+0xec>
 8000974:	eba2 0203 	sub.w	r2, r2, r3
 8000978:	ea80 0c01 	eor.w	ip, r0, r1
 800097c:	0249      	lsls	r1, r1, #9
 800097e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000982:	d037      	beq.n	80009f4 <__aeabi_fdiv+0x98>
 8000984:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000988:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 800098c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000990:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000994:	428b      	cmp	r3, r1
 8000996:	bf38      	it	cc
 8000998:	005b      	lslcc	r3, r3, #1
 800099a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 800099e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 80009a2:	428b      	cmp	r3, r1
 80009a4:	bf24      	itt	cs
 80009a6:	1a5b      	subcs	r3, r3, r1
 80009a8:	ea40 000c 	orrcs.w	r0, r0, ip
 80009ac:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80009b0:	bf24      	itt	cs
 80009b2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80009b6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009ba:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80009be:	bf24      	itt	cs
 80009c0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80009c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009c8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80009cc:	bf24      	itt	cs
 80009ce:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80009d2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009d6:	011b      	lsls	r3, r3, #4
 80009d8:	bf18      	it	ne
 80009da:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80009de:	d1e0      	bne.n	80009a2 <__aeabi_fdiv+0x46>
 80009e0:	2afd      	cmp	r2, #253	@ 0xfd
 80009e2:	f63f af50 	bhi.w	8000886 <__aeabi_fmul+0x92>
 80009e6:	428b      	cmp	r3, r1
 80009e8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009ec:	bf08      	it	eq
 80009ee:	f020 0001 	biceq.w	r0, r0, #1
 80009f2:	4770      	bx	lr
 80009f4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80009f8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80009fc:	327f      	adds	r2, #127	@ 0x7f
 80009fe:	bfc2      	ittt	gt
 8000a00:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000a04:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a08:	4770      	bxgt	lr
 8000a0a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a0e:	f04f 0300 	mov.w	r3, #0
 8000a12:	3a01      	subs	r2, #1
 8000a14:	e737      	b.n	8000886 <__aeabi_fmul+0x92>
 8000a16:	f092 0f00 	teq	r2, #0
 8000a1a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000a1e:	bf02      	ittt	eq
 8000a20:	0040      	lsleq	r0, r0, #1
 8000a22:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000a26:	3a01      	subeq	r2, #1
 8000a28:	d0f9      	beq.n	8000a1e <__aeabi_fdiv+0xc2>
 8000a2a:	ea40 000c 	orr.w	r0, r0, ip
 8000a2e:	f093 0f00 	teq	r3, #0
 8000a32:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a36:	bf02      	ittt	eq
 8000a38:	0049      	lsleq	r1, r1, #1
 8000a3a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000a3e:	3b01      	subeq	r3, #1
 8000a40:	d0f9      	beq.n	8000a36 <__aeabi_fdiv+0xda>
 8000a42:	ea41 010c 	orr.w	r1, r1, ip
 8000a46:	e795      	b.n	8000974 <__aeabi_fdiv+0x18>
 8000a48:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a4c:	ea92 0f0c 	teq	r2, ip
 8000a50:	d108      	bne.n	8000a64 <__aeabi_fdiv+0x108>
 8000a52:	0242      	lsls	r2, r0, #9
 8000a54:	f47f af7d 	bne.w	8000952 <__aeabi_fmul+0x15e>
 8000a58:	ea93 0f0c 	teq	r3, ip
 8000a5c:	f47f af70 	bne.w	8000940 <__aeabi_fmul+0x14c>
 8000a60:	4608      	mov	r0, r1
 8000a62:	e776      	b.n	8000952 <__aeabi_fmul+0x15e>
 8000a64:	ea93 0f0c 	teq	r3, ip
 8000a68:	d104      	bne.n	8000a74 <__aeabi_fdiv+0x118>
 8000a6a:	024b      	lsls	r3, r1, #9
 8000a6c:	f43f af4c 	beq.w	8000908 <__aeabi_fmul+0x114>
 8000a70:	4608      	mov	r0, r1
 8000a72:	e76e      	b.n	8000952 <__aeabi_fmul+0x15e>
 8000a74:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000a78:	bf18      	it	ne
 8000a7a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000a7e:	d1ca      	bne.n	8000a16 <__aeabi_fdiv+0xba>
 8000a80:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000a84:	f47f af5c 	bne.w	8000940 <__aeabi_fmul+0x14c>
 8000a88:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000a8c:	f47f af3c 	bne.w	8000908 <__aeabi_fmul+0x114>
 8000a90:	e75f      	b.n	8000952 <__aeabi_fmul+0x15e>
 8000a92:	bf00      	nop

08000a94 <__gesf2>:
 8000a94:	f04f 3cff 	mov.w	ip, #4294967295
 8000a98:	e006      	b.n	8000aa8 <__cmpsf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__lesf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	e002      	b.n	8000aa8 <__cmpsf2+0x4>
 8000aa2:	bf00      	nop

08000aa4 <__cmpsf2>:
 8000aa4:	f04f 0c01 	mov.w	ip, #1
 8000aa8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aac:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ab0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ab4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ab8:	bf18      	it	ne
 8000aba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abe:	d011      	beq.n	8000ae4 <__cmpsf2+0x40>
 8000ac0:	b001      	add	sp, #4
 8000ac2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ac6:	bf18      	it	ne
 8000ac8:	ea90 0f01 	teqne	r0, r1
 8000acc:	bf58      	it	pl
 8000ace:	ebb2 0003 	subspl.w	r0, r2, r3
 8000ad2:	bf88      	it	hi
 8000ad4:	17c8      	asrhi	r0, r1, #31
 8000ad6:	bf38      	it	cc
 8000ad8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000adc:	bf18      	it	ne
 8000ade:	f040 0001 	orrne.w	r0, r0, #1
 8000ae2:	4770      	bx	lr
 8000ae4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ae8:	d102      	bne.n	8000af0 <__cmpsf2+0x4c>
 8000aea:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000aee:	d105      	bne.n	8000afc <__cmpsf2+0x58>
 8000af0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000af4:	d1e4      	bne.n	8000ac0 <__cmpsf2+0x1c>
 8000af6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000afa:	d0e1      	beq.n	8000ac0 <__cmpsf2+0x1c>
 8000afc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <__aeabi_cfrcmple>:
 8000b04:	4684      	mov	ip, r0
 8000b06:	4608      	mov	r0, r1
 8000b08:	4661      	mov	r1, ip
 8000b0a:	e7ff      	b.n	8000b0c <__aeabi_cfcmpeq>

08000b0c <__aeabi_cfcmpeq>:
 8000b0c:	b50f      	push	{r0, r1, r2, r3, lr}
 8000b0e:	f7ff ffc9 	bl	8000aa4 <__cmpsf2>
 8000b12:	2800      	cmp	r0, #0
 8000b14:	bf48      	it	mi
 8000b16:	f110 0f00 	cmnmi.w	r0, #0
 8000b1a:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000b1c <__aeabi_fcmpeq>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff fff4 	bl	8000b0c <__aeabi_cfcmpeq>
 8000b24:	bf0c      	ite	eq
 8000b26:	2001      	moveq	r0, #1
 8000b28:	2000      	movne	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fcmplt>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffea 	bl	8000b0c <__aeabi_cfcmpeq>
 8000b38:	bf34      	ite	cc
 8000b3a:	2001      	movcc	r0, #1
 8000b3c:	2000      	movcs	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_fcmple>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffe0 	bl	8000b0c <__aeabi_cfcmpeq>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_fcmpge>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffd2 	bl	8000b04 <__aeabi_cfrcmple>
 8000b60:	bf94      	ite	ls
 8000b62:	2001      	movls	r0, #1
 8000b64:	2000      	movhi	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_fcmpgt>:
 8000b6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b70:	f7ff ffc8 	bl	8000b04 <__aeabi_cfrcmple>
 8000b74:	bf34      	ite	cc
 8000b76:	2001      	movcc	r0, #1
 8000b78:	2000      	movcs	r0, #0
 8000b7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7e:	bf00      	nop

08000b80 <__aeabi_f2iz>:
 8000b80:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b84:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000b88:	d30f      	bcc.n	8000baa <__aeabi_f2iz+0x2a>
 8000b8a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000b8e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000b92:	d90d      	bls.n	8000bb0 <__aeabi_f2iz+0x30>
 8000b94:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000b98:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b9c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ba0:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba4:	bf18      	it	ne
 8000ba6:	4240      	negne	r0, r0
 8000ba8:	4770      	bx	lr
 8000baa:	f04f 0000 	mov.w	r0, #0
 8000bae:	4770      	bx	lr
 8000bb0:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000bb4:	d101      	bne.n	8000bba <__aeabi_f2iz+0x3a>
 8000bb6:	0242      	lsls	r2, r0, #9
 8000bb8:	d105      	bne.n	8000bc6 <__aeabi_f2iz+0x46>
 8000bba:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000bbe:	bf08      	it	eq
 8000bc0:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bc4:	4770      	bx	lr
 8000bc6:	f04f 0000 	mov.w	r0, #0
 8000bca:	4770      	bx	lr

08000bcc <__aeabi_f2uiz>:
 8000bcc:	0042      	lsls	r2, r0, #1
 8000bce:	d20e      	bcs.n	8000bee <__aeabi_f2uiz+0x22>
 8000bd0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000bd4:	d30b      	bcc.n	8000bee <__aeabi_f2uiz+0x22>
 8000bd6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000bda:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000bde:	d409      	bmi.n	8000bf4 <__aeabi_f2uiz+0x28>
 8000be0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000be4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be8:	fa23 f002 	lsr.w	r0, r3, r2
 8000bec:	4770      	bx	lr
 8000bee:	f04f 0000 	mov.w	r0, #0
 8000bf2:	4770      	bx	lr
 8000bf4:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000bf8:	d101      	bne.n	8000bfe <__aeabi_f2uiz+0x32>
 8000bfa:	0242      	lsls	r2, r0, #9
 8000bfc:	d102      	bne.n	8000c04 <__aeabi_f2uiz+0x38>
 8000bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8000c02:	4770      	bx	lr
 8000c04:	f04f 0000 	mov.w	r0, #0
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop

08000c0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b086      	sub	sp, #24
 8000c10:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c12:	f000 f9f9 	bl	8001008 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c16:	f000 f89d 	bl	8000d54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c1a:	f000 f905 	bl	8000e28 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000c1e:	f000 f8d5 	bl	8000dcc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  // Initialize ToF Sensor

  SSD1306_Init();
 8000c22:	f003 f965 	bl	8003ef0 <SSD1306_Init>
//        SSD1306_Stopscroll();
//        SSD1306_Clear();

  // Initialize the display first
  // Before init(true)
  SSD1306_GotoXY(0, 30);
 8000c26:	211e      	movs	r1, #30
 8000c28:	2000      	movs	r0, #0
 8000c2a:	f003 fac9 	bl	80041c0 <SSD1306_GotoXY>
  SSD1306_Puts("Initializing", &Font_11x18, 1);
 8000c2e:	2201      	movs	r2, #1
 8000c30:	4940      	ldr	r1, [pc, #256]	@ (8000d34 <main+0x128>)
 8000c32:	4841      	ldr	r0, [pc, #260]	@ (8000d38 <main+0x12c>)
 8000c34:	f003 fb58 	bl	80042e8 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 8000c38:	f003 fa1e 	bl	8004078 <SSD1306_UpdateScreen>
  HAL_Delay(500);
 8000c3c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000c40:	f000 fa44 	bl	80010cc <HAL_Delay>

  if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000c44:	483d      	ldr	r0, [pc, #244]	@ (8000d3c <main+0x130>)
 8000c46:	f000 fccd 	bl	80015e4 <HAL_I2C_Init>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d011      	beq.n	8000c74 <main+0x68>
      SSD1306_GotoXY(0, 30);
 8000c50:	211e      	movs	r1, #30
 8000c52:	2000      	movs	r0, #0
 8000c54:	f003 fab4 	bl	80041c0 <SSD1306_GotoXY>
      SSD1306_Puts("Failed", &Font_11x18, 1);
 8000c58:	2201      	movs	r2, #1
 8000c5a:	4936      	ldr	r1, [pc, #216]	@ (8000d34 <main+0x128>)
 8000c5c:	4838      	ldr	r0, [pc, #224]	@ (8000d40 <main+0x134>)
 8000c5e:	f003 fb43 	bl	80042e8 <SSD1306_Puts>
      SSD1306_UpdateScreen();
 8000c62:	f003 fa09 	bl	8004078 <SSD1306_UpdateScreen>
      HAL_Delay(2000);
 8000c66:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000c6a:	f000 fa2f 	bl	80010cc <HAL_Delay>
      Error_Handler();
 8000c6e:	f000 f8fd 	bl	8000e6c <Error_Handler>
 8000c72:	e00e      	b.n	8000c92 <main+0x86>
  } else {
      SSD1306_GotoXY(0, 30);
 8000c74:	211e      	movs	r1, #30
 8000c76:	2000      	movs	r0, #0
 8000c78:	f003 faa2 	bl	80041c0 <SSD1306_GotoXY>
      SSD1306_Puts("Success", &Font_11x18, 1);
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	492d      	ldr	r1, [pc, #180]	@ (8000d34 <main+0x128>)
 8000c80:	4830      	ldr	r0, [pc, #192]	@ (8000d44 <main+0x138>)
 8000c82:	f003 fb31 	bl	80042e8 <SSD1306_Puts>
      HAL_Delay(2000);
 8000c86:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000c8a:	f000 fa1f 	bl	80010cc <HAL_Delay>
      SSD1306_UpdateScreen();
 8000c8e:	f003 f9f3 	bl	8004078 <SSD1306_UpdateScreen>
  }


  if (!init(true)) {
 8000c92:	2001      	movs	r0, #1
 8000c94:	f002 fb28 	bl	80032e8 <init>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d110      	bne.n	8000cc0 <main+0xb4>
      SSD1306_GotoXY(0, 30);
 8000c9e:	211e      	movs	r1, #30
 8000ca0:	2000      	movs	r0, #0
 8000ca2:	f003 fa8d 	bl	80041c0 <SSD1306_GotoXY>
      SSD1306_Puts("Failed2", &Font_11x18, 1);
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	4922      	ldr	r1, [pc, #136]	@ (8000d34 <main+0x128>)
 8000caa:	4827      	ldr	r0, [pc, #156]	@ (8000d48 <main+0x13c>)
 8000cac:	f003 fb1c 	bl	80042e8 <SSD1306_Puts>
      SSD1306_UpdateScreen();
 8000cb0:	f003 f9e2 	bl	8004078 <SSD1306_UpdateScreen>
      HAL_Delay(2000);
 8000cb4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000cb8:	f000 fa08 	bl	80010cc <HAL_Delay>
      Error_Handler();  // Will halt the program here
 8000cbc:	f000 f8d6 	bl	8000e6c <Error_Handler>
  }

  SSD1306_GotoXY(0, 30);
 8000cc0:	211e      	movs	r1, #30
 8000cc2:	2000      	movs	r0, #0
 8000cc4:	f003 fa7c 	bl	80041c0 <SSD1306_GotoXY>
  SSD1306_Puts("Initialized", &Font_11x18, 1);
 8000cc8:	2201      	movs	r2, #1
 8000cca:	491a      	ldr	r1, [pc, #104]	@ (8000d34 <main+0x128>)
 8000ccc:	481f      	ldr	r0, [pc, #124]	@ (8000d4c <main+0x140>)
 8000cce:	f003 fb0b 	bl	80042e8 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 8000cd2:	f003 f9d1 	bl	8004078 <SSD1306_UpdateScreen>
  HAL_Delay(1000);
 8000cd6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000cda:	f000 f9f7 	bl	80010cc <HAL_Delay>
  SSD1306_Clear();
 8000cde:	f003 fb28 	bl	8004332 <SSD1306_Clear>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  distance = readRangeSingleMillimeters();
 8000ce2:	f002 fed5 	bl	8003a90 <readRangeSingleMillimeters>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	82fb      	strh	r3, [r7, #22]
	  distance_cm = distance / 10;
 8000cea:	8afb      	ldrh	r3, [r7, #22]
 8000cec:	4a18      	ldr	r2, [pc, #96]	@ (8000d50 <main+0x144>)
 8000cee:	fba2 2303 	umull	r2, r3, r2, r3
 8000cf2:	08db      	lsrs	r3, r3, #3
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff fd28 	bl	800074c <__aeabi_i2f>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	613b      	str	r3, [r7, #16]
	  itoa(distance_cm, buffer, 10);
 8000d00:	6938      	ldr	r0, [r7, #16]
 8000d02:	f7ff ff3d 	bl	8000b80 <__aeabi_f2iz>
 8000d06:	463b      	mov	r3, r7
 8000d08:	220a      	movs	r2, #10
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	f003 fbca 	bl	80044a4 <itoa>
	  //ssd1306_Fill(SSD1306_COLOR_BLACK); // Clear screen
	  //ssd1306_SetCursor(10, 10);         // Set cursor position
//	  ssd1306_WriteString(buffer, SSD1306_FONT_11x18,1); // Display text
	  SSD1306_GotoXY (37, 40);
 8000d10:	2128      	movs	r1, #40	@ 0x28
 8000d12:	2025      	movs	r0, #37	@ 0x25
 8000d14:	f003 fa54 	bl	80041c0 <SSD1306_GotoXY>
	  SSD1306_Puts (buffer, &Font_11x18, 1);
 8000d18:	463b      	mov	r3, r7
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	4905      	ldr	r1, [pc, #20]	@ (8000d34 <main+0x128>)
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f003 fae2 	bl	80042e8 <SSD1306_Puts>
	  SSD1306_UpdateScreen();         // Update OLED
 8000d24:	f003 f9a8 	bl	8004078 <SSD1306_UpdateScreen>

	  HAL_Delay(200); // Delay to prevent excessive updates
 8000d28:	20c8      	movs	r0, #200	@ 0xc8
 8000d2a:	f000 f9cf 	bl	80010cc <HAL_Delay>
	  distance = readRangeSingleMillimeters();
 8000d2e:	bf00      	nop
 8000d30:	e7d7      	b.n	8000ce2 <main+0xd6>
 8000d32:	bf00      	nop
 8000d34:	20000014 	.word	0x20000014
 8000d38:	0800459c 	.word	0x0800459c
 8000d3c:	20000038 	.word	0x20000038
 8000d40:	080045ac 	.word	0x080045ac
 8000d44:	080045b4 	.word	0x080045b4
 8000d48:	080045bc 	.word	0x080045bc
 8000d4c:	080045c4 	.word	0x080045c4
 8000d50:	cccccccd 	.word	0xcccccccd

08000d54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b090      	sub	sp, #64	@ 0x40
 8000d58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d5a:	f107 0318 	add.w	r3, r7, #24
 8000d5e:	2228      	movs	r2, #40	@ 0x28
 8000d60:	2100      	movs	r1, #0
 8000d62:	4618      	mov	r0, r3
 8000d64:	f003 fbe2 	bl	800452c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d68:	1d3b      	adds	r3, r7, #4
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	605a      	str	r2, [r3, #4]
 8000d70:	609a      	str	r2, [r3, #8]
 8000d72:	60da      	str	r2, [r3, #12]
 8000d74:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d76:	2302      	movs	r3, #2
 8000d78:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d7e:	2310      	movs	r3, #16
 8000d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d82:	2300      	movs	r3, #0
 8000d84:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d86:	f107 0318 	add.w	r3, r7, #24
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f001 fd8c 	bl	80028a8 <HAL_RCC_OscConfig>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000d96:	f000 f869 	bl	8000e6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d9a:	230f      	movs	r3, #15
 8000d9c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000da2:	2300      	movs	r3, #0
 8000da4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000da6:	2300      	movs	r3, #0
 8000da8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000daa:	2300      	movs	r3, #0
 8000dac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000dae:	1d3b      	adds	r3, r7, #4
 8000db0:	2100      	movs	r1, #0
 8000db2:	4618      	mov	r0, r3
 8000db4:	f001 fffa 	bl	8002dac <HAL_RCC_ClockConfig>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000dbe:	f000 f855 	bl	8000e6c <Error_Handler>
  }
}
 8000dc2:	bf00      	nop
 8000dc4:	3740      	adds	r7, #64	@ 0x40
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
	...

08000dcc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000dd0:	4b12      	ldr	r3, [pc, #72]	@ (8000e1c <MX_I2C1_Init+0x50>)
 8000dd2:	4a13      	ldr	r2, [pc, #76]	@ (8000e20 <MX_I2C1_Init+0x54>)
 8000dd4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000dd6:	4b11      	ldr	r3, [pc, #68]	@ (8000e1c <MX_I2C1_Init+0x50>)
 8000dd8:	4a12      	ldr	r2, [pc, #72]	@ (8000e24 <MX_I2C1_Init+0x58>)
 8000dda:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ddc:	4b0f      	ldr	r3, [pc, #60]	@ (8000e1c <MX_I2C1_Init+0x50>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000de2:	4b0e      	ldr	r3, [pc, #56]	@ (8000e1c <MX_I2C1_Init+0x50>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000de8:	4b0c      	ldr	r3, [pc, #48]	@ (8000e1c <MX_I2C1_Init+0x50>)
 8000dea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000dee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000df0:	4b0a      	ldr	r3, [pc, #40]	@ (8000e1c <MX_I2C1_Init+0x50>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000df6:	4b09      	ldr	r3, [pc, #36]	@ (8000e1c <MX_I2C1_Init+0x50>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000dfc:	4b07      	ldr	r3, [pc, #28]	@ (8000e1c <MX_I2C1_Init+0x50>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e02:	4b06      	ldr	r3, [pc, #24]	@ (8000e1c <MX_I2C1_Init+0x50>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e08:	4804      	ldr	r0, [pc, #16]	@ (8000e1c <MX_I2C1_Init+0x50>)
 8000e0a:	f000 fbeb 	bl	80015e4 <HAL_I2C_Init>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d001      	beq.n	8000e18 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e14:	f000 f82a 	bl	8000e6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e18:	bf00      	nop
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	20000038 	.word	0x20000038
 8000e20:	40005400 	.word	0x40005400
 8000e24:	00061a80 	.word	0x00061a80

08000e28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e68 <MX_GPIO_Init+0x40>)
 8000e30:	699b      	ldr	r3, [r3, #24]
 8000e32:	4a0d      	ldr	r2, [pc, #52]	@ (8000e68 <MX_GPIO_Init+0x40>)
 8000e34:	f043 0304 	orr.w	r3, r3, #4
 8000e38:	6193      	str	r3, [r2, #24]
 8000e3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e68 <MX_GPIO_Init+0x40>)
 8000e3c:	699b      	ldr	r3, [r3, #24]
 8000e3e:	f003 0304 	and.w	r3, r3, #4
 8000e42:	607b      	str	r3, [r7, #4]
 8000e44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e46:	4b08      	ldr	r3, [pc, #32]	@ (8000e68 <MX_GPIO_Init+0x40>)
 8000e48:	699b      	ldr	r3, [r3, #24]
 8000e4a:	4a07      	ldr	r2, [pc, #28]	@ (8000e68 <MX_GPIO_Init+0x40>)
 8000e4c:	f043 0308 	orr.w	r3, r3, #8
 8000e50:	6193      	str	r3, [r2, #24]
 8000e52:	4b05      	ldr	r3, [pc, #20]	@ (8000e68 <MX_GPIO_Init+0x40>)
 8000e54:	699b      	ldr	r3, [r3, #24]
 8000e56:	f003 0308 	and.w	r3, r3, #8
 8000e5a:	603b      	str	r3, [r7, #0]
 8000e5c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e5e:	bf00      	nop
 8000e60:	370c      	adds	r7, #12
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bc80      	pop	{r7}
 8000e66:	4770      	bx	lr
 8000e68:	40021000 	.word	0x40021000

08000e6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e70:	b672      	cpsid	i
}
 8000e72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e74:	bf00      	nop
 8000e76:	e7fd      	b.n	8000e74 <Error_Handler+0x8>

08000e78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b085      	sub	sp, #20
 8000e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e7e:	4b15      	ldr	r3, [pc, #84]	@ (8000ed4 <HAL_MspInit+0x5c>)
 8000e80:	699b      	ldr	r3, [r3, #24]
 8000e82:	4a14      	ldr	r2, [pc, #80]	@ (8000ed4 <HAL_MspInit+0x5c>)
 8000e84:	f043 0301 	orr.w	r3, r3, #1
 8000e88:	6193      	str	r3, [r2, #24]
 8000e8a:	4b12      	ldr	r3, [pc, #72]	@ (8000ed4 <HAL_MspInit+0x5c>)
 8000e8c:	699b      	ldr	r3, [r3, #24]
 8000e8e:	f003 0301 	and.w	r3, r3, #1
 8000e92:	60bb      	str	r3, [r7, #8]
 8000e94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e96:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed4 <HAL_MspInit+0x5c>)
 8000e98:	69db      	ldr	r3, [r3, #28]
 8000e9a:	4a0e      	ldr	r2, [pc, #56]	@ (8000ed4 <HAL_MspInit+0x5c>)
 8000e9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ea0:	61d3      	str	r3, [r2, #28]
 8000ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed4 <HAL_MspInit+0x5c>)
 8000ea4:	69db      	ldr	r3, [r3, #28]
 8000ea6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eaa:	607b      	str	r3, [r7, #4]
 8000eac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000eae:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed8 <HAL_MspInit+0x60>)
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	60fb      	str	r3, [r7, #12]
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000eba:	60fb      	str	r3, [r7, #12]
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	4a04      	ldr	r2, [pc, #16]	@ (8000ed8 <HAL_MspInit+0x60>)
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	3714      	adds	r7, #20
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bc80      	pop	{r7}
 8000ed2:	4770      	bx	lr
 8000ed4:	40021000 	.word	0x40021000
 8000ed8:	40010000 	.word	0x40010000

08000edc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b088      	sub	sp, #32
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee4:	f107 0310 	add.w	r3, r7, #16
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	605a      	str	r2, [r3, #4]
 8000eee:	609a      	str	r2, [r3, #8]
 8000ef0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4a15      	ldr	r2, [pc, #84]	@ (8000f4c <HAL_I2C_MspInit+0x70>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d123      	bne.n	8000f44 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000efc:	4b14      	ldr	r3, [pc, #80]	@ (8000f50 <HAL_I2C_MspInit+0x74>)
 8000efe:	699b      	ldr	r3, [r3, #24]
 8000f00:	4a13      	ldr	r2, [pc, #76]	@ (8000f50 <HAL_I2C_MspInit+0x74>)
 8000f02:	f043 0308 	orr.w	r3, r3, #8
 8000f06:	6193      	str	r3, [r2, #24]
 8000f08:	4b11      	ldr	r3, [pc, #68]	@ (8000f50 <HAL_I2C_MspInit+0x74>)
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	f003 0308 	and.w	r3, r3, #8
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f14:	23c0      	movs	r3, #192	@ 0xc0
 8000f16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f18:	2312      	movs	r3, #18
 8000f1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f20:	f107 0310 	add.w	r3, r7, #16
 8000f24:	4619      	mov	r1, r3
 8000f26:	480b      	ldr	r0, [pc, #44]	@ (8000f54 <HAL_I2C_MspInit+0x78>)
 8000f28:	f000 f9d8 	bl	80012dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f2c:	4b08      	ldr	r3, [pc, #32]	@ (8000f50 <HAL_I2C_MspInit+0x74>)
 8000f2e:	69db      	ldr	r3, [r3, #28]
 8000f30:	4a07      	ldr	r2, [pc, #28]	@ (8000f50 <HAL_I2C_MspInit+0x74>)
 8000f32:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f36:	61d3      	str	r3, [r2, #28]
 8000f38:	4b05      	ldr	r3, [pc, #20]	@ (8000f50 <HAL_I2C_MspInit+0x74>)
 8000f3a:	69db      	ldr	r3, [r3, #28]
 8000f3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f40:	60bb      	str	r3, [r7, #8]
 8000f42:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000f44:	bf00      	nop
 8000f46:	3720      	adds	r7, #32
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	40005400 	.word	0x40005400
 8000f50:	40021000 	.word	0x40021000
 8000f54:	40010c00 	.word	0x40010c00

08000f58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f5c:	bf00      	nop
 8000f5e:	e7fd      	b.n	8000f5c <NMI_Handler+0x4>

08000f60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f64:	bf00      	nop
 8000f66:	e7fd      	b.n	8000f64 <HardFault_Handler+0x4>

08000f68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f6c:	bf00      	nop
 8000f6e:	e7fd      	b.n	8000f6c <MemManage_Handler+0x4>

08000f70 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f74:	bf00      	nop
 8000f76:	e7fd      	b.n	8000f74 <BusFault_Handler+0x4>

08000f78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f7c:	bf00      	nop
 8000f7e:	e7fd      	b.n	8000f7c <UsageFault_Handler+0x4>

08000f80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f84:	bf00      	nop
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bc80      	pop	{r7}
 8000f8a:	4770      	bx	lr

08000f8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f90:	bf00      	nop
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bc80      	pop	{r7}
 8000f96:	4770      	bx	lr

08000f98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f9c:	bf00      	nop
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bc80      	pop	{r7}
 8000fa2:	4770      	bx	lr

08000fa4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fa8:	f000 f874 	bl	8001094 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fb4:	bf00      	nop
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bc80      	pop	{r7}
 8000fba:	4770      	bx	lr

08000fbc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000fbc:	f7ff fff8 	bl	8000fb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fc0:	480b      	ldr	r0, [pc, #44]	@ (8000ff0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000fc2:	490c      	ldr	r1, [pc, #48]	@ (8000ff4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000fc4:	4a0c      	ldr	r2, [pc, #48]	@ (8000ff8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000fc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fc8:	e002      	b.n	8000fd0 <LoopCopyDataInit>

08000fca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fce:	3304      	adds	r3, #4

08000fd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fd4:	d3f9      	bcc.n	8000fca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fd6:	4a09      	ldr	r2, [pc, #36]	@ (8000ffc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000fd8:	4c09      	ldr	r4, [pc, #36]	@ (8001000 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000fda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fdc:	e001      	b.n	8000fe2 <LoopFillZerobss>

08000fde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fe0:	3204      	adds	r2, #4

08000fe2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fe2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fe4:	d3fb      	bcc.n	8000fde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fe6:	f003 faa9 	bl	800453c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fea:	f7ff fe0f 	bl	8000c0c <main>
  bx lr
 8000fee:	4770      	bx	lr
  ldr r0, =_sdata
 8000ff0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ff4:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8000ff8:	08005388 	.word	0x08005388
  ldr r2, =_sbss
 8000ffc:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8001000:	2000049c 	.word	0x2000049c

08001004 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001004:	e7fe      	b.n	8001004 <ADC1_2_IRQHandler>
	...

08001008 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800100c:	4b08      	ldr	r3, [pc, #32]	@ (8001030 <HAL_Init+0x28>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a07      	ldr	r2, [pc, #28]	@ (8001030 <HAL_Init+0x28>)
 8001012:	f043 0310 	orr.w	r3, r3, #16
 8001016:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001018:	2003      	movs	r0, #3
 800101a:	f000 f92b 	bl	8001274 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800101e:	200f      	movs	r0, #15
 8001020:	f000 f808 	bl	8001034 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001024:	f7ff ff28 	bl	8000e78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001028:	2300      	movs	r3, #0
}
 800102a:	4618      	mov	r0, r3
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40022000 	.word	0x40022000

08001034 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800103c:	4b12      	ldr	r3, [pc, #72]	@ (8001088 <HAL_InitTick+0x54>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	4b12      	ldr	r3, [pc, #72]	@ (800108c <HAL_InitTick+0x58>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	4619      	mov	r1, r3
 8001046:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800104a:	fbb3 f3f1 	udiv	r3, r3, r1
 800104e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001052:	4618      	mov	r0, r3
 8001054:	f000 f935 	bl	80012c2 <HAL_SYSTICK_Config>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e00e      	b.n	8001080 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2b0f      	cmp	r3, #15
 8001066:	d80a      	bhi.n	800107e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001068:	2200      	movs	r2, #0
 800106a:	6879      	ldr	r1, [r7, #4]
 800106c:	f04f 30ff 	mov.w	r0, #4294967295
 8001070:	f000 f90b 	bl	800128a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001074:	4a06      	ldr	r2, [pc, #24]	@ (8001090 <HAL_InitTick+0x5c>)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800107a:	2300      	movs	r3, #0
 800107c:	e000      	b.n	8001080 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
}
 8001080:	4618      	mov	r0, r3
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	20000008 	.word	0x20000008
 800108c:	20000010 	.word	0x20000010
 8001090:	2000000c 	.word	0x2000000c

08001094 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001098:	4b05      	ldr	r3, [pc, #20]	@ (80010b0 <HAL_IncTick+0x1c>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	461a      	mov	r2, r3
 800109e:	4b05      	ldr	r3, [pc, #20]	@ (80010b4 <HAL_IncTick+0x20>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4413      	add	r3, r2
 80010a4:	4a03      	ldr	r2, [pc, #12]	@ (80010b4 <HAL_IncTick+0x20>)
 80010a6:	6013      	str	r3, [r2, #0]
}
 80010a8:	bf00      	nop
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bc80      	pop	{r7}
 80010ae:	4770      	bx	lr
 80010b0:	20000010 	.word	0x20000010
 80010b4:	2000008c 	.word	0x2000008c

080010b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  return uwTick;
 80010bc:	4b02      	ldr	r3, [pc, #8]	@ (80010c8 <HAL_GetTick+0x10>)
 80010be:	681b      	ldr	r3, [r3, #0]
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bc80      	pop	{r7}
 80010c6:	4770      	bx	lr
 80010c8:	2000008c 	.word	0x2000008c

080010cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010d4:	f7ff fff0 	bl	80010b8 <HAL_GetTick>
 80010d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010e4:	d005      	beq.n	80010f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001110 <HAL_Delay+0x44>)
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	461a      	mov	r2, r3
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	4413      	add	r3, r2
 80010f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010f2:	bf00      	nop
 80010f4:	f7ff ffe0 	bl	80010b8 <HAL_GetTick>
 80010f8:	4602      	mov	r2, r0
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	68fa      	ldr	r2, [r7, #12]
 8001100:	429a      	cmp	r2, r3
 8001102:	d8f7      	bhi.n	80010f4 <HAL_Delay+0x28>
  {
  }
}
 8001104:	bf00      	nop
 8001106:	bf00      	nop
 8001108:	3710      	adds	r7, #16
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	20000010 	.word	0x20000010

08001114 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001114:	b480      	push	{r7}
 8001116:	b085      	sub	sp, #20
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	f003 0307 	and.w	r3, r3, #7
 8001122:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001124:	4b0c      	ldr	r3, [pc, #48]	@ (8001158 <__NVIC_SetPriorityGrouping+0x44>)
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800112a:	68ba      	ldr	r2, [r7, #8]
 800112c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001130:	4013      	ands	r3, r2
 8001132:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800113c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001140:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001144:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001146:	4a04      	ldr	r2, [pc, #16]	@ (8001158 <__NVIC_SetPriorityGrouping+0x44>)
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	60d3      	str	r3, [r2, #12]
}
 800114c:	bf00      	nop
 800114e:	3714      	adds	r7, #20
 8001150:	46bd      	mov	sp, r7
 8001152:	bc80      	pop	{r7}
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	e000ed00 	.word	0xe000ed00

0800115c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001160:	4b04      	ldr	r3, [pc, #16]	@ (8001174 <__NVIC_GetPriorityGrouping+0x18>)
 8001162:	68db      	ldr	r3, [r3, #12]
 8001164:	0a1b      	lsrs	r3, r3, #8
 8001166:	f003 0307 	and.w	r3, r3, #7
}
 800116a:	4618      	mov	r0, r3
 800116c:	46bd      	mov	sp, r7
 800116e:	bc80      	pop	{r7}
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	6039      	str	r1, [r7, #0]
 8001182:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001184:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001188:	2b00      	cmp	r3, #0
 800118a:	db0a      	blt.n	80011a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	b2da      	uxtb	r2, r3
 8001190:	490c      	ldr	r1, [pc, #48]	@ (80011c4 <__NVIC_SetPriority+0x4c>)
 8001192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001196:	0112      	lsls	r2, r2, #4
 8001198:	b2d2      	uxtb	r2, r2
 800119a:	440b      	add	r3, r1
 800119c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011a0:	e00a      	b.n	80011b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	b2da      	uxtb	r2, r3
 80011a6:	4908      	ldr	r1, [pc, #32]	@ (80011c8 <__NVIC_SetPriority+0x50>)
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	f003 030f 	and.w	r3, r3, #15
 80011ae:	3b04      	subs	r3, #4
 80011b0:	0112      	lsls	r2, r2, #4
 80011b2:	b2d2      	uxtb	r2, r2
 80011b4:	440b      	add	r3, r1
 80011b6:	761a      	strb	r2, [r3, #24]
}
 80011b8:	bf00      	nop
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	bc80      	pop	{r7}
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	e000e100 	.word	0xe000e100
 80011c8:	e000ed00 	.word	0xe000ed00

080011cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b089      	sub	sp, #36	@ 0x24
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	60b9      	str	r1, [r7, #8]
 80011d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	f003 0307 	and.w	r3, r3, #7
 80011de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	f1c3 0307 	rsb	r3, r3, #7
 80011e6:	2b04      	cmp	r3, #4
 80011e8:	bf28      	it	cs
 80011ea:	2304      	movcs	r3, #4
 80011ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	3304      	adds	r3, #4
 80011f2:	2b06      	cmp	r3, #6
 80011f4:	d902      	bls.n	80011fc <NVIC_EncodePriority+0x30>
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	3b03      	subs	r3, #3
 80011fa:	e000      	b.n	80011fe <NVIC_EncodePriority+0x32>
 80011fc:	2300      	movs	r3, #0
 80011fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001200:	f04f 32ff 	mov.w	r2, #4294967295
 8001204:	69bb      	ldr	r3, [r7, #24]
 8001206:	fa02 f303 	lsl.w	r3, r2, r3
 800120a:	43da      	mvns	r2, r3
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	401a      	ands	r2, r3
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001214:	f04f 31ff 	mov.w	r1, #4294967295
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	fa01 f303 	lsl.w	r3, r1, r3
 800121e:	43d9      	mvns	r1, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001224:	4313      	orrs	r3, r2
         );
}
 8001226:	4618      	mov	r0, r3
 8001228:	3724      	adds	r7, #36	@ 0x24
 800122a:	46bd      	mov	sp, r7
 800122c:	bc80      	pop	{r7}
 800122e:	4770      	bx	lr

08001230 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	3b01      	subs	r3, #1
 800123c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001240:	d301      	bcc.n	8001246 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001242:	2301      	movs	r3, #1
 8001244:	e00f      	b.n	8001266 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001246:	4a0a      	ldr	r2, [pc, #40]	@ (8001270 <SysTick_Config+0x40>)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	3b01      	subs	r3, #1
 800124c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800124e:	210f      	movs	r1, #15
 8001250:	f04f 30ff 	mov.w	r0, #4294967295
 8001254:	f7ff ff90 	bl	8001178 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001258:	4b05      	ldr	r3, [pc, #20]	@ (8001270 <SysTick_Config+0x40>)
 800125a:	2200      	movs	r2, #0
 800125c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800125e:	4b04      	ldr	r3, [pc, #16]	@ (8001270 <SysTick_Config+0x40>)
 8001260:	2207      	movs	r2, #7
 8001262:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	e000e010 	.word	0xe000e010

08001274 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff ff49 	bl	8001114 <__NVIC_SetPriorityGrouping>
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}

0800128a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800128a:	b580      	push	{r7, lr}
 800128c:	b086      	sub	sp, #24
 800128e:	af00      	add	r7, sp, #0
 8001290:	4603      	mov	r3, r0
 8001292:	60b9      	str	r1, [r7, #8]
 8001294:	607a      	str	r2, [r7, #4]
 8001296:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001298:	2300      	movs	r3, #0
 800129a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800129c:	f7ff ff5e 	bl	800115c <__NVIC_GetPriorityGrouping>
 80012a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	68b9      	ldr	r1, [r7, #8]
 80012a6:	6978      	ldr	r0, [r7, #20]
 80012a8:	f7ff ff90 	bl	80011cc <NVIC_EncodePriority>
 80012ac:	4602      	mov	r2, r0
 80012ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012b2:	4611      	mov	r1, r2
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff ff5f 	bl	8001178 <__NVIC_SetPriority>
}
 80012ba:	bf00      	nop
 80012bc:	3718      	adds	r7, #24
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	b082      	sub	sp, #8
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff ffb0 	bl	8001230 <SysTick_Config>
 80012d0:	4603      	mov	r3, r0
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3708      	adds	r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
	...

080012dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012dc:	b480      	push	{r7}
 80012de:	b08b      	sub	sp, #44	@ 0x2c
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012e6:	2300      	movs	r3, #0
 80012e8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80012ea:	2300      	movs	r3, #0
 80012ec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012ee:	e169      	b.n	80015c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80012f0:	2201      	movs	r2, #1
 80012f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012f4:	fa02 f303 	lsl.w	r3, r2, r3
 80012f8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	69fa      	ldr	r2, [r7, #28]
 8001300:	4013      	ands	r3, r2
 8001302:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001304:	69ba      	ldr	r2, [r7, #24]
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	429a      	cmp	r2, r3
 800130a:	f040 8158 	bne.w	80015be <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	4a9a      	ldr	r2, [pc, #616]	@ (800157c <HAL_GPIO_Init+0x2a0>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d05e      	beq.n	80013d6 <HAL_GPIO_Init+0xfa>
 8001318:	4a98      	ldr	r2, [pc, #608]	@ (800157c <HAL_GPIO_Init+0x2a0>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d875      	bhi.n	800140a <HAL_GPIO_Init+0x12e>
 800131e:	4a98      	ldr	r2, [pc, #608]	@ (8001580 <HAL_GPIO_Init+0x2a4>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d058      	beq.n	80013d6 <HAL_GPIO_Init+0xfa>
 8001324:	4a96      	ldr	r2, [pc, #600]	@ (8001580 <HAL_GPIO_Init+0x2a4>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d86f      	bhi.n	800140a <HAL_GPIO_Init+0x12e>
 800132a:	4a96      	ldr	r2, [pc, #600]	@ (8001584 <HAL_GPIO_Init+0x2a8>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d052      	beq.n	80013d6 <HAL_GPIO_Init+0xfa>
 8001330:	4a94      	ldr	r2, [pc, #592]	@ (8001584 <HAL_GPIO_Init+0x2a8>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d869      	bhi.n	800140a <HAL_GPIO_Init+0x12e>
 8001336:	4a94      	ldr	r2, [pc, #592]	@ (8001588 <HAL_GPIO_Init+0x2ac>)
 8001338:	4293      	cmp	r3, r2
 800133a:	d04c      	beq.n	80013d6 <HAL_GPIO_Init+0xfa>
 800133c:	4a92      	ldr	r2, [pc, #584]	@ (8001588 <HAL_GPIO_Init+0x2ac>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d863      	bhi.n	800140a <HAL_GPIO_Init+0x12e>
 8001342:	4a92      	ldr	r2, [pc, #584]	@ (800158c <HAL_GPIO_Init+0x2b0>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d046      	beq.n	80013d6 <HAL_GPIO_Init+0xfa>
 8001348:	4a90      	ldr	r2, [pc, #576]	@ (800158c <HAL_GPIO_Init+0x2b0>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d85d      	bhi.n	800140a <HAL_GPIO_Init+0x12e>
 800134e:	2b12      	cmp	r3, #18
 8001350:	d82a      	bhi.n	80013a8 <HAL_GPIO_Init+0xcc>
 8001352:	2b12      	cmp	r3, #18
 8001354:	d859      	bhi.n	800140a <HAL_GPIO_Init+0x12e>
 8001356:	a201      	add	r2, pc, #4	@ (adr r2, 800135c <HAL_GPIO_Init+0x80>)
 8001358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800135c:	080013d7 	.word	0x080013d7
 8001360:	080013b1 	.word	0x080013b1
 8001364:	080013c3 	.word	0x080013c3
 8001368:	08001405 	.word	0x08001405
 800136c:	0800140b 	.word	0x0800140b
 8001370:	0800140b 	.word	0x0800140b
 8001374:	0800140b 	.word	0x0800140b
 8001378:	0800140b 	.word	0x0800140b
 800137c:	0800140b 	.word	0x0800140b
 8001380:	0800140b 	.word	0x0800140b
 8001384:	0800140b 	.word	0x0800140b
 8001388:	0800140b 	.word	0x0800140b
 800138c:	0800140b 	.word	0x0800140b
 8001390:	0800140b 	.word	0x0800140b
 8001394:	0800140b 	.word	0x0800140b
 8001398:	0800140b 	.word	0x0800140b
 800139c:	0800140b 	.word	0x0800140b
 80013a0:	080013b9 	.word	0x080013b9
 80013a4:	080013cd 	.word	0x080013cd
 80013a8:	4a79      	ldr	r2, [pc, #484]	@ (8001590 <HAL_GPIO_Init+0x2b4>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d013      	beq.n	80013d6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013ae:	e02c      	b.n	800140a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	623b      	str	r3, [r7, #32]
          break;
 80013b6:	e029      	b.n	800140c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	68db      	ldr	r3, [r3, #12]
 80013bc:	3304      	adds	r3, #4
 80013be:	623b      	str	r3, [r7, #32]
          break;
 80013c0:	e024      	b.n	800140c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	3308      	adds	r3, #8
 80013c8:	623b      	str	r3, [r7, #32]
          break;
 80013ca:	e01f      	b.n	800140c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	330c      	adds	r3, #12
 80013d2:	623b      	str	r3, [r7, #32]
          break;
 80013d4:	e01a      	b.n	800140c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d102      	bne.n	80013e4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80013de:	2304      	movs	r3, #4
 80013e0:	623b      	str	r3, [r7, #32]
          break;
 80013e2:	e013      	b.n	800140c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d105      	bne.n	80013f8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013ec:	2308      	movs	r3, #8
 80013ee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	69fa      	ldr	r2, [r7, #28]
 80013f4:	611a      	str	r2, [r3, #16]
          break;
 80013f6:	e009      	b.n	800140c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013f8:	2308      	movs	r3, #8
 80013fa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	69fa      	ldr	r2, [r7, #28]
 8001400:	615a      	str	r2, [r3, #20]
          break;
 8001402:	e003      	b.n	800140c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001404:	2300      	movs	r3, #0
 8001406:	623b      	str	r3, [r7, #32]
          break;
 8001408:	e000      	b.n	800140c <HAL_GPIO_Init+0x130>
          break;
 800140a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	2bff      	cmp	r3, #255	@ 0xff
 8001410:	d801      	bhi.n	8001416 <HAL_GPIO_Init+0x13a>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	e001      	b.n	800141a <HAL_GPIO_Init+0x13e>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	3304      	adds	r3, #4
 800141a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800141c:	69bb      	ldr	r3, [r7, #24]
 800141e:	2bff      	cmp	r3, #255	@ 0xff
 8001420:	d802      	bhi.n	8001428 <HAL_GPIO_Init+0x14c>
 8001422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	e002      	b.n	800142e <HAL_GPIO_Init+0x152>
 8001428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800142a:	3b08      	subs	r3, #8
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	210f      	movs	r1, #15
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	fa01 f303 	lsl.w	r3, r1, r3
 800143c:	43db      	mvns	r3, r3
 800143e:	401a      	ands	r2, r3
 8001440:	6a39      	ldr	r1, [r7, #32]
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	fa01 f303 	lsl.w	r3, r1, r3
 8001448:	431a      	orrs	r2, r3
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001456:	2b00      	cmp	r3, #0
 8001458:	f000 80b1 	beq.w	80015be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800145c:	4b4d      	ldr	r3, [pc, #308]	@ (8001594 <HAL_GPIO_Init+0x2b8>)
 800145e:	699b      	ldr	r3, [r3, #24]
 8001460:	4a4c      	ldr	r2, [pc, #304]	@ (8001594 <HAL_GPIO_Init+0x2b8>)
 8001462:	f043 0301 	orr.w	r3, r3, #1
 8001466:	6193      	str	r3, [r2, #24]
 8001468:	4b4a      	ldr	r3, [pc, #296]	@ (8001594 <HAL_GPIO_Init+0x2b8>)
 800146a:	699b      	ldr	r3, [r3, #24]
 800146c:	f003 0301 	and.w	r3, r3, #1
 8001470:	60bb      	str	r3, [r7, #8]
 8001472:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001474:	4a48      	ldr	r2, [pc, #288]	@ (8001598 <HAL_GPIO_Init+0x2bc>)
 8001476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001478:	089b      	lsrs	r3, r3, #2
 800147a:	3302      	adds	r3, #2
 800147c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001480:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001484:	f003 0303 	and.w	r3, r3, #3
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	220f      	movs	r2, #15
 800148c:	fa02 f303 	lsl.w	r3, r2, r3
 8001490:	43db      	mvns	r3, r3
 8001492:	68fa      	ldr	r2, [r7, #12]
 8001494:	4013      	ands	r3, r2
 8001496:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	4a40      	ldr	r2, [pc, #256]	@ (800159c <HAL_GPIO_Init+0x2c0>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d013      	beq.n	80014c8 <HAL_GPIO_Init+0x1ec>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	4a3f      	ldr	r2, [pc, #252]	@ (80015a0 <HAL_GPIO_Init+0x2c4>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d00d      	beq.n	80014c4 <HAL_GPIO_Init+0x1e8>
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	4a3e      	ldr	r2, [pc, #248]	@ (80015a4 <HAL_GPIO_Init+0x2c8>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d007      	beq.n	80014c0 <HAL_GPIO_Init+0x1e4>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4a3d      	ldr	r2, [pc, #244]	@ (80015a8 <HAL_GPIO_Init+0x2cc>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d101      	bne.n	80014bc <HAL_GPIO_Init+0x1e0>
 80014b8:	2303      	movs	r3, #3
 80014ba:	e006      	b.n	80014ca <HAL_GPIO_Init+0x1ee>
 80014bc:	2304      	movs	r3, #4
 80014be:	e004      	b.n	80014ca <HAL_GPIO_Init+0x1ee>
 80014c0:	2302      	movs	r3, #2
 80014c2:	e002      	b.n	80014ca <HAL_GPIO_Init+0x1ee>
 80014c4:	2301      	movs	r3, #1
 80014c6:	e000      	b.n	80014ca <HAL_GPIO_Init+0x1ee>
 80014c8:	2300      	movs	r3, #0
 80014ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014cc:	f002 0203 	and.w	r2, r2, #3
 80014d0:	0092      	lsls	r2, r2, #2
 80014d2:	4093      	lsls	r3, r2
 80014d4:	68fa      	ldr	r2, [r7, #12]
 80014d6:	4313      	orrs	r3, r2
 80014d8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80014da:	492f      	ldr	r1, [pc, #188]	@ (8001598 <HAL_GPIO_Init+0x2bc>)
 80014dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014de:	089b      	lsrs	r3, r3, #2
 80014e0:	3302      	adds	r3, #2
 80014e2:	68fa      	ldr	r2, [r7, #12]
 80014e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d006      	beq.n	8001502 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80014f4:	4b2d      	ldr	r3, [pc, #180]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 80014f6:	689a      	ldr	r2, [r3, #8]
 80014f8:	492c      	ldr	r1, [pc, #176]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 80014fa:	69bb      	ldr	r3, [r7, #24]
 80014fc:	4313      	orrs	r3, r2
 80014fe:	608b      	str	r3, [r1, #8]
 8001500:	e006      	b.n	8001510 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001502:	4b2a      	ldr	r3, [pc, #168]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 8001504:	689a      	ldr	r2, [r3, #8]
 8001506:	69bb      	ldr	r3, [r7, #24]
 8001508:	43db      	mvns	r3, r3
 800150a:	4928      	ldr	r1, [pc, #160]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 800150c:	4013      	ands	r3, r2
 800150e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001518:	2b00      	cmp	r3, #0
 800151a:	d006      	beq.n	800152a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800151c:	4b23      	ldr	r3, [pc, #140]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 800151e:	68da      	ldr	r2, [r3, #12]
 8001520:	4922      	ldr	r1, [pc, #136]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 8001522:	69bb      	ldr	r3, [r7, #24]
 8001524:	4313      	orrs	r3, r2
 8001526:	60cb      	str	r3, [r1, #12]
 8001528:	e006      	b.n	8001538 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800152a:	4b20      	ldr	r3, [pc, #128]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 800152c:	68da      	ldr	r2, [r3, #12]
 800152e:	69bb      	ldr	r3, [r7, #24]
 8001530:	43db      	mvns	r3, r3
 8001532:	491e      	ldr	r1, [pc, #120]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 8001534:	4013      	ands	r3, r2
 8001536:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001540:	2b00      	cmp	r3, #0
 8001542:	d006      	beq.n	8001552 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001544:	4b19      	ldr	r3, [pc, #100]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 8001546:	685a      	ldr	r2, [r3, #4]
 8001548:	4918      	ldr	r1, [pc, #96]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	4313      	orrs	r3, r2
 800154e:	604b      	str	r3, [r1, #4]
 8001550:	e006      	b.n	8001560 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001552:	4b16      	ldr	r3, [pc, #88]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 8001554:	685a      	ldr	r2, [r3, #4]
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	43db      	mvns	r3, r3
 800155a:	4914      	ldr	r1, [pc, #80]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 800155c:	4013      	ands	r3, r2
 800155e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001568:	2b00      	cmp	r3, #0
 800156a:	d021      	beq.n	80015b0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800156c:	4b0f      	ldr	r3, [pc, #60]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	490e      	ldr	r1, [pc, #56]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 8001572:	69bb      	ldr	r3, [r7, #24]
 8001574:	4313      	orrs	r3, r2
 8001576:	600b      	str	r3, [r1, #0]
 8001578:	e021      	b.n	80015be <HAL_GPIO_Init+0x2e2>
 800157a:	bf00      	nop
 800157c:	10320000 	.word	0x10320000
 8001580:	10310000 	.word	0x10310000
 8001584:	10220000 	.word	0x10220000
 8001588:	10210000 	.word	0x10210000
 800158c:	10120000 	.word	0x10120000
 8001590:	10110000 	.word	0x10110000
 8001594:	40021000 	.word	0x40021000
 8001598:	40010000 	.word	0x40010000
 800159c:	40010800 	.word	0x40010800
 80015a0:	40010c00 	.word	0x40010c00
 80015a4:	40011000 	.word	0x40011000
 80015a8:	40011400 	.word	0x40011400
 80015ac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80015b0:	4b0b      	ldr	r3, [pc, #44]	@ (80015e0 <HAL_GPIO_Init+0x304>)
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	43db      	mvns	r3, r3
 80015b8:	4909      	ldr	r1, [pc, #36]	@ (80015e0 <HAL_GPIO_Init+0x304>)
 80015ba:	4013      	ands	r3, r2
 80015bc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80015be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c0:	3301      	adds	r3, #1
 80015c2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ca:	fa22 f303 	lsr.w	r3, r2, r3
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	f47f ae8e 	bne.w	80012f0 <HAL_GPIO_Init+0x14>
  }
}
 80015d4:	bf00      	nop
 80015d6:	bf00      	nop
 80015d8:	372c      	adds	r7, #44	@ 0x2c
 80015da:	46bd      	mov	sp, r7
 80015dc:	bc80      	pop	{r7}
 80015de:	4770      	bx	lr
 80015e0:	40010400 	.word	0x40010400

080015e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d101      	bne.n	80015f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e12b      	b.n	800184e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d106      	bne.n	8001610 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2200      	movs	r2, #0
 8001606:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f7ff fc66 	bl	8000edc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2224      	movs	r2, #36	@ 0x24
 8001614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f022 0201 	bic.w	r2, r2, #1
 8001626:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001636:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001646:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001648:	f001 fcf8 	bl	800303c <HAL_RCC_GetPCLK1Freq>
 800164c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	4a81      	ldr	r2, [pc, #516]	@ (8001858 <HAL_I2C_Init+0x274>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d807      	bhi.n	8001668 <HAL_I2C_Init+0x84>
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	4a80      	ldr	r2, [pc, #512]	@ (800185c <HAL_I2C_Init+0x278>)
 800165c:	4293      	cmp	r3, r2
 800165e:	bf94      	ite	ls
 8001660:	2301      	movls	r3, #1
 8001662:	2300      	movhi	r3, #0
 8001664:	b2db      	uxtb	r3, r3
 8001666:	e006      	b.n	8001676 <HAL_I2C_Init+0x92>
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	4a7d      	ldr	r2, [pc, #500]	@ (8001860 <HAL_I2C_Init+0x27c>)
 800166c:	4293      	cmp	r3, r2
 800166e:	bf94      	ite	ls
 8001670:	2301      	movls	r3, #1
 8001672:	2300      	movhi	r3, #0
 8001674:	b2db      	uxtb	r3, r3
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e0e7      	b.n	800184e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	4a78      	ldr	r2, [pc, #480]	@ (8001864 <HAL_I2C_Init+0x280>)
 8001682:	fba2 2303 	umull	r2, r3, r2, r3
 8001686:	0c9b      	lsrs	r3, r3, #18
 8001688:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	68ba      	ldr	r2, [r7, #8]
 800169a:	430a      	orrs	r2, r1
 800169c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	6a1b      	ldr	r3, [r3, #32]
 80016a4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	4a6a      	ldr	r2, [pc, #424]	@ (8001858 <HAL_I2C_Init+0x274>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d802      	bhi.n	80016b8 <HAL_I2C_Init+0xd4>
 80016b2:	68bb      	ldr	r3, [r7, #8]
 80016b4:	3301      	adds	r3, #1
 80016b6:	e009      	b.n	80016cc <HAL_I2C_Init+0xe8>
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80016be:	fb02 f303 	mul.w	r3, r2, r3
 80016c2:	4a69      	ldr	r2, [pc, #420]	@ (8001868 <HAL_I2C_Init+0x284>)
 80016c4:	fba2 2303 	umull	r2, r3, r2, r3
 80016c8:	099b      	lsrs	r3, r3, #6
 80016ca:	3301      	adds	r3, #1
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	6812      	ldr	r2, [r2, #0]
 80016d0:	430b      	orrs	r3, r1
 80016d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	69db      	ldr	r3, [r3, #28]
 80016da:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80016de:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	495c      	ldr	r1, [pc, #368]	@ (8001858 <HAL_I2C_Init+0x274>)
 80016e8:	428b      	cmp	r3, r1
 80016ea:	d819      	bhi.n	8001720 <HAL_I2C_Init+0x13c>
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	1e59      	subs	r1, r3, #1
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80016fa:	1c59      	adds	r1, r3, #1
 80016fc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001700:	400b      	ands	r3, r1
 8001702:	2b00      	cmp	r3, #0
 8001704:	d00a      	beq.n	800171c <HAL_I2C_Init+0x138>
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	1e59      	subs	r1, r3, #1
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	fbb1 f3f3 	udiv	r3, r1, r3
 8001714:	3301      	adds	r3, #1
 8001716:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800171a:	e051      	b.n	80017c0 <HAL_I2C_Init+0x1dc>
 800171c:	2304      	movs	r3, #4
 800171e:	e04f      	b.n	80017c0 <HAL_I2C_Init+0x1dc>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d111      	bne.n	800174c <HAL_I2C_Init+0x168>
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	1e58      	subs	r0, r3, #1
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6859      	ldr	r1, [r3, #4]
 8001730:	460b      	mov	r3, r1
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	440b      	add	r3, r1
 8001736:	fbb0 f3f3 	udiv	r3, r0, r3
 800173a:	3301      	adds	r3, #1
 800173c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001740:	2b00      	cmp	r3, #0
 8001742:	bf0c      	ite	eq
 8001744:	2301      	moveq	r3, #1
 8001746:	2300      	movne	r3, #0
 8001748:	b2db      	uxtb	r3, r3
 800174a:	e012      	b.n	8001772 <HAL_I2C_Init+0x18e>
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	1e58      	subs	r0, r3, #1
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6859      	ldr	r1, [r3, #4]
 8001754:	460b      	mov	r3, r1
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	440b      	add	r3, r1
 800175a:	0099      	lsls	r1, r3, #2
 800175c:	440b      	add	r3, r1
 800175e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001762:	3301      	adds	r3, #1
 8001764:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001768:	2b00      	cmp	r3, #0
 800176a:	bf0c      	ite	eq
 800176c:	2301      	moveq	r3, #1
 800176e:	2300      	movne	r3, #0
 8001770:	b2db      	uxtb	r3, r3
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <HAL_I2C_Init+0x196>
 8001776:	2301      	movs	r3, #1
 8001778:	e022      	b.n	80017c0 <HAL_I2C_Init+0x1dc>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	689b      	ldr	r3, [r3, #8]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d10e      	bne.n	80017a0 <HAL_I2C_Init+0x1bc>
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	1e58      	subs	r0, r3, #1
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6859      	ldr	r1, [r3, #4]
 800178a:	460b      	mov	r3, r1
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	440b      	add	r3, r1
 8001790:	fbb0 f3f3 	udiv	r3, r0, r3
 8001794:	3301      	adds	r3, #1
 8001796:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800179a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800179e:	e00f      	b.n	80017c0 <HAL_I2C_Init+0x1dc>
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	1e58      	subs	r0, r3, #1
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6859      	ldr	r1, [r3, #4]
 80017a8:	460b      	mov	r3, r1
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	440b      	add	r3, r1
 80017ae:	0099      	lsls	r1, r3, #2
 80017b0:	440b      	add	r3, r1
 80017b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80017b6:	3301      	adds	r3, #1
 80017b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80017c0:	6879      	ldr	r1, [r7, #4]
 80017c2:	6809      	ldr	r1, [r1, #0]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	69da      	ldr	r2, [r3, #28]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6a1b      	ldr	r3, [r3, #32]
 80017da:	431a      	orrs	r2, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	430a      	orrs	r2, r1
 80017e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80017ee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	6911      	ldr	r1, [r2, #16]
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	68d2      	ldr	r2, [r2, #12]
 80017fa:	4311      	orrs	r1, r2
 80017fc:	687a      	ldr	r2, [r7, #4]
 80017fe:	6812      	ldr	r2, [r2, #0]
 8001800:	430b      	orrs	r3, r1
 8001802:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	695a      	ldr	r2, [r3, #20]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	699b      	ldr	r3, [r3, #24]
 8001816:	431a      	orrs	r2, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	430a      	orrs	r2, r1
 800181e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f042 0201 	orr.w	r2, r2, #1
 800182e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2200      	movs	r2, #0
 8001834:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2220      	movs	r2, #32
 800183a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2200      	movs	r2, #0
 8001842:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2200      	movs	r2, #0
 8001848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	000186a0 	.word	0x000186a0
 800185c:	001e847f 	.word	0x001e847f
 8001860:	003d08ff 	.word	0x003d08ff
 8001864:	431bde83 	.word	0x431bde83
 8001868:	10624dd3 	.word	0x10624dd3

0800186c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b088      	sub	sp, #32
 8001870:	af02      	add	r7, sp, #8
 8001872:	60f8      	str	r0, [r7, #12]
 8001874:	607a      	str	r2, [r7, #4]
 8001876:	461a      	mov	r2, r3
 8001878:	460b      	mov	r3, r1
 800187a:	817b      	strh	r3, [r7, #10]
 800187c:	4613      	mov	r3, r2
 800187e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001880:	f7ff fc1a 	bl	80010b8 <HAL_GetTick>
 8001884:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800188c:	b2db      	uxtb	r3, r3
 800188e:	2b20      	cmp	r3, #32
 8001890:	f040 80e0 	bne.w	8001a54 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	9300      	str	r3, [sp, #0]
 8001898:	2319      	movs	r3, #25
 800189a:	2201      	movs	r2, #1
 800189c:	4970      	ldr	r1, [pc, #448]	@ (8001a60 <HAL_I2C_Master_Transmit+0x1f4>)
 800189e:	68f8      	ldr	r0, [r7, #12]
 80018a0:	f000 fdcc 	bl	800243c <I2C_WaitOnFlagUntilTimeout>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80018aa:	2302      	movs	r3, #2
 80018ac:	e0d3      	b.n	8001a56 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d101      	bne.n	80018bc <HAL_I2C_Master_Transmit+0x50>
 80018b8:	2302      	movs	r3, #2
 80018ba:	e0cc      	b.n	8001a56 <HAL_I2C_Master_Transmit+0x1ea>
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	2201      	movs	r2, #1
 80018c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d007      	beq.n	80018e2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f042 0201 	orr.w	r2, r2, #1
 80018e0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80018f0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	2221      	movs	r2, #33	@ 0x21
 80018f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	2210      	movs	r2, #16
 80018fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	2200      	movs	r2, #0
 8001906:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	893a      	ldrh	r2, [r7, #8]
 8001912:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001918:	b29a      	uxth	r2, r3
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	4a50      	ldr	r2, [pc, #320]	@ (8001a64 <HAL_I2C_Master_Transmit+0x1f8>)
 8001922:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001924:	8979      	ldrh	r1, [r7, #10]
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	6a3a      	ldr	r2, [r7, #32]
 800192a:	68f8      	ldr	r0, [r7, #12]
 800192c:	f000 fc36 	bl	800219c <I2C_MasterRequestWrite>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e08d      	b.n	8001a56 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800193a:	2300      	movs	r3, #0
 800193c:	613b      	str	r3, [r7, #16]
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	695b      	ldr	r3, [r3, #20]
 8001944:	613b      	str	r3, [r7, #16]
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	699b      	ldr	r3, [r3, #24]
 800194c:	613b      	str	r3, [r7, #16]
 800194e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001950:	e066      	b.n	8001a20 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001952:	697a      	ldr	r2, [r7, #20]
 8001954:	6a39      	ldr	r1, [r7, #32]
 8001956:	68f8      	ldr	r0, [r7, #12]
 8001958:	f000 fe8a 	bl	8002670 <I2C_WaitOnTXEFlagUntilTimeout>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d00d      	beq.n	800197e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001966:	2b04      	cmp	r3, #4
 8001968:	d107      	bne.n	800197a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001978:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e06b      	b.n	8001a56 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001982:	781a      	ldrb	r2, [r3, #0]
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800198e:	1c5a      	adds	r2, r3, #1
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001998:	b29b      	uxth	r3, r3
 800199a:	3b01      	subs	r3, #1
 800199c:	b29a      	uxth	r2, r3
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019a6:	3b01      	subs	r3, #1
 80019a8:	b29a      	uxth	r2, r3
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	695b      	ldr	r3, [r3, #20]
 80019b4:	f003 0304 	and.w	r3, r3, #4
 80019b8:	2b04      	cmp	r3, #4
 80019ba:	d11b      	bne.n	80019f4 <HAL_I2C_Master_Transmit+0x188>
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d017      	beq.n	80019f4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019c8:	781a      	ldrb	r2, [r3, #0]
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019d4:	1c5a      	adds	r2, r3, #1
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019de:	b29b      	uxth	r3, r3
 80019e0:	3b01      	subs	r3, #1
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019ec:	3b01      	subs	r3, #1
 80019ee:	b29a      	uxth	r2, r3
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019f4:	697a      	ldr	r2, [r7, #20]
 80019f6:	6a39      	ldr	r1, [r7, #32]
 80019f8:	68f8      	ldr	r0, [r7, #12]
 80019fa:	f000 fe81 	bl	8002700 <I2C_WaitOnBTFFlagUntilTimeout>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d00d      	beq.n	8001a20 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a08:	2b04      	cmp	r3, #4
 8001a0a:	d107      	bne.n	8001a1c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001a1a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e01a      	b.n	8001a56 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d194      	bne.n	8001952 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001a36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2220      	movs	r2, #32
 8001a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	2200      	movs	r2, #0
 8001a44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001a50:	2300      	movs	r3, #0
 8001a52:	e000      	b.n	8001a56 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001a54:	2302      	movs	r3, #2
  }
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3718      	adds	r7, #24
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	00100002 	.word	0x00100002
 8001a64:	ffff0000 	.word	0xffff0000

08001a68 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08c      	sub	sp, #48	@ 0x30
 8001a6c:	af02      	add	r7, sp, #8
 8001a6e:	60f8      	str	r0, [r7, #12]
 8001a70:	607a      	str	r2, [r7, #4]
 8001a72:	461a      	mov	r2, r3
 8001a74:	460b      	mov	r3, r1
 8001a76:	817b      	strh	r3, [r7, #10]
 8001a78:	4613      	mov	r3, r2
 8001a7a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001a80:	f7ff fb1a 	bl	80010b8 <HAL_GetTick>
 8001a84:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	2b20      	cmp	r3, #32
 8001a90:	f040 824b 	bne.w	8001f2a <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	2319      	movs	r3, #25
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	497f      	ldr	r1, [pc, #508]	@ (8001c9c <HAL_I2C_Master_Receive+0x234>)
 8001a9e:	68f8      	ldr	r0, [r7, #12]
 8001aa0:	f000 fccc 	bl	800243c <I2C_WaitOnFlagUntilTimeout>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8001aaa:	2302      	movs	r3, #2
 8001aac:	e23e      	b.n	8001f2c <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d101      	bne.n	8001abc <HAL_I2C_Master_Receive+0x54>
 8001ab8:	2302      	movs	r3, #2
 8001aba:	e237      	b.n	8001f2c <HAL_I2C_Master_Receive+0x4c4>
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	2201      	movs	r2, #1
 8001ac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0301 	and.w	r3, r3, #1
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d007      	beq.n	8001ae2 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f042 0201 	orr.w	r2, r2, #1
 8001ae0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001af0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	2222      	movs	r2, #34	@ 0x22
 8001af6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	2210      	movs	r2, #16
 8001afe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2200      	movs	r2, #0
 8001b06:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	687a      	ldr	r2, [r7, #4]
 8001b0c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	893a      	ldrh	r2, [r7, #8]
 8001b12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b18:	b29a      	uxth	r2, r3
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	4a5f      	ldr	r2, [pc, #380]	@ (8001ca0 <HAL_I2C_Master_Receive+0x238>)
 8001b22:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001b24:	8979      	ldrh	r1, [r7, #10]
 8001b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b2a:	68f8      	ldr	r0, [r7, #12]
 8001b2c:	f000 fbb8 	bl	80022a0 <I2C_MasterRequestRead>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e1f8      	b.n	8001f2c <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d113      	bne.n	8001b6a <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b42:	2300      	movs	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	695b      	ldr	r3, [r3, #20]
 8001b4c:	61fb      	str	r3, [r7, #28]
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	699b      	ldr	r3, [r3, #24]
 8001b54:	61fb      	str	r3, [r7, #28]
 8001b56:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	e1cc      	b.n	8001f04 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d11e      	bne.n	8001bb0 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b80:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001b82:	b672      	cpsid	i
}
 8001b84:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b86:	2300      	movs	r3, #0
 8001b88:	61bb      	str	r3, [r7, #24]
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	695b      	ldr	r3, [r3, #20]
 8001b90:	61bb      	str	r3, [r7, #24]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	61bb      	str	r3, [r7, #24]
 8001b9a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001baa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001bac:	b662      	cpsie	i
}
 8001bae:	e035      	b.n	8001c1c <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d11e      	bne.n	8001bf6 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001bc6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001bc8:	b672      	cpsid	i
}
 8001bca:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bcc:	2300      	movs	r3, #0
 8001bce:	617b      	str	r3, [r7, #20]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	695b      	ldr	r3, [r3, #20]
 8001bd6:	617b      	str	r3, [r7, #20]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	699b      	ldr	r3, [r3, #24]
 8001bde:	617b      	str	r3, [r7, #20]
 8001be0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001bf0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001bf2:	b662      	cpsie	i
}
 8001bf4:	e012      	b.n	8001c1c <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001c04:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c06:	2300      	movs	r3, #0
 8001c08:	613b      	str	r3, [r7, #16]
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	695b      	ldr	r3, [r3, #20]
 8001c10:	613b      	str	r3, [r7, #16]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	699b      	ldr	r3, [r3, #24]
 8001c18:	613b      	str	r3, [r7, #16]
 8001c1a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8001c1c:	e172      	b.n	8001f04 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c22:	2b03      	cmp	r3, #3
 8001c24:	f200 811f 	bhi.w	8001e66 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d123      	bne.n	8001c78 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c32:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001c34:	68f8      	ldr	r0, [r7, #12]
 8001c36:	f000 fdab 	bl	8002790 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e173      	b.n	8001f2c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	691a      	ldr	r2, [r3, #16]
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c4e:	b2d2      	uxtb	r2, r2
 8001c50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c56:	1c5a      	adds	r2, r3, #1
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c60:	3b01      	subs	r3, #1
 8001c62:	b29a      	uxth	r2, r3
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c6c:	b29b      	uxth	r3, r3
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	b29a      	uxth	r2, r3
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001c76:	e145      	b.n	8001f04 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d152      	bne.n	8001d26 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c82:	9300      	str	r3, [sp, #0]
 8001c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c86:	2200      	movs	r2, #0
 8001c88:	4906      	ldr	r1, [pc, #24]	@ (8001ca4 <HAL_I2C_Master_Receive+0x23c>)
 8001c8a:	68f8      	ldr	r0, [r7, #12]
 8001c8c:	f000 fbd6 	bl	800243c <I2C_WaitOnFlagUntilTimeout>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d008      	beq.n	8001ca8 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e148      	b.n	8001f2c <HAL_I2C_Master_Receive+0x4c4>
 8001c9a:	bf00      	nop
 8001c9c:	00100002 	.word	0x00100002
 8001ca0:	ffff0000 	.word	0xffff0000
 8001ca4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8001ca8:	b672      	cpsid	i
}
 8001caa:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001cba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	691a      	ldr	r2, [r3, #16]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cc6:	b2d2      	uxtb	r2, r2
 8001cc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cce:	1c5a      	adds	r2, r3, #1
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cd8:	3b01      	subs	r3, #1
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ce4:	b29b      	uxth	r3, r3
 8001ce6:	3b01      	subs	r3, #1
 8001ce8:	b29a      	uxth	r2, r3
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001cee:	b662      	cpsie	i
}
 8001cf0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	691a      	ldr	r2, [r3, #16]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cfc:	b2d2      	uxtb	r2, r2
 8001cfe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d04:	1c5a      	adds	r2, r3, #1
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	b29a      	uxth	r2, r3
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	3b01      	subs	r3, #1
 8001d1e:	b29a      	uxth	r2, r3
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001d24:	e0ee      	b.n	8001f04 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d28:	9300      	str	r3, [sp, #0]
 8001d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	4981      	ldr	r1, [pc, #516]	@ (8001f34 <HAL_I2C_Master_Receive+0x4cc>)
 8001d30:	68f8      	ldr	r0, [r7, #12]
 8001d32:	f000 fb83 	bl	800243c <I2C_WaitOnFlagUntilTimeout>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e0f5      	b.n	8001f2c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001d4e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001d50:	b672      	cpsid	i
}
 8001d52:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	691a      	ldr	r2, [r3, #16]
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d5e:	b2d2      	uxtb	r2, r2
 8001d60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d66:	1c5a      	adds	r2, r3, #1
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d70:	3b01      	subs	r3, #1
 8001d72:	b29a      	uxth	r2, r3
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d7c:	b29b      	uxth	r3, r3
 8001d7e:	3b01      	subs	r3, #1
 8001d80:	b29a      	uxth	r2, r3
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8001d86:	4b6c      	ldr	r3, [pc, #432]	@ (8001f38 <HAL_I2C_Master_Receive+0x4d0>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	08db      	lsrs	r3, r3, #3
 8001d8c:	4a6b      	ldr	r2, [pc, #428]	@ (8001f3c <HAL_I2C_Master_Receive+0x4d4>)
 8001d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d92:	0a1a      	lsrs	r2, r3, #8
 8001d94:	4613      	mov	r3, r2
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	4413      	add	r3, r2
 8001d9a:	00da      	lsls	r2, r3, #3
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8001da0:	6a3b      	ldr	r3, [r7, #32]
 8001da2:	3b01      	subs	r3, #1
 8001da4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8001da6:	6a3b      	ldr	r3, [r7, #32]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d118      	bne.n	8001dde <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2200      	movs	r2, #0
 8001db0:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	2220      	movs	r2, #32
 8001db6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc6:	f043 0220 	orr.w	r2, r3, #32
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8001dce:	b662      	cpsie	i
}
 8001dd0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e0a6      	b.n	8001f2c <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	695b      	ldr	r3, [r3, #20]
 8001de4:	f003 0304 	and.w	r3, r3, #4
 8001de8:	2b04      	cmp	r3, #4
 8001dea:	d1d9      	bne.n	8001da0 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001dfa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	691a      	ldr	r2, [r3, #16]
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e06:	b2d2      	uxtb	r2, r2
 8001e08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e0e:	1c5a      	adds	r2, r3, #1
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e18:	3b01      	subs	r3, #1
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e24:	b29b      	uxth	r3, r3
 8001e26:	3b01      	subs	r3, #1
 8001e28:	b29a      	uxth	r2, r3
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001e2e:	b662      	cpsie	i
}
 8001e30:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	691a      	ldr	r2, [r3, #16]
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e3c:	b2d2      	uxtb	r2, r2
 8001e3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e44:	1c5a      	adds	r2, r3, #1
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e4e:	3b01      	subs	r3, #1
 8001e50:	b29a      	uxth	r2, r3
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	3b01      	subs	r3, #1
 8001e5e:	b29a      	uxth	r2, r3
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001e64:	e04e      	b.n	8001f04 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e68:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001e6a:	68f8      	ldr	r0, [r7, #12]
 8001e6c:	f000 fc90 	bl	8002790 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e058      	b.n	8001f2c <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	691a      	ldr	r2, [r3, #16]
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e84:	b2d2      	uxtb	r2, r2
 8001e86:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e8c:	1c5a      	adds	r2, r3, #1
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e96:	3b01      	subs	r3, #1
 8001e98:	b29a      	uxth	r2, r3
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ea2:	b29b      	uxth	r3, r3
 8001ea4:	3b01      	subs	r3, #1
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	695b      	ldr	r3, [r3, #20]
 8001eb2:	f003 0304 	and.w	r3, r3, #4
 8001eb6:	2b04      	cmp	r3, #4
 8001eb8:	d124      	bne.n	8001f04 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ebe:	2b03      	cmp	r3, #3
 8001ec0:	d107      	bne.n	8001ed2 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ed0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	691a      	ldr	r2, [r3, #16]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001edc:	b2d2      	uxtb	r2, r2
 8001ede:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ee4:	1c5a      	adds	r2, r3, #1
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001eee:	3b01      	subs	r3, #1
 8001ef0:	b29a      	uxth	r2, r3
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	3b01      	subs	r3, #1
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	f47f ae88 	bne.w	8001c1e <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	2220      	movs	r2, #32
 8001f12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001f26:	2300      	movs	r3, #0
 8001f28:	e000      	b.n	8001f2c <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8001f2a:	2302      	movs	r3, #2
  }
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3728      	adds	r7, #40	@ 0x28
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	00010004 	.word	0x00010004
 8001f38:	20000008 	.word	0x20000008
 8001f3c:	14f8b589 	.word	0x14f8b589

08001f40 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b08a      	sub	sp, #40	@ 0x28
 8001f44:	af02      	add	r7, sp, #8
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	607a      	str	r2, [r7, #4]
 8001f4a:	603b      	str	r3, [r7, #0]
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001f50:	f7ff f8b2 	bl	80010b8 <HAL_GetTick>
 8001f54:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8001f56:	2300      	movs	r3, #0
 8001f58:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	2b20      	cmp	r3, #32
 8001f64:	f040 8111 	bne.w	800218a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	9300      	str	r3, [sp, #0]
 8001f6c:	2319      	movs	r3, #25
 8001f6e:	2201      	movs	r2, #1
 8001f70:	4988      	ldr	r1, [pc, #544]	@ (8002194 <HAL_I2C_IsDeviceReady+0x254>)
 8001f72:	68f8      	ldr	r0, [r7, #12]
 8001f74:	f000 fa62 	bl	800243c <I2C_WaitOnFlagUntilTimeout>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001f7e:	2302      	movs	r3, #2
 8001f80:	e104      	b.n	800218c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d101      	bne.n	8001f90 <HAL_I2C_IsDeviceReady+0x50>
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	e0fd      	b.n	800218c <HAL_I2C_IsDeviceReady+0x24c>
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d007      	beq.n	8001fb6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f042 0201 	orr.w	r2, r2, #1
 8001fb4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001fc4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2224      	movs	r2, #36	@ 0x24
 8001fca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	4a70      	ldr	r2, [pc, #448]	@ (8002198 <HAL_I2C_IsDeviceReady+0x258>)
 8001fd8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001fe8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	9300      	str	r3, [sp, #0]
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001ff6:	68f8      	ldr	r0, [r7, #12]
 8001ff8:	f000 fa20 	bl	800243c <I2C_WaitOnFlagUntilTimeout>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d00d      	beq.n	800201e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800200c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002010:	d103      	bne.n	800201a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002018:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e0b6      	b.n	800218c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800201e:	897b      	ldrh	r3, [r7, #10]
 8002020:	b2db      	uxtb	r3, r3
 8002022:	461a      	mov	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800202c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800202e:	f7ff f843 	bl	80010b8 <HAL_GetTick>
 8002032:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	695b      	ldr	r3, [r3, #20]
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	2b02      	cmp	r3, #2
 8002040:	bf0c      	ite	eq
 8002042:	2301      	moveq	r3, #1
 8002044:	2300      	movne	r3, #0
 8002046:	b2db      	uxtb	r3, r3
 8002048:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	695b      	ldr	r3, [r3, #20]
 8002050:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002054:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002058:	bf0c      	ite	eq
 800205a:	2301      	moveq	r3, #1
 800205c:	2300      	movne	r3, #0
 800205e:	b2db      	uxtb	r3, r3
 8002060:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002062:	e025      	b.n	80020b0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002064:	f7ff f828 	bl	80010b8 <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	683a      	ldr	r2, [r7, #0]
 8002070:	429a      	cmp	r2, r3
 8002072:	d302      	bcc.n	800207a <HAL_I2C_IsDeviceReady+0x13a>
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d103      	bne.n	8002082 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	22a0      	movs	r2, #160	@ 0xa0
 800207e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	695b      	ldr	r3, [r3, #20]
 8002088:	f003 0302 	and.w	r3, r3, #2
 800208c:	2b02      	cmp	r3, #2
 800208e:	bf0c      	ite	eq
 8002090:	2301      	moveq	r3, #1
 8002092:	2300      	movne	r3, #0
 8002094:	b2db      	uxtb	r3, r3
 8002096:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	695b      	ldr	r3, [r3, #20]
 800209e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020a6:	bf0c      	ite	eq
 80020a8:	2301      	moveq	r3, #1
 80020aa:	2300      	movne	r3, #0
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	2ba0      	cmp	r3, #160	@ 0xa0
 80020ba:	d005      	beq.n	80020c8 <HAL_I2C_IsDeviceReady+0x188>
 80020bc:	7dfb      	ldrb	r3, [r7, #23]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d102      	bne.n	80020c8 <HAL_I2C_IsDeviceReady+0x188>
 80020c2:	7dbb      	ldrb	r3, [r7, #22]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d0cd      	beq.n	8002064 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2220      	movs	r2, #32
 80020cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	695b      	ldr	r3, [r3, #20]
 80020d6:	f003 0302 	and.w	r3, r3, #2
 80020da:	2b02      	cmp	r3, #2
 80020dc:	d129      	bne.n	8002132 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020ec:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020ee:	2300      	movs	r3, #0
 80020f0:	613b      	str	r3, [r7, #16]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	695b      	ldr	r3, [r3, #20]
 80020f8:	613b      	str	r3, [r7, #16]
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	613b      	str	r3, [r7, #16]
 8002102:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	9300      	str	r3, [sp, #0]
 8002108:	2319      	movs	r3, #25
 800210a:	2201      	movs	r2, #1
 800210c:	4921      	ldr	r1, [pc, #132]	@ (8002194 <HAL_I2C_IsDeviceReady+0x254>)
 800210e:	68f8      	ldr	r0, [r7, #12]
 8002110:	f000 f994 	bl	800243c <I2C_WaitOnFlagUntilTimeout>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e036      	b.n	800218c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2220      	movs	r2, #32
 8002122:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2200      	movs	r2, #0
 800212a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800212e:	2300      	movs	r3, #0
 8002130:	e02c      	b.n	800218c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002140:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800214a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	9300      	str	r3, [sp, #0]
 8002150:	2319      	movs	r3, #25
 8002152:	2201      	movs	r2, #1
 8002154:	490f      	ldr	r1, [pc, #60]	@ (8002194 <HAL_I2C_IsDeviceReady+0x254>)
 8002156:	68f8      	ldr	r0, [r7, #12]
 8002158:	f000 f970 	bl	800243c <I2C_WaitOnFlagUntilTimeout>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e012      	b.n	800218c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002166:	69bb      	ldr	r3, [r7, #24]
 8002168:	3301      	adds	r3, #1
 800216a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	429a      	cmp	r2, r3
 8002172:	f4ff af32 	bcc.w	8001fda <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2220      	movs	r2, #32
 800217a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2200      	movs	r2, #0
 8002182:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e000      	b.n	800218c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800218a:	2302      	movs	r3, #2
  }
}
 800218c:	4618      	mov	r0, r3
 800218e:	3720      	adds	r7, #32
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	00100002 	.word	0x00100002
 8002198:	ffff0000 	.word	0xffff0000

0800219c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b088      	sub	sp, #32
 80021a0:	af02      	add	r7, sp, #8
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	607a      	str	r2, [r7, #4]
 80021a6:	603b      	str	r3, [r7, #0]
 80021a8:	460b      	mov	r3, r1
 80021aa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021b0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	2b08      	cmp	r3, #8
 80021b6:	d006      	beq.n	80021c6 <I2C_MasterRequestWrite+0x2a>
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d003      	beq.n	80021c6 <I2C_MasterRequestWrite+0x2a>
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80021c4:	d108      	bne.n	80021d8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80021d4:	601a      	str	r2, [r3, #0]
 80021d6:	e00b      	b.n	80021f0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021dc:	2b12      	cmp	r3, #18
 80021de:	d107      	bne.n	80021f0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80021ee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	9300      	str	r3, [sp, #0]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80021fc:	68f8      	ldr	r0, [r7, #12]
 80021fe:	f000 f91d 	bl	800243c <I2C_WaitOnFlagUntilTimeout>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d00d      	beq.n	8002224 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002212:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002216:	d103      	bne.n	8002220 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800221e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002220:	2303      	movs	r3, #3
 8002222:	e035      	b.n	8002290 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800222c:	d108      	bne.n	8002240 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800222e:	897b      	ldrh	r3, [r7, #10]
 8002230:	b2db      	uxtb	r3, r3
 8002232:	461a      	mov	r2, r3
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800223c:	611a      	str	r2, [r3, #16]
 800223e:	e01b      	b.n	8002278 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002240:	897b      	ldrh	r3, [r7, #10]
 8002242:	11db      	asrs	r3, r3, #7
 8002244:	b2db      	uxtb	r3, r3
 8002246:	f003 0306 	and.w	r3, r3, #6
 800224a:	b2db      	uxtb	r3, r3
 800224c:	f063 030f 	orn	r3, r3, #15
 8002250:	b2da      	uxtb	r2, r3
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	490e      	ldr	r1, [pc, #56]	@ (8002298 <I2C_MasterRequestWrite+0xfc>)
 800225e:	68f8      	ldr	r0, [r7, #12]
 8002260:	f000 f966 	bl	8002530 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e010      	b.n	8002290 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800226e:	897b      	ldrh	r3, [r7, #10]
 8002270:	b2da      	uxtb	r2, r3
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	4907      	ldr	r1, [pc, #28]	@ (800229c <I2C_MasterRequestWrite+0x100>)
 800227e:	68f8      	ldr	r0, [r7, #12]
 8002280:	f000 f956 	bl	8002530 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e000      	b.n	8002290 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800228e:	2300      	movs	r3, #0
}
 8002290:	4618      	mov	r0, r3
 8002292:	3718      	adds	r7, #24
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	00010008 	.word	0x00010008
 800229c:	00010002 	.word	0x00010002

080022a0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b088      	sub	sp, #32
 80022a4:	af02      	add	r7, sp, #8
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	607a      	str	r2, [r7, #4]
 80022aa:	603b      	str	r3, [r7, #0]
 80022ac:	460b      	mov	r3, r1
 80022ae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022b4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80022c4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	2b08      	cmp	r3, #8
 80022ca:	d006      	beq.n	80022da <I2C_MasterRequestRead+0x3a>
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d003      	beq.n	80022da <I2C_MasterRequestRead+0x3a>
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80022d8:	d108      	bne.n	80022ec <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022e8:	601a      	str	r2, [r3, #0]
 80022ea:	e00b      	b.n	8002304 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f0:	2b11      	cmp	r3, #17
 80022f2:	d107      	bne.n	8002304 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002302:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	9300      	str	r3, [sp, #0]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2200      	movs	r2, #0
 800230c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002310:	68f8      	ldr	r0, [r7, #12]
 8002312:	f000 f893 	bl	800243c <I2C_WaitOnFlagUntilTimeout>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d00d      	beq.n	8002338 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002326:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800232a:	d103      	bne.n	8002334 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002332:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e079      	b.n	800242c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002340:	d108      	bne.n	8002354 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002342:	897b      	ldrh	r3, [r7, #10]
 8002344:	b2db      	uxtb	r3, r3
 8002346:	f043 0301 	orr.w	r3, r3, #1
 800234a:	b2da      	uxtb	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	611a      	str	r2, [r3, #16]
 8002352:	e05f      	b.n	8002414 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002354:	897b      	ldrh	r3, [r7, #10]
 8002356:	11db      	asrs	r3, r3, #7
 8002358:	b2db      	uxtb	r3, r3
 800235a:	f003 0306 	and.w	r3, r3, #6
 800235e:	b2db      	uxtb	r3, r3
 8002360:	f063 030f 	orn	r3, r3, #15
 8002364:	b2da      	uxtb	r2, r3
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	687a      	ldr	r2, [r7, #4]
 8002370:	4930      	ldr	r1, [pc, #192]	@ (8002434 <I2C_MasterRequestRead+0x194>)
 8002372:	68f8      	ldr	r0, [r7, #12]
 8002374:	f000 f8dc 	bl	8002530 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d001      	beq.n	8002382 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e054      	b.n	800242c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002382:	897b      	ldrh	r3, [r7, #10]
 8002384:	b2da      	uxtb	r2, r3
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	4929      	ldr	r1, [pc, #164]	@ (8002438 <I2C_MasterRequestRead+0x198>)
 8002392:	68f8      	ldr	r0, [r7, #12]
 8002394:	f000 f8cc 	bl	8002530 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e044      	b.n	800242c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023a2:	2300      	movs	r3, #0
 80023a4:	613b      	str	r3, [r7, #16]
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	695b      	ldr	r3, [r3, #20]
 80023ac:	613b      	str	r3, [r7, #16]
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	613b      	str	r3, [r7, #16]
 80023b6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023c6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	9300      	str	r3, [sp, #0]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80023d4:	68f8      	ldr	r0, [r7, #12]
 80023d6:	f000 f831 	bl	800243c <I2C_WaitOnFlagUntilTimeout>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d00d      	beq.n	80023fc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023ee:	d103      	bne.n	80023f8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023f6:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e017      	b.n	800242c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80023fc:	897b      	ldrh	r3, [r7, #10]
 80023fe:	11db      	asrs	r3, r3, #7
 8002400:	b2db      	uxtb	r3, r3
 8002402:	f003 0306 	and.w	r3, r3, #6
 8002406:	b2db      	uxtb	r3, r3
 8002408:	f063 030e 	orn	r3, r3, #14
 800240c:	b2da      	uxtb	r2, r3
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	4907      	ldr	r1, [pc, #28]	@ (8002438 <I2C_MasterRequestRead+0x198>)
 800241a:	68f8      	ldr	r0, [r7, #12]
 800241c:	f000 f888 	bl	8002530 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e000      	b.n	800242c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800242a:	2300      	movs	r3, #0
}
 800242c:	4618      	mov	r0, r3
 800242e:	3718      	adds	r7, #24
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	00010008 	.word	0x00010008
 8002438:	00010002 	.word	0x00010002

0800243c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	60b9      	str	r1, [r7, #8]
 8002446:	603b      	str	r3, [r7, #0]
 8002448:	4613      	mov	r3, r2
 800244a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800244c:	e048      	b.n	80024e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002454:	d044      	beq.n	80024e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002456:	f7fe fe2f 	bl	80010b8 <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	683a      	ldr	r2, [r7, #0]
 8002462:	429a      	cmp	r2, r3
 8002464:	d302      	bcc.n	800246c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d139      	bne.n	80024e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	0c1b      	lsrs	r3, r3, #16
 8002470:	b2db      	uxtb	r3, r3
 8002472:	2b01      	cmp	r3, #1
 8002474:	d10d      	bne.n	8002492 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	695b      	ldr	r3, [r3, #20]
 800247c:	43da      	mvns	r2, r3
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	4013      	ands	r3, r2
 8002482:	b29b      	uxth	r3, r3
 8002484:	2b00      	cmp	r3, #0
 8002486:	bf0c      	ite	eq
 8002488:	2301      	moveq	r3, #1
 800248a:	2300      	movne	r3, #0
 800248c:	b2db      	uxtb	r3, r3
 800248e:	461a      	mov	r2, r3
 8002490:	e00c      	b.n	80024ac <I2C_WaitOnFlagUntilTimeout+0x70>
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	43da      	mvns	r2, r3
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	4013      	ands	r3, r2
 800249e:	b29b      	uxth	r3, r3
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	bf0c      	ite	eq
 80024a4:	2301      	moveq	r3, #1
 80024a6:	2300      	movne	r3, #0
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	461a      	mov	r2, r3
 80024ac:	79fb      	ldrb	r3, [r7, #7]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d116      	bne.n	80024e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2200      	movs	r2, #0
 80024b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2220      	movs	r2, #32
 80024bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	2200      	movs	r2, #0
 80024c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024cc:	f043 0220 	orr.w	r2, r3, #32
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e023      	b.n	8002528 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	0c1b      	lsrs	r3, r3, #16
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d10d      	bne.n	8002506 <I2C_WaitOnFlagUntilTimeout+0xca>
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	695b      	ldr	r3, [r3, #20]
 80024f0:	43da      	mvns	r2, r3
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	4013      	ands	r3, r2
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	bf0c      	ite	eq
 80024fc:	2301      	moveq	r3, #1
 80024fe:	2300      	movne	r3, #0
 8002500:	b2db      	uxtb	r3, r3
 8002502:	461a      	mov	r2, r3
 8002504:	e00c      	b.n	8002520 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	699b      	ldr	r3, [r3, #24]
 800250c:	43da      	mvns	r2, r3
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	4013      	ands	r3, r2
 8002512:	b29b      	uxth	r3, r3
 8002514:	2b00      	cmp	r3, #0
 8002516:	bf0c      	ite	eq
 8002518:	2301      	moveq	r3, #1
 800251a:	2300      	movne	r3, #0
 800251c:	b2db      	uxtb	r3, r3
 800251e:	461a      	mov	r2, r3
 8002520:	79fb      	ldrb	r3, [r7, #7]
 8002522:	429a      	cmp	r2, r3
 8002524:	d093      	beq.n	800244e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002526:	2300      	movs	r3, #0
}
 8002528:	4618      	mov	r0, r3
 800252a:	3710      	adds	r7, #16
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	60b9      	str	r1, [r7, #8]
 800253a:	607a      	str	r2, [r7, #4]
 800253c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800253e:	e071      	b.n	8002624 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	695b      	ldr	r3, [r3, #20]
 8002546:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800254a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800254e:	d123      	bne.n	8002598 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800255e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002568:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2200      	movs	r2, #0
 800256e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2220      	movs	r2, #32
 8002574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2200      	movs	r2, #0
 800257c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002584:	f043 0204 	orr.w	r2, r3, #4
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e067      	b.n	8002668 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800259e:	d041      	beq.n	8002624 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025a0:	f7fe fd8a 	bl	80010b8 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d302      	bcc.n	80025b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d136      	bne.n	8002624 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	0c1b      	lsrs	r3, r3, #16
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d10c      	bne.n	80025da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	695b      	ldr	r3, [r3, #20]
 80025c6:	43da      	mvns	r2, r3
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	4013      	ands	r3, r2
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	bf14      	ite	ne
 80025d2:	2301      	movne	r3, #1
 80025d4:	2300      	moveq	r3, #0
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	e00b      	b.n	80025f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	699b      	ldr	r3, [r3, #24]
 80025e0:	43da      	mvns	r2, r3
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	4013      	ands	r3, r2
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	bf14      	ite	ne
 80025ec:	2301      	movne	r3, #1
 80025ee:	2300      	moveq	r3, #0
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d016      	beq.n	8002624 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2200      	movs	r2, #0
 80025fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2220      	movs	r2, #32
 8002600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2200      	movs	r2, #0
 8002608:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002610:	f043 0220 	orr.w	r2, r3, #32
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2200      	movs	r2, #0
 800261c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	e021      	b.n	8002668 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	0c1b      	lsrs	r3, r3, #16
 8002628:	b2db      	uxtb	r3, r3
 800262a:	2b01      	cmp	r3, #1
 800262c:	d10c      	bne.n	8002648 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	695b      	ldr	r3, [r3, #20]
 8002634:	43da      	mvns	r2, r3
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	4013      	ands	r3, r2
 800263a:	b29b      	uxth	r3, r3
 800263c:	2b00      	cmp	r3, #0
 800263e:	bf14      	ite	ne
 8002640:	2301      	movne	r3, #1
 8002642:	2300      	moveq	r3, #0
 8002644:	b2db      	uxtb	r3, r3
 8002646:	e00b      	b.n	8002660 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	699b      	ldr	r3, [r3, #24]
 800264e:	43da      	mvns	r2, r3
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	4013      	ands	r3, r2
 8002654:	b29b      	uxth	r3, r3
 8002656:	2b00      	cmp	r3, #0
 8002658:	bf14      	ite	ne
 800265a:	2301      	movne	r3, #1
 800265c:	2300      	moveq	r3, #0
 800265e:	b2db      	uxtb	r3, r3
 8002660:	2b00      	cmp	r3, #0
 8002662:	f47f af6d 	bne.w	8002540 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002666:	2300      	movs	r3, #0
}
 8002668:	4618      	mov	r0, r3
 800266a:	3710      	adds	r7, #16
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	60b9      	str	r1, [r7, #8]
 800267a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800267c:	e034      	b.n	80026e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800267e:	68f8      	ldr	r0, [r7, #12]
 8002680:	f000 f8e3 	bl	800284a <I2C_IsAcknowledgeFailed>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e034      	b.n	80026f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002694:	d028      	beq.n	80026e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002696:	f7fe fd0f 	bl	80010b8 <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	68ba      	ldr	r2, [r7, #8]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d302      	bcc.n	80026ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d11d      	bne.n	80026e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	695b      	ldr	r3, [r3, #20]
 80026b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026b6:	2b80      	cmp	r3, #128	@ 0x80
 80026b8:	d016      	beq.n	80026e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2220      	movs	r2, #32
 80026c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d4:	f043 0220 	orr.w	r2, r3, #32
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2200      	movs	r2, #0
 80026e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e007      	b.n	80026f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	695b      	ldr	r3, [r3, #20]
 80026ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026f2:	2b80      	cmp	r3, #128	@ 0x80
 80026f4:	d1c3      	bne.n	800267e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80026f6:	2300      	movs	r3, #0
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3710      	adds	r7, #16
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}

08002700 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	60f8      	str	r0, [r7, #12]
 8002708:	60b9      	str	r1, [r7, #8]
 800270a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800270c:	e034      	b.n	8002778 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800270e:	68f8      	ldr	r0, [r7, #12]
 8002710:	f000 f89b 	bl	800284a <I2C_IsAcknowledgeFailed>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e034      	b.n	8002788 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002724:	d028      	beq.n	8002778 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002726:	f7fe fcc7 	bl	80010b8 <HAL_GetTick>
 800272a:	4602      	mov	r2, r0
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	68ba      	ldr	r2, [r7, #8]
 8002732:	429a      	cmp	r2, r3
 8002734:	d302      	bcc.n	800273c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d11d      	bne.n	8002778 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	695b      	ldr	r3, [r3, #20]
 8002742:	f003 0304 	and.w	r3, r3, #4
 8002746:	2b04      	cmp	r3, #4
 8002748:	d016      	beq.n	8002778 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2200      	movs	r2, #0
 800274e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2220      	movs	r2, #32
 8002754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2200      	movs	r2, #0
 800275c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002764:	f043 0220 	orr.w	r2, r3, #32
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2200      	movs	r2, #0
 8002770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e007      	b.n	8002788 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	695b      	ldr	r3, [r3, #20]
 800277e:	f003 0304 	and.w	r3, r3, #4
 8002782:	2b04      	cmp	r3, #4
 8002784:	d1c3      	bne.n	800270e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002786:	2300      	movs	r3, #0
}
 8002788:	4618      	mov	r0, r3
 800278a:	3710      	adds	r7, #16
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}

08002790 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
 8002796:	60f8      	str	r0, [r7, #12]
 8002798:	60b9      	str	r1, [r7, #8]
 800279a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800279c:	e049      	b.n	8002832 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	695b      	ldr	r3, [r3, #20]
 80027a4:	f003 0310 	and.w	r3, r3, #16
 80027a8:	2b10      	cmp	r3, #16
 80027aa:	d119      	bne.n	80027e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f06f 0210 	mvn.w	r2, #16
 80027b4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2200      	movs	r2, #0
 80027ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2220      	movs	r2, #32
 80027c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2200      	movs	r2, #0
 80027c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e030      	b.n	8002842 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027e0:	f7fe fc6a 	bl	80010b8 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	68ba      	ldr	r2, [r7, #8]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d302      	bcc.n	80027f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d11d      	bne.n	8002832 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	695b      	ldr	r3, [r3, #20]
 80027fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002800:	2b40      	cmp	r3, #64	@ 0x40
 8002802:	d016      	beq.n	8002832 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2200      	movs	r2, #0
 8002808:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2220      	movs	r2, #32
 800280e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281e:	f043 0220 	orr.w	r2, r3, #32
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2200      	movs	r2, #0
 800282a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e007      	b.n	8002842 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	695b      	ldr	r3, [r3, #20]
 8002838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800283c:	2b40      	cmp	r3, #64	@ 0x40
 800283e:	d1ae      	bne.n	800279e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002840:	2300      	movs	r3, #0
}
 8002842:	4618      	mov	r0, r3
 8002844:	3710      	adds	r7, #16
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800284a:	b480      	push	{r7}
 800284c:	b083      	sub	sp, #12
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	695b      	ldr	r3, [r3, #20]
 8002858:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800285c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002860:	d11b      	bne.n	800289a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800286a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2220      	movs	r2, #32
 8002876:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2200      	movs	r2, #0
 800287e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002886:	f043 0204 	orr.w	r2, r3, #4
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2200      	movs	r2, #0
 8002892:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e000      	b.n	800289c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800289a:	2300      	movs	r3, #0
}
 800289c:	4618      	mov	r0, r3
 800289e:	370c      	adds	r7, #12
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bc80      	pop	{r7}
 80028a4:	4770      	bx	lr
	...

080028a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b086      	sub	sp, #24
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d101      	bne.n	80028ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e272      	b.n	8002da0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0301 	and.w	r3, r3, #1
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	f000 8087 	beq.w	80029d6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80028c8:	4b92      	ldr	r3, [pc, #584]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f003 030c 	and.w	r3, r3, #12
 80028d0:	2b04      	cmp	r3, #4
 80028d2:	d00c      	beq.n	80028ee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80028d4:	4b8f      	ldr	r3, [pc, #572]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f003 030c 	and.w	r3, r3, #12
 80028dc:	2b08      	cmp	r3, #8
 80028de:	d112      	bne.n	8002906 <HAL_RCC_OscConfig+0x5e>
 80028e0:	4b8c      	ldr	r3, [pc, #560]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028ec:	d10b      	bne.n	8002906 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028ee:	4b89      	ldr	r3, [pc, #548]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d06c      	beq.n	80029d4 <HAL_RCC_OscConfig+0x12c>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d168      	bne.n	80029d4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e24c      	b.n	8002da0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800290e:	d106      	bne.n	800291e <HAL_RCC_OscConfig+0x76>
 8002910:	4b80      	ldr	r3, [pc, #512]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a7f      	ldr	r2, [pc, #508]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 8002916:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800291a:	6013      	str	r3, [r2, #0]
 800291c:	e02e      	b.n	800297c <HAL_RCC_OscConfig+0xd4>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d10c      	bne.n	8002940 <HAL_RCC_OscConfig+0x98>
 8002926:	4b7b      	ldr	r3, [pc, #492]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a7a      	ldr	r2, [pc, #488]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 800292c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002930:	6013      	str	r3, [r2, #0]
 8002932:	4b78      	ldr	r3, [pc, #480]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a77      	ldr	r2, [pc, #476]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 8002938:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800293c:	6013      	str	r3, [r2, #0]
 800293e:	e01d      	b.n	800297c <HAL_RCC_OscConfig+0xd4>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002948:	d10c      	bne.n	8002964 <HAL_RCC_OscConfig+0xbc>
 800294a:	4b72      	ldr	r3, [pc, #456]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a71      	ldr	r2, [pc, #452]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 8002950:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002954:	6013      	str	r3, [r2, #0]
 8002956:	4b6f      	ldr	r3, [pc, #444]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a6e      	ldr	r2, [pc, #440]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 800295c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002960:	6013      	str	r3, [r2, #0]
 8002962:	e00b      	b.n	800297c <HAL_RCC_OscConfig+0xd4>
 8002964:	4b6b      	ldr	r3, [pc, #428]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a6a      	ldr	r2, [pc, #424]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 800296a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800296e:	6013      	str	r3, [r2, #0]
 8002970:	4b68      	ldr	r3, [pc, #416]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a67      	ldr	r2, [pc, #412]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 8002976:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800297a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d013      	beq.n	80029ac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002984:	f7fe fb98 	bl	80010b8 <HAL_GetTick>
 8002988:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800298c:	f7fe fb94 	bl	80010b8 <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b64      	cmp	r3, #100	@ 0x64
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e200      	b.n	8002da0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800299e:	4b5d      	ldr	r3, [pc, #372]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d0f0      	beq.n	800298c <HAL_RCC_OscConfig+0xe4>
 80029aa:	e014      	b.n	80029d6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ac:	f7fe fb84 	bl	80010b8 <HAL_GetTick>
 80029b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029b2:	e008      	b.n	80029c6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029b4:	f7fe fb80 	bl	80010b8 <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	2b64      	cmp	r3, #100	@ 0x64
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e1ec      	b.n	8002da0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029c6:	4b53      	ldr	r3, [pc, #332]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d1f0      	bne.n	80029b4 <HAL_RCC_OscConfig+0x10c>
 80029d2:	e000      	b.n	80029d6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d063      	beq.n	8002aaa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80029e2:	4b4c      	ldr	r3, [pc, #304]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	f003 030c 	and.w	r3, r3, #12
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00b      	beq.n	8002a06 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80029ee:	4b49      	ldr	r3, [pc, #292]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f003 030c 	and.w	r3, r3, #12
 80029f6:	2b08      	cmp	r3, #8
 80029f8:	d11c      	bne.n	8002a34 <HAL_RCC_OscConfig+0x18c>
 80029fa:	4b46      	ldr	r3, [pc, #280]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d116      	bne.n	8002a34 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a06:	4b43      	ldr	r3, [pc, #268]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0302 	and.w	r3, r3, #2
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d005      	beq.n	8002a1e <HAL_RCC_OscConfig+0x176>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	691b      	ldr	r3, [r3, #16]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d001      	beq.n	8002a1e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e1c0      	b.n	8002da0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a1e:	4b3d      	ldr	r3, [pc, #244]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	695b      	ldr	r3, [r3, #20]
 8002a2a:	00db      	lsls	r3, r3, #3
 8002a2c:	4939      	ldr	r1, [pc, #228]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a32:	e03a      	b.n	8002aaa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	691b      	ldr	r3, [r3, #16]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d020      	beq.n	8002a7e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a3c:	4b36      	ldr	r3, [pc, #216]	@ (8002b18 <HAL_RCC_OscConfig+0x270>)
 8002a3e:	2201      	movs	r2, #1
 8002a40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a42:	f7fe fb39 	bl	80010b8 <HAL_GetTick>
 8002a46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a48:	e008      	b.n	8002a5c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a4a:	f7fe fb35 	bl	80010b8 <HAL_GetTick>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	1ad3      	subs	r3, r2, r3
 8002a54:	2b02      	cmp	r3, #2
 8002a56:	d901      	bls.n	8002a5c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002a58:	2303      	movs	r3, #3
 8002a5a:	e1a1      	b.n	8002da0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a5c:	4b2d      	ldr	r3, [pc, #180]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0302 	and.w	r3, r3, #2
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d0f0      	beq.n	8002a4a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a68:	4b2a      	ldr	r3, [pc, #168]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	695b      	ldr	r3, [r3, #20]
 8002a74:	00db      	lsls	r3, r3, #3
 8002a76:	4927      	ldr	r1, [pc, #156]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	600b      	str	r3, [r1, #0]
 8002a7c:	e015      	b.n	8002aaa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a7e:	4b26      	ldr	r3, [pc, #152]	@ (8002b18 <HAL_RCC_OscConfig+0x270>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a84:	f7fe fb18 	bl	80010b8 <HAL_GetTick>
 8002a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a8a:	e008      	b.n	8002a9e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a8c:	f7fe fb14 	bl	80010b8 <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d901      	bls.n	8002a9e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	e180      	b.n	8002da0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a9e:	4b1d      	ldr	r3, [pc, #116]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0302 	and.w	r3, r3, #2
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d1f0      	bne.n	8002a8c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0308 	and.w	r3, r3, #8
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d03a      	beq.n	8002b2c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	699b      	ldr	r3, [r3, #24]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d019      	beq.n	8002af2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002abe:	4b17      	ldr	r3, [pc, #92]	@ (8002b1c <HAL_RCC_OscConfig+0x274>)
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ac4:	f7fe faf8 	bl	80010b8 <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002acc:	f7fe faf4 	bl	80010b8 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e160      	b.n	8002da0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ade:	4b0d      	ldr	r3, [pc, #52]	@ (8002b14 <HAL_RCC_OscConfig+0x26c>)
 8002ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae2:	f003 0302 	and.w	r3, r3, #2
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d0f0      	beq.n	8002acc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002aea:	2001      	movs	r0, #1
 8002aec:	f000 faba 	bl	8003064 <RCC_Delay>
 8002af0:	e01c      	b.n	8002b2c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002af2:	4b0a      	ldr	r3, [pc, #40]	@ (8002b1c <HAL_RCC_OscConfig+0x274>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002af8:	f7fe fade 	bl	80010b8 <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002afe:	e00f      	b.n	8002b20 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b00:	f7fe fada 	bl	80010b8 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d908      	bls.n	8002b20 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e146      	b.n	8002da0 <HAL_RCC_OscConfig+0x4f8>
 8002b12:	bf00      	nop
 8002b14:	40021000 	.word	0x40021000
 8002b18:	42420000 	.word	0x42420000
 8002b1c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b20:	4b92      	ldr	r3, [pc, #584]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b24:	f003 0302 	and.w	r3, r3, #2
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d1e9      	bne.n	8002b00 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0304 	and.w	r3, r3, #4
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	f000 80a6 	beq.w	8002c86 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b3e:	4b8b      	ldr	r3, [pc, #556]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002b40:	69db      	ldr	r3, [r3, #28]
 8002b42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d10d      	bne.n	8002b66 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b4a:	4b88      	ldr	r3, [pc, #544]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002b4c:	69db      	ldr	r3, [r3, #28]
 8002b4e:	4a87      	ldr	r2, [pc, #540]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002b50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b54:	61d3      	str	r3, [r2, #28]
 8002b56:	4b85      	ldr	r3, [pc, #532]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002b58:	69db      	ldr	r3, [r3, #28]
 8002b5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b5e:	60bb      	str	r3, [r7, #8]
 8002b60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b62:	2301      	movs	r3, #1
 8002b64:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b66:	4b82      	ldr	r3, [pc, #520]	@ (8002d70 <HAL_RCC_OscConfig+0x4c8>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d118      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b72:	4b7f      	ldr	r3, [pc, #508]	@ (8002d70 <HAL_RCC_OscConfig+0x4c8>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a7e      	ldr	r2, [pc, #504]	@ (8002d70 <HAL_RCC_OscConfig+0x4c8>)
 8002b78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b7e:	f7fe fa9b 	bl	80010b8 <HAL_GetTick>
 8002b82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b84:	e008      	b.n	8002b98 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b86:	f7fe fa97 	bl	80010b8 <HAL_GetTick>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	2b64      	cmp	r3, #100	@ 0x64
 8002b92:	d901      	bls.n	8002b98 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002b94:	2303      	movs	r3, #3
 8002b96:	e103      	b.n	8002da0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b98:	4b75      	ldr	r3, [pc, #468]	@ (8002d70 <HAL_RCC_OscConfig+0x4c8>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d0f0      	beq.n	8002b86 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d106      	bne.n	8002bba <HAL_RCC_OscConfig+0x312>
 8002bac:	4b6f      	ldr	r3, [pc, #444]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002bae:	6a1b      	ldr	r3, [r3, #32]
 8002bb0:	4a6e      	ldr	r2, [pc, #440]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002bb2:	f043 0301 	orr.w	r3, r3, #1
 8002bb6:	6213      	str	r3, [r2, #32]
 8002bb8:	e02d      	b.n	8002c16 <HAL_RCC_OscConfig+0x36e>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d10c      	bne.n	8002bdc <HAL_RCC_OscConfig+0x334>
 8002bc2:	4b6a      	ldr	r3, [pc, #424]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002bc4:	6a1b      	ldr	r3, [r3, #32]
 8002bc6:	4a69      	ldr	r2, [pc, #420]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002bc8:	f023 0301 	bic.w	r3, r3, #1
 8002bcc:	6213      	str	r3, [r2, #32]
 8002bce:	4b67      	ldr	r3, [pc, #412]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002bd0:	6a1b      	ldr	r3, [r3, #32]
 8002bd2:	4a66      	ldr	r2, [pc, #408]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002bd4:	f023 0304 	bic.w	r3, r3, #4
 8002bd8:	6213      	str	r3, [r2, #32]
 8002bda:	e01c      	b.n	8002c16 <HAL_RCC_OscConfig+0x36e>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	2b05      	cmp	r3, #5
 8002be2:	d10c      	bne.n	8002bfe <HAL_RCC_OscConfig+0x356>
 8002be4:	4b61      	ldr	r3, [pc, #388]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002be6:	6a1b      	ldr	r3, [r3, #32]
 8002be8:	4a60      	ldr	r2, [pc, #384]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002bea:	f043 0304 	orr.w	r3, r3, #4
 8002bee:	6213      	str	r3, [r2, #32]
 8002bf0:	4b5e      	ldr	r3, [pc, #376]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002bf2:	6a1b      	ldr	r3, [r3, #32]
 8002bf4:	4a5d      	ldr	r2, [pc, #372]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002bf6:	f043 0301 	orr.w	r3, r3, #1
 8002bfa:	6213      	str	r3, [r2, #32]
 8002bfc:	e00b      	b.n	8002c16 <HAL_RCC_OscConfig+0x36e>
 8002bfe:	4b5b      	ldr	r3, [pc, #364]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002c00:	6a1b      	ldr	r3, [r3, #32]
 8002c02:	4a5a      	ldr	r2, [pc, #360]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002c04:	f023 0301 	bic.w	r3, r3, #1
 8002c08:	6213      	str	r3, [r2, #32]
 8002c0a:	4b58      	ldr	r3, [pc, #352]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002c0c:	6a1b      	ldr	r3, [r3, #32]
 8002c0e:	4a57      	ldr	r2, [pc, #348]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002c10:	f023 0304 	bic.w	r3, r3, #4
 8002c14:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d015      	beq.n	8002c4a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c1e:	f7fe fa4b 	bl	80010b8 <HAL_GetTick>
 8002c22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c24:	e00a      	b.n	8002c3c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c26:	f7fe fa47 	bl	80010b8 <HAL_GetTick>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d901      	bls.n	8002c3c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	e0b1      	b.n	8002da0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c3c:	4b4b      	ldr	r3, [pc, #300]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002c3e:	6a1b      	ldr	r3, [r3, #32]
 8002c40:	f003 0302 	and.w	r3, r3, #2
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d0ee      	beq.n	8002c26 <HAL_RCC_OscConfig+0x37e>
 8002c48:	e014      	b.n	8002c74 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c4a:	f7fe fa35 	bl	80010b8 <HAL_GetTick>
 8002c4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c50:	e00a      	b.n	8002c68 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c52:	f7fe fa31 	bl	80010b8 <HAL_GetTick>
 8002c56:	4602      	mov	r2, r0
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	1ad3      	subs	r3, r2, r3
 8002c5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d901      	bls.n	8002c68 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002c64:	2303      	movs	r3, #3
 8002c66:	e09b      	b.n	8002da0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c68:	4b40      	ldr	r3, [pc, #256]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002c6a:	6a1b      	ldr	r3, [r3, #32]
 8002c6c:	f003 0302 	and.w	r3, r3, #2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d1ee      	bne.n	8002c52 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002c74:	7dfb      	ldrb	r3, [r7, #23]
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d105      	bne.n	8002c86 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c7a:	4b3c      	ldr	r3, [pc, #240]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002c7c:	69db      	ldr	r3, [r3, #28]
 8002c7e:	4a3b      	ldr	r2, [pc, #236]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002c80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c84:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	69db      	ldr	r3, [r3, #28]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	f000 8087 	beq.w	8002d9e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c90:	4b36      	ldr	r3, [pc, #216]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f003 030c 	and.w	r3, r3, #12
 8002c98:	2b08      	cmp	r3, #8
 8002c9a:	d061      	beq.n	8002d60 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	69db      	ldr	r3, [r3, #28]
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d146      	bne.n	8002d32 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ca4:	4b33      	ldr	r3, [pc, #204]	@ (8002d74 <HAL_RCC_OscConfig+0x4cc>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002caa:	f7fe fa05 	bl	80010b8 <HAL_GetTick>
 8002cae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cb0:	e008      	b.n	8002cc4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cb2:	f7fe fa01 	bl	80010b8 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d901      	bls.n	8002cc4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e06d      	b.n	8002da0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cc4:	4b29      	ldr	r3, [pc, #164]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d1f0      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6a1b      	ldr	r3, [r3, #32]
 8002cd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cd8:	d108      	bne.n	8002cec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002cda:	4b24      	ldr	r3, [pc, #144]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	4921      	ldr	r1, [pc, #132]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cec:	4b1f      	ldr	r3, [pc, #124]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a19      	ldr	r1, [r3, #32]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cfc:	430b      	orrs	r3, r1
 8002cfe:	491b      	ldr	r1, [pc, #108]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002d00:	4313      	orrs	r3, r2
 8002d02:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d04:	4b1b      	ldr	r3, [pc, #108]	@ (8002d74 <HAL_RCC_OscConfig+0x4cc>)
 8002d06:	2201      	movs	r2, #1
 8002d08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d0a:	f7fe f9d5 	bl	80010b8 <HAL_GetTick>
 8002d0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d10:	e008      	b.n	8002d24 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d12:	f7fe f9d1 	bl	80010b8 <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d901      	bls.n	8002d24 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e03d      	b.n	8002da0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d24:	4b11      	ldr	r3, [pc, #68]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d0f0      	beq.n	8002d12 <HAL_RCC_OscConfig+0x46a>
 8002d30:	e035      	b.n	8002d9e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d32:	4b10      	ldr	r3, [pc, #64]	@ (8002d74 <HAL_RCC_OscConfig+0x4cc>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d38:	f7fe f9be 	bl	80010b8 <HAL_GetTick>
 8002d3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d3e:	e008      	b.n	8002d52 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d40:	f7fe f9ba 	bl	80010b8 <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d901      	bls.n	8002d52 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e026      	b.n	8002da0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d52:	4b06      	ldr	r3, [pc, #24]	@ (8002d6c <HAL_RCC_OscConfig+0x4c4>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d1f0      	bne.n	8002d40 <HAL_RCC_OscConfig+0x498>
 8002d5e:	e01e      	b.n	8002d9e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	69db      	ldr	r3, [r3, #28]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d107      	bne.n	8002d78 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e019      	b.n	8002da0 <HAL_RCC_OscConfig+0x4f8>
 8002d6c:	40021000 	.word	0x40021000
 8002d70:	40007000 	.word	0x40007000
 8002d74:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002d78:	4b0b      	ldr	r3, [pc, #44]	@ (8002da8 <HAL_RCC_OscConfig+0x500>)
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a1b      	ldr	r3, [r3, #32]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d106      	bne.n	8002d9a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d001      	beq.n	8002d9e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e000      	b.n	8002da0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002d9e:	2300      	movs	r3, #0
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3718      	adds	r7, #24
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	40021000 	.word	0x40021000

08002dac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d101      	bne.n	8002dc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e0d0      	b.n	8002f62 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002dc0:	4b6a      	ldr	r3, [pc, #424]	@ (8002f6c <HAL_RCC_ClockConfig+0x1c0>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0307 	and.w	r3, r3, #7
 8002dc8:	683a      	ldr	r2, [r7, #0]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d910      	bls.n	8002df0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dce:	4b67      	ldr	r3, [pc, #412]	@ (8002f6c <HAL_RCC_ClockConfig+0x1c0>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f023 0207 	bic.w	r2, r3, #7
 8002dd6:	4965      	ldr	r1, [pc, #404]	@ (8002f6c <HAL_RCC_ClockConfig+0x1c0>)
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dde:	4b63      	ldr	r3, [pc, #396]	@ (8002f6c <HAL_RCC_ClockConfig+0x1c0>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0307 	and.w	r3, r3, #7
 8002de6:	683a      	ldr	r2, [r7, #0]
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d001      	beq.n	8002df0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e0b8      	b.n	8002f62 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f003 0302 	and.w	r3, r3, #2
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d020      	beq.n	8002e3e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0304 	and.w	r3, r3, #4
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d005      	beq.n	8002e14 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e08:	4b59      	ldr	r3, [pc, #356]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	4a58      	ldr	r2, [pc, #352]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002e0e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e12:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0308 	and.w	r3, r3, #8
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d005      	beq.n	8002e2c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e20:	4b53      	ldr	r3, [pc, #332]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	4a52      	ldr	r2, [pc, #328]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002e26:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002e2a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e2c:	4b50      	ldr	r3, [pc, #320]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	494d      	ldr	r1, [pc, #308]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 0301 	and.w	r3, r3, #1
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d040      	beq.n	8002ecc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d107      	bne.n	8002e62 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e52:	4b47      	ldr	r3, [pc, #284]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d115      	bne.n	8002e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e07f      	b.n	8002f62 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d107      	bne.n	8002e7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e6a:	4b41      	ldr	r3, [pc, #260]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d109      	bne.n	8002e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e073      	b.n	8002f62 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e7a:	4b3d      	ldr	r3, [pc, #244]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0302 	and.w	r3, r3, #2
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d101      	bne.n	8002e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e06b      	b.n	8002f62 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e8a:	4b39      	ldr	r3, [pc, #228]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f023 0203 	bic.w	r2, r3, #3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	4936      	ldr	r1, [pc, #216]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e9c:	f7fe f90c 	bl	80010b8 <HAL_GetTick>
 8002ea0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ea2:	e00a      	b.n	8002eba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ea4:	f7fe f908 	bl	80010b8 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d901      	bls.n	8002eba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e053      	b.n	8002f62 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eba:	4b2d      	ldr	r3, [pc, #180]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f003 020c 	and.w	r2, r3, #12
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d1eb      	bne.n	8002ea4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ecc:	4b27      	ldr	r3, [pc, #156]	@ (8002f6c <HAL_RCC_ClockConfig+0x1c0>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0307 	and.w	r3, r3, #7
 8002ed4:	683a      	ldr	r2, [r7, #0]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d210      	bcs.n	8002efc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eda:	4b24      	ldr	r3, [pc, #144]	@ (8002f6c <HAL_RCC_ClockConfig+0x1c0>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f023 0207 	bic.w	r2, r3, #7
 8002ee2:	4922      	ldr	r1, [pc, #136]	@ (8002f6c <HAL_RCC_ClockConfig+0x1c0>)
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eea:	4b20      	ldr	r3, [pc, #128]	@ (8002f6c <HAL_RCC_ClockConfig+0x1c0>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0307 	and.w	r3, r3, #7
 8002ef2:	683a      	ldr	r2, [r7, #0]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d001      	beq.n	8002efc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e032      	b.n	8002f62 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0304 	and.w	r3, r3, #4
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d008      	beq.n	8002f1a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f08:	4b19      	ldr	r3, [pc, #100]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	4916      	ldr	r1, [pc, #88]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002f16:	4313      	orrs	r3, r2
 8002f18:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0308 	and.w	r3, r3, #8
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d009      	beq.n	8002f3a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002f26:	4b12      	ldr	r3, [pc, #72]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	691b      	ldr	r3, [r3, #16]
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	490e      	ldr	r1, [pc, #56]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002f36:	4313      	orrs	r3, r2
 8002f38:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f3a:	f000 f821 	bl	8002f80 <HAL_RCC_GetSysClockFreq>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	4b0b      	ldr	r3, [pc, #44]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	091b      	lsrs	r3, r3, #4
 8002f46:	f003 030f 	and.w	r3, r3, #15
 8002f4a:	490a      	ldr	r1, [pc, #40]	@ (8002f74 <HAL_RCC_ClockConfig+0x1c8>)
 8002f4c:	5ccb      	ldrb	r3, [r1, r3]
 8002f4e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f52:	4a09      	ldr	r2, [pc, #36]	@ (8002f78 <HAL_RCC_ClockConfig+0x1cc>)
 8002f54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002f56:	4b09      	ldr	r3, [pc, #36]	@ (8002f7c <HAL_RCC_ClockConfig+0x1d0>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f7fe f86a 	bl	8001034 <HAL_InitTick>

  return HAL_OK;
 8002f60:	2300      	movs	r3, #0
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3710      	adds	r7, #16
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	40022000 	.word	0x40022000
 8002f70:	40021000 	.word	0x40021000
 8002f74:	080045d0 	.word	0x080045d0
 8002f78:	20000008 	.word	0x20000008
 8002f7c:	2000000c 	.word	0x2000000c

08002f80 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b087      	sub	sp, #28
 8002f84:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f86:	2300      	movs	r3, #0
 8002f88:	60fb      	str	r3, [r7, #12]
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	60bb      	str	r3, [r7, #8]
 8002f8e:	2300      	movs	r3, #0
 8002f90:	617b      	str	r3, [r7, #20]
 8002f92:	2300      	movs	r3, #0
 8002f94:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002f96:	2300      	movs	r3, #0
 8002f98:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002f9a:	4b1e      	ldr	r3, [pc, #120]	@ (8003014 <HAL_RCC_GetSysClockFreq+0x94>)
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	f003 030c 	and.w	r3, r3, #12
 8002fa6:	2b04      	cmp	r3, #4
 8002fa8:	d002      	beq.n	8002fb0 <HAL_RCC_GetSysClockFreq+0x30>
 8002faa:	2b08      	cmp	r3, #8
 8002fac:	d003      	beq.n	8002fb6 <HAL_RCC_GetSysClockFreq+0x36>
 8002fae:	e027      	b.n	8003000 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002fb0:	4b19      	ldr	r3, [pc, #100]	@ (8003018 <HAL_RCC_GetSysClockFreq+0x98>)
 8002fb2:	613b      	str	r3, [r7, #16]
      break;
 8002fb4:	e027      	b.n	8003006 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	0c9b      	lsrs	r3, r3, #18
 8002fba:	f003 030f 	and.w	r3, r3, #15
 8002fbe:	4a17      	ldr	r2, [pc, #92]	@ (800301c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002fc0:	5cd3      	ldrb	r3, [r2, r3]
 8002fc2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d010      	beq.n	8002ff0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002fce:	4b11      	ldr	r3, [pc, #68]	@ (8003014 <HAL_RCC_GetSysClockFreq+0x94>)
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	0c5b      	lsrs	r3, r3, #17
 8002fd4:	f003 0301 	and.w	r3, r3, #1
 8002fd8:	4a11      	ldr	r2, [pc, #68]	@ (8003020 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002fda:	5cd3      	ldrb	r3, [r2, r3]
 8002fdc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a0d      	ldr	r2, [pc, #52]	@ (8003018 <HAL_RCC_GetSysClockFreq+0x98>)
 8002fe2:	fb03 f202 	mul.w	r2, r3, r2
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fec:	617b      	str	r3, [r7, #20]
 8002fee:	e004      	b.n	8002ffa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	4a0c      	ldr	r2, [pc, #48]	@ (8003024 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ff4:	fb02 f303 	mul.w	r3, r2, r3
 8002ff8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	613b      	str	r3, [r7, #16]
      break;
 8002ffe:	e002      	b.n	8003006 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003000:	4b05      	ldr	r3, [pc, #20]	@ (8003018 <HAL_RCC_GetSysClockFreq+0x98>)
 8003002:	613b      	str	r3, [r7, #16]
      break;
 8003004:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003006:	693b      	ldr	r3, [r7, #16]
}
 8003008:	4618      	mov	r0, r3
 800300a:	371c      	adds	r7, #28
 800300c:	46bd      	mov	sp, r7
 800300e:	bc80      	pop	{r7}
 8003010:	4770      	bx	lr
 8003012:	bf00      	nop
 8003014:	40021000 	.word	0x40021000
 8003018:	007a1200 	.word	0x007a1200
 800301c:	080045e8 	.word	0x080045e8
 8003020:	080045f8 	.word	0x080045f8
 8003024:	003d0900 	.word	0x003d0900

08003028 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003028:	b480      	push	{r7}
 800302a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800302c:	4b02      	ldr	r3, [pc, #8]	@ (8003038 <HAL_RCC_GetHCLKFreq+0x10>)
 800302e:	681b      	ldr	r3, [r3, #0]
}
 8003030:	4618      	mov	r0, r3
 8003032:	46bd      	mov	sp, r7
 8003034:	bc80      	pop	{r7}
 8003036:	4770      	bx	lr
 8003038:	20000008 	.word	0x20000008

0800303c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003040:	f7ff fff2 	bl	8003028 <HAL_RCC_GetHCLKFreq>
 8003044:	4602      	mov	r2, r0
 8003046:	4b05      	ldr	r3, [pc, #20]	@ (800305c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	0a1b      	lsrs	r3, r3, #8
 800304c:	f003 0307 	and.w	r3, r3, #7
 8003050:	4903      	ldr	r1, [pc, #12]	@ (8003060 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003052:	5ccb      	ldrb	r3, [r1, r3]
 8003054:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003058:	4618      	mov	r0, r3
 800305a:	bd80      	pop	{r7, pc}
 800305c:	40021000 	.word	0x40021000
 8003060:	080045e0 	.word	0x080045e0

08003064 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003064:	b480      	push	{r7}
 8003066:	b085      	sub	sp, #20
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800306c:	4b0a      	ldr	r3, [pc, #40]	@ (8003098 <RCC_Delay+0x34>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a0a      	ldr	r2, [pc, #40]	@ (800309c <RCC_Delay+0x38>)
 8003072:	fba2 2303 	umull	r2, r3, r2, r3
 8003076:	0a5b      	lsrs	r3, r3, #9
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	fb02 f303 	mul.w	r3, r2, r3
 800307e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003080:	bf00      	nop
  }
  while (Delay --);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	1e5a      	subs	r2, r3, #1
 8003086:	60fa      	str	r2, [r7, #12]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d1f9      	bne.n	8003080 <RCC_Delay+0x1c>
}
 800308c:	bf00      	nop
 800308e:	bf00      	nop
 8003090:	3714      	adds	r7, #20
 8003092:	46bd      	mov	sp, r7
 8003094:	bc80      	pop	{r7}
 8003096:	4770      	bx	lr
 8003098:	20000008 	.word	0x20000008
 800309c:	10624dd3 	.word	0x10624dd3

080030a0 <millis>:
// PLL_period_ps = 1655; macro_period_vclks = 2304
#define calcMacroPeriod(vcsel_period_pclks) ((((uint32_t)2304 * (vcsel_period_pclks) * 1655) + 500) / 1000)

uint32_t measurement_timing_budget_us;

uint32_t millis(){
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
	uint32_t st=HAL_GetTick();
 80030a6:	f7fe f807 	bl	80010b8 <HAL_GetTick>
 80030aa:	6078      	str	r0, [r7, #4]
	return st;
 80030ac:	687b      	ldr	r3, [r7, #4]
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3708      	adds	r7, #8
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
	...

080030b8 <writeReg>:

// Write an 8-bit register
void writeReg(uint8_t reg, uint8_t value)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af02      	add	r7, sp, #8
 80030be:	4603      	mov	r3, r0
 80030c0:	460a      	mov	r2, r1
 80030c2:	71fb      	strb	r3, [r7, #7]
 80030c4:	4613      	mov	r3, r2
 80030c6:	71bb      	strb	r3, [r7, #6]
	uint8_t array[2];
	array[0]=reg;
 80030c8:	79fb      	ldrb	r3, [r7, #7]
 80030ca:	733b      	strb	r3, [r7, #12]
	array[1]=value;
 80030cc:	79bb      	ldrb	r3, [r7, #6]
 80030ce:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,array,2,HAL_MAX_DELAY);
 80030d0:	f107 020c 	add.w	r2, r7, #12
 80030d4:	f04f 33ff 	mov.w	r3, #4294967295
 80030d8:	9300      	str	r3, [sp, #0]
 80030da:	2302      	movs	r3, #2
 80030dc:	2152      	movs	r1, #82	@ 0x52
 80030de:	4803      	ldr	r0, [pc, #12]	@ (80030ec <writeReg+0x34>)
 80030e0:	f7fe fbc4 	bl	800186c <HAL_I2C_Master_Transmit>

}
 80030e4:	bf00      	nop
 80030e6:	3710      	adds	r7, #16
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	20000038 	.word	0x20000038

080030f0 <writeReg16Bit>:

// Write a 16-bit register
void writeReg16Bit(uint8_t reg, uint16_t value)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b086      	sub	sp, #24
 80030f4:	af02      	add	r7, sp, #8
 80030f6:	4603      	mov	r3, r0
 80030f8:	460a      	mov	r2, r1
 80030fa:	71fb      	strb	r3, [r7, #7]
 80030fc:	4613      	mov	r3, r2
 80030fe:	80bb      	strh	r3, [r7, #4]
	uint8_t array[3];
	array[0]=reg;
 8003100:	79fb      	ldrb	r3, [r7, #7]
 8003102:	733b      	strb	r3, [r7, #12]
	array[1]=(value >> 8) & 0xFF;
 8003104:	88bb      	ldrh	r3, [r7, #4]
 8003106:	0a1b      	lsrs	r3, r3, #8
 8003108:	b29b      	uxth	r3, r3
 800310a:	b2db      	uxtb	r3, r3
 800310c:	737b      	strb	r3, [r7, #13]
	array[2]= value  & 0xFF;
 800310e:	88bb      	ldrh	r3, [r7, #4]
 8003110:	b2db      	uxtb	r3, r3
 8003112:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,array,3,HAL_MAX_DELAY);
 8003114:	f107 020c 	add.w	r2, r7, #12
 8003118:	f04f 33ff 	mov.w	r3, #4294967295
 800311c:	9300      	str	r3, [sp, #0]
 800311e:	2303      	movs	r3, #3
 8003120:	2152      	movs	r1, #82	@ 0x52
 8003122:	4803      	ldr	r0, [pc, #12]	@ (8003130 <writeReg16Bit+0x40>)
 8003124:	f7fe fba2 	bl	800186c <HAL_I2C_Master_Transmit>
}
 8003128:	bf00      	nop
 800312a:	3710      	adds	r7, #16
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}
 8003130:	20000038 	.word	0x20000038

08003134 <readReg>:
	HAL_I2C_Master_Transmit(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,array,5,HAL_MAX_DELAY);
}

// Read an 8-bit register
uint8_t readReg(uint8_t reg)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b086      	sub	sp, #24
 8003138:	af02      	add	r7, sp, #8
 800313a:	4603      	mov	r3, r0
 800313c:	71fb      	strb	r3, [r7, #7]
	uint8_t value;
 	uint8_t array[1];
 	uint8_t data[1];
	array[0]=reg;
 800313e:	79fb      	ldrb	r3, [r7, #7]
 8003140:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,array,1,HAL_MAX_DELAY);
 8003142:	f107 020c 	add.w	r2, r7, #12
 8003146:	f04f 33ff 	mov.w	r3, #4294967295
 800314a:	9300      	str	r3, [sp, #0]
 800314c:	2301      	movs	r3, #1
 800314e:	2152      	movs	r1, #82	@ 0x52
 8003150:	4809      	ldr	r0, [pc, #36]	@ (8003178 <readReg+0x44>)
 8003152:	f7fe fb8b 	bl	800186c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,data,1,HAL_MAX_DELAY);
 8003156:	f107 0208 	add.w	r2, r7, #8
 800315a:	f04f 33ff 	mov.w	r3, #4294967295
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	2301      	movs	r3, #1
 8003162:	2152      	movs	r1, #82	@ 0x52
 8003164:	4804      	ldr	r0, [pc, #16]	@ (8003178 <readReg+0x44>)
 8003166:	f7fe fc7f 	bl	8001a68 <HAL_I2C_Master_Receive>
	value=data[0];
 800316a:	7a3b      	ldrb	r3, [r7, #8]
 800316c:	73fb      	strb	r3, [r7, #15]
  return value;
 800316e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003170:	4618      	mov	r0, r3
 8003172:	3710      	adds	r7, #16
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	20000038 	.word	0x20000038

0800317c <readReg16Bit>:

// Read a 16-bit register
uint16_t readReg16Bit(uint8_t reg)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b086      	sub	sp, #24
 8003180:	af02      	add	r7, sp, #8
 8003182:	4603      	mov	r3, r0
 8003184:	71fb      	strb	r3, [r7, #7]
	uint16_t value;
	uint8_t array[1];
	uint8_t data[2];
	array[0]=reg;
 8003186:	79fb      	ldrb	r3, [r7, #7]
 8003188:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,array,1,HAL_MAX_DELAY);
 800318a:	f107 020c 	add.w	r2, r7, #12
 800318e:	f04f 33ff 	mov.w	r3, #4294967295
 8003192:	9300      	str	r3, [sp, #0]
 8003194:	2301      	movs	r3, #1
 8003196:	2152      	movs	r1, #82	@ 0x52
 8003198:	480c      	ldr	r0, [pc, #48]	@ (80031cc <readReg16Bit+0x50>)
 800319a:	f7fe fb67 	bl	800186c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,data,2,HAL_MAX_DELAY);
 800319e:	f107 0208 	add.w	r2, r7, #8
 80031a2:	f04f 33ff 	mov.w	r3, #4294967295
 80031a6:	9300      	str	r3, [sp, #0]
 80031a8:	2302      	movs	r3, #2
 80031aa:	2152      	movs	r1, #82	@ 0x52
 80031ac:	4807      	ldr	r0, [pc, #28]	@ (80031cc <readReg16Bit+0x50>)
 80031ae:	f7fe fc5b 	bl	8001a68 <HAL_I2C_Master_Receive>
	//value=array[1];
	value  = (uint16_t)data[0] << 8;
 80031b2:	7a3b      	ldrb	r3, [r7, #8]
 80031b4:	021b      	lsls	r3, r3, #8
 80031b6:	81fb      	strh	r3, [r7, #14]
	value |=data[1];
 80031b8:	7a7b      	ldrb	r3, [r7, #9]
 80031ba:	461a      	mov	r2, r3
 80031bc:	89fb      	ldrh	r3, [r7, #14]
 80031be:	4313      	orrs	r3, r2
 80031c0:	81fb      	strh	r3, [r7, #14]


  return value;
 80031c2:	89fb      	ldrh	r3, [r7, #14]
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	3710      	adds	r7, #16
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}
 80031cc:	20000038 	.word	0x20000038

080031d0 <writeMulti>:
}

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void writeMulti(uint8_t reg, uint8_t const * src, uint8_t count)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b084      	sub	sp, #16
 80031d4:	af02      	add	r7, sp, #8
 80031d6:	4603      	mov	r3, r0
 80031d8:	6039      	str	r1, [r7, #0]
 80031da:	71fb      	strb	r3, [r7, #7]
 80031dc:	4613      	mov	r3, r2
 80031de:	71bb      	strb	r3, [r7, #6]
  ///Wire.beginTransmission(address);
  ///Wire.write(reg);
	HAL_I2C_Master_Transmit(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,reg,1,HAL_MAX_DELAY);
 80031e0:	79fb      	ldrb	r3, [r7, #7]
 80031e2:	461a      	mov	r2, r3
 80031e4:	f04f 33ff 	mov.w	r3, #4294967295
 80031e8:	9300      	str	r3, [sp, #0]
 80031ea:	2301      	movs	r3, #1
 80031ec:	2152      	movs	r1, #82	@ 0x52
 80031ee:	480d      	ldr	r0, [pc, #52]	@ (8003224 <writeMulti+0x54>)
 80031f0:	f7fe fb3c 	bl	800186c <HAL_I2C_Master_Transmit>

  while (count-- > 0)
 80031f4:	e00c      	b.n	8003210 <writeMulti+0x40>
  {
    //Wire.write(*(src++));
	  HAL_I2C_Master_Transmit(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,*(src++),1,HAL_MAX_DELAY);
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	1c5a      	adds	r2, r3, #1
 80031fa:	603a      	str	r2, [r7, #0]
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	461a      	mov	r2, r3
 8003200:	f04f 33ff 	mov.w	r3, #4294967295
 8003204:	9300      	str	r3, [sp, #0]
 8003206:	2301      	movs	r3, #1
 8003208:	2152      	movs	r1, #82	@ 0x52
 800320a:	4806      	ldr	r0, [pc, #24]	@ (8003224 <writeMulti+0x54>)
 800320c:	f7fe fb2e 	bl	800186c <HAL_I2C_Master_Transmit>
  while (count-- > 0)
 8003210:	79bb      	ldrb	r3, [r7, #6]
 8003212:	1e5a      	subs	r2, r3, #1
 8003214:	71ba      	strb	r2, [r7, #6]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1ed      	bne.n	80031f6 <writeMulti+0x26>
  }

  //last_status = Wire.endTransmission();
}
 800321a:	bf00      	nop
 800321c:	bf00      	nop
 800321e:	3708      	adds	r7, #8
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	20000038 	.word	0x20000038

08003228 <readMulti>:

void readMulti(uint8_t reg, uint8_t * dst, uint8_t count)
{
 8003228:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800322c:	b087      	sub	sp, #28
 800322e:	af02      	add	r7, sp, #8
 8003230:	4603      	mov	r3, r0
 8003232:	6039      	str	r1, [r7, #0]
 8003234:	71fb      	strb	r3, [r7, #7]
 8003236:	4613      	mov	r3, r2
 8003238:	71bb      	strb	r3, [r7, #6]
 800323a:	466b      	mov	r3, sp
 800323c:	461e      	mov	r6, r3
	uint8_t array[count];
 800323e:	79b9      	ldrb	r1, [r7, #6]
 8003240:	460b      	mov	r3, r1
 8003242:	3b01      	subs	r3, #1
 8003244:	60fb      	str	r3, [r7, #12]
 8003246:	b2cb      	uxtb	r3, r1
 8003248:	2200      	movs	r2, #0
 800324a:	4698      	mov	r8, r3
 800324c:	4691      	mov	r9, r2
 800324e:	f04f 0200 	mov.w	r2, #0
 8003252:	f04f 0300 	mov.w	r3, #0
 8003256:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800325a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800325e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003262:	b2cb      	uxtb	r3, r1
 8003264:	2200      	movs	r2, #0
 8003266:	461c      	mov	r4, r3
 8003268:	4615      	mov	r5, r2
 800326a:	f04f 0200 	mov.w	r2, #0
 800326e:	f04f 0300 	mov.w	r3, #0
 8003272:	00eb      	lsls	r3, r5, #3
 8003274:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003278:	00e2      	lsls	r2, r4, #3
 800327a:	460b      	mov	r3, r1
 800327c:	3307      	adds	r3, #7
 800327e:	08db      	lsrs	r3, r3, #3
 8003280:	00db      	lsls	r3, r3, #3
 8003282:	ebad 0d03 	sub.w	sp, sp, r3
 8003286:	ab02      	add	r3, sp, #8
 8003288:	3300      	adds	r3, #0
 800328a:	60bb      	str	r3, [r7, #8]
	array[0]=reg;
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	79fa      	ldrb	r2, [r7, #7]
 8003290:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,array[0],1,HAL_MAX_DELAY);
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	781b      	ldrb	r3, [r3, #0]
 8003296:	461a      	mov	r2, r3
 8003298:	f04f 33ff 	mov.w	r3, #4294967295
 800329c:	9300      	str	r3, [sp, #0]
 800329e:	2301      	movs	r3, #1
 80032a0:	2152      	movs	r1, #82	@ 0x52
 80032a2:	4810      	ldr	r0, [pc, #64]	@ (80032e4 <readMulti+0xbc>)
 80032a4:	f7fe fae2 	bl	800186c <HAL_I2C_Master_Transmit>

	HAL_I2C_Master_Receive(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,array,count,HAL_MAX_DELAY);
 80032a8:	79bb      	ldrb	r3, [r7, #6]
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	f04f 32ff 	mov.w	r2, #4294967295
 80032b0:	9200      	str	r2, [sp, #0]
 80032b2:	68ba      	ldr	r2, [r7, #8]
 80032b4:	2152      	movs	r1, #82	@ 0x52
 80032b6:	480b      	ldr	r0, [pc, #44]	@ (80032e4 <readMulti+0xbc>)
 80032b8:	f7fe fbd6 	bl	8001a68 <HAL_I2C_Master_Receive>
  while (count-- > 0)
 80032bc:	e007      	b.n	80032ce <readMulti+0xa6>
  {
    *(dst++) = array[count-1];
 80032be:	79bb      	ldrb	r3, [r7, #6]
 80032c0:	1e5a      	subs	r2, r3, #1
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	1c59      	adds	r1, r3, #1
 80032c6:	6039      	str	r1, [r7, #0]
 80032c8:	68b9      	ldr	r1, [r7, #8]
 80032ca:	5c8a      	ldrb	r2, [r1, r2]
 80032cc:	701a      	strb	r2, [r3, #0]
  while (count-- > 0)
 80032ce:	79bb      	ldrb	r3, [r7, #6]
 80032d0:	1e5a      	subs	r2, r3, #1
 80032d2:	71ba      	strb	r2, [r7, #6]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d1f2      	bne.n	80032be <readMulti+0x96>
 80032d8:	46b5      	mov	sp, r6
  }
}
 80032da:	bf00      	nop
 80032dc:	3714      	adds	r7, #20
 80032de:	46bd      	mov	sp, r7
 80032e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80032e4:	20000038 	.word	0x20000038

080032e8 <init>:
  address = new_addr;
}


bool init(bool io_2v8)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	4603      	mov	r3, r0
 80032f0:	71fb      	strb	r3, [r7, #7]
  // VL53L0X_DataInit() begin

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 80032f2:	79fb      	ldrb	r3, [r7, #7]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d00a      	beq.n	800330e <init+0x26>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
    readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 80032f8:	2089      	movs	r0, #137	@ 0x89
 80032fa:	f7ff ff1b 	bl	8003134 <readReg>
 80032fe:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8003300:	f043 0301 	orr.w	r3, r3, #1
 8003304:	b2db      	uxtb	r3, r3
 8003306:	4619      	mov	r1, r3
 8003308:	2089      	movs	r0, #137	@ 0x89
 800330a:	f7ff fed5 	bl	80030b8 <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 800330e:	2100      	movs	r1, #0
 8003310:	2088      	movs	r0, #136	@ 0x88
 8003312:	f7ff fed1 	bl	80030b8 <writeReg>

  writeReg(0x80, 0x01);
 8003316:	2101      	movs	r1, #1
 8003318:	2080      	movs	r0, #128	@ 0x80
 800331a:	f7ff fecd 	bl	80030b8 <writeReg>
  writeReg(0xFF, 0x01);
 800331e:	2101      	movs	r1, #1
 8003320:	20ff      	movs	r0, #255	@ 0xff
 8003322:	f7ff fec9 	bl	80030b8 <writeReg>
  writeReg(0x00, 0x00);
 8003326:	2100      	movs	r1, #0
 8003328:	2000      	movs	r0, #0
 800332a:	f7ff fec5 	bl	80030b8 <writeReg>
  stop_variable = readReg(0x91);
 800332e:	2091      	movs	r0, #145	@ 0x91
 8003330:	f7ff ff00 	bl	8003134 <readReg>
 8003334:	4603      	mov	r3, r0
 8003336:	461a      	mov	r2, r3
 8003338:	4b3b      	ldr	r3, [pc, #236]	@ (8003428 <init+0x140>)
 800333a:	701a      	strb	r2, [r3, #0]
  writeReg(0x00, 0x01);
 800333c:	2101      	movs	r1, #1
 800333e:	2000      	movs	r0, #0
 8003340:	f7ff feba 	bl	80030b8 <writeReg>
  writeReg(0xFF, 0x00);
 8003344:	2100      	movs	r1, #0
 8003346:	20ff      	movs	r0, #255	@ 0xff
 8003348:	f7ff feb6 	bl	80030b8 <writeReg>
  writeReg(0x80, 0x00);
 800334c:	2100      	movs	r1, #0
 800334e:	2080      	movs	r0, #128	@ 0x80
 8003350:	f7ff feb2 	bl	80030b8 <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 8003354:	2060      	movs	r0, #96	@ 0x60
 8003356:	f7ff feed 	bl	8003134 <readReg>
 800335a:	4603      	mov	r3, r0
 800335c:	f043 0312 	orr.w	r3, r3, #18
 8003360:	b2db      	uxtb	r3, r3
 8003362:	4619      	mov	r1, r3
 8003364:	2060      	movs	r0, #96	@ 0x60
 8003366:	f7ff fea7 	bl	80030b8 <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 800336a:	f04f 507a 	mov.w	r0, #1048576000	@ 0x3e800000
 800336e:	f000 fa03 	bl	8003778 <setSignalRateLimit>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 8003372:	21ff      	movs	r1, #255	@ 0xff
 8003374:	2001      	movs	r0, #1
 8003376:	f7ff fe9f 	bl	80030b8 <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 800337a:	f107 0213 	add.w	r2, r7, #19
 800337e:	f107 0314 	add.w	r3, r7, #20
 8003382:	4611      	mov	r1, r2
 8003384:	4618      	mov	r0, r3
 8003386:	f000 fbd9 	bl	8003b3c <getSpadInfo>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d101      	bne.n	8003394 <init+0xac>
 8003390:	2300      	movs	r3, #0
 8003392:	e1ea      	b.n	800376a <init+0x482>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8003394:	f107 030c 	add.w	r3, r7, #12
 8003398:	2206      	movs	r2, #6
 800339a:	4619      	mov	r1, r3
 800339c:	20b0      	movs	r0, #176	@ 0xb0
 800339e:	f7ff ff43 	bl	8003228 <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 80033a2:	2101      	movs	r1, #1
 80033a4:	20ff      	movs	r0, #255	@ 0xff
 80033a6:	f7ff fe87 	bl	80030b8 <writeReg>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 80033aa:	2100      	movs	r1, #0
 80033ac:	204f      	movs	r0, #79	@ 0x4f
 80033ae:	f7ff fe83 	bl	80030b8 <writeReg>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 80033b2:	212c      	movs	r1, #44	@ 0x2c
 80033b4:	204e      	movs	r0, #78	@ 0x4e
 80033b6:	f7ff fe7f 	bl	80030b8 <writeReg>
  writeReg(0xFF, 0x00);
 80033ba:	2100      	movs	r1, #0
 80033bc:	20ff      	movs	r0, #255	@ 0xff
 80033be:	f7ff fe7b 	bl	80030b8 <writeReg>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 80033c2:	21b4      	movs	r1, #180	@ 0xb4
 80033c4:	20b6      	movs	r0, #182	@ 0xb6
 80033c6:	f7ff fe77 	bl	80030b8 <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 80033ca:	7cfb      	ldrb	r3, [r7, #19]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d001      	beq.n	80033d4 <init+0xec>
 80033d0:	230c      	movs	r3, #12
 80033d2:	e000      	b.n	80033d6 <init+0xee>
 80033d4:	2300      	movs	r3, #0
 80033d6:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 80033d8:	2300      	movs	r3, #0
 80033da:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 80033dc:	2300      	movs	r3, #0
 80033de:	75bb      	strb	r3, [r7, #22]
 80033e0:	e03b      	b.n	800345a <init+0x172>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 80033e2:	7dba      	ldrb	r2, [r7, #22]
 80033e4:	7d7b      	ldrb	r3, [r7, #21]
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d303      	bcc.n	80033f2 <init+0x10a>
 80033ea:	7d3b      	ldrb	r3, [r7, #20]
 80033ec:	7dfa      	ldrb	r2, [r7, #23]
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d11c      	bne.n	800342c <init+0x144>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 80033f2:	7dbb      	ldrb	r3, [r7, #22]
 80033f4:	08db      	lsrs	r3, r3, #3
 80033f6:	b2d8      	uxtb	r0, r3
 80033f8:	4603      	mov	r3, r0
 80033fa:	3318      	adds	r3, #24
 80033fc:	443b      	add	r3, r7
 80033fe:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003402:	b25a      	sxtb	r2, r3
 8003404:	7dbb      	ldrb	r3, [r7, #22]
 8003406:	f003 0307 	and.w	r3, r3, #7
 800340a:	2101      	movs	r1, #1
 800340c:	fa01 f303 	lsl.w	r3, r1, r3
 8003410:	b25b      	sxtb	r3, r3
 8003412:	43db      	mvns	r3, r3
 8003414:	b25b      	sxtb	r3, r3
 8003416:	4013      	ands	r3, r2
 8003418:	b25a      	sxtb	r2, r3
 800341a:	4603      	mov	r3, r0
 800341c:	b2d2      	uxtb	r2, r2
 800341e:	3318      	adds	r3, #24
 8003420:	443b      	add	r3, r7
 8003422:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8003426:	e015      	b.n	8003454 <init+0x16c>
 8003428:	20000000 	.word	0x20000000
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 800342c:	7dbb      	ldrb	r3, [r7, #22]
 800342e:	08db      	lsrs	r3, r3, #3
 8003430:	b2db      	uxtb	r3, r3
 8003432:	3318      	adds	r3, #24
 8003434:	443b      	add	r3, r7
 8003436:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800343a:	461a      	mov	r2, r3
 800343c:	7dbb      	ldrb	r3, [r7, #22]
 800343e:	f003 0307 	and.w	r3, r3, #7
 8003442:	fa42 f303 	asr.w	r3, r2, r3
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	2b00      	cmp	r3, #0
 800344c:	d002      	beq.n	8003454 <init+0x16c>
    {
      spads_enabled++;
 800344e:	7dfb      	ldrb	r3, [r7, #23]
 8003450:	3301      	adds	r3, #1
 8003452:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 8003454:	7dbb      	ldrb	r3, [r7, #22]
 8003456:	3301      	adds	r3, #1
 8003458:	75bb      	strb	r3, [r7, #22]
 800345a:	7dbb      	ldrb	r3, [r7, #22]
 800345c:	2b2f      	cmp	r3, #47	@ 0x2f
 800345e:	d9c0      	bls.n	80033e2 <init+0xfa>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8003460:	f107 030c 	add.w	r3, r7, #12
 8003464:	2206      	movs	r2, #6
 8003466:	4619      	mov	r1, r3
 8003468:	20b0      	movs	r0, #176	@ 0xb0
 800346a:	f7ff feb1 	bl	80031d0 <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 800346e:	2101      	movs	r1, #1
 8003470:	20ff      	movs	r0, #255	@ 0xff
 8003472:	f7ff fe21 	bl	80030b8 <writeReg>
  writeReg(0x00, 0x00);
 8003476:	2100      	movs	r1, #0
 8003478:	2000      	movs	r0, #0
 800347a:	f7ff fe1d 	bl	80030b8 <writeReg>

  writeReg(0xFF, 0x00);
 800347e:	2100      	movs	r1, #0
 8003480:	20ff      	movs	r0, #255	@ 0xff
 8003482:	f7ff fe19 	bl	80030b8 <writeReg>
  writeReg(0x09, 0x00);
 8003486:	2100      	movs	r1, #0
 8003488:	2009      	movs	r0, #9
 800348a:	f7ff fe15 	bl	80030b8 <writeReg>
  writeReg(0x10, 0x00);
 800348e:	2100      	movs	r1, #0
 8003490:	2010      	movs	r0, #16
 8003492:	f7ff fe11 	bl	80030b8 <writeReg>
  writeReg(0x11, 0x00);
 8003496:	2100      	movs	r1, #0
 8003498:	2011      	movs	r0, #17
 800349a:	f7ff fe0d 	bl	80030b8 <writeReg>

  writeReg(0x24, 0x01);
 800349e:	2101      	movs	r1, #1
 80034a0:	2024      	movs	r0, #36	@ 0x24
 80034a2:	f7ff fe09 	bl	80030b8 <writeReg>
  writeReg(0x25, 0xFF);
 80034a6:	21ff      	movs	r1, #255	@ 0xff
 80034a8:	2025      	movs	r0, #37	@ 0x25
 80034aa:	f7ff fe05 	bl	80030b8 <writeReg>
  writeReg(0x75, 0x00);
 80034ae:	2100      	movs	r1, #0
 80034b0:	2075      	movs	r0, #117	@ 0x75
 80034b2:	f7ff fe01 	bl	80030b8 <writeReg>

  writeReg(0xFF, 0x01);
 80034b6:	2101      	movs	r1, #1
 80034b8:	20ff      	movs	r0, #255	@ 0xff
 80034ba:	f7ff fdfd 	bl	80030b8 <writeReg>
  writeReg(0x4E, 0x2C);
 80034be:	212c      	movs	r1, #44	@ 0x2c
 80034c0:	204e      	movs	r0, #78	@ 0x4e
 80034c2:	f7ff fdf9 	bl	80030b8 <writeReg>
  writeReg(0x48, 0x00);
 80034c6:	2100      	movs	r1, #0
 80034c8:	2048      	movs	r0, #72	@ 0x48
 80034ca:	f7ff fdf5 	bl	80030b8 <writeReg>
  writeReg(0x30, 0x20);
 80034ce:	2120      	movs	r1, #32
 80034d0:	2030      	movs	r0, #48	@ 0x30
 80034d2:	f7ff fdf1 	bl	80030b8 <writeReg>

  writeReg(0xFF, 0x00);
 80034d6:	2100      	movs	r1, #0
 80034d8:	20ff      	movs	r0, #255	@ 0xff
 80034da:	f7ff fded 	bl	80030b8 <writeReg>
  writeReg(0x30, 0x09);
 80034de:	2109      	movs	r1, #9
 80034e0:	2030      	movs	r0, #48	@ 0x30
 80034e2:	f7ff fde9 	bl	80030b8 <writeReg>
  writeReg(0x54, 0x00);
 80034e6:	2100      	movs	r1, #0
 80034e8:	2054      	movs	r0, #84	@ 0x54
 80034ea:	f7ff fde5 	bl	80030b8 <writeReg>
  writeReg(0x31, 0x04);
 80034ee:	2104      	movs	r1, #4
 80034f0:	2031      	movs	r0, #49	@ 0x31
 80034f2:	f7ff fde1 	bl	80030b8 <writeReg>
  writeReg(0x32, 0x03);
 80034f6:	2103      	movs	r1, #3
 80034f8:	2032      	movs	r0, #50	@ 0x32
 80034fa:	f7ff fddd 	bl	80030b8 <writeReg>
  writeReg(0x40, 0x83);
 80034fe:	2183      	movs	r1, #131	@ 0x83
 8003500:	2040      	movs	r0, #64	@ 0x40
 8003502:	f7ff fdd9 	bl	80030b8 <writeReg>
  writeReg(0x46, 0x25);
 8003506:	2125      	movs	r1, #37	@ 0x25
 8003508:	2046      	movs	r0, #70	@ 0x46
 800350a:	f7ff fdd5 	bl	80030b8 <writeReg>
  writeReg(0x60, 0x00);
 800350e:	2100      	movs	r1, #0
 8003510:	2060      	movs	r0, #96	@ 0x60
 8003512:	f7ff fdd1 	bl	80030b8 <writeReg>
  writeReg(0x27, 0x00);
 8003516:	2100      	movs	r1, #0
 8003518:	2027      	movs	r0, #39	@ 0x27
 800351a:	f7ff fdcd 	bl	80030b8 <writeReg>
  writeReg(0x50, 0x06);
 800351e:	2106      	movs	r1, #6
 8003520:	2050      	movs	r0, #80	@ 0x50
 8003522:	f7ff fdc9 	bl	80030b8 <writeReg>
  writeReg(0x51, 0x00);
 8003526:	2100      	movs	r1, #0
 8003528:	2051      	movs	r0, #81	@ 0x51
 800352a:	f7ff fdc5 	bl	80030b8 <writeReg>
  writeReg(0x52, 0x96);
 800352e:	2196      	movs	r1, #150	@ 0x96
 8003530:	2052      	movs	r0, #82	@ 0x52
 8003532:	f7ff fdc1 	bl	80030b8 <writeReg>
  writeReg(0x56, 0x08);
 8003536:	2108      	movs	r1, #8
 8003538:	2056      	movs	r0, #86	@ 0x56
 800353a:	f7ff fdbd 	bl	80030b8 <writeReg>
  writeReg(0x57, 0x30);
 800353e:	2130      	movs	r1, #48	@ 0x30
 8003540:	2057      	movs	r0, #87	@ 0x57
 8003542:	f7ff fdb9 	bl	80030b8 <writeReg>
  writeReg(0x61, 0x00);
 8003546:	2100      	movs	r1, #0
 8003548:	2061      	movs	r0, #97	@ 0x61
 800354a:	f7ff fdb5 	bl	80030b8 <writeReg>
  writeReg(0x62, 0x00);
 800354e:	2100      	movs	r1, #0
 8003550:	2062      	movs	r0, #98	@ 0x62
 8003552:	f7ff fdb1 	bl	80030b8 <writeReg>
  writeReg(0x64, 0x00);
 8003556:	2100      	movs	r1, #0
 8003558:	2064      	movs	r0, #100	@ 0x64
 800355a:	f7ff fdad 	bl	80030b8 <writeReg>
  writeReg(0x65, 0x00);
 800355e:	2100      	movs	r1, #0
 8003560:	2065      	movs	r0, #101	@ 0x65
 8003562:	f7ff fda9 	bl	80030b8 <writeReg>
  writeReg(0x66, 0xA0);
 8003566:	21a0      	movs	r1, #160	@ 0xa0
 8003568:	2066      	movs	r0, #102	@ 0x66
 800356a:	f7ff fda5 	bl	80030b8 <writeReg>

  writeReg(0xFF, 0x01);
 800356e:	2101      	movs	r1, #1
 8003570:	20ff      	movs	r0, #255	@ 0xff
 8003572:	f7ff fda1 	bl	80030b8 <writeReg>
  writeReg(0x22, 0x32);
 8003576:	2132      	movs	r1, #50	@ 0x32
 8003578:	2022      	movs	r0, #34	@ 0x22
 800357a:	f7ff fd9d 	bl	80030b8 <writeReg>
  writeReg(0x47, 0x14);
 800357e:	2114      	movs	r1, #20
 8003580:	2047      	movs	r0, #71	@ 0x47
 8003582:	f7ff fd99 	bl	80030b8 <writeReg>
  writeReg(0x49, 0xFF);
 8003586:	21ff      	movs	r1, #255	@ 0xff
 8003588:	2049      	movs	r0, #73	@ 0x49
 800358a:	f7ff fd95 	bl	80030b8 <writeReg>
  writeReg(0x4A, 0x00);
 800358e:	2100      	movs	r1, #0
 8003590:	204a      	movs	r0, #74	@ 0x4a
 8003592:	f7ff fd91 	bl	80030b8 <writeReg>

  writeReg(0xFF, 0x00);
 8003596:	2100      	movs	r1, #0
 8003598:	20ff      	movs	r0, #255	@ 0xff
 800359a:	f7ff fd8d 	bl	80030b8 <writeReg>
  writeReg(0x7A, 0x0A);
 800359e:	210a      	movs	r1, #10
 80035a0:	207a      	movs	r0, #122	@ 0x7a
 80035a2:	f7ff fd89 	bl	80030b8 <writeReg>
  writeReg(0x7B, 0x00);
 80035a6:	2100      	movs	r1, #0
 80035a8:	207b      	movs	r0, #123	@ 0x7b
 80035aa:	f7ff fd85 	bl	80030b8 <writeReg>
  writeReg(0x78, 0x21);
 80035ae:	2121      	movs	r1, #33	@ 0x21
 80035b0:	2078      	movs	r0, #120	@ 0x78
 80035b2:	f7ff fd81 	bl	80030b8 <writeReg>

  writeReg(0xFF, 0x01);
 80035b6:	2101      	movs	r1, #1
 80035b8:	20ff      	movs	r0, #255	@ 0xff
 80035ba:	f7ff fd7d 	bl	80030b8 <writeReg>
  writeReg(0x23, 0x34);
 80035be:	2134      	movs	r1, #52	@ 0x34
 80035c0:	2023      	movs	r0, #35	@ 0x23
 80035c2:	f7ff fd79 	bl	80030b8 <writeReg>
  writeReg(0x42, 0x00);
 80035c6:	2100      	movs	r1, #0
 80035c8:	2042      	movs	r0, #66	@ 0x42
 80035ca:	f7ff fd75 	bl	80030b8 <writeReg>
  writeReg(0x44, 0xFF);
 80035ce:	21ff      	movs	r1, #255	@ 0xff
 80035d0:	2044      	movs	r0, #68	@ 0x44
 80035d2:	f7ff fd71 	bl	80030b8 <writeReg>
  writeReg(0x45, 0x26);
 80035d6:	2126      	movs	r1, #38	@ 0x26
 80035d8:	2045      	movs	r0, #69	@ 0x45
 80035da:	f7ff fd6d 	bl	80030b8 <writeReg>
  writeReg(0x46, 0x05);
 80035de:	2105      	movs	r1, #5
 80035e0:	2046      	movs	r0, #70	@ 0x46
 80035e2:	f7ff fd69 	bl	80030b8 <writeReg>
  writeReg(0x40, 0x40);
 80035e6:	2140      	movs	r1, #64	@ 0x40
 80035e8:	2040      	movs	r0, #64	@ 0x40
 80035ea:	f7ff fd65 	bl	80030b8 <writeReg>
  writeReg(0x0E, 0x06);
 80035ee:	2106      	movs	r1, #6
 80035f0:	200e      	movs	r0, #14
 80035f2:	f7ff fd61 	bl	80030b8 <writeReg>
  writeReg(0x20, 0x1A);
 80035f6:	211a      	movs	r1, #26
 80035f8:	2020      	movs	r0, #32
 80035fa:	f7ff fd5d 	bl	80030b8 <writeReg>
  writeReg(0x43, 0x40);
 80035fe:	2140      	movs	r1, #64	@ 0x40
 8003600:	2043      	movs	r0, #67	@ 0x43
 8003602:	f7ff fd59 	bl	80030b8 <writeReg>

  writeReg(0xFF, 0x00);
 8003606:	2100      	movs	r1, #0
 8003608:	20ff      	movs	r0, #255	@ 0xff
 800360a:	f7ff fd55 	bl	80030b8 <writeReg>
  writeReg(0x34, 0x03);
 800360e:	2103      	movs	r1, #3
 8003610:	2034      	movs	r0, #52	@ 0x34
 8003612:	f7ff fd51 	bl	80030b8 <writeReg>
  writeReg(0x35, 0x44);
 8003616:	2144      	movs	r1, #68	@ 0x44
 8003618:	2035      	movs	r0, #53	@ 0x35
 800361a:	f7ff fd4d 	bl	80030b8 <writeReg>

  writeReg(0xFF, 0x01);
 800361e:	2101      	movs	r1, #1
 8003620:	20ff      	movs	r0, #255	@ 0xff
 8003622:	f7ff fd49 	bl	80030b8 <writeReg>
  writeReg(0x31, 0x04);
 8003626:	2104      	movs	r1, #4
 8003628:	2031      	movs	r0, #49	@ 0x31
 800362a:	f7ff fd45 	bl	80030b8 <writeReg>
  writeReg(0x4B, 0x09);
 800362e:	2109      	movs	r1, #9
 8003630:	204b      	movs	r0, #75	@ 0x4b
 8003632:	f7ff fd41 	bl	80030b8 <writeReg>
  writeReg(0x4C, 0x05);
 8003636:	2105      	movs	r1, #5
 8003638:	204c      	movs	r0, #76	@ 0x4c
 800363a:	f7ff fd3d 	bl	80030b8 <writeReg>
  writeReg(0x4D, 0x04);
 800363e:	2104      	movs	r1, #4
 8003640:	204d      	movs	r0, #77	@ 0x4d
 8003642:	f7ff fd39 	bl	80030b8 <writeReg>

  writeReg(0xFF, 0x00);
 8003646:	2100      	movs	r1, #0
 8003648:	20ff      	movs	r0, #255	@ 0xff
 800364a:	f7ff fd35 	bl	80030b8 <writeReg>
  writeReg(0x44, 0x00);
 800364e:	2100      	movs	r1, #0
 8003650:	2044      	movs	r0, #68	@ 0x44
 8003652:	f7ff fd31 	bl	80030b8 <writeReg>
  writeReg(0x45, 0x20);
 8003656:	2120      	movs	r1, #32
 8003658:	2045      	movs	r0, #69	@ 0x45
 800365a:	f7ff fd2d 	bl	80030b8 <writeReg>
  writeReg(0x47, 0x08);
 800365e:	2108      	movs	r1, #8
 8003660:	2047      	movs	r0, #71	@ 0x47
 8003662:	f7ff fd29 	bl	80030b8 <writeReg>
  writeReg(0x48, 0x28);
 8003666:	2128      	movs	r1, #40	@ 0x28
 8003668:	2048      	movs	r0, #72	@ 0x48
 800366a:	f7ff fd25 	bl	80030b8 <writeReg>
  writeReg(0x67, 0x00);
 800366e:	2100      	movs	r1, #0
 8003670:	2067      	movs	r0, #103	@ 0x67
 8003672:	f7ff fd21 	bl	80030b8 <writeReg>
  writeReg(0x70, 0x04);
 8003676:	2104      	movs	r1, #4
 8003678:	2070      	movs	r0, #112	@ 0x70
 800367a:	f7ff fd1d 	bl	80030b8 <writeReg>
  writeReg(0x71, 0x01);
 800367e:	2101      	movs	r1, #1
 8003680:	2071      	movs	r0, #113	@ 0x71
 8003682:	f7ff fd19 	bl	80030b8 <writeReg>
  writeReg(0x72, 0xFE);
 8003686:	21fe      	movs	r1, #254	@ 0xfe
 8003688:	2072      	movs	r0, #114	@ 0x72
 800368a:	f7ff fd15 	bl	80030b8 <writeReg>
  writeReg(0x76, 0x00);
 800368e:	2100      	movs	r1, #0
 8003690:	2076      	movs	r0, #118	@ 0x76
 8003692:	f7ff fd11 	bl	80030b8 <writeReg>
  writeReg(0x77, 0x00);
 8003696:	2100      	movs	r1, #0
 8003698:	2077      	movs	r0, #119	@ 0x77
 800369a:	f7ff fd0d 	bl	80030b8 <writeReg>

  writeReg(0xFF, 0x01);
 800369e:	2101      	movs	r1, #1
 80036a0:	20ff      	movs	r0, #255	@ 0xff
 80036a2:	f7ff fd09 	bl	80030b8 <writeReg>
  writeReg(0x0D, 0x01);
 80036a6:	2101      	movs	r1, #1
 80036a8:	200d      	movs	r0, #13
 80036aa:	f7ff fd05 	bl	80030b8 <writeReg>

  writeReg(0xFF, 0x00);
 80036ae:	2100      	movs	r1, #0
 80036b0:	20ff      	movs	r0, #255	@ 0xff
 80036b2:	f7ff fd01 	bl	80030b8 <writeReg>
  writeReg(0x80, 0x01);
 80036b6:	2101      	movs	r1, #1
 80036b8:	2080      	movs	r0, #128	@ 0x80
 80036ba:	f7ff fcfd 	bl	80030b8 <writeReg>
  writeReg(0x01, 0xF8);
 80036be:	21f8      	movs	r1, #248	@ 0xf8
 80036c0:	2001      	movs	r0, #1
 80036c2:	f7ff fcf9 	bl	80030b8 <writeReg>

  writeReg(0xFF, 0x01);
 80036c6:	2101      	movs	r1, #1
 80036c8:	20ff      	movs	r0, #255	@ 0xff
 80036ca:	f7ff fcf5 	bl	80030b8 <writeReg>
  writeReg(0x8E, 0x01);
 80036ce:	2101      	movs	r1, #1
 80036d0:	208e      	movs	r0, #142	@ 0x8e
 80036d2:	f7ff fcf1 	bl	80030b8 <writeReg>
  writeReg(0x00, 0x01);
 80036d6:	2101      	movs	r1, #1
 80036d8:	2000      	movs	r0, #0
 80036da:	f7ff fced 	bl	80030b8 <writeReg>
  writeReg(0xFF, 0x00);
 80036de:	2100      	movs	r1, #0
 80036e0:	20ff      	movs	r0, #255	@ 0xff
 80036e2:	f7ff fce9 	bl	80030b8 <writeReg>
  writeReg(0x80, 0x00);
 80036e6:	2100      	movs	r1, #0
 80036e8:	2080      	movs	r0, #128	@ 0x80
 80036ea:	f7ff fce5 	bl	80030b8 <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 80036ee:	2104      	movs	r1, #4
 80036f0:	200a      	movs	r0, #10
 80036f2:	f7ff fce1 	bl	80030b8 <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 80036f6:	2084      	movs	r0, #132	@ 0x84
 80036f8:	f7ff fd1c 	bl	8003134 <readReg>
 80036fc:	4603      	mov	r3, r0
 80036fe:	f023 0310 	bic.w	r3, r3, #16
 8003702:	b2db      	uxtb	r3, r3
 8003704:	4619      	mov	r1, r3
 8003706:	2084      	movs	r0, #132	@ 0x84
 8003708:	f7ff fcd6 	bl	80030b8 <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 800370c:	2101      	movs	r1, #1
 800370e:	200b      	movs	r0, #11
 8003710:	f7ff fcd2 	bl	80030b8 <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  measurement_timing_budget_us = getMeasurementTimingBudget();
 8003714:	f000 f8fc 	bl	8003910 <getMeasurementTimingBudget>
 8003718:	4603      	mov	r3, r0
 800371a:	4a16      	ldr	r2, [pc, #88]	@ (8003774 <init+0x48c>)
 800371c:	6013      	str	r3, [r2, #0]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 800371e:	21e8      	movs	r1, #232	@ 0xe8
 8003720:	2001      	movs	r0, #1
 8003722:	f7ff fcc9 	bl	80030b8 <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(measurement_timing_budget_us);
 8003726:	4b13      	ldr	r3, [pc, #76]	@ (8003774 <init+0x48c>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4618      	mov	r0, r3
 800372c:	f000 f858 	bl	80037e0 <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8003730:	2101      	movs	r1, #1
 8003732:	2001      	movs	r0, #1
 8003734:	f7ff fcc0 	bl	80030b8 <writeReg>
  if (!performSingleRefCalibration(0x40)) { return false; }
 8003738:	2040      	movs	r0, #64	@ 0x40
 800373a:	f000 fb99 	bl	8003e70 <performSingleRefCalibration>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d101      	bne.n	8003748 <init+0x460>
 8003744:	2300      	movs	r3, #0
 8003746:	e010      	b.n	800376a <init+0x482>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8003748:	2102      	movs	r1, #2
 800374a:	2001      	movs	r0, #1
 800374c:	f7ff fcb4 	bl	80030b8 <writeReg>
  if (!performSingleRefCalibration(0x00)) { return false; }
 8003750:	2000      	movs	r0, #0
 8003752:	f000 fb8d 	bl	8003e70 <performSingleRefCalibration>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d101      	bne.n	8003760 <init+0x478>
 800375c:	2300      	movs	r3, #0
 800375e:	e004      	b.n	800376a <init+0x482>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8003760:	21e8      	movs	r1, #232	@ 0xe8
 8003762:	2001      	movs	r0, #1
 8003764:	f7ff fca8 	bl	80030b8 <writeReg>

  // VL53L0X_PerformRefCalibration() end

  return true;
 8003768:	2301      	movs	r3, #1
}
 800376a:	4618      	mov	r0, r3
 800376c:	3718      	adds	r7, #24
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	20000090 	.word	0x20000090

08003778 <setSignalRateLimit>:

bool setSignalRateLimit(float limit_Mcps)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 8003780:	f04f 0100 	mov.w	r1, #0
 8003784:	6878      	ldr	r0, [r7, #4]
 8003786:	f7fd f9d3 	bl	8000b30 <__aeabi_fcmplt>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d10a      	bne.n	80037a6 <setSignalRateLimit+0x2e>
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	f7fc fe41 	bl	8000418 <__aeabi_f2d>
 8003796:	a310      	add	r3, pc, #64	@ (adr r3, 80037d8 <setSignalRateLimit+0x60>)
 8003798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800379c:	f7fc ff12 	bl	80005c4 <__aeabi_dcmpgt>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d001      	beq.n	80037aa <setSignalRateLimit+0x32>
 80037a6:	2300      	movs	r3, #0
 80037a8:	e00f      	b.n	80037ca <setSignalRateLimit+0x52>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 80037aa:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f7fd f820 	bl	80007f4 <__aeabi_fmul>
 80037b4:	4603      	mov	r3, r0
 80037b6:	4618      	mov	r0, r3
 80037b8:	f7fd fa08 	bl	8000bcc <__aeabi_f2uiz>
 80037bc:	4603      	mov	r3, r0
 80037be:	b29b      	uxth	r3, r3
 80037c0:	4619      	mov	r1, r3
 80037c2:	2044      	movs	r0, #68	@ 0x44
 80037c4:	f7ff fc94 	bl	80030f0 <writeReg16Bit>
  return true;
 80037c8:	2301      	movs	r3, #1
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3708      	adds	r7, #8
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	f3af 8000 	nop.w
 80037d8:	0a3d70a4 	.word	0x0a3d70a4
 80037dc:	407fffd7 	.word	0x407fffd7

080037e0 <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
bool setMeasurementTimingBudget(uint32_t budget_us)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b092      	sub	sp, #72	@ 0x48
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
	struct SequenceStepEnables enables;
	struct SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 80037e8:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 80037ec:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 80037f0:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80037f4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 80037f6:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80037fa:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 80037fc:	f240 234e 	movw	r3, #590	@ 0x24e
 8003800:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 8003802:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8003806:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 8003808:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800380c:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 800380e:	f240 2326 	movw	r3, #550	@ 0x226
 8003812:	86bb      	strh	r3, [r7, #52]	@ 0x34

  uint32_t const MinTimingBudget = 20000;
 8003814:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8003818:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800381e:	429a      	cmp	r2, r3
 8003820:	d201      	bcs.n	8003826 <setMeasurementTimingBudget+0x46>
 8003822:	2300      	movs	r3, #0
 8003824:	e06e      	b.n	8003904 <setMeasurementTimingBudget+0x124>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 8003826:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800382a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800382c:	4413      	add	r3, r2
 800382e:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(&enables);
 8003830:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003834:	4618      	mov	r0, r3
 8003836:	f000 f9f9 	bl	8003c2c <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 800383a:	f107 020c 	add.w	r2, r7, #12
 800383e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003842:	4611      	mov	r1, r2
 8003844:	4618      	mov	r0, r3
 8003846:	f000 fa23 	bl	8003c90 <getSequenceStepTimeouts>

  if (enables.tcc)
 800384a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800384e:	2b00      	cmp	r3, #0
 8003850:	d005      	beq.n	800385e <setMeasurementTimingBudget+0x7e>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8003852:	69ba      	ldr	r2, [r7, #24]
 8003854:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003856:	4413      	add	r3, r2
 8003858:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800385a:	4413      	add	r3, r2
 800385c:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.dss)
 800385e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003862:	2b00      	cmp	r3, #0
 8003864:	d007      	beq.n	8003876 <setMeasurementTimingBudget+0x96>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8003866:	69ba      	ldr	r2, [r7, #24]
 8003868:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800386a:	4413      	add	r3, r2
 800386c:	005b      	lsls	r3, r3, #1
 800386e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003870:	4413      	add	r3, r2
 8003872:	647b      	str	r3, [r7, #68]	@ 0x44
 8003874:	e009      	b.n	800388a <setMeasurementTimingBudget+0xaa>
  }
  else if (enables.msrc)
 8003876:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800387a:	2b00      	cmp	r3, #0
 800387c:	d005      	beq.n	800388a <setMeasurementTimingBudget+0xaa>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 800387e:	69ba      	ldr	r2, [r7, #24]
 8003880:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003882:	4413      	add	r3, r2
 8003884:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003886:	4413      	add	r3, r2
 8003888:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.pre_range)
 800388a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800388e:	2b00      	cmp	r3, #0
 8003890:	d005      	beq.n	800389e <setMeasurementTimingBudget+0xbe>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8003892:	69fa      	ldr	r2, [r7, #28]
 8003894:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003896:	4413      	add	r3, r2
 8003898:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800389a:	4413      	add	r3, r2
 800389c:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.final_range)
 800389e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d02d      	beq.n	8003902 <setMeasurementTimingBudget+0x122>
  {
    used_budget_us += FinalRangeOverhead;
 80038a6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80038a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80038aa:	4413      	add	r3, r2
 80038ac:	647b      	str	r3, [r7, #68]	@ 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 80038ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d901      	bls.n	80038ba <setMeasurementTimingBudget+0xda>
    {
      // "Requested timeout too big."
      return false;
 80038b6:	2300      	movs	r3, #0
 80038b8:	e024      	b.n	8003904 <setMeasurementTimingBudget+0x124>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 80038c2:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	4619      	mov	r1, r3
 80038c8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80038ca:	f000 faab 	bl	8003e24 <timeoutMicrosecondsToMclks>
 80038ce:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 80038d0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 80038d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d005      	beq.n	80038e8 <setMeasurementTimingBudget+0x108>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 80038dc:	8a7a      	ldrh	r2, [r7, #18]
 80038de:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80038e2:	4413      	add	r3, r2
 80038e4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 80038e8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80038ec:	4618      	mov	r0, r3
 80038ee:	f000 fa47 	bl	8003d80 <encodeTimeout>
 80038f2:	4603      	mov	r3, r0
 80038f4:	4619      	mov	r1, r3
 80038f6:	2071      	movs	r0, #113	@ 0x71
 80038f8:	f7ff fbfa 	bl	80030f0 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    measurement_timing_budget_us = budget_us; // store for internal reuse
 80038fc:	4a03      	ldr	r2, [pc, #12]	@ (800390c <setMeasurementTimingBudget+0x12c>)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6013      	str	r3, [r2, #0]
  }
  return true;
 8003902:	2301      	movs	r3, #1
}
 8003904:	4618      	mov	r0, r3
 8003906:	3748      	adds	r7, #72	@ 0x48
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}
 800390c:	20000090 	.word	0x20000090

08003910 <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b08c      	sub	sp, #48	@ 0x30
 8003914:	af00      	add	r7, sp, #0
	struct SequenceStepEnables enables;
	struct SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 8003916:	f240 7376 	movw	r3, #1910	@ 0x776
 800391a:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const EndOverhead        = 960;
 800391c:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8003920:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const MsrcOverhead       = 660;
 8003922:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8003926:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const TccOverhead        = 590;
 8003928:	f240 234e 	movw	r3, #590	@ 0x24e
 800392c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t const DssOverhead        = 690;
 800392e:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8003932:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t const PreRangeOverhead   = 660;
 8003934:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8003938:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 800393a:	f240 2326 	movw	r3, #550	@ 0x226
 800393e:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 8003940:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8003942:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003944:	4413      	add	r3, r2
 8003946:	62fb      	str	r3, [r7, #44]	@ 0x2c

  getSequenceStepEnables(&enables);
 8003948:	f107 0318 	add.w	r3, r7, #24
 800394c:	4618      	mov	r0, r3
 800394e:	f000 f96d 	bl	8003c2c <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8003952:	463a      	mov	r2, r7
 8003954:	f107 0318 	add.w	r3, r7, #24
 8003958:	4611      	mov	r1, r2
 800395a:	4618      	mov	r0, r3
 800395c:	f000 f998 	bl	8003c90 <getSequenceStepTimeouts>

  if (enables.tcc)
 8003960:	7e3b      	ldrb	r3, [r7, #24]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d005      	beq.n	8003972 <getMeasurementTimingBudget+0x62>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8003966:	68fa      	ldr	r2, [r7, #12]
 8003968:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800396a:	4413      	add	r3, r2
 800396c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800396e:	4413      	add	r3, r2
 8003970:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.dss)
 8003972:	7ebb      	ldrb	r3, [r7, #26]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d007      	beq.n	8003988 <getMeasurementTimingBudget+0x78>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8003978:	68fa      	ldr	r2, [r7, #12]
 800397a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800397c:	4413      	add	r3, r2
 800397e:	005b      	lsls	r3, r3, #1
 8003980:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003982:	4413      	add	r3, r2
 8003984:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003986:	e008      	b.n	800399a <getMeasurementTimingBudget+0x8a>
  }
  else if (enables.msrc)
 8003988:	7e7b      	ldrb	r3, [r7, #25]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d005      	beq.n	800399a <getMeasurementTimingBudget+0x8a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 800398e:	68fa      	ldr	r2, [r7, #12]
 8003990:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003992:	4413      	add	r3, r2
 8003994:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003996:	4413      	add	r3, r2
 8003998:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.pre_range)
 800399a:	7efb      	ldrb	r3, [r7, #27]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d005      	beq.n	80039ac <getMeasurementTimingBudget+0x9c>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 80039a0:	693a      	ldr	r2, [r7, #16]
 80039a2:	8c3b      	ldrh	r3, [r7, #32]
 80039a4:	4413      	add	r3, r2
 80039a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039a8:	4413      	add	r3, r2
 80039aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.final_range)
 80039ac:	7f3b      	ldrb	r3, [r7, #28]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d005      	beq.n	80039be <getMeasurementTimingBudget+0xae>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 80039b2:	697a      	ldr	r2, [r7, #20]
 80039b4:	8bfb      	ldrh	r3, [r7, #30]
 80039b6:	4413      	add	r3, r2
 80039b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039ba:	4413      	add	r3, r2
 80039bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  measurement_timing_budget_us = budget_us; // store for internal reuse
 80039be:	4a04      	ldr	r2, [pc, #16]	@ (80039d0 <getMeasurementTimingBudget+0xc0>)
 80039c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039c2:	6013      	str	r3, [r2, #0]
  return budget_us;
 80039c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3730      	adds	r7, #48	@ 0x30
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	bf00      	nop
 80039d0:	20000090 	.word	0x20000090

080039d4 <getVcselPulsePeriod>:


// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b082      	sub	sp, #8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	4603      	mov	r3, r0
 80039dc:	71fb      	strb	r3, [r7, #7]
  if (type == VcselPeriodPreRange)
 80039de:	79fb      	ldrb	r3, [r7, #7]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d108      	bne.n	80039f6 <getVcselPulsePeriod+0x22>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 80039e4:	2050      	movs	r0, #80	@ 0x50
 80039e6:	f7ff fba5 	bl	8003134 <readReg>
 80039ea:	4603      	mov	r3, r0
 80039ec:	3301      	adds	r3, #1
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	005b      	lsls	r3, r3, #1
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	e00c      	b.n	8003a10 <getVcselPulsePeriod+0x3c>
  }
  else if (type == VcselPeriodFinalRange)
 80039f6:	79fb      	ldrb	r3, [r7, #7]
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d108      	bne.n	8003a0e <getVcselPulsePeriod+0x3a>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 80039fc:	2070      	movs	r0, #112	@ 0x70
 80039fe:	f7ff fb99 	bl	8003134 <readReg>
 8003a02:	4603      	mov	r3, r0
 8003a04:	3301      	adds	r3, #1
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	005b      	lsls	r3, r3, #1
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	e000      	b.n	8003a10 <getVcselPulsePeriod+0x3c>
  }
  else { return 255; }
 8003a0e:	23ff      	movs	r3, #255	@ 0xff
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3708      	adds	r7, #8
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <readRangeContinuousMillimeters>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
uint16_t readRangeContinuousMillimeters(void)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
  startTimeout();
 8003a1e:	f7ff fb3f 	bl	80030a0 <millis>
 8003a22:	4603      	mov	r3, r0
 8003a24:	b29a      	uxth	r2, r3
 8003a26:	4b17      	ldr	r3, [pc, #92]	@ (8003a84 <readRangeContinuousMillimeters+0x6c>)
 8003a28:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8003a2a:	e015      	b.n	8003a58 <readRangeContinuousMillimeters+0x40>
  {
    if (checkTimeoutExpired())
 8003a2c:	4b16      	ldr	r3, [pc, #88]	@ (8003a88 <readRangeContinuousMillimeters+0x70>)
 8003a2e:	881b      	ldrh	r3, [r3, #0]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d011      	beq.n	8003a58 <readRangeContinuousMillimeters+0x40>
 8003a34:	f7ff fb34 	bl	80030a0 <millis>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	b29b      	uxth	r3, r3
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	4b11      	ldr	r3, [pc, #68]	@ (8003a84 <readRangeContinuousMillimeters+0x6c>)
 8003a40:	881b      	ldrh	r3, [r3, #0]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	4a10      	ldr	r2, [pc, #64]	@ (8003a88 <readRangeContinuousMillimeters+0x70>)
 8003a46:	8812      	ldrh	r2, [r2, #0]
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	dd05      	ble.n	8003a58 <readRangeContinuousMillimeters+0x40>
    {
      did_timeout = true;
 8003a4c:	4b0f      	ldr	r3, [pc, #60]	@ (8003a8c <readRangeContinuousMillimeters+0x74>)
 8003a4e:	2201      	movs	r2, #1
 8003a50:	701a      	strb	r2, [r3, #0]
      return 65535;
 8003a52:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003a56:	e011      	b.n	8003a7c <readRangeContinuousMillimeters+0x64>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8003a58:	2013      	movs	r0, #19
 8003a5a:	f7ff fb6b 	bl	8003134 <readReg>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	f003 0307 	and.w	r3, r3, #7
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d0e1      	beq.n	8003a2c <readRangeContinuousMillimeters+0x14>
    }
  }

  // assumptions: Linearity Corrective Gain is 1000 (default);
  // fractional ranging is not enabled
  uint16_t range = readReg16Bit(RESULT_RANGE_STATUS + 10);
 8003a68:	201e      	movs	r0, #30
 8003a6a:	f7ff fb87 	bl	800317c <readReg16Bit>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	80fb      	strh	r3, [r7, #6]

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8003a72:	2101      	movs	r1, #1
 8003a74:	200b      	movs	r0, #11
 8003a76:	f7ff fb1f 	bl	80030b8 <writeReg>

  return range;
 8003a7a:	88fb      	ldrh	r3, [r7, #6]
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3708      	adds	r7, #8
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	20000002 	.word	0x20000002
 8003a88:	20000004 	.word	0x20000004
 8003a8c:	20000006 	.word	0x20000006

08003a90 <readRangeSingleMillimeters>:

// Performs a single-shot range measurement and returns the reading in
// millimeters
// based on VL53L0X_PerformSingleRangingMeasurement()
uint16_t readRangeSingleMillimeters(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	af00      	add	r7, sp, #0
  writeReg(0x80, 0x01);
 8003a94:	2101      	movs	r1, #1
 8003a96:	2080      	movs	r0, #128	@ 0x80
 8003a98:	f7ff fb0e 	bl	80030b8 <writeReg>
  writeReg(0xFF, 0x01);
 8003a9c:	2101      	movs	r1, #1
 8003a9e:	20ff      	movs	r0, #255	@ 0xff
 8003aa0:	f7ff fb0a 	bl	80030b8 <writeReg>
  writeReg(0x00, 0x00);
 8003aa4:	2100      	movs	r1, #0
 8003aa6:	2000      	movs	r0, #0
 8003aa8:	f7ff fb06 	bl	80030b8 <writeReg>
  writeReg(0x91, stop_variable);
 8003aac:	4b1f      	ldr	r3, [pc, #124]	@ (8003b2c <readRangeSingleMillimeters+0x9c>)
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	4619      	mov	r1, r3
 8003ab2:	2091      	movs	r0, #145	@ 0x91
 8003ab4:	f7ff fb00 	bl	80030b8 <writeReg>
  writeReg(0x00, 0x01);
 8003ab8:	2101      	movs	r1, #1
 8003aba:	2000      	movs	r0, #0
 8003abc:	f7ff fafc 	bl	80030b8 <writeReg>
  writeReg(0xFF, 0x00);
 8003ac0:	2100      	movs	r1, #0
 8003ac2:	20ff      	movs	r0, #255	@ 0xff
 8003ac4:	f7ff faf8 	bl	80030b8 <writeReg>
  writeReg(0x80, 0x00);
 8003ac8:	2100      	movs	r1, #0
 8003aca:	2080      	movs	r0, #128	@ 0x80
 8003acc:	f7ff faf4 	bl	80030b8 <writeReg>

  writeReg(SYSRANGE_START, 0x01);
 8003ad0:	2101      	movs	r1, #1
 8003ad2:	2000      	movs	r0, #0
 8003ad4:	f7ff faf0 	bl	80030b8 <writeReg>

  // "Wait until start bit has been cleared"
  startTimeout();
 8003ad8:	f7ff fae2 	bl	80030a0 <millis>
 8003adc:	4603      	mov	r3, r0
 8003ade:	b29a      	uxth	r2, r3
 8003ae0:	4b13      	ldr	r3, [pc, #76]	@ (8003b30 <readRangeSingleMillimeters+0xa0>)
 8003ae2:	801a      	strh	r2, [r3, #0]
  while (readReg(SYSRANGE_START) & 0x01)
 8003ae4:	e015      	b.n	8003b12 <readRangeSingleMillimeters+0x82>
  {
    if (checkTimeoutExpired())
 8003ae6:	4b13      	ldr	r3, [pc, #76]	@ (8003b34 <readRangeSingleMillimeters+0xa4>)
 8003ae8:	881b      	ldrh	r3, [r3, #0]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d011      	beq.n	8003b12 <readRangeSingleMillimeters+0x82>
 8003aee:	f7ff fad7 	bl	80030a0 <millis>
 8003af2:	4603      	mov	r3, r0
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	461a      	mov	r2, r3
 8003af8:	4b0d      	ldr	r3, [pc, #52]	@ (8003b30 <readRangeSingleMillimeters+0xa0>)
 8003afa:	881b      	ldrh	r3, [r3, #0]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	4a0d      	ldr	r2, [pc, #52]	@ (8003b34 <readRangeSingleMillimeters+0xa4>)
 8003b00:	8812      	ldrh	r2, [r2, #0]
 8003b02:	4293      	cmp	r3, r2
 8003b04:	dd05      	ble.n	8003b12 <readRangeSingleMillimeters+0x82>
    {
      did_timeout = true;
 8003b06:	4b0c      	ldr	r3, [pc, #48]	@ (8003b38 <readRangeSingleMillimeters+0xa8>)
 8003b08:	2201      	movs	r2, #1
 8003b0a:	701a      	strb	r2, [r3, #0]
      return 65535;
 8003b0c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003b10:	e00a      	b.n	8003b28 <readRangeSingleMillimeters+0x98>
  while (readReg(SYSRANGE_START) & 0x01)
 8003b12:	2000      	movs	r0, #0
 8003b14:	f7ff fb0e 	bl	8003134 <readReg>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d1e1      	bne.n	8003ae6 <readRangeSingleMillimeters+0x56>
    }
  }

  return readRangeContinuousMillimeters();
 8003b22:	f7ff ff79 	bl	8003a18 <readRangeContinuousMillimeters>
 8003b26:	4603      	mov	r3, r0
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	20000000 	.word	0x20000000
 8003b30:	20000002 	.word	0x20000002
 8003b34:	20000004 	.word	0x20000004
 8003b38:	20000006 	.word	0x20000006

08003b3c <getSpadInfo>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
bool getSpadInfo(uint8_t * count, bool * type_is_aperture)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b084      	sub	sp, #16
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 8003b46:	2101      	movs	r1, #1
 8003b48:	2080      	movs	r0, #128	@ 0x80
 8003b4a:	f7ff fab5 	bl	80030b8 <writeReg>
  writeReg(0xFF, 0x01);
 8003b4e:	2101      	movs	r1, #1
 8003b50:	20ff      	movs	r0, #255	@ 0xff
 8003b52:	f7ff fab1 	bl	80030b8 <writeReg>
  writeReg(0x00, 0x00);
 8003b56:	2100      	movs	r1, #0
 8003b58:	2000      	movs	r0, #0
 8003b5a:	f7ff faad 	bl	80030b8 <writeReg>

  writeReg(0xFF, 0x06);
 8003b5e:	2106      	movs	r1, #6
 8003b60:	20ff      	movs	r0, #255	@ 0xff
 8003b62:	f7ff faa9 	bl	80030b8 <writeReg>
  writeReg(0x83, readReg(0x83) | 0x04);
 8003b66:	2083      	movs	r0, #131	@ 0x83
 8003b68:	f7ff fae4 	bl	8003134 <readReg>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	f043 0304 	orr.w	r3, r3, #4
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	4619      	mov	r1, r3
 8003b76:	2083      	movs	r0, #131	@ 0x83
 8003b78:	f7ff fa9e 	bl	80030b8 <writeReg>
  writeReg(0xFF, 0x07);
 8003b7c:	2107      	movs	r1, #7
 8003b7e:	20ff      	movs	r0, #255	@ 0xff
 8003b80:	f7ff fa9a 	bl	80030b8 <writeReg>
  writeReg(0x81, 0x01);
 8003b84:	2101      	movs	r1, #1
 8003b86:	2081      	movs	r0, #129	@ 0x81
 8003b88:	f7ff fa96 	bl	80030b8 <writeReg>

  writeReg(0x80, 0x01);
 8003b8c:	2101      	movs	r1, #1
 8003b8e:	2080      	movs	r0, #128	@ 0x80
 8003b90:	f7ff fa92 	bl	80030b8 <writeReg>

  writeReg(0x94, 0x6b);
 8003b94:	216b      	movs	r1, #107	@ 0x6b
 8003b96:	2094      	movs	r0, #148	@ 0x94
 8003b98:	f7ff fa8e 	bl	80030b8 <writeReg>
  writeReg(0x83, 0x00);
 8003b9c:	2100      	movs	r1, #0
 8003b9e:	2083      	movs	r0, #131	@ 0x83
 8003ba0:	f7ff fa8a 	bl	80030b8 <writeReg>
  startTimeout();
 8003ba4:	f7ff fa7c 	bl	80030a0 <millis>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	b29a      	uxth	r2, r3
 8003bac:	4b1e      	ldr	r3, [pc, #120]	@ (8003c28 <getSpadInfo+0xec>)
 8003bae:	801a      	strh	r2, [r3, #0]
//  while (readReg(0x83) == 0x00)
//  {
//    if (checkTimeoutExpired()) { return false; }
//  }
  writeReg(0x83, 0x01);
 8003bb0:	2101      	movs	r1, #1
 8003bb2:	2083      	movs	r0, #131	@ 0x83
 8003bb4:	f7ff fa80 	bl	80030b8 <writeReg>
  tmp = readReg(0x92);
 8003bb8:	2092      	movs	r0, #146	@ 0x92
 8003bba:	f7ff fabb 	bl	8003134 <readReg>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	73fb      	strb	r3, [r7, #15]

  *count = tmp & 0x7f;
 8003bc2:	7bfb      	ldrb	r3, [r7, #15]
 8003bc4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bc8:	b2da      	uxtb	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 8003bce:	7bfb      	ldrb	r3, [r7, #15]
 8003bd0:	09db      	lsrs	r3, r3, #7
 8003bd2:	b2da      	uxtb	r2, r3
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 8003bd8:	2100      	movs	r1, #0
 8003bda:	2081      	movs	r0, #129	@ 0x81
 8003bdc:	f7ff fa6c 	bl	80030b8 <writeReg>
  writeReg(0xFF, 0x06);
 8003be0:	2106      	movs	r1, #6
 8003be2:	20ff      	movs	r0, #255	@ 0xff
 8003be4:	f7ff fa68 	bl	80030b8 <writeReg>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 8003be8:	2083      	movs	r0, #131	@ 0x83
 8003bea:	f7ff faa3 	bl	8003134 <readReg>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	f023 0304 	bic.w	r3, r3, #4
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	2083      	movs	r0, #131	@ 0x83
 8003bfa:	f7ff fa5d 	bl	80030b8 <writeReg>
  writeReg(0xFF, 0x01);
 8003bfe:	2101      	movs	r1, #1
 8003c00:	20ff      	movs	r0, #255	@ 0xff
 8003c02:	f7ff fa59 	bl	80030b8 <writeReg>
  writeReg(0x00, 0x01);
 8003c06:	2101      	movs	r1, #1
 8003c08:	2000      	movs	r0, #0
 8003c0a:	f7ff fa55 	bl	80030b8 <writeReg>

  writeReg(0xFF, 0x00);
 8003c0e:	2100      	movs	r1, #0
 8003c10:	20ff      	movs	r0, #255	@ 0xff
 8003c12:	f7ff fa51 	bl	80030b8 <writeReg>
  writeReg(0x80, 0x00);
 8003c16:	2100      	movs	r1, #0
 8003c18:	2080      	movs	r0, #128	@ 0x80
 8003c1a:	f7ff fa4d 	bl	80030b8 <writeReg>

  return true;
 8003c1e:	2301      	movs	r3, #1
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3710      	adds	r7, #16
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	20000002 	.word	0x20000002

08003c2c <getSequenceStepEnables>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(struct SequenceStepEnables * enables)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8003c34:	2001      	movs	r0, #1
 8003c36:	f7ff fa7d 	bl	8003134 <readReg>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8003c3e:	7bfb      	ldrb	r3, [r7, #15]
 8003c40:	091b      	lsrs	r3, r3, #4
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	f003 0301 	and.w	r3, r3, #1
 8003c48:	b2da      	uxtb	r2, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8003c4e:	7bfb      	ldrb	r3, [r7, #15]
 8003c50:	08db      	lsrs	r3, r3, #3
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	f003 0301 	and.w	r3, r3, #1
 8003c58:	b2da      	uxtb	r2, r3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8003c5e:	7bfb      	ldrb	r3, [r7, #15]
 8003c60:	089b      	lsrs	r3, r3, #2
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	f003 0301 	and.w	r3, r3, #1
 8003c68:	b2da      	uxtb	r2, r3
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8003c6e:	7bfb      	ldrb	r3, [r7, #15]
 8003c70:	099b      	lsrs	r3, r3, #6
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	f003 0301 	and.w	r3, r3, #1
 8003c78:	b2da      	uxtb	r2, r3
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 8003c7e:	7bfb      	ldrb	r3, [r7, #15]
 8003c80:	09db      	lsrs	r3, r3, #7
 8003c82:	b2da      	uxtb	r2, r3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	711a      	strb	r2, [r3, #4]
}
 8003c88:	bf00      	nop
 8003c8a:	3710      	adds	r7, #16
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(struct SequenceStepEnables const * enables, struct SequenceStepTimeouts * timeouts)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b082      	sub	sp, #8
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 8003c9a:	2000      	movs	r0, #0
 8003c9c:	f7ff fe9a 	bl	80039d4 <getVcselPulsePeriod>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 8003ca8:	2046      	movs	r0, #70	@ 0x46
 8003caa:	f7ff fa43 	bl	8003134 <readReg>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	b29a      	uxth	r2, r3
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	4610      	mov	r0, r2
 8003cc6:	f000 f885 	bl	8003dd4 <timeoutMclksToMicroseconds>
 8003cca:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8003cd0:	2051      	movs	r0, #81	@ 0x51
 8003cd2:	f7ff fa53 	bl	800317c <readReg16Bit>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f000 f83e 	bl	8003d5a <decodeTimeout>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	4619      	mov	r1, r3
 8003cf2:	4610      	mov	r0, r2
 8003cf4:	f000 f86e 	bl	8003dd4 <timeoutMclksToMicroseconds>
 8003cf8:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 8003cfe:	2001      	movs	r0, #1
 8003d00:	f7ff fe68 	bl	80039d4 <getVcselPulsePeriod>
 8003d04:	4603      	mov	r3, r0
 8003d06:	461a      	mov	r2, r3
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8003d0c:	2071      	movs	r0, #113	@ 0x71
 8003d0e:	f7ff fa35 	bl	800317c <readReg16Bit>
 8003d12:	4603      	mov	r3, r0
 8003d14:	4618      	mov	r0, r3
 8003d16:	f000 f820 	bl	8003d5a <decodeTimeout>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	78db      	ldrb	r3, [r3, #3]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d007      	beq.n	8003d3a <getSequenceStepTimeouts+0xaa>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	891a      	ldrh	r2, [r3, #8]
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	88db      	ldrh	r3, [r3, #6]
 8003d32:	1ad3      	subs	r3, r2, r3
 8003d34:	b29a      	uxth	r2, r3
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	4619      	mov	r1, r3
 8003d46:	4610      	mov	r0, r2
 8003d48:	f000 f844 	bl	8003dd4 <timeoutMclksToMicroseconds>
 8003d4c:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	615a      	str	r2, [r3, #20]
}
 8003d52:	bf00      	nop
 8003d54:	3708      	adds	r7, #8
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}

08003d5a <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
 8003d5a:	b480      	push	{r7}
 8003d5c:	b083      	sub	sp, #12
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	4603      	mov	r3, r0
 8003d62:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8003d64:	88fb      	ldrh	r3, [r7, #6]
 8003d66:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8003d68:	88fa      	ldrh	r2, [r7, #6]
 8003d6a:	0a12      	lsrs	r2, r2, #8
 8003d6c:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8003d6e:	4093      	lsls	r3, r2
 8003d70:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8003d72:	3301      	adds	r3, #1
 8003d74:	b29b      	uxth	r3, r3
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	370c      	adds	r7, #12
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bc80      	pop	{r7}
 8003d7e:	4770      	bx	lr

08003d80 <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b085      	sub	sp, #20
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	4603      	mov	r3, r0
 8003d88:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 8003d92:	88fb      	ldrh	r3, [r7, #6]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d016      	beq.n	8003dc6 <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 8003d98:	88fb      	ldrh	r3, [r7, #6]
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 8003d9e:	e005      	b.n	8003dac <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	085b      	lsrs	r3, r3, #1
 8003da4:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 8003da6:	897b      	ldrh	r3, [r7, #10]
 8003da8:	3301      	adds	r3, #1
 8003daa:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2bff      	cmp	r3, #255	@ 0xff
 8003db0:	d8f6      	bhi.n	8003da0 <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 8003db2:	897b      	ldrh	r3, [r7, #10]
 8003db4:	021b      	lsls	r3, r3, #8
 8003db6:	b29a      	uxth	r2, r3
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	b29b      	uxth	r3, r3
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	e000      	b.n	8003dc8 <encodeTimeout+0x48>
  }
  else { return 0; }
 8003dc6:	2300      	movs	r3, #0
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3714      	adds	r7, #20
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bc80      	pop	{r7}
 8003dd0:	4770      	bx	lr
	...

08003dd4 <timeoutMclksToMicroseconds>:


// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b085      	sub	sp, #20
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	4603      	mov	r3, r0
 8003ddc:	460a      	mov	r2, r1
 8003dde:	80fb      	strh	r3, [r7, #6]
 8003de0:	4613      	mov	r3, r2
 8003de2:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8003de4:	797b      	ldrb	r3, [r7, #5]
 8003de6:	4a0d      	ldr	r2, [pc, #52]	@ (8003e1c <timeoutMclksToMicroseconds+0x48>)
 8003de8:	fb02 f303 	mul.w	r3, r2, r3
 8003dec:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8003df0:	4a0b      	ldr	r2, [pc, #44]	@ (8003e20 <timeoutMclksToMicroseconds+0x4c>)
 8003df2:	fba2 2303 	umull	r2, r3, r2, r3
 8003df6:	099b      	lsrs	r3, r3, #6
 8003df8:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8003dfa:	88fb      	ldrh	r3, [r7, #6]
 8003dfc:	68fa      	ldr	r2, [r7, #12]
 8003dfe:	fb03 f202 	mul.w	r2, r3, r2
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	085b      	lsrs	r3, r3, #1
 8003e06:	4413      	add	r3, r2
 8003e08:	4a05      	ldr	r2, [pc, #20]	@ (8003e20 <timeoutMclksToMicroseconds+0x4c>)
 8003e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e0e:	099b      	lsrs	r3, r3, #6
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3714      	adds	r7, #20
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bc80      	pop	{r7}
 8003e18:	4770      	bx	lr
 8003e1a:	bf00      	nop
 8003e1c:	003a2f00 	.word	0x003a2f00
 8003e20:	10624dd3 	.word	0x10624dd3

08003e24 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b085      	sub	sp, #20
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	460b      	mov	r3, r1
 8003e2e:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8003e30:	78fb      	ldrb	r3, [r7, #3]
 8003e32:	4a0d      	ldr	r2, [pc, #52]	@ (8003e68 <timeoutMicrosecondsToMclks+0x44>)
 8003e34:	fb02 f303 	mul.w	r3, r2, r3
 8003e38:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8003e3c:	4a0b      	ldr	r2, [pc, #44]	@ (8003e6c <timeoutMicrosecondsToMclks+0x48>)
 8003e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e42:	099b      	lsrs	r3, r3, #6
 8003e44:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003e4c:	fb03 f202 	mul.w	r2, r3, r2
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	085b      	lsrs	r3, r3, #1
 8003e54:	441a      	add	r2, r3
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	3714      	adds	r7, #20
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bc80      	pop	{r7}
 8003e64:	4770      	bx	lr
 8003e66:	bf00      	nop
 8003e68:	003a2f00 	.word	0x003a2f00
 8003e6c:	10624dd3 	.word	0x10624dd3

08003e70 <performSingleRefCalibration>:


// based on VL53L0X_perform_single_ref_calibration()
bool performSingleRefCalibration(uint8_t vhv_init_byte)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	4603      	mov	r3, r0
 8003e78:	71fb      	strb	r3, [r7, #7]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 8003e7a:	79fb      	ldrb	r3, [r7, #7]
 8003e7c:	f043 0301 	orr.w	r3, r3, #1
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	4619      	mov	r1, r3
 8003e84:	2000      	movs	r0, #0
 8003e86:	f7ff f917 	bl	80030b8 <writeReg>

  startTimeout();
 8003e8a:	f7ff f909 	bl	80030a0 <millis>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	b29a      	uxth	r2, r3
 8003e92:	4b15      	ldr	r3, [pc, #84]	@ (8003ee8 <performSingleRefCalibration+0x78>)
 8003e94:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8003e96:	e011      	b.n	8003ebc <performSingleRefCalibration+0x4c>
  {
    if (checkTimeoutExpired()) { return false; }
 8003e98:	4b14      	ldr	r3, [pc, #80]	@ (8003eec <performSingleRefCalibration+0x7c>)
 8003e9a:	881b      	ldrh	r3, [r3, #0]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d00d      	beq.n	8003ebc <performSingleRefCalibration+0x4c>
 8003ea0:	f7ff f8fe 	bl	80030a0 <millis>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	461a      	mov	r2, r3
 8003eaa:	4b0f      	ldr	r3, [pc, #60]	@ (8003ee8 <performSingleRefCalibration+0x78>)
 8003eac:	881b      	ldrh	r3, [r3, #0]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	4a0e      	ldr	r2, [pc, #56]	@ (8003eec <performSingleRefCalibration+0x7c>)
 8003eb2:	8812      	ldrh	r2, [r2, #0]
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	dd01      	ble.n	8003ebc <performSingleRefCalibration+0x4c>
 8003eb8:	2300      	movs	r3, #0
 8003eba:	e010      	b.n	8003ede <performSingleRefCalibration+0x6e>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8003ebc:	2013      	movs	r0, #19
 8003ebe:	f7ff f939 	bl	8003134 <readReg>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	f003 0307 	and.w	r3, r3, #7
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d0e5      	beq.n	8003e98 <performSingleRefCalibration+0x28>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8003ecc:	2101      	movs	r1, #1
 8003ece:	200b      	movs	r0, #11
 8003ed0:	f7ff f8f2 	bl	80030b8 <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 8003ed4:	2100      	movs	r1, #0
 8003ed6:	2000      	movs	r0, #0
 8003ed8:	f7ff f8ee 	bl	80030b8 <writeReg>

  return true;
 8003edc:	2301      	movs	r3, #1
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3708      	adds	r7, #8
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	20000002 	.word	0x20000002
 8003eec:	20000004 	.word	0x20000004

08003ef0 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8003ef6:	f000 fa25 	bl	8004344 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8003efa:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8003efe:	2201      	movs	r2, #1
 8003f00:	2178      	movs	r1, #120	@ 0x78
 8003f02:	485b      	ldr	r0, [pc, #364]	@ (8004070 <SSD1306_Init+0x180>)
 8003f04:	f7fe f81c 	bl	8001f40 <HAL_I2C_IsDeviceReady>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d001      	beq.n	8003f12 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	e0a9      	b.n	8004066 <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 8003f12:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8003f16:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003f18:	e002      	b.n	8003f20 <SSD1306_Init+0x30>
		p--;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	3b01      	subs	r3, #1
 8003f1e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d1f9      	bne.n	8003f1a <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8003f26:	22ae      	movs	r2, #174	@ 0xae
 8003f28:	2100      	movs	r1, #0
 8003f2a:	2078      	movs	r0, #120	@ 0x78
 8003f2c:	f000 fa84 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8003f30:	2220      	movs	r2, #32
 8003f32:	2100      	movs	r1, #0
 8003f34:	2078      	movs	r0, #120	@ 0x78
 8003f36:	f000 fa7f 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8003f3a:	2210      	movs	r2, #16
 8003f3c:	2100      	movs	r1, #0
 8003f3e:	2078      	movs	r0, #120	@ 0x78
 8003f40:	f000 fa7a 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003f44:	22b0      	movs	r2, #176	@ 0xb0
 8003f46:	2100      	movs	r1, #0
 8003f48:	2078      	movs	r0, #120	@ 0x78
 8003f4a:	f000 fa75 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8003f4e:	22c8      	movs	r2, #200	@ 0xc8
 8003f50:	2100      	movs	r1, #0
 8003f52:	2078      	movs	r0, #120	@ 0x78
 8003f54:	f000 fa70 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8003f58:	2200      	movs	r2, #0
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	2078      	movs	r0, #120	@ 0x78
 8003f5e:	f000 fa6b 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8003f62:	2210      	movs	r2, #16
 8003f64:	2100      	movs	r1, #0
 8003f66:	2078      	movs	r0, #120	@ 0x78
 8003f68:	f000 fa66 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8003f6c:	2240      	movs	r2, #64	@ 0x40
 8003f6e:	2100      	movs	r1, #0
 8003f70:	2078      	movs	r0, #120	@ 0x78
 8003f72:	f000 fa61 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8003f76:	2281      	movs	r2, #129	@ 0x81
 8003f78:	2100      	movs	r1, #0
 8003f7a:	2078      	movs	r0, #120	@ 0x78
 8003f7c:	f000 fa5c 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8003f80:	22ff      	movs	r2, #255	@ 0xff
 8003f82:	2100      	movs	r1, #0
 8003f84:	2078      	movs	r0, #120	@ 0x78
 8003f86:	f000 fa57 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8003f8a:	22a1      	movs	r2, #161	@ 0xa1
 8003f8c:	2100      	movs	r1, #0
 8003f8e:	2078      	movs	r0, #120	@ 0x78
 8003f90:	f000 fa52 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8003f94:	22a6      	movs	r2, #166	@ 0xa6
 8003f96:	2100      	movs	r1, #0
 8003f98:	2078      	movs	r0, #120	@ 0x78
 8003f9a:	f000 fa4d 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8003f9e:	22a8      	movs	r2, #168	@ 0xa8
 8003fa0:	2100      	movs	r1, #0
 8003fa2:	2078      	movs	r0, #120	@ 0x78
 8003fa4:	f000 fa48 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8003fa8:	223f      	movs	r2, #63	@ 0x3f
 8003faa:	2100      	movs	r1, #0
 8003fac:	2078      	movs	r0, #120	@ 0x78
 8003fae:	f000 fa43 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003fb2:	22a4      	movs	r2, #164	@ 0xa4
 8003fb4:	2100      	movs	r1, #0
 8003fb6:	2078      	movs	r0, #120	@ 0x78
 8003fb8:	f000 fa3e 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8003fbc:	22d3      	movs	r2, #211	@ 0xd3
 8003fbe:	2100      	movs	r1, #0
 8003fc0:	2078      	movs	r0, #120	@ 0x78
 8003fc2:	f000 fa39 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	2100      	movs	r1, #0
 8003fca:	2078      	movs	r0, #120	@ 0x78
 8003fcc:	f000 fa34 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8003fd0:	22d5      	movs	r2, #213	@ 0xd5
 8003fd2:	2100      	movs	r1, #0
 8003fd4:	2078      	movs	r0, #120	@ 0x78
 8003fd6:	f000 fa2f 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8003fda:	22f0      	movs	r2, #240	@ 0xf0
 8003fdc:	2100      	movs	r1, #0
 8003fde:	2078      	movs	r0, #120	@ 0x78
 8003fe0:	f000 fa2a 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8003fe4:	22d9      	movs	r2, #217	@ 0xd9
 8003fe6:	2100      	movs	r1, #0
 8003fe8:	2078      	movs	r0, #120	@ 0x78
 8003fea:	f000 fa25 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8003fee:	2222      	movs	r2, #34	@ 0x22
 8003ff0:	2100      	movs	r1, #0
 8003ff2:	2078      	movs	r0, #120	@ 0x78
 8003ff4:	f000 fa20 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8003ff8:	22da      	movs	r2, #218	@ 0xda
 8003ffa:	2100      	movs	r1, #0
 8003ffc:	2078      	movs	r0, #120	@ 0x78
 8003ffe:	f000 fa1b 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8004002:	2212      	movs	r2, #18
 8004004:	2100      	movs	r1, #0
 8004006:	2078      	movs	r0, #120	@ 0x78
 8004008:	f000 fa16 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 800400c:	22db      	movs	r2, #219	@ 0xdb
 800400e:	2100      	movs	r1, #0
 8004010:	2078      	movs	r0, #120	@ 0x78
 8004012:	f000 fa11 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8004016:	2220      	movs	r2, #32
 8004018:	2100      	movs	r1, #0
 800401a:	2078      	movs	r0, #120	@ 0x78
 800401c:	f000 fa0c 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8004020:	228d      	movs	r2, #141	@ 0x8d
 8004022:	2100      	movs	r1, #0
 8004024:	2078      	movs	r0, #120	@ 0x78
 8004026:	f000 fa07 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800402a:	2214      	movs	r2, #20
 800402c:	2100      	movs	r1, #0
 800402e:	2078      	movs	r0, #120	@ 0x78
 8004030:	f000 fa02 	bl	8004438 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8004034:	22af      	movs	r2, #175	@ 0xaf
 8004036:	2100      	movs	r1, #0
 8004038:	2078      	movs	r0, #120	@ 0x78
 800403a:	f000 f9fd 	bl	8004438 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 800403e:	222e      	movs	r2, #46	@ 0x2e
 8004040:	2100      	movs	r1, #0
 8004042:	2078      	movs	r0, #120	@ 0x78
 8004044:	f000 f9f8 	bl	8004438 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8004048:	2000      	movs	r0, #0
 800404a:	f000 f843 	bl	80040d4 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 800404e:	f000 f813 	bl	8004078 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8004052:	4b08      	ldr	r3, [pc, #32]	@ (8004074 <SSD1306_Init+0x184>)
 8004054:	2200      	movs	r2, #0
 8004056:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8004058:	4b06      	ldr	r3, [pc, #24]	@ (8004074 <SSD1306_Init+0x184>)
 800405a:	2200      	movs	r2, #0
 800405c:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 800405e:	4b05      	ldr	r3, [pc, #20]	@ (8004074 <SSD1306_Init+0x184>)
 8004060:	2201      	movs	r2, #1
 8004062:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8004064:	2301      	movs	r3, #1
}
 8004066:	4618      	mov	r0, r3
 8004068:	3708      	adds	r7, #8
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	20000038 	.word	0x20000038
 8004074:	20000494 	.word	0x20000494

08004078 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 800407e:	2300      	movs	r3, #0
 8004080:	71fb      	strb	r3, [r7, #7]
 8004082:	e01d      	b.n	80040c0 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8004084:	79fb      	ldrb	r3, [r7, #7]
 8004086:	3b50      	subs	r3, #80	@ 0x50
 8004088:	b2db      	uxtb	r3, r3
 800408a:	461a      	mov	r2, r3
 800408c:	2100      	movs	r1, #0
 800408e:	2078      	movs	r0, #120	@ 0x78
 8004090:	f000 f9d2 	bl	8004438 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8004094:	2200      	movs	r2, #0
 8004096:	2100      	movs	r1, #0
 8004098:	2078      	movs	r0, #120	@ 0x78
 800409a:	f000 f9cd 	bl	8004438 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800409e:	2210      	movs	r2, #16
 80040a0:	2100      	movs	r1, #0
 80040a2:	2078      	movs	r0, #120	@ 0x78
 80040a4:	f000 f9c8 	bl	8004438 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80040a8:	79fb      	ldrb	r3, [r7, #7]
 80040aa:	01db      	lsls	r3, r3, #7
 80040ac:	4a08      	ldr	r2, [pc, #32]	@ (80040d0 <SSD1306_UpdateScreen+0x58>)
 80040ae:	441a      	add	r2, r3
 80040b0:	2380      	movs	r3, #128	@ 0x80
 80040b2:	2140      	movs	r1, #64	@ 0x40
 80040b4:	2078      	movs	r0, #120	@ 0x78
 80040b6:	f000 f959 	bl	800436c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80040ba:	79fb      	ldrb	r3, [r7, #7]
 80040bc:	3301      	adds	r3, #1
 80040be:	71fb      	strb	r3, [r7, #7]
 80040c0:	79fb      	ldrb	r3, [r7, #7]
 80040c2:	2b07      	cmp	r3, #7
 80040c4:	d9de      	bls.n	8004084 <SSD1306_UpdateScreen+0xc>
	}
}
 80040c6:	bf00      	nop
 80040c8:	bf00      	nop
 80040ca:	3708      	adds	r7, #8
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	20000094 	.word	0x20000094

080040d4 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
 80040da:	4603      	mov	r3, r0
 80040dc:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80040de:	79fb      	ldrb	r3, [r7, #7]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d101      	bne.n	80040e8 <SSD1306_Fill+0x14>
 80040e4:	2300      	movs	r3, #0
 80040e6:	e000      	b.n	80040ea <SSD1306_Fill+0x16>
 80040e8:	23ff      	movs	r3, #255	@ 0xff
 80040ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80040ee:	4619      	mov	r1, r3
 80040f0:	4803      	ldr	r0, [pc, #12]	@ (8004100 <SSD1306_Fill+0x2c>)
 80040f2:	f000 fa1b 	bl	800452c <memset>
}
 80040f6:	bf00      	nop
 80040f8:	3708      	adds	r7, #8
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	20000094 	.word	0x20000094

08004104 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8004104:	b480      	push	{r7}
 8004106:	b083      	sub	sp, #12
 8004108:	af00      	add	r7, sp, #0
 800410a:	4603      	mov	r3, r0
 800410c:	80fb      	strh	r3, [r7, #6]
 800410e:	460b      	mov	r3, r1
 8004110:	80bb      	strh	r3, [r7, #4]
 8004112:	4613      	mov	r3, r2
 8004114:	70fb      	strb	r3, [r7, #3]
	if (
 8004116:	88fb      	ldrh	r3, [r7, #6]
 8004118:	2b7f      	cmp	r3, #127	@ 0x7f
 800411a:	d848      	bhi.n	80041ae <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 800411c:	88bb      	ldrh	r3, [r7, #4]
 800411e:	2b3f      	cmp	r3, #63	@ 0x3f
 8004120:	d845      	bhi.n	80041ae <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8004122:	4b25      	ldr	r3, [pc, #148]	@ (80041b8 <SSD1306_DrawPixel+0xb4>)
 8004124:	791b      	ldrb	r3, [r3, #4]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d006      	beq.n	8004138 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800412a:	78fb      	ldrb	r3, [r7, #3]
 800412c:	2b00      	cmp	r3, #0
 800412e:	bf0c      	ite	eq
 8004130:	2301      	moveq	r3, #1
 8004132:	2300      	movne	r3, #0
 8004134:	b2db      	uxtb	r3, r3
 8004136:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8004138:	78fb      	ldrb	r3, [r7, #3]
 800413a:	2b01      	cmp	r3, #1
 800413c:	d11a      	bne.n	8004174 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800413e:	88fa      	ldrh	r2, [r7, #6]
 8004140:	88bb      	ldrh	r3, [r7, #4]
 8004142:	08db      	lsrs	r3, r3, #3
 8004144:	b298      	uxth	r0, r3
 8004146:	4603      	mov	r3, r0
 8004148:	01db      	lsls	r3, r3, #7
 800414a:	4413      	add	r3, r2
 800414c:	4a1b      	ldr	r2, [pc, #108]	@ (80041bc <SSD1306_DrawPixel+0xb8>)
 800414e:	5cd3      	ldrb	r3, [r2, r3]
 8004150:	b25a      	sxtb	r2, r3
 8004152:	88bb      	ldrh	r3, [r7, #4]
 8004154:	f003 0307 	and.w	r3, r3, #7
 8004158:	2101      	movs	r1, #1
 800415a:	fa01 f303 	lsl.w	r3, r1, r3
 800415e:	b25b      	sxtb	r3, r3
 8004160:	4313      	orrs	r3, r2
 8004162:	b259      	sxtb	r1, r3
 8004164:	88fa      	ldrh	r2, [r7, #6]
 8004166:	4603      	mov	r3, r0
 8004168:	01db      	lsls	r3, r3, #7
 800416a:	4413      	add	r3, r2
 800416c:	b2c9      	uxtb	r1, r1
 800416e:	4a13      	ldr	r2, [pc, #76]	@ (80041bc <SSD1306_DrawPixel+0xb8>)
 8004170:	54d1      	strb	r1, [r2, r3]
 8004172:	e01d      	b.n	80041b0 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8004174:	88fa      	ldrh	r2, [r7, #6]
 8004176:	88bb      	ldrh	r3, [r7, #4]
 8004178:	08db      	lsrs	r3, r3, #3
 800417a:	b298      	uxth	r0, r3
 800417c:	4603      	mov	r3, r0
 800417e:	01db      	lsls	r3, r3, #7
 8004180:	4413      	add	r3, r2
 8004182:	4a0e      	ldr	r2, [pc, #56]	@ (80041bc <SSD1306_DrawPixel+0xb8>)
 8004184:	5cd3      	ldrb	r3, [r2, r3]
 8004186:	b25a      	sxtb	r2, r3
 8004188:	88bb      	ldrh	r3, [r7, #4]
 800418a:	f003 0307 	and.w	r3, r3, #7
 800418e:	2101      	movs	r1, #1
 8004190:	fa01 f303 	lsl.w	r3, r1, r3
 8004194:	b25b      	sxtb	r3, r3
 8004196:	43db      	mvns	r3, r3
 8004198:	b25b      	sxtb	r3, r3
 800419a:	4013      	ands	r3, r2
 800419c:	b259      	sxtb	r1, r3
 800419e:	88fa      	ldrh	r2, [r7, #6]
 80041a0:	4603      	mov	r3, r0
 80041a2:	01db      	lsls	r3, r3, #7
 80041a4:	4413      	add	r3, r2
 80041a6:	b2c9      	uxtb	r1, r1
 80041a8:	4a04      	ldr	r2, [pc, #16]	@ (80041bc <SSD1306_DrawPixel+0xb8>)
 80041aa:	54d1      	strb	r1, [r2, r3]
 80041ac:	e000      	b.n	80041b0 <SSD1306_DrawPixel+0xac>
		return;
 80041ae:	bf00      	nop
	}
}
 80041b0:	370c      	adds	r7, #12
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bc80      	pop	{r7}
 80041b6:	4770      	bx	lr
 80041b8:	20000494 	.word	0x20000494
 80041bc:	20000094 	.word	0x20000094

080041c0 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	4603      	mov	r3, r0
 80041c8:	460a      	mov	r2, r1
 80041ca:	80fb      	strh	r3, [r7, #6]
 80041cc:	4613      	mov	r3, r2
 80041ce:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80041d0:	4a05      	ldr	r2, [pc, #20]	@ (80041e8 <SSD1306_GotoXY+0x28>)
 80041d2:	88fb      	ldrh	r3, [r7, #6]
 80041d4:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80041d6:	4a04      	ldr	r2, [pc, #16]	@ (80041e8 <SSD1306_GotoXY+0x28>)
 80041d8:	88bb      	ldrh	r3, [r7, #4]
 80041da:	8053      	strh	r3, [r2, #2]
}
 80041dc:	bf00      	nop
 80041de:	370c      	adds	r7, #12
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bc80      	pop	{r7}
 80041e4:	4770      	bx	lr
 80041e6:	bf00      	nop
 80041e8:	20000494 	.word	0x20000494

080041ec <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b086      	sub	sp, #24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	4603      	mov	r3, r0
 80041f4:	6039      	str	r1, [r7, #0]
 80041f6:	71fb      	strb	r3, [r7, #7]
 80041f8:	4613      	mov	r3, r2
 80041fa:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80041fc:	4b39      	ldr	r3, [pc, #228]	@ (80042e4 <SSD1306_Putc+0xf8>)
 80041fe:	881b      	ldrh	r3, [r3, #0]
 8004200:	461a      	mov	r2, r3
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	4413      	add	r3, r2
	if (
 8004208:	2b7f      	cmp	r3, #127	@ 0x7f
 800420a:	dc07      	bgt.n	800421c <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 800420c:	4b35      	ldr	r3, [pc, #212]	@ (80042e4 <SSD1306_Putc+0xf8>)
 800420e:	885b      	ldrh	r3, [r3, #2]
 8004210:	461a      	mov	r2, r3
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	785b      	ldrb	r3, [r3, #1]
 8004216:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8004218:	2b3f      	cmp	r3, #63	@ 0x3f
 800421a:	dd01      	ble.n	8004220 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 800421c:	2300      	movs	r3, #0
 800421e:	e05d      	b.n	80042dc <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8004220:	2300      	movs	r3, #0
 8004222:	617b      	str	r3, [r7, #20]
 8004224:	e04b      	b.n	80042be <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	685a      	ldr	r2, [r3, #4]
 800422a:	79fb      	ldrb	r3, [r7, #7]
 800422c:	3b20      	subs	r3, #32
 800422e:	6839      	ldr	r1, [r7, #0]
 8004230:	7849      	ldrb	r1, [r1, #1]
 8004232:	fb01 f303 	mul.w	r3, r1, r3
 8004236:	4619      	mov	r1, r3
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	440b      	add	r3, r1
 800423c:	005b      	lsls	r3, r3, #1
 800423e:	4413      	add	r3, r2
 8004240:	881b      	ldrh	r3, [r3, #0]
 8004242:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8004244:	2300      	movs	r3, #0
 8004246:	613b      	str	r3, [r7, #16]
 8004248:	e030      	b.n	80042ac <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800424a:	68fa      	ldr	r2, [r7, #12]
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	fa02 f303 	lsl.w	r3, r2, r3
 8004252:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d010      	beq.n	800427c <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800425a:	4b22      	ldr	r3, [pc, #136]	@ (80042e4 <SSD1306_Putc+0xf8>)
 800425c:	881a      	ldrh	r2, [r3, #0]
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	b29b      	uxth	r3, r3
 8004262:	4413      	add	r3, r2
 8004264:	b298      	uxth	r0, r3
 8004266:	4b1f      	ldr	r3, [pc, #124]	@ (80042e4 <SSD1306_Putc+0xf8>)
 8004268:	885a      	ldrh	r2, [r3, #2]
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	b29b      	uxth	r3, r3
 800426e:	4413      	add	r3, r2
 8004270:	b29b      	uxth	r3, r3
 8004272:	79ba      	ldrb	r2, [r7, #6]
 8004274:	4619      	mov	r1, r3
 8004276:	f7ff ff45 	bl	8004104 <SSD1306_DrawPixel>
 800427a:	e014      	b.n	80042a6 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 800427c:	4b19      	ldr	r3, [pc, #100]	@ (80042e4 <SSD1306_Putc+0xf8>)
 800427e:	881a      	ldrh	r2, [r3, #0]
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	b29b      	uxth	r3, r3
 8004284:	4413      	add	r3, r2
 8004286:	b298      	uxth	r0, r3
 8004288:	4b16      	ldr	r3, [pc, #88]	@ (80042e4 <SSD1306_Putc+0xf8>)
 800428a:	885a      	ldrh	r2, [r3, #2]
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	b29b      	uxth	r3, r3
 8004290:	4413      	add	r3, r2
 8004292:	b299      	uxth	r1, r3
 8004294:	79bb      	ldrb	r3, [r7, #6]
 8004296:	2b00      	cmp	r3, #0
 8004298:	bf0c      	ite	eq
 800429a:	2301      	moveq	r3, #1
 800429c:	2300      	movne	r3, #0
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	461a      	mov	r2, r3
 80042a2:	f7ff ff2f 	bl	8004104 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	3301      	adds	r3, #1
 80042aa:	613b      	str	r3, [r7, #16]
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	461a      	mov	r2, r3
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d3c8      	bcc.n	800424a <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	3301      	adds	r3, #1
 80042bc:	617b      	str	r3, [r7, #20]
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	785b      	ldrb	r3, [r3, #1]
 80042c2:	461a      	mov	r2, r3
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d3ad      	bcc.n	8004226 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80042ca:	4b06      	ldr	r3, [pc, #24]	@ (80042e4 <SSD1306_Putc+0xf8>)
 80042cc:	881b      	ldrh	r3, [r3, #0]
 80042ce:	683a      	ldr	r2, [r7, #0]
 80042d0:	7812      	ldrb	r2, [r2, #0]
 80042d2:	4413      	add	r3, r2
 80042d4:	b29a      	uxth	r2, r3
 80042d6:	4b03      	ldr	r3, [pc, #12]	@ (80042e4 <SSD1306_Putc+0xf8>)
 80042d8:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 80042da:	79fb      	ldrb	r3, [r7, #7]
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3718      	adds	r7, #24
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	20000494 	.word	0x20000494

080042e8 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	60b9      	str	r1, [r7, #8]
 80042f2:	4613      	mov	r3, r2
 80042f4:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80042f6:	e012      	b.n	800431e <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	79fa      	ldrb	r2, [r7, #7]
 80042fe:	68b9      	ldr	r1, [r7, #8]
 8004300:	4618      	mov	r0, r3
 8004302:	f7ff ff73 	bl	80041ec <SSD1306_Putc>
 8004306:	4603      	mov	r3, r0
 8004308:	461a      	mov	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	429a      	cmp	r2, r3
 8004310:	d002      	beq.n	8004318 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	e008      	b.n	800432a <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	3301      	adds	r3, #1
 800431c:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d1e8      	bne.n	80042f8 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	781b      	ldrb	r3, [r3, #0]
}
 800432a:	4618      	mov	r0, r3
 800432c:	3710      	adds	r7, #16
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}

08004332 <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 8004332:	b580      	push	{r7, lr}
 8004334:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8004336:	2000      	movs	r0, #0
 8004338:	f7ff fecc 	bl	80040d4 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 800433c:	f7ff fe9c 	bl	8004078 <SSD1306_UpdateScreen>
}
 8004340:	bf00      	nop
 8004342:	bd80      	pop	{r7, pc}

08004344 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800434a:	4b07      	ldr	r3, [pc, #28]	@ (8004368 <ssd1306_I2C_Init+0x24>)
 800434c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800434e:	e002      	b.n	8004356 <ssd1306_I2C_Init+0x12>
		p--;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	3b01      	subs	r3, #1
 8004354:	607b      	str	r3, [r7, #4]
	while(p>0)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d1f9      	bne.n	8004350 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 800435c:	bf00      	nop
 800435e:	bf00      	nop
 8004360:	370c      	adds	r7, #12
 8004362:	46bd      	mov	sp, r7
 8004364:	bc80      	pop	{r7}
 8004366:	4770      	bx	lr
 8004368:	0003d090 	.word	0x0003d090

0800436c <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 800436c:	b590      	push	{r4, r7, lr}
 800436e:	b0c7      	sub	sp, #284	@ 0x11c
 8004370:	af02      	add	r7, sp, #8
 8004372:	4604      	mov	r4, r0
 8004374:	4608      	mov	r0, r1
 8004376:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 800437a:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 800437e:	600a      	str	r2, [r1, #0]
 8004380:	4619      	mov	r1, r3
 8004382:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004386:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800438a:	4622      	mov	r2, r4
 800438c:	701a      	strb	r2, [r3, #0]
 800438e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004392:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8004396:	4602      	mov	r2, r0
 8004398:	701a      	strb	r2, [r3, #0]
 800439a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800439e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80043a2:	460a      	mov	r2, r1
 80043a4:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80043a6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80043aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80043ae:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80043b2:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 80043b6:	7812      	ldrb	r2, [r2, #0]
 80043b8:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80043ba:	2300      	movs	r3, #0
 80043bc:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80043c0:	e015      	b.n	80043ee <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 80043c2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80043c6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80043ca:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 80043ce:	6812      	ldr	r2, [r2, #0]
 80043d0:	441a      	add	r2, r3
 80043d2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80043d6:	3301      	adds	r3, #1
 80043d8:	7811      	ldrb	r1, [r2, #0]
 80043da:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80043de:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80043e2:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80043e4:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80043e8:	3301      	adds	r3, #1
 80043ea:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80043ee:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80043f8:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80043fc:	8812      	ldrh	r2, [r2, #0]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d8df      	bhi.n	80043c2 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8004402:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004406:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	b299      	uxth	r1, r3
 800440e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004412:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004416:	881b      	ldrh	r3, [r3, #0]
 8004418:	3301      	adds	r3, #1
 800441a:	b29b      	uxth	r3, r3
 800441c:	f107 020c 	add.w	r2, r7, #12
 8004420:	200a      	movs	r0, #10
 8004422:	9000      	str	r0, [sp, #0]
 8004424:	4803      	ldr	r0, [pc, #12]	@ (8004434 <ssd1306_I2C_WriteMulti+0xc8>)
 8004426:	f7fd fa21 	bl	800186c <HAL_I2C_Master_Transmit>
}
 800442a:	bf00      	nop
 800442c:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8004430:	46bd      	mov	sp, r7
 8004432:	bd90      	pop	{r4, r7, pc}
 8004434:	20000038 	.word	0x20000038

08004438 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8004438:	b580      	push	{r7, lr}
 800443a:	b086      	sub	sp, #24
 800443c:	af02      	add	r7, sp, #8
 800443e:	4603      	mov	r3, r0
 8004440:	71fb      	strb	r3, [r7, #7]
 8004442:	460b      	mov	r3, r1
 8004444:	71bb      	strb	r3, [r7, #6]
 8004446:	4613      	mov	r3, r2
 8004448:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800444a:	79bb      	ldrb	r3, [r7, #6]
 800444c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800444e:	797b      	ldrb	r3, [r7, #5]
 8004450:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8004452:	79fb      	ldrb	r3, [r7, #7]
 8004454:	b299      	uxth	r1, r3
 8004456:	f107 020c 	add.w	r2, r7, #12
 800445a:	230a      	movs	r3, #10
 800445c:	9300      	str	r3, [sp, #0]
 800445e:	2302      	movs	r3, #2
 8004460:	4803      	ldr	r0, [pc, #12]	@ (8004470 <ssd1306_I2C_Write+0x38>)
 8004462:	f7fd fa03 	bl	800186c <HAL_I2C_Master_Transmit>
}
 8004466:	bf00      	nop
 8004468:	3710      	adds	r7, #16
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	20000038 	.word	0x20000038

08004474 <__itoa>:
 8004474:	1e93      	subs	r3, r2, #2
 8004476:	2b22      	cmp	r3, #34	@ 0x22
 8004478:	b510      	push	{r4, lr}
 800447a:	460c      	mov	r4, r1
 800447c:	d904      	bls.n	8004488 <__itoa+0x14>
 800447e:	2300      	movs	r3, #0
 8004480:	461c      	mov	r4, r3
 8004482:	700b      	strb	r3, [r1, #0]
 8004484:	4620      	mov	r0, r4
 8004486:	bd10      	pop	{r4, pc}
 8004488:	2a0a      	cmp	r2, #10
 800448a:	d109      	bne.n	80044a0 <__itoa+0x2c>
 800448c:	2800      	cmp	r0, #0
 800448e:	da07      	bge.n	80044a0 <__itoa+0x2c>
 8004490:	232d      	movs	r3, #45	@ 0x2d
 8004492:	700b      	strb	r3, [r1, #0]
 8004494:	2101      	movs	r1, #1
 8004496:	4240      	negs	r0, r0
 8004498:	4421      	add	r1, r4
 800449a:	f000 f805 	bl	80044a8 <__utoa>
 800449e:	e7f1      	b.n	8004484 <__itoa+0x10>
 80044a0:	2100      	movs	r1, #0
 80044a2:	e7f9      	b.n	8004498 <__itoa+0x24>

080044a4 <itoa>:
 80044a4:	f7ff bfe6 	b.w	8004474 <__itoa>

080044a8 <__utoa>:
 80044a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044aa:	b08b      	sub	sp, #44	@ 0x2c
 80044ac:	4605      	mov	r5, r0
 80044ae:	460b      	mov	r3, r1
 80044b0:	466e      	mov	r6, sp
 80044b2:	4c1d      	ldr	r4, [pc, #116]	@ (8004528 <__utoa+0x80>)
 80044b4:	f104 0c20 	add.w	ip, r4, #32
 80044b8:	4637      	mov	r7, r6
 80044ba:	6820      	ldr	r0, [r4, #0]
 80044bc:	6861      	ldr	r1, [r4, #4]
 80044be:	3408      	adds	r4, #8
 80044c0:	c703      	stmia	r7!, {r0, r1}
 80044c2:	4564      	cmp	r4, ip
 80044c4:	463e      	mov	r6, r7
 80044c6:	d1f7      	bne.n	80044b8 <__utoa+0x10>
 80044c8:	7921      	ldrb	r1, [r4, #4]
 80044ca:	6820      	ldr	r0, [r4, #0]
 80044cc:	7139      	strb	r1, [r7, #4]
 80044ce:	1e91      	subs	r1, r2, #2
 80044d0:	2922      	cmp	r1, #34	@ 0x22
 80044d2:	6038      	str	r0, [r7, #0]
 80044d4:	f04f 0100 	mov.w	r1, #0
 80044d8:	d904      	bls.n	80044e4 <__utoa+0x3c>
 80044da:	7019      	strb	r1, [r3, #0]
 80044dc:	460b      	mov	r3, r1
 80044de:	4618      	mov	r0, r3
 80044e0:	b00b      	add	sp, #44	@ 0x2c
 80044e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044e4:	1e58      	subs	r0, r3, #1
 80044e6:	4684      	mov	ip, r0
 80044e8:	fbb5 f7f2 	udiv	r7, r5, r2
 80044ec:	fb02 5617 	mls	r6, r2, r7, r5
 80044f0:	3628      	adds	r6, #40	@ 0x28
 80044f2:	446e      	add	r6, sp
 80044f4:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 80044f8:	460c      	mov	r4, r1
 80044fa:	f80c 6f01 	strb.w	r6, [ip, #1]!
 80044fe:	462e      	mov	r6, r5
 8004500:	42b2      	cmp	r2, r6
 8004502:	463d      	mov	r5, r7
 8004504:	f101 0101 	add.w	r1, r1, #1
 8004508:	d9ee      	bls.n	80044e8 <__utoa+0x40>
 800450a:	2200      	movs	r2, #0
 800450c:	545a      	strb	r2, [r3, r1]
 800450e:	1919      	adds	r1, r3, r4
 8004510:	1aa5      	subs	r5, r4, r2
 8004512:	42aa      	cmp	r2, r5
 8004514:	dae3      	bge.n	80044de <__utoa+0x36>
 8004516:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800451a:	780e      	ldrb	r6, [r1, #0]
 800451c:	3201      	adds	r2, #1
 800451e:	7006      	strb	r6, [r0, #0]
 8004520:	f801 5901 	strb.w	r5, [r1], #-1
 8004524:	e7f4      	b.n	8004510 <__utoa+0x68>
 8004526:	bf00      	nop
 8004528:	08005358 	.word	0x08005358

0800452c <memset>:
 800452c:	4603      	mov	r3, r0
 800452e:	4402      	add	r2, r0
 8004530:	4293      	cmp	r3, r2
 8004532:	d100      	bne.n	8004536 <memset+0xa>
 8004534:	4770      	bx	lr
 8004536:	f803 1b01 	strb.w	r1, [r3], #1
 800453a:	e7f9      	b.n	8004530 <memset+0x4>

0800453c <__libc_init_array>:
 800453c:	b570      	push	{r4, r5, r6, lr}
 800453e:	2600      	movs	r6, #0
 8004540:	4d0c      	ldr	r5, [pc, #48]	@ (8004574 <__libc_init_array+0x38>)
 8004542:	4c0d      	ldr	r4, [pc, #52]	@ (8004578 <__libc_init_array+0x3c>)
 8004544:	1b64      	subs	r4, r4, r5
 8004546:	10a4      	asrs	r4, r4, #2
 8004548:	42a6      	cmp	r6, r4
 800454a:	d109      	bne.n	8004560 <__libc_init_array+0x24>
 800454c:	f000 f81a 	bl	8004584 <_init>
 8004550:	2600      	movs	r6, #0
 8004552:	4d0a      	ldr	r5, [pc, #40]	@ (800457c <__libc_init_array+0x40>)
 8004554:	4c0a      	ldr	r4, [pc, #40]	@ (8004580 <__libc_init_array+0x44>)
 8004556:	1b64      	subs	r4, r4, r5
 8004558:	10a4      	asrs	r4, r4, #2
 800455a:	42a6      	cmp	r6, r4
 800455c:	d105      	bne.n	800456a <__libc_init_array+0x2e>
 800455e:	bd70      	pop	{r4, r5, r6, pc}
 8004560:	f855 3b04 	ldr.w	r3, [r5], #4
 8004564:	4798      	blx	r3
 8004566:	3601      	adds	r6, #1
 8004568:	e7ee      	b.n	8004548 <__libc_init_array+0xc>
 800456a:	f855 3b04 	ldr.w	r3, [r5], #4
 800456e:	4798      	blx	r3
 8004570:	3601      	adds	r6, #1
 8004572:	e7f2      	b.n	800455a <__libc_init_array+0x1e>
 8004574:	08005380 	.word	0x08005380
 8004578:	08005380 	.word	0x08005380
 800457c:	08005380 	.word	0x08005380
 8004580:	08005384 	.word	0x08005384

08004584 <_init>:
 8004584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004586:	bf00      	nop
 8004588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800458a:	bc08      	pop	{r3}
 800458c:	469e      	mov	lr, r3
 800458e:	4770      	bx	lr

08004590 <_fini>:
 8004590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004592:	bf00      	nop
 8004594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004596:	bc08      	pop	{r3}
 8004598:	469e      	mov	lr, r3
 800459a:	4770      	bx	lr
