Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Apr 24 12:44:55 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd
    Info (12022): Found design unit 1: ALU-hybrid File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 28
    Info (12023): Found entity 1: ALU File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ControlUnit.vhd
    Info (12022): Found design unit 1: ControlUnit-behavioral File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ControlUnit.vhd Line: 24
    Info (12023): Found entity 1: ControlUnit File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ControlUnit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/CustomTopLevelCPU.vhd
    Info (12022): Found design unit 1: CustomTopLevelCPU-structural File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/CustomTopLevelCPU.vhd Line: 27
    Info (12023): Found entity 1: CustomTopLevelCPU File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/CustomTopLevelCPU.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 35
    Info (12023): Found entity 1: MIPS_Processor File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ShiftLeft2.vhd
    Info (12022): Found design unit 1: ShiftLeft2-ShiftLeft2 File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ShiftLeft2.vhd Line: 25
    Info (12023): Found entity 1: ShiftLeft2 File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ShiftLeft2.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/alu_addersubtractor.vhd
    Info (12022): Found design unit 1: alu_addersubtractor-structural File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/alu_addersubtractor.vhd Line: 28
    Info (12023): Found entity 1: alu_addersubtractor File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/alu_addersubtractor.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd
    Info (12022): Found design unit 1: decoder5t32-dataflow File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd Line: 22
    Info (12023): Found entity 1: decoder5t32 File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/dffg_N.vhd
    Info (12022): Found design unit 1: dffg_N-mixed File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/dffg_N.vhd Line: 26
    Info (12023): Found entity 1: dffg_N File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/dffg_N.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/full_adder.vhd
    Info (12022): Found design unit 1: full_adder-structure File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/full_adder.vhd Line: 24
    Info (12023): Found entity 1: full_adder File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/full_adder.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/full_adder_n.vhd
    Info (12022): Found design unit 1: full_adder_n-structure File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/full_adder_n.vhd Line: 21
    Info (12023): Found entity 1: full_adder_n File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/full_adder_n.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-structure File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 14
    Info (12023): Found entity 1: mux2t1 File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1_5.vhd
    Info (12022): Found design unit 1: mux2t1_5-structural File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1_5.vhd Line: 13
    Info (12023): Found entity 1: mux2t1_5 File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1_5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux32t1.vhd
    Info (12022): Found design unit 1: mux32t1-dataflow File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux32t1.vhd Line: 54
    Info (12023): Found entity 1: mux32t1 File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux32t1.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ones_comp.vhd
    Info (12022): Found design unit 1: ones_comp-structure File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ones_comp.vhd Line: 17
    Info (12023): Found entity 1: ones_comp File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ones_comp.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/reg_file.vhd
    Info (12022): Found design unit 1: reg_file-structure File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/reg_file.vhd Line: 24
    Info (12023): Found entity 1: reg_file File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/reg_file.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/shifter.vhd
    Info (12022): Found design unit 1: shifter-dataflow File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/shifter.vhd Line: 29
    Info (12023): Found entity 1: shifter File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/shifter.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/signExt.vhd
    Info (12022): Found design unit 1: signExt-dataflow File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/signExt.vhd Line: 22
    Info (12023): Found entity 1: signExt File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/signExt.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd Line: 33
    Info (12023): Found entity 1: xorg2 File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd Line: 23
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(181): object "s_Halt" assigned a value but never read File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 181
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(184): object "s_Ovfl" assigned a value but never read File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 184
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(246): object "s_Jal" assigned a value but never read File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 246
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 261
Info (12128): Elaborating entity "mux2t1_5" for hierarchy "mux2t1_5:MUX_RegDst" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 292
Info (12128): Elaborating entity "mux2t1" for hierarchy "mux2t1_5:MUX_RegDst|mux2t1:\G_NBit_MUX:0:MUXI" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1_5.vhd Line: 26
Info (12128): Elaborating entity "andg2" for hierarchy "mux2t1_5:MUX_RegDst|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_stage1" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 45
Info (12128): Elaborating entity "invg" for hierarchy "mux2t1_5:MUX_RegDst|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_stage2" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 51
Info (12128): Elaborating entity "org2" for hierarchy "mux2t1_5:MUX_RegDst|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_stage4" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 62
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:MIPS_Register" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 306
Info (12128): Elaborating entity "decoder5t32" for hierarchy "reg_file:MIPS_Register|decoder5t32:decode" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/reg_file.vhd Line: 94
Info (12128): Elaborating entity "dffg_N" for hierarchy "reg_file:MIPS_Register|dffg_N:reg_0" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/reg_file.vhd Line: 101
Info (12128): Elaborating entity "mux32t1" for hierarchy "reg_file:MIPS_Register|mux32t1:mux_1" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/reg_file.vhd Line: 121
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:MUX_ALUSrc" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 319
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU1" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 326
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(62): object "s_Data2" assigned a value but never read File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 62
Info (12128): Elaborating entity "alu_addersubtractor" for hierarchy "ALU:ALU1|alu_addersubtractor:ADDER_SUBTRACTOR" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 189
Info (12128): Elaborating entity "ones_comp" for hierarchy "ALU:ALU1|alu_addersubtractor:ADDER_SUBTRACTOR|ones_comp:inverter" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/alu_addersubtractor.vhd Line: 79
Info (12128): Elaborating entity "full_adder" for hierarchy "ALU:ALU1|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:0:full_adderlist" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/alu_addersubtractor.vhd Line: 97
Info (12128): Elaborating entity "xorg2" for hierarchy "ALU:ALU1|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:0:full_adderlist|xorg2:xor_1" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/full_adder.vhd Line: 54
Info (12128): Elaborating entity "shifter" for hierarchy "ALU:ALU1|shifter:SHIFTER1" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 198
Info (12128): Elaborating entity "signExt" for hierarchy "signExt:Sign_Extender" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 337
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:CONTROL_UNIT" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 377
Info (12128): Elaborating entity "full_adder_n" for hierarchy "full_adder_n:ADD4" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 392
Info (12128): Elaborating entity "ShiftLeft2" for hierarchy "ShiftLeft2:ShiftLeft2_Instruction" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 399
Info (12128): Elaborating entity "dffg_N" for hierarchy "dffg_N:PC_Register" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 442
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "reg_file:MIPS_Register|decoder5t32:decode|Ram0" is uninferred due to asynchronous read logic File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd Line: 29
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
Info (21057): Implemented 114722 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 114623 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1138 megabytes
    Info: Processing ended: Mon Apr 24 12:47:26 2023
    Info: Elapsed time: 00:02:31
    Info: Total CPU time (on all processors): 00:02:30
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Apr 24 12:47:26 2023
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info: qfit2_default_script.tcl version: #1
Info: Project  = toolflow
Info: Revision = toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "toolflow"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000         iCLK
Info (176353): Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 26
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node iRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 27
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 65 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:59
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:10
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:54
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 35% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X23_Y24 to location X33_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:18:08
Info (11888): Total time spent on timing analysis during the Fitter is 417.78 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:18
Info (144001): Generated suppressed messages file /home/rg2/cpre381/CPU1/cpre381-toolflow/internal/QuartusWork/output_files/toolflow.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 3226 megabytes
    Info: Processing ended: Mon Apr 24 13:09:38 2023
    Info: Elapsed time: 00:22:12
    Info: Total CPU time (on all processors): 00:33:49
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Apr 24 13:09:38 2023
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 770 megabytes
    Info: Processing ended: Mon Apr 24 13:09:45 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07
