INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
