<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SomaEMultBCD.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Adder2DigitsBCD.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Adder2DigitsBCD.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Adder2DigitsBCD.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Adder2DigitsBCD.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Adder2DigitsBCD.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Adder2DigitsBCD.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Adder2DigitsBCD.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Adder2DigitsBCD.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Adder2DigitsBCD.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Adder2DigitsBCD.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder2DigitsBCD.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Adder2DigitsBCD.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder2DigitsBCD.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Adder2DigitsBCD.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Adder2DigitsBCD.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Adder2DigitsBCD.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Adder2DigitsBCD.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Adder2DigitsBCD.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Adder2DigitsBCD.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder2DigitsBCD_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Adder2DigitsBCD_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Adder2DigitsBCD_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Adder2DigitsBCD_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Adder2DigitsBCD_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Adder2DigitsBCD_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Adder2DigitsBCD_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Adder2DigitsBCD_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Adder2DigitsBCD_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Adder2DigitsBCD_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Adder2DigitsBCD_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Adder2DigitsBCD_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Adder2DigitsBCD_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Adder2DigitsBCD_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Adder2DigitsBCD_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Adder2DigitsBCD_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Adder2DigitsBCD_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Adder2DigitsBCD_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1540742030" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1540742030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540742030" xil_pn:in_ck="-1675472165351740475" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1540742030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder1Bit.vhd"/>
      <outfile xil_pn:name="Adder2DigitsBCD.vhd"/>
      <outfile xil_pn:name="Adder4Bits.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1540742030" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1597475291809056012" xil_pn:start_ts="1540742030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540742030" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4640753145360777514" xil_pn:start_ts="1540742030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540742030" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3571493689108684078" xil_pn:start_ts="1540742030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540742030" xil_pn:in_ck="-1675472165351740475" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1540742030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder1Bit.vhd"/>
      <outfile xil_pn:name="Adder2DigitsBCD.vhd"/>
      <outfile xil_pn:name="Adder4Bits.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1540742035" xil_pn:in_ck="-1675472165351740475" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1303373007379933039" xil_pn:start_ts="1540742030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder2DigitsBCD_beh.prj"/>
      <outfile xil_pn:name="Adder2DigitsBCD_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1540742035" xil_pn:in_ck="780221057282778190" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8884911268985412372" xil_pn:start_ts="1540742035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder2DigitsBCD_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1540741247" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1540741247">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540741247" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-9148789330940481302" xil_pn:start_ts="1540741247">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540741247" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3571493689108684078" xil_pn:start_ts="1540741247">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540741247" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1540741247">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540741247" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1597475291809056012" xil_pn:start_ts="1540741247">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540741247" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1540741247">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540741247" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6377558185950491484" xil_pn:start_ts="1540741247">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540741943" xil_pn:in_ck="-1675472165351740475" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="3996775274712166415" xil_pn:start_ts="1540741932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder2DigitsBCD.lso"/>
      <outfile xil_pn:name="Adder2DigitsBCD.ngc"/>
      <outfile xil_pn:name="Adder2DigitsBCD.ngr"/>
      <outfile xil_pn:name="Adder2DigitsBCD.prj"/>
      <outfile xil_pn:name="Adder2DigitsBCD.stx"/>
      <outfile xil_pn:name="Adder2DigitsBCD.syr"/>
      <outfile xil_pn:name="Adder2DigitsBCD.xst"/>
      <outfile xil_pn:name="Adder2DigitsBCD_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1540741257" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1943361572351990711" xil_pn:start_ts="1540741257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540741950" xil_pn:in_ck="-7534756650735457179" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6068037278698793603" xil_pn:start_ts="1540741943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Adder2DigitsBCD.bld"/>
      <outfile xil_pn:name="Adder2DigitsBCD.ngd"/>
      <outfile xil_pn:name="Adder2DigitsBCD_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1540741977" xil_pn:in_ck="-7534756650735457178" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1540741950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Adder2DigitsBCD.pcf"/>
      <outfile xil_pn:name="Adder2DigitsBCD_map.map"/>
      <outfile xil_pn:name="Adder2DigitsBCD_map.mrp"/>
      <outfile xil_pn:name="Adder2DigitsBCD_map.ncd"/>
      <outfile xil_pn:name="Adder2DigitsBCD_map.ngm"/>
      <outfile xil_pn:name="Adder2DigitsBCD_map.xrpt"/>
      <outfile xil_pn:name="Adder2DigitsBCD_summary.xml"/>
      <outfile xil_pn:name="Adder2DigitsBCD_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1540742017" xil_pn:in_ck="-4865945776806216065" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1540741977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Adder2DigitsBCD.ncd"/>
      <outfile xil_pn:name="Adder2DigitsBCD.pad"/>
      <outfile xil_pn:name="Adder2DigitsBCD.par"/>
      <outfile xil_pn:name="Adder2DigitsBCD.ptwx"/>
      <outfile xil_pn:name="Adder2DigitsBCD.unroutes"/>
      <outfile xil_pn:name="Adder2DigitsBCD.xpi"/>
      <outfile xil_pn:name="Adder2DigitsBCD_pad.csv"/>
      <outfile xil_pn:name="Adder2DigitsBCD_pad.txt"/>
      <outfile xil_pn:name="Adder2DigitsBCD_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1540742017" xil_pn:in_ck="-7534756650735457310" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1540742001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Adder2DigitsBCD.twr"/>
      <outfile xil_pn:name="Adder2DigitsBCD.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
