
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 5.23

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.25 source latency start_r$_DFF_PP0_/CLK ^
  -0.25 target latency product[7]$_DFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: product[8]$_DFFE_PP0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.15    0.17    0.19    0.39 v input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net17 (net)
                  0.17    0.00    0.39 v _440_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    19    0.26    0.25    0.20    0.60 ^ _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _000_ (net)
                  0.25    0.00    0.60 ^ product[8]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.60   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.06    0.13    0.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.25 ^ product[8]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.25   clock reconvergence pessimism
                          0.26    0.50   library removal time
                                  0.50   data required time
-----------------------------------------------------------------------------
                                  0.50   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)


Startpoint: start (input port clocked by core_clock)
Endpoint: start_r$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v start (in)
                                         start (net)
                  0.00    0.00    0.20 v input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     3    0.12    0.14    0.18    0.38 v input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net18 (net)
                  0.14    0.00    0.38 v start_r$_DFF_PP0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.38   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.06    0.13    0.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.25 ^ start_r$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.25   clock reconvergence pessimism
                          0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: product[11]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.15    0.17    0.19    0.39 v input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net17 (net)
                  0.17    0.00    0.39 v _440_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    19    0.26    0.25    0.20    0.60 ^ _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _000_ (net)
                  0.25    0.00    0.60 ^ product[11]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.60   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.17    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.06    0.13   10.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00   10.25 ^ product[11]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.25   clock reconvergence pessimism
                          0.08   10.33   library recovery time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  9.73   slack (MET)


Startpoint: multiplier[1] (input port clocked by core_clock)
Endpoint: product[14]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ multiplier[1] (in)
                                         multiplier[1] (net)
                  0.00    0.00    0.20 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.21    0.21    0.20    0.40 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.21    0.00    0.41 ^ _490_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.27    0.68 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _023_ (net)
                  0.07    0.00    0.68 v _491_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.07    0.16    0.84 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _320_ (net)
                  0.07    0.00    0.84 v _650_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.20    0.38    1.22 ^ _650_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _331_ (net)
                  0.20    0.00    1.22 ^ _504_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     4    0.08    0.21    0.18    1.40 v _504_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _190_ (net)
                  0.21    0.00    1.40 v _623_/B (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     4    0.07    0.21    0.86    2.26 ^ _623_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _246_ (net)
                  0.21    0.00    2.26 ^ _628_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.46    2.72 v _628_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _263_ (net)
                  0.19    0.00    2.72 v _629_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.16    0.54    3.26 ^ _629_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _266_ (net)
                  0.16    0.00    3.26 ^ _498_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    3.33 v _498_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _362_ (net)
                  0.08    0.00    3.33 v _661_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.08    0.30    0.43    3.76 ^ _661_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _364_ (net)
                  0.30    0.00    3.76 ^ _539_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.12    0.23    3.99 ^ _539_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _049_ (net)
                  0.12    0.00    3.99 ^ _540_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.14    0.09    4.07 v _540_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _050_ (net)
                  0.14    0.00    4.07 v _541_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.17    4.25 v _541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _051_ (net)
                  0.06    0.00    4.25 v _544_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    4.46 v _544_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _054_ (net)
                  0.08    0.00    4.46 v _545_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    4.68 v _545_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _055_ (net)
                  0.08    0.00    4.68 v _548_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.22    4.90 v _548_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _007_ (net)
                  0.09    0.00    4.90 v product[14]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.90   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.17    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.06    0.13   10.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00   10.25 ^ product[14]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.25   clock reconvergence pessimism
                         -0.12   10.13   library setup time
                                 10.13   data required time
-----------------------------------------------------------------------------
                                 10.13   data required time
                                 -4.90   data arrival time
-----------------------------------------------------------------------------
                                  5.23   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: product[11]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.15    0.17    0.19    0.39 v input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net17 (net)
                  0.17    0.00    0.39 v _440_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    19    0.26    0.25    0.20    0.60 ^ _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _000_ (net)
                  0.25    0.00    0.60 ^ product[11]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.60   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.17    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.06    0.13   10.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00   10.25 ^ product[11]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.25   clock reconvergence pessimism
                          0.08   10.33   library recovery time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  9.73   slack (MET)


Startpoint: multiplier[1] (input port clocked by core_clock)
Endpoint: product[14]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ multiplier[1] (in)
                                         multiplier[1] (net)
                  0.00    0.00    0.20 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.21    0.21    0.20    0.40 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.21    0.00    0.41 ^ _490_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.27    0.68 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _023_ (net)
                  0.07    0.00    0.68 v _491_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.07    0.16    0.84 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _320_ (net)
                  0.07    0.00    0.84 v _650_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.20    0.38    1.22 ^ _650_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _331_ (net)
                  0.20    0.00    1.22 ^ _504_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     4    0.08    0.21    0.18    1.40 v _504_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _190_ (net)
                  0.21    0.00    1.40 v _623_/B (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     4    0.07    0.21    0.86    2.26 ^ _623_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _246_ (net)
                  0.21    0.00    2.26 ^ _628_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.46    2.72 v _628_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _263_ (net)
                  0.19    0.00    2.72 v _629_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.16    0.54    3.26 ^ _629_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _266_ (net)
                  0.16    0.00    3.26 ^ _498_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    3.33 v _498_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _362_ (net)
                  0.08    0.00    3.33 v _661_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.08    0.30    0.43    3.76 ^ _661_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _364_ (net)
                  0.30    0.00    3.76 ^ _539_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.12    0.23    3.99 ^ _539_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _049_ (net)
                  0.12    0.00    3.99 ^ _540_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.14    0.09    4.07 v _540_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _050_ (net)
                  0.14    0.00    4.07 v _541_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.17    4.25 v _541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _051_ (net)
                  0.06    0.00    4.25 v _544_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    4.46 v _544_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _054_ (net)
                  0.08    0.00    4.46 v _545_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    4.68 v _545_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _055_ (net)
                  0.08    0.00    4.68 v _548_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.22    4.90 v _548_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _007_ (net)
                  0.09    0.00    4.90 v product[14]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.90   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.17    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.06    0.13   10.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00   10.25 ^ product[14]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.25   clock reconvergence pessimism
                         -0.12   10.13   library setup time
                                 10.13   data required time
-----------------------------------------------------------------------------
                                 10.13   data required time
                                 -4.90   data arrival time
-----------------------------------------------------------------------------
                                  5.23   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.370932102203369

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8468

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.21121694147586823

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9467

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: start_r$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[14]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.25 ^ start_r$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.46    0.71 ^ start_r$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.77 v _481_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.20    0.96 v _634_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.17    1.13 v _376_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.22    1.35 v _377_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.13    1.48 ^ _378_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.11    1.59 v _547_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
   0.27    1.86 v _548_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.00    1.86 v product[14]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           1.86   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13   10.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.25 ^ product[14]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00   10.25   clock reconvergence pessimism
  -0.12   10.13   library setup time
          10.13   data required time
---------------------------------------------------------
          10.13   data required time
          -1.86   data arrival time
---------------------------------------------------------
           8.27   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: state$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: done$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.25 ^ state$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    0.63 v state$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.15    0.78 ^ _375_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.06    0.84 v _509_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    0.84 v done$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           0.84   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.25 ^ done$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00    0.25   clock reconvergence pessimism
   0.05    0.30   library hold time
           0.30   data required time
---------------------------------------------------------
           0.30   data required time
          -0.84   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2487

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.2489

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
4.8970

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
5.2308

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
106.816418

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.27e-03   2.81e-03   1.17e-08   7.08e-03  18.8%
Combinational          1.75e-02   1.00e-02   7.52e-08   2.76e-02  73.1%
Clock                  2.11e-03   9.54e-04   1.82e-07   3.07e-03   8.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.39e-02   1.38e-02   2.69e-07   3.77e-02 100.0%
                          63.4%      36.6%       0.0%
