// Seed: 1335314976
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_25, id_26, id_27 = id_22;
  always id_26 = 1;
  initial id_6 = id_15;
  initial id_13 = id_11;
  wire id_28, id_29, id_30;
  assign module_1.id_1 = 0;
endmodule
macromodule module_1 (
    output logic id_0,
    output wor   id_1,
    output logic id_2
);
  assign id_2 = 1;
  assign id_2 = id_4;
  logic [7:0] id_5;
  always_comb id_0 <= id_4;
  for (id_6 = id_4; (id_6 || 1); id_6 -= id_6) wire id_7 = 1;
  assign id_4 = id_4 - 1;
  always if (1) @(posedge 1 or id_6 or posedge 1) @(posedge id_7 != id_4) $display;
  assign id_5[1-1] = 1'b0;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
