<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the Fourth Conference on Design, Automation and Test in Europe</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/date.png" alt="Proceedings of the Fourth Conference on Design, Automation and Test in Europe" title="Proceedings of the Fourth Conference on Design, Automation and Test in Europe" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\1999\DATE-1999.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2><br/><em>Proceedings of the Fourth Conference on Design, Automation and Test in Europe</em><br/>DATE, 1999.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/date/1999">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+Fourth+Conference+on+Design,+Automation+and+Test+in+Europe%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the Fourth Conference on Design, Automation and Test in Europe':'DATE');$('#publisher').text(this.checked?'IEEE Computer Society':'IEEE CS');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DATE-1999,
	address       = "Munich, Germany",
<span id="isbn">	isbn          = "0-7695-0078-1",
</span>	publisher     = "{<span id="publisher">IEEE Computer Society</span>}",
	title         = "{<span id="title">Proceedings of the Fourth Conference on Design, Automation and Test in Europe</span>}",
	year          = 1999,
}</pre>
</div>
<hr/>
<h3>Contents (144 items)</h3><dl class="toc"><div class="rbox"><span class="tag">24 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">23 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">21 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">16 ×<a href="tag/testing.html">#testing</a></span><br/><span class="tag">15 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">12 ×<a href="tag/modelling.html">#modelling</a></span><br/><span class="tag">9 ×<a href="tag/embedded.html">#embedded</a></span><br/><span class="tag">9 ×<a href="tag/fault.html">#fault</a></span><br/><span class="tag">9 ×<a href="tag/simulation.html">#simulation</a></span><br/><span class="tag">9 ×<a href="tag/verification.html">#verification</a></span><br/></div><dt><a href="DATE-1999-Seepold.html">DATE-1999-Seepold</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Reuse of IP and virtual components (<abbr title="Ralf Seepold">RS</abbr>).</dd> 
<dt><a href="DATE-1999-Junkkari.html">DATE-1999-Junkkari</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Higher Product Complexity and Shorter Development Time — Continuous Challenge to Design and Test Environment (<abbr title="Jouko Junkkari">JJ</abbr>), pp. 2–3.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-Thoma.html">DATE-1999-Thoma</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Automotive Electronics — A Challenge For Systems Engineering (<abbr title="Peter Thoma">PT</abbr>), p. 4.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-1999-Williams.html">DATE-1999-Williams</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing in Nanometer Technologies (<abbr title="T. W. Williams">TWW</abbr>), p. 5–?.</dd> 
<dt><a href="DATE-1999-CabodiCPQ.html">DATE-1999-CabodiCPQ</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Computing Timed Transition Relations for Sequential Cycle-Based Simulation (<abbr title="Gianpiero Cabodi">GC</abbr>, <abbr title="Paolo Camurati">PC</abbr>, <abbr title="Claudio Passerone">CP</abbr>, <abbr title="Stefano Quer">SQ</abbr>), pp. 8–12.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-HongB.html">DATE-1999-HongB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/reachability.html" title="reachability">#reachability</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Symbolic Reachability Analysis of Large Finite State Machines Using Don’t Cares (<abbr title="Youpyo Hong">YH</abbr>, <abbr title="Peter A. Beerel">PAB</abbr>), p. 13–?.</dd> 
<dt><a href="DATE-1999-HwangVH.html">DATE-1999-HwangVH</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>FSMD Functional Partitioning for Low Power (<abbr title="Enoch Hwang">EH</abbr>, <abbr title="Frank Vahid">FV</abbr>, <abbr title="Yu-Chin Hsu">YCH</abbr>), pp. 22–27.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-JochensKSN.html">DATE-1999-JochensKSN</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>A New Parameterizable Power Macro-Model for Datapath Components (<abbr title="Gerd Jochens">GJ</abbr>, <abbr title="Lars Kruse">LK</abbr>, <abbr title="Eike Schmidt">ES</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>), p. 29–?.</dd> 
<dt><a href="DATE-1999-ReutterR.html">DATE-1999-ReutterR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>An Efficient Reuse System for Digital Circuit Design (<abbr title="Annette Reutter">AR</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 38–43.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-IkedaKNSYMNO.html">DATE-1999-IkedaKNSYMNO</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/video.html" title="video">#video</a></span></dt><dd>An MPEG-2 Video Encoder LSI with Scalability for HDTV based on Three-layer Cooperative Architecture (<abbr title="Mitsuo Ikeda">MI</abbr>, <abbr title="Toshio Kondo">TK</abbr>, <abbr title="Koyo Nitta">KN</abbr>, <abbr title="Kazuhito Suguri">KS</abbr>, <abbr title="Takeshi Yoshitome">TY</abbr>, <abbr title="Toshihiro Minami">TM</abbr>, <abbr title="Jiro Naganuma">JN</abbr>, <abbr title="Takeshi Ogura">TO</abbr>), p. 44–?.</dd> 
<dt><a href="DATE-1999-HorethD.html">DATE-1999-HorethD</a> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of Word-Level Specifications (<abbr title="Stefan Höreth">SH</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 52–57.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-EvekingHR.html">DATE-1999-EvekingHR</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic Verification of Scheduling Results in High-Level Synthesis (<abbr title="Hans Eveking">HE</abbr>, <abbr title="Holger Hinrichsen">HH</abbr>, <abbr title="Gerd Ritter">GR</abbr>), pp. 59–64.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-HuhnSKL.html">DATE-1999-HuhnSKL</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verifying Imprecisely Working Arithmetic Circuits (<abbr title="Michaela Huhn">MH</abbr>, <abbr title="Klaus Schneider">KS</abbr>, <abbr title="Thomas Kropf">TK</abbr>, <abbr title="George Logothetis">GL</abbr>), p. 65–?.</dd> 
<dt><a href="DATE-1999-PedramW.html">DATE-1999-PedramW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Battery-Powered Digital CMOS Design (<abbr title="Massoud Pedram">MP</abbr>, <abbr title="Qing Wu">QW</abbr>), pp. 72–76.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-ChungBBM.html">DATE-1999-ChungBBM</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Dynamic Power Management for non-stationary service requests (<abbr title="Eui-Young Chung">EYC</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Alessandro Bogliolo">AB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 77–81.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-MurgaiF.html">DATE-1999-MurgaiF</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Reducing Transitions Through Data Modifications (<abbr title="Rajeev Murgai">RM</abbr>, <abbr title="Masahiro Fujita">MF</abbr>), p. 82–?.</dd> 
<dt><a href="DATE-1999-MaestreKBSHF.html">DATE-1999-MaestreKBSHF</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Kernel Scheduling in Reconfigurable Computing (<abbr title="Rafael Maestre">RM</abbr>, <abbr title="Fadi J. Kurdahi">FJK</abbr>, <abbr title="Nader Bagherzadeh">NB</abbr>, <abbr title="Hartej Singh">HS</abbr>, <abbr title="Román Hermida">RH</abbr>, <abbr title="Milagros Fernández">MF</abbr>), pp. 90–96.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1999-Dav.html">DATE-1999-Dav</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>CRUSADE: Hardware/Software Co-Synthesis of Dynamically Reconfigurable Heterogeneous Real-Time Distributed Embedded Systems (<abbr title="Bharat P. Dav">BPD</abbr>), pp. 97–104.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1999-Leupers.html">DATE-1999-Leupers</a> <span class="tag"><a href="tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Exploiting Conditional Instructions in Code Generation for Embedded VLIW Processors (<abbr title="Rainer Leupers">RL</abbr>), p. 105–?.</dd> 
<dt><a href="DATE-1999-NikolosVHT.html">DATE-1999-NikolosVHT</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Path Delay Fault Testing of ICs with Embedded Intellectual Property Blocks (<abbr title="Dimitris Nikolos">DN</abbr>, <abbr title="Haridimos T. Vergos">HTV</abbr>, <abbr title="Th. Haniotakis">TH</abbr>, <abbr title="Y. Tsiatouhas">YT</abbr>), pp. 112–116.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-PaschalisKPGZ.html">DATE-1999-PaschalisKPGZ</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Effective BIST Architecture for Fast Multiplier Cores (<abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Nektarios Kranitis">NK</abbr>, <abbr title="Mihalis Psarakis">MP</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 117–121.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-NoufalN.html">DATE-1999-NoufalN</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>A CAD Framework for Generating Self-Checking 1 Multipliers Based on Residue Codes (<abbr title="Issam Alzaher-Noufal">IAN</abbr>, <abbr title="Michael Nicolaidis">MN</abbr>), p. 122–?.</dd> 
<dt><a href="DATE-1999-MukherjeeJTFAF.html">DATE-1999-MukherjeeJTFAF</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>An Efficient Filter-Based Approach for Combinational Verification (<abbr title="Rajarshi Mukherjee">RM</abbr>, <abbr title="Jawahar Jain">JJ</abbr>, <abbr title="Koichiro Takayama">KT</abbr>, <abbr title="Masahiro Fujita">MF</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>, <abbr title="Donald S. Fussell">DSF</abbr>), pp. 132–137.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-RanjanSSB.html">DATE-1999-RanjanSSB</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Using Combinational Verification for Sequential Circuits (<abbr title="Rajeev K. Ranjan">RKR</abbr>, <abbr title="Vigyan Singhal">VS</abbr>, <abbr title="Fabio Somenzi">FS</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 138–144.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1999-Marques-SilvaG.html">DATE-1999-Marques-SilvaG</a> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="tag/recursion.html" title="recursion">#recursion</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Combinational Equivalence Checking Using Satisfiability and Recursive Learning (<abbr title="João P. Marques Silva">JPMS</abbr>, <abbr title="Thomas Glaß">TG</abbr>), pp. 145–149.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-HendricxC.html">DATE-1999-HendricxC</a></dt><dd>Formally Verified Redundancy Removal (<abbr title="Stefan Hendricx">SH</abbr>, <abbr title="Luc J. M. Claesen">LJMC</abbr>), p. 150–?.</dd> 
<dt><a href="DATE-1999-KimKHL.html">DATE-1999-KimKHL</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Logic Transformation for Low Power Synthesis (<abbr title="Ki-Wook Kim">KWK</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>, <abbr title="TingTing Hwang">TH</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 158–162.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-BeniniMMMPS.html">DATE-1999-BeniniMMMPS</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Glitch Power Minimization by Gate Freezing (<abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>, <abbr title="Riccardo Scarsi">RS</abbr>), pp. 163–167.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-NoethK.html">DATE-1999-NoethK</a> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Spanning Tree-based State Encoding for Low Power Dissipation (<abbr title="Winfried Nöth">WN</abbr>, <abbr title="Reiner Kolla">RK</abbr>), pp. 168–174.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1999-Hsiao.html">DATE-1999-Hsiao</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Peak Power Estimation Using Genetic Spot Optimization for Large VLSI Circuits (<abbr title="Michael S. Hsiao">MSH</abbr>), p. 175–?.</dd> 
<dt><a href="DATE-1999-CotaCL.html">DATE-1999-CotaCL</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A Method to Diagnose Faults in Linear Analog Circuits using an Adaptive Tester (<abbr title="Érika F. Cota">ÉFC</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Marcelo Lubaszewski">ML</abbr>), pp. 184–188.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-GomesC.html">DATE-1999-GomesC</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Minimal Length Diagnostic Tests for Analog Circuits using Test History (<abbr title="Alfred V. Gomes">AVG</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 189–194.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-CherubalC.html">DATE-1999-CherubalC</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Parametric Fault Diagnosis for Analog Systems Using Functional Mapping (<abbr title="Sasikumar Cherubal">SC</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), p. 195–?.</dd> 
<dt><a href="DATE-1999-KaulV.html">DATE-1999-KaulV</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Temporal Partitioning combined with Design Space Exploration for Latency Minimization of Run-Time Reconfigured Designs (<abbr title="Meenakshi Kaul">MK</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 202–209.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1999-JaschkeLB.html">DATE-1999-JaschkeLB</a> <span class="tag"><a href="tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Time Constrained Modulo Scheduling with Global Resource Sharing (<abbr title="Christoph Jäschke">CJ</abbr>, <abbr title="Rainer Laur">RL</abbr>, <abbr title="Friedrich Beckmann">FB</abbr>), pp. 210–216.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1999-SmithM.html">DATE-1999-SmithM</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>Polynomial Methods for Allocating Complex Components (<abbr title="James Smith">JS</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 217–222.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-MansouriV.html">DATE-1999-MansouriV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Accounting for Various Register Allocation Schemes During Post-Synthesis Verification of RTL Designs (<abbr title="Nazanin Mansouri">NM</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), p. 223–?.</dd> 
<dt><a href="DATE-1999-LechnerFRH.html">DATE-1999-LechnerFRH</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>A Digital Partial Built-In Self-Test for a High Performance Automatic Gain Control Circuit  (<abbr title="A. Lechner">AL</abbr>, <abbr title="J. Ferguson">JF</abbr>, <abbr title="Andrew Richardson">AR</abbr>, <abbr title="B. Hermes">BH</abbr>), pp. 232–238.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1999-LatorreBHPN.html">DATE-1999-LatorreBHPN</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Design, Characterization &amp; Modelling of a CMOS Magnetic Field Sensor (<abbr title="Laurent Latorre">LL</abbr>, <abbr title="Yves Bertrand">YB</abbr>, <abbr title="P. Hazard">PH</abbr>, <abbr title="Francis Pressecq">FP</abbr>, <abbr title="Pascal Nouet">PN</abbr>), pp. 239–243.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-YangZ.html">DATE-1999-YangZ</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast, Robust DC and Transient Fault Simulation for Nonlinear Analog Circuits (<abbr title="Zheng Rong Yang">ZRY</abbr>, <abbr title="Mark Zwolinski">MZ</abbr>), pp. 244–248.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-NovakHK.html">DATE-1999-NovakHK</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Analog Signature Analysis (<abbr title="Franc Novak">FN</abbr>, <abbr title="Bojan Hvala">BH</abbr>, <abbr title="Sandi Klavzar">SK</abbr>), p. 249–?.</dd> 
<dt><a href="DATE-1999-JantschKH.html">DATE-1999-JantschKH</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>The Rugby Model: A Conceptual Frame for the Study of Modelling, Analysis and Synthesis Concepts of Electronic Systems (<abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Shashi Kumar">SK</abbr>, <abbr title="Ahmed Hemani">AH</abbr>), pp. 256–262.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1999-DickJ.html">DATE-1999-DickJ</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>MOCSYN: Multiobjective Core-Based Single-Chip System Synthesis (<abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 263–270.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1999-CmarRSVB.html">DATE-1999-CmarRSVB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fixpoint.html" title="fixpoint">#fixpoint</a></span> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span></dt><dd>A Methodology and Design Environment for DSP ASIC Fixed-Point Refinement (<abbr title="Radim Cmar">RC</abbr>, <abbr title="Luc Rijnders">LR</abbr>, <abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Serge Vernalde">SV</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), p. 271–?.</dd> 
<dt><a href="DATE-1999-CarlettaNP.html">DATE-1999-CarlettaNP</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Synthesis of Controllers for Full Testability of Integrated Datapath-Controller Pairs (<abbr title="Joan Carletta">JC</abbr>, <abbr title="Mehrdad Nourani">MN</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 278–282.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-MakrisO.html">DATE-1999-MakrisO</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/reachability.html" title="reachability">#reachability</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Channel-Based Behavioral Test Synthesis for Improved Module Reachability (<abbr title="Yiorgos Makris">YM</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 283–288.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-NicoliciA.html">DATE-1999-NicoliciA</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient BIST Hardware Insertion with Low Test Application Time for Synthesized Data Paths (<abbr title="Nicola Nicolici">NN</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>), p. 289–?.</dd> 
<dt><a href="DATE-1999-OchiaiINEO.html">DATE-1999-OchiaiINEO</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/video.html" title="video">#video</a></span></dt><dd>High-speed Software-based Platform for Embedded Software of a Single-chip MPEG-2 Video Encoder LSI with HDTV Scalabilit (<abbr title="Katsuyuki Ochiai">KO</abbr>, <abbr title="Hiroe Iwasaki">HI</abbr>, <abbr title="Jiro Naganuma">JN</abbr>, <abbr title="Makoto Endo">ME</abbr>, <abbr title="Takeshi Ogura">TO</abbr>), pp. 303–308.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-TabbaraSSFL.html">DATE-1999-TabbaraSSFL</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Fast Hardware-Software Co-simulation Using VHDL Models (<abbr title="Bassam Tabbara">BT</abbr>, <abbr title="Marco Sgroi">MS</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Enrica Filippi">EF</abbr>, <abbr title="Luciano Lavagno">LL</abbr>), p. 309–?.</dd> 
<dt><a href="DATE-1999-VerhoevenS.html">DATE-1999-VerhoevenS</a> <span class="tag"><a href="tag/feedback.html" title="feedback">#feedback</a></span></dt><dd>Systematic Biasing of Negative Feedback Amplifiers (<abbr title="Chris J. M. Verhoeven">CJMV</abbr>, <abbr title="Arie van Staveren">AvS</abbr>), pp. 318–322.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-SchwenckerEGA.html">DATE-1999-SchwenckerEGA</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Automating the Sizing of Analog CMOS Circuits by Consideration of Structural Constraints (<abbr title="Robert Schwencker">RS</abbr>, <abbr title="Josef Eckmueller">JE</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 323–327.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-DhanwadaNV.html">DATE-1999-DhanwadaNV</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Hierarchical Constraint Transformation Using Directed Interval Search for Analog System Synthesis (<abbr title="Nagu R. Dhanwada">NRD</abbr>, <abbr title="Adrián Núñez-Aldana">ANA</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), p. 328–?.</dd> 
<dt><a href="DATE-1999-DoboliV.html">DATE-1999-DoboliV</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A VHDL-AMS Compiler and Architecture Generator for Behavioral Synthesis of Analog Systems (<abbr title="Alex Doboli">AD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 338–345.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1999-BreuerMBFLK.html">DATE-1999-BreuerMBFLK</a> <span class="tag"><a href="tag/reasoning.html" title="reasoning">#reasoning</a></span> <span class="tag"><a href="tag/semantics.html" title="semantics">#semantics</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Reasoning about VHDL and VHDL-AMS using Denotational Semantics (<abbr title="Peter T. Breuer">PTB</abbr>, <abbr title="Natividad Martínez Madrid">NMM</abbr>, <abbr title="Jonathan P. Bowen">JPB</abbr>, <abbr title="Robert B. France">RBF</abbr>, <abbr title="Maria M. Larrondo-Petrie">MMLP</abbr>, <abbr title="Carlos Delgado Kloos">CDK</abbr>), pp. 346–352.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1999-Sasaki.html">DATE-1999-Sasaki</a> <span class="tag"><a href="tag/semantics.html" title="semantics">#semantics</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>A Formal Semantics for Verilog-VHDL Simulation Interoperability by Abstact State Machine (<abbr title="Hisashi Sasaki">HS</abbr>), p. 353–?.</dd> 
<dt><a href="DATE-1999-AntakiSXA.html">DATE-1999-AntakiSXA</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Design For Testability Method for CML Digital Circuits (<abbr title="Bernard Antaki">BA</abbr>, <abbr title="Yvon Savaria">YS</abbr>, <abbr title="Nanhan Xiong">NX</abbr>, <abbr title="Saman Adham">SA</abbr>), pp. 360–367.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1999-FavalliM.html">DATE-1999-FavalliM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>On the Design of Self-Checking Functional Units Based on Shannon Circuits (<abbr title="Michele Favalli">MF</abbr>, <abbr title="Cecilia Metra">CM</abbr>), pp. 368–375.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1999-NiggemeyerR.html">DATE-1999-NiggemeyerR</a> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>Parametric Built-In Self-Test of VLSI Systems (<abbr title="Dirk Niggemeyer">DN</abbr>, <abbr title="M. Rüffer">MR</abbr>), p. 376–?.</dd> 
<dt><a href="DATE-1999-Micheli.html">DATE-1999-Micheli</a> <span class="tag"><a href="tag/c.html" title="c">#c</a></span> <span class="tag"><a href="tag/c%2B%2B.html" title="c++">#c++</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Hardware Synthesis from C/C++ Models (<abbr title="Giovanni De Micheli">GDM</abbr>), pp. 382–383.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-Arnout.html">DATE-1999-Arnout</a> <span class="tag"><a href="tag/c.html" title="c">#c</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>C for System Level Design (<abbr title="Guido Arnout">GA</abbr>), pp. 384–386.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DATE-1999-GhoshKL.html">DATE-1999-GhoshKL</a> <span class="tag"><a href="tag/c.html" title="c">#c</a></span> <span class="tag"><a href="tag/c%2B%2B.html" title="c++">#c++</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Hardware Synthesis from C/C++ (<abbr title="Abhijit Ghosh">AG</abbr>, <abbr title="Joachim Kunkel">JK</abbr>, <abbr title="Stan Y. Liao">SYL</abbr>), pp. 387–389.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DATE-1999-Wakabayashi.html">DATE-1999-Wakabayashi</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>C-based Synthesis Experiences with a Behavior Synthesizer, “Cyber” (<abbr title="Kazutoshi Wakabayashi">KW</abbr>), p. 390–?.</dd> 
<dt><a href="DATE-1999-CostaSC.html">DATE-1999-CostaSC</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Techniques for Accurate Extraction and Modeling of Substrate Coupling in Mixed-Signal IC’s (<abbr title="João Paulo Costa">JPC</abbr>, <abbr title="L. Miguel Silveira">LMS</abbr>, <abbr title="Mike Chou">MC</abbr>), pp. 396–400.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-LauwersG.html">DATE-1999-LauwersG</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Power Estimation Model for High-Speed CMOS A/D Converters (<abbr title="Erik Lauwers">EL</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 401–405.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-Nunez-AldanaV.html">DATE-1999-Nunez-AldanaV</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An Analog Performance Estimator for Improving the Effectiveness of CMOS Analog Systems Circuit Synthesis (<abbr title="Adrián Núñez-Aldana">ANA</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 406–411.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-GuerraRRFR.html">DATE-1999-GuerraRRFR</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>An Accurate Error Control Mechanism for Simplification Before Generation Algorihms (<abbr title="Oscar Guerra">OG</abbr>, <abbr title="J. D. Rodríguez-García">JDRG</abbr>, <abbr title="Elisenda Roca">ER</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), p. 412–?.</dd> 
<dt><a href="DATE-1999-FeldmanKL.html">DATE-1999-FeldmanKL</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Techniques for Modeling Chip-Level Interconnect, Substrate and Package Parasitics (<abbr title="Peter Feldmann">PF</abbr>, <abbr title="Sharad Kapur">SK</abbr>, <abbr title="David E. Long">DEL</abbr>), pp. 418–417.</dd> <div class="pagevis" style="width:-1px"></div>
<dt><a href="DATE-1999-Troster.html">DATE-1999-Troster</a> <span class="tag"><a href="tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Potentials of Chip-Package Co-Design for High-Speed Digital Applications (<abbr title="Gerhard Tröster">GT</abbr>), pp. 423–422.</dd> <div class="pagevis" style="width:-1px"></div>
<dt><a href="DATE-1999-WambacqDZEMB.html">DATE-1999-WambacqDZEMB</a></dt><dd>A Single-Package Solution for Wireless Transceivers (<abbr title="Piet Wambacq">PW</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Hocine Ziad">HZ</abbr>, <abbr title="Marc Engels">ME</abbr>, <abbr title="Hugo De Man">HDM</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), p. 425–?.</dd> 
<dt><a href="DATE-1999-NicolaidisZ.html">DATE-1999-NicolaidisZ</a> <span class="tag"><a href="tag/online.html" title="online">#online</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Scaling Deeper to Submicron: On-Line Testing to the Rescue (<abbr title="Michael Nicolaidis">MN</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), p. 432–?.</dd> 
<dt><a href="DATE-1999-FournierAL.html">DATE-1999-FournierAL</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/product%20line.html" title="product line">#product line</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification Methodology for Microprocessors Using the Genesys Test-Program Generator-Application to the x86 Microprocessors Family (<abbr title="Laurent Fournier">LF</abbr>, <abbr title="Yaron Arbetman">YA</abbr>, <abbr title="Moshe Levinger">ML</abbr>), pp. 434–441.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1999-FerrandiFGS.html">DATE-1999-FerrandiFGS</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Symbolic Functional Vector Generation for VHDL Specifications (<abbr title="Fabrizio Ferrandi">FF</abbr>, <abbr title="Franco Fummi">FF</abbr>, <abbr title="Luca Gerli">LG</abbr>, <abbr title="Donatella Sciuto">DS</abbr>), p. 442–?.</dd> 
<dt><a href="DATE-1999-TanS.html">DATE-1999-TanS</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Interpretable Symbolic Small-Signal Characterization of Large Analog Circuits using Determinant Decision Diagrams (<abbr title="Xiang-Dong Tan">XDT</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 448–453.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-UbarRM.html">DATE-1999-UbarRM</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Cycle-based Simulation with Decision Diagrams (<abbr title="Raimund Ubar">RU</abbr>, <abbr title="Jaan Raik">JR</abbr>, <abbr title="Adam Morawiec">AM</abbr>), pp. 454–458.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-BuhlerPKB.html">DATE-1999-BuhlerPKB</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient Switching Activity Simulation under a Real Delay Model Using a Bitparallel Approach (<abbr title="Markus Bühler">MB</abbr>, <abbr title="Matthias Papesch">MP</abbr>, <abbr title="K. Kapp">KK</abbr>, <abbr title="Utz G. Baitinger">UGB</abbr>), p. 459–?.</dd> 
<dt><a href="DATE-1999-LinPR.html">DATE-1999-LinPR</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Full Scan Fault Coverage With Partial Scan (<abbr title="Xijiang Lin">XL</abbr>, <abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 468–472.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-ShinKK.html">DATE-1999-ShinKK</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>At-Speed Boundary-Scan Interconnect Testing in a Board with Multiple System Clocks (<abbr title="Jongchul Shin">JS</abbr>, <abbr title="Hyunjin Kim">HK</abbr>, <abbr title="Sungho Kang">SK</abbr>), p. 473–?.</dd> 
<dt><a href="DATE-1999-ZhuG.html">DATE-1999-ZhuG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>OpenJ: An Extensible System Level Design Language (<abbr title="Jianwen Zhu">JZ</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 480–484.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-HalambiGGKDN.html">DATE-1999-HalambiGGKDN</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability (<abbr title="Ashok Halambi">AH</abbr>, <abbr title="Peter Grun">PG</abbr>, <abbr title="Vijay Ganesh">VG</abbr>, <abbr title="Asheesh Khare">AK</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>), pp. 485–490.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-RadetzkiSPN.html">DATE-1999-RadetzkiSPN</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Data Type Analysis for Hardware Synthesis from Object-Oriented Models (<abbr title="Martin Radetzki">MR</abbr>, <abbr title="Ansgar Stammermann">AS</abbr>, <abbr title="Wolfram Putzke-Röming">WPR</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>), p. 491–?.</dd> 
<dt><a href="DATE-1999-Holzheuer.html">DATE-1999-Holzheuer</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/how.html" title="how">#how</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>How to use Knowledge in an Analysis Process (<abbr title="Heiko Holzheuer">HH</abbr>), pp. 498–502.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-RibasC.html">DATE-1999-RibasC</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Digital MOS Circuit Partitioning with Symbolic Modeling (<abbr title="Lluis Ribas">LR</abbr>, <abbr title="Jordi Carrabina">JC</abbr>), pp. 503–508.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-Montiel-NelsonNASN.html">DATE-1999-Montiel-NelsonNASN</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>High Speed GaAs Subsystem Design using Feed Through Logic (<abbr title="Juan A. Montiel-Nelson">JAMN</abbr>, <abbr title="Saeid Nooshabadi">SN</abbr>, <abbr title="V. de Armas">VdA</abbr>, <abbr title="Roberto Sarmiento">RS</abbr>, <abbr title="Antonio Núñez">AN</abbr>), p. 509–?.</dd> 
<dt><a href="DATE-1999-MillanEECC.html">DATE-1999-MillanEECC</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Integrating Symbolic Techniques in ATPG-Based Sequential Logic Optimization (<abbr title="Enrique San Millán">ESM</abbr>, <abbr title="Luis Entrena">LE</abbr>, <abbr title="José Alberto Espejo">JAE</abbr>, <abbr title="Silvia Chiusano">SC</abbr>, <abbr title="Fulvio Corno">FC</abbr>), pp. 516–520.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-MartinezAQH.html">DATE-1999-MartinezAQH</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>An Algorithm for Face-Constrained Encoding of Symbols Using Minimum Code Length (<abbr title="Manuel Martínez">MM</abbr>, <abbr title="Maria J. Avedillo">MJA</abbr>, <abbr title="José M. Quintana">JMQ</abbr>, <abbr title="José L. Huertas">JLH</abbr>), pp. 521–525.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-SilvaSM.html">DATE-1999-SilvaSM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Algorithms for Solving Boolean Satisfiability in Combinational Circuits (<abbr title="Luís Guerra e Silva">LGeS</abbr>, <abbr title="Luis Miguel Silveira">LMS</abbr>, <abbr title="João P. Marques Silva">JPMS</abbr>), pp. 526–530.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-StokSI.html">DATE-1999-StokSI</a></dt><dd>Wavefront Technology Mapping (<abbr title="Leon Stok">LS</abbr>, <abbr title="Andrew J. Sullivan">AJS</abbr>, <abbr title="Mahesh A. Iyer">MAI</abbr>), p. 531–?.</dd> 
<dt><a href="DATE-1999-StopjakovaMS.html">DATE-1999-StopjakovaMS</a> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>On-Chip Transient Current Monitor for Testing of Low Voltage CMOS IC (<abbr title="Viera Stopjaková">VS</abbr>, <abbr title="Hans A. R. Manhaeve">HARM</abbr>, <abbr title="M. Sidiropulos">MS</abbr>), pp. 538–542.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-RiusF.html">DATE-1999-RiusF</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Exploring the Combination of IDDQ and iDDt Testing: Energy Testing (<abbr title="Josep Rius">JR</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 543–548.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-SantosT.html">DATE-1999-SantosT</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Defect-Oriented Mixed-Level Fault Simulation of Digital Systems-on-a-Chip Using HDL (<abbr title="Marcelino B. Santos">MBS</abbr>, <abbr title="João Paulo Teixeira">JPT</abbr>), p. 549–?.</dd> 
<dt><a href="DATE-1999-VercauterenSV.html">DATE-1999-VercauterenSV</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Combining Software Synthesis and Hardware/Software Interface Generation to Meet Hard Real-Time Constraints (<abbr title="Steven Vercauteren">SV</abbr>, <abbr title="Jan van der Steen">JvdS</abbr>, <abbr title="Diederik Verkest">DV</abbr>), pp. 556–561.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-ONilsJ.html">DATE-1999-ONilsJ</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="tag/operating%20system.html" title="operating system">#operating system</a></span> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Operating System Sensitive Device Driver Synthesis from Implementation Independent Protocol Specification (<abbr title="Mattias O'Nils">MO</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 562–567.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-ChangP.html">DATE-1999-ChangP</a> <span class="tag"><a href="tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Codex-dp: Co-design of Communicating Systems Using Dynamic Programming (<abbr title="Jui-Ming Chang">JMC</abbr>, <abbr title="Massoud Pedram">MP</abbr>), p. 568–?.</dd> 
<dt><a href="DATE-1999-ToulouseBLN.html">DATE-1999-ToulouseBLN</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient 3D Modelling for Extraction of Interconnect Capacitances in Deep Submicron Dense Layouts (<abbr title="A. Toulouse">AT</abbr>, <abbr title="David Bernard">DB</abbr>, <abbr title="Christian Landrault">CL</abbr>, <abbr title="Pascal Nouet">PN</abbr>), pp. 576–580.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-NagC.html">DATE-1999-NagC</a></dt><dd>Post-Placement Residual-Overlap Removal with Minimal Movement (<abbr title="Sudip Nag">SN</abbr>, <abbr title="Kamal Chaudhary">KC</abbr>), pp. 581–586.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-KrupnovaS.html">DATE-1999-KrupnovaS</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Iterative Improvement Based Multi-Way Netlist Partitioning for FPGAs (<abbr title="Helena Krupnova">HK</abbr>, <abbr title="Gabriele Saucier">GS</abbr>), p. 587–?.</dd> 
<dt><a href="DATE-1999-HamiltonOH.html">DATE-1999-HamiltonOH</a></dt><dd>Self Recovering Controller and Datapath Codesign (<abbr title="Samuel Norman Hamilton">SNH</abbr>, <abbr title="Alex Orailoglu">AO</abbr>, <abbr title="Andre Hertwig">AH</abbr>), pp. 596–601.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-EijkJMT.html">DATE-1999-EijkJMT</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Identification and Exploitation of Symmetries in DSP Algorithms (<abbr title="C. A. J. van Eijk">CAJvE</abbr>, <abbr title="E. T. A. F. Jacobs">ETAFJ</abbr>, <abbr title="Bart Mesman">BM</abbr>, <abbr title="Adwin H. Timmer">AHT</abbr>), pp. 602–608.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1999-SantosJ.html">DATE-1999-SantosJ</a> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/on%20the%20fly.html" title="on the fly">#on the fly</a></span></dt><dd>Exploiting State Equivalence on the Fly while Applying Code Motion and Speculation (<abbr title="Luiz C. V. dos Santos">LCVdS</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), p. 609–?.</dd> 
<dt><a href="DATE-1999-BolsensMDBV.html">DATE-1999-BolsensMDBV</a> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span></dt><dd>Single Chip or Hybrid System Integration (<abbr title="Ivo Bolsens">IB</abbr>, <abbr title="Wojtek Maly">WM</abbr>, <abbr title="Ludo Deferm">LD</abbr>, <abbr title="Jo Borel">JB</abbr>, <abbr title="Harry J. M. Veendrick">HJMV</abbr>), p. 616–?.</dd> 
<dt><a href="DATE-1999-RenovellPFZ.html">DATE-1999-RenovellPFZ</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing the Configurable Interconnect/Logic Interface of SRAM-Based FPGA’s (<abbr title="Michel Renovell">MR</abbr>, <abbr title="Jean Michel Portal">JMP</abbr>, <abbr title="Joan Figueras">JF</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 618–622.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-GoorN.html">DATE-1999-GoorN</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Industrial Evaluation of DRAM Tests (<abbr title="A. J. van de Goor">AJvdG</abbr>, <abbr title="J. de Neef">JdN</abbr>), pp. 623–630.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1999-TragoudasM.html">DATE-1999-TragoudasM</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>ATPG Tools for Delay Faults at the Functional Level (<abbr title="Spyros Tragoudas">ST</abbr>, <abbr title="Maria K. Michael">MKM</abbr>), p. 631–?.</dd> 
<dt><a href="DATE-1999-KallaC.html">DATE-1999-KallaC</a> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Driven Resynthesis by Exploiting Retiming-Induced State Register Equivalence (<abbr title="Priyank Kalla">PK</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>), pp. 638–642.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-LiuPF.html">DATE-1999-LiuPF</a></dt><dd>Minimizing Sensitivity to Delay Variations in High-Performance Synchronous Circuits (<abbr title="Xun Liu">XL</abbr>, <abbr title="Marios C. Papaefthymiou">MCP</abbr>, <abbr title="Eby G. Friedman">EGF</abbr>), pp. 643–649.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1999-EcklL.html">DATE-1999-EcklL</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Retiming Sequential Circuits with Multiple Register Classes (<abbr title="Klaus Eckl">KE</abbr>, <abbr title="Christian Legl">CL</abbr>), p. 650–?.</dd> 
<dt><a href="DATE-1999-YeCFCNC.html">DATE-1999-YeCFCNC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Chip-Level Verification for Parasitic Coupling Effects in Deep-Submicron Digital Designs (<abbr title="Lun Ye">LY</abbr>, <abbr title="Foong-Charn Chang">FCC</abbr>, <abbr title="Peter Feldmann">PF</abbr>, <abbr title="Rakesh Chadha">RC</abbr>, <abbr title="Nagaraj Ns">NN</abbr>, <abbr title="Frank Cano">FC</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-WangYK.html">DATE-1999-WangYK</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Coupled Noise Estimation for Distributed RC Interconnect Model (<abbr title="Janet Meiling Wang">JMW</abbr>, <abbr title="Qingjian Yu">QY</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 664–668.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-Sheehan.html">DATE-1999-Sheehan</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Projective Convolution: RLC Model-Order Reduction Using the Impulse Response (<abbr title="Bernard N. Sheehan">BNS</abbr>), p. 669–?.</dd> 
<dt><a href="DATE-1999-JacomePRL.html">DATE-1999-JacomePRL</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>The Design Space Layer: Supporting Early Design Space Exploration for Core-Based Designs (<abbr title="Margarida F. Jacome">MFJ</abbr>, <abbr title="Helvio P. Peixoto">HPP</abbr>, <abbr title="Ander Royo">AR</abbr>, <abbr title="Juan Carlos López">JCL</abbr>), pp. 676–683.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1999-DalpassoBB.html">DATE-1999-DalpassoBB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Specification and Validation of Distributed IP-Based Designs with JavaCAD (<abbr title="Marcello Dalpasso">MD</abbr>, <abbr title="Alessandro Bogliolo">AB</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 684–688.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-BarnaR.html">DATE-1999-BarnaR</a> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Object-Oriented Reuse Methodology for VHDL (<abbr title="Cristina Barna">CB</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), p. 689–?.</dd> 
<dt><a href="DATE-1999-JerrayaE.html">DATE-1999-JerrayaE</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-Language System Design (<abbr title="Ahmed Amine Jerraya">AAJ</abbr>, <abbr title="Rolf Ernst">RE</abbr>), p. 696–?.</dd> 
<dt><a href="DATE-1999-HellebrandWY.html">DATE-1999-HellebrandWY</a> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Symmetric Transparent BIST for RAMs (<abbr title="Sybille Hellebrand">SH</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>, <abbr title="Vyacheslav N. Yarmolik">VNY</abbr>), pp. 702–707.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-ZarrinehU.html">DATE-1999-ZarrinehU</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>On Programmable Memory Built-In Self Test Architectures (<abbr title="Kamran Zarrineh">KZ</abbr>, <abbr title="Shambhu J. Upadhyaya">SJU</abbr>), pp. 708–713.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-ChakrabortyGBKM.html">DATE-1999-ChakrabortyGBKM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>A Physical Design Tool for Built-in Self-Repairable Static RAMs (<abbr title="Kanad Chakraborty">KC</abbr>, <abbr title="Anurag Gupta">AG</abbr>, <abbr title="Mayukh Bhattacharya">MB</abbr>, <abbr title="Shriram Kulkarni">SK</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), p. 714–?.</dd> 
<dt><a href="DATE-1999-X.html">DATE-1999-X</a> <span class="tag"><a href="tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="tag/c.html" title="c">#c</a></span> <span class="tag"><a href="tag/java.html" title="java">#java</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Java, VHDL-AMS, ADA or C for System Level Specifications?, p. 720.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-1999-MoserN.html">DATE-1999-MoserN</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Case Study: System Model of Crane and Embedded Control (<abbr title="Eduard Moser">EM</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>), p. 721.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-1999-AgaesseL.html">DATE-1999-AgaesseL</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span></dt><dd>Virtual Components Application and Customization (<abbr title="Jean-François Agaësse">JFA</abbr>, <abbr title="Bernard Laurent">BL</abbr>), pp. 726–727.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-Haase.html">DATE-1999-Haase</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design Methodology for IP Providers (<abbr title="Jürgen Haase">JH</abbr>), pp. 728–732.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-Dewilde.html">DATE-1999-Dewilde</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Large European Programs in Microelectronic System and Circuit Design (<abbr title="Patrick Dewilde">PD</abbr>), p. 734–?.</dd> 
<dt><a href="DATE-1999-RaikU.html">DATE-1999-RaikU</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Sequential Circuit Test Generation Using Decision Diagram Models (<abbr title="Jaan Raik">JR</abbr>, <abbr title="Raimund Ubar">RU</abbr>), pp. 736–740.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1999-KonijnenburgLG.html">DATE-1999-KonijnenburgLG</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Illegal State Space Identification for Sequential Circuit Test Generation (<abbr title="M. H. Konijnenburg">MHK</abbr>, <abbr title="J. Th. van der Linden">JTvdL</abbr>, <abbr title="A. J. van de Goor">AJvdG</abbr>), pp. 741–746.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1999-SantosoMRA.html">DATE-1999-SantosoMRA</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>FreezeFrame: Compact Test Generation Using a Frozen Clock Strategy (<abbr title="Yanti Santoso">YS</abbr>, <abbr title="Matthew C. Merten">MCM</abbr>, <abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="Miron Abramovici">MA</abbr>), p. 747–?.</dd> 
<dt><a href="DATE-1999-CornoRS.html">DATE-1999-CornoRS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Approximate Equivalence Verification of Sequential Circuits via Genetic Algorithms (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>), pp. 754–755.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-StrehlT.html">DATE-1999-StrehlT</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/petri%20net.html" title="petri net">#petri net</a></span></dt><dd>Interval Diagram Techniques for Symbolic Model Checking of Petri Nets (<abbr title="Karsten Strehl">KS</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 756–757.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-ThorntonWDD.html">DATE-1999-ThorntonWDD</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Variable Reordering for Shared Binary Decision Diagrams Using Output Probabilities (<abbr title="Mitchell A. Thornton">MAT</abbr>, <abbr title="J. P. Williams">JPW</abbr>, <abbr title="Rolf Drechsler">RD</abbr>, <abbr title="Nicole Drechsler">ND</abbr>), pp. 758–759.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-MeinelS.html">DATE-1999-MeinelS</a> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Increasing Efficiency of Symbolic Model Checking by Accelerating Dynamic Variable Reordering (<abbr title="Christoph Meinel">CM</abbr>, <abbr title="Christian Stangier">CS</abbr>), pp. 760–761.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-FornaciariSS.html">DATE-1999-FornaciariSS</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span></dt><dd>Influence of Caching and Encoding on Power Dissipation of System-Level Buses for Embedded Systems (<abbr title="William Fornaciari">WF</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Cristina Silvano">CS</abbr>), pp. 762–763.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-WeissSR.html">DATE-1999-WeissSR</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/operating%20system.html" title="operating system">#operating system</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Emulation of a Fast Reactive Embedded System using a Real Time Operating System (<abbr title="Karlheinz Weiß">KW</abbr>, <abbr title="Thorsten Steckstor">TS</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 764–765.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-MaestroMH.html">DATE-1999-MaestroMH</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>The Heterogeneous Structure Problem in Hardware/Software Codesign: A Macroscopic Approach (<abbr title="J. A. Maestro">JAM</abbr>, <abbr title="Daniel Mozos">DM</abbr>, <abbr title="Román Hermida">RH</abbr>), pp. 766–767.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-FleischmannBK.html">DATE-1999-FleischmannBK</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/java.html" title="java">#java</a></span></dt><dd>Codesign of Embedded Systems Based on Java and Reconfigurable Hardware Components (<abbr title="Josef Fleischmann">JF</abbr>, <abbr title="Klaus Buchenrieder">KB</abbr>, <abbr title="Rainer Kress">RK</abbr>), pp. 768–769.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-MaamarR.html">DATE-1999-MaamarR</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>ADOLT — An ADaptable On — Line Testing Scheme for VLSI Circuits (<abbr title="A. Maamar">AM</abbr>, <abbr title="G. Russell">GR</abbr>), pp. 770–771.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-Kuchcinski.html">DATE-1999-Kuchcinski</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Integrated Resource Assignment and Scheduling of Task Graphs Using Finite Domain Constraints (<abbr title="Krzysztof Kuchcinski">KK</abbr>), pp. 772–773.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-PapachristouA.html">DATE-1999-PapachristouA</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>A Method of Distributed Controller Design for RTL Circuits (<abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Yusuf Alzazeri">YA</abbr>), pp. 774–775.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-ChoiB.html">DATE-1999-ChoiB</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>OTA Amplifiers Design on Digital Sea-of-Transistors Array (<abbr title="Jung Hyun Choi">JHC</abbr>, <abbr title="Sergio Bampi">SB</abbr>), pp. 776–777.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-AlippiFPS.html">DATE-1999-AlippiFPS</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A DAG-Based Design Approach for Reconfigurable VLIW Processors (<abbr title="Cesare Alippi">CA</abbr>, <abbr title="William Fornaciari">WF</abbr>, <abbr title="Laura Pozzi">LP</abbr>, <abbr title="Mariagiovanna Sami">MS</abbr>), pp. 778–779.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-WuGR.html">DATE-1999-WuGR</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A Fault List Reduction Approach for Efficient Bridge Fault Diagnosis (<abbr title="Jue Wu">JW</abbr>, <abbr title="Gary S. Greenstein">GSG</abbr>, <abbr title="Elizabeth M. Rudnick">EMR</abbr>), pp. 780–781.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-PasquierC.html">DATE-1999-PasquierC</a> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An Object-Based Executable Model for Simulation of Real-Time Hw/Sw Systems (<abbr title="Olivier Pasquier">OP</abbr>, <abbr title="Jean Paul Calvez">JPC</abbr>), pp. 782–783.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-ScherberM.html">DATE-1999-ScherberM</a> <span class="tag"><a href="tag/flexibility.html" title="flexibility">#flexibility</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An Efficient and Flexible Methodology for Modelling and Simulation of Heterogeneous Mechatronic Systems (<abbr title="Stefan Scherber">SS</abbr>, <abbr title="Christian Müller-Schloer">CMS</abbr>), pp. 784–785.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-MaurerS.html">DATE-1999-MaurerS</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Software Bit-Slicing: A Technique for Improving Simulation Performance (<abbr title="Peter M. Maurer">PMM</abbr>, <abbr title="William J. Schilp">WJS</abbr>), pp. 786–787.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-MartinolleDCF.html">DATE-1999-MartinolleDCF</a> <span class="tag"><a href="tag/user%20interface.html" title="user interface">#user interface</a></span></dt><dd>Interoperability of Verilog/VHDL Procedural Language Interfaces to Build a Mixed Language GUI (<abbr title="Françoise Martinolle">FM</abbr>, <abbr title="Charles Dawson">CD</abbr>, <abbr title="Debra Corlette">DC</abbr>, <abbr title="Mike Floyd">MF</abbr>), pp. 788–789.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-DabrowskiP.html">DATE-1999-DabrowskiP</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Experiences with Modeling of Analog and Mixed A/D Systems Based on PWL Technique (<abbr title="Jerzy Dabrowski">JD</abbr>, <abbr title="Andrzej Pulka">AP</abbr>), pp. 790–791.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1999-RayaneVN.html">DATE-1999-RayaneVN</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>A One-Bit-Signature BIST for Embedded Operational Amplifiers in Mixed-Signal Circuits Based on the Slew-Rate Detection (<abbr title="Iyad Rayane">IR</abbr>, <abbr title="Jaime Velasco-Medina">JVM</abbr>, <abbr title="Michael Nicolaidis">MN</abbr>), p. 792–?.</dd> </dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>