<div id="pf17c" class="pf w0 h0" data-page-no="17c"><div class="pc pc17c w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg17c.png"/><div class="t m0 x146 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">MCG_S field descriptions (continued)</div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Source of internal reference clock is the slow clock (32 kHz IRC).</div><div class="t m0 x83 h7 yff7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Source of internal reference clock is the fast clock (4 MHz IRC).</div><div class="t m0 x9 h1b y2127 ff1 fsc fc0 sc0 ls0 ws0">24.3.8<span class="_ _b"> </span>MCG Status and Control Register (MCG_SC)</div><div class="t m0 x9 h7 y1cc3 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4006_4000h base + 8h offset = 4006_4008h</div><div class="t m0 x81 h1d y2128 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y21d7 ff2 fs4 fc0 sc0 ls0 ws29d">Read <span class="ws332 v15">ATME ATMS<span class="_ _164"> </span></span><span class="ws2b4">ATMF <span class="ws333 v15">FLTPRSRV FCRDIV<span class="_ _1c5"> </span></span>LOCS0</span></div><div class="t m0 x8b h7 y21d8 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y21d9 ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v1b">00000010<span class="_ _19a"></span></span></div><div class="t m0 x46 h9 y21da ff1 fs2 fc0 sc0 ls0 ws0">MCG_SC field descriptions</div><div class="t m0 x12c h10 y21db ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y21dc ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x95 h7 y21dd ff2 fs4 fc0 sc0 ls0">ATME</div><div class="t m0 x83 h7 y21dc ff2 fs4 fc0 sc0 ls0 ws0">Automatic Trim Machine Enable</div><div class="t m0 x83 h7 y21de ff2 fs4 fc0 sc0 ls0 ws0">Enables the Auto Trim Machine to start automatically trimming the selected Internal Reference Clock.</div><div class="t m0 x83 h10 y21df ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">ATME deasserts after the Auto Trim Machine has completed trimming all trim bits of the IRCS</span></div><div class="t m0 x3b h7 y21e0 ff2 fs4 fc0 sc0 ls0 ws0">clock selected by the ATMS bit.</div><div class="t m0 x83 h7 y21e1 ff2 fs4 fc0 sc0 ls0 ws0">Writing to C1, C3, C4, and SC registers or entering Stop mode aborts the auto trim operation and clears</div><div class="t m0 x83 h7 y21e2 ff2 fs4 fc0 sc0 ls0 ws0">this bit.</div><div class="t m0 x83 h7 y21e3 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Auto Trim Machine disabled.</div><div class="t m0 x83 h7 y21e4 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Auto Trim Machine enabled.</div><div class="t m0 x97 h7 y21e5 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x95 h7 y21e6 ff2 fs4 fc0 sc0 ls0">ATMS</div><div class="t m0 x83 h7 y21e5 ff2 fs4 fc0 sc0 ls0 ws0">Automatic Trim Machine Select</div><div class="t m0 x83 h7 y21e7 ff2 fs4 fc0 sc0 ls0 ws0">Selects the IRCS clock for Auto Trim Test.</div><div class="t m0 x83 h7 y21e8 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>32 kHz Internal Reference Clock selected.</div><div class="t m0 x83 h7 y21e9 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>4 MHz Internal Reference Clock selected.</div><div class="t m0 x97 h7 y21ea ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x95 h7 y21eb ff2 fs4 fc0 sc0 ls0">ATMF</div><div class="t m0 x83 h7 y21ea ff2 fs4 fc0 sc0 ls0 ws0">Automatic Trim Machine Fail Flag</div><div class="t m0 x83 h7 y21ec ff2 fs4 fc0 sc0 ls0 ws0">Fail flag for the Automatic Trim Machine (ATM). This bit asserts when the Automatic Trim Machine is</div><div class="t m0 x83 h7 y21ed ff2 fs4 fc0 sc0 ls0 ws0">enabled, ATME=1, and a write to the C1, C3, C4, and SC registers is detected or the MCG enters into any</div><div class="t m0 x83 h7 y21ee ff2 fs4 fc0 sc0 ls0 ws0">Stop mode. A write to ATMF clears the flag.</div><div class="t m0 x83 h7 y21ef ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Automatic Trim Machine completed normally.</div><div class="t m0 x83 h7 y21f0 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Automatic Trim Machine failed.</div><div class="t m0 x97 h7 y21f1 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x52 h7 y21f2 ff2 fs4 fc0 sc0 ls0">FLTPRSRV</div><div class="t m0 x83 h7 y21f1 ff2 fs4 fc0 sc0 ls0 ws0">FLL Filter Preserve Enable</div><div class="t m0 x83 h7 y21f3 ff2 fs4 fc0 sc0 ls0 ws0">This bit will prevent the FLL filter values from resetting allowing the FLL output frequency to remain the</div><div class="t m0 x83 h7 y21f4 ff2 fs4 fc0 sc0 ls0 ws0">same during clock mode changes where the FLL/DCO output is still valid. (Note: This requires that the</div><div class="t m0 x83 h7 y21f5 ff2 fs4 fc0 sc0 ls0 ws0">FLL reference frequency to remain the same as what it was prior to the new clock mode switch. Otherwise</div><div class="t m0 x83 h7 y21f6 ff2 fs4 fc0 sc0 ls0 ws0">FLL filter and frequency values will change.)</div><div class="t m0 x83 h7 y21f7 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>FLL filter and FLL frequency will reset on changes to currect clock mode.</div><div class="t m0 x83 h7 y21f8 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Fll filter and FLL frequency retain their previous values during new clock mode change.</div><div class="t m0 x1b h7 y21f9 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory Map/Register Definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">380<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf17c" data-dest-detail='[380,"XYZ",null,459.667,null]'><div class="d m1" style="border-style:none;position:absolute;left:125.499000px;bottom:534.167000px;width:25.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf17c" data-dest-detail='[380,"XYZ",null,337.167,null]'><div class="d m1" style="border-style:none;position:absolute;left:181.499000px;bottom:534.167000px;width:25.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf17c" data-dest-detail='[380,"XYZ",null,266.667,null]'><div class="d m1" style="border-style:none;position:absolute;left:237.751000px;bottom:543.167000px;width:24.498000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf17c" data-dest-detail='[380,"XYZ",null,174.167,null]'><div class="d m1" style="border-style:none;position:absolute;left:282.496000px;bottom:534.167000px;width:47.008000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf17d" data-dest-detail='[381,"XYZ",null,685.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:401.251000px;bottom:534.167000px;width:33.498000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf17d" data-dest-detail='[381,"XYZ",null,527.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:515.245000px;bottom:543.167000px;width:29.510000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
