
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis

# Written on Fri Nov  1 04:21:03 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_basic\designer\LCD_Controller_System\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                             Requested     Requested     Clock        Clock                   Clock
Level     Clock                                             Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
0 -       System                                            100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                  
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     36   
                                                                                                                                  
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_2     31   
                                                                                                                                  
0 -       LCD_Controller_System|Board_Buttons[0]            100.0 MHz     10.000        inferred     Inferred_clkgroup_0     1    
==================================================================================================================================


Clock Load Summary
******************

                                                  Clock     Source                                    Clock Pin                                                                  Non-clock Pin                                                       Non-clock Pin                                                   
Clock                                             Load      Pin                                       Seq Example                                                                Seq Example                                                         Comb Example                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            0         -                                         -                                                                          -                                                                   -                                                               
                                                                                                                                                                                                                                                                                                                     
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     36        FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)     Nokia_Driver_Container_0.Nokia_Driver_Comp.SPICLK_last_sig.C               -                                                                   FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)                            
                                                                                                                                                                                                                                                                                                                     
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     31        FCCC_C0_0.FCCC_C0_0.CCC_INST.GL1(CCC)     Nokia_Driver_Container_0.Nokia_Driver_Comp.LCD_timer.timer_indic_sig.C     Nokia_Driver_Container_0.Nokia_Driver_Comp.SPICLK_last_sig.D[0]     Nokia_Driver_Container_0.Nokia_Driver_Comp.un1_clk_spi.I[0](inv)
                                                                                                                                                                                                                                                                                                                     
LCD_Controller_System|Board_Buttons[0]            1         Board_Buttons[0](port)                    Nokia_Driver_Container_0.LCD_Backlight_sig.C                               -                                                                   Nokia_Driver_Container_0.Board_LEDs_1[0].I[0](inv)              
=====================================================================================================================================================================================================================================================================================================================
