

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_8_4_5_3_0_4u_config2_s'
================================================================
* Date:           Fri Jun 27 00:00:29 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.723 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    21781|   509653| 0.125 ms | 2.917 ms |  21781|  509653|   none  |
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_8_4_5_3_0_4u_config2_s_fu_145  |compute_output_buffer_2d_array_array_ap_fixed_8_4_5_3_0_4u_config2_s  |        2|      114| 11.446 ns | 0.652 us |    2|  114|   none  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |    21780|   509652|  5 ~ 117 |          -|          -|  4356|    no    |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %codeRepl ], [ %add_ln84, %.reset ]" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.09ns)   --->   "%icmp_ln84 = icmp eq i13 %indvar_flatten, -3836" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 14 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.67ns)   --->   "%add_ln84 = add i13 %indvar_flatten, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 15 'add' 'add_ln84' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %"conv_2d_buffer_cl<array<ap_fixed<8, 4, 5, 3, 0>, 3u>, array<ap_fixed<8, 4, 5, 3, 0>, 4u>, config2>.exit", label %.reset" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.18ns)   --->   "%empty_211 = call { i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P(i8* %data_V_data_0_V, i8* %data_V_data_1_V, i8* %data_V_data_2_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 17 'read' 'empty_211' <Predicate = (!icmp_ln84)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i8, i8, i8 } %empty_211, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 18 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i8, i8, i8 } %empty_211, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 19 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i8, i8, i8 } %empty_211, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 20 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 21 'ret' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.24>
ST_3 : Operation 22 [2/2] (3.24ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,4u>,config2>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 22 'call' <Predicate = true> <Delay = 3.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 23 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4356, i64 4356, i64 4356)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str41) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:86->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 25 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,4u>,config2>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_3368]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4369]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5370]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1365_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1365_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1365_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1366]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2367]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outidx4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
br_ln84           (br               ) [ 01111]
indvar_flatten    (phi              ) [ 00100]
icmp_ln84         (icmp             ) [ 00111]
add_ln84          (add              ) [ 01111]
br_ln84           (br               ) [ 00000]
empty_211         (read             ) [ 00000]
tmp_data_0_V      (extractvalue     ) [ 00011]
tmp_data_1_V      (extractvalue     ) [ 00011]
tmp_data_2_V      (extractvalue     ) [ 00011]
ret_ln114         (ret              ) [ 00000]
specloopname_ln0  (specloopname     ) [ 00000]
empty             (speclooptripcount) [ 00000]
specloopname_ln86 (specloopname     ) [ 00000]
call_ln92         (call             ) [ 00000]
br_ln0            (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_3368">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3368"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_4369">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4369"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_5370">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5370"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_21">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_21"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_22">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_22"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_23">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_23"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_24">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_24"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_25">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_25"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_26">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_26"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="line_buffer_Array_V_0_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="line_buffer_Array_V_1365_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1365_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="line_buffer_Array_V_0_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="line_buffer_Array_V_1365_1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1365_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="line_buffer_Array_V_0_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="line_buffer_Array_V_1365_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1365_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_data_V_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_data_V_1366">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1366"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="kernel_data_V_2367">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2367"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="kernel_data_V_9">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_9"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_10">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_11">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="kernel_data_V_18">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_18"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="kernel_data_V_19">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_19"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="kernel_data_V_20">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_20"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="sX_5">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="sY_5">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="pY_5">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="pX_5">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="outidx4">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="w2_V">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,4u>,config2>"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="empty_211_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="24" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="0" index="3" bw="8" slack="0"/>
<pin id="129" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_211/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="indvar_flatten_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="13" slack="1"/>
<pin id="136" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="13" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_compute_output_buffer_2d_array_array_ap_fixed_8_4_5_3_0_4u_config2_s_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="1"/>
<pin id="148" dir="0" index="2" bw="8" slack="1"/>
<pin id="149" dir="0" index="3" bw="8" slack="1"/>
<pin id="150" dir="0" index="4" bw="8" slack="0"/>
<pin id="151" dir="0" index="5" bw="8" slack="0"/>
<pin id="152" dir="0" index="6" bw="8" slack="0"/>
<pin id="153" dir="0" index="7" bw="8" slack="0"/>
<pin id="154" dir="0" index="8" bw="8" slack="0"/>
<pin id="155" dir="0" index="9" bw="8" slack="0"/>
<pin id="156" dir="0" index="10" bw="8" slack="0"/>
<pin id="157" dir="0" index="11" bw="8" slack="0"/>
<pin id="158" dir="0" index="12" bw="8" slack="0"/>
<pin id="159" dir="0" index="13" bw="8" slack="0"/>
<pin id="160" dir="0" index="14" bw="8" slack="0"/>
<pin id="161" dir="0" index="15" bw="8" slack="0"/>
<pin id="162" dir="0" index="16" bw="8" slack="0"/>
<pin id="163" dir="0" index="17" bw="8" slack="0"/>
<pin id="164" dir="0" index="18" bw="8" slack="0"/>
<pin id="165" dir="0" index="19" bw="8" slack="0"/>
<pin id="166" dir="0" index="20" bw="8" slack="0"/>
<pin id="167" dir="0" index="21" bw="8" slack="0"/>
<pin id="168" dir="0" index="22" bw="8" slack="0"/>
<pin id="169" dir="0" index="23" bw="8" slack="0"/>
<pin id="170" dir="0" index="24" bw="8" slack="0"/>
<pin id="171" dir="0" index="25" bw="8" slack="0"/>
<pin id="172" dir="0" index="26" bw="8" slack="0"/>
<pin id="173" dir="0" index="27" bw="8" slack="0"/>
<pin id="174" dir="0" index="28" bw="8" slack="0"/>
<pin id="175" dir="0" index="29" bw="8" slack="0"/>
<pin id="176" dir="0" index="30" bw="8" slack="0"/>
<pin id="177" dir="0" index="31" bw="8" slack="0"/>
<pin id="178" dir="0" index="32" bw="8" slack="0"/>
<pin id="179" dir="0" index="33" bw="8" slack="0"/>
<pin id="180" dir="0" index="34" bw="8" slack="0"/>
<pin id="181" dir="0" index="35" bw="8" slack="0"/>
<pin id="182" dir="0" index="36" bw="8" slack="0"/>
<pin id="183" dir="0" index="37" bw="8" slack="0"/>
<pin id="184" dir="0" index="38" bw="8" slack="0"/>
<pin id="185" dir="0" index="39" bw="8" slack="0"/>
<pin id="186" dir="0" index="40" bw="8" slack="0"/>
<pin id="187" dir="0" index="41" bw="32" slack="0"/>
<pin id="188" dir="0" index="42" bw="32" slack="0"/>
<pin id="189" dir="0" index="43" bw="32" slack="0"/>
<pin id="190" dir="0" index="44" bw="32" slack="0"/>
<pin id="191" dir="0" index="45" bw="2" slack="0"/>
<pin id="192" dir="0" index="46" bw="3" slack="0"/>
<pin id="193" dir="1" index="47" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln92/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln84_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="13" slack="0"/>
<pin id="240" dir="0" index="1" bw="13" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln84_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="13" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_data_0_V_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="24" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_data_1_V_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_data_2_V_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="24" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="add_ln84_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="13" slack="0"/>
<pin id="267" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="270" class="1005" name="tmp_data_0_V_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_data_1_V_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_data_2_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="1"/>
<pin id="282" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="130"><net_src comp="110" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="137"><net_src comp="104" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="194"><net_src comp="112" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="145" pin=4"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="145" pin=5"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="145" pin=6"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="145" pin=7"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="145" pin=8"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="145" pin=9"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="145" pin=10"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="145" pin=11"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="145" pin=12"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="145" pin=13"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="145" pin=14"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="145" pin=15"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="145" pin=16"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="145" pin=17"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="145" pin=18"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="145" pin=19"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="145" pin=20"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="145" pin=21"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="145" pin=22"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="145" pin=23"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="145" pin=24"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="145" pin=25"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="145" pin=26"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="145" pin=27"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="145" pin=28"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="145" pin=29"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="145" pin=30"/></net>

<net id="222"><net_src comp="60" pin="0"/><net_sink comp="145" pin=31"/></net>

<net id="223"><net_src comp="62" pin="0"/><net_sink comp="145" pin=32"/></net>

<net id="224"><net_src comp="64" pin="0"/><net_sink comp="145" pin=33"/></net>

<net id="225"><net_src comp="66" pin="0"/><net_sink comp="145" pin=34"/></net>

<net id="226"><net_src comp="68" pin="0"/><net_sink comp="145" pin=35"/></net>

<net id="227"><net_src comp="70" pin="0"/><net_sink comp="145" pin=36"/></net>

<net id="228"><net_src comp="72" pin="0"/><net_sink comp="145" pin=37"/></net>

<net id="229"><net_src comp="74" pin="0"/><net_sink comp="145" pin=38"/></net>

<net id="230"><net_src comp="76" pin="0"/><net_sink comp="145" pin=39"/></net>

<net id="231"><net_src comp="78" pin="0"/><net_sink comp="145" pin=40"/></net>

<net id="232"><net_src comp="80" pin="0"/><net_sink comp="145" pin=41"/></net>

<net id="233"><net_src comp="82" pin="0"/><net_sink comp="145" pin=42"/></net>

<net id="234"><net_src comp="84" pin="0"/><net_sink comp="145" pin=43"/></net>

<net id="235"><net_src comp="86" pin="0"/><net_sink comp="145" pin=44"/></net>

<net id="236"><net_src comp="88" pin="0"/><net_sink comp="145" pin=45"/></net>

<net id="237"><net_src comp="90" pin="0"/><net_sink comp="145" pin=46"/></net>

<net id="242"><net_src comp="138" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="106" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="138" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="108" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="124" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="124" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="124" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="244" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="273"><net_src comp="250" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="278"><net_src comp="254" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="283"><net_src comp="258" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="145" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {3 4 }
	Port: res_V_data_1_V | {3 4 }
	Port: res_V_data_2_V | {3 4 }
	Port: res_V_data_3_V | {3 4 }
	Port: kernel_data_V_3368 | {3 4 }
	Port: kernel_data_V_4369 | {3 4 }
	Port: kernel_data_V_5370 | {3 4 }
	Port: kernel_data_V_6 | {3 4 }
	Port: kernel_data_V_7 | {3 4 }
	Port: kernel_data_V_8 | {3 4 }
	Port: kernel_data_V_12 | {3 4 }
	Port: kernel_data_V_13 | {3 4 }
	Port: kernel_data_V_14 | {3 4 }
	Port: kernel_data_V_15 | {3 4 }
	Port: kernel_data_V_16 | {3 4 }
	Port: kernel_data_V_17 | {3 4 }
	Port: kernel_data_V_21 | {3 4 }
	Port: kernel_data_V_22 | {3 4 }
	Port: kernel_data_V_23 | {3 4 }
	Port: kernel_data_V_24 | {3 4 }
	Port: kernel_data_V_25 | {3 4 }
	Port: kernel_data_V_26 | {3 4 }
	Port: line_buffer_Array_V_0_0 | {3 4 }
	Port: line_buffer_Array_V_1365_0 | {3 4 }
	Port: line_buffer_Array_V_0_1 | {3 4 }
	Port: line_buffer_Array_V_1365_1 | {3 4 }
	Port: line_buffer_Array_V_0_2 | {3 4 }
	Port: line_buffer_Array_V_1365_2 | {3 4 }
	Port: kernel_data_V_0 | {3 4 }
	Port: kernel_data_V_1366 | {3 4 }
	Port: kernel_data_V_2367 | {3 4 }
	Port: kernel_data_V_9 | {3 4 }
	Port: kernel_data_V_10 | {3 4 }
	Port: kernel_data_V_11 | {3 4 }
	Port: kernel_data_V_18 | {3 4 }
	Port: kernel_data_V_19 | {3 4 }
	Port: kernel_data_V_20 | {3 4 }
	Port: sX_5 | {3 4 }
	Port: sY_5 | {3 4 }
	Port: pY_5 | {3 4 }
	Port: pX_5 | {3 4 }
 - Input state : 
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : data_V_data_0_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : data_V_data_1_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : data_V_data_2_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_3368 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_4369 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_5370 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_6 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_7 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_8 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_12 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_13 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_14 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_15 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_16 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_17 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_21 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_22 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_23 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_24 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_25 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_26 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : line_buffer_Array_V_0_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : line_buffer_Array_V_1365_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : line_buffer_Array_V_0_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : line_buffer_Array_V_1365_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : line_buffer_Array_V_0_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : line_buffer_Array_V_1365_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_1366 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_2367 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_9 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_10 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_11 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_18 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_19 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : kernel_data_V_20 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : sX_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : sY_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : pY_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : pX_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : outidx4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<8,4,5,3,0>,4u>,config2> : w2_V | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln84 : 1
		add_ln84 : 1
		br_ln84 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                 |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_compute_output_buffer_2d_array_array_ap_fixed_8_4_5_3_0_4u_config2_s_fu_145 |    0    |  12.383 |   734   |   589   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                 add_ln84_fu_244                                 |    0    |    0    |    0    |    17   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                 icmp_ln84_fu_238                                |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                              empty_211_read_fu_124                              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               tmp_data_0_V_fu_250                               |    0    |    0    |    0    |    0    |
|extractvalue|                               tmp_data_1_V_fu_254                               |    0    |    0    |    0    |    0    |
|          |                               tmp_data_2_V_fu_258                               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                 |    0    |  12.383 |   734   |   619   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln84_reg_265   |   13   |
|indvar_flatten_reg_134|   13   |
| tmp_data_0_V_reg_270 |    8   |
| tmp_data_1_V_reg_275 |    8   |
| tmp_data_2_V_reg_280 |    8   |
+----------------------+--------+
|         Total        |   50   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |   12   |   734  |   619  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   50   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   784  |   619  |
+-----------+--------+--------+--------+--------+
