Analysis & Synthesis report for FlappyBird
Thu May 25 20:49:51 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |FlappyBird|MOUSE:inst5|mouse_state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i
 15. Parameter Settings for Inferred Entity Instance: pipes:inst3|lpm_divide:Mod0
 16. Port Connectivity Checks: "scoreTracker:inst7|bcd_counter:counterMins"
 17. Port Connectivity Checks: "scoreTracker:inst7|bcd_counter:counterTens"
 18. Port Connectivity Checks: "scoreTracker:inst7|bcd_counter:counterSec"
 19. Port Connectivity Checks: "pipes:inst3|lfsr:lfsr_inst"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu May 25 20:49:51 2023           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; FlappyBird                                      ;
; Top-level Entity Name           ; FlappyBird                                      ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 306                                             ;
; Total pins                      ; 34                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; FlappyBird         ; FlappyBird         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+
; scoreTracker.vhd                 ; yes             ; User VHDL File                     ; H:/Documents/GitHub/305-Mini-Project/PROJECT/scoreTracker.vhd            ;         ;
; renderer.vhd                     ; yes             ; User VHDL File                     ; H:/Documents/GitHub/305-Mini-Project/PROJECT/renderer.vhd                ;         ;
; LFSR.vhd                         ; yes             ; User VHDL File                     ; H:/Documents/GitHub/305-Mini-Project/PROJECT/LFSR.vhd                    ;         ;
; pipes.vhd                        ; yes             ; User VHDL File                     ; H:/Documents/GitHub/305-Mini-Project/PROJECT/pipes.vhd                   ;         ;
; flappy_bird.vhd                  ; yes             ; User VHDL File                     ; H:/Documents/GitHub/305-Mini-Project/PROJECT/flappy_bird.vhd             ;         ;
; VGA_SYNC.vhd                     ; yes             ; User VHDL File                     ; H:/Documents/GitHub/305-Mini-Project/PROJECT/VGA_SYNC.vhd                ;         ;
; mouse.vhd                        ; yes             ; User VHDL File                     ; H:/Documents/GitHub/305-Mini-Project/PROJECT/mouse.vhd                   ;         ;
; DE0_CV_golden_top.v              ; yes             ; User Verilog HDL File              ; H:/Documents/GitHub/305-Mini-Project/PROJECT/DE0_CV_golden_top.v         ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File         ; H:/Documents/GitHub/305-Mini-Project/PROJECT/pll.vhd                     ; pll     ;
; pll/pll_0002.v                   ; yes             ; User Verilog HDL File              ; H:/Documents/GitHub/305-Mini-Project/PROJECT/pll/pll_0002.v              ; pll     ;
; output_files/FlappyBird.bdf      ; yes             ; User Block Diagram/Schematic File  ; H:/Documents/GitHub/305-Mini-Project/PROJECT/output_files/FlappyBird.bdf ;         ;
; altera_pll.v                     ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v           ;         ;
; bcd_counter.vhd                  ; yes             ; Auto-Found VHDL File               ; H:/Documents/GitHub/305-Mini-Project/PROJECT/bcd_counter.vhd             ;         ;
; bcd_to_7seg.vhd                  ; yes             ; Auto-Found VHDL File               ; H:/Documents/GitHub/305-Mini-Project/PROJECT/bcd_to_7seg.vhd             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_divide.tdf         ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/abs_divider.inc        ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc    ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc         ;         ;
; db/lpm_divide_45m.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/Documents/GitHub/305-Mini-Project/PROJECT/db/lpm_divide_45m.tdf       ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction        ; H:/Documents/GitHub/305-Mini-Project/PROJECT/db/sign_div_unsign_7nh.tdf  ;         ;
; db/alt_u_div_k2f.tdf             ; yes             ; Auto-Generated Megafunction        ; H:/Documents/GitHub/305-Mini-Project/PROJECT/db/alt_u_div_k2f.tdf        ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Estimate of Logic utilization (ALMs needed) ; 938                         ;
;                                             ;                             ;
; Combinational ALUT usage for logic          ; 1706                        ;
;     -- 7 input functions                    ; 1                           ;
;     -- 6 input functions                    ; 157                         ;
;     -- 5 input functions                    ; 84                          ;
;     -- 4 input functions                    ; 438                         ;
;     -- <=3 input functions                  ; 1026                        ;
;                                             ;                             ;
; Dedicated logic registers                   ; 306                         ;
;                                             ;                             ;
; I/O pins                                    ; 34                          ;
;                                             ;                             ;
; Total DSP Blocks                            ; 0                           ;
;                                             ;                             ;
; Total PLLs                                  ; 1                           ;
;     -- PLLs                                 ; 1                           ;
;                                             ;                             ;
; Maximum fan-out node                        ; VGA_SYNC:inst|vert_sync_out ;
; Maximum fan-out                             ; 194                         ;
; Total fan-out                               ; 6841                        ;
; Average fan-out                             ; 3.28                        ;
+---------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |FlappyBird                               ; 1706 (0)            ; 306 (0)                   ; 0                 ; 0          ; 34   ; 0            ; |FlappyBird                                                                                                             ; FlappyBird          ; work         ;
;    |MOUSE:inst5|                          ; 50 (50)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|MOUSE:inst5                                                                                                 ; MOUSE               ; work         ;
;    |VGA_SYNC:inst|                        ; 41 (41)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|VGA_SYNC:inst                                                                                               ; VGA_SYNC            ; work         ;
;    |flappy_bird:inst1|                    ; 74 (74)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|flappy_bird:inst1                                                                                           ; flappy_bird         ; work         ;
;    |pipes:inst3|                          ; 1470 (312)          ; 161 (129)                 ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pipes:inst3                                                                                                 ; pipes               ; work         ;
;       |lfsr:lfsr_inst|                    ; 20 (20)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pipes:inst3|lfsr:lfsr_inst                                                                                  ; lfsr                ; work         ;
;       |lpm_divide:Mod0|                   ; 1138 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pipes:inst3|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_45m:auto_generated|  ; 1138 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pipes:inst3|lpm_divide:Mod0|lpm_divide_45m:auto_generated                                                   ; lpm_divide_45m      ; work         ;
;             |sign_div_unsign_7nh:divider| ; 1138 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pipes:inst3|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                       ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_k2f:divider|    ; 1138 (1138)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pipes:inst3|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider ; alt_u_div_k2f       ; work         ;
;    |pll:inst2|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pll:inst2                                                                                                   ; pll                 ; pll          ;
;       |pll_0002:pll_inst|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pll:inst2|pll_0002:pll_inst                                                                                 ; pll_0002            ; pll          ;
;          |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i                                                         ; altera_pll          ; work         ;
;    |renderer:inst8|                       ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|renderer:inst8                                                                                              ; renderer            ; work         ;
;    |scoreTracker:inst7|                   ; 52 (16)             ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|scoreTracker:inst7                                                                                          ; scoreTracker        ; work         ;
;       |BCD_counter:counterMins|           ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|scoreTracker:inst7|BCD_counter:counterMins                                                                  ; BCD_counter         ; work         ;
;       |BCD_counter:counterSec|            ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|scoreTracker:inst7|BCD_counter:counterSec                                                                   ; BCD_counter         ; work         ;
;       |BCD_counter:counterTens|           ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|scoreTracker:inst7|BCD_counter:counterTens                                                                  ; BCD_counter         ; work         ;
;       |BCD_to_7Seg:display1|              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|scoreTracker:inst7|BCD_to_7Seg:display1                                                                     ; BCD_to_7Seg         ; work         ;
;       |BCD_to_7Seg:display2|              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|scoreTracker:inst7|BCD_to_7Seg:display2                                                                     ; BCD_to_7Seg         ; work         ;
;       |BCD_to_7Seg:display3|              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|scoreTracker:inst7|BCD_to_7Seg:display3                                                                     ; BCD_to_7Seg         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |FlappyBird|pll:inst2 ; pll.vhd         ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FlappyBird|MOUSE:inst5|mouse_state                                                                                                                                                     ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; Name                          ; mouse_state.INPUT_PACKETS ; mouse_state.WAIT_CMD_ACK ; mouse_state.WAIT_OUTPUT_READY ; mouse_state.LOAD_COMMAND2 ; mouse_state.LOAD_COMMAND ; mouse_state.INHIBIT_TRANS ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; mouse_state.INHIBIT_TRANS     ; 0                         ; 0                        ; 0                             ; 0                         ; 0                        ; 0                         ;
; mouse_state.LOAD_COMMAND      ; 0                         ; 0                        ; 0                             ; 0                         ; 1                        ; 1                         ;
; mouse_state.LOAD_COMMAND2     ; 0                         ; 0                        ; 0                             ; 1                         ; 0                        ; 1                         ;
; mouse_state.WAIT_OUTPUT_READY ; 0                         ; 0                        ; 1                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.WAIT_CMD_ACK      ; 0                         ; 1                        ; 0                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.INPUT_PACKETS     ; 1                         ; 0                        ; 0                             ; 0                         ; 0                        ; 1                         ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+--------------------------------------------+----------------------------------------+
; Register name                              ; Reason for Removal                     ;
+--------------------------------------------+----------------------------------------+
; MOUSE:inst5|CHAROUT[4..7]                  ; Stuck at VCC due to stuck port data_in ;
; MOUSE:inst5|CHAROUT[3]                     ; Stuck at GND due to stuck port data_in ;
; MOUSE:inst5|CHAROUT[2]                     ; Stuck at VCC due to stuck port data_in ;
; MOUSE:inst5|CHAROUT[0,1]                   ; Stuck at GND due to stuck port data_in ;
; MOUSE:inst5|SHIFTOUT[10]                   ; Stuck at VCC due to stuck port data_in ;
; flappy_bird:inst1|mouse_clicked            ; Stuck at VCC due to stuck port data_in ;
; flappy_bird:inst1|\move_bird:bird_y_pos[9] ; Stuck at GND due to stuck port data_in ;
; VGA_SYNC:inst|pixel_row[9]                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 12     ;                                        ;
+--------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 306   ;
; Number of registers using Synchronous Clear  ; 41    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 48    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 232   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; flappy_bird:inst1|reset_behaviour          ; 122     ;
; pipes:inst3|pipe_x_pos[7]                  ; 5       ;
; pipes:inst3|pipe_x_pos[1]                  ; 5       ;
; pipes:inst3|pipe2_x_pos[7]                 ; 5       ;
; pipes:inst3|pipe2_x_pos[1]                 ; 5       ;
; pipes:inst3|pipe2_x_pos[2]                 ; 5       ;
; pipes:inst3|pipe_x_pos[3]                  ; 6       ;
; pipes:inst3|pipe_x_pos[4]                  ; 7       ;
; pipes:inst3|pipe_x_pos[5]                  ; 7       ;
; pipes:inst3|pipe_x_pos[6]                  ; 6       ;
; pipes:inst3|pipe2_x_pos[8]                 ; 7       ;
; pipes:inst3|pipe2_x_pos[3]                 ; 6       ;
; pipes:inst3|pipe2_x_pos[5]                 ; 7       ;
; pipes:inst3|pipe3_x_pos[1]                 ; 5       ;
; pipes:inst3|pipe4_x_pos[1]                 ; 5       ;
; pipes:inst3|pipe4_x_pos[2]                 ; 5       ;
; pipes:inst3|pipe3_x_pos[9]                 ; 4       ;
; pipes:inst3|pipe3_x_pos[5]                 ; 7       ;
; pipes:inst3|pipe3_x_pos[6]                 ; 6       ;
; pipes:inst3|pipe4_x_pos[8]                 ; 8       ;
; pipes:inst3|pipe4_x_pos[9]                 ; 4       ;
; pipes:inst3|pipe4_x_pos[4]                 ; 7       ;
; flappy_bird:inst1|\move_bird:bird_y_pos[7] ; 4       ;
; flappy_bird:inst1|\move_bird:bird_y_pos[6] ; 5       ;
; flappy_bird:inst1|\move_bird:bird_y_pos[5] ; 7       ;
; flappy_bird:inst1|\move_bird:bird_y_pos[4] ; 8       ;
; pipes:inst3|pipe2_y_pos[7]                 ; 2       ;
; pipes:inst3|pipe2_y_pos[6]                 ; 2       ;
; pipes:inst3|pipe2_y_pos[3]                 ; 2       ;
; pipes:inst3|pipe_y_pos[7]                  ; 2       ;
; pipes:inst3|pipe_y_pos[6]                  ; 2       ;
; pipes:inst3|pipe_y_pos[3]                  ; 2       ;
; pipes:inst3|pipe3_y_pos[7]                 ; 2       ;
; pipes:inst3|pipe3_y_pos[6]                 ; 2       ;
; pipes:inst3|pipe3_y_pos[3]                 ; 2       ;
; pipes:inst3|pipe4_y_pos[7]                 ; 2       ;
; pipes:inst3|pipe4_y_pos[6]                 ; 2       ;
; pipes:inst3|pipe4_y_pos[3]                 ; 2       ;
; pipes:inst3|initial                        ; 1       ;
; pipes:inst3|lfsr:lfsr_inst|reg[2]          ; 4       ;
; pipes:inst3|lfsr:lfsr_inst|reg[1]          ; 4       ;
; pipes:inst3|lfsr:lfsr_inst|reg[0]          ; 8       ;
; pipes:inst3|lfsr:lfsr_inst|reg[5]          ; 4       ;
; pipes:inst3|lfsr:lfsr_inst|reg[6]          ; 4       ;
; pipes:inst3|lfsr:lfsr_inst|reg[7]          ; 4       ;
; pipes:inst3|lfsr:lfsr_inst|reg[3]          ; 4       ;
; MOUSE:inst5|send_char                      ; 3       ;
; pipes:inst3|lfsr:lfsr_inst|reg[10]         ; 4       ;
; pipes:inst3|lfsr:lfsr_inst|reg[31]         ; 1       ;
; pipes:inst3|lfsr:lfsr_inst|reg[29]         ; 4       ;
; pipes:inst3|lfsr:lfsr_inst|reg[12]         ; 4       ;
; MOUSE:inst5|SHIFTOUT[3]                    ; 1       ;
; pipes:inst3|lfsr:lfsr_inst|reg[13]         ; 4       ;
; pipes:inst3|lfsr:lfsr_inst|reg[27]         ; 4       ;
; MOUSE:inst5|SHIFTOUT[5]                    ; 1       ;
; pipes:inst3|lfsr:lfsr_inst|reg[26]         ; 4       ;
; pipes:inst3|lfsr:lfsr_inst|reg[15]         ; 4       ;
; MOUSE:inst5|SHIFTOUT[6]                    ; 1       ;
; pipes:inst3|lfsr:lfsr_inst|reg[16]         ; 4       ;
; MOUSE:inst5|SHIFTOUT[7]                    ; 1       ;
; MOUSE:inst5|SHIFTOUT[8]                    ; 1       ;
; pipes:inst3|lfsr:lfsr_inst|reg[23]         ; 4       ;
; pipes:inst3|lfsr:lfsr_inst|reg[22]         ; 4       ;
; pipes:inst3|lfsr:lfsr_inst|reg[21]         ; 4       ;
; Total number of inverted registers = 64    ;         ;
+--------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |FlappyBird|VGA_SYNC:inst|v_count[1]                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FlappyBird|scoreTracker:inst7|BCD_counter:counterSec|counter[3]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FlappyBird|scoreTracker:inst7|BCD_counter:counterTens|counter[0]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FlappyBird|scoreTracker:inst7|BCD_counter:counterMins|counter[1]   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |FlappyBird|flappy_bird:inst1|ball_y_motion[9]                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |FlappyBird|pipes:inst3|pipe_x_pos[8]                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |FlappyBird|pipes:inst3|pipe2_x_pos[4]                              ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |FlappyBird|pipes:inst3|pipe3_x_pos[7]                              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |FlappyBird|pipes:inst3|pipe4_x_pos[3]                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FlappyBird|pipes:inst3|\move_pipe:calculating1[1]                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |FlappyBird|pipes:inst3|\move_pipe:calculating1[2]                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |FlappyBird|pipes:inst3|\move_pipe:calculating2[8]                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |FlappyBird|pipes:inst3|\move_pipe:calculating2[7]                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |FlappyBird|pipes:inst3|\move_pipe:calculating3[1]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |FlappyBird|pipes:inst3|\move_pipe:calculating3[10]                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |FlappyBird|pipes:inst3|\move_pipe:calculating4[1]                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |FlappyBird|pipes:inst3|\move_pipe:calculating4[3]                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |FlappyBird|flappy_bird:inst1|\move_bird:bird_y_pos[0]              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |FlappyBird|pipes:inst3|pipe_x_pos[1]                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |FlappyBird|pipes:inst3|pipe2_x_pos[2]                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FlappyBird|pipes:inst3|pipe3_x_pos[1]                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |FlappyBird|pipes:inst3|pipe4_x_pos[2]                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FlappyBird|flappy_bird:inst1|\move_bird:bird_y_pos[5]              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |FlappyBird|scoreTracker:inst7|BCD_to_7Seg:display1|SevenSeg_out[2] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |FlappyBird|scoreTracker:inst7|BCD_to_7Seg:display2|SevenSeg_out[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |FlappyBird|scoreTracker:inst7|BCD_to_7Seg:display3|SevenSeg_out[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; false                  ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                   ;
; operation_mode                       ; direct                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                           ;
; phase_shift0                         ; 0 ps                   ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                           ;
; phase_shift1                         ; 0 ps                   ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                           ;
; phase_shift2                         ; 0 ps                   ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_bw_sel                           ; low                    ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipes:inst3|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                            ;
; LPM_WIDTHD             ; 31             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Port Connectivity Checks: "scoreTracker:inst7|bcd_counter:counterMins" ;
+-----------+-------+----------+-----------------------------------------+
; Port      ; Type  ; Severity ; Details                                 ;
+-----------+-------+----------+-----------------------------------------+
; direction ; Input ; Info     ; Stuck at VCC                            ;
+-----------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "scoreTracker:inst7|bcd_counter:counterTens" ;
+-----------+-------+----------+-----------------------------------------+
; Port      ; Type  ; Severity ; Details                                 ;
+-----------+-------+----------+-----------------------------------------+
; direction ; Input ; Info     ; Stuck at VCC                            ;
+-----------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "scoreTracker:inst7|bcd_counter:counterSec" ;
+-----------+-------+----------+----------------------------------------+
; Port      ; Type  ; Severity ; Details                                ;
+-----------+-------+----------+----------------------------------------+
; direction ; Input ; Info     ; Stuck at VCC                           ;
+-----------+-------+----------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipes:inst3|lfsr:lfsr_inst"                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; seed[27..26] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[23..21] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[16..15] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[7..5]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[3..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[25..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[20..17] ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[9..8]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[31]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[30]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[29]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[28]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[14]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[10]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; poly[2..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly[30..7]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; poly[31]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly[5]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; poly[4]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; output[31]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 306                         ;
;     CLR               ; 33                          ;
;     ENA               ; 186                         ;
;     ENA CLR           ; 15                          ;
;     ENA SCLR          ; 31                          ;
;     SCLR              ; 10                          ;
;     plain             ; 31                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 1709                        ;
;     arith             ; 668                         ;
;         0 data inputs ; 47                          ;
;         1 data inputs ; 173                         ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 235                         ;
;         4 data inputs ; 198                         ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 1031                        ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 432                         ;
;         3 data inputs ; 95                          ;
;         4 data inputs ; 240                         ;
;         5 data inputs ; 84                          ;
;         6 data inputs ; 157                         ;
;     shared            ; 9                           ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
; boundary_port         ; 34                          ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 71.40                       ;
; Average LUT depth     ; 43.64                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu May 25 20:49:31 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file collisions.vhd
    Info (12022): Found design unit 1: collisions-behaviour File: H:/Documents/GitHub/305-Mini-Project/PROJECT/collisions.vhd Line: 11
    Info (12023): Found entity 1: collisions File: H:/Documents/GitHub/305-Mini-Project/PROJECT/collisions.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file scoretracker.vhd
    Info (12022): Found design unit 1: scoreTracker-behaviour File: H:/Documents/GitHub/305-Mini-Project/PROJECT/scoreTracker.vhd Line: 17
    Info (12023): Found entity 1: scoreTracker File: H:/Documents/GitHub/305-Mini-Project/PROJECT/scoreTracker.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file renderer.vhd
    Info (12022): Found design unit 1: renderer-behaviour File: H:/Documents/GitHub/305-Mini-Project/PROJECT/renderer.vhd Line: 13
    Info (12023): Found entity 1: renderer File: H:/Documents/GitHub/305-Mini-Project/PROJECT/renderer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file lfsr.vhd
    Info (12022): Found design unit 1: lfsr-rtl File: H:/Documents/GitHub/305-Mini-Project/PROJECT/LFSR.vhd Line: 17
    Info (12023): Found entity 1: lfsr File: H:/Documents/GitHub/305-Mini-Project/PROJECT/LFSR.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pipes.vhd
    Info (12022): Found design unit 1: pipes-behavior File: H:/Documents/GitHub/305-Mini-Project/PROJECT/pipes.vhd Line: 18
    Info (12023): Found entity 1: pipes File: H:/Documents/GitHub/305-Mini-Project/PROJECT/pipes.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file flappy_bird.vhd
    Info (12022): Found design unit 1: flappy_bird-behavior File: H:/Documents/GitHub/305-Mini-Project/PROJECT/flappy_bird.vhd Line: 17
    Info (12023): Found entity 1: flappy_bird File: H:/Documents/GitHub/305-Mini-Project/PROJECT/flappy_bird.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a File: H:/Documents/GitHub/305-Mini-Project/PROJECT/VGA_SYNC.vhd Line: 13
    Info (12023): Found entity 1: VGA_SYNC File: H:/Documents/GitHub/305-Mini-Project/PROJECT/VGA_SYNC.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior File: H:/Documents/GitHub/305-Mini-Project/PROJECT/mouse.vhd Line: 18
    Info (12023): Found entity 1: MOUSE File: H:/Documents/GitHub/305-Mini-Project/PROJECT/mouse.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file char_rom.vhd
    Info (12022): Found design unit 1: char_rom-SYN File: H:/Documents/GitHub/305-Mini-Project/PROJECT/char_rom.vhd Line: 20
    Info (12023): Found entity 1: char_rom File: H:/Documents/GitHub/305-Mini-Project/PROJECT/char_rom.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ball.vhd
    Info (12022): Found design unit 1: ball-behavior File: H:/Documents/GitHub/305-Mini-Project/PROJECT/ball.vhd Line: 14
    Info (12023): Found entity 1: ball File: H:/Documents/GitHub/305-Mini-Project/PROJECT/ball.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v
    Info (12023): Found entity 1: DE0_CV_golden_top File: H:/Documents/GitHub/305-Mini-Project/PROJECT/DE0_CV_golden_top.v Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-rtl File: H:/Documents/GitHub/305-Mini-Project/PROJECT/pll.vhd Line: 20
    Info (12023): Found entity 1: pll File: H:/Documents/GitHub/305-Mini-Project/PROJECT/pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: H:/Documents/GitHub/305-Mini-Project/PROJECT/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file output_files/flappybird.bdf
    Info (12023): Found entity 1: FlappyBird
Info (12127): Elaborating entity "FlappyBird" for the top level hierarchy
Warning (275011): Block or symbol "flappy_bird" of instance "inst1" overlaps another block or symbol
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:inst"
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst2"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:inst2|pll_0002:pll_inst" File: H:/Documents/GitHub/305-Mini-Project/PROJECT/pll.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i" File: H:/Documents/GitHub/305-Mini-Project/PROJECT/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i" File: H:/Documents/GitHub/305-Mini-Project/PROJECT/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: H:/Documents/GitHub/305-Mini-Project/PROJECT/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "renderer" for hierarchy "renderer:inst8"
Warning (10492): VHDL Process Statement warning at renderer.vhd(25): signal "background" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/renderer.vhd Line: 25
Warning (10492): VHDL Process Statement warning at renderer.vhd(29): signal "pipe_on3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/renderer.vhd Line: 29
Warning (10492): VHDL Process Statement warning at renderer.vhd(29): signal "pipe_on4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/renderer.vhd Line: 29
Info (12128): Elaborating entity "pipes" for hierarchy "pipes:inst3"
Warning (10492): VHDL Process Statement warning at pipes.vhd(180): signal "pipe_x_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/pipes.vhd Line: 180
Warning (10492): VHDL Process Statement warning at pipes.vhd(181): signal "pipe2_x_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/pipes.vhd Line: 181
Warning (10492): VHDL Process Statement warning at pipes.vhd(182): signal "pipe3_x_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/pipes.vhd Line: 182
Warning (10492): VHDL Process Statement warning at pipes.vhd(183): signal "pipe4_x_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/pipes.vhd Line: 183
Info (12128): Elaborating entity "lfsr" for hierarchy "pipes:inst3|lfsr:lfsr_inst" File: H:/Documents/GitHub/305-Mini-Project/PROJECT/pipes.vhd Line: 53
Warning (10492): VHDL Process Statement warning at LFSR.vhd(23): signal "seed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/LFSR.vhd Line: 23
Info (12128): Elaborating entity "flappy_bird" for hierarchy "flappy_bird:inst1"
Info (12128): Elaborating entity "MOUSE" for hierarchy "MOUSE:inst5"
Warning (10036): Verilog HDL or VHDL warning at mouse.vhd(25): object "CHARIN" assigned a value but never read File: H:/Documents/GitHub/305-Mini-Project/PROJECT/mouse.vhd Line: 25
Warning (10492): VHDL Process Statement warning at mouse.vhd(151): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/mouse.vhd Line: 151
Warning (10492): VHDL Process Statement warning at mouse.vhd(155): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/mouse.vhd Line: 155
Warning (10492): VHDL Process Statement warning at mouse.vhd(156): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/mouse.vhd Line: 156
Warning (10492): VHDL Process Statement warning at mouse.vhd(157): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/mouse.vhd Line: 157
Info (12128): Elaborating entity "scoreTracker" for hierarchy "scoreTracker:inst7"
Warning (10492): VHDL Process Statement warning at scoreTracker.vhd(82): signal "reset_behaviour" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/scoreTracker.vhd Line: 82
Warning (10492): VHDL Process Statement warning at scoreTracker.vhd(90): signal "mouse_clicked" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/scoreTracker.vhd Line: 90
Warning (10492): VHDL Process Statement warning at scoreTracker.vhd(102): signal "passedPipe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/scoreTracker.vhd Line: 102
Warning (10492): VHDL Process Statement warning at scoreTracker.vhd(102): signal "mouse_clicked" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/scoreTracker.vhd Line: 102
Warning (10492): VHDL Process Statement warning at scoreTracker.vhd(104): signal "seconds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/scoreTracker.vhd Line: 104
Warning (10492): VHDL Process Statement warning at scoreTracker.vhd(107): signal "tens" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/scoreTracker.vhd Line: 107
Warning (10492): VHDL Process Statement warning at scoreTracker.vhd(110): signal "mins" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/PROJECT/scoreTracker.vhd Line: 110
Warning (12125): Using design file bcd_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: BCD_counter-counting File: H:/Documents/GitHub/305-Mini-Project/PROJECT/bcd_counter.vhd Line: 12
    Info (12023): Found entity 1: BCD_counter File: H:/Documents/GitHub/305-Mini-Project/PROJECT/bcd_counter.vhd Line: 6
Info (12128): Elaborating entity "bcd_counter" for hierarchy "scoreTracker:inst7|bcd_counter:counterSec" File: H:/Documents/GitHub/305-Mini-Project/PROJECT/scoreTracker.vhd Line: 64
Warning (12125): Using design file bcd_to_7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: BCD_to_7Seg-arc1 File: H:/Documents/GitHub/305-Mini-Project/PROJECT/bcd_to_7seg.vhd Line: 12
    Info (12023): Found entity 1: BCD_to_7Seg File: H:/Documents/GitHub/305-Mini-Project/PROJECT/bcd_to_7seg.vhd Line: 7
Info (12128): Elaborating entity "bcd_to_7seg" for hierarchy "scoreTracker:inst7|bcd_to_7seg:display1" File: H:/Documents/GitHub/305-Mini-Project/PROJECT/scoreTracker.vhd Line: 68
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pipes:inst3|Mod0" File: H:/Documents/GitHub/305-Mini-Project/PROJECT/pipes.vhd Line: 132
Info (12130): Elaborated megafunction instantiation "pipes:inst3|lpm_divide:Mod0" File: H:/Documents/GitHub/305-Mini-Project/PROJECT/pipes.vhd Line: 132
Info (12133): Instantiated megafunction "pipes:inst3|lpm_divide:Mod0" with the following parameter: File: H:/Documents/GitHub/305-Mini-Project/PROJECT/pipes.vhd Line: 132
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "31"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf
    Info (12023): Found entity 1: lpm_divide_45m File: H:/Documents/GitHub/305-Mini-Project/PROJECT/db/lpm_divide_45m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: H:/Documents/GitHub/305-Mini-Project/PROJECT/db/sign_div_unsign_7nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f File: H:/Documents/GitHub/305-Mini-Project/PROJECT/db/alt_u_div_k2f.tdf Line: 22
Info (13000): Registers with preset signals will power-up high File: H:/Documents/GitHub/305-Mini-Project/PROJECT/LFSR.vhd Line: 22
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[0]"
Info (21057): Implemented 1846 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 27 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1811 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Thu May 25 20:49:51 2023
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:25


