Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: VendMachine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VendMachine.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VendMachine"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : VendMachine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Spencer Offenberger/final_project_eee_333/debounce.vhd" in Library work.
Architecture clean_pulse of Entity debounce is up to date.
Compiling vhdl file "C:/Users/Spencer Offenberger/final_project_eee_333/seven_segment1.vhd" in Library work.
Architecture behavioral of Entity seven_segment is up to date.
Compiling vhdl file "C:/Users/Spencer Offenberger/final_project_eee_333/vendmach.vhd" in Library work.
Entity <vendmachine> compiled.
Entity <vendmachine> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <VendMachine> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DEBOUNCE> in library <work> (architecture <clean_pulse>).

Analyzing hierarchy for entity <seven_segment> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <VendMachine> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Spencer Offenberger/final_project_eee_333/vendmach.vhd" line 114: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Count>
WARNING:Xst:819 - "C:/Users/Spencer Offenberger/final_project_eee_333/vendmach.vhd" line 311: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Ai>, <Bi>, <Ci>, <Di>, <Ct>, <Ni>, <Qi>
INFO:Xst:2679 - Register <full_seven_segment> in unit <VendMachine> has a constant value of 1000000100000010000001000000 during circuit operation. The register is replaced by logic.
Entity <VendMachine> analyzed. Unit <VendMachine> generated.

Analyzing Entity <DEBOUNCE> in library <work> (Architecture <clean_pulse>).
Entity <DEBOUNCE> analyzed. Unit <DEBOUNCE> generated.

Analyzing Entity <seven_segment> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Spencer Offenberger/final_project_eee_333/seven_segment1.vhd" line 57: Mux is complete : default of case is discarded
Entity <seven_segment> analyzed. Unit <seven_segment> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DEBOUNCE>.
    Related source file is "C:/Users/Spencer Offenberger/final_project_eee_333/debounce.vhd".
    Found 2-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <DEBOUNCE> synthesized.


Synthesizing Unit <seven_segment>.
    Related source file is "C:/Users/Spencer Offenberger/final_project_eee_333/seven_segment1.vhd".
    Found 1-of-4 decoder for signal <AN>.
    Found 20-bit up counter for signal <Q_REG>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Decoder(s).
Unit <seven_segment> synthesized.


Synthesizing Unit <VendMachine>.
    Related source file is "C:/Users/Spencer Offenberger/final_project_eee_333/vendmach.vhd".
WARNING:Xst:647 - Input <Toggle_Hex1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Toggle_Hex2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Toggle_Hex3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <Qi> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <Ni> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <Dimei> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <Di> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <Ct> is used but never assigned. This sourceless signal will be automatically connected to value 000000.
WARNING:Xst:653 - Signal <Ci> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <Bi> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <Ai> is used but never assigned. This sourceless signal will be automatically connected to value 000.
    Found finite state machine <FSM_0> for signal <Cstate>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 217                                            |
    | Inputs             | 16                                             |
    | Outputs            | 16                                             |
    | Clock              | SLOW_CLK                  (rising_edge)        |
    | Reset              | Cstate$cmp_eq0000         (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s12                                            |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <Ct>.
WARNING:Xst:737 - Found 1-bit latch for signal <LockOut>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 28-bit up counter for signal <CLK_DIVIDER>.
    Found 6-bit up counter for signal <Count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
Unit <VendMachine> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 6
 2-bit up counter                                      : 3
 20-bit up counter                                     : 1
 28-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Cstate/FSM> on signal <Cstate[1:16]> with one-hot encoding.
---------------------------
 State | Encoding
---------------------------
 s0    | 0000000000000001
 s1    | 0000000000000100
 s2    | 0000000000001000
 s3    | 0000000000100000
 s4    | 0000000010000000
 s5    | 0000000000010000
 s6    | 0000000001000000
 s7    | 0000000100000000
 s8    | 0000001000000000
 s9    | 0000010000000000
 s10   | 0010000000000000
 s11   | 0100000000000000
 s12   | 0000000000000010
 s13   | 0000100000000000
 s14   | 1000000000000000
 s15   | 0001000000000000
---------------------------
WARNING:Xst:1293 - FF/Latch <FFd4> has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FFd5> has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <LockOut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FFd1> has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 6
 2-bit up counter                                      : 3
 20-bit up counter                                     : 1
 28-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <FSM_FFd5> has a constant value of 0 in block <FSM_0-parent>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FSM_FFd4> has a constant value of 0 in block <FSM_0-parent>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FSM_FFd1> has a constant value of 0 in block <FSM_0-parent>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <CLK_DIVIDER_25> of sequential type is unconnected in block <VendMachine>.
WARNING:Xst:2677 - Node <CLK_DIVIDER_26> of sequential type is unconnected in block <VendMachine>.
WARNING:Xst:2677 - Node <CLK_DIVIDER_27> of sequential type is unconnected in block <VendMachine>.
WARNING:Xst:1710 - FF/Latch <LockOut> (without init value) has a constant value of 0 in block <VendMachine>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <VendMachine> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VendMachine, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 70
 Flip-Flops                                            : 70

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : VendMachine.ngr
Top Level Output File Name         : VendMachine
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 36

Cell Usage :
# BELS                             : 211
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 43
#      LUT2                        : 22
#      LUT3                        : 6
#      LUT3_D                      : 2
#      LUT4                        : 31
#      LUT4_D                      : 1
#      LUT4_L                      : 4
#      MUXCY                       : 43
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 70
#      FD                          : 45
#      FDC                         : 12
#      FDCE                        : 6
#      FDE                         : 6
#      FDP                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 8
#      OBUF                        : 23
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       59  out of    960     6%  
 Number of Slice Flip Flops:             70  out of   1920     3%  
 Number of 4 input LUTs:                116  out of   1920     6%  
 Number of IOs:                          36
 Number of bonded IOBs:                  32  out of     83    38%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_DIVIDER_241                    | BUFG                   | 25    |
Clock                              | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------+------------------------+-------+
Control Signal                        | Buffer(FF name)        | Load  |
--------------------------------------+------------------------+-------+
Cstate_cmp_eq0000(Cstate_cmp_eq0000:O)| NONE(Cstate_FSM_FFd10) | 13    |
Dime                                  | IBUF                   | 2     |
Nickel                                | IBUF                   | 2     |
Quarter                               | IBUF                   | 2     |
--------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.610ns (Maximum Frequency: 104.058MHz)
   Minimum input arrival time before clock: 6.060ns
   Maximum output required time after clock: 8.333ns
   Maximum combinational path delay: 8.803ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_DIVIDER_241'
  Clock period: 9.610ns (frequency: 104.058MHz)
  Total number of paths / destination ports: 175 / 37
-------------------------------------------------------------------------
Delay:               4.805ns (Levels of Logic = 3)
  Source:            dime_deb/cnt_1 (FF)
  Destination:       Cstate_FSM_FFd10 (FF)
  Source Clock:      CLK_DIVIDER_241 falling
  Destination Clock: CLK_DIVIDER_241 rising

  Data Path: dime_deb/cnt_1 to Cstate_FSM_FFd10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.591   0.748  dime_deb/cnt_1 (dime_deb/cnt_1)
     LUT3_D:I1->O          4   0.704   0.622  dime_deb/pulse_and00001 (Dp)
     LUT4:I2->O            1   0.704   0.424  Cstate_FSM_FFd10-In_SW0 (N10)
     LUT4:I3->O            1   0.704   0.000  Cstate_FSM_FFd10-In (Cstate_FSM_FFd10-In)
     FDC:D                     0.308          Cstate_FSM_FFd10
    ----------------------------------------
    Total                      4.805ns (3.011ns logic, 1.794ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 4.764ns (frequency: 209.908MHz)
  Total number of paths / destination ports: 535 / 45
-------------------------------------------------------------------------
Delay:               4.764ns (Levels of Logic = 25)
  Source:            CLK_DIVIDER_1 (FF)
  Destination:       CLK_DIVIDER_24 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: CLK_DIVIDER_1 to CLK_DIVIDER_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  CLK_DIVIDER_1 (CLK_DIVIDER_1)
     LUT1:I0->O            1   0.704   0.000  Mcount_CLK_DIVIDER_cy<1>_rt (Mcount_CLK_DIVIDER_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcount_CLK_DIVIDER_cy<1> (Mcount_CLK_DIVIDER_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<2> (Mcount_CLK_DIVIDER_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<3> (Mcount_CLK_DIVIDER_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<4> (Mcount_CLK_DIVIDER_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<5> (Mcount_CLK_DIVIDER_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<6> (Mcount_CLK_DIVIDER_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<7> (Mcount_CLK_DIVIDER_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<8> (Mcount_CLK_DIVIDER_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<9> (Mcount_CLK_DIVIDER_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<10> (Mcount_CLK_DIVIDER_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<11> (Mcount_CLK_DIVIDER_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<12> (Mcount_CLK_DIVIDER_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<13> (Mcount_CLK_DIVIDER_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<14> (Mcount_CLK_DIVIDER_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<15> (Mcount_CLK_DIVIDER_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<16> (Mcount_CLK_DIVIDER_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<17> (Mcount_CLK_DIVIDER_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<18> (Mcount_CLK_DIVIDER_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<19> (Mcount_CLK_DIVIDER_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<20> (Mcount_CLK_DIVIDER_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<21> (Mcount_CLK_DIVIDER_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<22> (Mcount_CLK_DIVIDER_cy<22>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_CLK_DIVIDER_cy<23> (Mcount_CLK_DIVIDER_cy<23>)
     XORCY:CI->O           1   0.804   0.000  Mcount_CLK_DIVIDER_xor<24> (Result<24>)
     FD:D                      0.308          CLK_DIVIDER_24
    ----------------------------------------
    Total                      4.764ns (4.169ns logic, 0.595ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_DIVIDER_241'
  Total number of paths / destination ports: 48 / 11
-------------------------------------------------------------------------
Offset:              6.060ns (Levels of Logic = 5)
  Source:            Coin_Return (PAD)
  Destination:       Cstate_FSM_FFd14 (FF)
  Destination Clock: CLK_DIVIDER_241 rising

  Data Path: Coin_Return to Cstate_FSM_FFd14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.218   1.103  Coin_Return_IBUF (Coin_Return_IBUF)
     LUT3:I2->O            1   0.704   0.499  dime_deb/pulse_and00001_SW0 (N18)
     LUT4:I1->O            1   0.704   0.499  Cstate_FSM_FFd14-In_SW0 (N7)
     LUT4:I1->O            1   0.704   0.000  Cstate_FSM_FFd14-In2 (Cstate_FSM_FFd14-In2)
     MUXF5:I0->O           1   0.321   0.000  Cstate_FSM_FFd14-In_f5 (Cstate_FSM_FFd14-In)
     FDC:D                     0.308          Cstate_FSM_FFd14
    ----------------------------------------
    Total                      6.060ns (3.959ns logic, 2.101ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_DIVIDER_241'
  Total number of paths / destination ports: 13 / 2
-------------------------------------------------------------------------
Offset:              8.333ns (Levels of Logic = 4)
  Source:            Cstate_FSM_FFd11 (FF)
  Destination:       MoreCash (PAD)
  Source Clock:      CLK_DIVIDER_241 rising

  Data Path: Cstate_FSM_FFd11 to MoreCash
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.591   0.844  Cstate_FSM_FFd11 (Cstate_FSM_FFd11)
     LUT4:I0->O            1   0.704   0.595  MoreCash20 (MoreCash20)
     LUT4:I0->O            1   0.704   0.499  MoreCash45 (MoreCash45)
     LUT2:I1->O            1   0.704   0.420  MoreCash53 (MoreCash_OBUF)
     OBUF:I->O                 3.272          MoreCash_OBUF (MoreCash)
    ----------------------------------------
    Total                      8.333ns (5.975ns logic, 2.358ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 9 / 5
-------------------------------------------------------------------------
Offset:              5.795ns (Levels of Logic = 2)
  Source:            display/Q_REG_18 (FF)
  Destination:       AN<3> (PAD)
  Source Clock:      Clock rising

  Data Path: display/Q_REG_18 to AN<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.591   0.808  display/Q_REG_18 (display/Q_REG_18)
     LUT2:I0->O            1   0.704   0.420  display/Mdecod_AN31 (AN_3_OBUF)
     OBUF:I->O                 3.272          AN_3_OBUF (AN<3>)
    ----------------------------------------
    Total                      5.795ns (4.567ns logic, 1.228ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 20 / 2
-------------------------------------------------------------------------
Delay:               8.803ns (Levels of Logic = 5)
  Source:            VendD (PAD)
  Destination:       MoreCash (PAD)

  Data Path: VendD to MoreCash
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  VendD_IBUF (VendD_IBUF)
     LUT3:I0->O            1   0.704   0.424  MoreCash111 (N3)
     LUT4:I3->O            1   0.704   0.595  MoreCash4 (MoreCash4)
     LUT2:I0->O            1   0.704   0.420  MoreCash53 (MoreCash_OBUF)
     OBUF:I->O                 3.272          MoreCash_OBUF (MoreCash)
    ----------------------------------------
    Total                      8.803ns (6.602ns logic, 2.201ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.13 secs
 
--> 

Total memory usage is 289888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    3 (   0 filtered)

