$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module data_register_testbench $end
  $var wire 1 # tb_clk $end
  $var wire 1 $ tb_rst_n $end
  $var wire 1 % tb_enable $end
  $var wire 8 & tb_data_in [7:0] $end
  $var wire 8 ' tb_data_out_named [7:0] $end
  $var wire 8 ( tb_data_out_positional [7:0] $end
  $scope module DUT_NAMED_CONNECTIONS $end
   $var wire 1 # clk $end
   $var wire 1 $ rst_n $end
   $var wire 1 % enable $end
   $var wire 8 & data_in [7:0] $end
   $var wire 8 ' data_out [7:0] $end
  $upscope $end
  $scope module DUT_POSITIONAL_CONNECTIONS $end
   $var wire 1 # clk $end
   $var wire 1 $ rst_n $end
   $var wire 1 % enable $end
   $var wire 8 & data_in [7:0] $end
   $var wire 8 ( data_out [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
b00000000 &
b00000000 '
b00000000 (
#5
1#
#10
0#
#15
1#
#20
0#
1$
#25
1#
#30
0#
1%
b10101010 &
#35
1#
b10101010 '
b10101010 (
#40
0#
#45
1#
#50
0#
0%
b01010101 &
#55
1#
#60
0#
#65
1#
#70
0#
1%
#75
1#
b01010101 '
b01010101 (
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
