0.7
2020.2
Oct 13 2023
20:21:30
/home/lukasz/VivadoProjects/project_7/project_7.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1713364016,vhdl,,,,design_1_wrapper,,,,,,,,
/home/lukasz/VivadoProjects/project_7/project_7.ip_user_files/bd/design_1/ip/design_1_dds_compiler_0_0/sim/design_1_dds_compiler_0_0.vhd,1713364016,vhdl,,,,design_1_dds_compiler_0_0,,,,,,,,
/home/lukasz/VivadoProjects/project_7/project_7.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_1/sim/design_1_sim_clk_gen_0_1.v,1713363070,verilog,,,,design_1_sim_clk_gen_0_1,,,,,,,,
/home/lukasz/VivadoProjects/project_7/project_7.ip_user_files/bd/design_1/ip/design_1_string_encoder_0_0/sim/design_1_string_encoder_0_0.vhd,1713363702,vhdl,,,,design_1_string_encoder_0_0,,,,,,,,
/home/lukasz/VivadoProjects/project_7/project_7.ip_user_files/bd/design_1/sim/design_1.vhd,1713364016,vhdl,,,,design_1,,,,,,,,
/home/lukasz/VivadoProjects/project_7/project_7.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
/home/lukasz/VivadoProjects/project_7/project_7.srcs/sources_1/new/string_encoder.vhd,1713363685,vhdl,,,,string_encoder,,,,,,,,
