
Loading design for application trce from file motorcontrollerfinal_controller.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3
Wed Apr 12 14:03:21 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 13.453ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i44  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i1  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i0

   Delay:              12.589ns  (35.0% logic, 65.0% route), 13 logic levels.

 Constraint Details:

     12.589ns physical path delay SPI_I/SLICE_131 to SLICE_1299 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.453ns

 Physical Path Details:

      Data path SPI_I/SLICE_131 to SLICE_1299:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C24A.CLK to      R7C24A.Q1 SPI_I/SLICE_131 (from clkout_c)
ROUTE         4     2.210      R7C24A.Q1 to      R7C27B.B0 SPI_I/recv_buffer_56
C0TOFCO_DE  ---     1.023      R7C27B.B0 to     R7C27B.FCO SPI_I/SLICE_168
ROUTE         1     0.000     R7C27B.FCO to     R7C27C.FCI SPI_I/n18922
FCITOFCO_D  ---     0.162     R7C27C.FCI to     R7C27C.FCO SPI_I/SLICE_167
ROUTE         1     0.000     R7C27C.FCO to     R7C27D.FCI SPI_I/n18923
FCITOFCO_D  ---     0.162     R7C27D.FCI to     R7C27D.FCO SPI_I/SLICE_166
ROUTE         1     0.000     R7C27D.FCO to     R7C28A.FCI SPI_I/n18924
FCITOFCO_D  ---     0.162     R7C28A.FCI to     R7C28A.FCO SPI_I/SLICE_165
ROUTE         1     0.000     R7C28A.FCO to     R7C28B.FCI SPI_I/n18925
FCITOFCO_D  ---     0.162     R7C28B.FCI to     R7C28B.FCO SPI_I/SLICE_164
ROUTE         1     0.000     R7C28B.FCO to     R7C28C.FCI SPI_I/n18926
FCITOFCO_D  ---     0.162     R7C28C.FCI to     R7C28C.FCO SPI_I/SLICE_163
ROUTE         1     0.000     R7C28C.FCO to     R7C28D.FCI SPI_I/n18927
FCITOFCO_D  ---     0.162     R7C28D.FCI to     R7C28D.FCO SPI_I/SLICE_162
ROUTE         1     0.000     R7C28D.FCO to     R7C29A.FCI SPI_I/n18928
FCITOFCO_D  ---     0.162     R7C29A.FCI to     R7C29A.FCO SPI_I/SLICE_161
ROUTE         1     0.000     R7C29A.FCO to     R7C29B.FCI SPI_I/n18929
FCITOFCO_D  ---     0.162     R7C29B.FCI to     R7C29B.FCO SPI_I/SLICE_160
ROUTE         1     0.000     R7C29B.FCO to     R7C29C.FCI SPI_I/n18930
FCITOF1_DE  ---     0.643     R7C29C.FCI to      R7C29C.F1 SPI_I/SLICE_159
ROUTE         1     1.620      R7C29C.F1 to      R8C26C.C1 SPI_I/n3360
CTOF_DEL    ---     0.495      R8C26C.C1 to      R8C26C.F1 SPI_I/SLICE_1032
ROUTE         2     1.507      R8C26C.F1 to      R8C22B.A1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.495      R8C22B.A1 to      R8C22B.F1 SPI_I/SLICE_1407
ROUTE        11     2.848      R8C22B.F1 to     R9C27A.LSR SPI_I/n13032 (to clkout_c)
                  --------
                   12.589   (35.0% logic, 65.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R7C24A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1299:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R9C27A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.453ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i44  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i11  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i10

   Delay:              12.589ns  (35.0% logic, 65.0% route), 13 logic levels.

 Constraint Details:

     12.589ns physical path delay SPI_I/SLICE_131 to SLICE_1293 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.453ns

 Physical Path Details:

      Data path SPI_I/SLICE_131 to SLICE_1293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C24A.CLK to      R7C24A.Q1 SPI_I/SLICE_131 (from clkout_c)
ROUTE         4     2.210      R7C24A.Q1 to      R7C27B.B0 SPI_I/recv_buffer_56
C0TOFCO_DE  ---     1.023      R7C27B.B0 to     R7C27B.FCO SPI_I/SLICE_168
ROUTE         1     0.000     R7C27B.FCO to     R7C27C.FCI SPI_I/n18922
FCITOFCO_D  ---     0.162     R7C27C.FCI to     R7C27C.FCO SPI_I/SLICE_167
ROUTE         1     0.000     R7C27C.FCO to     R7C27D.FCI SPI_I/n18923
FCITOFCO_D  ---     0.162     R7C27D.FCI to     R7C27D.FCO SPI_I/SLICE_166
ROUTE         1     0.000     R7C27D.FCO to     R7C28A.FCI SPI_I/n18924
FCITOFCO_D  ---     0.162     R7C28A.FCI to     R7C28A.FCO SPI_I/SLICE_165
ROUTE         1     0.000     R7C28A.FCO to     R7C28B.FCI SPI_I/n18925
FCITOFCO_D  ---     0.162     R7C28B.FCI to     R7C28B.FCO SPI_I/SLICE_164
ROUTE         1     0.000     R7C28B.FCO to     R7C28C.FCI SPI_I/n18926
FCITOFCO_D  ---     0.162     R7C28C.FCI to     R7C28C.FCO SPI_I/SLICE_163
ROUTE         1     0.000     R7C28C.FCO to     R7C28D.FCI SPI_I/n18927
FCITOFCO_D  ---     0.162     R7C28D.FCI to     R7C28D.FCO SPI_I/SLICE_162
ROUTE         1     0.000     R7C28D.FCO to     R7C29A.FCI SPI_I/n18928
FCITOFCO_D  ---     0.162     R7C29A.FCI to     R7C29A.FCO SPI_I/SLICE_161
ROUTE         1     0.000     R7C29A.FCO to     R7C29B.FCI SPI_I/n18929
FCITOFCO_D  ---     0.162     R7C29B.FCI to     R7C29B.FCO SPI_I/SLICE_160
ROUTE         1     0.000     R7C29B.FCO to     R7C29C.FCI SPI_I/n18930
FCITOF1_DE  ---     0.643     R7C29C.FCI to      R7C29C.F1 SPI_I/SLICE_159
ROUTE         1     1.620      R7C29C.F1 to      R8C26C.C1 SPI_I/n3360
CTOF_DEL    ---     0.495      R8C26C.C1 to      R8C26C.F1 SPI_I/SLICE_1032
ROUTE         2     1.507      R8C26C.F1 to      R8C22B.A1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.495      R8C22B.A1 to      R8C22B.F1 SPI_I/SLICE_1407
ROUTE        11     2.848      R8C22B.F1 to     R9C27D.LSR SPI_I/n13032 (to clkout_c)
                  --------
                   12.589   (35.0% logic, 65.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R7C24A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R9C27D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.734ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i39  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i6  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i5

   Delay:              12.308ns  (23.8% logic, 76.2% route), 6 logic levels.

 Constraint Details:

     12.308ns physical path delay SPI_I/SLICE_119 to SLICE_479 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.734ns

 Physical Path Details:

      Data path SPI_I/SLICE_119 to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C22B.CLK to      R7C22B.Q0 SPI_I/SLICE_119 (from clkout_c)
ROUTE         5     1.946      R7C22B.Q0 to      R5C22A.D1 SPI_I/recv_buffer_51
CTOF_DEL    ---     0.495      R5C22A.D1 to      R5C22A.F1 SPI_I/SLICE_1324
ROUTE         1     0.693      R5C22A.F1 to      R5C22A.B0 SPI_I/n24_adj_1881
CTOF_DEL    ---     0.495      R5C22A.B0 to      R5C22A.F0 SPI_I/SLICE_1324
ROUTE         1     0.744      R5C22A.F0 to      R5C23C.C0 SPI_I/n38_adj_1878
CTOF_DEL    ---     0.495      R5C23C.C0 to      R5C23C.F0 SPI_I/SLICE_1323
ROUTE         1     1.838      R5C23C.F0 to      R8C23D.B0 SPI_I/n40_adj_1875
CTOF_DEL    ---     0.495      R8C23D.B0 to      R8C23D.F0 SPI_I/SLICE_1033
ROUTE         2     1.993      R8C23D.F0 to     R14C20D.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.495     R14C20D.D1 to     R14C20D.F1 SPI_I/SLICE_1398
ROUTE        11     2.167     R14C20D.F1 to     R3C21A.LSR SPI_I/n13012 (to clkout_c)
                  --------
                   12.308   (23.8% logic, 76.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R7C22B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R3C21A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.734ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i39  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i9  (to clkout_c +)

   Delay:              12.308ns  (23.8% logic, 76.2% route), 6 logic levels.

 Constraint Details:

     12.308ns physical path delay SPI_I/SLICE_119 to SLICE_477 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.734ns

 Physical Path Details:

      Data path SPI_I/SLICE_119 to SLICE_477:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C22B.CLK to      R7C22B.Q0 SPI_I/SLICE_119 (from clkout_c)
ROUTE         5     1.946      R7C22B.Q0 to      R5C22A.D1 SPI_I/recv_buffer_51
CTOF_DEL    ---     0.495      R5C22A.D1 to      R5C22A.F1 SPI_I/SLICE_1324
ROUTE         1     0.693      R5C22A.F1 to      R5C22A.B0 SPI_I/n24_adj_1881
CTOF_DEL    ---     0.495      R5C22A.B0 to      R5C22A.F0 SPI_I/SLICE_1324
ROUTE         1     0.744      R5C22A.F0 to      R5C23C.C0 SPI_I/n38_adj_1878
CTOF_DEL    ---     0.495      R5C23C.C0 to      R5C23C.F0 SPI_I/SLICE_1323
ROUTE         1     1.838      R5C23C.F0 to      R8C23D.B0 SPI_I/n40_adj_1875
CTOF_DEL    ---     0.495      R8C23D.B0 to      R8C23D.F0 SPI_I/SLICE_1033
ROUTE         2     1.993      R8C23D.F0 to     R14C20D.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.495     R14C20D.D1 to     R14C20D.F1 SPI_I/SLICE_1398
ROUTE        11     2.167     R14C20D.F1 to     R3C21C.LSR SPI_I/n13012 (to clkout_c)
                  --------
                   12.308   (23.8% logic, 76.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R7C22B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_477:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R3C21C.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.734ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i39  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i8  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i7

   Delay:              12.308ns  (23.8% logic, 76.2% route), 6 logic levels.

 Constraint Details:

     12.308ns physical path delay SPI_I/SLICE_119 to SLICE_478 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.734ns

 Physical Path Details:

      Data path SPI_I/SLICE_119 to SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C22B.CLK to      R7C22B.Q0 SPI_I/SLICE_119 (from clkout_c)
ROUTE         5     1.946      R7C22B.Q0 to      R5C22A.D1 SPI_I/recv_buffer_51
CTOF_DEL    ---     0.495      R5C22A.D1 to      R5C22A.F1 SPI_I/SLICE_1324
ROUTE         1     0.693      R5C22A.F1 to      R5C22A.B0 SPI_I/n24_adj_1881
CTOF_DEL    ---     0.495      R5C22A.B0 to      R5C22A.F0 SPI_I/SLICE_1324
ROUTE         1     0.744      R5C22A.F0 to      R5C23C.C0 SPI_I/n38_adj_1878
CTOF_DEL    ---     0.495      R5C23C.C0 to      R5C23C.F0 SPI_I/SLICE_1323
ROUTE         1     1.838      R5C23C.F0 to      R8C23D.B0 SPI_I/n40_adj_1875
CTOF_DEL    ---     0.495      R8C23D.B0 to      R8C23D.F0 SPI_I/SLICE_1033
ROUTE         2     1.993      R8C23D.F0 to     R14C20D.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.495     R14C20D.D1 to     R14C20D.F1 SPI_I/SLICE_1398
ROUTE        11     2.167     R14C20D.F1 to     R3C21B.LSR SPI_I/n13012 (to clkout_c)
                  --------
                   12.308   (23.8% logic, 76.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R7C22B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R3C21B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.768ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i43  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i11  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i10

   Delay:              12.274ns  (36.1% logic, 63.9% route), 14 logic levels.

 Constraint Details:

     12.274ns physical path delay SPI_I/SLICE_131 to SLICE_1293 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.768ns

 Physical Path Details:

      Data path SPI_I/SLICE_131 to SLICE_1293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C24A.CLK to      R7C24A.Q0 SPI_I/SLICE_131 (from clkout_c)
ROUTE         4     1.867      R7C24A.Q0 to      R7C27A.B1 SPI_I/recv_buffer_55
C1TOFCO_DE  ---     0.889      R7C27A.B1 to     R7C27A.FCO SPI_I/SLICE_169
ROUTE         1     0.000     R7C27A.FCO to     R7C27B.FCI SPI_I/n18921
FCITOFCO_D  ---     0.162     R7C27B.FCI to     R7C27B.FCO SPI_I/SLICE_168
ROUTE         1     0.000     R7C27B.FCO to     R7C27C.FCI SPI_I/n18922
FCITOFCO_D  ---     0.162     R7C27C.FCI to     R7C27C.FCO SPI_I/SLICE_167
ROUTE         1     0.000     R7C27C.FCO to     R7C27D.FCI SPI_I/n18923
FCITOFCO_D  ---     0.162     R7C27D.FCI to     R7C27D.FCO SPI_I/SLICE_166
ROUTE         1     0.000     R7C27D.FCO to     R7C28A.FCI SPI_I/n18924
FCITOFCO_D  ---     0.162     R7C28A.FCI to     R7C28A.FCO SPI_I/SLICE_165
ROUTE         1     0.000     R7C28A.FCO to     R7C28B.FCI SPI_I/n18925
FCITOFCO_D  ---     0.162     R7C28B.FCI to     R7C28B.FCO SPI_I/SLICE_164
ROUTE         1     0.000     R7C28B.FCO to     R7C28C.FCI SPI_I/n18926
FCITOFCO_D  ---     0.162     R7C28C.FCI to     R7C28C.FCO SPI_I/SLICE_163
ROUTE         1     0.000     R7C28C.FCO to     R7C28D.FCI SPI_I/n18927
FCITOFCO_D  ---     0.162     R7C28D.FCI to     R7C28D.FCO SPI_I/SLICE_162
ROUTE         1     0.000     R7C28D.FCO to     R7C29A.FCI SPI_I/n18928
FCITOFCO_D  ---     0.162     R7C29A.FCI to     R7C29A.FCO SPI_I/SLICE_161
ROUTE         1     0.000     R7C29A.FCO to     R7C29B.FCI SPI_I/n18929
FCITOFCO_D  ---     0.162     R7C29B.FCI to     R7C29B.FCO SPI_I/SLICE_160
ROUTE         1     0.000     R7C29B.FCO to     R7C29C.FCI SPI_I/n18930
FCITOF1_DE  ---     0.643     R7C29C.FCI to      R7C29C.F1 SPI_I/SLICE_159
ROUTE         1     1.620      R7C29C.F1 to      R8C26C.C1 SPI_I/n3360
CTOF_DEL    ---     0.495      R8C26C.C1 to      R8C26C.F1 SPI_I/SLICE_1032
ROUTE         2     1.507      R8C26C.F1 to      R8C22B.A1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.495      R8C22B.A1 to      R8C22B.F1 SPI_I/SLICE_1407
ROUTE        11     2.848      R8C22B.F1 to     R9C27D.LSR SPI_I/n13032 (to clkout_c)
                  --------
                   12.274   (36.1% logic, 63.9% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R7C24A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R9C27D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.768ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i43  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i1  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i0

   Delay:              12.274ns  (36.1% logic, 63.9% route), 14 logic levels.

 Constraint Details:

     12.274ns physical path delay SPI_I/SLICE_131 to SLICE_1299 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.768ns

 Physical Path Details:

      Data path SPI_I/SLICE_131 to SLICE_1299:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C24A.CLK to      R7C24A.Q0 SPI_I/SLICE_131 (from clkout_c)
ROUTE         4     1.867      R7C24A.Q0 to      R7C27A.B1 SPI_I/recv_buffer_55
C1TOFCO_DE  ---     0.889      R7C27A.B1 to     R7C27A.FCO SPI_I/SLICE_169
ROUTE         1     0.000     R7C27A.FCO to     R7C27B.FCI SPI_I/n18921
FCITOFCO_D  ---     0.162     R7C27B.FCI to     R7C27B.FCO SPI_I/SLICE_168
ROUTE         1     0.000     R7C27B.FCO to     R7C27C.FCI SPI_I/n18922
FCITOFCO_D  ---     0.162     R7C27C.FCI to     R7C27C.FCO SPI_I/SLICE_167
ROUTE         1     0.000     R7C27C.FCO to     R7C27D.FCI SPI_I/n18923
FCITOFCO_D  ---     0.162     R7C27D.FCI to     R7C27D.FCO SPI_I/SLICE_166
ROUTE         1     0.000     R7C27D.FCO to     R7C28A.FCI SPI_I/n18924
FCITOFCO_D  ---     0.162     R7C28A.FCI to     R7C28A.FCO SPI_I/SLICE_165
ROUTE         1     0.000     R7C28A.FCO to     R7C28B.FCI SPI_I/n18925
FCITOFCO_D  ---     0.162     R7C28B.FCI to     R7C28B.FCO SPI_I/SLICE_164
ROUTE         1     0.000     R7C28B.FCO to     R7C28C.FCI SPI_I/n18926
FCITOFCO_D  ---     0.162     R7C28C.FCI to     R7C28C.FCO SPI_I/SLICE_163
ROUTE         1     0.000     R7C28C.FCO to     R7C28D.FCI SPI_I/n18927
FCITOFCO_D  ---     0.162     R7C28D.FCI to     R7C28D.FCO SPI_I/SLICE_162
ROUTE         1     0.000     R7C28D.FCO to     R7C29A.FCI SPI_I/n18928
FCITOFCO_D  ---     0.162     R7C29A.FCI to     R7C29A.FCO SPI_I/SLICE_161
ROUTE         1     0.000     R7C29A.FCO to     R7C29B.FCI SPI_I/n18929
FCITOFCO_D  ---     0.162     R7C29B.FCI to     R7C29B.FCO SPI_I/SLICE_160
ROUTE         1     0.000     R7C29B.FCO to     R7C29C.FCI SPI_I/n18930
FCITOF1_DE  ---     0.643     R7C29C.FCI to      R7C29C.F1 SPI_I/SLICE_159
ROUTE         1     1.620      R7C29C.F1 to      R8C26C.C1 SPI_I/n3360
CTOF_DEL    ---     0.495      R8C26C.C1 to      R8C26C.F1 SPI_I/SLICE_1032
ROUTE         2     1.507      R8C26C.F1 to      R8C22B.A1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.495      R8C22B.A1 to      R8C22B.F1 SPI_I/SLICE_1407
ROUTE        11     2.848      R8C22B.F1 to     R9C27A.LSR SPI_I/n13032 (to clkout_c)
                  --------
                   12.274   (36.1% logic, 63.9% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R7C24A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1299:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R9C27A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.776ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i26  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i6  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i5

   Delay:              12.266ns  (23.9% logic, 76.1% route), 6 logic levels.

 Constraint Details:

     12.266ns physical path delay SPI_I/SLICE_147 to SLICE_479 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.776ns

 Physical Path Details:

      Data path SPI_I/SLICE_147 to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C23D.CLK to      R6C23D.Q0 SPI_I/SLICE_147 (from clkout_c)
ROUTE         5     1.904      R6C23D.Q0 to      R5C22A.B1 SPI_I/recv_buffer_38
CTOF_DEL    ---     0.495      R5C22A.B1 to      R5C22A.F1 SPI_I/SLICE_1324
ROUTE         1     0.693      R5C22A.F1 to      R5C22A.B0 SPI_I/n24_adj_1881
CTOF_DEL    ---     0.495      R5C22A.B0 to      R5C22A.F0 SPI_I/SLICE_1324
ROUTE         1     0.744      R5C22A.F0 to      R5C23C.C0 SPI_I/n38_adj_1878
CTOF_DEL    ---     0.495      R5C23C.C0 to      R5C23C.F0 SPI_I/SLICE_1323
ROUTE         1     1.838      R5C23C.F0 to      R8C23D.B0 SPI_I/n40_adj_1875
CTOF_DEL    ---     0.495      R8C23D.B0 to      R8C23D.F0 SPI_I/SLICE_1033
ROUTE         2     1.993      R8C23D.F0 to     R14C20D.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.495     R14C20D.D1 to     R14C20D.F1 SPI_I/SLICE_1398
ROUTE        11     2.167     R14C20D.F1 to     R3C21A.LSR SPI_I/n13012 (to clkout_c)
                  --------
                   12.266   (23.9% logic, 76.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R6C23D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R3C21A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.776ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i26  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i9  (to clkout_c +)

   Delay:              12.266ns  (23.9% logic, 76.1% route), 6 logic levels.

 Constraint Details:

     12.266ns physical path delay SPI_I/SLICE_147 to SLICE_477 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.776ns

 Physical Path Details:

      Data path SPI_I/SLICE_147 to SLICE_477:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C23D.CLK to      R6C23D.Q0 SPI_I/SLICE_147 (from clkout_c)
ROUTE         5     1.904      R6C23D.Q0 to      R5C22A.B1 SPI_I/recv_buffer_38
CTOF_DEL    ---     0.495      R5C22A.B1 to      R5C22A.F1 SPI_I/SLICE_1324
ROUTE         1     0.693      R5C22A.F1 to      R5C22A.B0 SPI_I/n24_adj_1881
CTOF_DEL    ---     0.495      R5C22A.B0 to      R5C22A.F0 SPI_I/SLICE_1324
ROUTE         1     0.744      R5C22A.F0 to      R5C23C.C0 SPI_I/n38_adj_1878
CTOF_DEL    ---     0.495      R5C23C.C0 to      R5C23C.F0 SPI_I/SLICE_1323
ROUTE         1     1.838      R5C23C.F0 to      R8C23D.B0 SPI_I/n40_adj_1875
CTOF_DEL    ---     0.495      R8C23D.B0 to      R8C23D.F0 SPI_I/SLICE_1033
ROUTE         2     1.993      R8C23D.F0 to     R14C20D.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.495     R14C20D.D1 to     R14C20D.F1 SPI_I/SLICE_1398
ROUTE        11     2.167     R14C20D.F1 to     R3C21C.LSR SPI_I/n13012 (to clkout_c)
                  --------
                   12.266   (23.9% logic, 76.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R6C23D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_477:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R3C21C.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.776ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i26  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i8  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i7

   Delay:              12.266ns  (23.9% logic, 76.1% route), 6 logic levels.

 Constraint Details:

     12.266ns physical path delay SPI_I/SLICE_147 to SLICE_478 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.776ns

 Physical Path Details:

      Data path SPI_I/SLICE_147 to SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C23D.CLK to      R6C23D.Q0 SPI_I/SLICE_147 (from clkout_c)
ROUTE         5     1.904      R6C23D.Q0 to      R5C22A.B1 SPI_I/recv_buffer_38
CTOF_DEL    ---     0.495      R5C22A.B1 to      R5C22A.F1 SPI_I/SLICE_1324
ROUTE         1     0.693      R5C22A.F1 to      R5C22A.B0 SPI_I/n24_adj_1881
CTOF_DEL    ---     0.495      R5C22A.B0 to      R5C22A.F0 SPI_I/SLICE_1324
ROUTE         1     0.744      R5C22A.F0 to      R5C23C.C0 SPI_I/n38_adj_1878
CTOF_DEL    ---     0.495      R5C23C.C0 to      R5C23C.F0 SPI_I/SLICE_1323
ROUTE         1     1.838      R5C23C.F0 to      R8C23D.B0 SPI_I/n40_adj_1875
CTOF_DEL    ---     0.495      R8C23D.B0 to      R8C23D.F0 SPI_I/SLICE_1033
ROUTE         2     1.993      R8C23D.F0 to     R14C20D.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.495     R14C20D.D1 to     R14C20D.F1 SPI_I/SLICE_1398
ROUTE        11     2.167     R14C20D.F1 to     R3C21B.LSR SPI_I/n13012 (to clkout_c)
                  --------
                   12.266   (23.9% logic, 76.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R6C23D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.199        OSC.OSC to     R3C21B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

Report:   77.742MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |   38.000 MHz|   77.742 MHz|  13  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1   Loads: 255
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_486.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1   Loads: 166
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 208
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: pwm_clk   Source: SLICE_486.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5120 paths, 1 nets, and 9119 connections (98.39% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3
Wed Apr 12 14:03:21 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i33  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i32  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_114 to SPI_I/SLICE_115 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_114 to SPI_I/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C23C.CLK to      R7C23C.Q0 SPI_I/SLICE_114 (from clkout_c)
ROUTE         5     0.154      R7C23C.Q0 to      R7C23B.M1 SPI_I/recv_buffer_45 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.443        OSC.OSC to     R7C23C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.443        OSC.OSC to     R7C23B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i31  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i30  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_115 to SPI_I/SLICE_116 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_115 to SPI_I/SLICE_116:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C23B.CLK to      R7C23B.Q0 SPI_I/SLICE_115 (from clkout_c)
ROUTE         5     0.154      R7C23B.Q0 to      R7C23A.M1 SPI_I/recv_buffer_43 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.443        OSC.OSC to     R7C23B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_116:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.443        OSC.OSC to     R7C23A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CLKDIV_I/mhz_buf_29  (from clkout_c +)
   Destination:    FF         Data in        CLKDIV_I/clk_1mhz_33  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CLKDIV_I/SLICE_585 to CLKDIV_I/SLICE_585 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CLKDIV_I/SLICE_585 to CLKDIV_I/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C2C.CLK to      R21C2C.Q0 CLKDIV_I/SLICE_585 (from clkout_c)
ROUTE         2     0.154      R21C2C.Q0 to      R21C2C.M1 CLKDIV_I/mhz_buf (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to CLKDIV_I/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.424        OSC.OSC to     R21C2C.CLK clkout_c
                  --------
                    1.424   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to CLKDIV_I/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.424        OSC.OSC to     R21C2C.CLK clkout_c
                  --------
                    1.424   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i24  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i23  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_148 to SPI_I/SLICE_149 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_148 to SPI_I/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C23C.CLK to      R6C23C.Q0 SPI_I/SLICE_148 (from clkout_c)
ROUTE         4     0.154      R6C23C.Q0 to      R6C23B.M1 SPI_I/recv_buffer_36 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.443        OSC.OSC to     R6C23C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.443        OSC.OSC to     R6C23B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i42  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i41  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_117 to SPI_I/SLICE_117 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_117 to SPI_I/SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C22D.CLK to      R7C22D.Q1 SPI_I/SLICE_117 (from clkout_c)
ROUTE         4     0.154      R7C22D.Q1 to      R7C22D.M0 SPI_I/recv_buffer_54 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.443        OSC.OSC to     R7C22D.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.443        OSC.OSC to     R7C22D.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i32  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i31  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_115 to SPI_I/SLICE_115 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_115 to SPI_I/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C23B.CLK to      R7C23B.Q1 SPI_I/SLICE_115 (from clkout_c)
ROUTE         5     0.154      R7C23B.Q1 to      R7C23B.M0 SPI_I/recv_buffer_44 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.443        OSC.OSC to     R7C23B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.443        OSC.OSC to     R7C23B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i14  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i13  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_144 to SPI_I/SLICE_144 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_144 to SPI_I/SLICE_144:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C24C.CLK to      R6C24C.Q1 SPI_I/SLICE_144 (from clkout_c)
ROUTE         5     0.154      R6C24C.Q1 to      R6C24C.M0 SPI_I/recv_buffer_26 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_144:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.443        OSC.OSC to     R6C24C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_144:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.443        OSC.OSC to     R6C24C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i23  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i22  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_149 to SPI_I/SLICE_149 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_149 to SPI_I/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C23B.CLK to      R6C23B.Q1 SPI_I/SLICE_149 (from clkout_c)
ROUTE         4     0.154      R6C23B.Q1 to      R6C23B.M0 SPI_I/recv_buffer_35 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.443        OSC.OSC to     R6C23B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.443        OSC.OSC to     R6C23B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i74  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i73  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_138 to SPI_I/SLICE_138 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_138 to SPI_I/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C24B.CLK to      R5C24B.Q1 SPI_I/SLICE_138 (from clkout_c)
ROUTE         5     0.154      R5C24B.Q1 to      R5C24B.M0 SPI_I/recv_buffer_86 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.443        OSC.OSC to     R5C24B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.443        OSC.OSC to     R5C24B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i15  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i14  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_143 to SPI_I/SLICE_144 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_143 to SPI_I/SLICE_144:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C24D.CLK to      R6C24D.Q0 SPI_I/SLICE_143 (from clkout_c)
ROUTE         5     0.154      R6C24D.Q0 to      R6C24C.M1 SPI_I/recv_buffer_27 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.443        OSC.OSC to     R6C24D.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_144:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.443        OSC.OSC to     R6C24C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1   Loads: 255
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_486.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1   Loads: 166
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 208
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 4

   Clock Domain: pwm_clk   Source: SLICE_486.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5120 paths, 1 nets, and 9119 connections (98.39% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

