Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jan  4 14:46:04 2024
| Host         : DESKTOP-91RNSVG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in1[2]
                            (input port)
  Destination:            out1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.897ns  (logic 5.038ns (63.796%)  route 2.859ns (36.204%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  in1[2] (IN)
                         net (fo=0)                   0.000     0.000    in1[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  in1_IBUF[2]_inst/O
                         net (fo=1, routed)           2.859     4.344    out1_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.897 r  out1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.897    out1[2]
    J13                                                               r  out1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[7]
                            (input port)
  Destination:            out1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.892ns  (logic 5.063ns (64.156%)  route 2.829ns (35.844%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  in1[7] (IN)
                         net (fo=0)                   0.000     0.000    in1[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  in1_IBUF[7]_inst/O
                         net (fo=1, routed)           2.829     4.337    out1_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     7.892 r  out1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.892    out1[7]
    U16                                                               r  out1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[5]
                            (input port)
  Destination:            out1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.834ns  (logic 5.049ns (64.454%)  route 2.785ns (35.546%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  in1[5] (IN)
                         net (fo=0)                   0.000     0.000    in1[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  in1_IBUF[5]_inst/O
                         net (fo=1, routed)           2.785     4.282    out1_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     7.834 r  out1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.834    out1[5]
    V17                                                               r  out1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[0]
                            (input port)
  Destination:            out1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.318ns  (logic 4.998ns (68.300%)  route 2.320ns (31.700%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  in1[0] (IN)
                         net (fo=0)                   0.000     0.000    in1[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  in1_IBUF[0]_inst/O
                         net (fo=1, routed)           2.320     3.797    out1_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.318 r  out1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.318    out1[0]
    H17                                                               r  out1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[1]
                            (input port)
  Destination:            out1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.285ns  (logic 5.015ns (68.834%)  route 2.271ns (31.166%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  in1[1] (IN)
                         net (fo=0)                   0.000     0.000    in1[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  in1_IBUF[1]_inst/O
                         net (fo=1, routed)           2.271     3.750    out1_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     7.285 r  out1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.285    out1[1]
    K15                                                               r  out1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[3]
                            (input port)
  Destination:            out1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.240ns  (logic 5.028ns (69.441%)  route 2.213ns (30.559%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  in1[3] (IN)
                         net (fo=0)                   0.000     0.000    in1[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  in1_IBUF[3]_inst/O
                         net (fo=1, routed)           2.213     3.690    out1_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     7.240 r  out1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.240    out1[3]
    N14                                                               r  out1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[4]
                            (input port)
  Destination:            out1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 5.044ns (69.787%)  route 2.184ns (30.213%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  in1[4] (IN)
                         net (fo=0)                   0.000     0.000    in1[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  in1_IBUF[4]_inst/O
                         net (fo=1, routed)           2.184     3.676    out1_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     7.228 r  out1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.228    out1[4]
    R18                                                               r  out1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[6]
                            (input port)
  Destination:            out1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.981ns  (logic 5.049ns (72.328%)  route 1.932ns (27.672%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  in1[6] (IN)
                         net (fo=0)                   0.000     0.000    in1[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  in1_IBUF[6]_inst/O
                         net (fo=1, routed)           1.932     3.426    out1_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     6.981 r  out1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.981    out1[6]
    U17                                                               r  out1[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in1[6]
                            (input port)
  Destination:            out1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.517ns (80.665%)  route 0.364ns (19.335%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  in1[6] (IN)
                         net (fo=0)                   0.000     0.000    in1[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  in1_IBUF[6]_inst/O
                         net (fo=1, routed)           0.364     0.626    out1_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.881 r  out1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.881    out1[6]
    U17                                                               r  out1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[0]
                            (input port)
  Destination:            out1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.467ns (74.175%)  route 0.511ns (25.825%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  in1[0] (IN)
                         net (fo=0)                   0.000     0.000    in1[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  in1_IBUF[0]_inst/O
                         net (fo=1, routed)           0.511     0.756    out1_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.977 r  out1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.977    out1[0]
    H17                                                               r  out1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[1]
                            (input port)
  Destination:            out1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.484ns (74.506%)  route 0.508ns (25.494%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  in1[1] (IN)
                         net (fo=0)                   0.000     0.000    in1[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  in1_IBUF[1]_inst/O
                         net (fo=1, routed)           0.508     0.755    out1_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.991 r  out1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.991    out1[1]
    K15                                                               r  out1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[4]
                            (input port)
  Destination:            out1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.513ns (75.958%)  route 0.479ns (24.042%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  in1[4] (IN)
                         net (fo=0)                   0.000     0.000    in1[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  in1_IBUF[4]_inst/O
                         net (fo=1, routed)           0.479     0.739    out1_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.991 r  out1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.991    out1[4]
    R18                                                               r  out1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[3]
                            (input port)
  Destination:            out1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.496ns (74.670%)  route 0.508ns (25.330%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  in1[3] (IN)
                         net (fo=0)                   0.000     0.000    in1[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  in1_IBUF[3]_inst/O
                         net (fo=1, routed)           0.508     0.753    out1_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.004 r  out1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.004    out1[3]
    N14                                                               r  out1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[2]
                            (input port)
  Destination:            out1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.506ns (66.437%)  route 0.761ns (33.563%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  in1[2] (IN)
                         net (fo=0)                   0.000     0.000    in1[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  in1_IBUF[2]_inst/O
                         net (fo=1, routed)           0.761     1.014    out1_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.267 r  out1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.267    out1[2]
    J13                                                               r  out1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[7]
                            (input port)
  Destination:            out1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.531ns (67.310%)  route 0.744ns (32.690%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  in1[7] (IN)
                         net (fo=0)                   0.000     0.000    in1[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  in1_IBUF[7]_inst/O
                         net (fo=1, routed)           0.744     1.019    out1_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.275 r  out1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.275    out1[7]
    U16                                                               r  out1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[5]
                            (input port)
  Destination:            out1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.518ns (64.655%)  route 0.830ns (35.345%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  in1[5] (IN)
                         net (fo=0)                   0.000     0.000    in1[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  in1_IBUF[5]_inst/O
                         net (fo=1, routed)           0.830     1.095    out1_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.347 r  out1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.347    out1[5]
    V17                                                               r  out1[5] (OUT)
  -------------------------------------------------------------------    -------------------





