Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 13 03:45:27 2025
| Host         : Plup1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: display_handler_inst/clk_6p25m/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 227 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.430        0.000                      0                 1240        0.115        0.000                      0                 1240        4.500        0.000                       0                   607  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.430        0.000                      0                 1240        0.115        0.000                      0                 1240        4.500        0.000                       0                   607  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 oled_keypad_inst/selected_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[20][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 0.704ns (9.348%)  route 6.827ns (90.652%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.631     5.152    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  oled_keypad_inst/selected_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  oled_keypad_inst/selected_row_reg[0]/Q
                         net (fo=173, routed)         3.299     8.907    oled_keypad_inst/p_0_in[3]
    SLICE_X8Y34          LUT4 (Prop_lut4_I2_O)        0.124     9.031 r  oled_keypad_inst/expression_buffer[3][0]_i_5/O
                         net (fo=23, routed)          3.529    12.560    oled_keypad_inst/expression_buffer[3][0]_i_5_n_0
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.124    12.684 r  oled_keypad_inst/expression_buffer[20][0]_i_1/O
                         net (fo=1, routed)           0.000    12.684    oled_keypad_inst/expression_buffer[20][0]_i_1_n_0
    SLICE_X1Y44          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.519    14.860    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[20][0]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y44          FDRE (Setup_fdre_C_D)        0.029    15.114    oled_keypad_inst/expression_buffer_reg[20][0]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 oled_keypad_inst/selected_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[18][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 0.704ns (9.540%)  route 6.676ns (90.460%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.631     5.152    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  oled_keypad_inst/selected_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  oled_keypad_inst/selected_row_reg[0]/Q
                         net (fo=173, routed)         3.299     8.907    oled_keypad_inst/p_0_in[3]
    SLICE_X8Y34          LUT4 (Prop_lut4_I2_O)        0.124     9.031 r  oled_keypad_inst/expression_buffer[3][0]_i_5/O
                         net (fo=23, routed)          3.377    12.408    oled_keypad_inst/expression_buffer[3][0]_i_5_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124    12.532 r  oled_keypad_inst/expression_buffer[18][0]_i_1/O
                         net (fo=1, routed)           0.000    12.532    oled_keypad_inst/expression_buffer[18][0]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.519    14.860    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[18][0]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y45          FDRE (Setup_fdre_C_D)        0.031    15.116    oled_keypad_inst/expression_buffer_reg[18][0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -12.532    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 oled_keypad_inst/selected_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[23][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 0.704ns (9.540%)  route 6.675ns (90.460%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.631     5.152    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  oled_keypad_inst/selected_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  oled_keypad_inst/selected_row_reg[0]/Q
                         net (fo=173, routed)         3.299     8.907    oled_keypad_inst/p_0_in[3]
    SLICE_X8Y34          LUT4 (Prop_lut4_I2_O)        0.124     9.031 r  oled_keypad_inst/expression_buffer[3][0]_i_5/O
                         net (fo=23, routed)          3.377    12.407    oled_keypad_inst/expression_buffer[3][0]_i_5_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.124    12.531 r  oled_keypad_inst/expression_buffer[23][0]_i_1/O
                         net (fo=1, routed)           0.000    12.531    oled_keypad_inst/expression_buffer[23][0]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.517    14.858    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[23][0]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.029    15.125    oled_keypad_inst/expression_buffer_reg[23][0]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -12.531    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 oled_keypad_inst/selected_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[21][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 0.704ns (9.816%)  route 6.468ns (90.184%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.631     5.152    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  oled_keypad_inst/selected_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  oled_keypad_inst/selected_row_reg[0]/Q
                         net (fo=173, routed)         3.299     8.907    oled_keypad_inst/p_0_in[3]
    SLICE_X8Y34          LUT4 (Prop_lut4_I2_O)        0.124     9.031 r  oled_keypad_inst/expression_buffer[3][0]_i_5/O
                         net (fo=23, routed)          3.169    12.200    oled_keypad_inst/expression_buffer[3][0]_i_5_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.124    12.324 r  oled_keypad_inst/expression_buffer[21][0]_i_1/O
                         net (fo=1, routed)           0.000    12.324    oled_keypad_inst/expression_buffer[21][0]_i_1_n_0
    SLICE_X5Y43          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.517    14.858    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[21][0]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y43          FDRE (Setup_fdre_C_D)        0.031    15.127    oled_keypad_inst/expression_buffer_reg[21][0]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -12.324    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 oled_keypad_inst/selected_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[22][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 0.704ns (9.823%)  route 6.463ns (90.177%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.631     5.152    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  oled_keypad_inst/selected_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  oled_keypad_inst/selected_row_reg[0]/Q
                         net (fo=173, routed)         3.299     8.907    oled_keypad_inst/p_0_in[3]
    SLICE_X8Y34          LUT4 (Prop_lut4_I2_O)        0.124     9.031 r  oled_keypad_inst/expression_buffer[3][0]_i_5/O
                         net (fo=23, routed)          3.165    12.195    oled_keypad_inst/expression_buffer[3][0]_i_5_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.124    12.319 r  oled_keypad_inst/expression_buffer[22][0]_i_1/O
                         net (fo=1, routed)           0.000    12.319    oled_keypad_inst/expression_buffer[22][0]_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.517    14.858    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[22][0]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.029    15.125    oled_keypad_inst/expression_buffer_reg[22][0]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 oled_keypad_inst/selected_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[17][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.181ns  (logic 0.704ns (9.804%)  route 6.477ns (90.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.631     5.152    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  oled_keypad_inst/selected_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  oled_keypad_inst/selected_row_reg[0]/Q
                         net (fo=173, routed)         3.299     8.907    oled_keypad_inst/p_0_in[3]
    SLICE_X8Y34          LUT4 (Prop_lut4_I2_O)        0.124     9.031 r  oled_keypad_inst/expression_buffer[3][0]_i_5/O
                         net (fo=23, routed)          3.178    12.209    oled_keypad_inst/expression_buffer[3][0]_i_5_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.124    12.333 r  oled_keypad_inst/expression_buffer[17][0]_i_1/O
                         net (fo=1, routed)           0.000    12.333    oled_keypad_inst/expression_buffer[17][0]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.518    14.859    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[17][0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)        0.081    15.165    oled_keypad_inst/expression_buffer_reg[17][0]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -12.333    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 oled_keypad_inst/selected_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[26][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 0.704ns (10.039%)  route 6.309ns (89.961%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.631     5.152    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  oled_keypad_inst/selected_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  oled_keypad_inst/selected_row_reg[0]/Q
                         net (fo=173, routed)         3.299     8.907    oled_keypad_inst/p_0_in[3]
    SLICE_X8Y34          LUT4 (Prop_lut4_I2_O)        0.124     9.031 r  oled_keypad_inst/expression_buffer[3][0]_i_5/O
                         net (fo=23, routed)          3.010    12.041    oled_keypad_inst/expression_buffer[3][0]_i_5_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.124    12.165 r  oled_keypad_inst/expression_buffer[26][0]_i_1/O
                         net (fo=1, routed)           0.000    12.165    oled_keypad_inst/expression_buffer[26][0]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.450    14.791    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X8Y44          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[26][0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.077    15.093    oled_keypad_inst/expression_buffer_reg[26][0]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 oled_keypad_inst/selected_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[16][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 0.704ns (10.003%)  route 6.334ns (89.997%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.631     5.152    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  oled_keypad_inst/selected_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  oled_keypad_inst/selected_row_reg[0]/Q
                         net (fo=173, routed)         3.299     8.907    oled_keypad_inst/p_0_in[3]
    SLICE_X8Y34          LUT4 (Prop_lut4_I2_O)        0.124     9.031 r  oled_keypad_inst/expression_buffer[3][0]_i_5/O
                         net (fo=23, routed)          3.035    12.066    oled_keypad_inst/expression_buffer[3][0]_i_5_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.124    12.190 r  oled_keypad_inst/expression_buffer[16][0]_i_1/O
                         net (fo=1, routed)           0.000    12.190    oled_keypad_inst/expression_buffer[16][0]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.519    14.860    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[16][0]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y44          FDRE (Setup_fdre_C_D)        0.081    15.166    oled_keypad_inst/expression_buffer_reg[16][0]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 oled_keypad_inst/selected_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[19][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 1.196ns (17.924%)  route 5.476ns (82.076%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.628     5.149    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  oled_keypad_inst/selected_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.419     5.568 f  oled_keypad_inst/selected_row_reg[1]/Q
                         net (fo=170, routed)         2.296     7.864    oled_keypad_inst/p_0_in[4]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.325     8.189 r  oled_keypad_inst/expression_buffer[6][7]_i_6/O
                         net (fo=14, routed)          1.786     9.975    oled_keypad_inst/expression_buffer[6][7]_i_6_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.328    10.303 f  oled_keypad_inst/expression_buffer[19][7]_i_3/O
                         net (fo=1, routed)           0.452    10.755    oled_keypad_inst/expression_buffer[19][7]_i_3_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.124    10.879 r  oled_keypad_inst/expression_buffer[19][7]_i_1/O
                         net (fo=8, routed)           0.943    11.822    oled_keypad_inst/expression_buffer[19][7]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[19][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.519    14.860    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[19][1]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y44          FDRE (Setup_fdre_C_CE)      -0.205    14.880    oled_keypad_inst/expression_buffer_reg[19][1]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 oled_keypad_inst/selected_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[19][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 1.196ns (17.924%)  route 5.476ns (82.076%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.628     5.149    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  oled_keypad_inst/selected_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.419     5.568 f  oled_keypad_inst/selected_row_reg[1]/Q
                         net (fo=170, routed)         2.296     7.864    oled_keypad_inst/p_0_in[4]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.325     8.189 r  oled_keypad_inst/expression_buffer[6][7]_i_6/O
                         net (fo=14, routed)          1.786     9.975    oled_keypad_inst/expression_buffer[6][7]_i_6_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.328    10.303 f  oled_keypad_inst/expression_buffer[19][7]_i_3/O
                         net (fo=1, routed)           0.452    10.755    oled_keypad_inst/expression_buffer[19][7]_i_3_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.124    10.879 r  oled_keypad_inst/expression_buffer[19][7]_i_1/O
                         net (fo=8, routed)           0.943    11.822    oled_keypad_inst/expression_buffer[19][7]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[19][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.519    14.860    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[19][3]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y44          FDRE (Setup_fdre_C_CE)      -0.205    14.880    oled_keypad_inst/expression_buffer_reg[19][3]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                  3.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 display_handler_inst/clk_6p25m/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_handler_inst/clk_6p25m/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.564     1.447    display_handler_inst/clk_6p25m/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  display_handler_inst/clk_6p25m/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    display_handler_inst/clk_6p25m/COUNT_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  display_handler_inst/clk_6p25m/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    display_handler_inst/clk_6p25m/COUNT_reg[8]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  display_handler_inst/clk_6p25m/COUNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    display_handler_inst/clk_6p25m/COUNT_reg[12]_i_1_n_7
    SLICE_X28Y50         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.832     1.959    display_handler_inst/clk_6p25m/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    display_handler_inst/clk_6p25m/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 welcome_mode_module_inst/welcome_drawer_vga_inst/mode_target_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_main_mode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.559     1.442    welcome_mode_module_inst/welcome_drawer_vga_inst/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  welcome_mode_module_inst/welcome_drawer_vga_inst/mode_target_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  welcome_mode_module_inst/welcome_drawer_vga_inst/mode_target_reg[1]/Q
                         net (fo=2, routed)           0.065     1.648    welcome_mode_module_inst/welcome_drawer_vga_inst/welcome_mode_target[1]
    SLICE_X8Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.693 r  welcome_mode_module_inst/welcome_drawer_vga_inst/current_main_mode[1]_i_1/O
                         net (fo=2, routed)           0.000     1.693    welcome_mode_module_inst_n_2
    SLICE_X8Y31          FDCE                                         r  current_main_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X8Y31          FDCE                                         r  current_main_mode_reg[1]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X8Y31          FDCE (Hold_fdce_C_D)         0.121     1.576    current_main_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 display_handler_inst/clk_6p25m/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_handler_inst/clk_6p25m/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.564     1.447    display_handler_inst/clk_6p25m/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  display_handler_inst/clk_6p25m/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    display_handler_inst/clk_6p25m/COUNT_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  display_handler_inst/clk_6p25m/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    display_handler_inst/clk_6p25m/COUNT_reg[8]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  display_handler_inst/clk_6p25m/COUNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    display_handler_inst/clk_6p25m/COUNT_reg[12]_i_1_n_5
    SLICE_X28Y50         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.832     1.959    display_handler_inst/clk_6p25m/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[14]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    display_handler_inst/clk_6p25m/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 oled_keypad_inst/s2_char_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.096%)  route 0.245ns (59.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.566     1.449    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X12Y46         FDRE                                         r  oled_keypad_inst/s2_char_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  oled_keypad_inst/s2_char_code_reg[4]/Q
                         net (fo=1, routed)           0.245     1.858    oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y18         RAMB18E1                                     r  oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.879     2.007    oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.712    oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 display_handler_inst/clk_6p25m/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_handler_inst/clk_6p25m/COUNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.564     1.447    display_handler_inst/clk_6p25m/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  display_handler_inst/clk_6p25m/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    display_handler_inst/clk_6p25m/COUNT_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  display_handler_inst/clk_6p25m/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    display_handler_inst/clk_6p25m/COUNT_reg[8]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  display_handler_inst/clk_6p25m/COUNT_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    display_handler_inst/clk_6p25m/COUNT_reg[12]_i_1_n_6
    SLICE_X28Y50         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.832     1.959    display_handler_inst/clk_6p25m/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[13]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    display_handler_inst/clk_6p25m/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 display_handler_inst/clk_6p25m/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_handler_inst/clk_6p25m/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.564     1.447    display_handler_inst/clk_6p25m/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  display_handler_inst/clk_6p25m/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    display_handler_inst/clk_6p25m/COUNT_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  display_handler_inst/clk_6p25m/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    display_handler_inst/clk_6p25m/COUNT_reg[8]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  display_handler_inst/clk_6p25m/COUNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.971    display_handler_inst/clk_6p25m/COUNT_reg[12]_i_1_n_4
    SLICE_X28Y50         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.832     1.959    display_handler_inst/clk_6p25m/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[15]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    display_handler_inst/clk_6p25m/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 display_handler_inst/clk_6p25m/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_handler_inst/clk_6p25m/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.564     1.447    display_handler_inst/clk_6p25m/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  display_handler_inst/clk_6p25m/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    display_handler_inst/clk_6p25m/COUNT_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  display_handler_inst/clk_6p25m/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    display_handler_inst/clk_6p25m/COUNT_reg[8]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  display_handler_inst/clk_6p25m/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.920    display_handler_inst/clk_6p25m/COUNT_reg[12]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  display_handler_inst/clk_6p25m/COUNT_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.974    display_handler_inst/clk_6p25m/COUNT_reg[16]_i_1_n_7
    SLICE_X28Y51         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.832     1.959    display_handler_inst/clk_6p25m/clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    display_handler_inst/clk_6p25m/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 welcome_mode_module_inst/welcome_drawer_vga_inst/mode_req_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_main_mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.559     1.442    welcome_mode_module_inst/welcome_drawer_vga_inst/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  welcome_mode_module_inst/welcome_drawer_vga_inst/mode_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  welcome_mode_module_inst/welcome_drawer_vga_inst/mode_req_reg/Q
                         net (fo=4, routed)           0.109     1.692    welcome_mode_module_inst/welcome_drawer_vga_inst/welcome_mode_ack_reg
    SLICE_X8Y31          LUT5 (Prop_lut5_I3_O)        0.045     1.737 r  welcome_mode_module_inst/welcome_drawer_vga_inst/current_main_mode[0]_i_1/O
                         net (fo=2, routed)           0.000     1.737    welcome_mode_module_inst_n_3
    SLICE_X8Y31          FDCE                                         r  current_main_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X8Y31          FDCE                                         r  current_main_mode_reg[0]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X8Y31          FDCE (Hold_fdce_C_D)         0.120     1.575    current_main_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 display_handler_inst/clk_6p25m/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_handler_inst/clk_6p25m/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.564     1.447    display_handler_inst/clk_6p25m/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  display_handler_inst/clk_6p25m/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    display_handler_inst/clk_6p25m/COUNT_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  display_handler_inst/clk_6p25m/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    display_handler_inst/clk_6p25m/COUNT_reg[8]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  display_handler_inst/clk_6p25m/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.920    display_handler_inst/clk_6p25m/COUNT_reg[12]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  display_handler_inst/clk_6p25m/COUNT_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.985    display_handler_inst/clk_6p25m/COUNT_reg[16]_i_1_n_5
    SLICE_X28Y51         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.832     1.959    display_handler_inst/clk_6p25m/clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[18]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    display_handler_inst/clk_6p25m/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 oled_keypad_inst/in_cursor_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/oled_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.765%)  route 0.114ns (35.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.566     1.449    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  oled_keypad_inst/in_cursor_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  oled_keypad_inst/in_cursor_reg_reg/Q
                         net (fo=1, routed)           0.114     1.727    oled_keypad_inst/in_cursor_reg
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.045     1.772 r  oled_keypad_inst/oled_data[15]_i_1/O
                         net (fo=1, routed)           0.000     1.772    oled_keypad_inst/oled_data[15]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  oled_keypad_inst/oled_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.836     1.963    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X8Y46          FDRE                                         r  oled_keypad_inst/oled_data_reg[15]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X8Y46          FDRE (Hold_fdre_C_D)         0.121     1.606    oled_keypad_inst/oled_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18   oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18   oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y23    button_debouncer_array_inst/debouncer_inst_0/btn_ff_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y30    button_debouncer_array_inst/debouncer_inst_0/btn_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y23    button_debouncer_array_inst/debouncer_inst_0/btn_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y30    button_debouncer_array_inst/debouncer_inst_1/count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y33    button_debouncer_array_inst/debouncer_inst_2/btn_ff_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y36   oled_keypad_inst/expression_buffer_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y36   oled_keypad_inst/expression_buffer_reg[1][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y36   oled_keypad_inst/expression_buffer_reg[1][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y36   oled_keypad_inst/expression_buffer_reg[1][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y38   oled_keypad_inst/expression_buffer_reg[8][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y38   oled_keypad_inst/expression_buffer_reg[8][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y38   oled_keypad_inst/expression_buffer_reg[8][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y38    oled_keypad_inst/expression_buffer_reg[9][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y38   oled_keypad_inst/expression_buffer_reg[9][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y38    oled_keypad_inst/expression_buffer_reg[9][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y23    button_debouncer_array_inst/debouncer_inst_0/btn_ff_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y23    button_debouncer_array_inst/debouncer_inst_0/btn_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    button_debouncer_array_inst/debouncer_inst_2/btn_ff_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    button_debouncer_array_inst/debouncer_inst_2/btn_ff_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    button_debouncer_array_inst/debouncer_inst_2/btn_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    button_debouncer_array_inst/debouncer_inst_2/btn_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    button_debouncer_array_inst/debouncer_inst_2/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    button_debouncer_array_inst/debouncer_inst_2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33    button_debouncer_array_inst/debouncer_inst_3/count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33    button_debouncer_array_inst/debouncer_inst_3/count_reg[9]/C



