// Seed: 4025194463
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input tri id_2
);
  logic [7:0][1] id_4, id_5 = id_4 & -1;
  always_latch begin : LABEL_0
    if (1'b0) begin : LABEL_1
      time id_6;
    end else begin : LABEL_2
      if ("") id_4 = -1;
      id_4 = -1'b0;
    end
  end
  assign id_4 = ~&id_4;
  assign id_5 = id_2;
  task id_7;
    if (-1'b0) id_5 <= -1;
  endtask
  wire id_8;
  wire id_9;
endmodule
module module_1 #(
    parameter id_1  = 32'd77,
    parameter id_11 = 32'd40,
    parameter id_21 = 32'd45,
    parameter id_23 = 32'd81,
    parameter id_7  = 32'd61
) (
    output supply1 id_0,
    input wor _id_1,
    output tri id_2,
    input wor id_3,
    output tri0 id_4,
    output supply0 id_5,
    output wand id_6,
    input wire void _id_7,
    input supply0 id_8,
    output tri0 id_9,
    input wire id_10,
    output supply1 _id_11
    , _id_23,
    output tri1 id_12,
    input tri0 id_13,
    output wand id_14,
    input tri id_15,
    input wor id_16,
    output uwire id_17[1 : id_11],
    input tri0 id_18,
    output tri id_19,
    output tri id_20,
    input tri0 _id_21
);
  logic id_24;
  wire [id_21 : id_23] id_25, id_26;
  if (1)
    logic id_27 = (!id_16#(
        .id_1(1),
        .id_3(1 - -1'b0)
    ));
  module_0 modCall_1 (
      id_16,
      id_18,
      id_10
  );
  assign modCall_1.id_1 = 0;
  wire id_28;
  wire id_29;
  assign id_27[id_7==id_1] = -1;
  assign id_0 = id_25;
  wire id_30, id_31;
endmodule
