

================================================================
== Vivado HLS Report for 'Conv'
================================================================
* Date:           Wed Dec  6 13:43:50 2023

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        Conv_no_opt_HLS
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.334|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1172|  1172|  1172|  1172|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- L1_Image_Matrix       |    15|    15|         5|          -|          -|     3|    no    |
        | + L2_Image_Matrix      |     3|     3|         1|          -|          -|     3|    no    |
        |- L1_Kernal_Matrix      |    15|    15|         5|          -|          -|     3|    no    |
        | + L2_Kernal_Matrix     |     3|     3|         1|          -|          -|     3|    no    |
        |- memset_padded_image   |    29|    29|         6|          -|          -|     5|    no    |
        | + memset_padded_image  |     4|     4|         1|          -|          -|     5|    no    |
        |- Loop 4                |    24|    24|         8|          -|          -|     3|    no    |
        | + Loop 4.1             |     6|     6|         2|          -|          -|     3|    no    |
        |- C1                    |  1050|  1050|       350|          -|          -|     3|    no    |
        | + C2                   |   348|   348|       116|          -|          -|     3|    no    |
        |  ++ C3                 |   114|   114|        38|          -|          -|     3|    no    |
        |   +++ C4               |    36|    36|        12|          -|          -|     3|    no    |
        |- output_loop_1         |    33|    33|        11|          -|          -|     3|    no    |
        | + output_loop_2        |     9|     9|         3|          -|          -|     3|    no    |
        +------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    598|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     14|     744|    984|    -|
|Memory           |        2|      -|     384|     27|    -|
|Multiplexer      |        -|      -|       -|    488|    -|
|Register         |        -|      -|     736|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     14|    1864|   2097|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      3|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |                Instance                |                Module               | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |Conv_dadd_64ns_64ns_64_5_full_dsp_1_U1  |Conv_dadd_64ns_64ns_64_5_full_dsp_1  |        0|      3|  445|  781|
    |Conv_dmul_64ns_64ns_64_5_max_dsp_1_U2   |Conv_dmul_64ns_64ns_64_5_max_dsp_1   |        0|     11|  299|  203|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |Total                                   |                                     |        0|     14|  744|  984|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+-------------------+---------+-----+----+------+-----+------+-------------+
    |     Memory     |       Module      | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------+---------+-----+----+------+-----+------+-------------+
    |input_mat_U     |Conv_input_mat     |        0|  128|   9|     9|   64|     1|          576|
    |kernal_mat_U    |Conv_input_mat     |        0|  128|   9|     9|   64|     1|          576|
    |empty_U         |Conv_input_mat     |        0|  128|   9|     9|   64|     1|          576|
    |padded_image_U  |Conv_padded_image  |        2|    0|   0|    25|   64|     1|         1600|
    +----------------+-------------------+---------+-----+----+------+-----+------+-------------+
    |Total           |                   |        2|  384|  27|    52|  256|     4|         3328|
    +----------------+-------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_412_p2                       |     +    |      0|  0|   9|           2|           1|
    |i_6_fu_472_p2                       |     +    |      0|  0|   9|           2|           1|
    |i_7_fu_592_p2                       |     +    |      0|  0|   9|           2|           1|
    |i_8_fu_691_p2                       |     +    |      0|  0|   9|           2|           1|
    |i_9_fu_869_p2                       |     +    |      0|  0|   9|           2|           1|
    |indvarinc1_fu_554_p2                |     +    |      0|  0|  11|           3|           1|
    |indvarinc_fu_526_p2                 |     +    |      0|  0|  11|           3|           1|
    |j_5_fu_446_p2                       |     +    |      0|  0|   9|           2|           1|
    |j_6_fu_506_p2                       |     +    |      0|  0|   9|           2|           1|
    |j_7_fu_648_p2                       |     +    |      0|  0|   9|           2|           1|
    |j_8_fu_909_p2                       |     +    |      0|  0|   9|           2|           1|
    |j_9_fu_729_p2                       |     +    |      0|  0|   9|           2|           1|
    |m_1_fu_759_p2                       |     +    |      0|  0|   9|           2|           1|
    |n_1_fu_824_p2                       |     +    |      0|  0|   9|           2|           1|
    |p_sum1_fu_739_p2                    |     +    |      0|  0|  15|           5|           5|
    |p_sum_fu_919_p2                     |     +    |      0|  0|  15|           5|           5|
    |tmp_11_fu_564_p2                    |     +    |      0|  0|  15|           6|           6|
    |tmp_12_fu_516_p2                    |     +    |      0|  0|  15|           5|           5|
    |tmp_20_fu_765_p2                    |     +    |      0|  0|  11|           3|           3|
    |tmp_24_fu_830_p2                    |     +    |      0|  0|  11|           3|           3|
    |tmp_25_fu_636_p2                    |     +    |      0|  0|  15|           5|           5|
    |tmp_26_fu_658_p2                    |     +    |      0|  0|  15|           5|           5|
    |tmp_31_fu_672_p2                    |     +    |      0|  0|  15|           5|           5|
    |tmp_33_fu_786_p2                    |     +    |      0|  0|  15|           6|           6|
    |tmp_36_fu_839_p2                    |     +    |      0|  0|  15|           6|           6|
    |tmp_37_fu_853_p2                    |     +    |      0|  0|  15|           5|           5|
    |tmp_6_fu_456_p2                     |     +    |      0|  0|  15|           5|           5|
    |tmp_7_fu_548_p2                     |     +    |      0|  0|  15|           6|           6|
    |tmp_10_fu_713_p2                    |     -    |      0|  0|  15|           5|           5|
    |tmp_14_fu_891_p2                    |     -    |      0|  0|  15|           5|           5|
    |tmp_1_fu_434_p2                     |     -    |      0|  0|  15|           5|           5|
    |tmp_21_fu_614_p2                    |     -    |      0|  0|  15|           5|           5|
    |tmp_35_fu_808_p2                    |     -    |      0|  0|  15|           5|           5|
    |tmp_5_fu_494_p2                     |     -    |      0|  0|  15|           5|           5|
    |ap_block_state3                     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5                     |    and   |      0|  0|   2|           1|           1|
    |data_in_V_data_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |data_in_V_data_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |data_out_V_data_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |data_out_V_data_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |data_out_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |data_out_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |tmp_last_V_fu_935_p2                |    and   |      0|  0|   2|           1|           1|
    |data_in_V_data_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |data_out_V_data_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |data_out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |exitcond10_fu_753_p2                |   icmp   |      0|  0|   8|           2|           2|
    |exitcond11_fu_818_p2                |   icmp   |      0|  0|   8|           2|           2|
    |exitcond1_fu_406_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_466_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_440_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond4_fu_500_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond5_fu_586_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond6_fu_685_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond7_fu_642_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond8_fu_863_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond9_fu_723_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_903_p2                  |   icmp   |      0|  0|   8|           2|           2|
    |tmp_15_fu_897_p2                    |   icmp   |      0|  0|   9|           2|           3|
    |tmp_19_fu_929_p2                    |   icmp   |      0|  0|   9|           2|           3|
    |tmp_2_fu_580_p2                     |   icmp   |      0|  0|   9|           3|           4|
    |tmp_8_fu_574_p2                     |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_state26                    |    or    |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 598|         180|         165|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  137|         30|    1|         30|
    |data_in_TDATA_blk_n           |    9|          2|    1|          2|
    |data_in_V_data_0_data_out     |    9|          2|   64|        128|
    |data_in_V_data_0_state        |   15|          3|    2|          6|
    |data_in_V_last_V_0_state      |   15|          3|    2|          6|
    |data_out_TDATA_blk_n          |    9|          2|    1|          2|
    |data_out_V_data_1_data_out    |    9|          2|   64|        128|
    |data_out_V_data_1_state       |   15|          3|    2|          6|
    |data_out_V_last_V_1_data_out  |    9|          2|    1|          2|
    |data_out_V_last_V_1_state     |   15|          3|    2|          6|
    |empty_address0                |   21|          4|    4|         16|
    |empty_d0                      |   15|          3|   64|        192|
    |i_1_reg_233                   |    9|          2|    2|          4|
    |i_2_reg_278                   |    9|          2|    2|          4|
    |i_3_reg_300                   |    9|          2|    2|          4|
    |i_4_reg_368                   |    9|          2|    2|          4|
    |i_reg_211                     |    9|          2|    2|          4|
    |input_mat_address0            |   15|          3|    4|         12|
    |invdar1_reg_267               |    9|          2|    3|          6|
    |invdar_reg_255                |    9|          2|    3|          6|
    |j_1_reg_244                   |    9|          2|    2|          4|
    |j_2_reg_289                   |    9|          2|    2|          4|
    |j_3_reg_311                   |    9|          2|    2|          4|
    |j_4_reg_379                   |    9|          2|    2|          4|
    |j_reg_222                     |    9|          2|    2|          4|
    |kernal_mat_address0           |   15|          3|    4|         12|
    |m_reg_334                     |    9|          2|    2|          4|
    |n_reg_357                     |    9|          2|    2|          4|
    |padded_image_address0         |   21|          4|    5|         20|
    |padded_image_d0               |   15|          3|   64|        192|
    |tmp_17_reg_322                |    9|          2|   64|        128|
    |tmp_23_reg_345                |    9|          2|   64|        128|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  488|        104|  443|       1076|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  29|   0|   29|          0|
    |data_in_V_data_0_payload_A     |  64|   0|   64|          0|
    |data_in_V_data_0_payload_B     |  64|   0|   64|          0|
    |data_in_V_data_0_sel_rd        |   1|   0|    1|          0|
    |data_in_V_data_0_sel_wr        |   1|   0|    1|          0|
    |data_in_V_data_0_state         |   2|   0|    2|          0|
    |data_in_V_last_V_0_state       |   2|   0|    2|          0|
    |data_out_V_data_1_payload_A    |  64|   0|   64|          0|
    |data_out_V_data_1_payload_B    |  64|   0|   64|          0|
    |data_out_V_data_1_sel_rd       |   1|   0|    1|          0|
    |data_out_V_data_1_sel_wr       |   1|   0|    1|          0|
    |data_out_V_data_1_state        |   2|   0|    2|          0|
    |data_out_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |data_out_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |data_out_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |data_out_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |data_out_V_last_V_1_state      |   2|   0|    2|          0|
    |i_1_reg_233                    |   2|   0|    2|          0|
    |i_2_reg_278                    |   2|   0|    2|          0|
    |i_3_cast_reg_1039              |   2|   0|    3|          1|
    |i_3_reg_300                    |   2|   0|    2|          0|
    |i_4_reg_368                    |   2|   0|    2|          0|
    |i_5_reg_943                    |   2|   0|    2|          0|
    |i_6_reg_964                    |   2|   0|    2|          0|
    |i_7_reg_1006                   |   2|   0|    2|          0|
    |i_8_reg_1047                   |   2|   0|    2|          0|
    |i_9_reg_1134                   |   2|   0|    2|          0|
    |i_reg_211                      |   2|   0|    2|          0|
    |indvarinc_reg_982              |   3|   0|    3|          0|
    |invdar1_reg_267                |   3|   0|    3|          0|
    |invdar_reg_255                 |   3|   0|    3|          0|
    |j_1_reg_244                    |   2|   0|    2|          0|
    |j_2_reg_289                    |   2|   0|    2|          0|
    |j_3_cast_reg_1057              |   2|   0|    3|          1|
    |j_3_reg_311                    |   2|   0|    2|          0|
    |j_4_reg_379                    |   2|   0|    2|          0|
    |j_7_reg_1024                   |   2|   0|    2|          0|
    |j_8_reg_1152                   |   2|   0|    2|          0|
    |j_9_reg_1065                   |   2|   0|    2|          0|
    |j_reg_222                      |   2|   0|    2|          0|
    |kernal_mat_load_reg_1116       |  64|   0|   64|          0|
    |m_1_reg_1078                   |   2|   0|    2|          0|
    |m_reg_334                      |   2|   0|    2|          0|
    |n_1_reg_1096                   |   2|   0|    2|          0|
    |n_reg_357                      |   2|   0|    2|          0|
    |p_addr_reg_1070                |   4|   0|    4|          0|
    |padded_image_load_reg_1111     |  64|   0|   64|          0|
    |tmp_10_reg_1052                |   5|   0|    5|          0|
    |tmp_14_reg_1139                |   5|   0|    5|          0|
    |tmp_15_reg_1144                |   1|   0|    1|          0|
    |tmp_17_reg_322                 |  64|   0|   64|          0|
    |tmp_1_reg_948                  |   5|   0|    5|          0|
    |tmp_21_reg_1011                |   5|   0|    5|          0|
    |tmp_23_reg_345                 |  64|   0|   64|          0|
    |tmp_25_reg_1016                |   5|   0|    5|          0|
    |tmp_27_reg_1121                |  64|   0|   64|          0|
    |tmp_31_reg_1034                |   5|   0|    5|          0|
    |tmp_33_reg_1083                |   6|   0|    6|          0|
    |tmp_35_reg_1088                |   5|   0|    5|          0|
    |tmp_5_reg_969                  |   5|   0|    5|          0|
    |tmp_7_reg_987                  |   6|   0|    6|          0|
    |tmp_last_V_reg_1162            |   1|   0|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 736|   0|  738|          2|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------+-----+-----+--------------+-------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_none |        Conv       | return value |
|ap_rst_n         |  in |    1| ap_ctrl_none |        Conv       | return value |
|data_in_TDATA    |  in |   64|     axis     |   data_in_V_data  |    pointer   |
|data_in_TVALID   |  in |    1|     axis     |  data_in_V_last_V |    pointer   |
|data_in_TREADY   | out |    1|     axis     |  data_in_V_last_V |    pointer   |
|data_in_TLAST    |  in |    1|     axis     |  data_in_V_last_V |    pointer   |
|data_out_TDATA   | out |   64|     axis     |  data_out_V_data  |    pointer   |
|data_out_TREADY  |  in |    1|     axis     |  data_out_V_data  |    pointer   |
|data_out_TVALID  | out |    1|     axis     | data_out_V_last_V |    pointer   |
|data_out_TLAST   | out |    1|     axis     | data_out_V_last_V |    pointer   |
+-----------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	3  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	6  / (exitcond2)
5 --> 
	5  / (!exitcond4)
	4  / (exitcond4)
6 --> 
	7  / true
7 --> 
	7  / (!tmp_8)
	6  / (tmp_8 & !tmp_2)
	8  / (tmp_8 & tmp_2)
8 --> 
	9  / (!exitcond5)
	11  / (exitcond5)
9 --> 
	10  / (!exitcond7)
	8  / (exitcond7)
10 --> 
	9  / true
11 --> 
	12  / (!exitcond6)
	26  / (exitcond6)
12 --> 
	13  / (!exitcond9)
	11  / (exitcond9)
13 --> 
	14  / (!exitcond10)
	12  / (exitcond10)
14 --> 
	15  / (!exitcond11)
	13  / (exitcond11)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	14  / true
26 --> 
	27  / (!exitcond8)
27 --> 
	28  / (!exitcond)
	26  / (exitcond)
28 --> 
	29  / true
29 --> 
	27  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double* %data_in_V_data), !map !27"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_in_V_last_V), !map !33"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double* %data_out_V_data), !map !37"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out_V_last_V), !map !41"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Conv_str) nounwind"   --->   Operation 34 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%input_mat = alloca [9 x double], align 8" [Conv_no_opt.cpp:11]   --->   Operation 35 'alloca' 'input_mat' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%kernal_mat = alloca [9 x double], align 8" [Conv_no_opt.cpp:12]   --->   Operation 36 'alloca' 'kernal_mat' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_1 : Operation 37 [1/1] (1.35ns)   --->   "%padded_image = alloca [25 x double], align 8" [Conv_no_opt.cpp:40]   --->   Operation 37 'alloca' 'padded_image' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv_no_opt.cpp:5]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double* %data_in_V_data, i1* %data_in_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv_no_opt.cpp:6]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double* %data_out_V_data, i1* %data_out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv_no_opt.cpp:7]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%empty = alloca [9 x double], align 16" [Conv_no_opt.cpp:18]   --->   Operation 41 'alloca' 'empty' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_1 : Operation 42 [1/1] (0.75ns)   --->   "br label %1" [Conv_no_opt.cpp:26]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.86>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_5, %5 ]"   --->   Operation 43 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.51ns)   --->   "%exitcond1 = icmp eq i2 %i, -1" [Conv_no_opt.cpp:26]   --->   Operation 44 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 45 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.62ns)   --->   "%i_5 = add i2 %i, 1" [Conv_no_opt.cpp:26]   --->   Operation 46 'add' 'i_5' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader34.preheader, label %2" [Conv_no_opt.cpp:26]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind" [Conv_no_opt.cpp:26]   --->   Operation 48 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4)" [Conv_no_opt.cpp:26]   --->   Operation 49 'specregionbegin' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %i to i5" [Conv_no_opt.cpp:26]   --->   Operation 50 'zext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [Conv_no_opt.cpp:26]   --->   Operation 51 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %tmp_s to i5" [Conv_no_opt.cpp:29]   --->   Operation 52 'zext' 'p_shl2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.86ns)   --->   "%tmp_1 = sub i5 %p_shl2_cast, %tmp_cast" [Conv_no_opt.cpp:29]   --->   Operation 53 'sub' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.75ns)   --->   "br label %3" [Conv_no_opt.cpp:27]   --->   Operation 54 'br' <Predicate = (!exitcond1)> <Delay = 0.75>
ST_2 : Operation 55 [1/1] (0.75ns)   --->   "br label %.preheader34" [Conv_no_opt.cpp:33]   --->   Operation 55 'br' <Predicate = (exitcond1)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%j = phi i2 [ 0, %2 ], [ %j_5, %4 ]"   --->   Operation 56 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.51ns)   --->   "%exitcond3 = icmp eq i2 %j, -1" [Conv_no_opt.cpp:27]   --->   Operation 57 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 58 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.62ns)   --->   "%j_5 = add i2 %j, 1" [Conv_no_opt.cpp:27]   --->   Operation 59 'add' 'j_5' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %5, label %4" [Conv_no_opt.cpp:27]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str5) nounwind" [Conv_no_opt.cpp:27]   --->   Operation 61 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_12 = call { double, i1 } @_ssdm_op_Read.axis.volatile.doubleP.i1P(double* %data_in_V_data, i1* %data_in_V_last_V)" [Conv_no_opt.cpp:28]   --->   Operation 62 'read' 'empty_12' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue { double, i1 } %empty_12, 0" [Conv_no_opt.cpp:28]   --->   Operation 63 'extractvalue' 'tmp_data' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i2 %j to i5" [Conv_no_opt.cpp:29]   --->   Operation 64 'zext' 'tmp_4_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.87ns)   --->   "%tmp_6 = add i5 %tmp_1, %tmp_4_cast" [Conv_no_opt.cpp:29]   --->   Operation 65 'add' 'tmp_6' <Predicate = (!exitcond3)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_35_cast = sext i5 %tmp_6 to i64" [Conv_no_opt.cpp:29]   --->   Operation 66 'sext' 'tmp_35_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%input_mat_addr = getelementptr [9 x double]* %input_mat, i64 0, i64 %tmp_35_cast" [Conv_no_opt.cpp:29]   --->   Operation 67 'getelementptr' 'input_mat_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.79ns)   --->   "store double %tmp_data, double* %input_mat_addr, align 8" [Conv_no_opt.cpp:29]   --->   Operation 68 'store' <Predicate = (!exitcond3)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %3" [Conv_no_opt.cpp:27]   --->   Operation 69 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_9)" [Conv_no_opt.cpp:29]   --->   Operation 70 'specregionend' 'empty_13' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %1" [Conv_no_opt.cpp:26]   --->   Operation 71 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.86>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%i_1 = phi i2 [ %i_6, %9 ], [ 0, %.preheader34.preheader ]"   --->   Operation 72 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.51ns)   --->   "%exitcond2 = icmp eq i2 %i_1, -1" [Conv_no_opt.cpp:33]   --->   Operation 73 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 74 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.62ns)   --->   "%i_6 = add i2 %i_1, 1" [Conv_no_opt.cpp:33]   --->   Operation 75 'add' 'i_6' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %meminst.preheader, label %6" [Conv_no_opt.cpp:33]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str6) nounwind" [Conv_no_opt.cpp:33]   --->   Operation 77 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str6)" [Conv_no_opt.cpp:33]   --->   Operation 78 'specregionbegin' 'tmp_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i2 %i_1 to i5" [Conv_no_opt.cpp:33]   --->   Operation 79 'zext' 'tmp_1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_1, i2 0)" [Conv_no_opt.cpp:33]   --->   Operation 80 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %tmp_4 to i5" [Conv_no_opt.cpp:36]   --->   Operation 81 'zext' 'p_shl3_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.86ns)   --->   "%tmp_5 = sub i5 %p_shl3_cast, %tmp_1_cast" [Conv_no_opt.cpp:36]   --->   Operation 82 'sub' 'tmp_5' <Predicate = (!exitcond2)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.75ns)   --->   "br label %7" [Conv_no_opt.cpp:34]   --->   Operation 83 'br' <Predicate = (!exitcond2)> <Delay = 0.75>
ST_4 : Operation 84 [1/1] (0.75ns)   --->   "br label %meminst" [Conv_no_opt.cpp:40]   --->   Operation 84 'br' <Predicate = (exitcond2)> <Delay = 0.75>

State 5 <SV = 3> <Delay = 1.66>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%j_1 = phi i2 [ 0, %6 ], [ %j_6, %8 ]"   --->   Operation 85 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.51ns)   --->   "%exitcond4 = icmp eq i2 %j_1, -1" [Conv_no_opt.cpp:34]   --->   Operation 86 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 87 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.62ns)   --->   "%j_6 = add i2 %j_1, 1" [Conv_no_opt.cpp:34]   --->   Operation 88 'add' 'j_6' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %9, label %8" [Conv_no_opt.cpp:34]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str7) nounwind" [Conv_no_opt.cpp:34]   --->   Operation 90 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%empty_16 = call { double, i1 } @_ssdm_op_Read.axis.volatile.doubleP.i1P(double* %data_in_V_data, i1* %data_in_V_last_V)" [Conv_no_opt.cpp:35]   --->   Operation 91 'read' 'empty_16' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_data_1 = extractvalue { double, i1 } %empty_16, 0" [Conv_no_opt.cpp:35]   --->   Operation 92 'extractvalue' 'tmp_data_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_cast_17 = zext i2 %j_1 to i5" [Conv_no_opt.cpp:36]   --->   Operation 93 'zext' 'tmp_cast_17' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.87ns)   --->   "%tmp_12 = add i5 %tmp_5, %tmp_cast_17" [Conv_no_opt.cpp:36]   --->   Operation 94 'add' 'tmp_12' <Predicate = (!exitcond4)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_39_cast = sext i5 %tmp_12 to i64" [Conv_no_opt.cpp:36]   --->   Operation 95 'sext' 'tmp_39_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%kernal_mat_addr = getelementptr [9 x double]* %kernal_mat, i64 0, i64 %tmp_39_cast" [Conv_no_opt.cpp:36]   --->   Operation 96 'getelementptr' 'kernal_mat_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.79ns)   --->   "store double %tmp_data_1, double* %kernal_mat_addr, align 8" [Conv_no_opt.cpp:36]   --->   Operation 97 'store' <Predicate = (!exitcond4)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "br label %7" [Conv_no_opt.cpp:34]   --->   Operation 98 'br' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str6, i32 %tmp_3)" [Conv_no_opt.cpp:36]   --->   Operation 99 'specregionend' 'empty_18' <Predicate = (exitcond4)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader34" [Conv_no_opt.cpp:33]   --->   Operation 100 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.87>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%invdar = phi i3 [ %indvarinc, %meminst35 ], [ 0, %meminst.preheader ]" [Conv_no_opt.cpp:40]   --->   Operation 101 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.74ns)   --->   "%indvarinc = add i3 %invdar, 1" [Conv_no_opt.cpp:40]   --->   Operation 102 'add' 'indvarinc' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i3 %invdar to i6" [Conv_no_opt.cpp:40]   --->   Operation 103 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %invdar, i2 0)" [Conv_no_opt.cpp:40]   --->   Operation 104 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i5 %tmp to i6" [Conv_no_opt.cpp:40]   --->   Operation 105 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.87ns)   --->   "%tmp_7 = add i6 %p_shl4_cast, %tmp_6_cast" [Conv_no_opt.cpp:40]   --->   Operation 106 'add' 'tmp_7' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 107 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.75ns)   --->   "br label %meminst36"   --->   Operation 108 'br' <Predicate = true> <Delay = 0.75>

State 7 <SV = 4> <Delay = 2.23>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%invdar1 = phi i3 [ 0, %meminst ], [ %indvarinc1, %meminst36 ]" [Conv_no_opt.cpp:40]   --->   Operation 109 'phi' 'invdar1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.74ns)   --->   "%indvarinc1 = add i3 %invdar1, 1" [Conv_no_opt.cpp:40]   --->   Operation 110 'add' 'indvarinc1' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i3 %invdar1 to i6" [Conv_no_opt.cpp:40]   --->   Operation 111 'zext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.88ns)   --->   "%tmp_11 = add i6 %tmp_7, %tmp_7_cast" [Conv_no_opt.cpp:40]   --->   Operation 112 'add' 'tmp_11' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i6 %tmp_11 to i64" [Conv_no_opt.cpp:40]   --->   Operation 113 'zext' 'tmp_38_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%padded_image_addr = getelementptr [25 x double]* %padded_image, i64 0, i64 %tmp_38_cast" [Conv_no_opt.cpp:40]   --->   Operation 114 'getelementptr' 'padded_image_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (1.35ns)   --->   "store double 0.000000e+00, double* %padded_image_addr, align 8" [Conv_no_opt.cpp:40]   --->   Operation 115 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_7 : Operation 116 [1/1] (0.69ns)   --->   "%tmp_8 = icmp eq i3 %invdar1, -4" [Conv_no_opt.cpp:40]   --->   Operation 116 'icmp' 'tmp_8' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_padded_image_s)"   --->   Operation 117 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 118 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %meminst35, label %meminst36" [Conv_no_opt.cpp:40]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.69ns)   --->   "%tmp_2 = icmp eq i3 %invdar, -4" [Conv_no_opt.cpp:40]   --->   Operation 120 'icmp' 'tmp_2' <Predicate = (tmp_8)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_padded_image_s)"   --->   Operation 121 'specloopname' <Predicate = (tmp_8)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.loopexit.preheader, label %meminst" [Conv_no_opt.cpp:40]   --->   Operation 122 'br' <Predicate = (tmp_8)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.75ns)   --->   "br label %.loopexit" [Conv_no_opt.cpp:41]   --->   Operation 123 'br' <Predicate = (tmp_8 & tmp_2)> <Delay = 0.75>

State 8 <SV = 5> <Delay = 1.49>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%i_2 = phi i2 [ %i_7, %.loopexit.loopexit ], [ 0, %.loopexit.preheader ]"   --->   Operation 124 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.51ns)   --->   "%exitcond5 = icmp eq i2 %i_2, -1" [Conv_no_opt.cpp:41]   --->   Operation 125 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 126 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.62ns)   --->   "%i_7 = add i2 %i_2, 1" [Conv_no_opt.cpp:43]   --->   Operation 127 'add' 'i_7' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader32.preheader, label %.preheader33.preheader" [Conv_no_opt.cpp:41]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i2 %i_2 to i5" [Conv_no_opt.cpp:43]   --->   Operation 129 'zext' 'tmp_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_13 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_2, i2 0)" [Conv_no_opt.cpp:43]   --->   Operation 130 'bitconcatenate' 'tmp_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i4 %tmp_13 to i5" [Conv_no_opt.cpp:43]   --->   Operation 131 'zext' 'p_shl6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.86ns)   --->   "%tmp_21 = sub i5 %p_shl6_cast, %tmp_3_cast" [Conv_no_opt.cpp:43]   --->   Operation 132 'sub' 'tmp_21' <Predicate = (!exitcond5)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i2 %i_7 to i5" [Conv_no_opt.cpp:43]   --->   Operation 133 'zext' 'tmp_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_22 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_7, i2 0)" [Conv_no_opt.cpp:43]   --->   Operation 134 'bitconcatenate' 'tmp_22' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i4 %tmp_22 to i5" [Conv_no_opt.cpp:43]   --->   Operation 135 'zext' 'p_shl5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.86ns)   --->   "%tmp_25 = add i5 %tmp_5_cast, %p_shl5_cast" [Conv_no_opt.cpp:43]   --->   Operation 136 'add' 'tmp_25' <Predicate = (!exitcond5)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.75ns)   --->   "br label %.preheader33" [Conv_no_opt.cpp:42]   --->   Operation 137 'br' <Predicate = (!exitcond5)> <Delay = 0.75>
ST_8 : Operation 138 [1/1] (0.75ns)   --->   "br label %.preheader32" [Conv_no_opt.cpp:47]   --->   Operation 138 'br' <Predicate = (exitcond5)> <Delay = 0.75>

State 9 <SV = 6> <Delay = 1.66>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%j_2 = phi i2 [ %j_7, %10 ], [ 0, %.preheader33.preheader ]"   --->   Operation 139 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.51ns)   --->   "%exitcond7 = icmp eq i2 %j_2, -1" [Conv_no_opt.cpp:42]   --->   Operation 140 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 141 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.62ns)   --->   "%j_7 = add i2 %j_2, 1" [Conv_no_opt.cpp:43]   --->   Operation 142 'add' 'j_7' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.loopexit.loopexit, label %10" [Conv_no_opt.cpp:42]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i2 %j_2 to i5" [Conv_no_opt.cpp:43]   --->   Operation 144 'zext' 'tmp_11_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.87ns)   --->   "%tmp_26 = add i5 %tmp_21, %tmp_11_cast" [Conv_no_opt.cpp:43]   --->   Operation 145 'add' 'tmp_26' <Predicate = (!exitcond7)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_44_cast = sext i5 %tmp_26 to i64" [Conv_no_opt.cpp:43]   --->   Operation 146 'sext' 'tmp_44_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%input_mat_addr_1 = getelementptr [9 x double]* %input_mat, i64 0, i64 %tmp_44_cast" [Conv_no_opt.cpp:43]   --->   Operation 147 'getelementptr' 'input_mat_addr_1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 148 [2/2] (0.79ns)   --->   "%input_mat_load = load double* %input_mat_addr_1, align 8" [Conv_no_opt.cpp:43]   --->   Operation 148 'load' 'input_mat_load' <Predicate = (!exitcond7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i2 %j_7 to i5" [Conv_no_opt.cpp:43]   --->   Operation 149 'zext' 'tmp_12_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.87ns)   --->   "%tmp_31 = add i5 %tmp_25, %tmp_12_cast" [Conv_no_opt.cpp:43]   --->   Operation 150 'add' 'tmp_31' <Predicate = (!exitcond7)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 151 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 2.14>
ST_10 : Operation 152 [1/2] (0.79ns)   --->   "%input_mat_load = load double* %input_mat_addr_1, align 8" [Conv_no_opt.cpp:43]   --->   Operation 152 'load' 'input_mat_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_45_cast = zext i5 %tmp_31 to i64" [Conv_no_opt.cpp:43]   --->   Operation 153 'zext' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%padded_image_addr_1 = getelementptr [25 x double]* %padded_image, i64 0, i64 %tmp_45_cast" [Conv_no_opt.cpp:43]   --->   Operation 154 'getelementptr' 'padded_image_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (1.35ns)   --->   "store double %input_mat_load, double* %padded_image_addr_1, align 8" [Conv_no_opt.cpp:43]   --->   Operation 155 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "br label %.preheader33" [Conv_no_opt.cpp:42]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.86>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%i_3 = phi i2 [ %i_8, %20 ], [ 0, %.preheader32.preheader ]"   --->   Operation 157 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%i_3_cast = zext i2 %i_3 to i3" [Conv_no_opt.cpp:47]   --->   Operation 158 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.51ns)   --->   "%exitcond6 = icmp eq i2 %i_3, -1" [Conv_no_opt.cpp:47]   --->   Operation 159 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 160 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.62ns)   --->   "%i_8 = add i2 %i_3, 1" [Conv_no_opt.cpp:47]   --->   Operation 161 'add' 'i_8' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader.preheader, label %11" [Conv_no_opt.cpp:47]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str8) nounwind" [Conv_no_opt.cpp:47]   --->   Operation 163 'specloopname' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str8)" [Conv_no_opt.cpp:47]   --->   Operation 164 'specregionbegin' 'tmp_16' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_9_cast7 = zext i2 %i_3 to i5" [Conv_no_opt.cpp:49]   --->   Operation 165 'zext' 'tmp_9_cast7' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_3, i2 0)" [Conv_no_opt.cpp:49]   --->   Operation 166 'bitconcatenate' 'p_shl' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %p_shl to i5" [Conv_no_opt.cpp:49]   --->   Operation 167 'zext' 'p_shl_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.86ns)   --->   "%tmp_10 = sub i5 %p_shl_cast, %tmp_9_cast7" [Conv_no_opt.cpp:49]   --->   Operation 168 'sub' 'tmp_10' <Predicate = (!exitcond6)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.75ns)   --->   "br label %12" [Conv_no_opt.cpp:48]   --->   Operation 169 'br' <Predicate = (!exitcond6)> <Delay = 0.75>
ST_11 : Operation 170 [1/1] (0.75ns)   --->   "br label %.preheader" [Conv_no_opt.cpp:55]   --->   Operation 170 'br' <Predicate = (exitcond6)> <Delay = 0.75>

State 12 <SV = 7> <Delay = 1.66>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%j_3 = phi i2 [ 0, %11 ], [ %j_9, %19 ]"   --->   Operation 171 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%j_3_cast = zext i2 %j_3 to i3" [Conv_no_opt.cpp:48]   --->   Operation 172 'zext' 'j_3_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.51ns)   --->   "%exitcond9 = icmp eq i2 %j_3, -1" [Conv_no_opt.cpp:48]   --->   Operation 173 'icmp' 'exitcond9' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 174 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.62ns)   --->   "%j_9 = add i2 %j_3, 1" [Conv_no_opt.cpp:48]   --->   Operation 175 'add' 'j_9' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %20, label %13" [Conv_no_opt.cpp:48]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str9) nounwind" [Conv_no_opt.cpp:48]   --->   Operation 177 'specloopname' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str9)" [Conv_no_opt.cpp:48]   --->   Operation 178 'specregionbegin' 'tmp_29' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i2 %j_3 to i5" [Conv_no_opt.cpp:49]   --->   Operation 179 'zext' 'tmp_16_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.87ns)   --->   "%p_sum1 = add i5 %tmp_10, %tmp_16_cast" [Conv_no_opt.cpp:49]   --->   Operation 180 'add' 'p_sum1' <Predicate = (!exitcond9)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%p_sum1_cast = sext i5 %p_sum1 to i64" [Conv_no_opt.cpp:49]   --->   Operation 181 'sext' 'p_sum1_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%p_addr = getelementptr inbounds [9 x double]* %empty, i64 0, i64 %p_sum1_cast" [Conv_no_opt.cpp:49]   --->   Operation 182 'getelementptr' 'p_addr' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.79ns)   --->   "store double 0.000000e+00, double* %p_addr, align 8" [Conv_no_opt.cpp:49]   --->   Operation 183 'store' <Predicate = (!exitcond9)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_12 : Operation 184 [1/1] (0.75ns)   --->   "br label %14" [Conv_no_opt.cpp:50]   --->   Operation 184 'br' <Predicate = (!exitcond9)> <Delay = 0.75>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str8, i32 %tmp_16)" [Conv_no_opt.cpp:52]   --->   Operation 185 'specregionend' 'empty_29' <Predicate = (exitcond9)> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "br label %.preheader32" [Conv_no_opt.cpp:47]   --->   Operation 186 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 1.50>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_17 = phi double [ 0.000000e+00, %13 ], [ %tmp_23, %18 ]" [Conv_no_opt.cpp:52]   --->   Operation 187 'phi' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%m = phi i2 [ 0, %13 ], [ %m_1, %18 ]"   --->   Operation 188 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%m_cast = zext i2 %m to i3" [Conv_no_opt.cpp:50]   --->   Operation 189 'zext' 'm_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.51ns)   --->   "%exitcond10 = icmp eq i2 %m, -1" [Conv_no_opt.cpp:50]   --->   Operation 190 'icmp' 'exitcond10' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 191 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.62ns)   --->   "%m_1 = add i2 %m, 1" [Conv_no_opt.cpp:50]   --->   Operation 192 'add' 'm_1' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %19, label %15" [Conv_no_opt.cpp:50]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str10) nounwind" [Conv_no_opt.cpp:50]   --->   Operation 194 'specloopname' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str10)" [Conv_no_opt.cpp:50]   --->   Operation 195 'specregionbegin' 'tmp_30' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.62ns)   --->   "%tmp_20 = add i3 %m_cast, %i_3_cast" [Conv_no_opt.cpp:52]   --->   Operation 196 'add' 'tmp_20' <Predicate = (!exitcond10)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i3 %tmp_20 to i6" [Conv_no_opt.cpp:52]   --->   Operation 197 'zext' 'tmp_21_cast' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_32 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_20, i2 0)" [Conv_no_opt.cpp:52]   --->   Operation 198 'bitconcatenate' 'tmp_32' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i5 %tmp_32 to i6" [Conv_no_opt.cpp:52]   --->   Operation 199 'zext' 'p_shl8_cast' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.87ns)   --->   "%tmp_33 = add i6 %tmp_21_cast, %p_shl8_cast" [Conv_no_opt.cpp:52]   --->   Operation 200 'add' 'tmp_33' <Predicate = (!exitcond10)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i2 %m to i5" [Conv_no_opt.cpp:50]   --->   Operation 201 'zext' 'tmp_22_cast' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_34 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %m, i2 0)" [Conv_no_opt.cpp:50]   --->   Operation 202 'bitconcatenate' 'tmp_34' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i4 %tmp_34 to i5" [Conv_no_opt.cpp:52]   --->   Operation 203 'zext' 'p_shl7_cast' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.86ns)   --->   "%tmp_35 = sub i5 %p_shl7_cast, %tmp_22_cast" [Conv_no_opt.cpp:52]   --->   Operation 204 'sub' 'tmp_35' <Predicate = (!exitcond10)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (0.75ns)   --->   "br label %16" [Conv_no_opt.cpp:51]   --->   Operation 205 'br' <Predicate = (!exitcond10)> <Delay = 0.75>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str9, i32 %tmp_29)" [Conv_no_opt.cpp:52]   --->   Operation 206 'specregionend' 'empty_28' <Predicate = (exitcond10)> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "br label %12" [Conv_no_opt.cpp:48]   --->   Operation 207 'br' <Predicate = (exitcond10)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 2.86>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_23 = phi double [ %tmp_17, %15 ], [ %tmp_28, %17 ]" [Conv_no_opt.cpp:52]   --->   Operation 208 'phi' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%n = phi i2 [ 0, %15 ], [ %n_1, %17 ]"   --->   Operation 209 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%n_cast = zext i2 %n to i3" [Conv_no_opt.cpp:51]   --->   Operation 210 'zext' 'n_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.51ns)   --->   "%exitcond11 = icmp eq i2 %n, -1" [Conv_no_opt.cpp:51]   --->   Operation 211 'icmp' 'exitcond11' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 212 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.62ns)   --->   "%n_1 = add i2 %n, 1" [Conv_no_opt.cpp:51]   --->   Operation 213 'add' 'n_1' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "br i1 %exitcond11, label %18, label %17" [Conv_no_opt.cpp:51]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (0.62ns)   --->   "%tmp_24 = add i3 %n_cast, %j_3_cast" [Conv_no_opt.cpp:52]   --->   Operation 215 'add' 'tmp_24' <Predicate = (!exitcond11)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i3 %tmp_24 to i6" [Conv_no_opt.cpp:52]   --->   Operation 216 'zext' 'tmp_25_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.88ns)   --->   "%tmp_36 = add i6 %tmp_33, %tmp_25_cast" [Conv_no_opt.cpp:52]   --->   Operation 217 'add' 'tmp_36' <Predicate = (!exitcond11)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_50_cast = zext i6 %tmp_36 to i64" [Conv_no_opt.cpp:52]   --->   Operation 218 'zext' 'tmp_50_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%padded_image_addr_2 = getelementptr [25 x double]* %padded_image, i64 0, i64 %tmp_50_cast" [Conv_no_opt.cpp:52]   --->   Operation 219 'getelementptr' 'padded_image_addr_2' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_14 : Operation 220 [2/2] (1.35ns)   --->   "%padded_image_load = load double* %padded_image_addr_2, align 8" [Conv_no_opt.cpp:52]   --->   Operation 220 'load' 'padded_image_load' <Predicate = (!exitcond11)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i2 %n to i5" [Conv_no_opt.cpp:52]   --->   Operation 221 'zext' 'tmp_26_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.87ns)   --->   "%tmp_37 = add i5 %tmp_35, %tmp_26_cast" [Conv_no_opt.cpp:52]   --->   Operation 222 'add' 'tmp_37' <Predicate = (!exitcond11)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_51_cast = sext i5 %tmp_37 to i64" [Conv_no_opt.cpp:52]   --->   Operation 223 'sext' 'tmp_51_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%kernal_mat_addr_1 = getelementptr [9 x double]* %kernal_mat, i64 0, i64 %tmp_51_cast" [Conv_no_opt.cpp:52]   --->   Operation 224 'getelementptr' 'kernal_mat_addr_1' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_14 : Operation 225 [2/2] (0.79ns)   --->   "%kernal_mat_load = load double* %kernal_mat_addr_1, align 8" [Conv_no_opt.cpp:52]   --->   Operation 225 'load' 'kernal_mat_load' <Predicate = (!exitcond11)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str10, i32 %tmp_30)" [Conv_no_opt.cpp:52]   --->   Operation 226 'specregionend' 'empty_27' <Predicate = (exitcond11)> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "br label %14" [Conv_no_opt.cpp:50]   --->   Operation 227 'br' <Predicate = (exitcond11)> <Delay = 0.00>

State 15 <SV = 10> <Delay = 1.35>
ST_15 : Operation 228 [1/2] (1.35ns)   --->   "%padded_image_load = load double* %padded_image_addr_2, align 8" [Conv_no_opt.cpp:52]   --->   Operation 228 'load' 'padded_image_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_15 : Operation 229 [1/2] (0.79ns)   --->   "%kernal_mat_load = load double* %kernal_mat_addr_1, align 8" [Conv_no_opt.cpp:52]   --->   Operation 229 'load' 'kernal_mat_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 16 <SV = 11> <Delay = 8.33>
ST_16 : Operation 230 [5/5] (8.33ns)   --->   "%tmp_27 = fmul double %padded_image_load, %kernal_mat_load" [Conv_no_opt.cpp:52]   --->   Operation 230 'dmul' 'tmp_27' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 12> <Delay = 8.33>
ST_17 : Operation 231 [4/5] (8.33ns)   --->   "%tmp_27 = fmul double %padded_image_load, %kernal_mat_load" [Conv_no_opt.cpp:52]   --->   Operation 231 'dmul' 'tmp_27' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 8.33>
ST_18 : Operation 232 [3/5] (8.33ns)   --->   "%tmp_27 = fmul double %padded_image_load, %kernal_mat_load" [Conv_no_opt.cpp:52]   --->   Operation 232 'dmul' 'tmp_27' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 8.33>
ST_19 : Operation 233 [2/5] (8.33ns)   --->   "%tmp_27 = fmul double %padded_image_load, %kernal_mat_load" [Conv_no_opt.cpp:52]   --->   Operation 233 'dmul' 'tmp_27' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 15> <Delay = 8.33>
ST_20 : Operation 234 [1/5] (8.33ns)   --->   "%tmp_27 = fmul double %padded_image_load, %kernal_mat_load" [Conv_no_opt.cpp:52]   --->   Operation 234 'dmul' 'tmp_27' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 6.91>
ST_21 : Operation 235 [5/5] (6.91ns)   --->   "%tmp_28 = fadd double %tmp_23, %tmp_27" [Conv_no_opt.cpp:52]   --->   Operation 235 'dadd' 'tmp_28' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 17> <Delay = 6.91>
ST_22 : Operation 236 [4/5] (6.91ns)   --->   "%tmp_28 = fadd double %tmp_23, %tmp_27" [Conv_no_opt.cpp:52]   --->   Operation 236 'dadd' 'tmp_28' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 6.91>
ST_23 : Operation 237 [3/5] (6.91ns)   --->   "%tmp_28 = fadd double %tmp_23, %tmp_27" [Conv_no_opt.cpp:52]   --->   Operation 237 'dadd' 'tmp_28' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 6.91>
ST_24 : Operation 238 [2/5] (6.91ns)   --->   "%tmp_28 = fadd double %tmp_23, %tmp_27" [Conv_no_opt.cpp:52]   --->   Operation 238 'dadd' 'tmp_28' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 7.70>
ST_25 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str11) nounwind" [Conv_no_opt.cpp:51]   --->   Operation 239 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 240 [1/5] (6.91ns)   --->   "%tmp_28 = fadd double %tmp_23, %tmp_27" [Conv_no_opt.cpp:52]   --->   Operation 240 'dadd' 'tmp_28' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 241 [1/1] (0.79ns)   --->   "store double %tmp_28, double* %p_addr, align 8" [Conv_no_opt.cpp:52]   --->   Operation 241 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_25 : Operation 242 [1/1] (0.00ns)   --->   "br label %16" [Conv_no_opt.cpp:51]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 7> <Delay = 0.86>
ST_26 : Operation 243 [1/1] (0.00ns)   --->   "%i_4 = phi i2 [ %i_9, %24 ], [ 0, %.preheader.preheader ]"   --->   Operation 243 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 244 [1/1] (0.51ns)   --->   "%exitcond8 = icmp eq i2 %i_4, -1" [Conv_no_opt.cpp:55]   --->   Operation 244 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 245 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.62ns)   --->   "%i_9 = add i2 %i_4, 1" [Conv_no_opt.cpp:55]   --->   Operation 246 'add' 'i_9' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %25, label %21" [Conv_no_opt.cpp:55]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str12) nounwind" [Conv_no_opt.cpp:55]   --->   Operation 248 'specloopname' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str12)" [Conv_no_opt.cpp:55]   --->   Operation 249 'specregionbegin' 'tmp_18' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_13_cast2 = zext i2 %i_4 to i5" [Conv_no_opt.cpp:57]   --->   Operation 250 'zext' 'tmp_13_cast2' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%p_shl1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_4, i2 0)" [Conv_no_opt.cpp:57]   --->   Operation 251 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %p_shl1 to i5" [Conv_no_opt.cpp:57]   --->   Operation 252 'zext' 'p_shl1_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_26 : Operation 253 [1/1] (0.86ns)   --->   "%tmp_14 = sub i5 %p_shl1_cast, %tmp_13_cast2" [Conv_no_opt.cpp:57]   --->   Operation 253 'sub' 'tmp_14' <Predicate = (!exitcond8)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 254 [1/1] (0.51ns)   --->   "%tmp_15 = icmp eq i2 %i_4, -2" [Conv_no_opt.cpp:60]   --->   Operation 254 'icmp' 'tmp_15' <Predicate = (!exitcond8)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 255 [1/1] (0.75ns)   --->   "br label %22" [Conv_no_opt.cpp:56]   --->   Operation 255 'br' <Predicate = (!exitcond8)> <Delay = 0.75>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "ret void" [Conv_no_opt.cpp:66]   --->   Operation 256 'ret' <Predicate = (exitcond8)> <Delay = 0.00>

State 27 <SV = 8> <Delay = 1.66>
ST_27 : Operation 257 [1/1] (0.00ns)   --->   "%j_4 = phi i2 [ 0, %21 ], [ %j_8, %23 ]"   --->   Operation 257 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 258 [1/1] (0.51ns)   --->   "%exitcond = icmp eq i2 %j_4, -1" [Conv_no_opt.cpp:56]   --->   Operation 258 'icmp' 'exitcond' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 259 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 259 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 260 [1/1] (0.62ns)   --->   "%j_8 = add i2 %j_4, 1" [Conv_no_opt.cpp:56]   --->   Operation 260 'add' 'j_8' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %24, label %23" [Conv_no_opt.cpp:56]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i2 %j_4 to i5" [Conv_no_opt.cpp:57]   --->   Operation 262 'zext' 'tmp_18_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 263 [1/1] (0.87ns)   --->   "%p_sum = add i5 %tmp_14, %tmp_18_cast" [Conv_no_opt.cpp:57]   --->   Operation 263 'add' 'p_sum' <Predicate = (!exitcond)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 264 [1/1] (0.00ns)   --->   "%p_sum_cast = sext i5 %p_sum to i64" [Conv_no_opt.cpp:57]   --->   Operation 264 'sext' 'p_sum_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 265 [1/1] (0.00ns)   --->   "%p_addr_1 = getelementptr inbounds [9 x double]* %empty, i64 0, i64 %p_sum_cast" [Conv_no_opt.cpp:57]   --->   Operation 265 'getelementptr' 'p_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 266 [2/2] (0.79ns)   --->   "%tmp_data_2 = load double* %p_addr_1, align 8" [Conv_no_opt.cpp:57]   --->   Operation 266 'load' 'tmp_data_2' <Predicate = (!exitcond)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_27 : Operation 267 [1/1] (0.51ns)   --->   "%tmp_19 = icmp eq i2 %j_4, -2" [Conv_no_opt.cpp:60]   --->   Operation 267 'icmp' 'tmp_19' <Predicate = (!exitcond)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 268 [1/1] (0.33ns)   --->   "%tmp_last_V = and i1 %tmp_15, %tmp_19" [Conv_no_opt.cpp:60]   --->   Operation 268 'and' 'tmp_last_V' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 269 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str12, i32 %tmp_18)" [Conv_no_opt.cpp:64]   --->   Operation 269 'specregionend' 'empty_32' <Predicate = (exitcond)> <Delay = 0.00>
ST_27 : Operation 270 [1/1] (0.00ns)   --->   "br label %.preheader" [Conv_no_opt.cpp:55]   --->   Operation 270 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 28 <SV = 9> <Delay = 0.79>
ST_28 : Operation 271 [1/2] (0.79ns)   --->   "%tmp_data_2 = load double* %p_addr_1, align 8" [Conv_no_opt.cpp:57]   --->   Operation 271 'load' 'tmp_data_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_28 : Operation 272 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.doubleP.i1P(double* %data_out_V_data, i1* %data_out_V_last_V, double %tmp_data_2, i1 %tmp_last_V)" [Conv_no_opt.cpp:64]   --->   Operation 272 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 29 <SV = 10> <Delay = 0.00>
ST_29 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str13) nounwind" [Conv_no_opt.cpp:56]   --->   Operation 273 'specloopname' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 274 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.doubleP.i1P(double* %data_out_V_data, i1* %data_out_V_last_V, double %tmp_data_2, i1 %tmp_last_V)" [Conv_no_opt.cpp:64]   --->   Operation 274 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_29 : Operation 275 [1/1] (0.00ns)   --->   "br label %22" [Conv_no_opt.cpp:56]   --->   Operation 275 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ data_in_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_30         (specbitsmap      ) [ 000000000000000000000000000000]
StgValue_31         (specbitsmap      ) [ 000000000000000000000000000000]
StgValue_32         (specbitsmap      ) [ 000000000000000000000000000000]
StgValue_33         (specbitsmap      ) [ 000000000000000000000000000000]
StgValue_34         (spectopmodule    ) [ 000000000000000000000000000000]
input_mat           (alloca           ) [ 001111111110000000000000000000]
kernal_mat          (alloca           ) [ 001111111111111111111111110000]
padded_image        (alloca           ) [ 001111111111111111111111110000]
StgValue_38         (specinterface    ) [ 000000000000000000000000000000]
StgValue_39         (specinterface    ) [ 000000000000000000000000000000]
StgValue_40         (specinterface    ) [ 000000000000000000000000000000]
empty               (alloca           ) [ 001111111111111111111111111111]
StgValue_42         (br               ) [ 011100000000000000000000000000]
i                   (phi              ) [ 001000000000000000000000000000]
exitcond1           (icmp             ) [ 001100000000000000000000000000]
empty_10            (speclooptripcount) [ 000000000000000000000000000000]
i_5                 (add              ) [ 011100000000000000000000000000]
StgValue_47         (br               ) [ 000000000000000000000000000000]
StgValue_48         (specloopname     ) [ 000000000000000000000000000000]
tmp_9               (specregionbegin  ) [ 000100000000000000000000000000]
tmp_cast            (zext             ) [ 000000000000000000000000000000]
tmp_s               (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl2_cast         (zext             ) [ 000000000000000000000000000000]
tmp_1               (sub              ) [ 000100000000000000000000000000]
StgValue_54         (br               ) [ 001100000000000000000000000000]
StgValue_55         (br               ) [ 001111000000000000000000000000]
j                   (phi              ) [ 000100000000000000000000000000]
exitcond3           (icmp             ) [ 001100000000000000000000000000]
empty_11            (speclooptripcount) [ 000000000000000000000000000000]
j_5                 (add              ) [ 001100000000000000000000000000]
StgValue_60         (br               ) [ 000000000000000000000000000000]
StgValue_61         (specloopname     ) [ 000000000000000000000000000000]
empty_12            (read             ) [ 000000000000000000000000000000]
tmp_data            (extractvalue     ) [ 000000000000000000000000000000]
tmp_4_cast          (zext             ) [ 000000000000000000000000000000]
tmp_6               (add              ) [ 000000000000000000000000000000]
tmp_35_cast         (sext             ) [ 000000000000000000000000000000]
input_mat_addr      (getelementptr    ) [ 000000000000000000000000000000]
StgValue_68         (store            ) [ 000000000000000000000000000000]
StgValue_69         (br               ) [ 001100000000000000000000000000]
empty_13            (specregionend    ) [ 000000000000000000000000000000]
StgValue_71         (br               ) [ 011100000000000000000000000000]
i_1                 (phi              ) [ 000010000000000000000000000000]
exitcond2           (icmp             ) [ 000011000000000000000000000000]
empty_14            (speclooptripcount) [ 000000000000000000000000000000]
i_6                 (add              ) [ 001011000000000000000000000000]
StgValue_76         (br               ) [ 000000000000000000000000000000]
StgValue_77         (specloopname     ) [ 000000000000000000000000000000]
tmp_3               (specregionbegin  ) [ 000001000000000000000000000000]
tmp_1_cast          (zext             ) [ 000000000000000000000000000000]
tmp_4               (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl3_cast         (zext             ) [ 000000000000000000000000000000]
tmp_5               (sub              ) [ 000001000000000000000000000000]
StgValue_83         (br               ) [ 000011000000000000000000000000]
StgValue_84         (br               ) [ 000011110000000000000000000000]
j_1                 (phi              ) [ 000001000000000000000000000000]
exitcond4           (icmp             ) [ 000011000000000000000000000000]
empty_15            (speclooptripcount) [ 000000000000000000000000000000]
j_6                 (add              ) [ 000011000000000000000000000000]
StgValue_89         (br               ) [ 000000000000000000000000000000]
StgValue_90         (specloopname     ) [ 000000000000000000000000000000]
empty_16            (read             ) [ 000000000000000000000000000000]
tmp_data_1          (extractvalue     ) [ 000000000000000000000000000000]
tmp_cast_17         (zext             ) [ 000000000000000000000000000000]
tmp_12              (add              ) [ 000000000000000000000000000000]
tmp_39_cast         (sext             ) [ 000000000000000000000000000000]
kernal_mat_addr     (getelementptr    ) [ 000000000000000000000000000000]
StgValue_97         (store            ) [ 000000000000000000000000000000]
StgValue_98         (br               ) [ 000011000000000000000000000000]
empty_18            (specregionend    ) [ 000000000000000000000000000000]
StgValue_100        (br               ) [ 001011000000000000000000000000]
invdar              (phi              ) [ 000000110000000000000000000000]
indvarinc           (add              ) [ 000010110000000000000000000000]
tmp_6_cast          (zext             ) [ 000000000000000000000000000000]
tmp                 (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl4_cast         (zext             ) [ 000000000000000000000000000000]
tmp_7               (add              ) [ 000000010000000000000000000000]
empty_19            (speclooptripcount) [ 000000000000000000000000000000]
StgValue_108        (br               ) [ 000000110000000000000000000000]
invdar1             (phi              ) [ 000000010000000000000000000000]
indvarinc1          (add              ) [ 000000110000000000000000000000]
tmp_7_cast          (zext             ) [ 000000000000000000000000000000]
tmp_11              (add              ) [ 000000000000000000000000000000]
tmp_38_cast         (zext             ) [ 000000000000000000000000000000]
padded_image_addr   (getelementptr    ) [ 000000000000000000000000000000]
StgValue_115        (store            ) [ 000000000000000000000000000000]
tmp_8               (icmp             ) [ 000000110000000000000000000000]
StgValue_117        (specloopname     ) [ 000000000000000000000000000000]
empty_20            (speclooptripcount) [ 000000000000000000000000000000]
StgValue_119        (br               ) [ 000000110000000000000000000000]
tmp_2               (icmp             ) [ 000000110000000000000000000000]
StgValue_121        (specloopname     ) [ 000000000000000000000000000000]
StgValue_122        (br               ) [ 000010110000000000000000000000]
StgValue_123        (br               ) [ 000000111110000000000000000000]
i_2                 (phi              ) [ 000000001000000000000000000000]
exitcond5           (icmp             ) [ 000000001110000000000000000000]
empty_21            (speclooptripcount) [ 000000000000000000000000000000]
i_7                 (add              ) [ 000000011110000000000000000000]
StgValue_128        (br               ) [ 000000000000000000000000000000]
tmp_3_cast          (zext             ) [ 000000000000000000000000000000]
tmp_13              (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl6_cast         (zext             ) [ 000000000000000000000000000000]
tmp_21              (sub              ) [ 000000000110000000000000000000]
tmp_5_cast          (zext             ) [ 000000000000000000000000000000]
tmp_22              (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl5_cast         (zext             ) [ 000000000000000000000000000000]
tmp_25              (add              ) [ 000000000110000000000000000000]
StgValue_137        (br               ) [ 000000001110000000000000000000]
StgValue_138        (br               ) [ 000000001111111111111111110000]
j_2                 (phi              ) [ 000000000100000000000000000000]
exitcond7           (icmp             ) [ 000000001110000000000000000000]
empty_22            (speclooptripcount) [ 000000000000000000000000000000]
j_7                 (add              ) [ 000000001110000000000000000000]
StgValue_143        (br               ) [ 000000000000000000000000000000]
tmp_11_cast         (zext             ) [ 000000000000000000000000000000]
tmp_26              (add              ) [ 000000000000000000000000000000]
tmp_44_cast         (sext             ) [ 000000000000000000000000000000]
input_mat_addr_1    (getelementptr    ) [ 000000000010000000000000000000]
tmp_12_cast         (zext             ) [ 000000000000000000000000000000]
tmp_31              (add              ) [ 000000000010000000000000000000]
StgValue_151        (br               ) [ 000000011110000000000000000000]
input_mat_load      (load             ) [ 000000000000000000000000000000]
tmp_45_cast         (zext             ) [ 000000000000000000000000000000]
padded_image_addr_1 (getelementptr    ) [ 000000000000000000000000000000]
StgValue_155        (store            ) [ 000000000000000000000000000000]
StgValue_156        (br               ) [ 000000001110000000000000000000]
i_3                 (phi              ) [ 000000000001000000000000000000]
i_3_cast            (zext             ) [ 000000000000111111111111110000]
exitcond6           (icmp             ) [ 000000000001111111111111110000]
empty_23            (speclooptripcount) [ 000000000000000000000000000000]
i_8                 (add              ) [ 000000001001111111111111110000]
StgValue_162        (br               ) [ 000000000000000000000000000000]
StgValue_163        (specloopname     ) [ 000000000000000000000000000000]
tmp_16              (specregionbegin  ) [ 000000000000111111111111110000]
tmp_9_cast7         (zext             ) [ 000000000000000000000000000000]
p_shl               (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl_cast          (zext             ) [ 000000000000000000000000000000]
tmp_10              (sub              ) [ 000000000000111111111111110000]
StgValue_169        (br               ) [ 000000000001111111111111110000]
StgValue_170        (br               ) [ 000000000001111111111111111111]
j_3                 (phi              ) [ 000000000000100000000000000000]
j_3_cast            (zext             ) [ 000000000000011111111111110000]
exitcond9           (icmp             ) [ 000000000001111111111111110000]
empty_24            (speclooptripcount) [ 000000000000000000000000000000]
j_9                 (add              ) [ 000000000001111111111111110000]
StgValue_176        (br               ) [ 000000000000000000000000000000]
StgValue_177        (specloopname     ) [ 000000000000000000000000000000]
tmp_29              (specregionbegin  ) [ 000000000000011111111111110000]
tmp_16_cast         (zext             ) [ 000000000000000000000000000000]
p_sum1              (add              ) [ 000000000000000000000000000000]
p_sum1_cast         (sext             ) [ 000000000000000000000000000000]
p_addr              (getelementptr    ) [ 000000000000011111111111110000]
StgValue_183        (store            ) [ 000000000000000000000000000000]
StgValue_184        (br               ) [ 000000000001111111111111110000]
empty_29            (specregionend    ) [ 000000000000000000000000000000]
StgValue_186        (br               ) [ 000000001001111111111111110000]
tmp_17              (phi              ) [ 000000000000011111111111110000]
m                   (phi              ) [ 000000000000010000000000000000]
m_cast              (zext             ) [ 000000000000000000000000000000]
exitcond10          (icmp             ) [ 000000000001111111111111110000]
empty_25            (speclooptripcount) [ 000000000000000000000000000000]
m_1                 (add              ) [ 000000000001111111111111110000]
StgValue_193        (br               ) [ 000000000000000000000000000000]
StgValue_194        (specloopname     ) [ 000000000000000000000000000000]
tmp_30              (specregionbegin  ) [ 000000000000001111111111110000]
tmp_20              (add              ) [ 000000000000000000000000000000]
tmp_21_cast         (zext             ) [ 000000000000000000000000000000]
tmp_32              (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl8_cast         (zext             ) [ 000000000000000000000000000000]
tmp_33              (add              ) [ 000000000000001111111111110000]
tmp_22_cast         (zext             ) [ 000000000000000000000000000000]
tmp_34              (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl7_cast         (zext             ) [ 000000000000000000000000000000]
tmp_35              (sub              ) [ 000000000000001111111111110000]
StgValue_205        (br               ) [ 000000000001111111111111110000]
empty_28            (specregionend    ) [ 000000000000000000000000000000]
StgValue_207        (br               ) [ 000000000001111111111111110000]
tmp_23              (phi              ) [ 000000000001111111111111110000]
n                   (phi              ) [ 000000000000001000000000000000]
n_cast              (zext             ) [ 000000000000000000000000000000]
exitcond11          (icmp             ) [ 000000000001111111111111110000]
empty_26            (speclooptripcount) [ 000000000000000000000000000000]
n_1                 (add              ) [ 000000000001111111111111110000]
StgValue_214        (br               ) [ 000000000000000000000000000000]
tmp_24              (add              ) [ 000000000000000000000000000000]
tmp_25_cast         (zext             ) [ 000000000000000000000000000000]
tmp_36              (add              ) [ 000000000000000000000000000000]
tmp_50_cast         (zext             ) [ 000000000000000000000000000000]
padded_image_addr_2 (getelementptr    ) [ 000000000000000100000000000000]
tmp_26_cast         (zext             ) [ 000000000000000000000000000000]
tmp_37              (add              ) [ 000000000000000000000000000000]
tmp_51_cast         (sext             ) [ 000000000000000000000000000000]
kernal_mat_addr_1   (getelementptr    ) [ 000000000000000100000000000000]
empty_27            (specregionend    ) [ 000000000000000000000000000000]
StgValue_227        (br               ) [ 000000000001111111111111110000]
padded_image_load   (load             ) [ 000000000000000011111000000000]
kernal_mat_load     (load             ) [ 000000000000000011111000000000]
tmp_27              (dmul             ) [ 000000000000000000000111110000]
StgValue_239        (specloopname     ) [ 000000000000000000000000000000]
tmp_28              (dadd             ) [ 000000000001111111111111110000]
StgValue_241        (store            ) [ 000000000000000000000000000000]
StgValue_242        (br               ) [ 000000000001111111111111110000]
i_4                 (phi              ) [ 000000000000000000000000001000]
exitcond8           (icmp             ) [ 000000000000000000000000001111]
empty_30            (speclooptripcount) [ 000000000000000000000000000000]
i_9                 (add              ) [ 000000000001000000000000001111]
StgValue_247        (br               ) [ 000000000000000000000000000000]
StgValue_248        (specloopname     ) [ 000000000000000000000000000000]
tmp_18              (specregionbegin  ) [ 000000000000000000000000000111]
tmp_13_cast2        (zext             ) [ 000000000000000000000000000000]
p_shl1              (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl1_cast         (zext             ) [ 000000000000000000000000000000]
tmp_14              (sub              ) [ 000000000000000000000000000111]
tmp_15              (icmp             ) [ 000000000000000000000000000111]
StgValue_255        (br               ) [ 000000000000000000000000001111]
StgValue_256        (ret              ) [ 000000000000000000000000000000]
j_4                 (phi              ) [ 000000000000000000000000000100]
exitcond            (icmp             ) [ 000000000000000000000000001111]
empty_31            (speclooptripcount) [ 000000000000000000000000000000]
j_8                 (add              ) [ 000000000000000000000000001111]
StgValue_261        (br               ) [ 000000000000000000000000000000]
tmp_18_cast         (zext             ) [ 000000000000000000000000000000]
p_sum               (add              ) [ 000000000000000000000000000000]
p_sum_cast          (sext             ) [ 000000000000000000000000000000]
p_addr_1            (getelementptr    ) [ 000000000000000000000000000010]
tmp_19              (icmp             ) [ 000000000000000000000000000000]
tmp_last_V          (and              ) [ 000000000000000000000000000011]
empty_32            (specregionend    ) [ 000000000000000000000000000000]
StgValue_270        (br               ) [ 000000000001000000000000001111]
tmp_data_2          (load             ) [ 000000000000000000000000000001]
StgValue_273        (specloopname     ) [ 000000000000000000000000000000]
StgValue_274        (write            ) [ 000000000000000000000000000000]
StgValue_275        (br               ) [ 000000000000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out_V_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.doubleP.i1P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_padded_image_s"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.doubleP.i1P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="input_mat_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_mat/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="kernal_mat_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernal_mat/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="padded_image_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded_image/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="empty_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="65" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_12/3 empty_16/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="0" index="3" bw="64" slack="0"/>
<pin id="119" dir="0" index="4" bw="1" slack="1"/>
<pin id="120" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_272/28 "/>
</bind>
</comp>

<comp id="124" class="1004" name="input_mat_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_mat_addr/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_68/3 input_mat_load/9 "/>
</bind>
</comp>

<comp id="136" class="1004" name="kernal_mat_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernal_mat_addr/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_97/5 kernal_mat_load/14 "/>
</bind>
</comp>

<comp id="148" class="1004" name="padded_image_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="padded_image_addr/7 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_115/7 StgValue_155/10 padded_image_load/14 "/>
</bind>
</comp>

<comp id="161" class="1004" name="input_mat_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_mat_addr_1/9 "/>
</bind>
</comp>

<comp id="168" class="1004" name="padded_image_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="padded_image_addr_1/10 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr/12 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_183/12 StgValue_241/25 tmp_data_2/27 "/>
</bind>
</comp>

<comp id="189" class="1004" name="padded_image_addr_2_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="padded_image_addr_2/14 "/>
</bind>
</comp>

<comp id="196" class="1004" name="kernal_mat_addr_1_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="5" slack="0"/>
<pin id="200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernal_mat_addr_1/14 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_addr_1_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_1/27 "/>
</bind>
</comp>

<comp id="211" class="1005" name="i_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="1"/>
<pin id="213" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="2" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="j_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="1"/>
<pin id="224" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="j_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="2" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="233" class="1005" name="i_1_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="1"/>
<pin id="235" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="i_1_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="244" class="1005" name="j_1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="1"/>
<pin id="246" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="j_1_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="2" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="255" class="1005" name="invdar_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="1"/>
<pin id="257" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="invdar_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="1" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/6 "/>
</bind>
</comp>

<comp id="267" class="1005" name="invdar1_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="1"/>
<pin id="269" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar1 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="invdar1_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="3" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar1/7 "/>
</bind>
</comp>

<comp id="278" class="1005" name="i_2_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="1"/>
<pin id="280" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_2_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="1" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="289" class="1005" name="j_2_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="1"/>
<pin id="291" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="j_2_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="1" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/9 "/>
</bind>
</comp>

<comp id="300" class="1005" name="i_3_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="1"/>
<pin id="302" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="i_3_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="1" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/11 "/>
</bind>
</comp>

<comp id="311" class="1005" name="j_3_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="1"/>
<pin id="313" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="j_3_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="2" slack="0"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/12 "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_17_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_17_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="64" slack="1"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_17/13 "/>
</bind>
</comp>

<comp id="334" class="1005" name="m_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="1"/>
<pin id="336" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="m_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="2" slack="0"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/13 "/>
</bind>
</comp>

<comp id="345" class="1005" name="tmp_23_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="1"/>
<pin id="347" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_23_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="1"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="64" slack="1"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_23/14 "/>
</bind>
</comp>

<comp id="357" class="1005" name="n_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="1"/>
<pin id="359" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="n_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="2" slack="0"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/14 "/>
</bind>
</comp>

<comp id="368" class="1005" name="i_4_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="1"/>
<pin id="370" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="i_4_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="1" slack="1"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/26 "/>
</bind>
</comp>

<comp id="379" class="1005" name="j_4_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="1"/>
<pin id="381" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_4 (phireg) "/>
</bind>
</comp>

<comp id="383" class="1004" name="j_4_phi_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="2" slack="0"/>
<pin id="387" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_4/27 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="7"/>
<pin id="392" dir="0" index="1" bw="64" slack="1"/>
<pin id="393" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_28/21 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="1"/>
<pin id="398" dir="0" index="1" bw="64" slack="1"/>
<pin id="399" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_27/16 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="65" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/3 tmp_data_1/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="exitcond1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="0" index="1" bw="2" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="i_5_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_s_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="0" index="1" bw="2" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_shl2_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="0" index="1" bw="2" slack="0"/>
<pin id="437" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="exitcond3_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="0"/>
<pin id="442" dir="0" index="1" bw="2" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="j_5_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_4_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_6_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="1"/>
<pin id="458" dir="0" index="1" bw="2" slack="0"/>
<pin id="459" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_35_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_cast/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="exitcond2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="2" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="i_6_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_1_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_4_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="0"/>
<pin id="484" dir="0" index="1" bw="2" slack="0"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_shl3_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_5_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="0" index="1" bw="2" slack="0"/>
<pin id="497" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="exitcond4_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="0" index="1" bw="2" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="j_6_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_cast_17_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_17/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_12_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="1"/>
<pin id="518" dir="0" index="1" bw="2" slack="0"/>
<pin id="519" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_39_cast_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_39_cast/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="indvarinc_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_6_cast_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="0"/>
<pin id="534" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="0" index="1" bw="3" slack="0"/>
<pin id="539" dir="0" index="2" bw="1" slack="0"/>
<pin id="540" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_shl4_cast_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_7_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="0"/>
<pin id="550" dir="0" index="1" bw="3" slack="0"/>
<pin id="551" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="indvarinc1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc1/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_7_cast_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="0"/>
<pin id="562" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_11_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="1"/>
<pin id="566" dir="0" index="1" bw="3" slack="0"/>
<pin id="567" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_38_cast_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="0"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38_cast/7 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_8_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="0" index="1" bw="3" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="1"/>
<pin id="582" dir="0" index="1" bw="3" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="exitcond5_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="0"/>
<pin id="588" dir="0" index="1" bw="2" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/8 "/>
</bind>
</comp>

<comp id="592" class="1004" name="i_7_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="2" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/8 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_3_cast_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="0"/>
<pin id="600" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/8 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_13_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="0"/>
<pin id="604" dir="0" index="1" bw="2" slack="0"/>
<pin id="605" dir="0" index="2" bw="1" slack="0"/>
<pin id="606" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="610" class="1004" name="p_shl6_cast_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/8 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_21_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="4" slack="0"/>
<pin id="616" dir="0" index="1" bw="2" slack="0"/>
<pin id="617" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_21/8 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_5_cast_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="0"/>
<pin id="622" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/8 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_22_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="0"/>
<pin id="626" dir="0" index="1" bw="2" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/8 "/>
</bind>
</comp>

<comp id="632" class="1004" name="p_shl5_cast_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="4" slack="0"/>
<pin id="634" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/8 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_25_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="2" slack="0"/>
<pin id="638" dir="0" index="1" bw="4" slack="0"/>
<pin id="639" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/8 "/>
</bind>
</comp>

<comp id="642" class="1004" name="exitcond7_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="2" slack="0"/>
<pin id="644" dir="0" index="1" bw="2" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/9 "/>
</bind>
</comp>

<comp id="648" class="1004" name="j_7_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="2" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/9 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_11_cast_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="2" slack="0"/>
<pin id="656" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/9 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_26_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="5" slack="1"/>
<pin id="660" dir="0" index="1" bw="2" slack="0"/>
<pin id="661" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/9 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_44_cast_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="5" slack="0"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_44_cast/9 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_12_cast_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="2" slack="0"/>
<pin id="670" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/9 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_31_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="5" slack="1"/>
<pin id="674" dir="0" index="1" bw="2" slack="0"/>
<pin id="675" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/9 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_45_cast_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="5" slack="1"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45_cast/10 "/>
</bind>
</comp>

<comp id="681" class="1004" name="i_3_cast_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="2" slack="0"/>
<pin id="683" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast/11 "/>
</bind>
</comp>

<comp id="685" class="1004" name="exitcond6_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="2" slack="0"/>
<pin id="687" dir="0" index="1" bw="2" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/11 "/>
</bind>
</comp>

<comp id="691" class="1004" name="i_8_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="2" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/11 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_9_cast7_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="2" slack="0"/>
<pin id="699" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast7/11 "/>
</bind>
</comp>

<comp id="701" class="1004" name="p_shl_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="0"/>
<pin id="703" dir="0" index="1" bw="2" slack="0"/>
<pin id="704" dir="0" index="2" bw="1" slack="0"/>
<pin id="705" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/11 "/>
</bind>
</comp>

<comp id="709" class="1004" name="p_shl_cast_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="0"/>
<pin id="711" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/11 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_10_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="4" slack="0"/>
<pin id="715" dir="0" index="1" bw="2" slack="0"/>
<pin id="716" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="719" class="1004" name="j_3_cast_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="2" slack="0"/>
<pin id="721" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_3_cast/12 "/>
</bind>
</comp>

<comp id="723" class="1004" name="exitcond9_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="2" slack="0"/>
<pin id="725" dir="0" index="1" bw="2" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/12 "/>
</bind>
</comp>

<comp id="729" class="1004" name="j_9_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="2" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_9/12 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_16_cast_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="2" slack="0"/>
<pin id="737" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/12 "/>
</bind>
</comp>

<comp id="739" class="1004" name="p_sum1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="5" slack="1"/>
<pin id="741" dir="0" index="1" bw="2" slack="0"/>
<pin id="742" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_sum1/12 "/>
</bind>
</comp>

<comp id="744" class="1004" name="p_sum1_cast_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="5" slack="0"/>
<pin id="746" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_sum1_cast/12 "/>
</bind>
</comp>

<comp id="749" class="1004" name="m_cast_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="2" slack="0"/>
<pin id="751" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/13 "/>
</bind>
</comp>

<comp id="753" class="1004" name="exitcond10_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="2" slack="0"/>
<pin id="755" dir="0" index="1" bw="2" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond10/13 "/>
</bind>
</comp>

<comp id="759" class="1004" name="m_1_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="2" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/13 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_20_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="2" slack="0"/>
<pin id="767" dir="0" index="1" bw="2" slack="2"/>
<pin id="768" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/13 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_21_cast_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="3" slack="0"/>
<pin id="772" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/13 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_32_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="5" slack="0"/>
<pin id="776" dir="0" index="1" bw="3" slack="0"/>
<pin id="777" dir="0" index="2" bw="1" slack="0"/>
<pin id="778" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/13 "/>
</bind>
</comp>

<comp id="782" class="1004" name="p_shl8_cast_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="0"/>
<pin id="784" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/13 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_33_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="3" slack="0"/>
<pin id="788" dir="0" index="1" bw="5" slack="0"/>
<pin id="789" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/13 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_22_cast_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="2" slack="0"/>
<pin id="794" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/13 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_34_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="4" slack="0"/>
<pin id="798" dir="0" index="1" bw="2" slack="0"/>
<pin id="799" dir="0" index="2" bw="1" slack="0"/>
<pin id="800" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/13 "/>
</bind>
</comp>

<comp id="804" class="1004" name="p_shl7_cast_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="4" slack="0"/>
<pin id="806" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/13 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_35_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="4" slack="0"/>
<pin id="810" dir="0" index="1" bw="2" slack="0"/>
<pin id="811" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_35/13 "/>
</bind>
</comp>

<comp id="814" class="1004" name="n_cast_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="2" slack="0"/>
<pin id="816" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast/14 "/>
</bind>
</comp>

<comp id="818" class="1004" name="exitcond11_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="2" slack="0"/>
<pin id="820" dir="0" index="1" bw="2" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond11/14 "/>
</bind>
</comp>

<comp id="824" class="1004" name="n_1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="2" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/14 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_24_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="2" slack="0"/>
<pin id="832" dir="0" index="1" bw="2" slack="2"/>
<pin id="833" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/14 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_25_cast_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="3" slack="0"/>
<pin id="837" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/14 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_36_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="6" slack="1"/>
<pin id="841" dir="0" index="1" bw="3" slack="0"/>
<pin id="842" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/14 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_50_cast_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="6" slack="0"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_cast/14 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_26_cast_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="2" slack="0"/>
<pin id="851" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/14 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_37_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="5" slack="1"/>
<pin id="855" dir="0" index="1" bw="2" slack="0"/>
<pin id="856" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/14 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_51_cast_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="5" slack="0"/>
<pin id="860" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_51_cast/14 "/>
</bind>
</comp>

<comp id="863" class="1004" name="exitcond8_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="2" slack="0"/>
<pin id="865" dir="0" index="1" bw="2" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/26 "/>
</bind>
</comp>

<comp id="869" class="1004" name="i_9_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="2" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/26 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_13_cast2_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="2" slack="0"/>
<pin id="877" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast2/26 "/>
</bind>
</comp>

<comp id="879" class="1004" name="p_shl1_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="4" slack="0"/>
<pin id="881" dir="0" index="1" bw="2" slack="0"/>
<pin id="882" dir="0" index="2" bw="1" slack="0"/>
<pin id="883" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/26 "/>
</bind>
</comp>

<comp id="887" class="1004" name="p_shl1_cast_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="4" slack="0"/>
<pin id="889" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/26 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_14_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="4" slack="0"/>
<pin id="893" dir="0" index="1" bw="2" slack="0"/>
<pin id="894" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14/26 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_15_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="2" slack="0"/>
<pin id="899" dir="0" index="1" bw="2" slack="0"/>
<pin id="900" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/26 "/>
</bind>
</comp>

<comp id="903" class="1004" name="exitcond_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="2" slack="0"/>
<pin id="905" dir="0" index="1" bw="2" slack="0"/>
<pin id="906" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/27 "/>
</bind>
</comp>

<comp id="909" class="1004" name="j_8_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="2" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_8/27 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_18_cast_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="2" slack="0"/>
<pin id="917" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/27 "/>
</bind>
</comp>

<comp id="919" class="1004" name="p_sum_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="5" slack="1"/>
<pin id="921" dir="0" index="1" bw="2" slack="0"/>
<pin id="922" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_sum/27 "/>
</bind>
</comp>

<comp id="924" class="1004" name="p_sum_cast_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="5" slack="0"/>
<pin id="926" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_sum_cast/27 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_19_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="2" slack="0"/>
<pin id="931" dir="0" index="1" bw="2" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/27 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_last_V_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="1"/>
<pin id="937" dir="0" index="1" bw="1" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/27 "/>
</bind>
</comp>

<comp id="943" class="1005" name="i_5_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="2" slack="0"/>
<pin id="945" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="948" class="1005" name="tmp_1_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="5" slack="1"/>
<pin id="950" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="j_5_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="2" slack="0"/>
<pin id="958" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="964" class="1005" name="i_6_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="2" slack="0"/>
<pin id="966" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="969" class="1005" name="tmp_5_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="5" slack="1"/>
<pin id="971" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="977" class="1005" name="j_6_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="2" slack="0"/>
<pin id="979" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="982" class="1005" name="indvarinc_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="3" slack="0"/>
<pin id="984" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="987" class="1005" name="tmp_7_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="6" slack="1"/>
<pin id="989" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="992" class="1005" name="indvarinc1_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="3" slack="0"/>
<pin id="994" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc1 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="i_7_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="2" slack="0"/>
<pin id="1008" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="tmp_21_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="5" slack="1"/>
<pin id="1013" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_25_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="5" slack="1"/>
<pin id="1018" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="j_7_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="2" slack="0"/>
<pin id="1026" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="input_mat_addr_1_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="4" slack="1"/>
<pin id="1031" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_mat_addr_1 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="tmp_31_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="5" slack="1"/>
<pin id="1036" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="i_3_cast_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="3" slack="2"/>
<pin id="1041" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="i_3_cast "/>
</bind>
</comp>

<comp id="1047" class="1005" name="i_8_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="2" slack="0"/>
<pin id="1049" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="tmp_10_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="5" slack="1"/>
<pin id="1054" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="j_3_cast_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="3" slack="2"/>
<pin id="1059" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="j_3_cast "/>
</bind>
</comp>

<comp id="1065" class="1005" name="j_9_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="2" slack="0"/>
<pin id="1067" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_9 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="p_addr_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="4" slack="13"/>
<pin id="1072" dir="1" index="1" bw="4" slack="13"/>
</pin_list>
<bind>
<opset="p_addr "/>
</bind>
</comp>

<comp id="1078" class="1005" name="m_1_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="2" slack="0"/>
<pin id="1080" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="tmp_33_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="6" slack="1"/>
<pin id="1085" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="tmp_35_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="5" slack="1"/>
<pin id="1090" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="n_1_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="2" slack="0"/>
<pin id="1098" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="padded_image_addr_2_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="5" slack="1"/>
<pin id="1103" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="padded_image_addr_2 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="kernal_mat_addr_1_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="4" slack="1"/>
<pin id="1108" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernal_mat_addr_1 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="padded_image_load_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="64" slack="1"/>
<pin id="1113" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="padded_image_load "/>
</bind>
</comp>

<comp id="1116" class="1005" name="kernal_mat_load_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="64" slack="1"/>
<pin id="1118" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernal_mat_load "/>
</bind>
</comp>

<comp id="1121" class="1005" name="tmp_27_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="64" slack="1"/>
<pin id="1123" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="tmp_28_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="64" slack="1"/>
<pin id="1128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="i_9_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="2" slack="0"/>
<pin id="1136" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="tmp_14_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="5" slack="1"/>
<pin id="1141" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="tmp_15_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="1"/>
<pin id="1146" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="j_8_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="2" slack="0"/>
<pin id="1154" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_8 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="p_addr_1_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="4" slack="1"/>
<pin id="1159" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_1 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="tmp_last_V_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="1"/>
<pin id="1164" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="1167" class="1005" name="tmp_data_2_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="64" slack="1"/>
<pin id="1169" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="121"><net_src comp="86" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="52" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="68" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="52" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="161" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="130" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="68" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="196" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="208"><net_src comp="52" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="182" pin="3"/><net_sink comp="114" pin=3"/></net>

<net id="210"><net_src comp="203" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="60" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="270"><net_src comp="60" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="303"><net_src comp="30" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="314"><net_src comp="30" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="68" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="326" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="337"><net_src comp="30" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="345" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="355"><net_src comp="322" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="349" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="360"><net_src comp="30" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="30" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="382"><net_src comp="30" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="390" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="395"><net_src comp="345" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="403"><net_src comp="106" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="410"><net_src comp="215" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="32" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="215" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="38" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="215" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="46" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="215" pin="4"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="30" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="418" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="226" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="32" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="226" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="38" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="226" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="456" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="470"><net_src comp="237" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="32" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="237" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="38" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="237" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="46" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="237" pin="4"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="30" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="478" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="248" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="32" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="248" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="38" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="248" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="512" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="516" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="530"><net_src comp="259" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="62" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="259" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="64" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="259" pin="4"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="30" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="547"><net_src comp="536" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="544" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="532" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="271" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="62" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="271" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="564" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="578"><net_src comp="271" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="70" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="255" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="70" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="282" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="32" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="282" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="38" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="282" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="607"><net_src comp="46" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="282" pin="4"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="30" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="613"><net_src comp="602" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="598" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="592" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="46" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="592" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="30" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="635"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="620" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="632" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="293" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="32" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="293" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="38" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="293" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="658" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="671"><net_src comp="648" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="668" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="677" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="684"><net_src comp="304" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="304" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="32" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="304" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="38" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="304" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="706"><net_src comp="46" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="304" pin="4"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="30" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="712"><net_src comp="701" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="709" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="697" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="315" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="727"><net_src comp="315" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="32" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="315" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="38" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="738"><net_src comp="315" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="735" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="739" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="752"><net_src comp="338" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="338" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="32" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="338" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="38" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="749" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="765" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="779"><net_src comp="64" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="765" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="30" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="785"><net_src comp="774" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="770" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="782" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="795"><net_src comp="338" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="801"><net_src comp="46" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="338" pin="4"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="30" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="807"><net_src comp="796" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="804" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="792" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="361" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="822"><net_src comp="361" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="32" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="361" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="38" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="814" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="838"><net_src comp="830" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="835" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="847"><net_src comp="839" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="852"><net_src comp="361" pin="4"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="849" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="861"><net_src comp="853" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="867"><net_src comp="372" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="32" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="372" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="38" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="372" pin="4"/><net_sink comp="875" pin=0"/></net>

<net id="884"><net_src comp="46" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="372" pin="4"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="30" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="890"><net_src comp="879" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="895"><net_src comp="887" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="875" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="372" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="84" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="383" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="32" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="913"><net_src comp="383" pin="4"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="38" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="918"><net_src comp="383" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="923"><net_src comp="915" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="927"><net_src comp="919" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="933"><net_src comp="383" pin="4"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="84" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="929" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="946"><net_src comp="412" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="951"><net_src comp="434" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="959"><net_src comp="446" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="967"><net_src comp="472" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="972"><net_src comp="494" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="980"><net_src comp="506" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="985"><net_src comp="526" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="990"><net_src comp="548" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="995"><net_src comp="554" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1009"><net_src comp="592" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="1014"><net_src comp="614" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1019"><net_src comp="636" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1027"><net_src comp="648" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1032"><net_src comp="161" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1037"><net_src comp="672" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1042"><net_src comp="681" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="1050"><net_src comp="691" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1055"><net_src comp="713" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1060"><net_src comp="719" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1068"><net_src comp="729" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1073"><net_src comp="176" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1081"><net_src comp="759" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1086"><net_src comp="786" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1091"><net_src comp="808" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1099"><net_src comp="824" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1104"><net_src comp="189" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1109"><net_src comp="196" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1114"><net_src comp="154" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1119"><net_src comp="142" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1124"><net_src comp="396" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="1129"><net_src comp="390" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="1137"><net_src comp="869" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1142"><net_src comp="891" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1147"><net_src comp="897" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1155"><net_src comp="909" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="1160"><net_src comp="203" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1165"><net_src comp="935" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="1170"><net_src comp="182" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="114" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V_data | {29 }
	Port: data_out_V_last_V | {29 }
 - Input state : 
	Port: Conv : data_in_V_data | {3 5 }
	Port: Conv : data_in_V_last_V | {3 5 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_5 : 1
		StgValue_47 : 2
		tmp_cast : 1
		tmp_s : 1
		p_shl2_cast : 2
		tmp_1 : 3
	State 3
		exitcond3 : 1
		j_5 : 1
		StgValue_60 : 2
		tmp_4_cast : 1
		tmp_6 : 2
		tmp_35_cast : 3
		input_mat_addr : 4
		StgValue_68 : 5
	State 4
		exitcond2 : 1
		i_6 : 1
		StgValue_76 : 2
		tmp_1_cast : 1
		tmp_4 : 1
		p_shl3_cast : 2
		tmp_5 : 3
	State 5
		exitcond4 : 1
		j_6 : 1
		StgValue_89 : 2
		tmp_cast_17 : 1
		tmp_12 : 2
		tmp_39_cast : 3
		kernal_mat_addr : 4
		StgValue_97 : 5
	State 6
		indvarinc : 1
		tmp_6_cast : 1
		tmp : 1
		p_shl4_cast : 2
		tmp_7 : 3
	State 7
		indvarinc1 : 1
		tmp_7_cast : 1
		tmp_11 : 2
		tmp_38_cast : 3
		padded_image_addr : 4
		StgValue_115 : 5
		tmp_8 : 1
		StgValue_119 : 2
		StgValue_122 : 1
	State 8
		exitcond5 : 1
		i_7 : 1
		StgValue_128 : 2
		tmp_3_cast : 1
		tmp_13 : 1
		p_shl6_cast : 2
		tmp_21 : 3
		tmp_5_cast : 2
		tmp_22 : 2
		p_shl5_cast : 3
		tmp_25 : 4
	State 9
		exitcond7 : 1
		j_7 : 1
		StgValue_143 : 2
		tmp_11_cast : 1
		tmp_26 : 2
		tmp_44_cast : 3
		input_mat_addr_1 : 4
		input_mat_load : 5
		tmp_12_cast : 2
		tmp_31 : 3
	State 10
		padded_image_addr_1 : 1
		StgValue_155 : 2
	State 11
		i_3_cast : 1
		exitcond6 : 1
		i_8 : 1
		StgValue_162 : 2
		tmp_9_cast7 : 1
		p_shl : 1
		p_shl_cast : 2
		tmp_10 : 3
	State 12
		j_3_cast : 1
		exitcond9 : 1
		j_9 : 1
		StgValue_176 : 2
		tmp_16_cast : 1
		p_sum1 : 2
		p_sum1_cast : 3
		p_addr : 4
		StgValue_183 : 5
	State 13
		m_cast : 1
		exitcond10 : 1
		m_1 : 1
		StgValue_193 : 2
		tmp_20 : 2
		tmp_21_cast : 3
		tmp_32 : 3
		p_shl8_cast : 4
		tmp_33 : 5
		tmp_22_cast : 1
		tmp_34 : 1
		p_shl7_cast : 2
		tmp_35 : 3
	State 14
		n_cast : 1
		exitcond11 : 1
		n_1 : 1
		StgValue_214 : 2
		tmp_24 : 2
		tmp_25_cast : 3
		tmp_36 : 4
		tmp_50_cast : 5
		padded_image_addr_2 : 6
		padded_image_load : 7
		tmp_26_cast : 1
		tmp_37 : 2
		tmp_51_cast : 3
		kernal_mat_addr_1 : 4
		kernal_mat_load : 5
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		StgValue_241 : 1
	State 26
		exitcond8 : 1
		i_9 : 1
		StgValue_247 : 2
		tmp_13_cast2 : 1
		p_shl1 : 1
		p_shl1_cast : 2
		tmp_14 : 3
		tmp_15 : 1
	State 27
		exitcond : 1
		j_8 : 1
		StgValue_261 : 2
		tmp_18_cast : 1
		p_sum : 2
		p_sum_cast : 3
		p_addr_1 : 4
		tmp_data_2 : 5
		tmp_19 : 1
		tmp_last_V : 2
	State 28
		StgValue_272 : 1
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   dadd   |      grp_fu_390     |    3    |   445   |   781   |
|----------|---------------------|---------|---------|---------|
|   dmul   |      grp_fu_396     |    11   |   299   |   203   |
|----------|---------------------|---------|---------|---------|
|          |      i_5_fu_412     |    0    |    0    |    9    |
|          |      j_5_fu_446     |    0    |    0    |    9    |
|          |     tmp_6_fu_456    |    0    |    0    |    15   |
|          |      i_6_fu_472     |    0    |    0    |    9    |
|          |      j_6_fu_506     |    0    |    0    |    9    |
|          |    tmp_12_fu_516    |    0    |    0    |    15   |
|          |   indvarinc_fu_526  |    0    |    0    |    11   |
|          |     tmp_7_fu_548    |    0    |    0    |    15   |
|          |  indvarinc1_fu_554  |    0    |    0    |    11   |
|          |    tmp_11_fu_564    |    0    |    0    |    15   |
|          |      i_7_fu_592     |    0    |    0    |    9    |
|          |    tmp_25_fu_636    |    0    |    0    |    12   |
|          |      j_7_fu_648     |    0    |    0    |    9    |
|    add   |    tmp_26_fu_658    |    0    |    0    |    15   |
|          |    tmp_31_fu_672    |    0    |    0    |    15   |
|          |      i_8_fu_691     |    0    |    0    |    9    |
|          |      j_9_fu_729     |    0    |    0    |    9    |
|          |    p_sum1_fu_739    |    0    |    0    |    15   |
|          |      m_1_fu_759     |    0    |    0    |    9    |
|          |    tmp_20_fu_765    |    0    |    0    |    9    |
|          |    tmp_33_fu_786    |    0    |    0    |    15   |
|          |      n_1_fu_824     |    0    |    0    |    9    |
|          |    tmp_24_fu_830    |    0    |    0    |    9    |
|          |    tmp_36_fu_839    |    0    |    0    |    15   |
|          |    tmp_37_fu_853    |    0    |    0    |    15   |
|          |      i_9_fu_869     |    0    |    0    |    9    |
|          |      j_8_fu_909     |    0    |    0    |    9    |
|          |     p_sum_fu_919    |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond1_fu_406  |    0    |    0    |    8    |
|          |   exitcond3_fu_440  |    0    |    0    |    8    |
|          |   exitcond2_fu_466  |    0    |    0    |    8    |
|          |   exitcond4_fu_500  |    0    |    0    |    8    |
|          |     tmp_8_fu_574    |    0    |    0    |    9    |
|          |     tmp_2_fu_580    |    0    |    0    |    9    |
|          |   exitcond5_fu_586  |    0    |    0    |    8    |
|   icmp   |   exitcond7_fu_642  |    0    |    0    |    8    |
|          |   exitcond6_fu_685  |    0    |    0    |    8    |
|          |   exitcond9_fu_723  |    0    |    0    |    8    |
|          |  exitcond10_fu_753  |    0    |    0    |    8    |
|          |  exitcond11_fu_818  |    0    |    0    |    8    |
|          |   exitcond8_fu_863  |    0    |    0    |    8    |
|          |    tmp_15_fu_897    |    0    |    0    |    8    |
|          |   exitcond_fu_903   |    0    |    0    |    8    |
|          |    tmp_19_fu_929    |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_1_fu_434    |    0    |    0    |    12   |
|          |     tmp_5_fu_494    |    0    |    0    |    12   |
|    sub   |    tmp_21_fu_614    |    0    |    0    |    12   |
|          |    tmp_10_fu_713    |    0    |    0    |    12   |
|          |    tmp_35_fu_808    |    0    |    0    |    12   |
|          |    tmp_14_fu_891    |    0    |    0    |    12   |
|----------|---------------------|---------|---------|---------|
|    and   |  tmp_last_V_fu_935  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|   read   |   grp_read_fu_106   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   write  |   grp_write_fu_114  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|extractvalue|      grp_fu_400     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   tmp_cast_fu_418   |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_430 |    0    |    0    |    0    |
|          |  tmp_4_cast_fu_452  |    0    |    0    |    0    |
|          |  tmp_1_cast_fu_478  |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_490 |    0    |    0    |    0    |
|          |  tmp_cast_17_fu_512 |    0    |    0    |    0    |
|          |  tmp_6_cast_fu_532  |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_544 |    0    |    0    |    0    |
|          |  tmp_7_cast_fu_560  |    0    |    0    |    0    |
|          |  tmp_38_cast_fu_569 |    0    |    0    |    0    |
|          |  tmp_3_cast_fu_598  |    0    |    0    |    0    |
|          |  p_shl6_cast_fu_610 |    0    |    0    |    0    |
|          |  tmp_5_cast_fu_620  |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_632 |    0    |    0    |    0    |
|          |  tmp_11_cast_fu_654 |    0    |    0    |    0    |
|          |  tmp_12_cast_fu_668 |    0    |    0    |    0    |
|   zext   |  tmp_45_cast_fu_677 |    0    |    0    |    0    |
|          |   i_3_cast_fu_681   |    0    |    0    |    0    |
|          |  tmp_9_cast7_fu_697 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_709  |    0    |    0    |    0    |
|          |   j_3_cast_fu_719   |    0    |    0    |    0    |
|          |  tmp_16_cast_fu_735 |    0    |    0    |    0    |
|          |    m_cast_fu_749    |    0    |    0    |    0    |
|          |  tmp_21_cast_fu_770 |    0    |    0    |    0    |
|          |  p_shl8_cast_fu_782 |    0    |    0    |    0    |
|          |  tmp_22_cast_fu_792 |    0    |    0    |    0    |
|          |  p_shl7_cast_fu_804 |    0    |    0    |    0    |
|          |    n_cast_fu_814    |    0    |    0    |    0    |
|          |  tmp_25_cast_fu_835 |    0    |    0    |    0    |
|          |  tmp_50_cast_fu_844 |    0    |    0    |    0    |
|          |  tmp_26_cast_fu_849 |    0    |    0    |    0    |
|          | tmp_13_cast2_fu_875 |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_887 |    0    |    0    |    0    |
|          |  tmp_18_cast_fu_915 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_422    |    0    |    0    |    0    |
|          |     tmp_4_fu_482    |    0    |    0    |    0    |
|          |      tmp_fu_536     |    0    |    0    |    0    |
|          |    tmp_13_fu_602    |    0    |    0    |    0    |
|bitconcatenate|    tmp_22_fu_624    |    0    |    0    |    0    |
|          |     p_shl_fu_701    |    0    |    0    |    0    |
|          |    tmp_32_fu_774    |    0    |    0    |    0    |
|          |    tmp_34_fu_796    |    0    |    0    |    0    |
|          |    p_shl1_fu_879    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  tmp_35_cast_fu_461 |    0    |    0    |    0    |
|          |  tmp_39_cast_fu_521 |    0    |    0    |    0    |
|   sext   |  tmp_44_cast_fu_663 |    0    |    0    |    0    |
|          |  p_sum1_cast_fu_744 |    0    |    0    |    0    |
|          |  tmp_51_cast_fu_858 |    0    |    0    |    0    |
|          |  p_sum_cast_fu_924  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    14   |   744   |   1513  |
|----------|---------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|    empty   |    0   |   128  |    9   |
|  input_mat |    0   |   128  |    9   |
| kernal_mat |    0   |   128  |    9   |
|padded_image|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    2   |   384  |   27   |
+------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         i_1_reg_233        |    2   |
|         i_2_reg_278        |    2   |
|      i_3_cast_reg_1039     |    3   |
|         i_3_reg_300        |    2   |
|         i_4_reg_368        |    2   |
|         i_5_reg_943        |    2   |
|         i_6_reg_964        |    2   |
|        i_7_reg_1006        |    2   |
|        i_8_reg_1047        |    2   |
|        i_9_reg_1134        |    2   |
|          i_reg_211         |    2   |
|     indvarinc1_reg_992     |    3   |
|      indvarinc_reg_982     |    3   |
|  input_mat_addr_1_reg_1029 |    4   |
|       invdar1_reg_267      |    3   |
|       invdar_reg_255       |    3   |
|         j_1_reg_244        |    2   |
|         j_2_reg_289        |    2   |
|      j_3_cast_reg_1057     |    3   |
|         j_3_reg_311        |    2   |
|         j_4_reg_379        |    2   |
|         j_5_reg_956        |    2   |
|         j_6_reg_977        |    2   |
|        j_7_reg_1024        |    2   |
|        j_8_reg_1152        |    2   |
|        j_9_reg_1065        |    2   |
|          j_reg_222         |    2   |
| kernal_mat_addr_1_reg_1106 |    4   |
|  kernal_mat_load_reg_1116  |   64   |
|        m_1_reg_1078        |    2   |
|          m_reg_334         |    2   |
|        n_1_reg_1096        |    2   |
|          n_reg_357         |    2   |
|      p_addr_1_reg_1157     |    4   |
|       p_addr_reg_1070      |    4   |
|padded_image_addr_2_reg_1101|    5   |
| padded_image_load_reg_1111 |   64   |
|       tmp_10_reg_1052      |    5   |
|       tmp_14_reg_1139      |    5   |
|       tmp_15_reg_1144      |    1   |
|       tmp_17_reg_322       |   64   |
|        tmp_1_reg_948       |    5   |
|       tmp_21_reg_1011      |    5   |
|       tmp_23_reg_345       |   64   |
|       tmp_25_reg_1016      |    5   |
|       tmp_27_reg_1121      |   64   |
|       tmp_28_reg_1126      |   64   |
|       tmp_31_reg_1034      |    5   |
|       tmp_33_reg_1083      |    6   |
|       tmp_35_reg_1088      |    5   |
|        tmp_5_reg_969       |    5   |
|        tmp_7_reg_987       |    6   |
|     tmp_data_2_reg_1167    |   64   |
|     tmp_last_V_reg_1162    |    1   |
+----------------------------+--------+
|            Total           |   589  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_114 |  p3  |   2  |  64  |   128  ||    9    |
| grp_access_fu_130 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_142 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_154 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_154 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_182 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_182 |  p1  |   2  |  64  |   128  ||    9    |
|   invdar_reg_255  |  p0  |   2  |   3  |    6   ||    9    |
|   tmp_17_reg_322  |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   578  ||  9.3735 ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   14   |    -   |   744  |  1513  |
|   Memory  |    2   |    -   |    -   |   384  |   27   |
|Multiplexer|    -   |    -   |    9   |    -   |   117  |
|  Register |    -   |    -   |    -   |   589  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   14   |    9   |  1717  |  1657  |
+-----------+--------+--------+--------+--------+--------+
