

================================================================
== Vivado HLS Report for 'squeeze_in'
================================================================
* Date:           Sat Feb 15 08:00:34 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                   Pipeline                  |
    |   min   |   max   |    min    |    max    |  min |  max |                     Type                    |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |     9216|     9217| 46.080 us | 46.085 us |  9216|  9216| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pixel_channel_loop  |     9216|     9216|         5|          4|          1|  2304|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     64|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    294|    -|
|Register         |        -|      -|      58|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      58|    358|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |cache_index_fu_295_p2             |     +    |      0|  0|  13|           4|           3|
    |i_fu_289_p2                       |     +    |      0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op38_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op49_write_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op84_write_state6    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln64_fu_301_p2               |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_pp0_stage1_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage3_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  64|          41|          30|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |cache_index_01_reg_243   |   9|          2|    4|          8|
    |i_02_reg_275             |   9|          2|   12|         24|
    |in_0_V_V_blk_n           |   9|          2|    1|          2|
    |in_1_V_V_blk_n           |   9|          2|    1|          2|
    |in_2_V_V_blk_n           |   9|          2|    1|          2|
    |in_3_V_V_blk_n           |   9|          2|    1|          2|
    |out_0_V_V_blk_n          |   9|          2|    1|          2|
    |out_10_V_V_blk_n         |   9|          2|    1|          2|
    |out_11_V_V_blk_n         |   9|          2|    1|          2|
    |out_12_V_V_blk_n         |   9|          2|    1|          2|
    |out_13_V_V_blk_n         |   9|          2|    1|          2|
    |out_14_V_V_blk_n         |   9|          2|    1|          2|
    |out_15_V_V_blk_n         |   9|          2|    1|          2|
    |out_15_V_V_din           |  27|          5|   16|         80|
    |out_1_V_V_blk_n          |   9|          2|    1|          2|
    |out_2_V_V_blk_n          |   9|          2|    1|          2|
    |out_3_V_V_blk_n          |   9|          2|    1|          2|
    |out_4_V_V_blk_n          |   9|          2|    1|          2|
    |out_5_V_V_blk_n          |   9|          2|    1|          2|
    |out_6_V_V_blk_n          |   9|          2|    1|          2|
    |out_7_V_V_blk_n          |   9|          2|    1|          2|
    |out_8_V_V_blk_n          |   9|          2|    1|          2|
    |out_9_V_V_blk_n          |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 294|         63|   57|        166|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |cache_index_01_reg_243       |   4|   0|    4|          0|
    |cache_index_reg_322          |   4|   0|    4|          0|
    |i_02_reg_275                 |  12|   0|   12|          0|
    |i_reg_309                    |  12|   0|   12|          0|
    |icmp_ln64_reg_327            |   1|   0|    1|          0|
    |start_once_reg               |   1|   0|    1|          0|
    |tmp_V_55_reg_314             |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  58|   0|   58|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  squeeze_in  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  squeeze_in  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  squeeze_in  | return value |
|start_full_n       |  in |    1| ap_ctrl_hs |  squeeze_in  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  squeeze_in  | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |  squeeze_in  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  squeeze_in  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  squeeze_in  | return value |
|start_out          | out |    1| ap_ctrl_hs |  squeeze_in  | return value |
|start_write        | out |    1| ap_ctrl_hs |  squeeze_in  | return value |
|in_2_V_V_dout      |  in |   16|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_2_V_V_empty_n   |  in |    1|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_2_V_V_read      | out |    1|   ap_fifo  |   in_2_V_V   |    pointer   |
|out_10_V_V_din     | out |   16|   ap_fifo  |  out_10_V_V  |    pointer   |
|out_10_V_V_full_n  |  in |    1|   ap_fifo  |  out_10_V_V  |    pointer   |
|out_10_V_V_write   | out |    1|   ap_fifo  |  out_10_V_V  |    pointer   |
|out_6_V_V_din      | out |   16|   ap_fifo  |   out_6_V_V  |    pointer   |
|out_6_V_V_full_n   |  in |    1|   ap_fifo  |   out_6_V_V  |    pointer   |
|out_6_V_V_write    | out |    1|   ap_fifo  |   out_6_V_V  |    pointer   |
|out_14_V_V_din     | out |   16|   ap_fifo  |  out_14_V_V  |    pointer   |
|out_14_V_V_full_n  |  in |    1|   ap_fifo  |  out_14_V_V  |    pointer   |
|out_14_V_V_write   | out |    1|   ap_fifo  |  out_14_V_V  |    pointer   |
|out_2_V_V_din      | out |   16|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_2_V_V_full_n   |  in |    1|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_2_V_V_write    | out |    1|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_15_V_V_din     | out |   16|   ap_fifo  |  out_15_V_V  |    pointer   |
|out_15_V_V_full_n  |  in |    1|   ap_fifo  |  out_15_V_V  |    pointer   |
|out_15_V_V_write   | out |    1|   ap_fifo  |  out_15_V_V  |    pointer   |
|in_3_V_V_dout      |  in |   16|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_3_V_V_empty_n   |  in |    1|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_3_V_V_read      | out |    1|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_0_V_V_dout      |  in |   16|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_0_V_V_empty_n   |  in |    1|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_0_V_V_read      | out |    1|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_1_V_V_dout      |  in |   16|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_1_V_V_empty_n   |  in |    1|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_1_V_V_read      | out |    1|   ap_fifo  |   in_1_V_V   |    pointer   |
|out_0_V_V_din      | out |   16|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_0_V_V_full_n   |  in |    1|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_0_V_V_write    | out |    1|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_1_V_V_din      | out |   16|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_1_V_V_full_n   |  in |    1|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_1_V_V_write    | out |    1|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_3_V_V_din      | out |   16|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_3_V_V_full_n   |  in |    1|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_3_V_V_write    | out |    1|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_4_V_V_din      | out |   16|   ap_fifo  |   out_4_V_V  |    pointer   |
|out_4_V_V_full_n   |  in |    1|   ap_fifo  |   out_4_V_V  |    pointer   |
|out_4_V_V_write    | out |    1|   ap_fifo  |   out_4_V_V  |    pointer   |
|out_5_V_V_din      | out |   16|   ap_fifo  |   out_5_V_V  |    pointer   |
|out_5_V_V_full_n   |  in |    1|   ap_fifo  |   out_5_V_V  |    pointer   |
|out_5_V_V_write    | out |    1|   ap_fifo  |   out_5_V_V  |    pointer   |
|out_7_V_V_din      | out |   16|   ap_fifo  |   out_7_V_V  |    pointer   |
|out_7_V_V_full_n   |  in |    1|   ap_fifo  |   out_7_V_V  |    pointer   |
|out_7_V_V_write    | out |    1|   ap_fifo  |   out_7_V_V  |    pointer   |
|out_8_V_V_din      | out |   16|   ap_fifo  |   out_8_V_V  |    pointer   |
|out_8_V_V_full_n   |  in |    1|   ap_fifo  |   out_8_V_V  |    pointer   |
|out_8_V_V_write    | out |    1|   ap_fifo  |   out_8_V_V  |    pointer   |
|out_9_V_V_din      | out |   16|   ap_fifo  |   out_9_V_V  |    pointer   |
|out_9_V_V_full_n   |  in |    1|   ap_fifo  |   out_9_V_V  |    pointer   |
|out_9_V_V_write    | out |    1|   ap_fifo  |   out_9_V_V  |    pointer   |
|out_11_V_V_din     | out |   16|   ap_fifo  |  out_11_V_V  |    pointer   |
|out_11_V_V_full_n  |  in |    1|   ap_fifo  |  out_11_V_V  |    pointer   |
|out_11_V_V_write   | out |    1|   ap_fifo  |  out_11_V_V  |    pointer   |
|out_12_V_V_din     | out |   16|   ap_fifo  |  out_12_V_V  |    pointer   |
|out_12_V_V_full_n  |  in |    1|   ap_fifo  |  out_12_V_V  |    pointer   |
|out_12_V_V_write   | out |    1|   ap_fifo  |  out_12_V_V  |    pointer   |
|out_13_V_V_din     | out |   16|   ap_fifo  |  out_13_V_V  |    pointer   |
|out_13_V_V_full_n  |  in |    1|   ap_fifo  |  out_13_V_V  |    pointer   |
|out_13_V_V_write   | out |    1|   ap_fifo  |  out_13_V_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

