

================================================================
== Vivado HLS Report for 'fir_n11_strm'
================================================================
* Date:           Fri Mar 26 22:08:16 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lab2-1.vivado_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       16|     6616| 0.160 us | 66.160 us |   16|  6616|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- XFER_LOOP  |       14|     6614|        15|         11|          2| 0 ~ 600 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 11, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 2 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pstrmInput_V_data_V), !map !48"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %pstrmInput_V_keep_V), !map !54"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %pstrmInput_V_strb_V), !map !58"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmInput_V_user_V), !map !62"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmInput_V_last_V), !map !66"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmInput_V_id_V), !map !70"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmInput_V_dest_V), !map !74"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pstrmOutput_V_data_V), !map !78"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %pstrmOutput_V_keep_V), !map !82"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %pstrmOutput_V_strb_V), !map !86"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmOutput_V_user_V), !map !90"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmOutput_V_last_V), !map !94"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmOutput_V_id_V), !map !98"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmOutput_V_dest_V), !map !102"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i32]* %an32Coef), !map !106"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %regXferLeng_V), !map !112"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @fir_n11_strm_str) nounwind"   --->   Operation 34 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%regXferLeng_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %regXferLeng_V)"   --->   Operation 35 'read' 'regXferLeng_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %regXferLeng_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2-1.vivado_hls/FIR.cpp:6]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([12 x i32]* %an32Coef, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)" [lab2-1.vivado_hls/FIR.cpp:7]   --->   Operation 37 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([12 x i32]* %an32Coef, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2-1.vivado_hls/FIR.cpp:7]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pstrmOutput_V_data_V, i4* %pstrmOutput_V_keep_V, i4* %pstrmOutput_V_strb_V, i1* %pstrmOutput_V_user_V, i1* %pstrmOutput_V_last_V, i1* %pstrmOutput_V_id_V, i1* %pstrmOutput_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2-1.vivado_hls/FIR.cpp:8]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pstrmInput_V_data_V, i4* %pstrmInput_V_keep_V, i4* %pstrmInput_V_strb_V, i1* %pstrmInput_V_user_V, i1* %pstrmInput_V_last_V, i1* %pstrmInput_V_id_V, i1* %pstrmInput_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2-1.vivado_hls/FIR.cpp:9]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2-1.vivado_hls/FIR.cpp:10]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i32 %regXferLeng_V_read to i33" [lab2-1.vivado_hls/FIR.cpp:20]   --->   Operation 42 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.55ns)   --->   "%ret_V = add i33 %zext_ln215, 3" [lab2-1.vivado_hls/FIR.cpp:20]   --->   Operation 43 'add' 'ret_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i33.i32.i32(i33 %ret_V, i32 2, i32 32)" [lab2-1.vivado_hls/FIR.cpp:20]   --->   Operation 44 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%an32Coef_addr = getelementptr [12 x i32]* %an32Coef, i64 0, i64 10" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 45 'getelementptr' 'an32Coef_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%an32Coef_addr_1 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 9" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 46 'getelementptr' 'an32Coef_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%an32Coef_addr_2 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 8" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 47 'getelementptr' 'an32Coef_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%an32Coef_addr_3 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 7" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 48 'getelementptr' 'an32Coef_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%an32Coef_addr_4 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 6" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 49 'getelementptr' 'an32Coef_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%an32Coef_addr_5 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 5" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 50 'getelementptr' 'an32Coef_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%an32Coef_addr_6 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 51 'getelementptr' 'an32Coef_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%an32Coef_addr_7 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 3" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 52 'getelementptr' 'an32Coef_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%an32Coef_addr_8 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 2" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 53 'getelementptr' 'an32Coef_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%an32Coef_addr_9 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 1" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 54 'getelementptr' 'an32Coef_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%an32Coef_addr_10 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 0" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 55 'getelementptr' 'an32Coef_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.76ns)   --->   "br label %1" [lab2-1.vivado_hls/FIR.cpp:22]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%n32XferCnt_0 = phi i31 [ 0, %0 ], [ %add_ln22, %XFER_LOOP_end ]" [lab2-1.vivado_hls/FIR.cpp:22]   --->   Operation 57 'phi' 'n32XferCnt_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln22 = icmp ult i31 %n32XferCnt_0, %tmp_1" [lab2-1.vivado_hls/FIR.cpp:22]   --->   Operation 58 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (2.52ns)   --->   "%add_ln22 = add i31 %n32XferCnt_0, 1" [lab2-1.vivado_hls/FIR.cpp:22]   --->   Operation 59 'add' 'add_ln22' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %XFER_LOOP_begin, label %.loopexit" [lab2-1.vivado_hls/FIR.cpp:22]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (2.32ns)   --->   "%an32Coef_load = load i32* %an32Coef_addr, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 61 'load' 'an32Coef_load' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 62 [1/2] (2.32ns)   --->   "%an32Coef_load = load i32* %an32Coef_addr, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 62 'load' 'an32Coef_load' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 63 [2/2] (2.32ns)   --->   "%an32Coef_load_2 = load i32* %an32Coef_addr_2, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 63 'load' 'an32Coef_load_2' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%an32ShiftReg_9_load = load i32* @an32ShiftReg_9, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 64 'load' 'an32ShiftReg_9_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (8.51ns)   --->   "%mul_ln35 = mul nsw i32 %an32ShiftReg_9_load, %an32Coef_load" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 65 'mul' 'mul_ln35' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/2] (2.32ns)   --->   "%an32Coef_load_2 = load i32* %an32Coef_addr_2, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 66 'load' 'an32Coef_load_2' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 67 [2/2] (2.32ns)   --->   "%an32Coef_load_3 = load i32* %an32Coef_addr_3, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 67 'load' 'an32Coef_load_3' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%an32ShiftReg_7_load = load i32* @an32ShiftReg_7, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 68 'load' 'an32ShiftReg_7_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (8.51ns)   --->   "%mul_ln35_2 = mul nsw i32 %an32ShiftReg_7_load, %an32Coef_load_2" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 69 'mul' 'mul_ln35_2' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/2] (2.32ns)   --->   "%an32Coef_load_3 = load i32* %an32Coef_addr_3, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 70 'load' 'an32Coef_load_3' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 71 [2/2] (2.32ns)   --->   "%an32Coef_load_4 = load i32* %an32Coef_addr_4, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 71 'load' 'an32Coef_load_4' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%an32ShiftReg_6_load = load i32* @an32ShiftReg_6, align 8" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 72 'load' 'an32ShiftReg_6_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_6_load, i32* @an32ShiftReg_7, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 73 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (8.51ns)   --->   "%mul_ln35_3 = mul nsw i32 %an32ShiftReg_6_load, %an32Coef_load_3" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 74 'mul' 'mul_ln35_3' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/2] (2.32ns)   --->   "%an32Coef_load_4 = load i32* %an32Coef_addr_4, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 75 'load' 'an32Coef_load_4' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 76 [2/2] (2.32ns)   --->   "%an32Coef_load_10 = load i32* %an32Coef_addr_10, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 76 'load' 'an32Coef_load_10' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 77 [1/1] (2.55ns)   --->   "%add_ln35_4 = add i32 %mul_ln35, %mul_ln35_2" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 77 'add' 'add_ln35_4' <Predicate = (icmp_ln22)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 78 [2/2] (2.32ns)   --->   "%an32Coef_load_1 = load i32* %an32Coef_addr_1, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 78 'load' 'an32Coef_load_1' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%an32ShiftReg_5_load = load i32* @an32ShiftReg_5, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 79 'load' 'an32ShiftReg_5_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_5_load, i32* @an32ShiftReg_6, align 8" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 80 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (8.51ns)   --->   "%mul_ln35_4 = mul nsw i32 %an32ShiftReg_5_load, %an32Coef_load_4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 81 'mul' 'mul_ln35_4' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/2] (2.32ns)   --->   "%an32Coef_load_10 = load i32* %an32Coef_addr_10, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 82 'load' 'an32Coef_load_10' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%empty_4 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %pstrmInput_V_data_V, i4* %pstrmInput_V_keep_V, i4* %pstrmInput_V_strb_V, i1* %pstrmInput_V_user_V, i1* %pstrmInput_V_last_V, i1* %pstrmInput_V_id_V, i1* %pstrmInput_V_dest_V)" [lab2-1.vivado_hls/FIR.cpp:24]   --->   Operation 83 'read' 'empty_4' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 0" [lab2-1.vivado_hls/FIR.cpp:24]   --->   Operation 84 'extractvalue' 'tmp_data_V_1' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 1" [lab2-1.vivado_hls/FIR.cpp:24]   --->   Operation 85 'extractvalue' 'tmp_keep_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 2" [lab2-1.vivado_hls/FIR.cpp:24]   --->   Operation 86 'extractvalue' 'tmp_strb_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 3" [lab2-1.vivado_hls/FIR.cpp:24]   --->   Operation 87 'extractvalue' 'tmp_user_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 4" [lab2-1.vivado_hls/FIR.cpp:24]   --->   Operation 88 'extractvalue' 'tmp_last_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 5" [lab2-1.vivado_hls/FIR.cpp:24]   --->   Operation 89 'extractvalue' 'tmp_id_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 6" [lab2-1.vivado_hls/FIR.cpp:24]   --->   Operation 90 'extractvalue' 'tmp_dest_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 91 [1/2] (2.32ns)   --->   "%an32Coef_load_1 = load i32* %an32Coef_addr_1, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 91 'load' 'an32Coef_load_1' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 92 [2/2] (2.32ns)   --->   "%an32Coef_load_5 = load i32* %an32Coef_addr_5, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 92 'load' 'an32Coef_load_5' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 93 [1/1] (8.51ns)   --->   "%mul_ln35_10 = mul nsw i32 %tmp_data_V_1, %an32Coef_load_10" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 93 'mul' 'mul_ln35_10' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%an32ShiftReg_8_load = load i32* @an32ShiftReg_8, align 16" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 94 'load' 'an32ShiftReg_8_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_8_load, i32* @an32ShiftReg_9, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 95 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (8.51ns)   --->   "%mul_ln35_1 = mul nsw i32 %an32ShiftReg_8_load, %an32Coef_load_1" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 96 'mul' 'mul_ln35_1' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_7_load, i32* @an32ShiftReg_8, align 16" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 97 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 98 [1/2] (2.32ns)   --->   "%an32Coef_load_5 = load i32* %an32Coef_addr_5, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 98 'load' 'an32Coef_load_5' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 99 [2/2] (2.32ns)   --->   "%an32Coef_load_6 = load i32* %an32Coef_addr_6, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 99 'load' 'an32Coef_load_6' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_6 = add i32 %mul_ln35_3, %mul_ln35_10" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 100 'add' 'add_ln35_6' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 101 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_7 = add i32 %add_ln35_6, %mul_ln35_4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 101 'add' 'add_ln35_7' <Predicate = (icmp_ln22)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 8.51>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%an32ShiftReg_4_load = load i32* @an32ShiftReg_4, align 16" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 102 'load' 'an32ShiftReg_4_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_4_load, i32* @an32ShiftReg_5, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 103 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (8.51ns)   --->   "%mul_ln35_5 = mul nsw i32 %an32ShiftReg_4_load, %an32Coef_load_5" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 104 'mul' 'mul_ln35_5' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/2] (2.32ns)   --->   "%an32Coef_load_6 = load i32* %an32Coef_addr_6, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 105 'load' 'an32Coef_load_6' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 106 [2/2] (2.32ns)   --->   "%an32Coef_load_7 = load i32* %an32Coef_addr_7, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 106 'load' 'an32Coef_load_7' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_5 = add i32 %add_ln35_4, %mul_ln35_1" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 107 'add' 'add_ln35_5' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 108 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_8 = add i32 %add_ln35_7, %add_ln35_5" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 108 'add' 'add_ln35_8' <Predicate = (icmp_ln22)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 8.51>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%an32ShiftReg_3_load = load i32* @an32ShiftReg_3, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 109 'load' 'an32ShiftReg_3_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_3_load, i32* @an32ShiftReg_4, align 16" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 110 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (8.51ns)   --->   "%mul_ln35_6 = mul nsw i32 %an32ShiftReg_3_load, %an32Coef_load_6" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 111 'mul' 'mul_ln35_6' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/2] (2.32ns)   --->   "%an32Coef_load_7 = load i32* %an32Coef_addr_7, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 112 'load' 'an32Coef_load_7' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 113 [2/2] (2.32ns)   --->   "%an32Coef_load_8 = load i32* %an32Coef_addr_8, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 113 'load' 'an32Coef_load_8' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 12 <SV = 11> <Delay = 8.51>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%an32ShiftReg_2_load = load i32* @an32ShiftReg_2, align 8" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 114 'load' 'an32ShiftReg_2_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_2_load, i32* @an32ShiftReg_3, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 115 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (8.51ns)   --->   "%mul_ln35_7 = mul nsw i32 %an32ShiftReg_2_load, %an32Coef_load_7" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 116 'mul' 'mul_ln35_7' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/2] (2.32ns)   --->   "%an32Coef_load_8 = load i32* %an32Coef_addr_8, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 117 'load' 'an32Coef_load_8' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 118 [2/2] (2.32ns)   --->   "%an32Coef_load_9 = load i32* %an32Coef_addr_9, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 118 'load' 'an32Coef_load_9' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 13 <SV = 12> <Delay = 8.51>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%an32ShiftReg_1_load = load i32* @an32ShiftReg_1, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 119 'load' 'an32ShiftReg_1_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_1_load, i32* @an32ShiftReg_2, align 8" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 120 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (8.51ns)   --->   "%mul_ln35_8 = mul nsw i32 %an32ShiftReg_1_load, %an32Coef_load_8" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 121 'mul' 'mul_ln35_8' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/2] (2.32ns)   --->   "%an32Coef_load_9 = load i32* %an32Coef_addr_9, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 122 'load' 'an32Coef_load_9' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_13 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_1 = add i32 %mul_ln35_6, %mul_ln35_5" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 123 'add' 'add_ln35_1' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 124 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_2 = add i32 %add_ln35_1, %mul_ln35_7" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 124 'add' 'add_ln35_2' <Predicate = (icmp_ln22)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 8.51>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%an32ShiftReg_0_load = load i32* @an32ShiftReg_0, align 16" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 125 'load' 'an32ShiftReg_0_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_0_load, i32* @an32ShiftReg_1, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 126 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (8.51ns)   --->   "%mul_ln35_9 = mul nsw i32 %an32ShiftReg_0_load, %an32Coef_load_9" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 127 'mul' 'mul_ln35_9' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "store i32 %tmp_data_V_1, i32* @an32ShiftReg_0, align 16" [lab2-1.vivado_hls/FIR.cpp:29]   --->   Operation 128 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.92>
ST_15 : Operation 129 [1/1] (2.55ns)   --->   "%add_ln35 = add i32 %mul_ln35_8, %mul_ln35_9" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 129 'add' 'add_ln35' <Predicate = (icmp_ln22)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_3 = add i32 %add_ln35_2, %add_ln35" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 130 'add' 'add_ln35_3' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 131 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_data_V = add nsw i32 %add_ln35_8, %add_ln35_3" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 131 'add' 'tmp_data_V' <Predicate = (icmp_ln22)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 132 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %pstrmOutput_V_data_V, i4* %pstrmOutput_V_keep_V, i4* %pstrmOutput_V_strb_V, i1* %pstrmOutput_V_user_V, i1* %pstrmOutput_V_last_V, i1* %pstrmOutput_V_id_V, i1* %pstrmOutput_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [lab2-1.vivado_hls/FIR.cpp:38]   --->   Operation 132 'write' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %.loopexit, label %XFER_LOOP_end" [lab2-1.vivado_hls/FIR.cpp:39]   --->   Operation 133 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind" [lab2-1.vivado_hls/FIR.cpp:22]   --->   Operation 134 'specloopname' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4)" [lab2-1.vivado_hls/FIR.cpp:22]   --->   Operation 135 'specregionbegin' 'tmp' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 600, i32 300, [1 x i8]* @p_str1) nounwind" [lab2-1.vivado_hls/FIR.cpp:23]   --->   Operation 136 'speclooptripcount' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lab2-1.vivado_hls/FIR.cpp:23]   --->   Operation 137 'specpipeline' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_16 : Operation 138 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %pstrmOutput_V_data_V, i4* %pstrmOutput_V_keep_V, i4* %pstrmOutput_V_strb_V, i1* %pstrmOutput_V_user_V, i1* %pstrmOutput_V_last_V, i1* %pstrmOutput_V_id_V, i1* %pstrmOutput_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [lab2-1.vivado_hls/FIR.cpp:38]   --->   Operation 138 'write' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp)" [lab2-1.vivado_hls/FIR.cpp:40]   --->   Operation 139 'specregionend' 'empty_5' <Predicate = (icmp_ln22 & !tmp_last_V)> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "br label %1" [lab2-1.vivado_hls/FIR.cpp:22]   --->   Operation 140 'br' <Predicate = (icmp_ln22 & !tmp_last_V)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "ret void" [lab2-1.vivado_hls/FIR.cpp:42]   --->   Operation 141 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pstrmInput_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ an32Coef]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ regXferLeng_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32ShiftReg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 000000000000000000]
regXferLeng_V_read     (read             ) [ 000000000000000000]
specinterface_ln6      (specinterface    ) [ 000000000000000000]
empty                  (specmemcore      ) [ 000000000000000000]
specinterface_ln7      (specinterface    ) [ 000000000000000000]
specinterface_ln8      (specinterface    ) [ 000000000000000000]
specinterface_ln9      (specinterface    ) [ 000000000000000000]
specinterface_ln10     (specinterface    ) [ 000000000000000000]
zext_ln215             (zext             ) [ 000000000000000000]
ret_V                  (add              ) [ 000000000000000000]
tmp_1                  (partselect       ) [ 001111111111111110]
an32Coef_addr          (getelementptr    ) [ 001111111111111110]
an32Coef_addr_1        (getelementptr    ) [ 001111111111111110]
an32Coef_addr_2        (getelementptr    ) [ 001111111111111110]
an32Coef_addr_3        (getelementptr    ) [ 001111111111111110]
an32Coef_addr_4        (getelementptr    ) [ 001111111111111110]
an32Coef_addr_5        (getelementptr    ) [ 001111111111111110]
an32Coef_addr_6        (getelementptr    ) [ 001111111111111110]
an32Coef_addr_7        (getelementptr    ) [ 001111111111111110]
an32Coef_addr_8        (getelementptr    ) [ 001111111111111110]
an32Coef_addr_9        (getelementptr    ) [ 001111111111111110]
an32Coef_addr_10       (getelementptr    ) [ 001111111111111110]
br_ln22                (br               ) [ 011111111111111110]
n32XferCnt_0           (phi              ) [ 001000000000000000]
icmp_ln22              (icmp             ) [ 001111111111111110]
add_ln22               (add              ) [ 011111111111111110]
br_ln22                (br               ) [ 000000000000000000]
an32Coef_load          (load             ) [ 000010000000000000]
an32ShiftReg_9_load    (load             ) [ 000000000000000000]
mul_ln35               (mul              ) [ 000001100000000000]
an32Coef_load_2        (load             ) [ 000001000000000000]
an32ShiftReg_7_load    (load             ) [ 000000111100000000]
mul_ln35_2             (mul              ) [ 000000100000000000]
an32Coef_load_3        (load             ) [ 000000100000000000]
an32ShiftReg_6_load    (load             ) [ 000000000000000000]
store_ln32             (store            ) [ 000000000000000000]
mul_ln35_3             (mul              ) [ 000000011100000000]
an32Coef_load_4        (load             ) [ 000000010000000000]
add_ln35_4             (add              ) [ 000000011110000000]
an32ShiftReg_5_load    (load             ) [ 000000000000000000]
store_ln32             (store            ) [ 000000000000000000]
mul_ln35_4             (mul              ) [ 000000001100000000]
an32Coef_load_10       (load             ) [ 000000001000000000]
empty_4                (read             ) [ 000000000000000000]
tmp_data_V_1           (extractvalue     ) [ 001100000111111000]
tmp_keep_V             (extractvalue     ) [ 001111000111111110]
tmp_strb_V             (extractvalue     ) [ 001111000111111110]
tmp_user_V             (extractvalue     ) [ 001111000111111110]
tmp_last_V             (extractvalue     ) [ 001111000111111110]
tmp_id_V               (extractvalue     ) [ 001111000111111110]
tmp_dest_V             (extractvalue     ) [ 001111000111111110]
an32Coef_load_1        (load             ) [ 000000000100000000]
mul_ln35_10            (mul              ) [ 000000000100000000]
an32ShiftReg_8_load    (load             ) [ 000000000000000000]
store_ln32             (store            ) [ 000000000000000000]
mul_ln35_1             (mul              ) [ 000000000010000000]
store_ln32             (store            ) [ 000000000000000000]
an32Coef_load_5        (load             ) [ 000000000010000000]
add_ln35_6             (add              ) [ 000000000000000000]
add_ln35_7             (add              ) [ 000000000010000000]
an32ShiftReg_4_load    (load             ) [ 000000000000000000]
store_ln32             (store            ) [ 000000000000000000]
mul_ln35_5             (mul              ) [ 001000000001110000]
an32Coef_load_6        (load             ) [ 000000000001000000]
add_ln35_5             (add              ) [ 000000000000000000]
add_ln35_8             (add              ) [ 001110000001111100]
an32ShiftReg_3_load    (load             ) [ 000000000000000000]
store_ln32             (store            ) [ 000000000000000000]
mul_ln35_6             (mul              ) [ 001000000000110000]
an32Coef_load_7        (load             ) [ 000000000000100000]
an32ShiftReg_2_load    (load             ) [ 000000000000000000]
store_ln32             (store            ) [ 000000000000000000]
mul_ln35_7             (mul              ) [ 001000000000010000]
an32Coef_load_8        (load             ) [ 001000000000010000]
an32ShiftReg_1_load    (load             ) [ 000000000000000000]
store_ln32             (store            ) [ 000000000000000000]
mul_ln35_8             (mul              ) [ 000110000000001100]
an32Coef_load_9        (load             ) [ 000100000000001000]
add_ln35_1             (add              ) [ 000000000000000000]
add_ln35_2             (add              ) [ 000110000000001100]
an32ShiftReg_0_load    (load             ) [ 000000000000000000]
store_ln32             (store            ) [ 000000000000000000]
mul_ln35_9             (mul              ) [ 000010000000000100]
store_ln29             (store            ) [ 000000000000000000]
add_ln35               (add              ) [ 000000000000000000]
add_ln35_3             (add              ) [ 000000000000000000]
tmp_data_V             (add              ) [ 000001000000000010]
br_ln39                (br               ) [ 000000000000000000]
specloopname_ln22      (specloopname     ) [ 000000000000000000]
tmp                    (specregionbegin  ) [ 000000000000000000]
speclooptripcount_ln23 (speclooptripcount) [ 000000000000000000]
specpipeline_ln23      (specpipeline     ) [ 000000000000000000]
write_ln38             (write            ) [ 000000000000000000]
empty_5                (specregionend    ) [ 000000000000000000]
br_ln22                (br               ) [ 011111111111111110]
ret_ln42               (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pstrmInput_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pstrmInput_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pstrmInput_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pstrmInput_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pstrmInput_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pstrmInput_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pstrmInput_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pstrmOutput_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pstrmOutput_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pstrmOutput_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pstrmOutput_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pstrmOutput_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pstrmOutput_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pstrmOutput_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="an32Coef">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="regXferLeng_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regXferLeng_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="an32ShiftReg_9">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="an32ShiftReg_8">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="an32ShiftReg_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="an32ShiftReg_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="an32ShiftReg_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="an32ShiftReg_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="an32ShiftReg_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="an32ShiftReg_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="an32ShiftReg_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="an32ShiftReg_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_n11_strm_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="regXferLeng_V_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regXferLeng_V_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="empty_4_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="44" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="0" index="3" bw="4" slack="0"/>
<pin id="147" dir="0" index="4" bw="1" slack="0"/>
<pin id="148" dir="0" index="5" bw="1" slack="0"/>
<pin id="149" dir="0" index="6" bw="1" slack="0"/>
<pin id="150" dir="0" index="7" bw="1" slack="0"/>
<pin id="151" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_4/8 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="0" index="3" bw="4" slack="0"/>
<pin id="165" dir="0" index="4" bw="1" slack="0"/>
<pin id="166" dir="0" index="5" bw="1" slack="0"/>
<pin id="167" dir="0" index="6" bw="1" slack="0"/>
<pin id="168" dir="0" index="7" bw="1" slack="0"/>
<pin id="169" dir="0" index="8" bw="32" slack="0"/>
<pin id="170" dir="0" index="9" bw="4" slack="7"/>
<pin id="171" dir="0" index="10" bw="4" slack="7"/>
<pin id="172" dir="0" index="11" bw="1" slack="7"/>
<pin id="173" dir="0" index="12" bw="1" slack="7"/>
<pin id="174" dir="0" index="13" bw="1" slack="7"/>
<pin id="175" dir="0" index="14" bw="1" slack="7"/>
<pin id="176" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/15 "/>
</bind>
</comp>

<comp id="185" class="1004" name="an32Coef_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="an32Coef_addr_1_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="an32Coef_addr_2_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_2/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="an32Coef_addr_3_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_3/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="an32Coef_addr_4_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_4/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="an32Coef_addr_5_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="4" slack="0"/>
<pin id="229" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_5/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="an32Coef_addr_6_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="4" slack="0"/>
<pin id="237" dir="1" index="3" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_6/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="an32Coef_addr_7_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="3" slack="0"/>
<pin id="245" dir="1" index="3" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_7/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="an32Coef_addr_8_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="3" slack="0"/>
<pin id="253" dir="1" index="3" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_8/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="an32Coef_addr_9_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_9/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="an32Coef_addr_10_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_10/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="1"/>
<pin id="275" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32Coef_load/2 an32Coef_load_2/3 an32Coef_load_3/4 an32Coef_load_4/5 an32Coef_load_10/6 an32Coef_load_1/7 an32Coef_load_5/8 an32Coef_load_6/9 an32Coef_load_7/10 an32Coef_load_8/11 an32Coef_load_9/12 "/>
</bind>
</comp>

<comp id="278" class="1005" name="n32XferCnt_0_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="31" slack="1"/>
<pin id="280" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="n32XferCnt_0 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="n32XferCnt_0_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="31" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n32XferCnt_0/2 "/>
</bind>
</comp>

<comp id="289" class="1005" name="reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_load an32Coef_load_2 an32Coef_load_3 an32Coef_load_4 an32Coef_load_10 an32Coef_load_1 an32Coef_load_5 an32Coef_load_6 an32Coef_load_7 an32Coef_load_8 an32Coef_load_9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln215_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="ret_V_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="3" slack="0"/>
<pin id="300" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="31" slack="0"/>
<pin id="305" dir="0" index="1" bw="33" slack="0"/>
<pin id="306" dir="0" index="2" bw="3" slack="0"/>
<pin id="307" dir="0" index="3" bw="7" slack="0"/>
<pin id="308" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln22_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="0"/>
<pin id="315" dir="0" index="1" bw="31" slack="1"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln22_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="31" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="an32ShiftReg_9_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_9_load/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="mul_ln35_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="1"/>
<pin id="331" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="an32ShiftReg_7_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_7_load/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="mul_ln35_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="1"/>
<pin id="341" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_2/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="an32ShiftReg_6_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_6_load/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln32_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="mul_ln35_3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="1"/>
<pin id="357" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_3/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln35_4_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="2"/>
<pin id="362" dir="0" index="1" bw="32" slack="1"/>
<pin id="363" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_4/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="an32ShiftReg_5_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_5_load/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln32_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="mul_ln35_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="1"/>
<pin id="377" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_4/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_data_V_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="44" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/8 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_keep_V_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="44" slack="0"/>
<pin id="386" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/8 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_strb_V_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="44" slack="0"/>
<pin id="390" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_user_V_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="44" slack="0"/>
<pin id="394" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_last_V_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="44" slack="0"/>
<pin id="398" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_id_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="44" slack="0"/>
<pin id="402" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_dest_V_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="44" slack="0"/>
<pin id="406" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="mul_ln35_10_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="1"/>
<pin id="411" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_10/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="an32ShiftReg_8_load_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_8_load/9 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln32_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/9 "/>
</bind>
</comp>

<comp id="424" class="1004" name="mul_ln35_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="1"/>
<pin id="427" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_1/9 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln32_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="4"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/9 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln35_6_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="3"/>
<pin id="437" dir="0" index="1" bw="32" slack="1"/>
<pin id="438" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_6/9 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln35_7_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="2"/>
<pin id="442" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_7/9 "/>
</bind>
</comp>

<comp id="444" class="1004" name="an32ShiftReg_4_load_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_4_load/10 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln32_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/10 "/>
</bind>
</comp>

<comp id="454" class="1004" name="mul_ln35_5_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="1"/>
<pin id="457" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_5/10 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln35_5_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="4"/>
<pin id="462" dir="0" index="1" bw="32" slack="1"/>
<pin id="463" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_5/10 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln35_8_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_8/10 "/>
</bind>
</comp>

<comp id="469" class="1004" name="an32ShiftReg_3_load_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_3_load/11 "/>
</bind>
</comp>

<comp id="473" class="1004" name="store_ln32_store_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/11 "/>
</bind>
</comp>

<comp id="479" class="1004" name="mul_ln35_6_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="1"/>
<pin id="482" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_6/11 "/>
</bind>
</comp>

<comp id="485" class="1004" name="an32ShiftReg_2_load_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_2_load/12 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln32_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/12 "/>
</bind>
</comp>

<comp id="495" class="1004" name="mul_ln35_7_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="1"/>
<pin id="498" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_7/12 "/>
</bind>
</comp>

<comp id="501" class="1004" name="an32ShiftReg_1_load_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_1_load/13 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln32_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/13 "/>
</bind>
</comp>

<comp id="511" class="1004" name="mul_ln35_8_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="1"/>
<pin id="514" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_8/13 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln35_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="2"/>
<pin id="519" dir="0" index="1" bw="32" slack="3"/>
<pin id="520" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/13 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln35_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="1"/>
<pin id="524" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/13 "/>
</bind>
</comp>

<comp id="526" class="1004" name="an32ShiftReg_0_load_load_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_0_load/14 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln32_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/14 "/>
</bind>
</comp>

<comp id="536" class="1004" name="mul_ln35_9_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="1"/>
<pin id="539" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_9/14 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln29_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="6"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/14 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln35_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="2"/>
<pin id="549" dir="0" index="1" bw="32" slack="1"/>
<pin id="550" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/15 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln35_3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="2"/>
<pin id="553" dir="0" index="1" bw="32" slack="0"/>
<pin id="554" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_3/15 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_data_V_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="5"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_data_V/15 "/>
</bind>
</comp>

<comp id="562" class="1005" name="tmp_1_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="31" slack="1"/>
<pin id="564" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="567" class="1005" name="an32Coef_addr_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="1"/>
<pin id="569" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr "/>
</bind>
</comp>

<comp id="572" class="1005" name="an32Coef_addr_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="6"/>
<pin id="574" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="an32Coef_addr_1 "/>
</bind>
</comp>

<comp id="577" class="1005" name="an32Coef_addr_2_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="2"/>
<pin id="579" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="an32Coef_addr_2 "/>
</bind>
</comp>

<comp id="582" class="1005" name="an32Coef_addr_3_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="3"/>
<pin id="584" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="an32Coef_addr_3 "/>
</bind>
</comp>

<comp id="587" class="1005" name="an32Coef_addr_4_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="4"/>
<pin id="589" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="an32Coef_addr_4 "/>
</bind>
</comp>

<comp id="592" class="1005" name="an32Coef_addr_5_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="7"/>
<pin id="594" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="an32Coef_addr_5 "/>
</bind>
</comp>

<comp id="597" class="1005" name="an32Coef_addr_6_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="8"/>
<pin id="599" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="an32Coef_addr_6 "/>
</bind>
</comp>

<comp id="602" class="1005" name="an32Coef_addr_7_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="9"/>
<pin id="604" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="an32Coef_addr_7 "/>
</bind>
</comp>

<comp id="607" class="1005" name="an32Coef_addr_8_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="10"/>
<pin id="609" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="an32Coef_addr_8 "/>
</bind>
</comp>

<comp id="612" class="1005" name="an32Coef_addr_9_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="4" slack="11"/>
<pin id="614" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="an32Coef_addr_9 "/>
</bind>
</comp>

<comp id="617" class="1005" name="an32Coef_addr_10_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="5"/>
<pin id="619" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="an32Coef_addr_10 "/>
</bind>
</comp>

<comp id="622" class="1005" name="icmp_ln22_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="626" class="1005" name="add_ln22_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="31" slack="0"/>
<pin id="628" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="631" class="1005" name="mul_ln35_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="2"/>
<pin id="633" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln35 "/>
</bind>
</comp>

<comp id="636" class="1005" name="an32ShiftReg_7_load_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="4"/>
<pin id="638" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="an32ShiftReg_7_load "/>
</bind>
</comp>

<comp id="641" class="1005" name="mul_ln35_2_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35_2 "/>
</bind>
</comp>

<comp id="646" class="1005" name="mul_ln35_3_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="3"/>
<pin id="648" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln35_3 "/>
</bind>
</comp>

<comp id="651" class="1005" name="add_ln35_4_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="4"/>
<pin id="653" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln35_4 "/>
</bind>
</comp>

<comp id="656" class="1005" name="mul_ln35_4_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="2"/>
<pin id="658" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln35_4 "/>
</bind>
</comp>

<comp id="661" class="1005" name="tmp_data_V_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="6"/>
<pin id="663" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="tmp_keep_V_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="4" slack="7"/>
<pin id="668" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_strb_V_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="4" slack="7"/>
<pin id="673" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="676" class="1005" name="tmp_user_V_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="7"/>
<pin id="678" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_last_V_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="7"/>
<pin id="683" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_id_V_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="7"/>
<pin id="688" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_dest_V_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="7"/>
<pin id="693" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="696" class="1005" name="mul_ln35_10_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35_10 "/>
</bind>
</comp>

<comp id="701" class="1005" name="mul_ln35_1_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35_1 "/>
</bind>
</comp>

<comp id="706" class="1005" name="add_ln35_7_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35_7 "/>
</bind>
</comp>

<comp id="711" class="1005" name="mul_ln35_5_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="3"/>
<pin id="713" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln35_5 "/>
</bind>
</comp>

<comp id="716" class="1005" name="add_ln35_8_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="5"/>
<pin id="718" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="add_ln35_8 "/>
</bind>
</comp>

<comp id="721" class="1005" name="mul_ln35_6_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="2"/>
<pin id="723" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln35_6 "/>
</bind>
</comp>

<comp id="726" class="1005" name="mul_ln35_7_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35_7 "/>
</bind>
</comp>

<comp id="731" class="1005" name="mul_ln35_8_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="2"/>
<pin id="733" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln35_8 "/>
</bind>
</comp>

<comp id="736" class="1005" name="add_ln35_2_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="2"/>
<pin id="738" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln35_2 "/>
</bind>
</comp>

<comp id="741" class="1005" name="mul_ln35_9_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35_9 "/>
</bind>
</comp>

<comp id="746" class="1005" name="tmp_data_V_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="140"><net_src comp="58" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="152"><net_src comp="116" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="142" pin=5"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="142" pin=6"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="142" pin=7"/></net>

<net id="177"><net_src comp="118" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="160" pin=4"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="160" pin=5"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="160" pin=6"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="160" pin=7"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="90" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="92" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="90" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="94" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="90" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="96" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="90" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="98" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="90" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="100" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="90" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="102" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="90" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="104" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="90" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="106" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="90" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="108" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="90" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="110" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="90" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="90" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="281"><net_src comp="112" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="273" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="136" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="82" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="84" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="297" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="86" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="88" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="317"><net_src comp="282" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="282" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="114" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="289" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="36" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="289" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="38" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="344" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="289" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="367"><net_src comp="40" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="38" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="364" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="289" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="142" pin="8"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="142" pin="8"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="142" pin="8"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="142" pin="8"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="142" pin="8"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="142" pin="8"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="142" pin="8"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="380" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="289" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="34" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="32" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="414" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="289" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="34" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="443"><net_src comp="435" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="42" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="40" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="444" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="289" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="468"><net_src comp="460" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="44" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="469" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="42" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="469" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="289" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="46" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="44" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="485" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="289" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="48" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="501" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="46" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="501" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="289" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="525"><net_src comp="517" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="50" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="48" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="526" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="289" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="50" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="555"><net_src comp="547" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="551" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="561"><net_src comp="556" pin="2"/><net_sink comp="160" pin=8"/></net>

<net id="565"><net_src comp="303" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="570"><net_src comp="185" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="575"><net_src comp="193" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="580"><net_src comp="201" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="585"><net_src comp="209" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="590"><net_src comp="217" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="595"><net_src comp="225" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="600"><net_src comp="233" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="605"><net_src comp="241" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="610"><net_src comp="249" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="615"><net_src comp="257" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="620"><net_src comp="265" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="625"><net_src comp="313" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="318" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="634"><net_src comp="328" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="639"><net_src comp="334" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="644"><net_src comp="338" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="649"><net_src comp="354" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="654"><net_src comp="360" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="659"><net_src comp="374" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="664"><net_src comp="380" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="669"><net_src comp="384" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="160" pin=9"/></net>

<net id="674"><net_src comp="388" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="160" pin=10"/></net>

<net id="679"><net_src comp="392" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="160" pin=11"/></net>

<net id="684"><net_src comp="396" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="160" pin=12"/></net>

<net id="689"><net_src comp="400" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="160" pin=13"/></net>

<net id="694"><net_src comp="404" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="160" pin=14"/></net>

<net id="699"><net_src comp="408" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="704"><net_src comp="424" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="709"><net_src comp="439" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="714"><net_src comp="454" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="719"><net_src comp="464" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="724"><net_src comp="479" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="729"><net_src comp="495" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="734"><net_src comp="511" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="739"><net_src comp="521" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="744"><net_src comp="536" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="749"><net_src comp="556" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="160" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pstrmOutput_V_data_V | {16 }
	Port: pstrmOutput_V_keep_V | {16 }
	Port: pstrmOutput_V_strb_V | {16 }
	Port: pstrmOutput_V_user_V | {16 }
	Port: pstrmOutput_V_last_V | {16 }
	Port: pstrmOutput_V_id_V | {16 }
	Port: pstrmOutput_V_dest_V | {16 }
	Port: an32ShiftReg_9 | {9 }
	Port: an32ShiftReg_8 | {9 }
	Port: an32ShiftReg_7 | {6 }
	Port: an32ShiftReg_6 | {7 }
	Port: an32ShiftReg_5 | {10 }
	Port: an32ShiftReg_4 | {11 }
	Port: an32ShiftReg_3 | {12 }
	Port: an32ShiftReg_2 | {13 }
	Port: an32ShiftReg_1 | {14 }
	Port: an32ShiftReg_0 | {14 }
 - Input state : 
	Port: fir_n11_strm : pstrmInput_V_data_V | {8 }
	Port: fir_n11_strm : pstrmInput_V_keep_V | {8 }
	Port: fir_n11_strm : pstrmInput_V_strb_V | {8 }
	Port: fir_n11_strm : pstrmInput_V_user_V | {8 }
	Port: fir_n11_strm : pstrmInput_V_last_V | {8 }
	Port: fir_n11_strm : pstrmInput_V_id_V | {8 }
	Port: fir_n11_strm : pstrmInput_V_dest_V | {8 }
	Port: fir_n11_strm : an32Coef | {2 3 4 5 6 7 8 9 10 11 12 13 }
	Port: fir_n11_strm : regXferLeng_V | {1 }
	Port: fir_n11_strm : an32ShiftReg_9 | {4 }
	Port: fir_n11_strm : an32ShiftReg_8 | {9 }
	Port: fir_n11_strm : an32ShiftReg_7 | {5 }
	Port: fir_n11_strm : an32ShiftReg_6 | {6 }
	Port: fir_n11_strm : an32ShiftReg_5 | {7 }
	Port: fir_n11_strm : an32ShiftReg_4 | {10 }
	Port: fir_n11_strm : an32ShiftReg_3 | {11 }
	Port: fir_n11_strm : an32ShiftReg_2 | {12 }
	Port: fir_n11_strm : an32ShiftReg_1 | {13 }
	Port: fir_n11_strm : an32ShiftReg_0 | {14 }
  - Chain level:
	State 1
		ret_V : 1
		tmp_1 : 2
	State 2
		icmp_ln22 : 1
		add_ln22 : 1
		br_ln22 : 2
	State 3
	State 4
		mul_ln35 : 1
	State 5
		mul_ln35_2 : 1
	State 6
		store_ln32 : 1
		mul_ln35_3 : 1
	State 7
		store_ln32 : 1
		mul_ln35_4 : 1
	State 8
		mul_ln35_10 : 1
	State 9
		store_ln32 : 1
		mul_ln35_1 : 1
		add_ln35_7 : 1
	State 10
		store_ln32 : 1
		mul_ln35_5 : 1
		add_ln35_8 : 1
	State 11
		store_ln32 : 1
		mul_ln35_6 : 1
	State 12
		store_ln32 : 1
		mul_ln35_7 : 1
	State 13
		store_ln32 : 1
		mul_ln35_8 : 1
		add_ln35_2 : 1
	State 14
		store_ln32 : 1
		mul_ln35_9 : 1
	State 15
		add_ln35_3 : 1
		tmp_data_V : 2
		write_ln38 : 3
	State 16
		empty_5 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |          ret_V_fu_297          |    0    |    0    |    39   |
|          |         add_ln22_fu_318        |    0    |    0    |    38   |
|          |        add_ln35_4_fu_360       |    0    |    0    |    39   |
|          |        add_ln35_6_fu_435       |    0    |    0    |    32   |
|          |        add_ln35_7_fu_439       |    0    |    0    |    32   |
|    add   |        add_ln35_5_fu_460       |    0    |    0    |    32   |
|          |        add_ln35_8_fu_464       |    0    |    0    |    32   |
|          |        add_ln35_1_fu_517       |    0    |    0    |    32   |
|          |        add_ln35_2_fu_521       |    0    |    0    |    32   |
|          |         add_ln35_fu_547        |    0    |    0    |    39   |
|          |        add_ln35_3_fu_551       |    0    |    0    |    32   |
|          |        tmp_data_V_fu_556       |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |         mul_ln35_fu_328        |    3    |    0    |    20   |
|          |        mul_ln35_2_fu_338       |    3    |    0    |    20   |
|          |        mul_ln35_3_fu_354       |    3    |    0    |    20   |
|          |        mul_ln35_4_fu_374       |    3    |    0    |    20   |
|          |       mul_ln35_10_fu_408       |    3    |    0    |    20   |
|    mul   |        mul_ln35_1_fu_424       |    3    |    0    |    20   |
|          |        mul_ln35_5_fu_454       |    3    |    0    |    20   |
|          |        mul_ln35_6_fu_479       |    3    |    0    |    20   |
|          |        mul_ln35_7_fu_495       |    3    |    0    |    20   |
|          |        mul_ln35_8_fu_511       |    3    |    0    |    20   |
|          |        mul_ln35_9_fu_536       |    3    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln22_fu_313        |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|
|   read   | regXferLeng_V_read_read_fu_136 |    0    |    0    |    0    |
|          |       empty_4_read_fu_142      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |        grp_write_fu_160        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   zext   |        zext_ln215_fu_293       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|          tmp_1_fu_303          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       tmp_data_V_1_fu_380      |    0    |    0    |    0    |
|          |        tmp_keep_V_fu_384       |    0    |    0    |    0    |
|          |        tmp_strb_V_fu_388       |    0    |    0    |    0    |
|extractvalue|        tmp_user_V_fu_392       |    0    |    0    |    0    |
|          |        tmp_last_V_fu_396       |    0    |    0    |    0    |
|          |         tmp_id_V_fu_400        |    0    |    0    |    0    |
|          |        tmp_dest_V_fu_404       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    33   |    0    |   649   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln22_reg_626     |   31   |
|     add_ln35_2_reg_736    |   32   |
|     add_ln35_4_reg_651    |   32   |
|     add_ln35_7_reg_706    |   32   |
|     add_ln35_8_reg_716    |   32   |
|  an32Coef_addr_10_reg_617 |    4   |
|  an32Coef_addr_1_reg_572  |    4   |
|  an32Coef_addr_2_reg_577  |    4   |
|  an32Coef_addr_3_reg_582  |    4   |
|  an32Coef_addr_4_reg_587  |    4   |
|  an32Coef_addr_5_reg_592  |    4   |
|  an32Coef_addr_6_reg_597  |    4   |
|  an32Coef_addr_7_reg_602  |    4   |
|  an32Coef_addr_8_reg_607  |    4   |
|  an32Coef_addr_9_reg_612  |    4   |
|   an32Coef_addr_reg_567   |    4   |
|an32ShiftReg_7_load_reg_636|   32   |
|     icmp_ln22_reg_622     |    1   |
|    mul_ln35_10_reg_696    |   32   |
|     mul_ln35_1_reg_701    |   32   |
|     mul_ln35_2_reg_641    |   32   |
|     mul_ln35_3_reg_646    |   32   |
|     mul_ln35_4_reg_656    |   32   |
|     mul_ln35_5_reg_711    |   32   |
|     mul_ln35_6_reg_721    |   32   |
|     mul_ln35_7_reg_726    |   32   |
|     mul_ln35_8_reg_731    |   32   |
|     mul_ln35_9_reg_741    |   32   |
|      mul_ln35_reg_631     |   32   |
|    n32XferCnt_0_reg_278   |   31   |
|          reg_289          |   32   |
|       tmp_1_reg_562       |   31   |
|    tmp_data_V_1_reg_661   |   32   |
|     tmp_data_V_reg_746    |   32   |
|     tmp_dest_V_reg_691    |    1   |
|      tmp_id_V_reg_686     |    1   |
|     tmp_keep_V_reg_666    |    4   |
|     tmp_last_V_reg_681    |    1   |
|     tmp_strb_V_reg_671    |    4   |
|     tmp_user_V_reg_676    |    1   |
+---------------------------+--------+
|           Total           |   758  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_160 |  p8  |   2  |  32  |   64   ||    9    |
| grp_access_fu_273 |  p0  |  11  |   4  |   44   ||    50   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   108  ||  3.8445 ||    59   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |    0   |   649  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   59   |
|  Register |    -   |    -   |   758  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |    3   |   758  |   708  |
+-----------+--------+--------+--------+--------+
