
*** Running vivado
    with args -log axi_spi_top_system_ila_3_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_spi_top_system_ila_3_1.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source axi_spi_top_system_ila_3_1.tcl -notrace
Command: synth_design -top axi_spi_top_system_ila_3_1 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17828 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 490.730 ; gain = 130.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_system_ila_3_1' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/synth/axi_spi_top_system_ila_3_1.v:216]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/synth/axi_spi_top_system_ila_3_1.v:228]
INFO: [Synth 8-6157] synthesizing module 'bd_bc67' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/synth/bd_bc67.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/synth/bd_bc67.v:25]
INFO: [Synth 8-6157] synthesizing module 'bd_bc67_ila_lib_0' [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50859]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50859]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50709]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50709]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50798]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50798]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_6_ila' requires 1033 connections, but only 1027 given [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity bd_bc67_ila_lib_0 does not have driver. [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:100]
INFO: [Synth 8-6155] done synthesizing module 'bd_bc67_ila_lib_0' (48#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/synth/bd_bc67.v:25]
INFO: [Synth 8-6155] done synthesizing module 'bd_bc67' (49#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/synth/bd_bc67.v:10]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_system_ila_3_1' (50#1) [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/synth/axi_spi_top_system_ila_3_1.v:216]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[223]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[222]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[221]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[220]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[219]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[218]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[217]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[216]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[215]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[214]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[213]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[212]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[211]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[210]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[209]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[208]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[207]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[206]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[205]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[204]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[203]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[202]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[201]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[200]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[199]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[198]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[197]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[196]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[195]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[194]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[193]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[192]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[191]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[190]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[189]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[188]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[187]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[186]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[185]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[184]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[183]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[182]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[181]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[180]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[179]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[178]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[177]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[176]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[175]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[174]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[173]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[172]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[171]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[170]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[169]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[168]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[167]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[166]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[165]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[164]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[163]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[162]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[161]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[160]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[159]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[158]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[157]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[156]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[155]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[154]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[153]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[152]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[151]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[150]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[149]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[148]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[147]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[146]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[145]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[144]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:46 ; elapsed = 00:05:50 . Memory (MB): peak = 1014.617 ; gain = 654.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/synth/bd_bc67_ila_lib_0.v:3211]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:47 ; elapsed = 00:05:51 . Memory (MB): peak = 1014.617 ; gain = 654.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:47 ; elapsed = 00:05:51 . Memory (MB): peak = 1014.617 ; gain = 654.832
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/axi_spi_top_system_ila_3_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/axi_spi_top_system_ila_3_1_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'inst/ila_lib/inst'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'inst/ila_lib/inst'
Parsing XDC File [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/axi_spi_top_system_ila_3_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/axi_spi_top_system_ila_3_1_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/axi_spi_top_system_ila_3_1_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_spi_top_system_ila_3_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_spi_top_system_ila_3_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 92 instances
  CFGLUT5 => SRLC32E: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1107.082 ; gain = 1.125
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:09 ; elapsed = 00:06:14 . Memory (MB): peak = 1107.082 ; gain = 747.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:09 ; elapsed = 00:06:14 . Memory (MB): peak = 1107.082 ; gain = 747.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/ila_lib/inst. (constraint file  D:/Vivado2018_wrk/axi_spi/axi_spi.runs/axi_spi_top_system_ila_3_1_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ila_lib. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:09 ; elapsed = 00:06:14 . Memory (MB): peak = 1107.082 ; gain = 747.297
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm299AF681FE00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm299AF67FEE00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm299AF67B4A00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm299AF6795B00'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:16 ; elapsed = 00:06:23 . Memory (MB): peak = 1107.082 ; gain = 747.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 18    
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	             1024 Bit    Registers := 2     
	              128 Bit    Registers := 2     
	              124 Bit    Registers := 9     
	               62 Bit    Registers := 4     
	               33 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 86    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 103   
+---Muxes : 
	   2 Input    124 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 14    
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 4     
	   3 Input     15 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 13    
	   2 Input      3 Bit        Muxes := 4     
	  10 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 95    
	   3 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_6_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 9     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_6_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_6_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ila_v6_2_6_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_6_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_6_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	              124 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    124 Bit        Muxes := 1     
Module ila_v6_2_6_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_6_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_6_ila.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]' (FDRE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]' (FDRE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff8_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_trig/CAP_QUAL_STRG_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ila_lib/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[15] )
INFO: [Synth 8-3332] Sequential element (reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[15]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[14]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[13]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[12]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[11]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[10]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[9]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[8]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[7]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[6]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[5]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[4]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[3]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[2]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[1]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[0]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff8_reg[14]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff8_reg[5]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1023]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1022]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1021]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1020]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1019]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1018]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1017]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1016]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1015]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1014]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1013]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1012]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1011]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1010]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1009]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1008]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1007]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1006]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1005]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1004]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1003]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1002]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1001]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1000]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[999]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[998]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[997]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[996]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[995]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[994]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[993]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[992]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[991]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[990]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[989]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[988]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[987]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[986]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[985]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[984]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[983]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[982]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[981]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[980]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[979]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[978]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[977]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[976]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[975]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[974]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[973]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[972]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[971]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[970]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[969]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[968]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[967]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[966]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[965]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[964]) is unused and will be removed from module ila_v6_2_6_ila_register.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:25 ; elapsed = 00:06:32 . Memory (MB): peak = 1107.082 ; gain = 747.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:37 ; elapsed = 00:06:45 . Memory (MB): peak = 1107.082 ; gain = 747.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:38 ; elapsed = 00:06:46 . Memory (MB): peak = 1107.082 ; gain = 747.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:39 ; elapsed = 00:06:48 . Memory (MB): peak = 1107.082 ; gain = 747.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_addr [1] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_addr [2] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_addr [4] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_addr [5] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_addr [6] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_addr [8] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_addr [9] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_addr [10] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_en  is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:41 ; elapsed = 00:06:49 . Memory (MB): peak = 1107.082 ; gain = 747.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:41 ; elapsed = 00:06:49 . Memory (MB): peak = 1107.082 ; gain = 747.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:42 ; elapsed = 00:06:50 . Memory (MB): peak = 1107.082 ; gain = 747.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:42 ; elapsed = 00:06:50 . Memory (MB): peak = 1107.082 ; gain = 747.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:42 ; elapsed = 00:06:50 . Memory (MB): peak = 1107.082 ; gain = 747.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:42 ; elapsed = 00:06:50 . Memory (MB): peak = 1107.082 ; gain = 747.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_6_ila | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_6_ila | ila_core_inst/shifted_data_in_reg[8][123]                                        | 9      | 124   | NO           | NO                 | YES               | 124    | 0       | 
|ila_v6_2_6_ila | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_6_ila | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    41|
|2     |CFGLUT5  |    98|
|3     |LUT1     |    31|
|4     |LUT2     |    62|
|5     |LUT3     |   106|
|6     |LUT4     |    96|
|7     |LUT5     |   109|
|8     |LUT6     |  1103|
|9     |MUXF7    |   271|
|10    |MUXF8    |   125|
|11    |RAMB36E1 |   224|
|12    |SRL16E   |   128|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  1894|
|16    |FDSE     |    19|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------+------------------------------------------------+------+
|      |Instance                                                                    |Module                                          |Cells |
+------+----------------------------------------------------------------------------+------------------------------------------------+------+
|1     |top                                                                         |                                                |  4326|
|2     |  inst                                                                      |bd_bc67                                         |  4326|
|3     |    ila_lib                                                                 |bd_bc67_ila_lib_0                               |  4326|
|4     |      inst                                                                  |ila_v6_2_6_ila                                  |  4326|
|5     |        ila_core_inst                                                       |ila_v6_2_6_ila_core                             |  4319|
|6     |          ila_trace_memory_inst                                             |ila_v6_2_6_ila_trace_memory                     |  1129|
|7     |            \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6                              |  1129|
|8     |              inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth                        |  1129|
|9     |                \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top                                 |  1129|
|10    |                  \valid.cstr                                               |blk_mem_gen_generic_cstr                        |  1129|
|11    |                    \bindec_a.bindec_inst_a                                 |bindec                                          |    15|
|12    |                    \has_mux_b.B                                            |blk_mem_gen_mux__parameterized0                 |   890|
|13    |                    \ramloop[0].ram.r                                       |blk_mem_gen_prim_width                          |     1|
|14    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper                        |     1|
|15    |                    \ramloop[100].ram.r                                     |blk_mem_gen_prim_width__parameterized99         |     1|
|16    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized99       |     1|
|17    |                    \ramloop[101].ram.r                                     |blk_mem_gen_prim_width__parameterized100        |     1|
|18    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized100      |     1|
|19    |                    \ramloop[102].ram.r                                     |blk_mem_gen_prim_width__parameterized101        |     1|
|20    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized101      |     1|
|21    |                    \ramloop[103].ram.r                                     |blk_mem_gen_prim_width__parameterized102        |     1|
|22    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized102      |     1|
|23    |                    \ramloop[104].ram.r                                     |blk_mem_gen_prim_width__parameterized103        |     1|
|24    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized103      |     1|
|25    |                    \ramloop[105].ram.r                                     |blk_mem_gen_prim_width__parameterized104        |     1|
|26    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized104      |     1|
|27    |                    \ramloop[106].ram.r                                     |blk_mem_gen_prim_width__parameterized105        |     1|
|28    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized105      |     1|
|29    |                    \ramloop[107].ram.r                                     |blk_mem_gen_prim_width__parameterized106        |     1|
|30    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized106      |     1|
|31    |                    \ramloop[108].ram.r                                     |blk_mem_gen_prim_width__parameterized107        |     1|
|32    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized107      |     1|
|33    |                    \ramloop[109].ram.r                                     |blk_mem_gen_prim_width__parameterized108        |     1|
|34    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized108      |     1|
|35    |                    \ramloop[10].ram.r                                      |blk_mem_gen_prim_width__parameterized9          |     1|
|36    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized9        |     1|
|37    |                    \ramloop[110].ram.r                                     |blk_mem_gen_prim_width__parameterized109        |     1|
|38    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized109      |     1|
|39    |                    \ramloop[111].ram.r                                     |blk_mem_gen_prim_width__parameterized110        |     1|
|40    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized110      |     1|
|41    |                    \ramloop[112].ram.r                                     |blk_mem_gen_prim_width__parameterized111        |     1|
|42    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized111      |     1|
|43    |                    \ramloop[113].ram.r                                     |blk_mem_gen_prim_width__parameterized112        |     1|
|44    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized112      |     1|
|45    |                    \ramloop[114].ram.r                                     |blk_mem_gen_prim_width__parameterized113        |     1|
|46    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized113      |     1|
|47    |                    \ramloop[115].ram.r                                     |blk_mem_gen_prim_width__parameterized114        |     1|
|48    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized114      |     1|
|49    |                    \ramloop[116].ram.r                                     |blk_mem_gen_prim_width__parameterized115        |     1|
|50    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized115      |     1|
|51    |                    \ramloop[117].ram.r                                     |blk_mem_gen_prim_width__parameterized116        |     1|
|52    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized116      |     1|
|53    |                    \ramloop[118].ram.r                                     |blk_mem_gen_prim_width__parameterized117        |     1|
|54    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized117      |     1|
|55    |                    \ramloop[119].ram.r                                     |blk_mem_gen_prim_width__parameterized118        |     1|
|56    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized118      |     1|
|57    |                    \ramloop[11].ram.r                                      |blk_mem_gen_prim_width__parameterized10         |     1|
|58    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized10       |     1|
|59    |                    \ramloop[120].ram.r                                     |blk_mem_gen_prim_width__parameterized119        |     1|
|60    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized119      |     1|
|61    |                    \ramloop[121].ram.r                                     |blk_mem_gen_prim_width__parameterized120        |     1|
|62    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized120      |     1|
|63    |                    \ramloop[122].ram.r                                     |blk_mem_gen_prim_width__parameterized121        |     1|
|64    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized121      |     1|
|65    |                    \ramloop[123].ram.r                                     |blk_mem_gen_prim_width__parameterized122        |     1|
|66    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized122      |     1|
|67    |                    \ramloop[124].ram.r                                     |blk_mem_gen_prim_width__parameterized123        |     1|
|68    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized123      |     1|
|69    |                    \ramloop[125].ram.r                                     |blk_mem_gen_prim_width__parameterized124        |     1|
|70    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized124      |     1|
|71    |                    \ramloop[126].ram.r                                     |blk_mem_gen_prim_width__parameterized125        |     1|
|72    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized125      |     1|
|73    |                    \ramloop[127].ram.r                                     |blk_mem_gen_prim_width__parameterized126        |     1|
|74    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized126      |     1|
|75    |                    \ramloop[128].ram.r                                     |blk_mem_gen_prim_width__parameterized127        |     1|
|76    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized127      |     1|
|77    |                    \ramloop[129].ram.r                                     |blk_mem_gen_prim_width__parameterized128        |     1|
|78    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized128      |     1|
|79    |                    \ramloop[12].ram.r                                      |blk_mem_gen_prim_width__parameterized11         |     1|
|80    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized11       |     1|
|81    |                    \ramloop[130].ram.r                                     |blk_mem_gen_prim_width__parameterized129        |     1|
|82    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized129      |     1|
|83    |                    \ramloop[131].ram.r                                     |blk_mem_gen_prim_width__parameterized130        |     1|
|84    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized130      |     1|
|85    |                    \ramloop[132].ram.r                                     |blk_mem_gen_prim_width__parameterized131        |     1|
|86    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized131      |     1|
|87    |                    \ramloop[133].ram.r                                     |blk_mem_gen_prim_width__parameterized132        |     1|
|88    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized132      |     1|
|89    |                    \ramloop[134].ram.r                                     |blk_mem_gen_prim_width__parameterized133        |     1|
|90    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized133      |     1|
|91    |                    \ramloop[135].ram.r                                     |blk_mem_gen_prim_width__parameterized134        |     1|
|92    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized134      |     1|
|93    |                    \ramloop[136].ram.r                                     |blk_mem_gen_prim_width__parameterized135        |     1|
|94    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized135      |     1|
|95    |                    \ramloop[137].ram.r                                     |blk_mem_gen_prim_width__parameterized136        |     1|
|96    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized136      |     1|
|97    |                    \ramloop[138].ram.r                                     |blk_mem_gen_prim_width__parameterized137        |     1|
|98    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized137      |     1|
|99    |                    \ramloop[139].ram.r                                     |blk_mem_gen_prim_width__parameterized138        |     1|
|100   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized138      |     1|
|101   |                    \ramloop[13].ram.r                                      |blk_mem_gen_prim_width__parameterized12         |     1|
|102   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized12       |     1|
|103   |                    \ramloop[140].ram.r                                     |blk_mem_gen_prim_width__parameterized139        |     1|
|104   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized139      |     1|
|105   |                    \ramloop[141].ram.r                                     |blk_mem_gen_prim_width__parameterized140        |     1|
|106   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized140      |     1|
|107   |                    \ramloop[142].ram.r                                     |blk_mem_gen_prim_width__parameterized141        |     1|
|108   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized141      |     1|
|109   |                    \ramloop[143].ram.r                                     |blk_mem_gen_prim_width__parameterized142        |     1|
|110   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized142      |     1|
|111   |                    \ramloop[144].ram.r                                     |blk_mem_gen_prim_width__parameterized143        |     1|
|112   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized143      |     1|
|113   |                    \ramloop[145].ram.r                                     |blk_mem_gen_prim_width__parameterized144        |     1|
|114   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized144      |     1|
|115   |                    \ramloop[146].ram.r                                     |blk_mem_gen_prim_width__parameterized145        |     1|
|116   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized145      |     1|
|117   |                    \ramloop[147].ram.r                                     |blk_mem_gen_prim_width__parameterized146        |     1|
|118   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized146      |     1|
|119   |                    \ramloop[148].ram.r                                     |blk_mem_gen_prim_width__parameterized147        |     1|
|120   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized147      |     1|
|121   |                    \ramloop[149].ram.r                                     |blk_mem_gen_prim_width__parameterized148        |     1|
|122   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized148      |     1|
|123   |                    \ramloop[14].ram.r                                      |blk_mem_gen_prim_width__parameterized13         |     1|
|124   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized13       |     1|
|125   |                    \ramloop[150].ram.r                                     |blk_mem_gen_prim_width__parameterized149        |     1|
|126   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized149      |     1|
|127   |                    \ramloop[151].ram.r                                     |blk_mem_gen_prim_width__parameterized150        |     1|
|128   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized150      |     1|
|129   |                    \ramloop[152].ram.r                                     |blk_mem_gen_prim_width__parameterized151        |     1|
|130   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized151      |     1|
|131   |                    \ramloop[153].ram.r                                     |blk_mem_gen_prim_width__parameterized152        |     1|
|132   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized152      |     1|
|133   |                    \ramloop[154].ram.r                                     |blk_mem_gen_prim_width__parameterized153        |     1|
|134   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized153      |     1|
|135   |                    \ramloop[155].ram.r                                     |blk_mem_gen_prim_width__parameterized154        |     1|
|136   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized154      |     1|
|137   |                    \ramloop[156].ram.r                                     |blk_mem_gen_prim_width__parameterized155        |     1|
|138   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized155      |     1|
|139   |                    \ramloop[157].ram.r                                     |blk_mem_gen_prim_width__parameterized156        |     1|
|140   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized156      |     1|
|141   |                    \ramloop[158].ram.r                                     |blk_mem_gen_prim_width__parameterized157        |     1|
|142   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized157      |     1|
|143   |                    \ramloop[159].ram.r                                     |blk_mem_gen_prim_width__parameterized158        |     1|
|144   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized158      |     1|
|145   |                    \ramloop[15].ram.r                                      |blk_mem_gen_prim_width__parameterized14         |     1|
|146   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized14       |     1|
|147   |                    \ramloop[160].ram.r                                     |blk_mem_gen_prim_width__parameterized159        |     1|
|148   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized159      |     1|
|149   |                    \ramloop[161].ram.r                                     |blk_mem_gen_prim_width__parameterized160        |     1|
|150   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized160      |     1|
|151   |                    \ramloop[162].ram.r                                     |blk_mem_gen_prim_width__parameterized161        |     1|
|152   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized161      |     1|
|153   |                    \ramloop[163].ram.r                                     |blk_mem_gen_prim_width__parameterized162        |     1|
|154   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized162      |     1|
|155   |                    \ramloop[164].ram.r                                     |blk_mem_gen_prim_width__parameterized163        |     1|
|156   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized163      |     1|
|157   |                    \ramloop[165].ram.r                                     |blk_mem_gen_prim_width__parameterized164        |     1|
|158   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized164      |     1|
|159   |                    \ramloop[166].ram.r                                     |blk_mem_gen_prim_width__parameterized165        |     1|
|160   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized165      |     1|
|161   |                    \ramloop[167].ram.r                                     |blk_mem_gen_prim_width__parameterized166        |     1|
|162   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized166      |     1|
|163   |                    \ramloop[168].ram.r                                     |blk_mem_gen_prim_width__parameterized167        |     1|
|164   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized167      |     1|
|165   |                    \ramloop[169].ram.r                                     |blk_mem_gen_prim_width__parameterized168        |     1|
|166   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized168      |     1|
|167   |                    \ramloop[16].ram.r                                      |blk_mem_gen_prim_width__parameterized15         |     1|
|168   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized15       |     1|
|169   |                    \ramloop[170].ram.r                                     |blk_mem_gen_prim_width__parameterized169        |     1|
|170   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized169      |     1|
|171   |                    \ramloop[171].ram.r                                     |blk_mem_gen_prim_width__parameterized170        |     1|
|172   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized170      |     1|
|173   |                    \ramloop[172].ram.r                                     |blk_mem_gen_prim_width__parameterized171        |     1|
|174   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized171      |     1|
|175   |                    \ramloop[173].ram.r                                     |blk_mem_gen_prim_width__parameterized172        |     1|
|176   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized172      |     1|
|177   |                    \ramloop[174].ram.r                                     |blk_mem_gen_prim_width__parameterized173        |     1|
|178   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized173      |     1|
|179   |                    \ramloop[175].ram.r                                     |blk_mem_gen_prim_width__parameterized174        |     1|
|180   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized174      |     1|
|181   |                    \ramloop[176].ram.r                                     |blk_mem_gen_prim_width__parameterized175        |     1|
|182   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized175      |     1|
|183   |                    \ramloop[177].ram.r                                     |blk_mem_gen_prim_width__parameterized176        |     1|
|184   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized176      |     1|
|185   |                    \ramloop[178].ram.r                                     |blk_mem_gen_prim_width__parameterized177        |     1|
|186   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized177      |     1|
|187   |                    \ramloop[179].ram.r                                     |blk_mem_gen_prim_width__parameterized178        |     1|
|188   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized178      |     1|
|189   |                    \ramloop[17].ram.r                                      |blk_mem_gen_prim_width__parameterized16         |     1|
|190   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized16       |     1|
|191   |                    \ramloop[180].ram.r                                     |blk_mem_gen_prim_width__parameterized179        |     1|
|192   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized179      |     1|
|193   |                    \ramloop[181].ram.r                                     |blk_mem_gen_prim_width__parameterized180        |     1|
|194   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized180      |     1|
|195   |                    \ramloop[182].ram.r                                     |blk_mem_gen_prim_width__parameterized181        |     1|
|196   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized181      |     1|
|197   |                    \ramloop[183].ram.r                                     |blk_mem_gen_prim_width__parameterized182        |     1|
|198   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized182      |     1|
|199   |                    \ramloop[184].ram.r                                     |blk_mem_gen_prim_width__parameterized183        |     1|
|200   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized183      |     1|
|201   |                    \ramloop[185].ram.r                                     |blk_mem_gen_prim_width__parameterized184        |     1|
|202   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized184      |     1|
|203   |                    \ramloop[186].ram.r                                     |blk_mem_gen_prim_width__parameterized185        |     1|
|204   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized185      |     1|
|205   |                    \ramloop[187].ram.r                                     |blk_mem_gen_prim_width__parameterized186        |     1|
|206   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized186      |     1|
|207   |                    \ramloop[188].ram.r                                     |blk_mem_gen_prim_width__parameterized187        |     1|
|208   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized187      |     1|
|209   |                    \ramloop[189].ram.r                                     |blk_mem_gen_prim_width__parameterized188        |     1|
|210   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized188      |     1|
|211   |                    \ramloop[18].ram.r                                      |blk_mem_gen_prim_width__parameterized17         |     1|
|212   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized17       |     1|
|213   |                    \ramloop[190].ram.r                                     |blk_mem_gen_prim_width__parameterized189        |     1|
|214   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized189      |     1|
|215   |                    \ramloop[191].ram.r                                     |blk_mem_gen_prim_width__parameterized190        |     1|
|216   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized190      |     1|
|217   |                    \ramloop[192].ram.r                                     |blk_mem_gen_prim_width__parameterized191        |     1|
|218   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized191      |     1|
|219   |                    \ramloop[193].ram.r                                     |blk_mem_gen_prim_width__parameterized192        |     1|
|220   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized192      |     1|
|221   |                    \ramloop[194].ram.r                                     |blk_mem_gen_prim_width__parameterized193        |     1|
|222   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized193      |     1|
|223   |                    \ramloop[195].ram.r                                     |blk_mem_gen_prim_width__parameterized194        |     1|
|224   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized194      |     1|
|225   |                    \ramloop[196].ram.r                                     |blk_mem_gen_prim_width__parameterized195        |     1|
|226   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized195      |     1|
|227   |                    \ramloop[197].ram.r                                     |blk_mem_gen_prim_width__parameterized196        |     1|
|228   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized196      |     1|
|229   |                    \ramloop[198].ram.r                                     |blk_mem_gen_prim_width__parameterized197        |     1|
|230   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized197      |     1|
|231   |                    \ramloop[199].ram.r                                     |blk_mem_gen_prim_width__parameterized198        |     1|
|232   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized198      |     1|
|233   |                    \ramloop[19].ram.r                                      |blk_mem_gen_prim_width__parameterized18         |     1|
|234   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized18       |     1|
|235   |                    \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized0          |     1|
|236   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized0        |     1|
|237   |                    \ramloop[200].ram.r                                     |blk_mem_gen_prim_width__parameterized199        |     1|
|238   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized199      |     1|
|239   |                    \ramloop[201].ram.r                                     |blk_mem_gen_prim_width__parameterized200        |     1|
|240   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized200      |     1|
|241   |                    \ramloop[202].ram.r                                     |blk_mem_gen_prim_width__parameterized201        |     1|
|242   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized201      |     1|
|243   |                    \ramloop[203].ram.r                                     |blk_mem_gen_prim_width__parameterized202        |     1|
|244   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized202      |     1|
|245   |                    \ramloop[204].ram.r                                     |blk_mem_gen_prim_width__parameterized203        |     1|
|246   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized203      |     1|
|247   |                    \ramloop[205].ram.r                                     |blk_mem_gen_prim_width__parameterized204        |     1|
|248   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized204      |     1|
|249   |                    \ramloop[206].ram.r                                     |blk_mem_gen_prim_width__parameterized205        |     1|
|250   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized205      |     1|
|251   |                    \ramloop[207].ram.r                                     |blk_mem_gen_prim_width__parameterized206        |     1|
|252   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized206      |     1|
|253   |                    \ramloop[208].ram.r                                     |blk_mem_gen_prim_width__parameterized207        |     1|
|254   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized207      |     1|
|255   |                    \ramloop[209].ram.r                                     |blk_mem_gen_prim_width__parameterized208        |     1|
|256   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized208      |     1|
|257   |                    \ramloop[20].ram.r                                      |blk_mem_gen_prim_width__parameterized19         |     1|
|258   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized19       |     1|
|259   |                    \ramloop[210].ram.r                                     |blk_mem_gen_prim_width__parameterized209        |     1|
|260   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized209      |     1|
|261   |                    \ramloop[211].ram.r                                     |blk_mem_gen_prim_width__parameterized210        |     1|
|262   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized210      |     1|
|263   |                    \ramloop[212].ram.r                                     |blk_mem_gen_prim_width__parameterized211        |     1|
|264   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized211      |     1|
|265   |                    \ramloop[213].ram.r                                     |blk_mem_gen_prim_width__parameterized212        |     1|
|266   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized212      |     1|
|267   |                    \ramloop[214].ram.r                                     |blk_mem_gen_prim_width__parameterized213        |     1|
|268   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized213      |     1|
|269   |                    \ramloop[215].ram.r                                     |blk_mem_gen_prim_width__parameterized214        |     1|
|270   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized214      |     1|
|271   |                    \ramloop[216].ram.r                                     |blk_mem_gen_prim_width__parameterized215        |     1|
|272   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized215      |     1|
|273   |                    \ramloop[217].ram.r                                     |blk_mem_gen_prim_width__parameterized216        |     1|
|274   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized216      |     1|
|275   |                    \ramloop[218].ram.r                                     |blk_mem_gen_prim_width__parameterized217        |     1|
|276   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized217      |     1|
|277   |                    \ramloop[219].ram.r                                     |blk_mem_gen_prim_width__parameterized218        |     1|
|278   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized218      |     1|
|279   |                    \ramloop[21].ram.r                                      |blk_mem_gen_prim_width__parameterized20         |     1|
|280   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized20       |     1|
|281   |                    \ramloop[220].ram.r                                     |blk_mem_gen_prim_width__parameterized219        |     1|
|282   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized219      |     1|
|283   |                    \ramloop[221].ram.r                                     |blk_mem_gen_prim_width__parameterized220        |     1|
|284   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized220      |     1|
|285   |                    \ramloop[222].ram.r                                     |blk_mem_gen_prim_width__parameterized221        |     1|
|286   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized221      |     1|
|287   |                    \ramloop[223].ram.r                                     |blk_mem_gen_prim_width__parameterized222        |     1|
|288   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized222      |     1|
|289   |                    \ramloop[22].ram.r                                      |blk_mem_gen_prim_width__parameterized21         |     1|
|290   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized21       |     1|
|291   |                    \ramloop[23].ram.r                                      |blk_mem_gen_prim_width__parameterized22         |     1|
|292   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized22       |     1|
|293   |                    \ramloop[24].ram.r                                      |blk_mem_gen_prim_width__parameterized23         |     1|
|294   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized23       |     1|
|295   |                    \ramloop[25].ram.r                                      |blk_mem_gen_prim_width__parameterized24         |     1|
|296   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized24       |     1|
|297   |                    \ramloop[26].ram.r                                      |blk_mem_gen_prim_width__parameterized25         |     1|
|298   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized25       |     1|
|299   |                    \ramloop[27].ram.r                                      |blk_mem_gen_prim_width__parameterized26         |     1|
|300   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized26       |     1|
|301   |                    \ramloop[28].ram.r                                      |blk_mem_gen_prim_width__parameterized27         |     1|
|302   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized27       |     1|
|303   |                    \ramloop[29].ram.r                                      |blk_mem_gen_prim_width__parameterized28         |     1|
|304   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized28       |     1|
|305   |                    \ramloop[2].ram.r                                       |blk_mem_gen_prim_width__parameterized1          |     1|
|306   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized1        |     1|
|307   |                    \ramloop[30].ram.r                                      |blk_mem_gen_prim_width__parameterized29         |     1|
|308   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized29       |     1|
|309   |                    \ramloop[31].ram.r                                      |blk_mem_gen_prim_width__parameterized30         |     1|
|310   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized30       |     1|
|311   |                    \ramloop[32].ram.r                                      |blk_mem_gen_prim_width__parameterized31         |     1|
|312   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized31       |     1|
|313   |                    \ramloop[33].ram.r                                      |blk_mem_gen_prim_width__parameterized32         |     1|
|314   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized32       |     1|
|315   |                    \ramloop[34].ram.r                                      |blk_mem_gen_prim_width__parameterized33         |     1|
|316   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized33       |     1|
|317   |                    \ramloop[35].ram.r                                      |blk_mem_gen_prim_width__parameterized34         |     1|
|318   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized34       |     1|
|319   |                    \ramloop[36].ram.r                                      |blk_mem_gen_prim_width__parameterized35         |     1|
|320   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized35       |     1|
|321   |                    \ramloop[37].ram.r                                      |blk_mem_gen_prim_width__parameterized36         |     1|
|322   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized36       |     1|
|323   |                    \ramloop[38].ram.r                                      |blk_mem_gen_prim_width__parameterized37         |     1|
|324   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized37       |     1|
|325   |                    \ramloop[39].ram.r                                      |blk_mem_gen_prim_width__parameterized38         |     1|
|326   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized38       |     1|
|327   |                    \ramloop[3].ram.r                                       |blk_mem_gen_prim_width__parameterized2          |     1|
|328   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized2        |     1|
|329   |                    \ramloop[40].ram.r                                      |blk_mem_gen_prim_width__parameterized39         |     1|
|330   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized39       |     1|
|331   |                    \ramloop[41].ram.r                                      |blk_mem_gen_prim_width__parameterized40         |     1|
|332   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized40       |     1|
|333   |                    \ramloop[42].ram.r                                      |blk_mem_gen_prim_width__parameterized41         |     1|
|334   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized41       |     1|
|335   |                    \ramloop[43].ram.r                                      |blk_mem_gen_prim_width__parameterized42         |     1|
|336   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized42       |     1|
|337   |                    \ramloop[44].ram.r                                      |blk_mem_gen_prim_width__parameterized43         |     1|
|338   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized43       |     1|
|339   |                    \ramloop[45].ram.r                                      |blk_mem_gen_prim_width__parameterized44         |     1|
|340   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized44       |     1|
|341   |                    \ramloop[46].ram.r                                      |blk_mem_gen_prim_width__parameterized45         |     1|
|342   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized45       |     1|
|343   |                    \ramloop[47].ram.r                                      |blk_mem_gen_prim_width__parameterized46         |     1|
|344   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized46       |     1|
|345   |                    \ramloop[48].ram.r                                      |blk_mem_gen_prim_width__parameterized47         |     1|
|346   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized47       |     1|
|347   |                    \ramloop[49].ram.r                                      |blk_mem_gen_prim_width__parameterized48         |     1|
|348   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized48       |     1|
|349   |                    \ramloop[4].ram.r                                       |blk_mem_gen_prim_width__parameterized3          |     1|
|350   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized3        |     1|
|351   |                    \ramloop[50].ram.r                                      |blk_mem_gen_prim_width__parameterized49         |     1|
|352   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized49       |     1|
|353   |                    \ramloop[51].ram.r                                      |blk_mem_gen_prim_width__parameterized50         |     1|
|354   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized50       |     1|
|355   |                    \ramloop[52].ram.r                                      |blk_mem_gen_prim_width__parameterized51         |     1|
|356   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized51       |     1|
|357   |                    \ramloop[53].ram.r                                      |blk_mem_gen_prim_width__parameterized52         |     1|
|358   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized52       |     1|
|359   |                    \ramloop[54].ram.r                                      |blk_mem_gen_prim_width__parameterized53         |     1|
|360   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized53       |     1|
|361   |                    \ramloop[55].ram.r                                      |blk_mem_gen_prim_width__parameterized54         |     1|
|362   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized54       |     1|
|363   |                    \ramloop[56].ram.r                                      |blk_mem_gen_prim_width__parameterized55         |     1|
|364   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized55       |     1|
|365   |                    \ramloop[57].ram.r                                      |blk_mem_gen_prim_width__parameterized56         |     1|
|366   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized56       |     1|
|367   |                    \ramloop[58].ram.r                                      |blk_mem_gen_prim_width__parameterized57         |     1|
|368   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized57       |     1|
|369   |                    \ramloop[59].ram.r                                      |blk_mem_gen_prim_width__parameterized58         |     1|
|370   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized58       |     1|
|371   |                    \ramloop[5].ram.r                                       |blk_mem_gen_prim_width__parameterized4          |     1|
|372   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized4        |     1|
|373   |                    \ramloop[60].ram.r                                      |blk_mem_gen_prim_width__parameterized59         |     1|
|374   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized59       |     1|
|375   |                    \ramloop[61].ram.r                                      |blk_mem_gen_prim_width__parameterized60         |     1|
|376   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized60       |     1|
|377   |                    \ramloop[62].ram.r                                      |blk_mem_gen_prim_width__parameterized61         |     1|
|378   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized61       |     1|
|379   |                    \ramloop[63].ram.r                                      |blk_mem_gen_prim_width__parameterized62         |     1|
|380   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized62       |     1|
|381   |                    \ramloop[64].ram.r                                      |blk_mem_gen_prim_width__parameterized63         |     1|
|382   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized63       |     1|
|383   |                    \ramloop[65].ram.r                                      |blk_mem_gen_prim_width__parameterized64         |     1|
|384   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized64       |     1|
|385   |                    \ramloop[66].ram.r                                      |blk_mem_gen_prim_width__parameterized65         |     1|
|386   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized65       |     1|
|387   |                    \ramloop[67].ram.r                                      |blk_mem_gen_prim_width__parameterized66         |     1|
|388   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized66       |     1|
|389   |                    \ramloop[68].ram.r                                      |blk_mem_gen_prim_width__parameterized67         |     1|
|390   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized67       |     1|
|391   |                    \ramloop[69].ram.r                                      |blk_mem_gen_prim_width__parameterized68         |     1|
|392   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized68       |     1|
|393   |                    \ramloop[6].ram.r                                       |blk_mem_gen_prim_width__parameterized5          |     1|
|394   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized5        |     1|
|395   |                    \ramloop[70].ram.r                                      |blk_mem_gen_prim_width__parameterized69         |     1|
|396   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized69       |     1|
|397   |                    \ramloop[71].ram.r                                      |blk_mem_gen_prim_width__parameterized70         |     1|
|398   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized70       |     1|
|399   |                    \ramloop[72].ram.r                                      |blk_mem_gen_prim_width__parameterized71         |     1|
|400   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized71       |     1|
|401   |                    \ramloop[73].ram.r                                      |blk_mem_gen_prim_width__parameterized72         |     1|
|402   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized72       |     1|
|403   |                    \ramloop[74].ram.r                                      |blk_mem_gen_prim_width__parameterized73         |     1|
|404   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized73       |     1|
|405   |                    \ramloop[75].ram.r                                      |blk_mem_gen_prim_width__parameterized74         |     1|
|406   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized74       |     1|
|407   |                    \ramloop[76].ram.r                                      |blk_mem_gen_prim_width__parameterized75         |     1|
|408   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized75       |     1|
|409   |                    \ramloop[77].ram.r                                      |blk_mem_gen_prim_width__parameterized76         |     1|
|410   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized76       |     1|
|411   |                    \ramloop[78].ram.r                                      |blk_mem_gen_prim_width__parameterized77         |     1|
|412   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized77       |     1|
|413   |                    \ramloop[79].ram.r                                      |blk_mem_gen_prim_width__parameterized78         |     1|
|414   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized78       |     1|
|415   |                    \ramloop[7].ram.r                                       |blk_mem_gen_prim_width__parameterized6          |     1|
|416   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized6        |     1|
|417   |                    \ramloop[80].ram.r                                      |blk_mem_gen_prim_width__parameterized79         |     1|
|418   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized79       |     1|
|419   |                    \ramloop[81].ram.r                                      |blk_mem_gen_prim_width__parameterized80         |     1|
|420   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized80       |     1|
|421   |                    \ramloop[82].ram.r                                      |blk_mem_gen_prim_width__parameterized81         |     1|
|422   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized81       |     1|
|423   |                    \ramloop[83].ram.r                                      |blk_mem_gen_prim_width__parameterized82         |     1|
|424   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized82       |     1|
|425   |                    \ramloop[84].ram.r                                      |blk_mem_gen_prim_width__parameterized83         |     1|
|426   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized83       |     1|
|427   |                    \ramloop[85].ram.r                                      |blk_mem_gen_prim_width__parameterized84         |     1|
|428   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized84       |     1|
|429   |                    \ramloop[86].ram.r                                      |blk_mem_gen_prim_width__parameterized85         |     1|
|430   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized85       |     1|
|431   |                    \ramloop[87].ram.r                                      |blk_mem_gen_prim_width__parameterized86         |     1|
|432   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized86       |     1|
|433   |                    \ramloop[88].ram.r                                      |blk_mem_gen_prim_width__parameterized87         |     1|
|434   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized87       |     1|
|435   |                    \ramloop[89].ram.r                                      |blk_mem_gen_prim_width__parameterized88         |     1|
|436   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized88       |     1|
|437   |                    \ramloop[8].ram.r                                       |blk_mem_gen_prim_width__parameterized7          |     1|
|438   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized7        |     1|
|439   |                    \ramloop[90].ram.r                                      |blk_mem_gen_prim_width__parameterized89         |     1|
|440   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized89       |     1|
|441   |                    \ramloop[91].ram.r                                      |blk_mem_gen_prim_width__parameterized90         |     1|
|442   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized90       |     1|
|443   |                    \ramloop[92].ram.r                                      |blk_mem_gen_prim_width__parameterized91         |     1|
|444   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized91       |     1|
|445   |                    \ramloop[93].ram.r                                      |blk_mem_gen_prim_width__parameterized92         |     1|
|446   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized92       |     1|
|447   |                    \ramloop[94].ram.r                                      |blk_mem_gen_prim_width__parameterized93         |     1|
|448   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized93       |     1|
|449   |                    \ramloop[95].ram.r                                      |blk_mem_gen_prim_width__parameterized94         |     1|
|450   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized94       |     1|
|451   |                    \ramloop[96].ram.r                                      |blk_mem_gen_prim_width__parameterized95         |     1|
|452   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized95       |     1|
|453   |                    \ramloop[97].ram.r                                      |blk_mem_gen_prim_width__parameterized96         |     1|
|454   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized96       |     1|
|455   |                    \ramloop[98].ram.r                                      |blk_mem_gen_prim_width__parameterized97         |     1|
|456   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized97       |     1|
|457   |                    \ramloop[99].ram.r                                      |blk_mem_gen_prim_width__parameterized98         |     1|
|458   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized98       |     1|
|459   |                    \ramloop[9].ram.r                                       |blk_mem_gen_prim_width__parameterized8          |     1|
|460   |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized8        |     1|
|461   |          u_ila_cap_ctrl                                                    |ila_v6_2_6_ila_cap_ctrl_legacy                  |   314|
|462   |            U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0            |     5|
|463   |            U_NS0                                                           |ltlib_v1_0_0_cfglut7                            |     6|
|464   |            U_NS1                                                           |ltlib_v1_0_0_cfglut7_39                         |     6|
|465   |            u_cap_addrgen                                                   |ila_v6_2_6_ila_cap_addrgen                      |   292|
|466   |              U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6                            |     3|
|467   |              u_cap_sample_counter                                          |ila_v6_2_6_ila_cap_sample_counter               |    57|
|468   |                U_SCE                                                       |ltlib_v1_0_0_cfglut4_46                         |     1|
|469   |                U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_47                         |     1|
|470   |                U_SCRST                                                     |ltlib_v1_0_0_cfglut6_48                         |     5|
|471   |                u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_49                   |    28|
|472   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_50              |    28|
|473   |                    DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_51       |    12|
|474   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_52 |     5|
|475   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_53 |     5|
|476   |              u_cap_window_counter                                          |ila_v6_2_6_ila_cap_window_counter               |    66|
|477   |                U_WCE                                                       |ltlib_v1_0_0_cfglut4                            |     1|
|478   |                U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5                            |     1|
|479   |                U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_40                         |     1|
|480   |                u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay                      |    12|
|481   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_42              |    12|
|482   |                    DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_43       |    12|
|483   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_44 |     5|
|484   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_45 |     5|
|485   |                u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_41                   |    28|
|486   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay                 |    28|
|487   |                    DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1          |    12|
|488   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1    |     5|
|489   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2    |     5|
|490   |          u_ila_regs                                                        |ila_v6_2_6_ila_register                         |  1410|
|491   |            U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs                              |   302|
|492   |            reg_890                                                         |xsdbs_v1_0_2_reg__parameterized46               |    16|
|493   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_38                        |    16|
|494   |            \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s                            |    76|
|495   |            \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0            |    91|
|496   |            \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1            |    75|
|497   |            reg_15                                                          |xsdbs_v1_0_2_reg__parameterized28               |    27|
|498   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_37                         |    27|
|499   |            reg_16                                                          |xsdbs_v1_0_2_reg__parameterized29               |    17|
|500   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_36                         |    17|
|501   |            reg_17                                                          |xsdbs_v1_0_2_reg__parameterized30               |    25|
|502   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_35                         |    25|
|503   |            reg_18                                                          |xsdbs_v1_0_2_reg__parameterized31               |    29|
|504   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_34                         |    29|
|505   |            reg_19                                                          |xsdbs_v1_0_2_reg__parameterized32               |    17|
|506   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_33                         |    17|
|507   |            reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized33               |    27|
|508   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_32         |    27|
|509   |            reg_6                                                           |xsdbs_v1_0_2_reg__parameterized13               |    26|
|510   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_31                         |    26|
|511   |            reg_7                                                           |xsdbs_v1_0_2_reg__parameterized14               |    43|
|512   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0            |    43|
|513   |            reg_8                                                           |xsdbs_v1_0_2_reg__parameterized15               |    10|
|514   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_30                        |    10|
|515   |            reg_80                                                          |xsdbs_v1_0_2_reg__parameterized34               |    20|
|516   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_29         |    20|
|517   |            reg_81                                                          |xsdbs_v1_0_2_reg__parameterized35               |    17|
|518   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_28                         |    17|
|519   |            reg_82                                                          |xsdbs_v1_0_2_reg__parameterized36               |    17|
|520   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1            |    17|
|521   |            reg_83                                                          |xsdbs_v1_0_2_reg__parameterized37               |    35|
|522   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_27                         |    35|
|523   |            reg_84                                                          |xsdbs_v1_0_2_reg__parameterized38               |    47|
|524   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_26                         |    47|
|525   |            reg_85                                                          |xsdbs_v1_0_2_reg__parameterized39               |    17|
|526   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_25                         |    17|
|527   |            reg_887                                                         |xsdbs_v1_0_2_reg__parameterized41               |     2|
|528   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_24                        |     2|
|529   |            reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized43               |     5|
|530   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_23                        |     5|
|531   |            reg_9                                                           |xsdbs_v1_0_2_reg__parameterized16               |    29|
|532   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_22                        |    29|
|533   |            reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized2            |    92|
|534   |            reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream                         |    34|
|535   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl                            |    34|
|536   |            reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0         |    19|
|537   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat                           |    19|
|538   |          u_ila_reset_ctrl                                                  |ila_v6_2_6_ila_reset_ctrl                       |    46|
|539   |            arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection              |     5|
|540   |            \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer                    |     7|
|541   |            \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_18                 |     6|
|542   |            \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_19                 |     7|
|543   |            \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_20                 |     6|
|544   |            halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_21           |     5|
|545   |          u_trig                                                            |ila_v6_2_6_ila_trigger                          |   349|
|546   |            \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match                              |    12|
|547   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA                         |    10|
|548   |                DUT                                                         |ltlib_v1_0_0_all_typeA                          |     8|
|549   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_17                 |     6|
|550   |            U_TM                                                            |ila_v6_2_6_ila_trig_match                       |   336|
|551   |              \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0              |   168|
|552   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_7       |   167|
|553   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_8        |    43|
|554   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_9  |     5|
|555   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_10 |     5|
|556   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_11 |     5|
|557   |                    \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_12 |     5|
|558   |                    \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_13 |     5|
|559   |                    \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_14 |     5|
|560   |                    \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_15 |     5|
|561   |                    \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_16                 |     6|
|562   |              \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized0_0            |   168|
|563   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0         |   167|
|564   |                  DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0          |    43|
|565   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0    |     5|
|566   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_1  |     5|
|567   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_2  |     5|
|568   |                    \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_3  |     5|
|569   |                    \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_4  |     5|
|570   |                    \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_5  |     5|
|571   |                    \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_6  |     5|
|572   |                    \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice                    |     6|
|573   |          xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd                      |   760|
+------+----------------------------------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:42 ; elapsed = 00:06:50 . Memory (MB): peak = 1107.082 ; gain = 747.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2238 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:06:35 . Memory (MB): peak = 1107.082 ; gain = 654.832
Synthesis Optimization Complete : Time (s): cpu = 00:06:42 ; elapsed = 00:06:50 . Memory (MB): peak = 1107.082 ; gain = 747.297
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 759 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 92 instances
  CFGLUT5 => SRLC32E: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
469 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:49 ; elapsed = 00:06:58 . Memory (MB): peak = 1107.082 ; gain = 758.766
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit, general.maxThreads
INFO: [Common 17-1381] The checkpoint 'D:/Vivado2018_wrk/axi_spi/axi_spi.runs/axi_spi_top_system_ila_3_1_synth_1/axi_spi_top_system_ila_3_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/axi_spi_top_system_ila_3_1.xci
INFO: [Coretcl 2-1174] Renamed 572 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado2018_wrk/axi_spi/axi_spi.runs/axi_spi_top_system_ila_3_1_synth_1/axi_spi_top_system_ila_3_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_spi_top_system_ila_3_1_utilization_synth.rpt -pb axi_spi_top_system_ila_3_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1107.082 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Feb 17 12:55:32 2019...
