<dec f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h' l='48' type='bool llvm::RISCVDAGToDAGISel::MatchSRLIW(llvm::SDNode * N) const'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenDAGISel.inc' l='459704' u='c' c='_ZNK4llvm17RISCVDAGToDAGISel18CheckNodePredicateEPNS_6SDNodeEj'/>
<def f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp' l='812' ll='827' type='bool llvm::RISCVDAGToDAGISel::MatchSRLIW(llvm::SDNode * N) const'/>
<doc f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp' l='808'>// Match (srl (and val, mask), imm) where the result would be a
// zero-extended 32-bit integer. i.e. the mask is 0xffffffff or the result
// is equivalent to this (SimplifyDemandedBits may have removed lower bits
// from the mask that aren&apos;t necessary due to the right-shifting).</doc>
