

================================================================
== Vitis HLS Report for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1'
================================================================
* Date:           Thu Dec 29 14:58:59 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.188 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1  |      256|      256|         1|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|    18830|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|     8204|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     8204|    18866|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |add_ln75_fu_88_p2     |         +|   0|  0|    16|           9|           1|
    |and_ln75_fu_138_p2    |       and|   0|  0|  4096|        8192|        8192|
    |icmp_ln75_fu_82_p2    |      icmp|   0|  0|    11|           9|          10|
    |lshr_ln75_fu_113_p2   |      lshr|   0|  0|  2171|        8192|        8192|
    |or_ln75_fu_154_p2     |        or|   0|  0|  4096|        8192|        8192|
    |shl_ln75_4_fu_148_p2  |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln75_fu_126_p2    |       shl|   0|  0|  2171|          32|        8192|
    |ap_enable_pp0         |       xor|   0|  0|     2|           1|           2|
    |xor_ln75_fu_132_p2    |       xor|   0|  0|  4096|        8192|           2|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0| 18830|       41011|       40975|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+------+-----------+
    |           Name          | LUT| Input Size| Bits | Total Bits|
    +-------------------------+----+-----------+------+-----------+
    |ap_done_int              |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|     1|          2|
    |i_fu_42                  |   9|          2|     9|         18|
    |this_5_5_fu_46           |   9|          2|  8192|      16384|
    +-------------------------+----+-----------+------+-----------+
    |Total                    |  36|          8|  8203|      16406|
    +-------------------------+----+-----------+------+-----------+

    * Register: 
    +-------------------------+------+----+------+-----------+
    |           Name          |  FF  | LUT| Bits | Const Bits|
    +-------------------------+------+----+------+-----------+
    |ap_CS_fsm                |     1|   0|     1|          0|
    |ap_done_reg              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1  |     1|   0|     1|          0|
    |i_fu_42                  |     9|   0|     9|          0|
    |this_5_5_fu_46           |  8192|   0|  8192|          0|
    +-------------------------+------+----+------+-----------+
    |Total                    |  8204|   0|  8204|          0|
    +-------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+------+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits |  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+------+------------+-------------------------------------+--------------+
|ap_clk               |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_75_1|  return value|
|ap_rst               |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_75_1|  return value|
|ap_start             |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_75_1|  return value|
|ap_done              |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_75_1|  return value|
|ap_idle              |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_75_1|  return value|
|ap_ready             |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_75_1|  return value|
|this_5_4             |   in|  8192|     ap_none|                             this_5_4|        scalar|
|this_0_load          |   in|  8192|     ap_none|                          this_0_load|        scalar|
|this_5_5_out         |  out|  8192|      ap_vld|                         this_5_5_out|       pointer|
|this_5_5_out_ap_vld  |  out|     1|      ap_vld|                         this_5_5_out|       pointer|
+---------------------+-----+------+------------+-------------------------------------+--------------+

