{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575380432393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575380432394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 10:40:32 2019 " "Processing started: Tue Dec 03 10:40:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575380432394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575380432394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi-vhdl -c spi-vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi-vhdl -c spi-vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575380432394 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575380432912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/xor2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/xor2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2bit-rtl " "Found design unit 1: xor2bit-rtl" {  } { { "../source/xor2bit.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/xor2bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380433520 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2bit " "Found entity 1: xor2bit" {  } { { "../source/xor2bit.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/xor2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380433520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380433520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master_top-rtl " "Found design unit 1: spi_master_top-rtl" {  } { { "../source/spi_master_top.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380433526 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master_top " "Found entity 1: spi_master_top" {  } { { "../source/spi_master_top.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380433526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380433526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master_datapath-rtl " "Found design unit 1: spi_master_datapath-rtl" {  } { { "../source/spi_master_datapath.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_datapath.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380433531 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master_datapath " "Found entity 1: spi_master_datapath" {  } { { "../source/spi_master_datapath.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380433531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380433531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master_control-rtl " "Found design unit 1: spi_master_control-rtl" {  } { { "../source/spi_master_control.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380433536 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master_control " "Found entity 1: spi_master_control" {  } { { "../source/spi_master_control.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380433536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380433536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/paridade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/paridade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paridade-rtl " "Found design unit 1: paridade-rtl" {  } { { "../source/paridade.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/paridade.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380433541 ""} { "Info" "ISGN_ENTITY_NAME" "1 paridade " "Found entity 1: paridade" {  } { { "../source/paridade.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/paridade.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380433541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380433541 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../source/mux.vhd " "Entity \"mux\" obtained from \"../source/mux.vhd\" instead of from Quartus II megafunction library" {  } { { "../source/mux.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1575380433546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-rtl " "Found design unit 1: mux-rtl" {  } { { "../source/mux.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380433546 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../source/mux.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380433546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380433546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/frequency_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/frequency_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_divider-rtl " "Found design unit 1: frequency_divider-rtl" {  } { { "../source/frequency_divider.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/frequency_divider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380433551 ""} { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "../source/frequency_divider.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/frequency_divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380433551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380433551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-rtl " "Found design unit 1: adder-rtl" {  } { { "../source/adder.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380433556 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../source/adder.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380433556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380433556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/register_16_bits_in_8_bits_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/register_16_bits_in_8_bits_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16_bits_in_8_bits_out-rtl " "Found design unit 1: register_16_bits_in_8_bits_out-rtl" {  } { { "../source/register_16_bits_in_8_bits_out.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/register_16_bits_in_8_bits_out.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380433561 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16_bits_in_8_bits_out " "Found entity 1: register_16_bits_in_8_bits_out" {  } { { "../source/register_16_bits_in_8_bits_out.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/register_16_bits_in_8_bits_out.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380433561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380433561 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "clk_in spi_master_top.vhd(59) " "VHDL Association List error at spi_master_top.vhd(59): formal \"clk_in\" does not exist" {  } { { "../source/spi_master_top.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_top.vhd" 59 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1575380433562 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "i_CLK spi_master_top.vhd(56) " "VHDL error at spi_master_top.vhd(56): formal port or parameter \"i_CLK\" must have actual or default value" {  } { { "../source/spi_master_top.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_top.vhd" 56 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1575380433562 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "i_CLK frequency_divider.vhd(7) " "HDL error at frequency_divider.vhd(7): see declaration for object \"i_CLK\"" {  } { { "../source/frequency_divider.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/frequency_divider.vhd" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575380433562 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "i_RST spi_master_top.vhd(56) " "VHDL error at spi_master_top.vhd(56): formal port or parameter \"i_RST\" must have actual or default value" {  } { { "../source/spi_master_top.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_top.vhd" 56 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1575380433562 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "i_RST frequency_divider.vhd(8) " "HDL error at frequency_divider.vhd(8): see declaration for object \"i_RST\"" {  } { { "../source/frequency_divider.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/frequency_divider.vhd" 8 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575380433563 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575380433933 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 03 10:40:33 2019 " "Processing ended: Tue Dec 03 10:40:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575380433933 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575380433933 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575380433933 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575380433933 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 2 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575380434606 ""}
