--- !Failure
Pass:            generate-ir-wrapper
Name:            MAXIDepthUnspecified
DebugLoc:        { File: vitis/solution/code/LinearContrastStretching.cpp, 
                   Line: 13, Column: 0 }
Function:        _Z24LinearContrastStretchingPjPKjjjjjjj
Args:            
  - String:          'A depth specification is required for MAXI interface port '''
  - Name:            image_out
  - String:          ''' for cosimulation.'
...
--- !Failure
Pass:            generate-ir-wrapper
Name:            MAXIDepthUnspecified
DebugLoc:        { File: vitis/solution/code/LinearContrastStretching.cpp, 
                   Line: 13, Column: 0 }
Function:        _Z24LinearContrastStretchingPjPKjjjjjjj
Args:            
  - String:          'A depth specification is required for MAXI interface port '''
  - Name:            image_in
  - String:          ''' for cosimulation.'
...
--- !Passed
Pass:            reflow-burst-inference
Name:            BurstInferred
DebugLoc:        { File: vitis/solution/code/LinearContrastStretching.cpp, 
                   Line: 24, Column: 19 }
Function:        _Z24LinearContrastStretchingPjPKjjjjjjj
Args:            
  - String:          'Sequential '
  - Direction:       read
  - String:          ' of '
  - Length:          variable
  - String:          ' length'
  - String:          ' has been inferred'
  - String:          ' _XLX_SEP_ '
  - AccessID:        image_inseq
  - ArrayName:       image_in
  - String:          ' '
  - BundleName:      image_in
  - String:          ' '
  - LoopName:        VITIS_LOOP_24_1
  - String:          ' '
  - LoopLoc:         'vitis/solution/code/LinearContrastStretching.cpp:24:19'
  - String:          ' '
  - Function:        'LinearContrastStretching(unsigned int*, unsigned int const*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)'
    DebugLoc:        { File: vitis/solution/code/LinearContrastStretching.cpp, 
                       Line: 13, Column: 0 }
  - String:          ' '
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      load
    DebugLoc:        { File: vitis/solution/code/LinearContrastStretching.cpp, 
                       Line: 26, Column: 13 }
  - OrigDirection:   read
  - OrigID:          for.body.load.5
...
--- !Missed
Pass:            reflow-burst-inference
Name:            AccessInCondBranch
Function:        _Z24LinearContrastStretchingPjPKjjjjjjj
Args:            
  - String:          'Access '
  - Access:          store
  - String:          ' is in the conditional branch'
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      store
  - OrigDirection:   write
  - OrigID:          if.end.store.1
  - ArrayName:       image_out
  - String:          ' '
  - BundleName:      image_out
  - String:          ' '
  - LoopName:        VITIS_LOOP_24_1
  - String:          ' '
  - LoopLoc:         'vitis/solution/code/LinearContrastStretching.cpp:24:19'
  - String:          ' '
  - Function:        'LinearContrastStretching(unsigned int*, unsigned int const*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)'
    DebugLoc:        { File: vitis/solution/code/LinearContrastStretching.cpp, 
                       Line: 13, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-inference
Name:            AccessInCondBranch
DebugLoc:        { File: vitis/solution/code/LinearContrastStretching.cpp, 
                   Line: 28, Column: 25 }
Function:        _Z24LinearContrastStretchingPjPKjjjjjjj
Args:            
  - String:          'Access '
  - Access:          store
    DebugLoc:        { File: vitis/solution/code/LinearContrastStretching.cpp, 
                       Line: 28, Column: 25 }
  - String:          ' is in the conditional branch'
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      store
    DebugLoc:        { File: vitis/solution/code/LinearContrastStretching.cpp, 
                       Line: 28, Column: 25 }
  - OrigDirection:   write
  - OrigID:          if.then.store.2
  - ArrayName:       image_out
  - String:          ' '
  - BundleName:      image_out
  - String:          ' '
  - LoopName:        VITIS_LOOP_24_1
  - String:          ' '
  - LoopLoc:         'vitis/solution/code/LinearContrastStretching.cpp:24:19'
  - String:          ' '
  - Function:        'LinearContrastStretching(unsigned int*, unsigned int const*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)'
    DebugLoc:        { File: vitis/solution/code/LinearContrastStretching.cpp, 
                       Line: 13, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-widen
Name:            GreaterOrEqualThreshold
DebugLoc:        { File: vitis/solution/code/LinearContrastStretching.cpp, 
                   Line: 24, Column: 19 }
Function:        _Z24LinearContrastStretchingPjPKjjjjjjj
Args:            
  - String:          'Could not widen since type '
  - Type:            i32
  - String:          ' size is greater than or equal to the max_widen_bitwidth threshold of '
  - Threshold:       '0'
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: vitis/solution/code/LinearContrastStretching.cpp, 
                       Line: 24, Column: 19 }
  - OrigDirection:   read
  - OrigID:          image_inseq
  - ArrayName:       image_in
  - String:          ' '
  - BundleName:      image_in
  - String:          ' '
  - LoopName:        VITIS_LOOP_24_1
  - String:          ' '
  - LoopLoc:         'vitis/solution/code/LinearContrastStretching.cpp:24:19'
  - String:          ' '
  - Function:        'LinearContrastStretching(unsigned int*, unsigned int const*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)'
    DebugLoc:        { File: vitis/solution/code/LinearContrastStretching.cpp, 
                       Line: 13, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredVerboseSummary
DebugLoc:        { File: vitis/solution/code/LinearContrastStretching.cpp, 
                   Line: 24, Column: 19 }
Function:        _Z24LinearContrastStretchingPjPKjjjjjjj
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' has been inferred.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
  - String:          ' _XLX_SEP_ '
  - AccessID:        seq
  - ArrayName:       ''
  - String:          ' '
  - BundleName:      image_in
  - String:          ' '
  - LoopName:        VITIS_LOOP_24_1
  - String:          ' '
  - LoopLoc:         'vitis/solution/code/LinearContrastStretching.cpp:24:19'
  - String:          ' '
  - Function:        'LinearContrastStretching(unsigned int*, unsigned int const*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)'
    DebugLoc:        { File: vitis/solution/code/LinearContrastStretching.cpp, 
                       Line: 13, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredSummary
DebugLoc:        { File: vitis/solution/code/LinearContrastStretching.cpp, 
                   Line: 24, Column: 19 }
Function:        _Z24LinearContrastStretchingPjPKjjjjjjj
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' in loop '''
  - LoopName:        VITIS_LOOP_24_1
  - String:          '''('
  - LoopLoc:         'vitis/solution/code/LinearContrastStretching.cpp:24:19'
  - String:          ')'
  - String:          ' has been inferred on bundle '''
  - BundleName:      image_in
  - String:          '''.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
...
