INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab1/Lab1.srcs/sources_1/new/and_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module and4gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab1/Lab1.srcs/sim_1/new/tb_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_tb
