{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 06 18:35:15 2014 " "Info: Processing started: Sun Apr 06 18:35:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off small -c small " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off small -c small" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-BHV " "Info: Found design unit 1: alu-BHV" {  } { { "alu.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/alu.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/alu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buss.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file buss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buss-BHV " "Info: Found design unit 1: buss-BHV" {  } { { "buss.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/buss.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 buss " "Info: Found entity 1: buss" {  } { { "buss.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/buss.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-BHV " "Info: Found design unit 1: controller-BHV" {  } { { "controller.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/controller.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/controller.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-STR " "Info: Found design unit 1: cpu-STR" {  } { { "cpu.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/cpu.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/cpu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "external_architecture.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file external_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 external_architecture-STR " "Info: Found design unit 1: external_architecture-STR" {  } { { "external_architecture.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/external_architecture.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 external_architecture " "Info: Found entity 1: external_architecture" {  } { { "external_architecture.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/external_architecture.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_architecture.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file internal_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internal_architecture-STR " "Info: Found design unit 1: internal_architecture-STR" {  } { { "internal_architecture.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/internal_architecture.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 internal_architecture " "Info: Found entity 1: internal_architecture" {  } { { "internal_architecture.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/internal_architecture.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file io_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_port-STR " "Info: Found design unit 1: IO_port-STR" {  } { { "IO_port.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/IO_port.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IO_port " "Info: Found entity 1: IO_port" {  } { { "IO_port.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/IO_port.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lib " "Info: Found design unit 1: lib" {  } { { "lib.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/lib.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-BHV " "Info: Found design unit 1: reg-BHV" {  } { { "reg.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/reg.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file status_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_reg-STR " "Info: Found design unit 1: status_reg-STR" {  } { { "status_reg.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/status_reg.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 status_reg " "Info: Found entity 1: status_reg" {  } { { "status_reg.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/status_reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file small.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 small-STR " "Info: Found design unit 1: small-STR" {  } { { "small.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/small.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 small " "Info: Found entity 1: small" {  } { { "small.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/small.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info: Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/RAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/RAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "inclock external_architecture.vhd(77) " "Error (10349): VHDL Association List error at external_architecture.vhd(77): formal \"inclock\" does not exist" {  } { { "external_architecture.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/external_architecture.vhd" 77 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "address external_architecture.vhd(76) " "Error (10346): VHDL error at external_architecture.vhd(76): formal port or parameter \"address\" must have actual or default value" {  } { { "external_architecture.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/external_architecture.vhd" 76 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "address external_architecture.vhd(38) " "Error (10784): HDL error at external_architecture.vhd(38): see declaration for object \"address\"" {  } { { "external_architecture.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/external_architecture.vhd" 38 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "data external_architecture.vhd(76) " "Error (10346): VHDL error at external_architecture.vhd(76): formal port or parameter \"data\" must have actual or default value" {  } { { "external_architecture.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/external_architecture.vhd" 76 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "data external_architecture.vhd(40) " "Error (10784): HDL error at external_architecture.vhd(40): see declaration for object \"data\"" {  } { { "external_architecture.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/external_architecture.vhd" 40 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "wren external_architecture.vhd(76) " "Error (10346): VHDL error at external_architecture.vhd(76): formal port or parameter \"wren\" must have actual or default value" {  } { { "external_architecture.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/external_architecture.vhd" 76 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "wren external_architecture.vhd(41) " "Error (10784): HDL error at external_architecture.vhd(41): see declaration for object \"wren\"" {  } { { "external_architecture.vhd" "" { Text "E:/Google Drive/Classes/Digital Design/Labs/small8/small8/external_architecture.vhd" 41 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 7 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Error: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 06 18:35:16 2014 " "Error: Processing ended: Sun Apr 06 18:35:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 9 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
