Reading  /proj/cad/synopsys/synopsys_2021/primelib/T-2022.03-SP1/etc/sis.err...done

                                  PrimeLib (R)

           Version T-2022.03-SP1 for linux64 - Apr 12, 2022 13:01:04 

                    Copyright (c) 2020 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

PID : 7330
User: axk220238
Dir : /home/eng/a/axk220238/vlsi/cad/gf65/primelib_gf65_axk220238_axk230133
Host: engnx03a.utdallas.edu

UT Dallas, Department of Engineering

Malibu mode 2 activated
Thu Nov 30 18:34:19 2023: Establishing connection to license server
[SCL] INFO: Spanning checkout functionality enabled.
Thu Nov 30 18:34:19 2023: Testing server connection using feature PrimeLib_CHAR
Thu Nov 30 18:34:19 2023: License server connection established
Thu Nov 30 18:34:19 2023: Checked out license FEATURE PrimeLib_CHAR v2022.12 on PORT 1700@engdmv.utdallas.edu
Command-line: /proj/cad/synopsys/synopsys_2021/primelib/T-2022.03-SP1/linux64/bin/primelib /home/eng/a/axk220238/vlsi/flow/tcl_scripts/primelib2.tcl
The char directory is /home/eng/a/axk220238/vlsi/cad/gf65/primelib_gf65_axk220238_axk230133/OR
Warning: Setting of obsolete parameter 'model_ecsm_cin' is ignored. (PAR-27)
Warning: 2003.12 is no longer supported as a valid value for liberty_flavor. Setting it to 2007.03.
===================================================
Thu Nov 30 18:34:20 CST 2023: Begin configure stage
Optimizing dispatch of 1 cells for efficiency
Reading instance file for cell OR
Warning: Port VSS in cell OR has no associated function
Warning: Port VDD in cell OR has no associated function
Generating timing tests.
Generating power tests.
Generating template at Thu Nov 30 18:34:20 2023 
Done generating template at Thu Nov 30 18:34:20 2023
Generate Templates: Maximum virtual memory size: 761.426 MB
Cell OR configured for characterization.
Thu Nov 30 18:34:20 CST 2023: Done configure stage (Elapsed: 0 seconds | 0.00 hours  Memory: 761.43MB)
======================================================================================================
======================================================
Thu Nov 30 18:34:20 CST 2023: Begin characterize stage
Simulator used is hspice HSPICE O-2018.09-2
Simulator command is /proj/cad/synopsys/synopsys_2018/hspice_vO-2018.09-2/hspice/bin/hspice
[CDPL] Initialized with 1 standalone slot
[CDPL] Master initialized (0 seconds)
Start generating characterization tasks
Thu Nov 30 18:34:20 2023: Checked out license FEATURE PrimeLib_CORE v2022.12(1) on PORT 1700@engdmv.utdallas.edu
Thu Nov 30 18:34:20 2023: Elapsed time of checked out license: 0.00 seconds | 0.00 minutes
Thu Nov 30 18:34:20 2023: Checked out license FEATURE PrimeLib_SIM_CORE v2022.12(1) on PORT 1700@engdmv.utdallas.edu
Thu Nov 30 18:34:20 2023: Elapsed time of checked out license: 0.00 seconds | 0.00 minutes
Library has standard-cells
OR: generated 9 tasks (9 total)
Using 1 standalone slots
[CDPL] Tasks: 0/9, (0.0%, 0 Cached, 0 Failed); Active Workers: 0, Pending Workers: 1, Elapsed: 0m00s
[CDPL] Tasks: 1/9, (11.1%, 0 Cached, 0 Failed); Active Workers: 1, Pending Workers: 0, Elapsed: 0m10s
[CDPL] Tasks: 2/9, (22.2%, 0 Cached, 0 Failed); Active Workers: 1, Pending Workers: 0, Elapsed: 0m20s
[CDPL] Tasks: 4/9, (44.4%, 0 Cached, 0 Failed); Active Workers: 1, Pending Workers: 0, Elapsed: 0m30s
[CDPL] Tasks: 5/9, (55.6%, 0 Cached, 0 Failed); Active Workers: 1, Pending Workers: 0, Elapsed: 0m40s
[CDPL] Tasks: 6/9, (66.7%, 0 Cached, 0 Failed); Active Workers: 1, Pending Workers: 0, Elapsed: 0m50s
[CDPL] Tasks: 8/9, (88.9%, 0 Cached, 0 Failed); Active Workers: 1, Pending Workers: 0, Elapsed: 1m00s
[CDPL] Tasks: 9/9, (100.0%, 0 Cached, 0 Failed); Active Workers: 1, Pending Workers: 0, Elapsed: 1m10s
Long task: OR::delay__IN1__lh__OUT__lh__ACQ_1 10.00 seconds
[CDPL] Summary: 
  All tasks finished successfully.
Thu Nov 30 18:35:40 2023: Released license FEATURE PrimeLib_CORE(all)
Thu Nov 30 18:35:40 2023: Released license FEATURE PrimeLib_SIM_CORE(all)
Peak worker count: 1
Thu Nov 30 18:35:40 CST 2023: Done characterize stage (Elapsed: 80 seconds | 0.02 hours  Memory: 1049.47MB)
===========================================================================================================
===============================================
Thu Nov 30 18:35:40 CST 2023: Begin model stage
Creating new libraries.
Warning: ground supply has not been properly defined
info: order {ntin nvolt} ntin {1.0 2.0 3.0 4.0 5.0}
info: order {ntin nvolt} ntin {1.0 2.0 3.0 4.0 5.0} nvolt {1.0 2.0}
=================================================
Thu Nov 30 18:35:40 CST 2023: Begin write library
Creating Liberty file "/home/eng/a/axk220238/vlsi/cad/gf65/primelib_gf65_axk220238_axk230133/OR/models/liberty/cells/OR_op_cond.lib".
Thu Nov 30 18:35:40 CST 2023: Done write library (Elapsed: 0 seconds | 0.00 hours  Memory: 1052.49MB)
=====================================================================================================
Merging cell level models...
===============================================
Thu Nov 30 18:35:40 CST 2023: Begin merge stage
Merging 1 cell models in /home/eng/a/axk220238/vlsi/cad/gf65/primelib_gf65_axk220238_axk230133/OR/models/liberty/cells
Merged Liberty model created /home/eng/a/axk220238/vlsi/cad/gf65/primelib_gf65_axk220238_axk230133/OR/models/liberty/liberty_op_cond.lib.
Thu Nov 30 18:35:40 CST 2023: Done merge stage (Elapsed: 0 seconds | 0.00 hours  Memory: 1053.23MB)
===================================================================================================
Thu Nov 30 18:35:40 CST 2023: Done model stage (Elapsed: 0 seconds | 0.00 hours  Memory: 1053.23MB)
===================================================================================================
Shutting down modules
[CDPL] Shutting down CDPL master.
Thu Nov 30 18:35:40 2023: Released license FEATURE PrimeLib_CHAR
Thu Nov 30 18:35:40 2023: Program time: 81.00 seconds | 1.35 minutes | 0.02 hours
