<stg><name>Conv</name>


<trans_list>

<trans id="342" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="2" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="18" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([8 x i8]* %img_V), !map !69

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %weight_V), !map !75

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %feature_V), !map !81

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Conv_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weight_V_addr = getelementptr [3 x i8]* %weight_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %weight_V_addr_1 = getelementptr [3 x i8]* %weight_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_V_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %weight_V_addr_2 = getelementptr [3 x i8]* %weight_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_V_addr_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weight_V_addr_3 = getelementptr [3 x i8]* %weight_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_V_addr_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %weight_V_addr_4 = getelementptr [3 x i8]* %weight_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_V_addr_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %weight_V_addr_5 = getelementptr [3 x i8]* %weight_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_V_addr_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %weight_V_addr_6 = getelementptr [3 x i8]* %weight_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_V_addr_6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %weight_V_addr_7 = getelementptr [3 x i8]* %weight_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_V_addr_7"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %weight_V_addr_8 = getelementptr [3 x i8]* %weight_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_V_addr_8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %p_0191_0 = phi i3 [ 0, %0 ], [ %r_V, %Conv_label0 ]

]]></Node>
<StgValue><ssdm name="p_0191_0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln887 = icmp eq i3 %p_0191_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %r_V = add i3 %p_0191_0, 1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887, label %2, label %Conv_label0

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
Conv_label0:3  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %p_0191_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="6">
<![CDATA[
Conv_label0:4  %zext_ln214 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
Conv_label0:5  %shl_ln214_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %p_0191_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln214_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="4">
<![CDATA[
Conv_label0:6  %zext_ln214_1 = zext i4 %shl_ln214_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln214_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Conv_label0:7  %sub_ln214 = sub i7 %zext_ln214, %zext_ln214_1

]]></Node>
<StgValue><ssdm name="sub_ln214"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="7">
<![CDATA[
Conv_label0:8  %sext_ln214 = sext i7 %sub_ln214 to i8

]]></Node>
<StgValue><ssdm name="sext_ln214"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="8">
<![CDATA[
Conv_label0:9  %zext_ln559 = zext i8 %sext_ln214 to i64

]]></Node>
<StgValue><ssdm name="zext_ln559"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:10  %feature_V_addr = getelementptr [6 x i8]* %feature_V, i64 0, i64 %zext_ln559

]]></Node>
<StgValue><ssdm name="feature_V_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="3">
<![CDATA[
Conv_label0:12  %trunc_ln21 = trunc i3 %p_0191_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
Conv_label0:13  %trunc_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln21, i3 0)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:18  %feature_V_load = load i8* %feature_V_addr, align 1

]]></Node>
<StgValue><ssdm name="feature_V_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:25  %or_ln22_1 = or i5 %trunc_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln22_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:26  %zext_ln22_1 = zext i5 %or_ln22_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:27  %img_V_addr_2 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_1

]]></Node>
<StgValue><ssdm name="img_V_addr_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:28  %img_V_load_2 = load i8* %img_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="2">
<![CDATA[
Conv_label0:29  %weight_V_load_2 = load i8* %weight_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
Conv_label0:31  %shl_ln1352_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %r_V, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1352_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="6">
<![CDATA[
Conv_label0:32  %zext_ln559_2 = zext i6 %shl_ln1352_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln559_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:35  %img_V_addr_3 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln559_2

]]></Node>
<StgValue><ssdm name="img_V_addr_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:36  %img_V_load_3 = load i8* %img_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="2">
<![CDATA[
Conv_label0:37  %weight_V_load_3 = load i8* %weight_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load_3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Conv_label0:51  %add_ln1353_1 = add i3 2, %p_0191_0

]]></Node>
<StgValue><ssdm name="add_ln1353_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="3">
<![CDATA[
Conv_label0:54  %trunc_ln21_4 = trunc i3 %add_ln1353_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln21_4"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:82  %or_ln214 = or i8 %sext_ln214, 1

]]></Node>
<StgValue><ssdm name="or_ln214"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="8">
<![CDATA[
Conv_label0:83  %zext_ln559_4 = zext i8 %or_ln214 to i64

]]></Node>
<StgValue><ssdm name="zext_ln559_4"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:84  %feature_V_addr_1 = getelementptr [6 x i8]* %feature_V, i64 0, i64 %zext_ln559_4

]]></Node>
<StgValue><ssdm name="feature_V_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:86  %feature_V_load_1 = load i8* %feature_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="feature_V_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:18  %feature_V_load = load i8* %feature_V_addr, align 1

]]></Node>
<StgValue><ssdm name="feature_V_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:28  %img_V_load_2 = load i8* %img_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="2">
<![CDATA[
Conv_label0:29  %weight_V_load_2 = load i8* %weight_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:30  %mul_ln700_2 = mul i8 %weight_V_load_2, %img_V_load_2

]]></Node>
<StgValue><ssdm name="mul_ln700_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="3">
<![CDATA[
Conv_label0:33  %trunc_ln21_3 = trunc i3 %r_V to i2

]]></Node>
<StgValue><ssdm name="trunc_ln21_3"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
Conv_label0:34  %trunc_ln21_1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln21_3, i3 0)

]]></Node>
<StgValue><ssdm name="trunc_ln21_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:36  %img_V_load_3 = load i8* %img_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="2">
<![CDATA[
Conv_label0:37  %weight_V_load_3 = load i8* %weight_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load_3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:39  %or_ln22_2 = or i5 %trunc_ln21_1, 1

]]></Node>
<StgValue><ssdm name="or_ln22_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:40  %zext_ln22_2 = zext i5 %or_ln22_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:41  %img_V_addr_4 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_2

]]></Node>
<StgValue><ssdm name="img_V_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:42  %img_V_load_4 = load i8* %img_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_4"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="2">
<![CDATA[
Conv_label0:43  %weight_V_load_4 = load i8* %weight_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load_4"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:45  %or_ln22_3 = or i5 %trunc_ln21_1, 2

]]></Node>
<StgValue><ssdm name="or_ln22_3"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:46  %zext_ln22_3 = zext i5 %or_ln22_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_3"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:47  %img_V_addr_5 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_3

]]></Node>
<StgValue><ssdm name="img_V_addr_5"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:48  %img_V_load_5 = load i8* %img_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_5"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="2">
<![CDATA[
Conv_label0:64  %weight_V_load_7 = load i8* %weight_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load_7"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:86  %feature_V_load_1 = load i8* %feature_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="feature_V_load_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Conv_label0:117  %add_ln214 = add i7 2, %sub_ln214

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="7">
<![CDATA[
Conv_label0:118  %sext_ln214_1 = sext i7 %add_ln214 to i8

]]></Node>
<StgValue><ssdm name="sext_ln214_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="8">
<![CDATA[
Conv_label0:119  %zext_ln559_5 = zext i8 %sext_ln214_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln559_5"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:120  %feature_V_addr_2 = getelementptr [6 x i8]* %feature_V, i64 0, i64 %zext_ln559_5

]]></Node>
<StgValue><ssdm name="feature_V_addr_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:122  %feature_V_load_2 = load i8* %feature_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="feature_V_load_2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Conv_label0:153  %add_ln214_1 = add i7 3, %sub_ln214

]]></Node>
<StgValue><ssdm name="add_ln214_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="7">
<![CDATA[
Conv_label0:154  %sext_ln214_2 = sext i7 %add_ln214_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln214_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="8">
<![CDATA[
Conv_label0:155  %zext_ln559_6 = zext i8 %sext_ln214_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln559_6"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:156  %feature_V_addr_3 = getelementptr [6 x i8]* %feature_V, i64 0, i64 %zext_ln559_6

]]></Node>
<StgValue><ssdm name="feature_V_addr_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:158  %feature_V_load_3 = load i8* %feature_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="feature_V_load_3"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Conv_label0:189  %add_ln214_2 = add i7 4, %sub_ln214

]]></Node>
<StgValue><ssdm name="add_ln214_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="7">
<![CDATA[
Conv_label0:190  %sext_ln214_3 = sext i7 %add_ln214_2 to i8

]]></Node>
<StgValue><ssdm name="sext_ln214_3"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="8">
<![CDATA[
Conv_label0:191  %zext_ln559_7 = zext i8 %sext_ln214_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln559_7"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:192  %feature_V_addr_4 = getelementptr [6 x i8]* %feature_V, i64 0, i64 %zext_ln559_7

]]></Node>
<StgValue><ssdm name="feature_V_addr_4"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Conv_label0:225  %add_ln214_3 = add i7 5, %sub_ln214

]]></Node>
<StgValue><ssdm name="add_ln214_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="7">
<![CDATA[
Conv_label0:226  %sext_ln214_4 = sext i7 %add_ln214_3 to i8

]]></Node>
<StgValue><ssdm name="sext_ln214_4"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="8">
<![CDATA[
Conv_label0:227  %zext_ln559_8 = zext i8 %sext_ln214_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln559_8"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:228  %feature_V_addr_5 = getelementptr [6 x i8]* %feature_V, i64 0, i64 %zext_ln559_8

]]></Node>
<StgValue><ssdm name="feature_V_addr_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="103" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="2">
<![CDATA[
Conv_label0:16  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:38  %mul_ln700_3 = mul i8 %weight_V_load_3, %img_V_load_3

]]></Node>
<StgValue><ssdm name="mul_ln700_3"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:42  %img_V_load_4 = load i8* %img_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_4"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="2">
<![CDATA[
Conv_label0:43  %weight_V_load_4 = load i8* %weight_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load_4"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:44  %mul_ln700_4 = mul i8 %weight_V_load_4, %img_V_load_4

]]></Node>
<StgValue><ssdm name="mul_ln700_4"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:48  %img_V_load_5 = load i8* %img_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_5"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
Conv_label0:55  %trunc_ln21_2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln21_4, i3 0)

]]></Node>
<StgValue><ssdm name="trunc_ln21_2"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:60  %or_ln22_4 = or i5 %trunc_ln21_2, 1

]]></Node>
<StgValue><ssdm name="or_ln22_4"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:61  %zext_ln22_4 = zext i5 %or_ln22_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_4"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:62  %img_V_addr_7 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_4

]]></Node>
<StgValue><ssdm name="img_V_addr_7"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:63  %img_V_load_7 = load i8* %img_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_7"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="2">
<![CDATA[
Conv_label0:64  %weight_V_load_7 = load i8* %weight_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load_7"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:66  %or_ln22_5 = or i5 %trunc_ln21_2, 2

]]></Node>
<StgValue><ssdm name="or_ln22_5"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:67  %zext_ln22_5 = zext i5 %or_ln22_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_5"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:68  %img_V_addr_8 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_5

]]></Node>
<StgValue><ssdm name="img_V_addr_8"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:69  %img_V_load_8 = load i8* %img_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_8"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="2">
<![CDATA[
Conv_label0:70  %weight_V_load_8 = load i8* %weight_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load_8"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:73  %add_ln700_1 = add i8 %mul_ln700_2, %mul_ln700_3

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:94  %mul_ln700_13 = mul i8 %weight_V_load_4, %img_V_load_5

]]></Node>
<StgValue><ssdm name="mul_ln700_13"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:122  %feature_V_load_2 = load i8* %feature_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="feature_V_load_2"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:158  %feature_V_load_3 = load i8* %feature_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="feature_V_load_3"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:194  %feature_V_load_4 = load i8* %feature_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="feature_V_load_4"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:230  %feature_V_load_5 = load i8* %feature_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="feature_V_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="126" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="2">
<![CDATA[
Conv_label0:16  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="2">
<![CDATA[
Conv_label0:23  %weight_V_load_1 = load i8* %weight_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="2">
<![CDATA[
Conv_label0:49  %weight_V_load_5 = load i8* %weight_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load_5"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:63  %img_V_load_7 = load i8* %img_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_7"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:65  %mul_ln700_7 = mul i8 %weight_V_load_7, %img_V_load_7

]]></Node>
<StgValue><ssdm name="mul_ln700_7"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:69  %img_V_load_8 = load i8* %img_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_8"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="2">
<![CDATA[
Conv_label0:70  %weight_V_load_8 = load i8* %weight_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load_8"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:88  %or_ln22_6 = or i5 %trunc_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln22_6"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:89  %zext_ln22_6 = zext i5 %or_ln22_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_6"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:90  %img_V_addr_9 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_6

]]></Node>
<StgValue><ssdm name="img_V_addr_9"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:91  %img_V_load_9 = load i8* %img_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_9"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:95  %or_ln22_7 = or i5 %trunc_ln21_1, 3

]]></Node>
<StgValue><ssdm name="or_ln22_7"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:96  %zext_ln22_7 = zext i5 %or_ln22_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_7"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:97  %img_V_addr_10 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_7

]]></Node>
<StgValue><ssdm name="img_V_addr_10"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:98  %img_V_load_10 = load i8* %img_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_10"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:101  %mul_ln700_16 = mul i8 %weight_V_load_7, %img_V_load_8

]]></Node>
<StgValue><ssdm name="mul_ln700_16"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:121  %mul_ln700_18 = mul i8 %weight_V_load, %img_V_load_2

]]></Node>
<StgValue><ssdm name="mul_ln700_18"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:143  %add_ln700_18 = add i8 %feature_V_load_2, %mul_ln700_18

]]></Node>
<StgValue><ssdm name="add_ln700_18"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:194  %feature_V_load_4 = load i8* %feature_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="feature_V_load_4"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:230  %feature_V_load_5 = load i8* %feature_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="feature_V_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="146" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="2">
<![CDATA[
Conv_label0:23  %weight_V_load_1 = load i8* %weight_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load_1"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="2">
<![CDATA[
Conv_label0:49  %weight_V_load_5 = load i8* %weight_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load_5"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:50  %mul_ln700_5 = mul i8 %weight_V_load_5, %img_V_load_5

]]></Node>
<StgValue><ssdm name="mul_ln700_5"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="2">
<![CDATA[
Conv_label0:58  %weight_V_load_6 = load i8* %weight_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load_6"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:71  %mul_ln700_8 = mul i8 %weight_V_load_8, %img_V_load_8

]]></Node>
<StgValue><ssdm name="mul_ln700_8"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:76  %add_ln700_4 = add i8 %mul_ln700_4, %mul_ln700_5

]]></Node>
<StgValue><ssdm name="add_ln700_4"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:77  %add_ln700_5 = add i8 %mul_ln700_7, %mul_ln700_8

]]></Node>
<StgValue><ssdm name="add_ln700_5"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:91  %img_V_load_9 = load i8* %img_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_9"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:92  %mul_ln700_11 = mul i8 %weight_V_load_2, %img_V_load_9

]]></Node>
<StgValue><ssdm name="mul_ln700_11"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:98  %img_V_load_10 = load i8* %img_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_10"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:102  %or_ln22_8 = or i5 %trunc_ln21_2, 3

]]></Node>
<StgValue><ssdm name="or_ln22_8"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:103  %zext_ln22_8 = zext i5 %or_ln22_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_8"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:104  %img_V_addr_11 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_8

]]></Node>
<StgValue><ssdm name="img_V_addr_11"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:105  %img_V_load_11 = load i8* %img_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_11"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:124  %or_ln22_9 = or i5 %trunc_ln, 4

]]></Node>
<StgValue><ssdm name="or_ln22_9"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:125  %zext_ln22_9 = zext i5 %or_ln22_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_9"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:126  %img_V_addr_12 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_9

]]></Node>
<StgValue><ssdm name="img_V_addr_12"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:127  %img_V_load_12 = load i8* %img_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_12"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:130  %mul_ln700_22 = mul i8 %weight_V_load_4, %img_V_load_10

]]></Node>
<StgValue><ssdm name="mul_ln700_22"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:157  %mul_ln700_27 = mul i8 %weight_V_load, %img_V_load_9

]]></Node>
<StgValue><ssdm name="mul_ln700_27"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:179  %add_ln700_27 = add i8 %feature_V_load_3, %mul_ln700_27

]]></Node>
<StgValue><ssdm name="add_ln700_27"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="167" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="2">
<![CDATA[
Conv_label0:58  %weight_V_load_6 = load i8* %weight_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load_6"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:87  %mul_ln700_10 = mul i8 %weight_V_load_1, %img_V_load_2

]]></Node>
<StgValue><ssdm name="mul_ln700_10"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:93  %mul_ln700_12 = mul i8 %weight_V_load_3, %img_V_load_4

]]></Node>
<StgValue><ssdm name="mul_ln700_12"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:105  %img_V_load_11 = load i8* %img_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_11"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:108  %add_ln700_10 = add i8 %mul_ln700_11, %mul_ln700_12

]]></Node>
<StgValue><ssdm name="add_ln700_10"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:109  %add_ln700_11 = add i8 %add_ln700_10, %mul_ln700_10

]]></Node>
<StgValue><ssdm name="add_ln700_11"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:127  %img_V_load_12 = load i8* %img_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_12"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:128  %mul_ln700_20 = mul i8 %weight_V_load_2, %img_V_load_12

]]></Node>
<StgValue><ssdm name="mul_ln700_20"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:131  %or_ln22_10 = or i5 %trunc_ln21_1, 4

]]></Node>
<StgValue><ssdm name="or_ln22_10"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:132  %zext_ln22_10 = zext i5 %or_ln22_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_10"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:133  %img_V_addr_13 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_10

]]></Node>
<StgValue><ssdm name="img_V_addr_13"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:134  %img_V_load_13 = load i8* %img_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_13"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:137  %mul_ln700_25 = mul i8 %weight_V_load_7, %img_V_load_11

]]></Node>
<StgValue><ssdm name="mul_ln700_25"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:138  %or_ln22_11 = or i5 %trunc_ln21_2, 4

]]></Node>
<StgValue><ssdm name="or_ln22_11"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:139  %zext_ln22_11 = zext i5 %or_ln22_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_11"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:140  %img_V_addr_14 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_11

]]></Node>
<StgValue><ssdm name="img_V_addr_14"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:141  %img_V_load_14 = load i8* %img_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_14"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:193  %mul_ln700_36 = mul i8 %weight_V_load, %img_V_load_12

]]></Node>
<StgValue><ssdm name="mul_ln700_36"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:215  %add_ln700_36 = add i8 %feature_V_load_4, %mul_ln700_36

]]></Node>
<StgValue><ssdm name="add_ln700_36"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="186" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:99  %mul_ln700_14 = mul i8 %weight_V_load_5, %img_V_load_10

]]></Node>
<StgValue><ssdm name="mul_ln700_14"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:100  %mul_ln700_15 = mul i8 %weight_V_load_6, %img_V_load_7

]]></Node>
<StgValue><ssdm name="mul_ln700_15"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:106  %mul_ln700_17 = mul i8 %weight_V_load_8, %img_V_load_11

]]></Node>
<StgValue><ssdm name="mul_ln700_17"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:111  %add_ln700_13 = add i8 %mul_ln700_13, %mul_ln700_14

]]></Node>
<StgValue><ssdm name="add_ln700_13"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:112  %add_ln700_14 = add i8 %mul_ln700_16, %mul_ln700_17

]]></Node>
<StgValue><ssdm name="add_ln700_14"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:113  %add_ln700_15 = add i8 %add_ln700_14, %mul_ln700_15

]]></Node>
<StgValue><ssdm name="add_ln700_15"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:134  %img_V_load_13 = load i8* %img_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_13"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:141  %img_V_load_14 = load i8* %img_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_14"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:160  %or_ln22_12 = or i5 %trunc_ln, 5

]]></Node>
<StgValue><ssdm name="or_ln22_12"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:161  %zext_ln22_12 = zext i5 %or_ln22_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_12"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:162  %img_V_addr_15 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_12

]]></Node>
<StgValue><ssdm name="img_V_addr_15"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:163  %img_V_load_15 = load i8* %img_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_15"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:166  %mul_ln700_31 = mul i8 %weight_V_load_4, %img_V_load_13

]]></Node>
<StgValue><ssdm name="mul_ln700_31"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:167  %or_ln22_13 = or i5 %trunc_ln21_1, 5

]]></Node>
<StgValue><ssdm name="or_ln22_13"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:168  %zext_ln22_13 = zext i5 %or_ln22_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_13"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:169  %img_V_addr_16 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_13

]]></Node>
<StgValue><ssdm name="img_V_addr_16"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:170  %img_V_load_16 = load i8* %img_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_16"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:173  %mul_ln700_34 = mul i8 %weight_V_load_7, %img_V_load_14

]]></Node>
<StgValue><ssdm name="mul_ln700_34"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="204" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:114  %add_ln700_16 = add i8 %add_ln700_15, %add_ln700_13

]]></Node>
<StgValue><ssdm name="add_ln700_16"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:123  %mul_ln700_19 = mul i8 %weight_V_load_1, %img_V_load_9

]]></Node>
<StgValue><ssdm name="mul_ln700_19"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:129  %mul_ln700_21 = mul i8 %weight_V_load_3, %img_V_load_5

]]></Node>
<StgValue><ssdm name="mul_ln700_21"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:144  %add_ln700_19 = add i8 %mul_ln700_20, %mul_ln700_21

]]></Node>
<StgValue><ssdm name="add_ln700_19"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:145  %add_ln700_20 = add i8 %add_ln700_19, %mul_ln700_19

]]></Node>
<StgValue><ssdm name="add_ln700_20"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:163  %img_V_load_15 = load i8* %img_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_15"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:164  %mul_ln700_29 = mul i8 %weight_V_load_2, %img_V_load_15

]]></Node>
<StgValue><ssdm name="mul_ln700_29"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:170  %img_V_load_16 = load i8* %img_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_16"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:174  %or_ln22_14 = or i5 %trunc_ln21_2, 5

]]></Node>
<StgValue><ssdm name="or_ln22_14"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:175  %zext_ln22_14 = zext i5 %or_ln22_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_14"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:176  %img_V_addr_17 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_14

]]></Node>
<StgValue><ssdm name="img_V_addr_17"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:177  %img_V_load_17 = load i8* %img_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_17"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:196  %or_ln22_15 = or i5 %trunc_ln, 6

]]></Node>
<StgValue><ssdm name="or_ln22_15"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:197  %zext_ln22_15 = zext i5 %or_ln22_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_15"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:198  %img_V_addr_18 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_15

]]></Node>
<StgValue><ssdm name="img_V_addr_18"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:199  %img_V_load_18 = load i8* %img_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_18"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:202  %mul_ln700_40 = mul i8 %weight_V_load_4, %img_V_load_16

]]></Node>
<StgValue><ssdm name="mul_ln700_40"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:229  %mul_ln700_45 = mul i8 %weight_V_load, %img_V_load_15

]]></Node>
<StgValue><ssdm name="mul_ln700_45"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:251  %add_ln700_45 = add i8 %feature_V_load_5, %mul_ln700_45

]]></Node>
<StgValue><ssdm name="add_ln700_45"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="223" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:135  %mul_ln700_23 = mul i8 %weight_V_load_5, %img_V_load_13

]]></Node>
<StgValue><ssdm name="mul_ln700_23"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:136  %mul_ln700_24 = mul i8 %weight_V_load_6, %img_V_load_8

]]></Node>
<StgValue><ssdm name="mul_ln700_24"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:142  %mul_ln700_26 = mul i8 %weight_V_load_8, %img_V_load_14

]]></Node>
<StgValue><ssdm name="mul_ln700_26"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:147  %add_ln700_22 = add i8 %mul_ln700_22, %mul_ln700_23

]]></Node>
<StgValue><ssdm name="add_ln700_22"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:148  %add_ln700_23 = add i8 %mul_ln700_25, %mul_ln700_26

]]></Node>
<StgValue><ssdm name="add_ln700_23"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:149  %add_ln700_24 = add i8 %add_ln700_23, %mul_ln700_24

]]></Node>
<StgValue><ssdm name="add_ln700_24"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:177  %img_V_load_17 = load i8* %img_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_17"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:199  %img_V_load_18 = load i8* %img_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_18"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:200  %mul_ln700_38 = mul i8 %weight_V_load_2, %img_V_load_18

]]></Node>
<StgValue><ssdm name="mul_ln700_38"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:203  %or_ln22_16 = or i5 %trunc_ln21_1, 6

]]></Node>
<StgValue><ssdm name="or_ln22_16"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:204  %zext_ln22_16 = zext i5 %or_ln22_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_16"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:205  %img_V_addr_19 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_16

]]></Node>
<StgValue><ssdm name="img_V_addr_19"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:206  %img_V_load_19 = load i8* %img_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_19"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:209  %mul_ln700_43 = mul i8 %weight_V_load_7, %img_V_load_17

]]></Node>
<StgValue><ssdm name="mul_ln700_43"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:210  %or_ln22_17 = or i5 %trunc_ln21_2, 6

]]></Node>
<StgValue><ssdm name="or_ln22_17"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:211  %zext_ln22_17 = zext i5 %or_ln22_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_17"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:212  %img_V_addr_20 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_17

]]></Node>
<StgValue><ssdm name="img_V_addr_20"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:213  %img_V_load_20 = load i8* %img_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_20"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="241" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:146  %add_ln700_21 = add i8 %add_ln700_20, %add_ln700_18

]]></Node>
<StgValue><ssdm name="add_ln700_21"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:150  %add_ln700_25 = add i8 %add_ln700_24, %add_ln700_22

]]></Node>
<StgValue><ssdm name="add_ln700_25"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:151  %add_ln700_26 = add i8 %add_ln700_25, %add_ln700_21

]]></Node>
<StgValue><ssdm name="add_ln700_26"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
Conv_label0:152  store i8 %add_ln700_26, i8* %feature_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:159  %mul_ln700_28 = mul i8 %weight_V_load_1, %img_V_load_12

]]></Node>
<StgValue><ssdm name="mul_ln700_28"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:165  %mul_ln700_30 = mul i8 %weight_V_load_3, %img_V_load_10

]]></Node>
<StgValue><ssdm name="mul_ln700_30"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:171  %mul_ln700_32 = mul i8 %weight_V_load_5, %img_V_load_16

]]></Node>
<StgValue><ssdm name="mul_ln700_32"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:180  %add_ln700_28 = add i8 %mul_ln700_29, %mul_ln700_30

]]></Node>
<StgValue><ssdm name="add_ln700_28"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:181  %add_ln700_29 = add i8 %add_ln700_28, %mul_ln700_28

]]></Node>
<StgValue><ssdm name="add_ln700_29"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:183  %add_ln700_31 = add i8 %mul_ln700_31, %mul_ln700_32

]]></Node>
<StgValue><ssdm name="add_ln700_31"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:206  %img_V_load_19 = load i8* %img_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_19"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:213  %img_V_load_20 = load i8* %img_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_20"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:232  %or_ln22_18 = or i5 %trunc_ln, 7

]]></Node>
<StgValue><ssdm name="or_ln22_18"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:233  %zext_ln22_18 = zext i5 %or_ln22_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_18"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:234  %img_V_addr_21 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_18

]]></Node>
<StgValue><ssdm name="img_V_addr_21"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:235  %img_V_load_21 = load i8* %img_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_21"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:238  %mul_ln700_49 = mul i8 %weight_V_load_4, %img_V_load_19

]]></Node>
<StgValue><ssdm name="mul_ln700_49"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:245  %mul_ln700_52 = mul i8 %weight_V_load_7, %img_V_load_20

]]></Node>
<StgValue><ssdm name="mul_ln700_52"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:246  %or_ln22_20 = or i5 %trunc_ln21_2, 7

]]></Node>
<StgValue><ssdm name="or_ln22_20"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:247  %zext_ln22_20 = zext i5 %or_ln22_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_20"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:248  %img_V_addr_23 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_20

]]></Node>
<StgValue><ssdm name="img_V_addr_23"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:249  %img_V_load_23 = load i8* %img_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_23"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="6">
<![CDATA[
Conv_label0:11  %zext_ln559_1 = zext i6 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln559_1"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:14  %img_V_addr = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln559_1

]]></Node>
<StgValue><ssdm name="img_V_addr"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:15  %img_V_load = load i8* %img_V_addr, align 1

]]></Node>
<StgValue><ssdm name="img_V_load"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:19  %or_ln22 = or i5 %trunc_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln22"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:20  %zext_ln22 = zext i5 %or_ln22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:21  %img_V_addr_1 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="img_V_addr_1"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:22  %img_V_load_1 = load i8* %img_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_1"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:172  %mul_ln700_33 = mul i8 %weight_V_load_6, %img_V_load_11

]]></Node>
<StgValue><ssdm name="mul_ln700_33"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:178  %mul_ln700_35 = mul i8 %weight_V_load_8, %img_V_load_17

]]></Node>
<StgValue><ssdm name="mul_ln700_35"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:184  %add_ln700_32 = add i8 %mul_ln700_34, %mul_ln700_35

]]></Node>
<StgValue><ssdm name="add_ln700_32"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:185  %add_ln700_33 = add i8 %add_ln700_32, %mul_ln700_33

]]></Node>
<StgValue><ssdm name="add_ln700_33"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:201  %mul_ln700_39 = mul i8 %weight_V_load_3, %img_V_load_13

]]></Node>
<StgValue><ssdm name="mul_ln700_39"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:216  %add_ln700_37 = add i8 %mul_ln700_38, %mul_ln700_39

]]></Node>
<StgValue><ssdm name="add_ln700_37"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:235  %img_V_load_21 = load i8* %img_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_21"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:236  %mul_ln700_47 = mul i8 %weight_V_load_2, %img_V_load_21

]]></Node>
<StgValue><ssdm name="mul_ln700_47"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:249  %img_V_load_23 = load i8* %img_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="279" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:15  %img_V_load = load i8* %img_V_addr, align 1

]]></Node>
<StgValue><ssdm name="img_V_load"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:17  %mul_ln700 = mul i8 %weight_V_load, %img_V_load

]]></Node>
<StgValue><ssdm name="mul_ln700"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:22  %img_V_load_1 = load i8* %img_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_1"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:24  %mul_ln700_1 = mul i8 %weight_V_load_1, %img_V_load_1

]]></Node>
<StgValue><ssdm name="mul_ln700_1"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
Conv_label0:52  %shl_ln1352_2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %add_ln1353_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1352_2"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="6">
<![CDATA[
Conv_label0:53  %zext_ln559_3 = zext i6 %shl_ln1352_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln559_3"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:56  %img_V_addr_6 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln559_3

]]></Node>
<StgValue><ssdm name="img_V_addr_6"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:57  %img_V_load_6 = load i8* %img_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_6"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:72  %add_ln700 = add i8 %feature_V_load, %mul_ln700

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:74  %add_ln700_2 = add i8 %add_ln700_1, %mul_ln700_1

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:85  %mul_ln700_9 = mul i8 %weight_V_load, %img_V_load_1

]]></Node>
<StgValue><ssdm name="mul_ln700_9"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:107  %add_ln700_9 = add i8 %feature_V_load_1, %mul_ln700_9

]]></Node>
<StgValue><ssdm name="add_ln700_9"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:182  %add_ln700_30 = add i8 %add_ln700_29, %add_ln700_27

]]></Node>
<StgValue><ssdm name="add_ln700_30"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:186  %add_ln700_34 = add i8 %add_ln700_33, %add_ln700_31

]]></Node>
<StgValue><ssdm name="add_ln700_34"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:187  %add_ln700_35 = add i8 %add_ln700_34, %add_ln700_30

]]></Node>
<StgValue><ssdm name="add_ln700_35"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
Conv_label0:188  store i8 %add_ln700_35, i8* %feature_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Conv_label0:239  %or_ln22_19 = or i5 %trunc_ln21_1, 7

]]></Node>
<StgValue><ssdm name="or_ln22_19"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="5">
<![CDATA[
Conv_label0:240  %zext_ln22_19 = zext i5 %or_ln22_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_19"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Conv_label0:241  %img_V_addr_22 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_19

]]></Node>
<StgValue><ssdm name="img_V_addr_22"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:242  %img_V_load_22 = load i8* %img_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_22"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="299" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:57  %img_V_load_6 = load i8* %img_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_6"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:59  %mul_ln700_6 = mul i8 %weight_V_load_6, %img_V_load_6

]]></Node>
<StgValue><ssdm name="mul_ln700_6"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:78  %add_ln700_6 = add i8 %add_ln700_5, %mul_ln700_6

]]></Node>
<StgValue><ssdm name="add_ln700_6"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:110  %add_ln700_12 = add i8 %add_ln700_11, %add_ln700_9

]]></Node>
<StgValue><ssdm name="add_ln700_12"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:115  %add_ln700_17 = add i8 %add_ln700_16, %add_ln700_12

]]></Node>
<StgValue><ssdm name="add_ln700_17"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:195  %mul_ln700_37 = mul i8 %weight_V_load_1, %img_V_load_15

]]></Node>
<StgValue><ssdm name="mul_ln700_37"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:207  %mul_ln700_41 = mul i8 %weight_V_load_5, %img_V_load_19

]]></Node>
<StgValue><ssdm name="mul_ln700_41"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:217  %add_ln700_38 = add i8 %add_ln700_37, %mul_ln700_37

]]></Node>
<StgValue><ssdm name="add_ln700_38"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:219  %add_ln700_40 = add i8 %mul_ln700_40, %mul_ln700_41

]]></Node>
<StgValue><ssdm name="add_ln700_40"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="3">
<![CDATA[
Conv_label0:242  %img_V_load_22 = load i8* %img_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_22"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="309" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:75  %add_ln700_3 = add i8 %add_ln700_2, %add_ln700

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:79  %add_ln700_7 = add i8 %add_ln700_6, %add_ln700_4

]]></Node>
<StgValue><ssdm name="add_ln700_7"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:80  %add_ln700_8 = add i8 %add_ln700_7, %add_ln700_3

]]></Node>
<StgValue><ssdm name="add_ln700_8"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:208  %mul_ln700_42 = mul i8 %weight_V_load_6, %img_V_load_14

]]></Node>
<StgValue><ssdm name="mul_ln700_42"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:214  %mul_ln700_44 = mul i8 %weight_V_load_8, %img_V_load_20

]]></Node>
<StgValue><ssdm name="mul_ln700_44"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:220  %add_ln700_41 = add i8 %mul_ln700_43, %mul_ln700_44

]]></Node>
<StgValue><ssdm name="add_ln700_41"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:221  %add_ln700_42 = add i8 %add_ln700_41, %mul_ln700_42

]]></Node>
<StgValue><ssdm name="add_ln700_42"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:237  %mul_ln700_48 = mul i8 %weight_V_load_3, %img_V_load_16

]]></Node>
<StgValue><ssdm name="mul_ln700_48"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:252  %add_ln700_46 = add i8 %mul_ln700_47, %mul_ln700_48

]]></Node>
<StgValue><ssdm name="add_ln700_46"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="318" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:218  %add_ln700_39 = add i8 %add_ln700_38, %add_ln700_36

]]></Node>
<StgValue><ssdm name="add_ln700_39"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:222  %add_ln700_43 = add i8 %add_ln700_42, %add_ln700_40

]]></Node>
<StgValue><ssdm name="add_ln700_43"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:223  %add_ln700_44 = add i8 %add_ln700_43, %add_ln700_39

]]></Node>
<StgValue><ssdm name="add_ln700_44"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:231  %mul_ln700_46 = mul i8 %weight_V_load_1, %img_V_load_18

]]></Node>
<StgValue><ssdm name="mul_ln700_46"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:243  %mul_ln700_50 = mul i8 %weight_V_load_5, %img_V_load_22

]]></Node>
<StgValue><ssdm name="mul_ln700_50"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:253  %add_ln700_47 = add i8 %add_ln700_46, %mul_ln700_46

]]></Node>
<StgValue><ssdm name="add_ln700_47"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:255  %add_ln700_49 = add i8 %mul_ln700_49, %mul_ln700_50

]]></Node>
<StgValue><ssdm name="add_ln700_49"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="325" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
Conv_label0:81  store i8 %add_ln700_8, i8* %feature_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
Conv_label0:116  store i8 %add_ln700_17, i8* %feature_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:244  %mul_ln700_51 = mul i8 %weight_V_load_6, %img_V_load_17

]]></Node>
<StgValue><ssdm name="mul_ln700_51"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:250  %mul_ln700_53 = mul i8 %weight_V_load_8, %img_V_load_23

]]></Node>
<StgValue><ssdm name="mul_ln700_53"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:256  %add_ln700_50 = add i8 %mul_ln700_52, %mul_ln700_53

]]></Node>
<StgValue><ssdm name="add_ln700_50"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:257  %add_ln700_51 = add i8 %add_ln700_50, %mul_ln700_51

]]></Node>
<StgValue><ssdm name="add_ln700_51"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="331" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Conv_label0:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln6"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Conv_label0:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Conv_label0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln7"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
Conv_label0:224  store i8 %add_ln700_44, i8* %feature_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:254  %add_ln700_48 = add i8 %add_ln700_47, %add_ln700_45

]]></Node>
<StgValue><ssdm name="add_ln700_48"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:258  %add_ln700_52 = add i8 %add_ln700_51, %add_ln700_49

]]></Node>
<StgValue><ssdm name="add_ln700_52"/></StgValue>
</operation>

<operation id="337" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Conv_label0:259  %add_ln700_53 = add i8 %add_ln700_52, %add_ln700_48

]]></Node>
<StgValue><ssdm name="add_ln700_53"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
Conv_label0:260  store i8 %add_ln700_53, i8* %feature_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="339" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Conv_label0:261  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="340" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
Conv_label0:262  br label %1

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="341" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
