
MIKRO_PROJECT_FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000876c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00009584  080088fc  080088fc  000098fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011e80  08011e80  00013264  2**0
                  CONTENTS
  4 .ARM          00000008  08011e80  08011e80  00012e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011e88  08011e88  00013264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011e88  08011e88  00012e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011e8c  08011e8c  00012e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000264  20000000  08011e90  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000adb8  20000264  080120f4  00013264  2**2
                  ALLOC
 10 ._user_heap_stack 00001304  2000b01c  080120f4  0001401c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013264  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012b3b  00000000  00000000  00013294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034fd  00000000  00000000  00025dcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f60  00000000  00000000  000292d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bbe  00000000  00000000  0002a230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000289f1  00000000  00000000  0002adee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016417  00000000  00000000  000537df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec284  00000000  00000000  00069bf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00155e7a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041ac  00000000  00000000  00155ec0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0015a06c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000264 	.word	0x20000264
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080088e4 	.word	0x080088e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000268 	.word	0x20000268
 80001cc:	080088e4 	.word	0x080088e4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <ringBufferSetup>:
uint8_t USART_TxBuf[TX_BUFFER_SIZE];
uint8_t USART_RxBuf[RX_BUFFER_SIZE];
//=========================================================

void ringBufferSetup(ring_buffer* rb, uint8_t* buffer, uint32_t size)
{
 8000560:	b480      	push	{r7}
 8000562:	b085      	sub	sp, #20
 8000564:	af00      	add	r7, sp, #0
 8000566:	60f8      	str	r0, [r7, #12]
 8000568:	60b9      	str	r1, [r7, #8]
 800056a:	607a      	str	r2, [r7, #4]
	rb->buffer = buffer;
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	68ba      	ldr	r2, [r7, #8]
 8000570:	601a      	str	r2, [r3, #0]
	rb->readIndex = 0;
 8000572:	68fb      	ldr	r3, [r7, #12]
 8000574:	2200      	movs	r2, #0
 8000576:	605a      	str	r2, [r3, #4]
	rb->writeIndex = 0;
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	2200      	movs	r2, #0
 800057c:	609a      	str	r2, [r3, #8]
	rb->mask = size;
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	687a      	ldr	r2, [r7, #4]
 8000582:	60da      	str	r2, [r3, #12]
}
 8000584:	bf00      	nop
 8000586:	3714      	adds	r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058e:	4770      	bx	lr

08000590 <USART_kbhit>:

uint8_t USART_kbhit(){
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
	if(rxRingBuffer.writeIndex == rxRingBuffer.readIndex){
 8000594:	4b06      	ldr	r3, [pc, #24]	@ (80005b0 <USART_kbhit+0x20>)
 8000596:	689a      	ldr	r2, [r3, #8]
 8000598:	4b05      	ldr	r3, [pc, #20]	@ (80005b0 <USART_kbhit+0x20>)
 800059a:	685b      	ldr	r3, [r3, #4]
 800059c:	429a      	cmp	r2, r3
 800059e:	d101      	bne.n	80005a4 <USART_kbhit+0x14>
		return 0;
 80005a0:	2300      	movs	r3, #0
 80005a2:	e000      	b.n	80005a6 <USART_kbhit+0x16>
	}else{
		return 1;
 80005a4:	2301      	movs	r3, #1
	}
}
 80005a6:	4618      	mov	r0, r3
 80005a8:	46bd      	mov	sp, r7
 80005aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ae:	4770      	bx	lr
 80005b0:	20000280 	.word	0x20000280

080005b4 <USART_getchar>:

int16_t USART_getchar() {
 80005b4:	b480      	push	{r7}
 80005b6:	b083      	sub	sp, #12
 80005b8:	af00      	add	r7, sp, #0
    if (rxRingBuffer.writeIndex != rxRingBuffer.readIndex) {
 80005ba:	4b11      	ldr	r3, [pc, #68]	@ (8000600 <USART_getchar+0x4c>)
 80005bc:	689a      	ldr	r2, [r3, #8]
 80005be:	4b10      	ldr	r3, [pc, #64]	@ (8000600 <USART_getchar+0x4c>)
 80005c0:	685b      	ldr	r3, [r3, #4]
 80005c2:	429a      	cmp	r2, r3
 80005c4:	d013      	beq.n	80005ee <USART_getchar+0x3a>
        int16_t tmp = USART_RxBuf[rxRingBuffer.readIndex];
 80005c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000600 <USART_getchar+0x4c>)
 80005c8:	685b      	ldr	r3, [r3, #4]
 80005ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000604 <USART_getchar+0x50>)
 80005cc:	5cd3      	ldrb	r3, [r2, r3]
 80005ce:	80fb      	strh	r3, [r7, #6]
        rxRingBuffer.readIndex = (rxRingBuffer.readIndex + 1) % rxRingBuffer.mask;
 80005d0:	4b0b      	ldr	r3, [pc, #44]	@ (8000600 <USART_getchar+0x4c>)
 80005d2:	685b      	ldr	r3, [r3, #4]
 80005d4:	3301      	adds	r3, #1
 80005d6:	4a0a      	ldr	r2, [pc, #40]	@ (8000600 <USART_getchar+0x4c>)
 80005d8:	68d2      	ldr	r2, [r2, #12]
 80005da:	fbb3 f1f2 	udiv	r1, r3, r2
 80005de:	fb01 f202 	mul.w	r2, r1, r2
 80005e2:	1a9b      	subs	r3, r3, r2
 80005e4:	4a06      	ldr	r2, [pc, #24]	@ (8000600 <USART_getchar+0x4c>)
 80005e6:	6053      	str	r3, [r2, #4]
        return tmp;
 80005e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005ec:	e001      	b.n	80005f2 <USART_getchar+0x3e>
    }
    return -1;
 80005ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	20000280 	.word	0x20000280
 8000604:	20000a04 	.word	0x20000a04

08000608 <USART_sendFrame>:

void USART_sendFrame(const uint8_t* data, size_t length) {
 8000608:	b580      	push	{r7, lr}
 800060a:	b086      	sub	sp, #24
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	6039      	str	r1, [r7, #0]
    int idx = txRingBuffer.writeIndex;
 8000612:	4b2a      	ldr	r3, [pc, #168]	@ (80006bc <USART_sendFrame+0xb4>)
 8000614:	689b      	ldr	r3, [r3, #8]
 8000616:	617b      	str	r3, [r7, #20]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000618:	b672      	cpsid	i
}
 800061a:	bf00      	nop

    __disable_irq();
    // Kopiuj dane do bufora nadawczego
    for(size_t i = 0; i < length; i++) {
 800061c:	2300      	movs	r3, #0
 800061e:	613b      	str	r3, [r7, #16]
 8000620:	e016      	b.n	8000650 <USART_sendFrame+0x48>
        USART_TxBuf[idx] = data[i];
 8000622:	687a      	ldr	r2, [r7, #4]
 8000624:	693b      	ldr	r3, [r7, #16]
 8000626:	4413      	add	r3, r2
 8000628:	7819      	ldrb	r1, [r3, #0]
 800062a:	4a25      	ldr	r2, [pc, #148]	@ (80006c0 <USART_sendFrame+0xb8>)
 800062c:	697b      	ldr	r3, [r7, #20]
 800062e:	4413      	add	r3, r2
 8000630:	460a      	mov	r2, r1
 8000632:	701a      	strb	r2, [r3, #0]
        idx = (idx + 1) % txRingBuffer.mask;
 8000634:	697b      	ldr	r3, [r7, #20]
 8000636:	3301      	adds	r3, #1
 8000638:	461a      	mov	r2, r3
 800063a:	4b20      	ldr	r3, [pc, #128]	@ (80006bc <USART_sendFrame+0xb4>)
 800063c:	68db      	ldr	r3, [r3, #12]
 800063e:	fbb2 f1f3 	udiv	r1, r2, r3
 8000642:	fb01 f303 	mul.w	r3, r1, r3
 8000646:	1ad3      	subs	r3, r2, r3
 8000648:	617b      	str	r3, [r7, #20]
    for(size_t i = 0; i < length; i++) {
 800064a:	693b      	ldr	r3, [r7, #16]
 800064c:	3301      	adds	r3, #1
 800064e:	613b      	str	r3, [r7, #16]
 8000650:	693a      	ldr	r2, [r7, #16]
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	429a      	cmp	r2, r3
 8000656:	d3e4      	bcc.n	8000622 <USART_sendFrame+0x1a>
    }

    // Rozpocznij transmisję jeśli bufor był pusty
    if((txRingBuffer.writeIndex == txRingBuffer.readIndex) &&
 8000658:	4b18      	ldr	r3, [pc, #96]	@ (80006bc <USART_sendFrame+0xb4>)
 800065a:	689a      	ldr	r2, [r3, #8]
 800065c:	4b17      	ldr	r3, [pc, #92]	@ (80006bc <USART_sendFrame+0xb4>)
 800065e:	685b      	ldr	r3, [r3, #4]
 8000660:	429a      	cmp	r2, r3
 8000662:	d122      	bne.n	80006aa <USART_sendFrame+0xa2>
       (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 8000664:	4b17      	ldr	r3, [pc, #92]	@ (80006c4 <USART_sendFrame+0xbc>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	69db      	ldr	r3, [r3, #28]
 800066a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
    if((txRingBuffer.writeIndex == txRingBuffer.readIndex) &&
 800066e:	2b80      	cmp	r3, #128	@ 0x80
 8000670:	d11b      	bne.n	80006aa <USART_sendFrame+0xa2>
        txRingBuffer.writeIndex = idx;
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	4a11      	ldr	r2, [pc, #68]	@ (80006bc <USART_sendFrame+0xb4>)
 8000676:	6093      	str	r3, [r2, #8]
        uint8_t tmp = USART_TxBuf[txRingBuffer.readIndex];
 8000678:	4b10      	ldr	r3, [pc, #64]	@ (80006bc <USART_sendFrame+0xb4>)
 800067a:	685b      	ldr	r3, [r3, #4]
 800067c:	4a10      	ldr	r2, [pc, #64]	@ (80006c0 <USART_sendFrame+0xb8>)
 800067e:	5cd3      	ldrb	r3, [r2, r3]
 8000680:	73fb      	strb	r3, [r7, #15]
        txRingBuffer.readIndex = (txRingBuffer.readIndex + 1) % txRingBuffer.mask;
 8000682:	4b0e      	ldr	r3, [pc, #56]	@ (80006bc <USART_sendFrame+0xb4>)
 8000684:	685b      	ldr	r3, [r3, #4]
 8000686:	3301      	adds	r3, #1
 8000688:	4a0c      	ldr	r2, [pc, #48]	@ (80006bc <USART_sendFrame+0xb4>)
 800068a:	68d2      	ldr	r2, [r2, #12]
 800068c:	fbb3 f1f2 	udiv	r1, r3, r2
 8000690:	fb01 f202 	mul.w	r2, r1, r2
 8000694:	1a9b      	subs	r3, r3, r2
 8000696:	4a09      	ldr	r2, [pc, #36]	@ (80006bc <USART_sendFrame+0xb4>)
 8000698:	6053      	str	r3, [r2, #4]
        HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 800069a:	f107 030f 	add.w	r3, r7, #15
 800069e:	2201      	movs	r2, #1
 80006a0:	4619      	mov	r1, r3
 80006a2:	4808      	ldr	r0, [pc, #32]	@ (80006c4 <USART_sendFrame+0xbc>)
 80006a4:	f004 fd42 	bl	800512c <HAL_UART_Transmit_IT>
       (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 80006a8:	e002      	b.n	80006b0 <USART_sendFrame+0xa8>
    } else {
        txRingBuffer.writeIndex = idx;
 80006aa:	697b      	ldr	r3, [r7, #20]
 80006ac:	4a03      	ldr	r2, [pc, #12]	@ (80006bc <USART_sendFrame+0xb4>)
 80006ae:	6093      	str	r3, [r2, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 80006b0:	b662      	cpsie	i
}
 80006b2:	bf00      	nop
    }

    __enable_irq();
}
 80006b4:	bf00      	nop
 80006b6:	3718      	adds	r7, #24
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	20000290 	.word	0x20000290
 80006c0:	200002a0 	.word	0x200002a0
 80006c4:	2000ae48 	.word	0x2000ae48

080006c8 <calculateCrc16>:
    0x7c26, 0x6c07, 0x5c64, 0x4c45, 0x3ca2, 0x2c83, 0x1ce0, 0x0cc1,
    0xef1f, 0xff3e, 0xcf5d, 0xdf7c, 0xaf9b, 0xbfba, 0x8fd9, 0x9ff8,
    0x6e17, 0x7e36, 0x4e55, 0x5e74, 0x2e93, 0x3eb2, 0x0ed1, 0x1ef0
};

void calculateCrc16(uint8_t *data, size_t length, uint8_t crc_out[2]) {
 80006c8:	b480      	push	{r7}
 80006ca:	b089      	sub	sp, #36	@ 0x24
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	60f8      	str	r0, [r7, #12]
 80006d0:	60b9      	str	r1, [r7, #8]
 80006d2:	607a      	str	r2, [r7, #4]
    uint16_t crc = 0xFFFF;
 80006d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80006d8:	83fb      	strh	r3, [r7, #30]

    for (size_t i = 0; i < length; i++) {
 80006da:	2300      	movs	r3, #0
 80006dc:	61bb      	str	r3, [r7, #24]
 80006de:	e019      	b.n	8000714 <calculateCrc16+0x4c>
        uint8_t byte = data[i];
 80006e0:	68fa      	ldr	r2, [r7, #12]
 80006e2:	69bb      	ldr	r3, [r7, #24]
 80006e4:	4413      	add	r3, r2
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	75fb      	strb	r3, [r7, #23]
        uint8_t table_index = (crc >> 8) ^ byte;
 80006ea:	8bfb      	ldrh	r3, [r7, #30]
 80006ec:	0a1b      	lsrs	r3, r3, #8
 80006ee:	b29b      	uxth	r3, r3
 80006f0:	b2da      	uxtb	r2, r3
 80006f2:	7dfb      	ldrb	r3, [r7, #23]
 80006f4:	4053      	eors	r3, r2
 80006f6:	75bb      	strb	r3, [r7, #22]
        crc = (crc << 8) ^ crc16_table[table_index];
 80006f8:	8bfb      	ldrh	r3, [r7, #30]
 80006fa:	021b      	lsls	r3, r3, #8
 80006fc:	b21a      	sxth	r2, r3
 80006fe:	7dbb      	ldrb	r3, [r7, #22]
 8000700:	490f      	ldr	r1, [pc, #60]	@ (8000740 <calculateCrc16+0x78>)
 8000702:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000706:	b21b      	sxth	r3, r3
 8000708:	4053      	eors	r3, r2
 800070a:	b21b      	sxth	r3, r3
 800070c:	83fb      	strh	r3, [r7, #30]
    for (size_t i = 0; i < length; i++) {
 800070e:	69bb      	ldr	r3, [r7, #24]
 8000710:	3301      	adds	r3, #1
 8000712:	61bb      	str	r3, [r7, #24]
 8000714:	69ba      	ldr	r2, [r7, #24]
 8000716:	68bb      	ldr	r3, [r7, #8]
 8000718:	429a      	cmp	r2, r3
 800071a:	d3e1      	bcc.n	80006e0 <calculateCrc16+0x18>
    }
    crc_out[0] = ((crc >> 8) & 0xFF);
 800071c:	8bfb      	ldrh	r3, [r7, #30]
 800071e:	0a1b      	lsrs	r3, r3, #8
 8000720:	b29b      	uxth	r3, r3
 8000722:	b2da      	uxtb	r2, r3
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	701a      	strb	r2, [r3, #0]
    crc_out[1] = (crc & 0xFF);
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	3301      	adds	r3, #1
 800072c:	8bfa      	ldrh	r2, [r7, #30]
 800072e:	b2d2      	uxtb	r2, r2
 8000730:	701a      	strb	r2, [r3, #0]
}
 8000732:	bf00      	nop
 8000734:	3724      	adds	r7, #36	@ 0x24
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	20000000 	.word	0x20000000

08000744 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800074a:	4b0c      	ldr	r3, [pc, #48]	@ (800077c <MX_DMA_Init+0x38>)
 800074c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800074e:	4a0b      	ldr	r2, [pc, #44]	@ (800077c <MX_DMA_Init+0x38>)
 8000750:	f043 0301 	orr.w	r3, r3, #1
 8000754:	6493      	str	r3, [r2, #72]	@ 0x48
 8000756:	4b09      	ldr	r3, [pc, #36]	@ (800077c <MX_DMA_Init+0x38>)
 8000758:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800075a:	f003 0301 	and.w	r3, r3, #1
 800075e:	607b      	str	r3, [r7, #4]
 8000760:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8000762:	2200      	movs	r2, #0
 8000764:	2102      	movs	r1, #2
 8000766:	200f      	movs	r0, #15
 8000768:	f001 fef9 	bl	800255e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800076c:	200f      	movs	r0, #15
 800076e:	f001 ff12 	bl	8002596 <HAL_NVIC_EnableIRQ>

}
 8000772:	bf00      	nop
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40021000 	.word	0x40021000

08000780 <resetFrameState>:
Frame frame;
ScrollingTextState text = { 0 };
//======================================================================

//======================FUNKCJE POMOCNICZE==============================
static void resetFrameState() {
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
	inFrame = false;
 8000784:	4b06      	ldr	r3, [pc, #24]	@ (80007a0 <resetFrameState+0x20>)
 8000786:	2200      	movs	r2, #0
 8000788:	701a      	strb	r2, [r3, #0]
	escapeDetected = false;
 800078a:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <resetFrameState+0x24>)
 800078c:	2200      	movs	r2, #0
 800078e:	701a      	strb	r2, [r3, #0]
	bxIndex = 0;
 8000790:	4b05      	ldr	r3, [pc, #20]	@ (80007a8 <resetFrameState+0x28>)
 8000792:	2200      	movs	r2, #0
 8000794:	601a      	str	r2, [r3, #0]
}
 8000796:	bf00      	nop
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr
 80007a0:	20000c28 	.word	0x20000c28
 80007a4:	20000c22 	.word	0x20000c22
 80007a8:	20000c24 	.word	0x20000c24

080007ac <stopAnimation>:

static void stopAnimation(void) {
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
	text.isScrolling = false;
 80007b0:	4b04      	ldr	r3, [pc, #16]	@ (80007c4 <stopAnimation+0x18>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	f883 20d5 	strb.w	r2, [r3, #213]	@ 0xd5
}
 80007b8:	bf00      	nop
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	20000cb4 	.word	0x20000cb4

080007c8 <isWithinBounds>:

static bool isWithinBounds(int x, int y) {
 80007c8:	b480      	push	{r7}
 80007ca:	b083      	sub	sp, #12
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
 80007d0:	6039      	str	r1, [r7, #0]
	return (x >= 0 && x < LCD_WIDTH) && (y >= 0 && y < LCD_HEIGHT);
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	db0a      	blt.n	80007ee <isWithinBounds+0x26>
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2b9f      	cmp	r3, #159	@ 0x9f
 80007dc:	dc07      	bgt.n	80007ee <isWithinBounds+0x26>
 80007de:	683b      	ldr	r3, [r7, #0]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	db04      	blt.n	80007ee <isWithinBounds+0x26>
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	2b7f      	cmp	r3, #127	@ 0x7f
 80007e8:	dc01      	bgt.n	80007ee <isWithinBounds+0x26>
 80007ea:	2301      	movs	r3, #1
 80007ec:	e000      	b.n	80007f0 <isWithinBounds+0x28>
 80007ee:	2300      	movs	r3, #0
 80007f0:	f003 0301 	and.w	r3, r3, #1
 80007f4:	b2db      	uxtb	r3, r3
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	370c      	adds	r7, #12
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr

08000802 <safeCompare>:

static bool safeCompare(const char *str1, const char *str2, size_t len) {
 8000802:	b580      	push	{r7, lr}
 8000804:	b084      	sub	sp, #16
 8000806:	af00      	add	r7, sp, #0
 8000808:	60f8      	str	r0, [r7, #12]
 800080a:	60b9      	str	r1, [r7, #8]
 800080c:	607a      	str	r2, [r7, #4]
	if (str1 == NULL || str2 == NULL) {
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d002      	beq.n	800081a <safeCompare+0x18>
 8000814:	68bb      	ldr	r3, [r7, #8]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d101      	bne.n	800081e <safeCompare+0x1c>
		return false;
 800081a:	2300      	movs	r3, #0
 800081c:	e00a      	b.n	8000834 <safeCompare+0x32>
	}
	return memcmp(str1, str2, len) == 0;
 800081e:	687a      	ldr	r2, [r7, #4]
 8000820:	68b9      	ldr	r1, [r7, #8]
 8000822:	68f8      	ldr	r0, [r7, #12]
 8000824:	f007 fbba 	bl	8007f9c <memcmp>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	bf0c      	ite	eq
 800082e:	2301      	moveq	r3, #1
 8000830:	2300      	movne	r3, #0
 8000832:	b2db      	uxtb	r3, r3
}
 8000834:	4618      	mov	r0, r3
 8000836:	3710      	adds	r7, #16
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}

0800083c <isValidTriangle>:

static bool isValidTriangle(int16_t x1, int16_t y1, int16_t x2, int16_t y2,
		int16_t x3, int16_t y3) {
 800083c:	b490      	push	{r4, r7}
 800083e:	b086      	sub	sp, #24
 8000840:	af00      	add	r7, sp, #0
 8000842:	4604      	mov	r4, r0
 8000844:	4608      	mov	r0, r1
 8000846:	4611      	mov	r1, r2
 8000848:	461a      	mov	r2, r3
 800084a:	4623      	mov	r3, r4
 800084c:	80fb      	strh	r3, [r7, #6]
 800084e:	4603      	mov	r3, r0
 8000850:	80bb      	strh	r3, [r7, #4]
 8000852:	460b      	mov	r3, r1
 8000854:	807b      	strh	r3, [r7, #2]
 8000856:	4613      	mov	r3, r2
 8000858:	803b      	strh	r3, [r7, #0]
	int32_t a2 = (int32_t) (x2 - x1) * (x2 - x1)
 800085a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800085e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000862:	1ad3      	subs	r3, r2, r3
 8000864:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8000868:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800086c:	1a8a      	subs	r2, r1, r2
 800086e:	fb03 f202 	mul.w	r2, r3, r2
			+ (int32_t) (y2 - y1) * (y2 - y1);
 8000872:	f9b7 1000 	ldrsh.w	r1, [r7]
 8000876:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800087a:	1acb      	subs	r3, r1, r3
 800087c:	f9b7 0000 	ldrsh.w	r0, [r7]
 8000880:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000884:	1a41      	subs	r1, r0, r1
 8000886:	fb01 f303 	mul.w	r3, r1, r3
	int32_t a2 = (int32_t) (x2 - x1) * (x2 - x1)
 800088a:	4413      	add	r3, r2
 800088c:	617b      	str	r3, [r7, #20]
	int32_t b2 = (int32_t) (x3 - x2) * (x3 - x2)
 800088e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8000892:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000896:	1ad3      	subs	r3, r2, r3
 8000898:	f9b7 1020 	ldrsh.w	r1, [r7, #32]
 800089c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80008a0:	1a8a      	subs	r2, r1, r2
 80008a2:	fb03 f202 	mul.w	r2, r3, r2
			+ (int32_t) (y3 - y2) * (y3 - y2);
 80008a6:	f9b7 1024 	ldrsh.w	r1, [r7, #36]	@ 0x24
 80008aa:	f9b7 3000 	ldrsh.w	r3, [r7]
 80008ae:	1acb      	subs	r3, r1, r3
 80008b0:	f9b7 0024 	ldrsh.w	r0, [r7, #36]	@ 0x24
 80008b4:	f9b7 1000 	ldrsh.w	r1, [r7]
 80008b8:	1a41      	subs	r1, r0, r1
 80008ba:	fb01 f303 	mul.w	r3, r1, r3
	int32_t b2 = (int32_t) (x3 - x2) * (x3 - x2)
 80008be:	4413      	add	r3, r2
 80008c0:	613b      	str	r3, [r7, #16]
	int32_t c2 = (int32_t) (x1 - x3) * (x1 - x3)
 80008c2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80008c6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80008ca:	1ad3      	subs	r3, r2, r3
 80008cc:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80008d0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80008d4:	1a8a      	subs	r2, r1, r2
 80008d6:	fb03 f202 	mul.w	r2, r3, r2
			+ (int32_t) (y1 - y3) * (y1 - y3);
 80008da:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80008de:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80008e2:	1acb      	subs	r3, r1, r3
 80008e4:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 80008e8:	f9b7 1024 	ldrsh.w	r1, [r7, #36]	@ 0x24
 80008ec:	1a41      	subs	r1, r0, r1
 80008ee:	fb01 f303 	mul.w	r3, r1, r3
	int32_t c2 = (int32_t) (x1 - x3) * (x1 - x3)
 80008f2:	4413      	add	r3, r2
 80008f4:	60fb      	str	r3, [r7, #12]

	if (a2 + b2 <= c2 || b2 + c2 <= a2 || c2 + a2 <= b2) {
 80008f6:	697a      	ldr	r2, [r7, #20]
 80008f8:	693b      	ldr	r3, [r7, #16]
 80008fa:	4413      	add	r3, r2
 80008fc:	68fa      	ldr	r2, [r7, #12]
 80008fe:	429a      	cmp	r2, r3
 8000900:	da0b      	bge.n	800091a <isValidTriangle+0xde>
 8000902:	693a      	ldr	r2, [r7, #16]
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	4413      	add	r3, r2
 8000908:	697a      	ldr	r2, [r7, #20]
 800090a:	429a      	cmp	r2, r3
 800090c:	da05      	bge.n	800091a <isValidTriangle+0xde>
 800090e:	68fa      	ldr	r2, [r7, #12]
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	4413      	add	r3, r2
 8000914:	693a      	ldr	r2, [r7, #16]
 8000916:	429a      	cmp	r2, r3
 8000918:	db01      	blt.n	800091e <isValidTriangle+0xe2>
		return false;
 800091a:	2300      	movs	r3, #0
 800091c:	e01f      	b.n	800095e <isValidTriangle+0x122>
	}

	int32_t cross = (int32_t) (x2 - x1) * (y3 - y1)
 800091e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000922:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000926:	1ad3      	subs	r3, r2, r3
 8000928:	f9b7 1024 	ldrsh.w	r1, [r7, #36]	@ 0x24
 800092c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000930:	1a8a      	subs	r2, r1, r2
 8000932:	fb03 f202 	mul.w	r2, r3, r2
			- (int32_t) (y2 - y1) * (x3 - x1);
 8000936:	f9b7 1000 	ldrsh.w	r1, [r7]
 800093a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800093e:	1acb      	subs	r3, r1, r3
 8000940:	f9b7 0020 	ldrsh.w	r0, [r7, #32]
 8000944:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000948:	1a41      	subs	r1, r0, r1
 800094a:	fb01 f303 	mul.w	r3, r1, r3
	int32_t cross = (int32_t) (x2 - x1) * (y3 - y1)
 800094e:	1ad3      	subs	r3, r2, r3
 8000950:	60bb      	str	r3, [r7, #8]
	if (cross == 0) {
 8000952:	68bb      	ldr	r3, [r7, #8]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d101      	bne.n	800095c <isValidTriangle+0x120>
		return false;
 8000958:	2300      	movs	r3, #0
 800095a:	e000      	b.n	800095e <isValidTriangle+0x122>
	}

	return true;
 800095c:	2301      	movs	r3, #1
}
 800095e:	4618      	mov	r0, r3
 8000960:	3718      	adds	r7, #24
 8000962:	46bd      	mov	sp, r7
 8000964:	bc90      	pop	{r4, r7}
 8000966:	4770      	bx	lr

08000968 <sendStatus>:

static void sendStatus(StatusCode_t status) {
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af02      	add	r7, sp, #8
 800096e:	4603      	mov	r3, r0
 8000970:	71fb      	strb	r3, [r7, #7]
	if (status < STATUS_COUNT) {
 8000972:	79fb      	ldrb	r3, [r7, #7]
 8000974:	2b09      	cmp	r3, #9
 8000976:	d80a      	bhi.n	800098e <sendStatus+0x26>
		prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "%s", STATUS_MESSAGES[status]);
 8000978:	79fb      	ldrb	r3, [r7, #7]
 800097a:	4a07      	ldr	r2, [pc, #28]	@ (8000998 <sendStatus+0x30>)
 800097c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000980:	9300      	str	r3, [sp, #0]
 8000982:	4b06      	ldr	r3, [pc, #24]	@ (800099c <sendStatus+0x34>)
 8000984:	4a06      	ldr	r2, [pc, #24]	@ (80009a0 <sendStatus+0x38>)
 8000986:	2167      	movs	r1, #103	@ 0x67
 8000988:	2068      	movs	r0, #104	@ 0x68
 800098a:	f000 fbef 	bl	800116c <prepareFrame>
	}
}
 800098e:	bf00      	nop
 8000990:	3708      	adds	r7, #8
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	080089e0 	.word	0x080089e0
 800099c:	08008988 	.word	0x08008988
 80009a0:	0800898c 	.word	0x0800898c

080009a4 <clearFrame>:

static void clearFrame(Frame *frame) {
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
	if (frame) {
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d00d      	beq.n	80009ce <clearFrame+0x2a>
		memset(frame->data, 0, sizeof(frame->data));
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	3305      	adds	r3, #5
 80009b6:	2280      	movs	r2, #128	@ 0x80
 80009b8:	2100      	movs	r1, #0
 80009ba:	4618      	mov	r0, r3
 80009bc:	f007 fafe 	bl	8007fbc <memset>
		memset(frame->command, 0, sizeof(frame->command));
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	3302      	adds	r3, #2
 80009c4:	2203      	movs	r2, #3
 80009c6:	2100      	movs	r1, #0
 80009c8:	4618      	mov	r0, r3
 80009ca:	f007 faf7 	bl	8007fbc <memset>
	}
}
 80009ce:	bf00      	nop
 80009d0:	3708      	adds	r7, #8
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}

080009d6 <parseCoordinates>:

static bool parseCoordinates(const uint8_t *data, int *x, int *y) {
 80009d6:	b480      	push	{r7}
 80009d8:	b085      	sub	sp, #20
 80009da:	af00      	add	r7, sp, #0
 80009dc:	60f8      	str	r0, [r7, #12]
 80009de:	60b9      	str	r1, [r7, #8]
 80009e0:	607a      	str	r2, [r7, #4]
	*x = data[0];  // Pierwszy bajt to x
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	461a      	mov	r2, r3
 80009e8:	68bb      	ldr	r3, [r7, #8]
 80009ea:	601a      	str	r2, [r3, #0]
	*y = data[2];  // Drugi bajt to y
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	3302      	adds	r3, #2
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	461a      	mov	r2, r3
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	601a      	str	r2, [r3, #0]
	return true;
 80009f8:	2301      	movs	r3, #1
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	3714      	adds	r7, #20
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr

08000a06 <parseParameters>:

static bool parseParameters(const uint8_t *data, const char *format, ...) {
 8000a06:	b40e      	push	{r1, r2, r3}
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b08f      	sub	sp, #60	@ 0x3c
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
	if (!data || !format) {
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d002      	beq.n	8000a1c <parseParameters+0x16>
 8000a16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d101      	bne.n	8000a20 <parseParameters+0x1a>
		return false;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	e0f0      	b.n	8000c02 <parseParameters+0x1fc>
	}
	va_list args;
	va_start(args, format);
 8000a20:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000a24:	60bb      	str	r3, [r7, #8]

	const uint8_t *data_ptr = data;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	637b      	str	r3, [r7, #52]	@ 0x34
	const char *fmt_ptr = format;
 8000a2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000a2c:	633b      	str	r3, [r7, #48]	@ 0x30

	int u_param_count = 0;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint8_t scrollSpeed = 0;
 8000a32:	2300      	movs	r3, #0
 8000a34:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

	while (*fmt_ptr) {
 8000a38:	e0dd      	b.n	8000bf6 <parseParameters+0x1f0>
		switch (*fmt_ptr) {
 8000a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a3c:	781b      	ldrb	r3, [r3, #0]
 8000a3e:	2b75      	cmp	r3, #117	@ 0x75
 8000a40:	d007      	beq.n	8000a52 <parseParameters+0x4c>
 8000a42:	2b75      	cmp	r3, #117	@ 0x75
 8000a44:	f300 80d1 	bgt.w	8000bea <parseParameters+0x1e4>
 8000a48:	2b43      	cmp	r3, #67	@ 0x43
 8000a4a:	d020      	beq.n	8000a8e <parseParameters+0x88>
 8000a4c:	2b74      	cmp	r3, #116	@ 0x74
 8000a4e:	d06a      	beq.n	8000b26 <parseParameters+0x120>
 8000a50:	e0cb      	b.n	8000bea <parseParameters+0x1e4>
		case 'u': {
			uint8_t *value_ptr = va_arg(args, uint8_t*);
 8000a52:	68bb      	ldr	r3, [r7, #8]
 8000a54:	1d1a      	adds	r2, r3, #4
 8000a56:	60ba      	str	r2, [r7, #8]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	623b      	str	r3, [r7, #32]
			*value_ptr = *data_ptr++;
 8000a5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a5e:	1c5a      	adds	r2, r3, #1
 8000a60:	637a      	str	r2, [r7, #52]	@ 0x34
 8000a62:	781a      	ldrb	r2, [r3, #0]
 8000a64:	6a3b      	ldr	r3, [r7, #32]
 8000a66:	701a      	strb	r2, [r3, #0]
			u_param_count++;
 8000a68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a6a:	3301      	adds	r3, #1
 8000a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (u_param_count == 4) {
 8000a6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a70:	2b04      	cmp	r3, #4
 8000a72:	d103      	bne.n	8000a7c <parseParameters+0x76>
				scrollSpeed = *value_ptr;
 8000a74:	6a3b      	ldr	r3, [r7, #32]
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			}
			if (*data_ptr == ',') {
 8000a7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	2b2c      	cmp	r3, #44	@ 0x2c
 8000a82:	f040 80b4 	bne.w	8000bee <parseParameters+0x1e8>
				data_ptr++;
 8000a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a88:	3301      	adds	r3, #1
 8000a8a:	637b      	str	r3, [r7, #52]	@ 0x34
			}
			break;
 8000a8c:	e0af      	b.n	8000bee <parseParameters+0x1e8>
		}
		case 'C': {
			color_t *color_ptr = va_arg(args, color_t*);
 8000a8e:	68bb      	ldr	r3, [r7, #8]
 8000a90:	1d1a      	adds	r2, r3, #4
 8000a92:	60ba      	str	r2, [r7, #8]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	613b      	str	r3, [r7, #16]

			if ((*data_ptr >= 'A' && *data_ptr <= 'Z')
 8000a98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	2b40      	cmp	r3, #64	@ 0x40
 8000a9e:	d903      	bls.n	8000aa8 <parseParameters+0xa2>
 8000aa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	2b5a      	cmp	r3, #90	@ 0x5a
 8000aa6:	d907      	bls.n	8000ab8 <parseParameters+0xb2>
					|| (*data_ptr >= 'a' && *data_ptr <= 'z')) {
 8000aa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	2b60      	cmp	r3, #96	@ 0x60
 8000aae:	d905      	bls.n	8000abc <parseParameters+0xb6>
 8000ab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b7a      	cmp	r3, #122	@ 0x7a
 8000ab6:	d801      	bhi.n	8000abc <parseParameters+0xb6>
				return false;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	e0a2      	b.n	8000c02 <parseParameters+0x1fc>
			}

			uint8_t lsb = *data_ptr++;
 8000abc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000abe:	1c5a      	adds	r2, r3, #1
 8000ac0:	637a      	str	r2, [r7, #52]	@ 0x34
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	73fb      	strb	r3, [r7, #15]
			if (*data_ptr == ',')
 8000ac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2b2c      	cmp	r3, #44	@ 0x2c
 8000acc:	d102      	bne.n	8000ad4 <parseParameters+0xce>
				data_ptr++;
 8000ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	637b      	str	r3, [r7, #52]	@ 0x34

			if ((*data_ptr >= 'A' && *data_ptr <= 'Z')
 8000ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	2b40      	cmp	r3, #64	@ 0x40
 8000ada:	d903      	bls.n	8000ae4 <parseParameters+0xde>
 8000adc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2b5a      	cmp	r3, #90	@ 0x5a
 8000ae2:	d907      	bls.n	8000af4 <parseParameters+0xee>
					|| (*data_ptr >= 'a' && *data_ptr <= 'z')) {
 8000ae4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b60      	cmp	r3, #96	@ 0x60
 8000aea:	d905      	bls.n	8000af8 <parseParameters+0xf2>
 8000aec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	2b7a      	cmp	r3, #122	@ 0x7a
 8000af2:	d801      	bhi.n	8000af8 <parseParameters+0xf2>
				return false;
 8000af4:	2300      	movs	r3, #0
 8000af6:	e084      	b.n	8000c02 <parseParameters+0x1fc>
			}

			uint8_t msb = *data_ptr++;
 8000af8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000afa:	1c5a      	adds	r2, r3, #1
 8000afc:	637a      	str	r2, [r7, #52]	@ 0x34
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	73bb      	strb	r3, [r7, #14]
			if (*data_ptr == ',')
 8000b02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	2b2c      	cmp	r3, #44	@ 0x2c
 8000b08:	d102      	bne.n	8000b10 <parseParameters+0x10a>
				data_ptr++;
 8000b0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b0c:	3301      	adds	r3, #1
 8000b0e:	637b      	str	r3, [r7, #52]	@ 0x34
			*color_ptr = ((uint16_t) msb << 8) | lsb; //użycie funkcji asemblera __REV16()
 8000b10:	7bbb      	ldrb	r3, [r7, #14]
 8000b12:	021b      	lsls	r3, r3, #8
 8000b14:	b21a      	sxth	r2, r3
 8000b16:	7bfb      	ldrb	r3, [r7, #15]
 8000b18:	b21b      	sxth	r3, r3
 8000b1a:	4313      	orrs	r3, r2
 8000b1c:	b21b      	sxth	r3, r3
 8000b1e:	b29a      	uxth	r2, r3
 8000b20:	693b      	ldr	r3, [r7, #16]
 8000b22:	801a      	strh	r2, [r3, #0]
			break;
 8000b24:	e064      	b.n	8000bf0 <parseParameters+0x1ea>
		}
		case 't': {
			size_t realCharCount = 0;
 8000b26:	2300      	movs	r3, #0
 8000b28:	627b      	str	r3, [r7, #36]	@ 0x24
			size_t maxChars = (scrollSpeed == 0) ? 25 : 50;
 8000b2a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d101      	bne.n	8000b36 <parseParameters+0x130>
 8000b32:	2319      	movs	r3, #25
 8000b34:	e000      	b.n	8000b38 <parseParameters+0x132>
 8000b36:	2332      	movs	r3, #50	@ 0x32
 8000b38:	61fb      	str	r3, [r7, #28]
			wchar_t *text_ptr = va_arg(args, wchar_t*);
 8000b3a:	68bb      	ldr	r3, [r7, #8]
 8000b3c:	1d1a      	adds	r2, r3, #4
 8000b3e:	60ba      	str	r2, [r7, #8]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	61bb      	str	r3, [r7, #24]

			while (*data_ptr && realCharCount < maxChars) {
 8000b44:	e037      	b.n	8000bb6 <parseParameters+0x1b0>
				if ((*data_ptr & 0x80) == 0) {
 8000b46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	b25b      	sxtb	r3, r3
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	db0c      	blt.n	8000b6a <parseParameters+0x164>
					text_ptr[realCharCount++] = (wchar_t) *data_ptr++;
 8000b50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b52:	1c5a      	adds	r2, r3, #1
 8000b54:	637a      	str	r2, [r7, #52]	@ 0x34
 8000b56:	7819      	ldrb	r1, [r3, #0]
 8000b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b5a:	1c5a      	adds	r2, r3, #1
 8000b5c:	627a      	str	r2, [r7, #36]	@ 0x24
 8000b5e:	009b      	lsls	r3, r3, #2
 8000b60:	69ba      	ldr	r2, [r7, #24]
 8000b62:	4413      	add	r3, r2
 8000b64:	460a      	mov	r2, r1
 8000b66:	601a      	str	r2, [r3, #0]
 8000b68:	e025      	b.n	8000bb6 <parseParameters+0x1b0>
				} else if ((*data_ptr & 0xE0) == 0xC0) {
 8000b6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8000b72:	2bc0      	cmp	r3, #192	@ 0xc0
 8000b74:	d11c      	bne.n	8000bb0 <parseParameters+0x1aa>
					if (!data_ptr[1])
 8000b76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b78:	3301      	adds	r3, #1
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d023      	beq.n	8000bc8 <parseParameters+0x1c2>
						break;
					wchar_t wc = ((data_ptr[0] & 0x1F) << 6)
 8000b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	019b      	lsls	r3, r3, #6
 8000b86:	f403 62f8 	and.w	r2, r3, #1984	@ 0x7c0
							| (data_ptr[1] & 0x3F);
 8000b8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000b94:	4313      	orrs	r3, r2
					wchar_t wc = ((data_ptr[0] & 0x1F) << 6)
 8000b96:	617b      	str	r3, [r7, #20]
					text_ptr[realCharCount++] = wc;
 8000b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b9a:	1c5a      	adds	r2, r3, #1
 8000b9c:	627a      	str	r2, [r7, #36]	@ 0x24
 8000b9e:	009b      	lsls	r3, r3, #2
 8000ba0:	69ba      	ldr	r2, [r7, #24]
 8000ba2:	4413      	add	r3, r2
 8000ba4:	697a      	ldr	r2, [r7, #20]
 8000ba6:	601a      	str	r2, [r3, #0]
					data_ptr += 2;
 8000ba8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000baa:	3302      	adds	r3, #2
 8000bac:	637b      	str	r3, [r7, #52]	@ 0x34
 8000bae:	e002      	b.n	8000bb6 <parseParameters+0x1b0>
				} else {
					data_ptr++;
 8000bb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000bb2:	3301      	adds	r3, #1
 8000bb4:	637b      	str	r3, [r7, #52]	@ 0x34
			while (*data_ptr && realCharCount < maxChars) {
 8000bb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d005      	beq.n	8000bca <parseParameters+0x1c4>
 8000bbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000bc0:	69fb      	ldr	r3, [r7, #28]
 8000bc2:	429a      	cmp	r2, r3
 8000bc4:	d3bf      	bcc.n	8000b46 <parseParameters+0x140>
 8000bc6:	e000      	b.n	8000bca <parseParameters+0x1c4>
						break;
 8000bc8:	bf00      	nop
				}
			}

			if (realCharCount > maxChars) {
 8000bca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000bcc:	69fb      	ldr	r3, [r7, #28]
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	d904      	bls.n	8000bdc <parseParameters+0x1d6>
				va_end(args);
				sendStatus(ERR_TOO_MUCH_TEXT);
 8000bd2:	2008      	movs	r0, #8
 8000bd4:	f7ff fec8 	bl	8000968 <sendStatus>
				return false;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	e012      	b.n	8000c02 <parseParameters+0x1fc>
			}

			text_ptr[realCharCount] = L'\0';
 8000bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bde:	009b      	lsls	r3, r3, #2
 8000be0:	69ba      	ldr	r2, [r7, #24]
 8000be2:	4413      	add	r3, r2
 8000be4:	2200      	movs	r2, #0
 8000be6:	601a      	str	r2, [r3, #0]
			break;
 8000be8:	e002      	b.n	8000bf0 <parseParameters+0x1ea>
		}
		default:
			va_end(args);
			return false;
 8000bea:	2300      	movs	r3, #0
 8000bec:	e009      	b.n	8000c02 <parseParameters+0x1fc>
			break;
 8000bee:	bf00      	nop
		}
		fmt_ptr++;
 8000bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000bf2:	3301      	adds	r3, #1
 8000bf4:	633b      	str	r3, [r7, #48]	@ 0x30
	while (*fmt_ptr) {
 8000bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	f47f af1d 	bne.w	8000a3a <parseParameters+0x34>
	}

	va_end(args);
	return true;
 8000c00:	2301      	movs	r3, #1
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	373c      	adds	r7, #60	@ 0x3c
 8000c06:	46bd      	mov	sp, r7
 8000c08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000c0c:	b003      	add	sp, #12
 8000c0e:	4770      	bx	lr

08000c10 <decodeFrame>:

static bool decodeFrame(uint8_t *bx, Frame *frame, uint8_t len) {
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b086      	sub	sp, #24
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	60f8      	str	r0, [r7, #12]
 8000c18:	60b9      	str	r1, [r7, #8]
 8000c1a:	4613      	mov	r3, r2
 8000c1c:	71fb      	strb	r3, [r7, #7]
	uint8_t ownCrc[2];
	uint8_t incCrc[2];

	if (len >= MIN_DECODED_FRAME_LEN && len <= MAX_FRAME_WITHOUT_STUFFING) {
 8000c1e:	79fb      	ldrb	r3, [r7, #7]
 8000c20:	2b06      	cmp	r3, #6
 8000c22:	d957      	bls.n	8000cd4 <decodeFrame+0xc4>
 8000c24:	79fb      	ldrb	r3, [r7, #7]
 8000c26:	2b87      	cmp	r3, #135	@ 0x87
 8000c28:	d854      	bhi.n	8000cd4 <decodeFrame+0xc4>
		uint8_t k = 0;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	75fb      	strb	r3, [r7, #23]
		frame->sender = bx[k++];
 8000c2e:	7dfb      	ldrb	r3, [r7, #23]
 8000c30:	1c5a      	adds	r2, r3, #1
 8000c32:	75fa      	strb	r2, [r7, #23]
 8000c34:	461a      	mov	r2, r3
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	4413      	add	r3, r2
 8000c3a:	781a      	ldrb	r2, [r3, #0]
 8000c3c:	68bb      	ldr	r3, [r7, #8]
 8000c3e:	701a      	strb	r2, [r3, #0]
		frame->receiver = bx[k++];
 8000c40:	7dfb      	ldrb	r3, [r7, #23]
 8000c42:	1c5a      	adds	r2, r3, #1
 8000c44:	75fa      	strb	r2, [r7, #23]
 8000c46:	461a      	mov	r2, r3
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	4413      	add	r3, r2
 8000c4c:	781a      	ldrb	r2, [r3, #0]
 8000c4e:	68bb      	ldr	r3, [r7, #8]
 8000c50:	705a      	strb	r2, [r3, #1]
		if (frame->receiver != STM32_ADDR) {
 8000c52:	68bb      	ldr	r3, [r7, #8]
 8000c54:	785b      	ldrb	r3, [r3, #1]
 8000c56:	2b68      	cmp	r3, #104	@ 0x68
 8000c58:	d004      	beq.n	8000c64 <decodeFrame+0x54>
			sendStatus(ERR_WRONG_RECEIVER);
 8000c5a:	2002      	movs	r0, #2
 8000c5c:	f7ff fe84 	bl	8000968 <sendStatus>
			return false;
 8000c60:	2300      	movs	r3, #0
 8000c62:	e038      	b.n	8000cd6 <decodeFrame+0xc6>
		}

		memcpy(frame->command, &bx[k], COMMAND_LENGTH);
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	1c98      	adds	r0, r3, #2
 8000c68:	7dfb      	ldrb	r3, [r7, #23]
 8000c6a:	68fa      	ldr	r2, [r7, #12]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	2203      	movs	r2, #3
 8000c70:	4619      	mov	r1, r3
 8000c72:	f007 f9eb 	bl	800804c <memcpy>
		k += COMMAND_LENGTH;
 8000c76:	7dfb      	ldrb	r3, [r7, #23]
 8000c78:	3303      	adds	r3, #3
 8000c7a:	75fb      	strb	r3, [r7, #23]

		uint8_t dataLen = len - MIN_DECODED_FRAME_LEN; //to sprawdzic
 8000c7c:	79fb      	ldrb	r3, [r7, #7]
 8000c7e:	3b07      	subs	r3, #7
 8000c80:	75bb      	strb	r3, [r7, #22]
		memcpy(frame->data, &bx[k], dataLen);
 8000c82:	68bb      	ldr	r3, [r7, #8]
 8000c84:	1d58      	adds	r0, r3, #5
 8000c86:	7dfb      	ldrb	r3, [r7, #23]
 8000c88:	68fa      	ldr	r2, [r7, #12]
 8000c8a:	4413      	add	r3, r2
 8000c8c:	7dba      	ldrb	r2, [r7, #22]
 8000c8e:	4619      	mov	r1, r3
 8000c90:	f007 f9dc 	bl	800804c <memcpy>
		k += dataLen;
 8000c94:	7dfa      	ldrb	r2, [r7, #23]
 8000c96:	7dbb      	ldrb	r3, [r7, #22]
 8000c98:	4413      	add	r3, r2
 8000c9a:	75fb      	strb	r3, [r7, #23]

		memcpy(incCrc, &bx[k], 2);
 8000c9c:	7dfb      	ldrb	r3, [r7, #23]
 8000c9e:	68fa      	ldr	r2, [r7, #12]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	881b      	ldrh	r3, [r3, #0]
 8000ca4:	b29b      	uxth	r3, r3
 8000ca6:	823b      	strh	r3, [r7, #16]
		calculateCrc16((uint8_t*) frame, k, ownCrc);
 8000ca8:	7dfb      	ldrb	r3, [r7, #23]
 8000caa:	f107 0214 	add.w	r2, r7, #20
 8000cae:	4619      	mov	r1, r3
 8000cb0:	68b8      	ldr	r0, [r7, #8]
 8000cb2:	f7ff fd09 	bl	80006c8 <calculateCrc16>
		if (ownCrc[0] != incCrc[0] || ownCrc[1] != incCrc[1]) {
 8000cb6:	7d3a      	ldrb	r2, [r7, #20]
 8000cb8:	7c3b      	ldrb	r3, [r7, #16]
 8000cba:	429a      	cmp	r2, r3
 8000cbc:	d103      	bne.n	8000cc6 <decodeFrame+0xb6>
 8000cbe:	7d7a      	ldrb	r2, [r7, #21]
 8000cc0:	7c7b      	ldrb	r3, [r7, #17]
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d004      	beq.n	8000cd0 <decodeFrame+0xc0>
			sendStatus(ERR_WRONG_CRC);
 8000cc6:	2003      	movs	r0, #3
 8000cc8:	f7ff fe4e 	bl	8000968 <sendStatus>
			return false;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	e002      	b.n	8000cd6 <decodeFrame+0xc6>
		}
		return true;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	e000      	b.n	8000cd6 <decodeFrame+0xc6>
	}
	return false;
 8000cd4:	2300      	movs	r3, #0
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3718      	adds	r7, #24
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}

08000cde <byteStuffing>:

static size_t byteStuffing(uint8_t *input, size_t input_len, uint8_t *output) {
 8000cde:	b480      	push	{r7}
 8000ce0:	b087      	sub	sp, #28
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	60f8      	str	r0, [r7, #12]
 8000ce6:	60b9      	str	r1, [r7, #8]
 8000ce8:	607a      	str	r2, [r7, #4]
	size_t j = 0;
 8000cea:	2300      	movs	r3, #0
 8000cec:	617b      	str	r3, [r7, #20]
	for (size_t i = 0; i < input_len; i++) {
 8000cee:	2300      	movs	r3, #0
 8000cf0:	613b      	str	r3, [r7, #16]
 8000cf2:	e04b      	b.n	8000d8c <byteStuffing+0xae>
		if (input[i] == ESCAPE_CHAR) {
 8000cf4:	68fa      	ldr	r2, [r7, #12]
 8000cf6:	693b      	ldr	r3, [r7, #16]
 8000cf8:	4413      	add	r3, r2
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	2b7d      	cmp	r3, #125	@ 0x7d
 8000cfe:	d10e      	bne.n	8000d1e <byteStuffing+0x40>
			output[j++] = ESCAPE_CHAR;
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	1c5a      	adds	r2, r3, #1
 8000d04:	617a      	str	r2, [r7, #20]
 8000d06:	687a      	ldr	r2, [r7, #4]
 8000d08:	4413      	add	r3, r2
 8000d0a:	227d      	movs	r2, #125	@ 0x7d
 8000d0c:	701a      	strb	r2, [r3, #0]
			output[j++] = ESCAPE_CHAR_STUFF;
 8000d0e:	697b      	ldr	r3, [r7, #20]
 8000d10:	1c5a      	adds	r2, r3, #1
 8000d12:	617a      	str	r2, [r7, #20]
 8000d14:	687a      	ldr	r2, [r7, #4]
 8000d16:	4413      	add	r3, r2
 8000d18:	225d      	movs	r2, #93	@ 0x5d
 8000d1a:	701a      	strb	r2, [r3, #0]
 8000d1c:	e033      	b.n	8000d86 <byteStuffing+0xa8>
		} else if (input[i] == FRAME_START) {
 8000d1e:	68fa      	ldr	r2, [r7, #12]
 8000d20:	693b      	ldr	r3, [r7, #16]
 8000d22:	4413      	add	r3, r2
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	2b7e      	cmp	r3, #126	@ 0x7e
 8000d28:	d10e      	bne.n	8000d48 <byteStuffing+0x6a>
			output[j++] = ESCAPE_CHAR;
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	1c5a      	adds	r2, r3, #1
 8000d2e:	617a      	str	r2, [r7, #20]
 8000d30:	687a      	ldr	r2, [r7, #4]
 8000d32:	4413      	add	r3, r2
 8000d34:	227d      	movs	r2, #125	@ 0x7d
 8000d36:	701a      	strb	r2, [r3, #0]
			output[j++] = FRAME_START_STUFF;
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	1c5a      	adds	r2, r3, #1
 8000d3c:	617a      	str	r2, [r7, #20]
 8000d3e:	687a      	ldr	r2, [r7, #4]
 8000d40:	4413      	add	r3, r2
 8000d42:	225e      	movs	r2, #94	@ 0x5e
 8000d44:	701a      	strb	r2, [r3, #0]
 8000d46:	e01e      	b.n	8000d86 <byteStuffing+0xa8>
		} else if (input[i] == FRAME_END) {
 8000d48:	68fa      	ldr	r2, [r7, #12]
 8000d4a:	693b      	ldr	r3, [r7, #16]
 8000d4c:	4413      	add	r3, r2
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	2b60      	cmp	r3, #96	@ 0x60
 8000d52:	d10e      	bne.n	8000d72 <byteStuffing+0x94>
			output[j++] = ESCAPE_CHAR;
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	1c5a      	adds	r2, r3, #1
 8000d58:	617a      	str	r2, [r7, #20]
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	227d      	movs	r2, #125	@ 0x7d
 8000d60:	701a      	strb	r2, [r3, #0]
			output[j++] = FRAME_END_STUFF;
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	1c5a      	adds	r2, r3, #1
 8000d66:	617a      	str	r2, [r7, #20]
 8000d68:	687a      	ldr	r2, [r7, #4]
 8000d6a:	4413      	add	r3, r2
 8000d6c:	2226      	movs	r2, #38	@ 0x26
 8000d6e:	701a      	strb	r2, [r3, #0]
 8000d70:	e009      	b.n	8000d86 <byteStuffing+0xa8>
		} else {
			output[j++] = input[i];
 8000d72:	68fa      	ldr	r2, [r7, #12]
 8000d74:	693b      	ldr	r3, [r7, #16]
 8000d76:	441a      	add	r2, r3
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	1c59      	adds	r1, r3, #1
 8000d7c:	6179      	str	r1, [r7, #20]
 8000d7e:	6879      	ldr	r1, [r7, #4]
 8000d80:	440b      	add	r3, r1
 8000d82:	7812      	ldrb	r2, [r2, #0]
 8000d84:	701a      	strb	r2, [r3, #0]
	for (size_t i = 0; i < input_len; i++) {
 8000d86:	693b      	ldr	r3, [r7, #16]
 8000d88:	3301      	adds	r3, #1
 8000d8a:	613b      	str	r3, [r7, #16]
 8000d8c:	693a      	ldr	r2, [r7, #16]
 8000d8e:	68bb      	ldr	r3, [r7, #8]
 8000d90:	429a      	cmp	r2, r3
 8000d92:	d3af      	bcc.n	8000cf4 <byteStuffing+0x16>
		}
	}
	return j;
 8000d94:	697b      	ldr	r3, [r7, #20]
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	371c      	adds	r7, #28
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
	...

08000da4 <executeONK>:

//======================================================================

//==================FUNCKJE DLA WYŚWIETLACZA===================================
static void executeONK(Frame *frame) {
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b088      	sub	sp, #32
 8000da8:	af04      	add	r7, sp, #16
 8000daa:	6078      	str	r0, [r7, #4]
	uint8_t x = 0, y = 0, r = 0, filling = 0;
 8000dac:	2300      	movs	r3, #0
 8000dae:	73fb      	strb	r3, [r7, #15]
 8000db0:	2300      	movs	r3, #0
 8000db2:	73bb      	strb	r3, [r7, #14]
 8000db4:	2300      	movs	r3, #0
 8000db6:	737b      	strb	r3, [r7, #13]
 8000db8:	2300      	movs	r3, #0
 8000dba:	733b      	strb	r3, [r7, #12]
	color_t color = 0;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	817b      	strh	r3, [r7, #10]
	if (!parseParameters(frame->data, "uuuuC", &x, &y, &r, &filling, &color)) {
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	1d58      	adds	r0, r3, #5
 8000dc4:	f107 010e 	add.w	r1, r7, #14
 8000dc8:	f107 020f 	add.w	r2, r7, #15
 8000dcc:	f107 030a 	add.w	r3, r7, #10
 8000dd0:	9302      	str	r3, [sp, #8]
 8000dd2:	f107 030c 	add.w	r3, r7, #12
 8000dd6:	9301      	str	r3, [sp, #4]
 8000dd8:	f107 030d 	add.w	r3, r7, #13
 8000ddc:	9300      	str	r3, [sp, #0]
 8000dde:	460b      	mov	r3, r1
 8000de0:	4914      	ldr	r1, [pc, #80]	@ (8000e34 <executeONK+0x90>)
 8000de2:	f7ff fe10 	bl	8000a06 <parseParameters>
 8000de6:	4603      	mov	r3, r0
 8000de8:	f083 0301 	eor.w	r3, r3, #1
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d003      	beq.n	8000dfa <executeONK+0x56>
		sendStatus(ERR_NOT_RECOGNIZED);
 8000df2:	2009      	movs	r0, #9
 8000df4:	f7ff fdb8 	bl	8000968 <sendStatus>
 8000df8:	e019      	b.n	8000e2e <executeONK+0x8a>
		return;
	}
	switch (filling) {
 8000dfa:	7b3b      	ldrb	r3, [r7, #12]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d002      	beq.n	8000e06 <executeONK+0x62>
 8000e00:	2b01      	cmp	r3, #1
 8000e02:	d00a      	beq.n	8000e1a <executeONK+0x76>
 8000e04:	e013      	b.n	8000e2e <executeONK+0x8a>
	case 0:
		hagl_draw_circle(x, y, r, color);
 8000e06:	7bfb      	ldrb	r3, [r7, #15]
 8000e08:	b218      	sxth	r0, r3
 8000e0a:	7bbb      	ldrb	r3, [r7, #14]
 8000e0c:	b219      	sxth	r1, r3
 8000e0e:	7b7b      	ldrb	r3, [r7, #13]
 8000e10:	b21a      	sxth	r2, r3
 8000e12:	897b      	ldrh	r3, [r7, #10]
 8000e14:	f006 fc82 	bl	800771c <hagl_draw_circle>
		break;
 8000e18:	e009      	b.n	8000e2e <executeONK+0x8a>
	case 1:
		hagl_fill_circle(x, y, r, color);
 8000e1a:	7bfb      	ldrb	r3, [r7, #15]
 8000e1c:	b218      	sxth	r0, r3
 8000e1e:	7bbb      	ldrb	r3, [r7, #14]
 8000e20:	b219      	sxth	r1, r3
 8000e22:	7b7b      	ldrb	r3, [r7, #13]
 8000e24:	b21a      	sxth	r2, r3
 8000e26:	897b      	ldrh	r3, [r7, #10]
 8000e28:	f006 fda7 	bl	800797a <hagl_fill_circle>
		break;
 8000e2c:	bf00      	nop
	}
}
 8000e2e:	3710      	adds	r7, #16
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	08008990 	.word	0x08008990

08000e38 <executeONP>:

static void executeONP(Frame *frame) {
 8000e38:	b590      	push	{r4, r7, lr}
 8000e3a:	b089      	sub	sp, #36	@ 0x24
 8000e3c:	af04      	add	r7, sp, #16
 8000e3e:	6078      	str	r0, [r7, #4]
	uint8_t x = 0, y = 0, width = 0, height = 0, filling = 0;
 8000e40:	2300      	movs	r3, #0
 8000e42:	73fb      	strb	r3, [r7, #15]
 8000e44:	2300      	movs	r3, #0
 8000e46:	73bb      	strb	r3, [r7, #14]
 8000e48:	2300      	movs	r3, #0
 8000e4a:	737b      	strb	r3, [r7, #13]
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	733b      	strb	r3, [r7, #12]
 8000e50:	2300      	movs	r3, #0
 8000e52:	72fb      	strb	r3, [r7, #11]
	color_t color = 0;
 8000e54:	2300      	movs	r3, #0
 8000e56:	813b      	strh	r3, [r7, #8]
	if (!parseParameters(frame->data, "uuuuuC", &x, &y, &width, &height,
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	1d58      	adds	r0, r3, #5
 8000e5c:	f107 010e 	add.w	r1, r7, #14
 8000e60:	f107 020f 	add.w	r2, r7, #15
 8000e64:	f107 0308 	add.w	r3, r7, #8
 8000e68:	9303      	str	r3, [sp, #12]
 8000e6a:	f107 030b 	add.w	r3, r7, #11
 8000e6e:	9302      	str	r3, [sp, #8]
 8000e70:	f107 030c 	add.w	r3, r7, #12
 8000e74:	9301      	str	r3, [sp, #4]
 8000e76:	f107 030d 	add.w	r3, r7, #13
 8000e7a:	9300      	str	r3, [sp, #0]
 8000e7c:	460b      	mov	r3, r1
 8000e7e:	4919      	ldr	r1, [pc, #100]	@ (8000ee4 <executeONP+0xac>)
 8000e80:	f7ff fdc1 	bl	8000a06 <parseParameters>
 8000e84:	4603      	mov	r3, r0
 8000e86:	f083 0301 	eor.w	r3, r3, #1
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d003      	beq.n	8000e98 <executeONP+0x60>
			&filling, &color)) {
		sendStatus(ERR_NOT_RECOGNIZED);
 8000e90:	2009      	movs	r0, #9
 8000e92:	f7ff fd69 	bl	8000968 <sendStatus>
 8000e96:	e021      	b.n	8000edc <executeONP+0xa4>
		return;
	}

	switch (filling) {
 8000e98:	7afb      	ldrb	r3, [r7, #11]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d002      	beq.n	8000ea4 <executeONP+0x6c>
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d00e      	beq.n	8000ec0 <executeONP+0x88>
 8000ea2:	e01b      	b.n	8000edc <executeONP+0xa4>
	case 0:
		hagl_draw_rectangle(x, y, width, height, color);
 8000ea4:	7bfb      	ldrb	r3, [r7, #15]
 8000ea6:	b218      	sxth	r0, r3
 8000ea8:	7bbb      	ldrb	r3, [r7, #14]
 8000eaa:	b219      	sxth	r1, r3
 8000eac:	7b7b      	ldrb	r3, [r7, #13]
 8000eae:	b21a      	sxth	r2, r3
 8000eb0:	7b3b      	ldrb	r3, [r7, #12]
 8000eb2:	b21c      	sxth	r4, r3
 8000eb4:	893b      	ldrh	r3, [r7, #8]
 8000eb6:	9300      	str	r3, [sp, #0]
 8000eb8:	4623      	mov	r3, r4
 8000eba:	f006 f8c9 	bl	8007050 <hagl_draw_rectangle>
		break;
 8000ebe:	e00d      	b.n	8000edc <executeONP+0xa4>
	case 1:
		hagl_fill_rectangle(x, y, width, height, color);
 8000ec0:	7bfb      	ldrb	r3, [r7, #15]
 8000ec2:	b218      	sxth	r0, r3
 8000ec4:	7bbb      	ldrb	r3, [r7, #14]
 8000ec6:	b219      	sxth	r1, r3
 8000ec8:	7b7b      	ldrb	r3, [r7, #13]
 8000eca:	b21a      	sxth	r2, r3
 8000ecc:	7b3b      	ldrb	r3, [r7, #12]
 8000ece:	b21c      	sxth	r4, r3
 8000ed0:	893b      	ldrh	r3, [r7, #8]
 8000ed2:	9300      	str	r3, [sp, #0]
 8000ed4:	4623      	mov	r3, r4
 8000ed6:	f006 f941 	bl	800715c <hagl_fill_rectangle>
		break;
 8000eda:	bf00      	nop
	}
}
 8000edc:	3714      	adds	r7, #20
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd90      	pop	{r4, r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	08008998 	.word	0x08008998

08000ee8 <executeONT>:

static void executeONT(Frame *frame) {
 8000ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eea:	b08d      	sub	sp, #52	@ 0x34
 8000eec:	af06      	add	r7, sp, #24
 8000eee:	6078      	str	r0, [r7, #4]
	uint8_t x1 = 0, y1 = 0, x2 = 0, y2 = 0, x3 = 0, y3 = 0, filling = 0;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	75fb      	strb	r3, [r7, #23]
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	75bb      	strb	r3, [r7, #22]
 8000ef8:	2300      	movs	r3, #0
 8000efa:	757b      	strb	r3, [r7, #21]
 8000efc:	2300      	movs	r3, #0
 8000efe:	753b      	strb	r3, [r7, #20]
 8000f00:	2300      	movs	r3, #0
 8000f02:	74fb      	strb	r3, [r7, #19]
 8000f04:	2300      	movs	r3, #0
 8000f06:	74bb      	strb	r3, [r7, #18]
 8000f08:	2300      	movs	r3, #0
 8000f0a:	747b      	strb	r3, [r7, #17]
	color_t color = 0;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	81fb      	strh	r3, [r7, #14]
	if (!parseParameters(frame->data, "uuuuuuuC", &x1, &y1, &x2, &y2, &x3, &y3,
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	1d58      	adds	r0, r3, #5
 8000f14:	f107 0116 	add.w	r1, r7, #22
 8000f18:	f107 0217 	add.w	r2, r7, #23
 8000f1c:	f107 030e 	add.w	r3, r7, #14
 8000f20:	9305      	str	r3, [sp, #20]
 8000f22:	f107 0311 	add.w	r3, r7, #17
 8000f26:	9304      	str	r3, [sp, #16]
 8000f28:	f107 0312 	add.w	r3, r7, #18
 8000f2c:	9303      	str	r3, [sp, #12]
 8000f2e:	f107 0313 	add.w	r3, r7, #19
 8000f32:	9302      	str	r3, [sp, #8]
 8000f34:	f107 0314 	add.w	r3, r7, #20
 8000f38:	9301      	str	r3, [sp, #4]
 8000f3a:	f107 0315 	add.w	r3, r7, #21
 8000f3e:	9300      	str	r3, [sp, #0]
 8000f40:	460b      	mov	r3, r1
 8000f42:	492f      	ldr	r1, [pc, #188]	@ (8001000 <executeONT+0x118>)
 8000f44:	f7ff fd5f 	bl	8000a06 <parseParameters>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	f083 0301 	eor.w	r3, r3, #1
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d003      	beq.n	8000f5c <executeONT+0x74>
			&filling, &color)) {
		sendStatus(ERR_NOT_RECOGNIZED);
 8000f54:	2009      	movs	r0, #9
 8000f56:	f7ff fd07 	bl	8000968 <sendStatus>
		return;
 8000f5a:	e04d      	b.n	8000ff8 <executeONT+0x110>
	}
	if (!isValidTriangle(x1, y1, x2, y2, x3, y3)) {
 8000f5c:	7dfb      	ldrb	r3, [r7, #23]
 8000f5e:	b218      	sxth	r0, r3
 8000f60:	7dbb      	ldrb	r3, [r7, #22]
 8000f62:	b219      	sxth	r1, r3
 8000f64:	7d7b      	ldrb	r3, [r7, #21]
 8000f66:	b21c      	sxth	r4, r3
 8000f68:	7d3b      	ldrb	r3, [r7, #20]
 8000f6a:	b21d      	sxth	r5, r3
 8000f6c:	7cfb      	ldrb	r3, [r7, #19]
 8000f6e:	b21b      	sxth	r3, r3
 8000f70:	7cba      	ldrb	r2, [r7, #18]
 8000f72:	b212      	sxth	r2, r2
 8000f74:	9201      	str	r2, [sp, #4]
 8000f76:	9300      	str	r3, [sp, #0]
 8000f78:	462b      	mov	r3, r5
 8000f7a:	4622      	mov	r2, r4
 8000f7c:	f7ff fc5e 	bl	800083c <isValidTriangle>
 8000f80:	4603      	mov	r3, r0
 8000f82:	f083 0301 	eor.w	r3, r3, #1
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d003      	beq.n	8000f94 <executeONT+0xac>
		sendStatus(ERR_INVALID_TRIANGLE);
 8000f8c:	2007      	movs	r0, #7
 8000f8e:	f7ff fceb 	bl	8000968 <sendStatus>
		return;
 8000f92:	e031      	b.n	8000ff8 <executeONT+0x110>
	}
	switch (filling) {
 8000f94:	7c7b      	ldrb	r3, [r7, #17]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d002      	beq.n	8000fa0 <executeONT+0xb8>
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d016      	beq.n	8000fcc <executeONT+0xe4>
 8000f9e:	e02b      	b.n	8000ff8 <executeONT+0x110>
	case 0:
		hagl_draw_triangle(x1, y1, x2, y2, x3, y3, color);
 8000fa0:	7dfb      	ldrb	r3, [r7, #23]
 8000fa2:	b218      	sxth	r0, r3
 8000fa4:	7dbb      	ldrb	r3, [r7, #22]
 8000fa6:	b21c      	sxth	r4, r3
 8000fa8:	7d7b      	ldrb	r3, [r7, #21]
 8000faa:	b21d      	sxth	r5, r3
 8000fac:	7d3b      	ldrb	r3, [r7, #20]
 8000fae:	b21e      	sxth	r6, r3
 8000fb0:	7cfb      	ldrb	r3, [r7, #19]
 8000fb2:	b21b      	sxth	r3, r3
 8000fb4:	7cba      	ldrb	r2, [r7, #18]
 8000fb6:	b212      	sxth	r2, r2
 8000fb8:	89f9      	ldrh	r1, [r7, #14]
 8000fba:	9102      	str	r1, [sp, #8]
 8000fbc:	9201      	str	r2, [sp, #4]
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	4633      	mov	r3, r6
 8000fc2:	462a      	mov	r2, r5
 8000fc4:	4621      	mov	r1, r4
 8000fc6:	f006 ff63 	bl	8007e90 <hagl_draw_triangle>
		break;
 8000fca:	e015      	b.n	8000ff8 <executeONT+0x110>
	case 1:
		hagl_fill_triangle(x1, y1, x2, y2, x3, y3, color);
 8000fcc:	7dfb      	ldrb	r3, [r7, #23]
 8000fce:	b218      	sxth	r0, r3
 8000fd0:	7dbb      	ldrb	r3, [r7, #22]
 8000fd2:	b21c      	sxth	r4, r3
 8000fd4:	7d7b      	ldrb	r3, [r7, #21]
 8000fd6:	b21d      	sxth	r5, r3
 8000fd8:	7d3b      	ldrb	r3, [r7, #20]
 8000fda:	b21e      	sxth	r6, r3
 8000fdc:	7cfb      	ldrb	r3, [r7, #19]
 8000fde:	b21b      	sxth	r3, r3
 8000fe0:	7cba      	ldrb	r2, [r7, #18]
 8000fe2:	b212      	sxth	r2, r2
 8000fe4:	89f9      	ldrh	r1, [r7, #14]
 8000fe6:	9102      	str	r1, [sp, #8]
 8000fe8:	9201      	str	r2, [sp, #4]
 8000fea:	9300      	str	r3, [sp, #0]
 8000fec:	4633      	mov	r3, r6
 8000fee:	462a      	mov	r2, r5
 8000ff0:	4621      	mov	r1, r4
 8000ff2:	f006 ff73 	bl	8007edc <hagl_fill_triangle>
		break;
 8000ff6:	bf00      	nop
	}
}
 8000ff8:	371c      	adds	r7, #28
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ffe:	bf00      	nop
 8001000:	080089a0 	.word	0x080089a0

08001004 <executeONN>:

static void executeONN(Frame *frame) {
 8001004:	b580      	push	{r7, lr}
 8001006:	b088      	sub	sp, #32
 8001008:	af04      	add	r7, sp, #16
 800100a:	6078      	str	r0, [r7, #4]
	if (!parseParameters(frame->data, "uuuuCt", &text.x, &text.y,
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	1d58      	adds	r0, r3, #5
 8001010:	4b3d      	ldr	r3, [pc, #244]	@ (8001108 <executeONN+0x104>)
 8001012:	9303      	str	r3, [sp, #12]
 8001014:	4b3d      	ldr	r3, [pc, #244]	@ (800110c <executeONN+0x108>)
 8001016:	9302      	str	r3, [sp, #8]
 8001018:	4b3d      	ldr	r3, [pc, #244]	@ (8001110 <executeONN+0x10c>)
 800101a:	9301      	str	r3, [sp, #4]
 800101c:	4b3d      	ldr	r3, [pc, #244]	@ (8001114 <executeONN+0x110>)
 800101e:	9300      	str	r3, [sp, #0]
 8001020:	4b3d      	ldr	r3, [pc, #244]	@ (8001118 <executeONN+0x114>)
 8001022:	4a3e      	ldr	r2, [pc, #248]	@ (800111c <executeONN+0x118>)
 8001024:	493e      	ldr	r1, [pc, #248]	@ (8001120 <executeONN+0x11c>)
 8001026:	f7ff fcee 	bl	8000a06 <parseParameters>
 800102a:	4603      	mov	r3, r0
 800102c:	f083 0301 	eor.w	r3, r3, #1
 8001030:	b2db      	uxtb	r3, r3
 8001032:	2b00      	cmp	r3, #0
 8001034:	d003      	beq.n	800103e <executeONN+0x3a>
			&text.fontSize, &text.scrollSpeed, &text.color, text.displayText)) {
		sendStatus(ERR_NOT_RECOGNIZED);
 8001036:	2009      	movs	r0, #9
 8001038:	f7ff fc96 	bl	8000968 <sendStatus>
		return;
 800103c:	e061      	b.n	8001102 <executeONN+0xfe>
	}

	text.startX = text.x;
 800103e:	4b32      	ldr	r3, [pc, #200]	@ (8001108 <executeONN+0x104>)
 8001040:	f9b3 20c8 	ldrsh.w	r2, [r3, #200]	@ 0xc8
 8001044:	4b30      	ldr	r3, [pc, #192]	@ (8001108 <executeONN+0x104>)
 8001046:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
	text.startY = text.y;
 800104a:	4b2f      	ldr	r3, [pc, #188]	@ (8001108 <executeONN+0x104>)
 800104c:	f9b3 20ca 	ldrsh.w	r2, [r3, #202]	@ 0xca
 8001050:	4b2d      	ldr	r3, [pc, #180]	@ (8001108 <executeONN+0x104>)
 8001052:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce
	text.textLength = 0;
 8001056:	4b2c      	ldr	r3, [pc, #176]	@ (8001108 <executeONN+0x104>)
 8001058:	2200      	movs	r2, #0
 800105a:	f883 20d4 	strb.w	r2, [r3, #212]	@ 0xd4
	while (text.displayText[text.textLength] != L'\0') {
 800105e:	e007      	b.n	8001070 <executeONN+0x6c>
		text.textLength++;
 8001060:	4b29      	ldr	r3, [pc, #164]	@ (8001108 <executeONN+0x104>)
 8001062:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 8001066:	3301      	adds	r3, #1
 8001068:	b2da      	uxtb	r2, r3
 800106a:	4b27      	ldr	r3, [pc, #156]	@ (8001108 <executeONN+0x104>)
 800106c:	f883 20d4 	strb.w	r2, [r3, #212]	@ 0xd4
	while (text.displayText[text.textLength] != L'\0') {
 8001070:	4b25      	ldr	r3, [pc, #148]	@ (8001108 <executeONN+0x104>)
 8001072:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 8001076:	461a      	mov	r2, r3
 8001078:	4b23      	ldr	r3, [pc, #140]	@ (8001108 <executeONN+0x104>)
 800107a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d1ee      	bne.n	8001060 <executeONN+0x5c>
	}
	text.firstIteration = true;
 8001082:	4b21      	ldr	r3, [pc, #132]	@ (8001108 <executeONN+0x104>)
 8001084:	2201      	movs	r2, #1
 8001086:	f883 20d6 	strb.w	r2, [r3, #214]	@ 0xd6

	text.isScrolling = (text.scrollSpeed > 0);
 800108a:	4b1f      	ldr	r3, [pc, #124]	@ (8001108 <executeONN+0x104>)
 800108c:	f893 30d1 	ldrb.w	r3, [r3, #209]	@ 0xd1
 8001090:	2b00      	cmp	r3, #0
 8001092:	bf14      	ite	ne
 8001094:	2301      	movne	r3, #1
 8001096:	2300      	moveq	r3, #0
 8001098:	b2da      	uxtb	r2, r3
 800109a:	4b1b      	ldr	r3, [pc, #108]	@ (8001108 <executeONN+0x104>)
 800109c:	f883 20d5 	strb.w	r2, [r3, #213]	@ 0xd5
	text.lastUpdate = HAL_GetTick();
 80010a0:	f001 f976 	bl	8002390 <HAL_GetTick>
 80010a4:	4603      	mov	r3, r0
 80010a6:	4a18      	ldr	r2, [pc, #96]	@ (8001108 <executeONN+0x104>)
 80010a8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8

	const uint8_t *font;
	switch (text.fontSize) {
 80010ac:	4b16      	ldr	r3, [pc, #88]	@ (8001108 <executeONN+0x104>)
 80010ae:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
 80010b2:	2b03      	cmp	r3, #3
 80010b4:	d00c      	beq.n	80010d0 <executeONN+0xcc>
 80010b6:	2b03      	cmp	r3, #3
 80010b8:	dc0d      	bgt.n	80010d6 <executeONN+0xd2>
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d002      	beq.n	80010c4 <executeONN+0xc0>
 80010be:	2b02      	cmp	r3, #2
 80010c0:	d003      	beq.n	80010ca <executeONN+0xc6>
 80010c2:	e008      	b.n	80010d6 <executeONN+0xd2>
	case 1:
		font = font5x7;
 80010c4:	4b17      	ldr	r3, [pc, #92]	@ (8001124 <executeONN+0x120>)
 80010c6:	60fb      	str	r3, [r7, #12]
		break;
 80010c8:	e007      	b.n	80010da <executeONN+0xd6>
	case 2:
		font = font5x8;
 80010ca:	4b17      	ldr	r3, [pc, #92]	@ (8001128 <executeONN+0x124>)
 80010cc:	60fb      	str	r3, [r7, #12]
		break;
 80010ce:	e004      	b.n	80010da <executeONN+0xd6>
	case 3:
		font = font6x9;
 80010d0:	4b16      	ldr	r3, [pc, #88]	@ (800112c <executeONN+0x128>)
 80010d2:	60fb      	str	r3, [r7, #12]
		break;
 80010d4:	e001      	b.n	80010da <executeONN+0xd6>
	default:
		font = font5x7;
 80010d6:	4b13      	ldr	r3, [pc, #76]	@ (8001124 <executeONN+0x120>)
 80010d8:	60fb      	str	r3, [r7, #12]
	}

	if (!text.scrollSpeed) {
 80010da:	4b0b      	ldr	r3, [pc, #44]	@ (8001108 <executeONN+0x104>)
 80010dc:	f893 30d1 	ldrb.w	r3, [r3, #209]	@ 0xd1
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d10e      	bne.n	8001102 <executeONN+0xfe>
		hagl_put_text((wchar_t*) text.displayText, text.x, text.y, text.color,
 80010e4:	4b08      	ldr	r3, [pc, #32]	@ (8001108 <executeONN+0x104>)
 80010e6:	f9b3 10c8 	ldrsh.w	r1, [r3, #200]	@ 0xc8
 80010ea:	4b07      	ldr	r3, [pc, #28]	@ (8001108 <executeONN+0x104>)
 80010ec:	f9b3 20ca 	ldrsh.w	r2, [r3, #202]	@ 0xca
 80010f0:	4b05      	ldr	r3, [pc, #20]	@ (8001108 <executeONN+0x104>)
 80010f2:	f8b3 00d2 	ldrh.w	r0, [r3, #210]	@ 0xd2
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	9300      	str	r3, [sp, #0]
 80010fa:	4603      	mov	r3, r0
 80010fc:	4802      	ldr	r0, [pc, #8]	@ (8001108 <executeONN+0x104>)
 80010fe:	f006 fabe 	bl	800767e <hagl_put_text>
				font);
	}
}
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	20000cb4 	.word	0x20000cb4
 800110c:	20000d86 	.word	0x20000d86
 8001110:	20000d85 	.word	0x20000d85
 8001114:	20000d84 	.word	0x20000d84
 8001118:	20000d7e 	.word	0x20000d7e
 800111c:	20000d7c 	.word	0x20000d7c
 8001120:	080089ac 	.word	0x080089ac
 8001124:	08008a08 	.word	0x08008a08
 8001128:	0800bf10 	.word	0x0800bf10
 800112c:	0800edb4 	.word	0x0800edb4

08001130 <executeOFF>:

static void executeOFF(Frame *frame) {
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]

	switch (frame->data[0]) {
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	795b      	ldrb	r3, [r3, #5]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d002      	beq.n	8001146 <executeOFF+0x16>
 8001140:	2b01      	cmp	r3, #1
 8001142:	d006      	beq.n	8001152 <executeOFF+0x22>
 8001144:	e008      	b.n	8001158 <executeOFF+0x28>
	case 0:
		HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_RESET);
 8001146:	2200      	movs	r2, #0
 8001148:	2102      	movs	r1, #2
 800114a:	4807      	ldr	r0, [pc, #28]	@ (8001168 <executeOFF+0x38>)
 800114c:	f001 fe5e 	bl	8002e0c <HAL_GPIO_WritePin>
		break;
 8001150:	e006      	b.n	8001160 <executeOFF+0x30>
	case 1:
		lcdClear();
 8001152:	f000 fc83 	bl	8001a5c <lcdClear>
		break;
 8001156:	e003      	b.n	8001160 <executeOFF+0x30>
	default:
		sendStatus(ERR_WRONG_OFF_DATA);
 8001158:	2005      	movs	r0, #5
 800115a:	f7ff fc05 	bl	8000968 <sendStatus>
	}
}
 800115e:	bf00      	nop
 8001160:	bf00      	nop
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	48000400 	.word	0x48000400

0800116c <prepareFrame>:

//=====================================================================

void prepareFrame(uint8_t sender, uint8_t receiver, const char *command,
		const char *format, ...) {
 800116c:	b408      	push	{r3}
 800116e:	b580      	push	{r7, lr}
 8001170:	f5ad 7d75 	sub.w	sp, sp, #980	@ 0x3d4
 8001174:	af00      	add	r7, sp, #0
 8001176:	f507 7374 	add.w	r3, r7, #976	@ 0x3d0
 800117a:	f5a3 7374 	sub.w	r3, r3, #976	@ 0x3d0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	f507 7374 	add.w	r3, r7, #976	@ 0x3d0
 8001184:	f2a3 33c9 	subw	r3, r3, #969	@ 0x3c9
 8001188:	4602      	mov	r2, r0
 800118a:	701a      	strb	r2, [r3, #0]
 800118c:	f507 7374 	add.w	r3, r7, #976	@ 0x3d0
 8001190:	f2a3 33ca 	subw	r3, r3, #970	@ 0x3ca
 8001194:	460a      	mov	r2, r1
 8001196:	701a      	strb	r2, [r3, #0]
	Frame frame = { 0 };
 8001198:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 800119c:	2285      	movs	r2, #133	@ 0x85
 800119e:	2100      	movs	r1, #0
 80011a0:	4618      	mov	r0, r3
 80011a2:	f006 ff0b 	bl	8007fbc <memset>
	frame.sender = sender;
 80011a6:	f507 7374 	add.w	r3, r7, #976	@ 0x3d0
 80011aa:	f2a3 33c9 	subw	r3, r3, #969	@ 0x3c9
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	f887 3338 	strb.w	r3, [r7, #824]	@ 0x338
	frame.receiver = receiver;
 80011b4:	f507 7374 	add.w	r3, r7, #976	@ 0x3d0
 80011b8:	f2a3 33ca 	subw	r3, r3, #970	@ 0x3ca
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	f887 3339 	strb.w	r3, [r7, #825]	@ 0x339
	strncpy((char*) frame.command, command, COMMAND_LENGTH);
 80011c2:	f507 7374 	add.w	r3, r7, #976	@ 0x3d0
 80011c6:	f5a3 7374 	sub.w	r3, r3, #976	@ 0x3d0
 80011ca:	f507 724e 	add.w	r2, r7, #824	@ 0x338
 80011ce:	1c90      	adds	r0, r2, #2
 80011d0:	2203      	movs	r2, #3
 80011d2:	6819      	ldr	r1, [r3, #0]
 80011d4:	f006 fefa 	bl	8007fcc <strncpy>

	uint8_t formatted_data[MAX_DATA_SIZE] = { 0 };  // Zainicjalizowane zerami
 80011d8:	f507 7374 	add.w	r3, r7, #976	@ 0x3d0
 80011dc:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	3304      	adds	r3, #4
 80011e6:	227c      	movs	r2, #124	@ 0x7c
 80011e8:	2100      	movs	r1, #0
 80011ea:	4618      	mov	r0, r3
 80011ec:	f006 fee6 	bl	8007fbc <memset>
	va_list args;
	va_start(args, format);
 80011f0:	f507 7278 	add.w	r2, r7, #992	@ 0x3e0
 80011f4:	f507 7374 	add.w	r3, r7, #976	@ 0x3d0
 80011f8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80011fc:	601a      	str	r2, [r3, #0]
	int data_len = vsnprintf((char*) formatted_data, MAX_DATA_SIZE, format,
 80011fe:	f507 7374 	add.w	r3, r7, #976	@ 0x3d0
 8001202:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001206:	f507 702e 	add.w	r0, r7, #696	@ 0x2b8
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f8d7 23dc 	ldr.w	r2, [r7, #988]	@ 0x3dc
 8001210:	2180      	movs	r1, #128	@ 0x80
 8001212:	f006 feb5 	bl	8007f80 <vsniprintf>
 8001216:	f8c7 03c8 	str.w	r0, [r7, #968]	@ 0x3c8
			args);
	va_end(args);

	uint8_t raw_payload[MAX_FRAME_WITHOUT_STUFFING] = { 0 };
 800121a:	f507 7374 	add.w	r3, r7, #976	@ 0x3d0
 800121e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	3304      	adds	r3, #4
 8001228:	2283      	movs	r2, #131	@ 0x83
 800122a:	2100      	movs	r1, #0
 800122c:	4618      	mov	r0, r3
 800122e:	f006 fec5 	bl	8007fbc <memset>
	size_t raw_payload_len = 0;
 8001232:	2300      	movs	r3, #0
 8001234:	f8c7 33cc 	str.w	r3, [r7, #972]	@ 0x3cc

	raw_payload[raw_payload_len++] = frame.sender;
 8001238:	f8d7 33cc 	ldr.w	r3, [r7, #972]	@ 0x3cc
 800123c:	1c5a      	adds	r2, r3, #1
 800123e:	f8c7 23cc 	str.w	r2, [r7, #972]	@ 0x3cc
 8001242:	f897 1338 	ldrb.w	r1, [r7, #824]	@ 0x338
 8001246:	f507 7274 	add.w	r2, r7, #976	@ 0x3d0
 800124a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800124e:	54d1      	strb	r1, [r2, r3]
	raw_payload[raw_payload_len++] = frame.receiver;
 8001250:	f8d7 33cc 	ldr.w	r3, [r7, #972]	@ 0x3cc
 8001254:	1c5a      	adds	r2, r3, #1
 8001256:	f8c7 23cc 	str.w	r2, [r7, #972]	@ 0x3cc
 800125a:	f897 1339 	ldrb.w	r1, [r7, #825]	@ 0x339
 800125e:	f507 7274 	add.w	r2, r7, #976	@ 0x3d0
 8001262:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001266:	54d1      	strb	r1, [r2, r3]
	memcpy(raw_payload + raw_payload_len, frame.command, COMMAND_LENGTH);
 8001268:	f507 720b 	add.w	r2, r7, #556	@ 0x22c
 800126c:	f8d7 33cc 	ldr.w	r3, [r7, #972]	@ 0x3cc
 8001270:	4413      	add	r3, r2
 8001272:	461a      	mov	r2, r3
 8001274:	f207 333a 	addw	r3, r7, #826	@ 0x33a
 8001278:	8819      	ldrh	r1, [r3, #0]
 800127a:	789b      	ldrb	r3, [r3, #2]
 800127c:	8011      	strh	r1, [r2, #0]
 800127e:	7093      	strb	r3, [r2, #2]
	raw_payload_len += COMMAND_LENGTH;
 8001280:	f8d7 33cc 	ldr.w	r3, [r7, #972]	@ 0x3cc
 8001284:	3303      	adds	r3, #3
 8001286:	f8c7 33cc 	str.w	r3, [r7, #972]	@ 0x3cc

	if (data_len > 0) {
 800128a:	f8d7 33c8 	ldr.w	r3, [r7, #968]	@ 0x3c8
 800128e:	2b00      	cmp	r3, #0
 8001290:	dd12      	ble.n	80012b8 <prepareFrame+0x14c>
		memcpy(raw_payload + raw_payload_len, formatted_data, data_len);
 8001292:	f507 720b 	add.w	r2, r7, #556	@ 0x22c
 8001296:	f8d7 33cc 	ldr.w	r3, [r7, #972]	@ 0x3cc
 800129a:	4413      	add	r3, r2
 800129c:	f8d7 23c8 	ldr.w	r2, [r7, #968]	@ 0x3c8
 80012a0:	f507 712e 	add.w	r1, r7, #696	@ 0x2b8
 80012a4:	4618      	mov	r0, r3
 80012a6:	f006 fed1 	bl	800804c <memcpy>
		raw_payload_len += data_len;
 80012aa:	f8d7 33c8 	ldr.w	r3, [r7, #968]	@ 0x3c8
 80012ae:	f8d7 23cc 	ldr.w	r2, [r7, #972]	@ 0x3cc
 80012b2:	4413      	add	r3, r2
 80012b4:	f8c7 33cc 	str.w	r3, [r7, #972]	@ 0x3cc
	}

	uint8_t crc_output[2];
	calculateCrc16(raw_payload, raw_payload_len, crc_output);
 80012b8:	f507 720a 	add.w	r2, r7, #552	@ 0x228
 80012bc:	f507 730b 	add.w	r3, r7, #556	@ 0x22c
 80012c0:	f8d7 13cc 	ldr.w	r1, [r7, #972]	@ 0x3cc
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff f9ff 	bl	80006c8 <calculateCrc16>
	raw_payload[raw_payload_len++] = crc_output[0];
 80012ca:	f8d7 33cc 	ldr.w	r3, [r7, #972]	@ 0x3cc
 80012ce:	1c5a      	adds	r2, r3, #1
 80012d0:	f8c7 23cc 	str.w	r2, [r7, #972]	@ 0x3cc
 80012d4:	f507 7274 	add.w	r2, r7, #976	@ 0x3d0
 80012d8:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80012dc:	7811      	ldrb	r1, [r2, #0]
 80012de:	f507 7274 	add.w	r2, r7, #976	@ 0x3d0
 80012e2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80012e6:	54d1      	strb	r1, [r2, r3]
	raw_payload[raw_payload_len++] = crc_output[1];
 80012e8:	f8d7 33cc 	ldr.w	r3, [r7, #972]	@ 0x3cc
 80012ec:	1c5a      	adds	r2, r3, #1
 80012ee:	f8c7 23cc 	str.w	r2, [r7, #972]	@ 0x3cc
 80012f2:	f507 7274 	add.w	r2, r7, #976	@ 0x3d0
 80012f6:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80012fa:	7851      	ldrb	r1, [r2, #1]
 80012fc:	f507 7274 	add.w	r2, r7, #976	@ 0x3d0
 8001300:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001304:	54d1      	strb	r1, [r2, r3]

	uint8_t stuffed_payload[MAX_FRAME_LEN];
	size_t stuffed_len = byteStuffing(raw_payload, raw_payload_len,
 8001306:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 800130a:	f507 730b 	add.w	r3, r7, #556	@ 0x22c
 800130e:	f8d7 13cc 	ldr.w	r1, [r7, #972]	@ 0x3cc
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff fce3 	bl	8000cde <byteStuffing>
 8001318:	f8c7 03c4 	str.w	r0, [r7, #964]	@ 0x3c4
			stuffed_payload);

	uint8_t final_frame[MAX_FRAME_LEN + 2];
	size_t final_len = 0;
 800131c:	2300      	movs	r3, #0
 800131e:	f8c7 33c0 	str.w	r3, [r7, #960]	@ 0x3c0

	final_frame[final_len++] = FRAME_START;
 8001322:	f8d7 33c0 	ldr.w	r3, [r7, #960]	@ 0x3c0
 8001326:	1c5a      	adds	r2, r3, #1
 8001328:	f8c7 23c0 	str.w	r2, [r7, #960]	@ 0x3c0
 800132c:	f507 7274 	add.w	r2, r7, #976	@ 0x3d0
 8001330:	f5a2 7272 	sub.w	r2, r2, #968	@ 0x3c8
 8001334:	217e      	movs	r1, #126	@ 0x7e
 8001336:	54d1      	strb	r1, [r2, r3]
	memcpy(final_frame + final_len, stuffed_payload, stuffed_len);
 8001338:	f107 0208 	add.w	r2, r7, #8
 800133c:	f8d7 33c0 	ldr.w	r3, [r7, #960]	@ 0x3c0
 8001340:	4413      	add	r3, r2
 8001342:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8001346:	f8d7 23c4 	ldr.w	r2, [r7, #964]	@ 0x3c4
 800134a:	4618      	mov	r0, r3
 800134c:	f006 fe7e 	bl	800804c <memcpy>
	final_len += stuffed_len;
 8001350:	f8d7 23c0 	ldr.w	r2, [r7, #960]	@ 0x3c0
 8001354:	f8d7 33c4 	ldr.w	r3, [r7, #964]	@ 0x3c4
 8001358:	4413      	add	r3, r2
 800135a:	f8c7 33c0 	str.w	r3, [r7, #960]	@ 0x3c0
	final_frame[final_len++] = FRAME_END;
 800135e:	f8d7 33c0 	ldr.w	r3, [r7, #960]	@ 0x3c0
 8001362:	1c5a      	adds	r2, r3, #1
 8001364:	f8c7 23c0 	str.w	r2, [r7, #960]	@ 0x3c0
 8001368:	f507 7274 	add.w	r2, r7, #976	@ 0x3d0
 800136c:	f5a2 7272 	sub.w	r2, r2, #968	@ 0x3c8
 8001370:	2160      	movs	r1, #96	@ 0x60
 8001372:	54d1      	strb	r1, [r2, r3]

	USART_sendFrame(final_frame, final_len);
 8001374:	f107 0308 	add.w	r3, r7, #8
 8001378:	f8d7 13c0 	ldr.w	r1, [r7, #960]	@ 0x3c0
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff f943 	bl	8000608 <USART_sendFrame>
}
 8001382:	bf00      	nop
 8001384:	f507 7775 	add.w	r7, r7, #980	@ 0x3d4
 8001388:	46bd      	mov	sp, r7
 800138a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800138e:	b001      	add	sp, #4
 8001390:	4770      	bx	lr
	...

08001394 <processReceivedChar>:

void processReceivedChar(uint8_t receivedChar) {
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	71fb      	strb	r3, [r7, #7]
	if (receivedChar == FRAME_START) {
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	2b7e      	cmp	r3, #126	@ 0x7e
 80013a2:	d105      	bne.n	80013b0 <processReceivedChar+0x1c>
		resetFrameState();
 80013a4:	f7ff f9ec 	bl	8000780 <resetFrameState>
		inFrame = true;
 80013a8:	4b37      	ldr	r3, [pc, #220]	@ (8001488 <processReceivedChar+0xf4>)
 80013aa:	2201      	movs	r2, #1
 80013ac:	701a      	strb	r2, [r3, #0]
 80013ae:	e067      	b.n	8001480 <processReceivedChar+0xec>
	} else if (receivedChar == FRAME_END && escapeDetected == false) {
 80013b0:	79fb      	ldrb	r3, [r7, #7]
 80013b2:	2b60      	cmp	r3, #96	@ 0x60
 80013b4:	d11d      	bne.n	80013f2 <processReceivedChar+0x5e>
 80013b6:	4b35      	ldr	r3, [pc, #212]	@ (800148c <processReceivedChar+0xf8>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	f083 0301 	eor.w	r3, r3, #1
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d016      	beq.n	80013f2 <processReceivedChar+0x5e>
		if (inFrame) {
 80013c4:	4b30      	ldr	r3, [pc, #192]	@ (8001488 <processReceivedChar+0xf4>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d059      	beq.n	8001480 <processReceivedChar+0xec>
			if (decodeFrame(bx, &frame, bxIndex)) {
 80013cc:	4b30      	ldr	r3, [pc, #192]	@ (8001490 <processReceivedChar+0xfc>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	461a      	mov	r2, r3
 80013d4:	492f      	ldr	r1, [pc, #188]	@ (8001494 <processReceivedChar+0x100>)
 80013d6:	4830      	ldr	r0, [pc, #192]	@ (8001498 <processReceivedChar+0x104>)
 80013d8:	f7ff fc1a 	bl	8000c10 <decodeFrame>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d004      	beq.n	80013ec <processReceivedChar+0x58>
				stopAnimation();
 80013e2:	f7ff f9e3 	bl	80007ac <stopAnimation>
				handleCommand(&frame);
 80013e6:	482b      	ldr	r0, [pc, #172]	@ (8001494 <processReceivedChar+0x100>)
 80013e8:	f000 f858 	bl	800149c <handleCommand>
			}
			resetFrameState();
 80013ec:	f7ff f9c8 	bl	8000780 <resetFrameState>
			return;
 80013f0:	e046      	b.n	8001480 <processReceivedChar+0xec>
		}
	} else if (inFrame) {
 80013f2:	4b25      	ldr	r3, [pc, #148]	@ (8001488 <processReceivedChar+0xf4>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d042      	beq.n	8001480 <processReceivedChar+0xec>
			if (escapeDetected) {
 80013fa:	4b24      	ldr	r3, [pc, #144]	@ (800148c <processReceivedChar+0xf8>)
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d029      	beq.n	8001456 <processReceivedChar+0xc2>
				if (receivedChar == FRAME_START_STUFF) {
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	2b5e      	cmp	r3, #94	@ 0x5e
 8001406:	d108      	bne.n	800141a <processReceivedChar+0x86>
					bx[bxIndex++] = FRAME_START;
 8001408:	4b21      	ldr	r3, [pc, #132]	@ (8001490 <processReceivedChar+0xfc>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	1c5a      	adds	r2, r3, #1
 800140e:	4920      	ldr	r1, [pc, #128]	@ (8001490 <processReceivedChar+0xfc>)
 8001410:	600a      	str	r2, [r1, #0]
 8001412:	4a21      	ldr	r2, [pc, #132]	@ (8001498 <processReceivedChar+0x104>)
 8001414:	217e      	movs	r1, #126	@ 0x7e
 8001416:	54d1      	strb	r1, [r2, r3]
 8001418:	e019      	b.n	800144e <processReceivedChar+0xba>
				} else if (receivedChar == ESCAPE_CHAR_STUFF) {
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	2b5d      	cmp	r3, #93	@ 0x5d
 800141e:	d108      	bne.n	8001432 <processReceivedChar+0x9e>
					bx[bxIndex++] = ESCAPE_CHAR;
 8001420:	4b1b      	ldr	r3, [pc, #108]	@ (8001490 <processReceivedChar+0xfc>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	1c5a      	adds	r2, r3, #1
 8001426:	491a      	ldr	r1, [pc, #104]	@ (8001490 <processReceivedChar+0xfc>)
 8001428:	600a      	str	r2, [r1, #0]
 800142a:	4a1b      	ldr	r2, [pc, #108]	@ (8001498 <processReceivedChar+0x104>)
 800142c:	217d      	movs	r1, #125	@ 0x7d
 800142e:	54d1      	strb	r1, [r2, r3]
 8001430:	e00d      	b.n	800144e <processReceivedChar+0xba>
				} else if (receivedChar == FRAME_END_STUFF) {
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	2b26      	cmp	r3, #38	@ 0x26
 8001436:	d108      	bne.n	800144a <processReceivedChar+0xb6>
					bx[bxIndex++] = FRAME_END;
 8001438:	4b15      	ldr	r3, [pc, #84]	@ (8001490 <processReceivedChar+0xfc>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	1c5a      	adds	r2, r3, #1
 800143e:	4914      	ldr	r1, [pc, #80]	@ (8001490 <processReceivedChar+0xfc>)
 8001440:	600a      	str	r2, [r1, #0]
 8001442:	4a15      	ldr	r2, [pc, #84]	@ (8001498 <processReceivedChar+0x104>)
 8001444:	2160      	movs	r1, #96	@ 0x60
 8001446:	54d1      	strb	r1, [r2, r3]
 8001448:	e001      	b.n	800144e <processReceivedChar+0xba>
				} else {
					resetFrameState();
 800144a:	f7ff f999 	bl	8000780 <resetFrameState>
				}
				escapeDetected = false;
 800144e:	4b0f      	ldr	r3, [pc, #60]	@ (800148c <processReceivedChar+0xf8>)
 8001450:	2200      	movs	r2, #0
 8001452:	701a      	strb	r2, [r3, #0]
 8001454:	e00e      	b.n	8001474 <processReceivedChar+0xe0>
			} else if (receivedChar == ESCAPE_CHAR) {
 8001456:	79fb      	ldrb	r3, [r7, #7]
 8001458:	2b7d      	cmp	r3, #125	@ 0x7d
 800145a:	d103      	bne.n	8001464 <processReceivedChar+0xd0>
				escapeDetected = true;
 800145c:	4b0b      	ldr	r3, [pc, #44]	@ (800148c <processReceivedChar+0xf8>)
 800145e:	2201      	movs	r2, #1
 8001460:	701a      	strb	r2, [r3, #0]
 8001462:	e007      	b.n	8001474 <processReceivedChar+0xe0>
			} else {
				bx[bxIndex++] = receivedChar;
 8001464:	4b0a      	ldr	r3, [pc, #40]	@ (8001490 <processReceivedChar+0xfc>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	1c5a      	adds	r2, r3, #1
 800146a:	4909      	ldr	r1, [pc, #36]	@ (8001490 <processReceivedChar+0xfc>)
 800146c:	600a      	str	r2, [r1, #0]
 800146e:	490a      	ldr	r1, [pc, #40]	@ (8001498 <processReceivedChar+0x104>)
 8001470:	79fa      	ldrb	r2, [r7, #7]
 8001472:	54ca      	strb	r2, [r1, r3]
			}
			if(bxIndex > MAX_FRAME_WITHOUT_STUFFING)
 8001474:	4b06      	ldr	r3, [pc, #24]	@ (8001490 <processReceivedChar+0xfc>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2b87      	cmp	r3, #135	@ 0x87
 800147a:	dd01      	ble.n	8001480 <processReceivedChar+0xec>
			{
				resetFrameState();
 800147c:	f7ff f980 	bl	8000780 <resetFrameState>
			}
	}
}
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000c28 	.word	0x20000c28
 800148c:	20000c22 	.word	0x20000c22
 8001490:	20000c24 	.word	0x20000c24
 8001494:	20000c2c 	.word	0x20000c2c
 8001498:	20000b14 	.word	0x20000b14

0800149c <handleCommand>:

void handleCommand(Frame *frame) {
 800149c:	b5b0      	push	{r4, r5, r7, lr}
 800149e:	b090      	sub	sp, #64	@ 0x40
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
	if (frame == NULL) {
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d077      	beq.n	800159a <handleCommand+0xfe>
		return;
	}
	CommandEntry commandTable[COMMAND_COUNT] = {
 80014aa:	4b3e      	ldr	r3, [pc, #248]	@ (80015a4 <handleCommand+0x108>)
 80014ac:	f107 0414 	add.w	r4, r7, #20
 80014b0:	461d      	mov	r5, r3
 80014b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014ba:	e895 0003 	ldmia.w	r5, {r0, r1}
 80014be:	e884 0003 	stmia.w	r4, {r0, r1}
			{ "ONK", executeONK },
			{ "ONP", executeONP },
			{ "ONT", executeONT },
			{ "ONN", executeONN },
			{ "OFF", executeOFF } };
	HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 80014c2:	2201      	movs	r2, #1
 80014c4:	2102      	movs	r1, #2
 80014c6:	4838      	ldr	r0, [pc, #224]	@ (80015a8 <handleCommand+0x10c>)
 80014c8:	f001 fca0 	bl	8002e0c <HAL_GPIO_WritePin>
	for (int i = 0; i < COMMAND_COUNT; i++) {
 80014cc:	2300      	movs	r3, #0
 80014ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80014d0:	e05f      	b.n	8001592 <handleCommand+0xf6>
		if (safeCompare(frame->command, commandTable[i].command,
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	1c98      	adds	r0, r3, #2
 80014d6:	f107 0214 	add.w	r2, r7, #20
 80014da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014dc:	00db      	lsls	r3, r3, #3
 80014de:	4413      	add	r3, r2
 80014e0:	2203      	movs	r2, #3
 80014e2:	4619      	mov	r1, r3
 80014e4:	f7ff f98d 	bl	8000802 <safeCompare>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d04e      	beq.n	800158c <handleCommand+0xf0>
				COMMAND_LENGTH)) {

			sendStatus(ERR_GOOD);
 80014ee:	2000      	movs	r0, #0
 80014f0:	f7ff fa3a 	bl	8000968 <sendStatus>

			if (safeCompare(commandTable[i].command, "OFF", COMMAND_LENGTH)) {
 80014f4:	f107 0214 	add.w	r2, r7, #20
 80014f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014fa:	00db      	lsls	r3, r3, #3
 80014fc:	4413      	add	r3, r2
 80014fe:	2203      	movs	r2, #3
 8001500:	492a      	ldr	r1, [pc, #168]	@ (80015ac <handleCommand+0x110>)
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff f97d 	bl	8000802 <safeCompare>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d00d      	beq.n	800152a <handleCommand+0x8e>
				commandTable[i].function(frame);
 800150e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001510:	00db      	lsls	r3, r3, #3
 8001512:	3340      	adds	r3, #64	@ 0x40
 8001514:	443b      	add	r3, r7
 8001516:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	4798      	blx	r3
				lcdCopy();
 800151e:	f000 fa71 	bl	8001a04 <lcdCopy>
				clearFrame(frame);
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f7ff fa3e 	bl	80009a4 <clearFrame>
				return;
 8001528:	e038      	b.n	800159c <handleCommand+0x100>
			}

			int x, y;
			if (parseCoordinates(frame->data, &x, &y)) {
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	3305      	adds	r3, #5
 800152e:	f107 020c 	add.w	r2, r7, #12
 8001532:	f107 0110 	add.w	r1, r7, #16
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff fa4d 	bl	80009d6 <parseCoordinates>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d01c      	beq.n	800157c <handleCommand+0xe0>
				if (isWithinBounds(x, y)) {
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	68fa      	ldr	r2, [r7, #12]
 8001546:	4611      	mov	r1, r2
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff f93d 	bl	80007c8 <isWithinBounds>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d00f      	beq.n	8001574 <handleCommand+0xd8>
					lcdClear();
 8001554:	f000 fa82 	bl	8001a5c <lcdClear>
					commandTable[i].function(frame);
 8001558:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800155a:	00db      	lsls	r3, r3, #3
 800155c:	3340      	adds	r3, #64	@ 0x40
 800155e:	443b      	add	r3, r7
 8001560:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	4798      	blx	r3
					lcdCopy();
 8001568:	f000 fa4c 	bl	8001a04 <lcdCopy>
					clearFrame(frame);
 800156c:	6878      	ldr	r0, [r7, #4]
 800156e:	f7ff fa19 	bl	80009a4 <clearFrame>
					return;
 8001572:	e013      	b.n	800159c <handleCommand+0x100>
				} else {
					sendStatus(ERR_DISPLAY_AREA);
 8001574:	2004      	movs	r0, #4
 8001576:	f7ff f9f7 	bl	8000968 <sendStatus>
					return;
 800157a:	e00f      	b.n	800159c <handleCommand+0x100>
				}
			} else {
				lcdClear();
 800157c:	f000 fa6e 	bl	8001a5c <lcdClear>
				lcdCopy();
 8001580:	f000 fa40 	bl	8001a04 <lcdCopy>
				sendStatus(ERR_NOT_RECOGNIZED);
 8001584:	2009      	movs	r0, #9
 8001586:	f7ff f9ef 	bl	8000968 <sendStatus>
				return;
 800158a:	e007      	b.n	800159c <handleCommand+0x100>
	for (int i = 0; i < COMMAND_COUNT; i++) {
 800158c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800158e:	3301      	adds	r3, #1
 8001590:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001594:	2b04      	cmp	r3, #4
 8001596:	dd9c      	ble.n	80014d2 <handleCommand+0x36>
 8001598:	e000      	b.n	800159c <handleCommand+0x100>
		return;
 800159a:	bf00      	nop
			}
		}
	}
}
 800159c:	3740      	adds	r7, #64	@ 0x40
 800159e:	46bd      	mov	sp, r7
 80015a0:	bdb0      	pop	{r4, r5, r7, pc}
 80015a2:	bf00      	nop
 80015a4:	080089b8 	.word	0x080089b8
 80015a8:	48000400 	.word	0x48000400
 80015ac:	080089b4 	.word	0x080089b4

080015b0 <updateScrollingText>:

void updateScrollingText(void) {
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b086      	sub	sp, #24
 80015b4:	af02      	add	r7, sp, #8
	if (!text.isScrolling || text.scrollSpeed == 0) {
 80015b6:	4b5d      	ldr	r3, [pc, #372]	@ (800172c <updateScrollingText+0x17c>)
 80015b8:	f893 30d5 	ldrb.w	r3, [r3, #213]	@ 0xd5
 80015bc:	f083 0301 	eor.w	r3, r3, #1
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	f040 80ae 	bne.w	8001724 <updateScrollingText+0x174>
 80015c8:	4b58      	ldr	r3, [pc, #352]	@ (800172c <updateScrollingText+0x17c>)
 80015ca:	f893 30d1 	ldrb.w	r3, [r3, #209]	@ 0xd1
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	f000 80a8 	beq.w	8001724 <updateScrollingText+0x174>
		return;
	}

	uint32_t currentTime = HAL_GetTick();
 80015d4:	f000 fedc 	bl	8002390 <HAL_GetTick>
 80015d8:	6078      	str	r0, [r7, #4]
	if ((currentTime - text.lastUpdate) >= (text.scrollSpeed >> 1)) {
 80015da:	4b54      	ldr	r3, [pc, #336]	@ (800172c <updateScrollingText+0x17c>)
 80015dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	4a51      	ldr	r2, [pc, #324]	@ (800172c <updateScrollingText+0x17c>)
 80015e6:	f892 20d1 	ldrb.w	r2, [r2, #209]	@ 0xd1
 80015ea:	0852      	lsrs	r2, r2, #1
 80015ec:	b2d2      	uxtb	r2, r2
 80015ee:	4293      	cmp	r3, r2
 80015f0:	f0c0 8099 	bcc.w	8001726 <updateScrollingText+0x176>
		text.lastUpdate = currentTime;
 80015f4:	4a4d      	ldr	r2, [pc, #308]	@ (800172c <updateScrollingText+0x17c>)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8

		uint8_t charWidth;
		uint8_t charHeight;
		const uint8_t *font;
		switch (text.fontSize) {
 80015fc:	4b4b      	ldr	r3, [pc, #300]	@ (800172c <updateScrollingText+0x17c>)
 80015fe:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
 8001602:	2b03      	cmp	r3, #3
 8001604:	d014      	beq.n	8001630 <updateScrollingText+0x80>
 8001606:	2b03      	cmp	r3, #3
 8001608:	dc19      	bgt.n	800163e <updateScrollingText+0x8e>
 800160a:	2b01      	cmp	r3, #1
 800160c:	d002      	beq.n	8001614 <updateScrollingText+0x64>
 800160e:	2b02      	cmp	r3, #2
 8001610:	d007      	beq.n	8001622 <updateScrollingText+0x72>
 8001612:	e014      	b.n	800163e <updateScrollingText+0x8e>
		case 1:
			charWidth = 5;
 8001614:	2305      	movs	r3, #5
 8001616:	73fb      	strb	r3, [r7, #15]
			charHeight = 7;
 8001618:	2307      	movs	r3, #7
 800161a:	73bb      	strb	r3, [r7, #14]
			font = font5x7;
 800161c:	4b44      	ldr	r3, [pc, #272]	@ (8001730 <updateScrollingText+0x180>)
 800161e:	60bb      	str	r3, [r7, #8]
			break;
 8001620:	e014      	b.n	800164c <updateScrollingText+0x9c>
		case 2:
			charWidth = 5;
 8001622:	2305      	movs	r3, #5
 8001624:	73fb      	strb	r3, [r7, #15]
			charHeight = 8;
 8001626:	2308      	movs	r3, #8
 8001628:	73bb      	strb	r3, [r7, #14]
			font = font5x8;
 800162a:	4b42      	ldr	r3, [pc, #264]	@ (8001734 <updateScrollingText+0x184>)
 800162c:	60bb      	str	r3, [r7, #8]
			break;
 800162e:	e00d      	b.n	800164c <updateScrollingText+0x9c>
		case 3:
			charWidth = 6;
 8001630:	2306      	movs	r3, #6
 8001632:	73fb      	strb	r3, [r7, #15]
			charHeight = 9;
 8001634:	2309      	movs	r3, #9
 8001636:	73bb      	strb	r3, [r7, #14]
			font = font6x9;
 8001638:	4b3f      	ldr	r3, [pc, #252]	@ (8001738 <updateScrollingText+0x188>)
 800163a:	60bb      	str	r3, [r7, #8]
			break;
 800163c:	e006      	b.n	800164c <updateScrollingText+0x9c>
		default:
			charWidth = 5;
 800163e:	2305      	movs	r3, #5
 8001640:	73fb      	strb	r3, [r7, #15]
			charHeight = 7;
 8001642:	2307      	movs	r3, #7
 8001644:	73bb      	strb	r3, [r7, #14]
			font = font5x7;
 8001646:	4b3a      	ldr	r3, [pc, #232]	@ (8001730 <updateScrollingText+0x180>)
 8001648:	60bb      	str	r3, [r7, #8]
			break;
 800164a:	bf00      	nop
		}

		int16_t textWidth = text.textLength * charWidth;
 800164c:	4b37      	ldr	r3, [pc, #220]	@ (800172c <updateScrollingText+0x17c>)
 800164e:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 8001652:	461a      	mov	r2, r3
 8001654:	7bfb      	ldrb	r3, [r7, #15]
 8001656:	b29b      	uxth	r3, r3
 8001658:	fb12 f303 	smulbb	r3, r2, r3
 800165c:	b29b      	uxth	r3, r3
 800165e:	807b      	strh	r3, [r7, #2]

		if (!text.firstIteration) {
 8001660:	4b32      	ldr	r3, [pc, #200]	@ (800172c <updateScrollingText+0x17c>)
 8001662:	f893 30d6 	ldrb.w	r3, [r3, #214]	@ 0xd6
 8001666:	f083 0301 	eor.w	r3, r3, #1
 800166a:	b2db      	uxtb	r3, r3
 800166c:	2b00      	cmp	r3, #0
 800166e:	d034      	beq.n	80016da <updateScrollingText+0x12a>
		    text.x += text.textLength;
 8001670:	4b2e      	ldr	r3, [pc, #184]	@ (800172c <updateScrollingText+0x17c>)
 8001672:	f9b3 30c8 	ldrsh.w	r3, [r3, #200]	@ 0xc8
 8001676:	b29b      	uxth	r3, r3
 8001678:	4a2c      	ldr	r2, [pc, #176]	@ (800172c <updateScrollingText+0x17c>)
 800167a:	f892 20d4 	ldrb.w	r2, [r2, #212]	@ 0xd4
 800167e:	4413      	add	r3, r2
 8001680:	b29b      	uxth	r3, r3
 8001682:	b21a      	sxth	r2, r3
 8001684:	4b29      	ldr	r3, [pc, #164]	@ (800172c <updateScrollingText+0x17c>)
 8001686:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8


		    if (text.x > LCD_WIDTH) {
 800168a:	4b28      	ldr	r3, [pc, #160]	@ (800172c <updateScrollingText+0x17c>)
 800168c:	f9b3 30c8 	ldrsh.w	r3, [r3, #200]	@ 0xc8
 8001690:	2ba0      	cmp	r3, #160	@ 0xa0
 8001692:	dd33      	ble.n	80016fc <updateScrollingText+0x14c>
		        text.x = -textWidth;
 8001694:	887b      	ldrh	r3, [r7, #2]
 8001696:	425b      	negs	r3, r3
 8001698:	b29b      	uxth	r3, r3
 800169a:	b21a      	sxth	r2, r3
 800169c:	4b23      	ldr	r3, [pc, #140]	@ (800172c <updateScrollingText+0x17c>)
 800169e:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
		        text.y += charHeight;
 80016a2:	4b22      	ldr	r3, [pc, #136]	@ (800172c <updateScrollingText+0x17c>)
 80016a4:	f9b3 30ca 	ldrsh.w	r3, [r3, #202]	@ 0xca
 80016a8:	b29a      	uxth	r2, r3
 80016aa:	7bbb      	ldrb	r3, [r7, #14]
 80016ac:	b29b      	uxth	r3, r3
 80016ae:	4413      	add	r3, r2
 80016b0:	b29b      	uxth	r3, r3
 80016b2:	b21a      	sxth	r2, r3
 80016b4:	4b1d      	ldr	r3, [pc, #116]	@ (800172c <updateScrollingText+0x17c>)
 80016b6:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca


		        if (text.y >= LCD_HEIGHT - charHeight) {
 80016ba:	4b1c      	ldr	r3, [pc, #112]	@ (800172c <updateScrollingText+0x17c>)
 80016bc:	f9b3 30ca 	ldrsh.w	r3, [r3, #202]	@ 0xca
 80016c0:	461a      	mov	r2, r3
 80016c2:	7bbb      	ldrb	r3, [r7, #14]
 80016c4:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80016c8:	429a      	cmp	r2, r3
 80016ca:	db17      	blt.n	80016fc <updateScrollingText+0x14c>
		            text.y = text.startY;
 80016cc:	4b17      	ldr	r3, [pc, #92]	@ (800172c <updateScrollingText+0x17c>)
 80016ce:	f9b3 20ce 	ldrsh.w	r2, [r3, #206]	@ 0xce
 80016d2:	4b16      	ldr	r3, [pc, #88]	@ (800172c <updateScrollingText+0x17c>)
 80016d4:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
 80016d8:	e010      	b.n	80016fc <updateScrollingText+0x14c>
		        }
		    }
		} else {

		    text.x = -textWidth;
 80016da:	887b      	ldrh	r3, [r7, #2]
 80016dc:	425b      	negs	r3, r3
 80016de:	b29b      	uxth	r3, r3
 80016e0:	b21a      	sxth	r2, r3
 80016e2:	4b12      	ldr	r3, [pc, #72]	@ (800172c <updateScrollingText+0x17c>)
 80016e4:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
		    text.y = text.startY;
 80016e8:	4b10      	ldr	r3, [pc, #64]	@ (800172c <updateScrollingText+0x17c>)
 80016ea:	f9b3 20ce 	ldrsh.w	r2, [r3, #206]	@ 0xce
 80016ee:	4b0f      	ldr	r3, [pc, #60]	@ (800172c <updateScrollingText+0x17c>)
 80016f0:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
		    text.firstIteration = false;
 80016f4:	4b0d      	ldr	r3, [pc, #52]	@ (800172c <updateScrollingText+0x17c>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	f883 20d6 	strb.w	r2, [r3, #214]	@ 0xd6
		}

		lcdClear();
 80016fc:	f000 f9ae 	bl	8001a5c <lcdClear>
		hagl_put_text(text.displayText, text.x, text.y, text.color, font);
 8001700:	4b0a      	ldr	r3, [pc, #40]	@ (800172c <updateScrollingText+0x17c>)
 8001702:	f9b3 10c8 	ldrsh.w	r1, [r3, #200]	@ 0xc8
 8001706:	4b09      	ldr	r3, [pc, #36]	@ (800172c <updateScrollingText+0x17c>)
 8001708:	f9b3 20ca 	ldrsh.w	r2, [r3, #202]	@ 0xca
 800170c:	4b07      	ldr	r3, [pc, #28]	@ (800172c <updateScrollingText+0x17c>)
 800170e:	f8b3 00d2 	ldrh.w	r0, [r3, #210]	@ 0xd2
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	9300      	str	r3, [sp, #0]
 8001716:	4603      	mov	r3, r0
 8001718:	4804      	ldr	r0, [pc, #16]	@ (800172c <updateScrollingText+0x17c>)
 800171a:	f005 ffb0 	bl	800767e <hagl_put_text>
		lcdCopy();
 800171e:	f000 f971 	bl	8001a04 <lcdCopy>
 8001722:	e000      	b.n	8001726 <updateScrollingText+0x176>
		return;
 8001724:	bf00      	nop
	}
}
 8001726:	3710      	adds	r7, #16
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000cb4 	.word	0x20000cb4
 8001730:	08008a08 	.word	0x08008a08
 8001734:	0800bf10 	.word	0x0800bf10
 8001738:	0800edb4 	.word	0x0800edb4

0800173c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b08a      	sub	sp, #40	@ 0x28
 8001740:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001742:	f107 0314 	add.w	r3, r7, #20
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	605a      	str	r2, [r3, #4]
 800174c:	609a      	str	r2, [r3, #8]
 800174e:	60da      	str	r2, [r3, #12]
 8001750:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001752:	4b4a      	ldr	r3, [pc, #296]	@ (800187c <MX_GPIO_Init+0x140>)
 8001754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001756:	4a49      	ldr	r2, [pc, #292]	@ (800187c <MX_GPIO_Init+0x140>)
 8001758:	f043 0304 	orr.w	r3, r3, #4
 800175c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800175e:	4b47      	ldr	r3, [pc, #284]	@ (800187c <MX_GPIO_Init+0x140>)
 8001760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001762:	f003 0304 	and.w	r3, r3, #4
 8001766:	613b      	str	r3, [r7, #16]
 8001768:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800176a:	4b44      	ldr	r3, [pc, #272]	@ (800187c <MX_GPIO_Init+0x140>)
 800176c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176e:	4a43      	ldr	r2, [pc, #268]	@ (800187c <MX_GPIO_Init+0x140>)
 8001770:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001774:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001776:	4b41      	ldr	r3, [pc, #260]	@ (800187c <MX_GPIO_Init+0x140>)
 8001778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001782:	4b3e      	ldr	r3, [pc, #248]	@ (800187c <MX_GPIO_Init+0x140>)
 8001784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001786:	4a3d      	ldr	r2, [pc, #244]	@ (800187c <MX_GPIO_Init+0x140>)
 8001788:	f043 0301 	orr.w	r3, r3, #1
 800178c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800178e:	4b3b      	ldr	r3, [pc, #236]	@ (800187c <MX_GPIO_Init+0x140>)
 8001790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001792:	f003 0301 	and.w	r3, r3, #1
 8001796:	60bb      	str	r3, [r7, #8]
 8001798:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800179a:	4b38      	ldr	r3, [pc, #224]	@ (800187c <MX_GPIO_Init+0x140>)
 800179c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800179e:	4a37      	ldr	r2, [pc, #220]	@ (800187c <MX_GPIO_Init+0x140>)
 80017a0:	f043 0302 	orr.w	r3, r3, #2
 80017a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017a6:	4b35      	ldr	r3, [pc, #212]	@ (800187c <MX_GPIO_Init+0x140>)
 80017a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	607b      	str	r3, [r7, #4]
 80017b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017b2:	4b32      	ldr	r3, [pc, #200]	@ (800187c <MX_GPIO_Init+0x140>)
 80017b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b6:	4a31      	ldr	r2, [pc, #196]	@ (800187c <MX_GPIO_Init+0x140>)
 80017b8:	f043 0308 	orr.w	r3, r3, #8
 80017bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017be:	4b2f      	ldr	r3, [pc, #188]	@ (800187c <MX_GPIO_Init+0x140>)
 80017c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c2:	f003 0308 	and.w	r3, r3, #8
 80017c6:	603b      	str	r3, [r7, #0]
 80017c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BL_Pin|RST_Pin|DC_Pin|CS_Pin, GPIO_PIN_RESET);
 80017ca:	2200      	movs	r2, #0
 80017cc:	f641 0106 	movw	r1, #6150	@ 0x1806
 80017d0:	482b      	ldr	r0, [pc, #172]	@ (8001880 <MX_GPIO_Init+0x144>)
 80017d2:	f001 fb1b 	bl	8002e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC0
                           PC1 PC2 PC4 PC5
                           PC6 PC7 PC8 PC9
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 80017d6:	f64f 73f7 	movw	r3, #65527	@ 0xfff7
 80017da:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017dc:	2303      	movs	r3, #3
 80017de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e0:	2300      	movs	r3, #0
 80017e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017e4:	f107 0314 	add.w	r3, r7, #20
 80017e8:	4619      	mov	r1, r3
 80017ea:	4826      	ldr	r0, [pc, #152]	@ (8001884 <MX_GPIO_Init+0x148>)
 80017ec:	f001 f964 	bl	8002ab8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80017f0:	2303      	movs	r3, #3
 80017f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017f4:	2303      	movs	r3, #3
 80017f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f8:	2300      	movs	r3, #0
 80017fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80017fc:	f107 0314 	add.w	r3, r7, #20
 8001800:	4619      	mov	r1, r3
 8001802:	4821      	ldr	r0, [pc, #132]	@ (8001888 <MX_GPIO_Init+0x14c>)
 8001804:	f001 f958 	bl	8002ab8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA5
                           PA6 PA7 PA8 PA9
                           PA10 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 8001808:	f649 73f3 	movw	r3, #40947	@ 0x9ff3
 800180c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800180e:	2303      	movs	r3, #3
 8001810:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001812:	2300      	movs	r3, #0
 8001814:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001816:	f107 0314 	add.w	r3, r7, #20
 800181a:	4619      	mov	r1, r3
 800181c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001820:	f001 f94a 	bl	8002ab8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB13 PB14 PB15
                           PB3 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8001824:	f24e 33f9 	movw	r3, #58361	@ 0xe3f9
 8001828:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800182a:	2303      	movs	r3, #3
 800182c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182e:	2300      	movs	r3, #0
 8001830:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001832:	f107 0314 	add.w	r3, r7, #20
 8001836:	4619      	mov	r1, r3
 8001838:	4811      	ldr	r0, [pc, #68]	@ (8001880 <MX_GPIO_Init+0x144>)
 800183a:	f001 f93d 	bl	8002ab8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BL_Pin|RST_Pin|DC_Pin|CS_Pin;
 800183e:	f641 0306 	movw	r3, #6150	@ 0x1806
 8001842:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001844:	2301      	movs	r3, #1
 8001846:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001848:	2300      	movs	r3, #0
 800184a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800184c:	2300      	movs	r3, #0
 800184e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001850:	f107 0314 	add.w	r3, r7, #20
 8001854:	4619      	mov	r1, r3
 8001856:	480a      	ldr	r0, [pc, #40]	@ (8001880 <MX_GPIO_Init+0x144>)
 8001858:	f001 f92e 	bl	8002ab8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800185c:	2304      	movs	r3, #4
 800185e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001860:	2303      	movs	r3, #3
 8001862:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001864:	2300      	movs	r3, #0
 8001866:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001868:	f107 0314 	add.w	r3, r7, #20
 800186c:	4619      	mov	r1, r3
 800186e:	4807      	ldr	r0, [pc, #28]	@ (800188c <MX_GPIO_Init+0x150>)
 8001870:	f001 f922 	bl	8002ab8 <HAL_GPIO_Init>

}
 8001874:	bf00      	nop
 8001876:	3728      	adds	r7, #40	@ 0x28
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	40021000 	.word	0x40021000
 8001880:	48000400 	.word	0x48000400
 8001884:	48000800 	.word	0x48000800
 8001888:	48001c00 	.word	0x48001c00
 800188c:	48000c00 	.word	0x48000c00

08001890 <lcdCmd>:
//========================================================================


//================================STATIC===================================
static void lcdCmd(uint8_t cmd)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	4603      	mov	r3, r0
 8001898:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 800189a:	2200      	movs	r2, #0
 800189c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018a0:	480c      	ldr	r0, [pc, #48]	@ (80018d4 <lcdCmd+0x44>)
 80018a2:	f001 fab3 	bl	8002e0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80018a6:	2200      	movs	r2, #0
 80018a8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018ac:	4809      	ldr	r0, [pc, #36]	@ (80018d4 <lcdCmd+0x44>)
 80018ae:	f001 faad 	bl	8002e0c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 80018b2:	1df9      	adds	r1, r7, #7
 80018b4:	f04f 33ff 	mov.w	r3, #4294967295
 80018b8:	2201      	movs	r2, #1
 80018ba:	4807      	ldr	r0, [pc, #28]	@ (80018d8 <lcdCmd+0x48>)
 80018bc:	f002 fe81 	bl	80045c2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 80018c0:	2201      	movs	r2, #1
 80018c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018c6:	4803      	ldr	r0, [pc, #12]	@ (80018d4 <lcdCmd+0x44>)
 80018c8:	f001 faa0 	bl	8002e0c <HAL_GPIO_WritePin>
}
 80018cc:	bf00      	nop
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	48000400 	.word	0x48000400
 80018d8:	2000ad98 	.word	0x2000ad98

080018dc <lcdData>:

static void lcdData(uint8_t data)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 80018e6:	2201      	movs	r2, #1
 80018e8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018ec:	480c      	ldr	r0, [pc, #48]	@ (8001920 <lcdData+0x44>)
 80018ee:	f001 fa8d 	bl	8002e0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80018f2:	2200      	movs	r2, #0
 80018f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018f8:	4809      	ldr	r0, [pc, #36]	@ (8001920 <lcdData+0x44>)
 80018fa:	f001 fa87 	bl	8002e0c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, HAL_MAX_DELAY);
 80018fe:	1df9      	adds	r1, r7, #7
 8001900:	f04f 33ff 	mov.w	r3, #4294967295
 8001904:	2201      	movs	r2, #1
 8001906:	4807      	ldr	r0, [pc, #28]	@ (8001924 <lcdData+0x48>)
 8001908:	f002 fe5b 	bl	80045c2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 800190c:	2201      	movs	r2, #1
 800190e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001912:	4803      	ldr	r0, [pc, #12]	@ (8001920 <lcdData+0x44>)
 8001914:	f001 fa7a 	bl	8002e0c <HAL_GPIO_WritePin>
}
 8001918:	bf00      	nop
 800191a:	3708      	adds	r7, #8
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	48000400 	.word	0x48000400
 8001924:	2000ad98 	.word	0x2000ad98

08001928 <lcdSend>:

static void lcdSend(uint16_t value)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	80fb      	strh	r3, [r7, #6]
	if (value & 0x100) {
 8001932:	88fb      	ldrh	r3, [r7, #6]
 8001934:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001938:	2b00      	cmp	r3, #0
 800193a:	d005      	beq.n	8001948 <lcdSend+0x20>
		lcdCmd(value);
 800193c:	88fb      	ldrh	r3, [r7, #6]
 800193e:	b2db      	uxtb	r3, r3
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff ffa5 	bl	8001890 <lcdCmd>
	} else {
		lcdData(value);
	}
}
 8001946:	e004      	b.n	8001952 <lcdSend+0x2a>
		lcdData(value);
 8001948:	88fb      	ldrh	r3, [r7, #6]
 800194a:	b2db      	uxtb	r3, r3
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff ffc5 	bl	80018dc <lcdData>
}
 8001952:	bf00      	nop
 8001954:	3708      	adds	r7, #8
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}

0800195a <lcdData16>:

static void lcdData16(uint16_t value)
{
 800195a:	b580      	push	{r7, lr}
 800195c:	b082      	sub	sp, #8
 800195e:	af00      	add	r7, sp, #0
 8001960:	4603      	mov	r3, r0
 8001962:	80fb      	strh	r3, [r7, #6]
	lcdData(value >> 8);
 8001964:	88fb      	ldrh	r3, [r7, #6]
 8001966:	0a1b      	lsrs	r3, r3, #8
 8001968:	b29b      	uxth	r3, r3
 800196a:	b2db      	uxtb	r3, r3
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff ffb5 	bl	80018dc <lcdData>
	lcdData(value);
 8001972:	88fb      	ldrh	r3, [r7, #6]
 8001974:	b2db      	uxtb	r3, r3
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff ffb0 	bl	80018dc <lcdData>
}
 800197c:	bf00      	nop
 800197e:	3708      	adds	r7, #8
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}

08001984 <lcdSetWindow>:

static void lcdSetWindow(int x, int y, int width, int height)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b084      	sub	sp, #16
 8001988:	af00      	add	r7, sp, #0
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	607a      	str	r2, [r7, #4]
 8001990:	603b      	str	r3, [r7, #0]
  lcdCmd(ST7735S_CASET);
 8001992:	202a      	movs	r0, #42	@ 0x2a
 8001994:	f7ff ff7c 	bl	8001890 <lcdCmd>
  lcdData16(LCD_OFFSET_X + x);
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	b29b      	uxth	r3, r3
 800199c:	3301      	adds	r3, #1
 800199e:	b29b      	uxth	r3, r3
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff ffda 	bl	800195a <lcdData16>
  lcdData16(LCD_OFFSET_X + x + width - 1);
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	b29a      	uxth	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	4413      	add	r3, r2
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7ff ffd1 	bl	800195a <lcdData16>

  lcdCmd(ST7735S_RASET);
 80019b8:	202b      	movs	r0, #43	@ 0x2b
 80019ba:	f7ff ff69 	bl	8001890 <lcdCmd>
  lcdData16(LCD_OFFSET_Y + y);
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	3302      	adds	r3, #2
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff ffc7 	bl	800195a <lcdData16>
  lcdData16(LCD_OFFSET_Y + y + height- 1);
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	b29a      	uxth	r2, r3
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	b29b      	uxth	r3, r3
 80019d4:	4413      	add	r3, r2
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	3301      	adds	r3, #1
 80019da:	b29b      	uxth	r3, r3
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff ffbc 	bl	800195a <lcdData16>
}
 80019e2:	bf00      	nop
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
	...

080019ec <lcdIsBusy>:
static bool lcdIsBusy(void) {
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
    return transferInProgress;
 80019f0:	4b03      	ldr	r3, [pc, #12]	@ (8001a00 <lcdIsBusy+0x14>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	b2db      	uxtb	r3, r3
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr
 8001a00:	2000ad90 	.word	0x2000ad90

08001a04 <lcdCopy>:
//=======================================================================

void lcdCopy(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
    if (lcdIsBusy()) return;
 8001a08:	f7ff fff0 	bl	80019ec <lcdIsBusy>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d11b      	bne.n	8001a4a <lcdCopy+0x46>
    lcdSetWindow(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8001a12:	2380      	movs	r3, #128	@ 0x80
 8001a14:	22a0      	movs	r2, #160	@ 0xa0
 8001a16:	2100      	movs	r1, #0
 8001a18:	2000      	movs	r0, #0
 8001a1a:	f7ff ffb3 	bl	8001984 <lcdSetWindow>
    lcdCmd(ST7735S_RAMWR);
 8001a1e:	202c      	movs	r0, #44	@ 0x2c
 8001a20:	f7ff ff36 	bl	8001890 <lcdCmd>
    HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 8001a24:	2201      	movs	r2, #1
 8001a26:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a2a:	4809      	ldr	r0, [pc, #36]	@ (8001a50 <lcdCopy+0x4c>)
 8001a2c:	f001 f9ee 	bl	8002e0c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8001a30:	2200      	movs	r2, #0
 8001a32:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a36:	4806      	ldr	r0, [pc, #24]	@ (8001a50 <lcdCopy+0x4c>)
 8001a38:	f001 f9e8 	bl	8002e0c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit_DMA(&hspi2, (uint8_t*)frameBuffer, sizeof(frameBuffer));
 8001a3c:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
 8001a40:	4904      	ldr	r1, [pc, #16]	@ (8001a54 <lcdCopy+0x50>)
 8001a42:	4805      	ldr	r0, [pc, #20]	@ (8001a58 <lcdCopy+0x54>)
 8001a44:	f002 ff34 	bl	80048b0 <HAL_SPI_Transmit_DMA>
 8001a48:	e000      	b.n	8001a4c <lcdCopy+0x48>
    if (lcdIsBusy()) return;
 8001a4a:	bf00      	nop
}
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	48000400 	.word	0x48000400
 8001a54:	20000d90 	.word	0x20000d90
 8001a58:	2000ad98 	.word	0x2000ad98

08001a5c <lcdClear>:

void lcdClear(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
    memset(frameBuffer, 0, sizeof(frameBuffer));
 8001a60:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
 8001a64:	2100      	movs	r1, #0
 8001a66:	4802      	ldr	r0, [pc, #8]	@ (8001a70 <lcdClear+0x14>)
 8001a68:	f006 faa8 	bl	8007fbc <memset>
}
 8001a6c:	bf00      	nop
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	20000d90 	.word	0x20000d90

08001a74 <lcdInit>:

void lcdInit(void) {
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
    int i;
    HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	2104      	movs	r1, #4
 8001a7e:	481a      	ldr	r0, [pc, #104]	@ (8001ae8 <lcdInit+0x74>)
 8001a80:	f001 f9c4 	bl	8002e0c <HAL_GPIO_WritePin>
    delay(100);
 8001a84:	2064      	movs	r0, #100	@ 0x64
 8001a86:	f000 f8cb 	bl	8001c20 <delay>
    HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	2104      	movs	r1, #4
 8001a8e:	4816      	ldr	r0, [pc, #88]	@ (8001ae8 <lcdInit+0x74>)
 8001a90:	f001 f9bc 	bl	8002e0c <HAL_GPIO_WritePin>
    delay(100);
 8001a94:	2064      	movs	r0, #100	@ 0x64
 8001a96:	f000 f8c3 	bl	8001c20 <delay>
    for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	607b      	str	r3, [r7, #4]
 8001a9e:	e009      	b.n	8001ab4 <lcdInit+0x40>
        lcdSend(init_table[i]);
 8001aa0:	4a12      	ldr	r2, [pc, #72]	@ (8001aec <lcdInit+0x78>)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff ff3d 	bl	8001928 <lcdSend>
    for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	607b      	str	r3, [r7, #4]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2b4b      	cmp	r3, #75	@ 0x4b
 8001ab8:	d9f2      	bls.n	8001aa0 <lcdInit+0x2c>
    }
    delay(200);
 8001aba:	20c8      	movs	r0, #200	@ 0xc8
 8001abc:	f000 f8b0 	bl	8001c20 <delay>
    lcdCmd(ST7735S_SLPOUT);
 8001ac0:	2011      	movs	r0, #17
 8001ac2:	f7ff fee5 	bl	8001890 <lcdCmd>
    delay(120);
 8001ac6:	2078      	movs	r0, #120	@ 0x78
 8001ac8:	f000 f8aa 	bl	8001c20 <delay>
    lcdCmd(ST7735S_DISPON);
 8001acc:	2029      	movs	r0, #41	@ 0x29
 8001ace:	f7ff fedf 	bl	8001890 <lcdCmd>
    HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	2102      	movs	r1, #2
 8001ad6:	4804      	ldr	r0, [pc, #16]	@ (8001ae8 <lcdInit+0x74>)
 8001ad8:	f001 f998 	bl	8002e0c <HAL_GPIO_WritePin>
    lcdClear();
 8001adc:	f7ff ffbe 	bl	8001a5c <lcdClear>
}
 8001ae0:	bf00      	nop
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	48000400 	.word	0x48000400
 8001aec:	08011d6c 	.word	0x08011d6c

08001af0 <lcdPutPixel>:

void lcdPutPixel(int x, int y, uint16_t color)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	60f8      	str	r0, [r7, #12]
 8001af8:	60b9      	str	r1, [r7, #8]
 8001afa:	4613      	mov	r3, r2
 8001afc:	80fb      	strh	r3, [r7, #6]
        frameBuffer[y * LCD_WIDTH + x] = color;
 8001afe:	68ba      	ldr	r2, [r7, #8]
 8001b00:	4613      	mov	r3, r2
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	4413      	add	r3, r2
 8001b06:	015b      	lsls	r3, r3, #5
 8001b08:	461a      	mov	r2, r3
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	4905      	ldr	r1, [pc, #20]	@ (8001b24 <lcdPutPixel+0x34>)
 8001b10:	88fa      	ldrh	r2, [r7, #6]
 8001b12:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8001b16:	bf00      	nop
 8001b18:	3714      	adds	r7, #20
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
 8001b22:	bf00      	nop
 8001b24:	20000d90 	.word	0x20000d90

08001b28 <HAL_SPI_TxCpltCallback>:


void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
    if (hspi == &hspi2) {
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	4a08      	ldr	r2, [pc, #32]	@ (8001b54 <HAL_SPI_TxCpltCallback+0x2c>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d108      	bne.n	8001b4a <HAL_SPI_TxCpltCallback+0x22>
        HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001b38:	2201      	movs	r2, #1
 8001b3a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b3e:	4806      	ldr	r0, [pc, #24]	@ (8001b58 <HAL_SPI_TxCpltCallback+0x30>)
 8001b40:	f001 f964 	bl	8002e0c <HAL_GPIO_WritePin>
        transferInProgress = false;
 8001b44:	4b05      	ldr	r3, [pc, #20]	@ (8001b5c <HAL_SPI_TxCpltCallback+0x34>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	701a      	strb	r2, [r3, #0]
    }
}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	2000ad98 	.word	0x2000ad98
 8001b58:	48000400 	.word	0x48000400
 8001b5c:	2000ad90 	.word	0x2000ad90

08001b60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	6039      	str	r1, [r7, #0]
 8001b6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	db0a      	blt.n	8001b8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	b2da      	uxtb	r2, r3
 8001b78:	490c      	ldr	r1, [pc, #48]	@ (8001bac <__NVIC_SetPriority+0x4c>)
 8001b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7e:	0112      	lsls	r2, r2, #4
 8001b80:	b2d2      	uxtb	r2, r2
 8001b82:	440b      	add	r3, r1
 8001b84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b88:	e00a      	b.n	8001ba0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	b2da      	uxtb	r2, r3
 8001b8e:	4908      	ldr	r1, [pc, #32]	@ (8001bb0 <__NVIC_SetPriority+0x50>)
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	f003 030f 	and.w	r3, r3, #15
 8001b96:	3b04      	subs	r3, #4
 8001b98:	0112      	lsls	r2, r2, #4
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	440b      	add	r3, r1
 8001b9e:	761a      	strb	r2, [r3, #24]
}
 8001ba0:	bf00      	nop
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	e000e100 	.word	0xe000e100
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	3b01      	subs	r3, #1
 8001bc0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bc4:	d301      	bcc.n	8001bca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e00f      	b.n	8001bea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bca:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf4 <SysTick_Config+0x40>)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bd2:	210f      	movs	r1, #15
 8001bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001bd8:	f7ff ffc2 	bl	8001b60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bdc:	4b05      	ldr	r3, [pc, #20]	@ (8001bf4 <SysTick_Config+0x40>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001be2:	4b04      	ldr	r3, [pc, #16]	@ (8001bf4 <SysTick_Config+0x40>)
 8001be4:	2207      	movs	r2, #7
 8001be6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001be8:	2300      	movs	r3, #0
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	e000e010 	.word	0xe000e010

08001bf8 <waitForFrame>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void waitForFrame(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
	if (USART_kbhit()) {
 8001bfe:	f7fe fcc7 	bl	8000590 <USART_kbhit>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d007      	beq.n	8001c18 <waitForFrame+0x20>
	        uint8_t receivedChar = USART_getchar();
 8001c08:	f7fe fcd4 	bl	80005b4 <USART_getchar>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	71fb      	strb	r3, [r7, #7]
	        processReceivedChar(receivedChar);
 8001c10:	79fb      	ldrb	r3, [r7, #7]
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7ff fbbe 	bl	8001394 <processReceivedChar>
	 }
}
 8001c18:	bf00      	nop
 8001c1a:	3708      	adds	r7, #8
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <delay>:
void delay(uint32_t delayMs){
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
	uint32_t startTime = tick;
 8001c28:	4b08      	ldr	r3, [pc, #32]	@ (8001c4c <delay+0x2c>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	60fb      	str	r3, [r7, #12]
	while(tick < (startTime+delayMs));
 8001c2e:	bf00      	nop
 8001c30:	68fa      	ldr	r2, [r7, #12]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	441a      	add	r2, r3
 8001c36:	4b05      	ldr	r3, [pc, #20]	@ (8001c4c <delay+0x2c>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d8f8      	bhi.n	8001c30 <delay+0x10>
}
 8001c3e:	bf00      	nop
 8001c40:	bf00      	nop
 8001c42:	3714      	adds	r7, #20
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr
 8001c4c:	2000ad94 	.word	0x2000ad94

08001c50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c54:	f000 fb33 	bl	80022be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c58:	f000 f810 	bl	8001c7c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  SysTick_Config( 80000000 / 1000 ); //ustawienie systicka na 1 ms
 8001c5c:	4806      	ldr	r0, [pc, #24]	@ (8001c78 <main+0x28>)
 8001c5e:	f7ff ffa9 	bl	8001bb4 <SysTick_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c62:	f7ff fd6b 	bl	800173c <MX_GPIO_Init>
  MX_DMA_Init();
 8001c66:	f7fe fd6d 	bl	8000744 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001c6a:	f000 fa53 	bl	8002114 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8001c6e:	f000 f85d 	bl	8001d2c <MX_SPI2_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  waitForFrame();
 8001c72:	f7ff ffc1 	bl	8001bf8 <waitForFrame>
 8001c76:	e7fc      	b.n	8001c72 <main+0x22>
 8001c78:	00013880 	.word	0x00013880

08001c7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b096      	sub	sp, #88	@ 0x58
 8001c80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c82:	f107 0314 	add.w	r3, r7, #20
 8001c86:	2244      	movs	r2, #68	@ 0x44
 8001c88:	2100      	movs	r1, #0
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f006 f996 	bl	8007fbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c90:	463b      	mov	r3, r7
 8001c92:	2200      	movs	r2, #0
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	605a      	str	r2, [r3, #4]
 8001c98:	609a      	str	r2, [r3, #8]
 8001c9a:	60da      	str	r2, [r3, #12]
 8001c9c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001c9e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001ca2:	f001 f8d9 	bl	8002e58 <HAL_PWREx_ControlVoltageScaling>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001cac:	f000 f838 	bl	8001d20 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001cb0:	2310      	movs	r3, #16
 8001cb2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001cbc:	2360      	movs	r3, #96	@ 0x60
 8001cbe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001ccc:	2328      	movs	r3, #40	@ 0x28
 8001cce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001cd0:	2307      	movs	r3, #7
 8001cd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001cd8:	2302      	movs	r3, #2
 8001cda:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cdc:	f107 0314 	add.w	r3, r7, #20
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f001 f90f 	bl	8002f04 <HAL_RCC_OscConfig>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001cec:	f000 f818 	bl	8001d20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cf0:	230f      	movs	r3, #15
 8001cf2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d00:	2300      	movs	r3, #0
 8001d02:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001d04:	463b      	mov	r3, r7
 8001d06:	2104      	movs	r1, #4
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f001 fcd7 	bl	80036bc <HAL_RCC_ClockConfig>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001d14:	f000 f804 	bl	8001d20 <Error_Handler>
  }
}
 8001d18:	bf00      	nop
 8001d1a:	3758      	adds	r7, #88	@ 0x58
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001d24:	b672      	cpsid	i
}
 8001d26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d28:	bf00      	nop
 8001d2a:	e7fd      	b.n	8001d28 <Error_Handler+0x8>

08001d2c <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001d30:	4b1c      	ldr	r3, [pc, #112]	@ (8001da4 <MX_SPI2_Init+0x78>)
 8001d32:	4a1d      	ldr	r2, [pc, #116]	@ (8001da8 <MX_SPI2_Init+0x7c>)
 8001d34:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d36:	4b1b      	ldr	r3, [pc, #108]	@ (8001da4 <MX_SPI2_Init+0x78>)
 8001d38:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001d3c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001d3e:	4b19      	ldr	r3, [pc, #100]	@ (8001da4 <MX_SPI2_Init+0x78>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d44:	4b17      	ldr	r3, [pc, #92]	@ (8001da4 <MX_SPI2_Init+0x78>)
 8001d46:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001d4a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d4c:	4b15      	ldr	r3, [pc, #84]	@ (8001da4 <MX_SPI2_Init+0x78>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d52:	4b14      	ldr	r3, [pc, #80]	@ (8001da4 <MX_SPI2_Init+0x78>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d58:	4b12      	ldr	r3, [pc, #72]	@ (8001da4 <MX_SPI2_Init+0x78>)
 8001d5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d5e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001d60:	4b10      	ldr	r3, [pc, #64]	@ (8001da4 <MX_SPI2_Init+0x78>)
 8001d62:	2210      	movs	r2, #16
 8001d64:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d66:	4b0f      	ldr	r3, [pc, #60]	@ (8001da4 <MX_SPI2_Init+0x78>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d6c:	4b0d      	ldr	r3, [pc, #52]	@ (8001da4 <MX_SPI2_Init+0x78>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d72:	4b0c      	ldr	r3, [pc, #48]	@ (8001da4 <MX_SPI2_Init+0x78>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001d78:	4b0a      	ldr	r3, [pc, #40]	@ (8001da4 <MX_SPI2_Init+0x78>)
 8001d7a:	2207      	movs	r2, #7
 8001d7c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001d7e:	4b09      	ldr	r3, [pc, #36]	@ (8001da4 <MX_SPI2_Init+0x78>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001d84:	4b07      	ldr	r3, [pc, #28]	@ (8001da4 <MX_SPI2_Init+0x78>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001d8a:	4806      	ldr	r0, [pc, #24]	@ (8001da4 <MX_SPI2_Init+0x78>)
 8001d8c:	f002 fb76 	bl	800447c <HAL_SPI_Init>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001d96:	f7ff ffc3 	bl	8001d20 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  lcdInit();
 8001d9a:	f7ff fe6b 	bl	8001a74 <lcdInit>
  /* USER CODE END SPI2_Init 2 */

}
 8001d9e:	bf00      	nop
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	2000ad98 	.word	0x2000ad98
 8001da8:	40003800 	.word	0x40003800

08001dac <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b08a      	sub	sp, #40	@ 0x28
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db4:	f107 0314 	add.w	r3, r7, #20
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]
 8001dbc:	605a      	str	r2, [r3, #4]
 8001dbe:	609a      	str	r2, [r3, #8]
 8001dc0:	60da      	str	r2, [r3, #12]
 8001dc2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a3e      	ldr	r2, [pc, #248]	@ (8001ec4 <HAL_SPI_MspInit+0x118>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d175      	bne.n	8001eba <HAL_SPI_MspInit+0x10e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001dce:	4b3e      	ldr	r3, [pc, #248]	@ (8001ec8 <HAL_SPI_MspInit+0x11c>)
 8001dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dd2:	4a3d      	ldr	r2, [pc, #244]	@ (8001ec8 <HAL_SPI_MspInit+0x11c>)
 8001dd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dd8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dda:	4b3b      	ldr	r3, [pc, #236]	@ (8001ec8 <HAL_SPI_MspInit+0x11c>)
 8001ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001de2:	613b      	str	r3, [r7, #16]
 8001de4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001de6:	4b38      	ldr	r3, [pc, #224]	@ (8001ec8 <HAL_SPI_MspInit+0x11c>)
 8001de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dea:	4a37      	ldr	r2, [pc, #220]	@ (8001ec8 <HAL_SPI_MspInit+0x11c>)
 8001dec:	f043 0304 	orr.w	r3, r3, #4
 8001df0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001df2:	4b35      	ldr	r3, [pc, #212]	@ (8001ec8 <HAL_SPI_MspInit+0x11c>)
 8001df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001df6:	f003 0304 	and.w	r3, r3, #4
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dfe:	4b32      	ldr	r3, [pc, #200]	@ (8001ec8 <HAL_SPI_MspInit+0x11c>)
 8001e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e02:	4a31      	ldr	r2, [pc, #196]	@ (8001ec8 <HAL_SPI_MspInit+0x11c>)
 8001e04:	f043 0302 	orr.w	r3, r3, #2
 8001e08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e0a:	4b2f      	ldr	r3, [pc, #188]	@ (8001ec8 <HAL_SPI_MspInit+0x11c>)
 8001e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e0e:	f003 0302 	and.w	r3, r3, #2
 8001e12:	60bb      	str	r3, [r7, #8]
 8001e14:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = DIN_Pin;
 8001e16:	2308      	movs	r3, #8
 8001e18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e22:	2303      	movs	r3, #3
 8001e24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e26:	2305      	movs	r3, #5
 8001e28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DIN_GPIO_Port, &GPIO_InitStruct);
 8001e2a:	f107 0314 	add.w	r3, r7, #20
 8001e2e:	4619      	mov	r1, r3
 8001e30:	4826      	ldr	r0, [pc, #152]	@ (8001ecc <HAL_SPI_MspInit+0x120>)
 8001e32:	f000 fe41 	bl	8002ab8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_Pin;
 8001e36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e44:	2303      	movs	r3, #3
 8001e46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e48:	2305      	movs	r3, #5
 8001e4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(CLK_GPIO_Port, &GPIO_InitStruct);
 8001e4c:	f107 0314 	add.w	r3, r7, #20
 8001e50:	4619      	mov	r1, r3
 8001e52:	481f      	ldr	r0, [pc, #124]	@ (8001ed0 <HAL_SPI_MspInit+0x124>)
 8001e54:	f000 fe30 	bl	8002ab8 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8001e58:	4b1e      	ldr	r3, [pc, #120]	@ (8001ed4 <HAL_SPI_MspInit+0x128>)
 8001e5a:	4a1f      	ldr	r2, [pc, #124]	@ (8001ed8 <HAL_SPI_MspInit+0x12c>)
 8001e5c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8001e5e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ed4 <HAL_SPI_MspInit+0x128>)
 8001e60:	2201      	movs	r2, #1
 8001e62:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e64:	4b1b      	ldr	r3, [pc, #108]	@ (8001ed4 <HAL_SPI_MspInit+0x128>)
 8001e66:	2210      	movs	r2, #16
 8001e68:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ed4 <HAL_SPI_MspInit+0x128>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e70:	4b18      	ldr	r3, [pc, #96]	@ (8001ed4 <HAL_SPI_MspInit+0x128>)
 8001e72:	2280      	movs	r2, #128	@ 0x80
 8001e74:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e76:	4b17      	ldr	r3, [pc, #92]	@ (8001ed4 <HAL_SPI_MspInit+0x128>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e7c:	4b15      	ldr	r3, [pc, #84]	@ (8001ed4 <HAL_SPI_MspInit+0x128>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001e82:	4b14      	ldr	r3, [pc, #80]	@ (8001ed4 <HAL_SPI_MspInit+0x128>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e88:	4b12      	ldr	r3, [pc, #72]	@ (8001ed4 <HAL_SPI_MspInit+0x128>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001e8e:	4811      	ldr	r0, [pc, #68]	@ (8001ed4 <HAL_SPI_MspInit+0x128>)
 8001e90:	f000 fb9c 	bl	80025cc <HAL_DMA_Init>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <HAL_SPI_MspInit+0xf2>
    {
      Error_Handler();
 8001e9a:	f7ff ff41 	bl	8001d20 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a0c      	ldr	r2, [pc, #48]	@ (8001ed4 <HAL_SPI_MspInit+0x128>)
 8001ea2:	655a      	str	r2, [r3, #84]	@ 0x54
 8001ea4:	4a0b      	ldr	r2, [pc, #44]	@ (8001ed4 <HAL_SPI_MspInit+0x128>)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8001eaa:	2200      	movs	r2, #0
 8001eac:	2102      	movs	r1, #2
 8001eae:	2024      	movs	r0, #36	@ 0x24
 8001eb0:	f000 fb55 	bl	800255e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001eb4:	2024      	movs	r0, #36	@ 0x24
 8001eb6:	f000 fb6e 	bl	8002596 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001eba:	bf00      	nop
 8001ebc:	3728      	adds	r7, #40	@ 0x28
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40003800 	.word	0x40003800
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	48000800 	.word	0x48000800
 8001ed0:	48000400 	.word	0x48000400
 8001ed4:	2000adfc 	.word	0x2000adfc
 8001ed8:	40020058 	.word	0x40020058

08001edc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ee2:	4b0f      	ldr	r3, [pc, #60]	@ (8001f20 <HAL_MspInit+0x44>)
 8001ee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ee6:	4a0e      	ldr	r2, [pc, #56]	@ (8001f20 <HAL_MspInit+0x44>)
 8001ee8:	f043 0301 	orr.w	r3, r3, #1
 8001eec:	6613      	str	r3, [r2, #96]	@ 0x60
 8001eee:	4b0c      	ldr	r3, [pc, #48]	@ (8001f20 <HAL_MspInit+0x44>)
 8001ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	607b      	str	r3, [r7, #4]
 8001ef8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001efa:	4b09      	ldr	r3, [pc, #36]	@ (8001f20 <HAL_MspInit+0x44>)
 8001efc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001efe:	4a08      	ldr	r2, [pc, #32]	@ (8001f20 <HAL_MspInit+0x44>)
 8001f00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f04:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f06:	4b06      	ldr	r3, [pc, #24]	@ (8001f20 <HAL_MspInit+0x44>)
 8001f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f0e:	603b      	str	r3, [r7, #0]
 8001f10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f12:	bf00      	nop
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	40021000 	.word	0x40021000

08001f24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f28:	bf00      	nop
 8001f2a:	e7fd      	b.n	8001f28 <NMI_Handler+0x4>

08001f2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f30:	bf00      	nop
 8001f32:	e7fd      	b.n	8001f30 <HardFault_Handler+0x4>

08001f34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f38:	bf00      	nop
 8001f3a:	e7fd      	b.n	8001f38 <MemManage_Handler+0x4>

08001f3c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f40:	bf00      	nop
 8001f42:	e7fd      	b.n	8001f40 <BusFault_Handler+0x4>

08001f44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f48:	bf00      	nop
 8001f4a:	e7fd      	b.n	8001f48 <UsageFault_Handler+0x4>

08001f4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f50:	bf00      	nop
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr

08001f5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f5a:	b480      	push	{r7}
 8001f5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f5e:	bf00      	nop
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f6c:	bf00      	nop
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
	...

08001f78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f7c:	f000 f9f4 	bl	8002368 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  tick++;
 8001f80:	4b04      	ldr	r3, [pc, #16]	@ (8001f94 <SysTick_Handler+0x1c>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	3301      	adds	r3, #1
 8001f86:	4a03      	ldr	r2, [pc, #12]	@ (8001f94 <SysTick_Handler+0x1c>)
 8001f88:	6013      	str	r3, [r2, #0]
  updateScrollingText();
 8001f8a:	f7ff fb11 	bl	80015b0 <updateScrollingText>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001f8e:	bf00      	nop
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	2000ad94 	.word	0x2000ad94

08001f98 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001f9c:	4802      	ldr	r0, [pc, #8]	@ (8001fa8 <DMA1_Channel5_IRQHandler+0x10>)
 8001f9e:	f000 fcac 	bl	80028fa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	2000adfc 	.word	0x2000adfc

08001fac <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001fb0:	4802      	ldr	r0, [pc, #8]	@ (8001fbc <SPI2_IRQHandler+0x10>)
 8001fb2:	f002 fd6b 	bl	8004a8c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	2000ad98 	.word	0x2000ad98

08001fc0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001fc4:	4802      	ldr	r0, [pc, #8]	@ (8001fd0 <USART2_IRQHandler+0x10>)
 8001fc6:	f003 f95b 	bl	8005280 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  /* USER CODE END USART2_IRQn 1 */
}
 8001fca:	bf00      	nop
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	2000ae48 	.word	0x2000ae48

08001fd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b086      	sub	sp, #24
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fdc:	4a14      	ldr	r2, [pc, #80]	@ (8002030 <_sbrk+0x5c>)
 8001fde:	4b15      	ldr	r3, [pc, #84]	@ (8002034 <_sbrk+0x60>)
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fe8:	4b13      	ldr	r3, [pc, #76]	@ (8002038 <_sbrk+0x64>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d102      	bne.n	8001ff6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ff0:	4b11      	ldr	r3, [pc, #68]	@ (8002038 <_sbrk+0x64>)
 8001ff2:	4a12      	ldr	r2, [pc, #72]	@ (800203c <_sbrk+0x68>)
 8001ff4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ff6:	4b10      	ldr	r3, [pc, #64]	@ (8002038 <_sbrk+0x64>)
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4413      	add	r3, r2
 8001ffe:	693a      	ldr	r2, [r7, #16]
 8002000:	429a      	cmp	r2, r3
 8002002:	d207      	bcs.n	8002014 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002004:	f005 fff6 	bl	8007ff4 <__errno>
 8002008:	4603      	mov	r3, r0
 800200a:	220c      	movs	r2, #12
 800200c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800200e:	f04f 33ff 	mov.w	r3, #4294967295
 8002012:	e009      	b.n	8002028 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002014:	4b08      	ldr	r3, [pc, #32]	@ (8002038 <_sbrk+0x64>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800201a:	4b07      	ldr	r3, [pc, #28]	@ (8002038 <_sbrk+0x64>)
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4413      	add	r3, r2
 8002022:	4a05      	ldr	r2, [pc, #20]	@ (8002038 <_sbrk+0x64>)
 8002024:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002026:	68fb      	ldr	r3, [r7, #12]
}
 8002028:	4618      	mov	r0, r3
 800202a:	3718      	adds	r7, #24
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	20018000 	.word	0x20018000
 8002034:	00001000 	.word	0x00001000
 8002038:	2000ae44 	.word	0x2000ae44
 800203c:	2000b020 	.word	0x2000b020

08002040 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002044:	4b06      	ldr	r3, [pc, #24]	@ (8002060 <SystemInit+0x20>)
 8002046:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800204a:	4a05      	ldr	r2, [pc, #20]	@ (8002060 <SystemInit+0x20>)
 800204c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002050:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002054:	bf00      	nop
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	e000ed00 	.word	0xe000ed00

08002064 <HAL_UART_TxCpltCallback>:
extern ring_buffer txRingBuffer;
extern uint8_t USART_RxBuf[];
extern uint8_t USART_TxBuf[];


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
   if(huart==&huart2){
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4a12      	ldr	r2, [pc, #72]	@ (80020b8 <HAL_UART_TxCpltCallback+0x54>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d11d      	bne.n	80020b0 <HAL_UART_TxCpltCallback+0x4c>
	   if(txRingBuffer.writeIndex!=txRingBuffer.readIndex){
 8002074:	4b11      	ldr	r3, [pc, #68]	@ (80020bc <HAL_UART_TxCpltCallback+0x58>)
 8002076:	689a      	ldr	r2, [r3, #8]
 8002078:	4b10      	ldr	r3, [pc, #64]	@ (80020bc <HAL_UART_TxCpltCallback+0x58>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	429a      	cmp	r2, r3
 800207e:	d017      	beq.n	80020b0 <HAL_UART_TxCpltCallback+0x4c>
		   uint8_t tmp = USART_TxBuf[txRingBuffer.readIndex];
 8002080:	4b0e      	ldr	r3, [pc, #56]	@ (80020bc <HAL_UART_TxCpltCallback+0x58>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	4a0e      	ldr	r2, [pc, #56]	@ (80020c0 <HAL_UART_TxCpltCallback+0x5c>)
 8002086:	5cd3      	ldrb	r3, [r2, r3]
 8002088:	73fb      	strb	r3, [r7, #15]
		   txRingBuffer.readIndex = (txRingBuffer.readIndex + 1) % txRingBuffer.mask;
 800208a:	4b0c      	ldr	r3, [pc, #48]	@ (80020bc <HAL_UART_TxCpltCallback+0x58>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	3301      	adds	r3, #1
 8002090:	4a0a      	ldr	r2, [pc, #40]	@ (80020bc <HAL_UART_TxCpltCallback+0x58>)
 8002092:	68d2      	ldr	r2, [r2, #12]
 8002094:	fbb3 f1f2 	udiv	r1, r3, r2
 8002098:	fb01 f202 	mul.w	r2, r1, r2
 800209c:	1a9b      	subs	r3, r3, r2
 800209e:	4a07      	ldr	r2, [pc, #28]	@ (80020bc <HAL_UART_TxCpltCallback+0x58>)
 80020a0:	6053      	str	r3, [r2, #4]
		   HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 80020a2:	f107 030f 	add.w	r3, r7, #15
 80020a6:	2201      	movs	r2, #1
 80020a8:	4619      	mov	r1, r3
 80020aa:	4803      	ldr	r0, [pc, #12]	@ (80020b8 <HAL_UART_TxCpltCallback+0x54>)
 80020ac:	f003 f83e 	bl	800512c <HAL_UART_Transmit_IT>
	   }
   }
}
 80020b0:	bf00      	nop
 80020b2:	3710      	adds	r7, #16
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	2000ae48 	.word	0x2000ae48
 80020bc:	20000290 	.word	0x20000290
 80020c0:	200002a0 	.word	0x200002a0

080020c4 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
	 if(huart==&huart2){
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4a0e      	ldr	r2, [pc, #56]	@ (8002108 <HAL_UART_RxCpltCallback+0x44>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d114      	bne.n	80020fe <HAL_UART_RxCpltCallback+0x3a>
		 rxRingBuffer.writeIndex = (rxRingBuffer.writeIndex + 1) % rxRingBuffer.mask;
 80020d4:	4b0d      	ldr	r3, [pc, #52]	@ (800210c <HAL_UART_RxCpltCallback+0x48>)
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	3301      	adds	r3, #1
 80020da:	4a0c      	ldr	r2, [pc, #48]	@ (800210c <HAL_UART_RxCpltCallback+0x48>)
 80020dc:	68d2      	ldr	r2, [r2, #12]
 80020de:	fbb3 f1f2 	udiv	r1, r3, r2
 80020e2:	fb01 f202 	mul.w	r2, r1, r2
 80020e6:	1a9b      	subs	r3, r3, r2
 80020e8:	4a08      	ldr	r2, [pc, #32]	@ (800210c <HAL_UART_RxCpltCallback+0x48>)
 80020ea:	6093      	str	r3, [r2, #8]
		 HAL_UART_Receive_IT(&huart2,&USART_RxBuf[rxRingBuffer.writeIndex],1);
 80020ec:	4b07      	ldr	r3, [pc, #28]	@ (800210c <HAL_UART_RxCpltCallback+0x48>)
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	4a07      	ldr	r2, [pc, #28]	@ (8002110 <HAL_UART_RxCpltCallback+0x4c>)
 80020f2:	4413      	add	r3, r2
 80020f4:	2201      	movs	r2, #1
 80020f6:	4619      	mov	r1, r3
 80020f8:	4803      	ldr	r0, [pc, #12]	@ (8002108 <HAL_UART_RxCpltCallback+0x44>)
 80020fa:	f003 f875 	bl	80051e8 <HAL_UART_Receive_IT>

	 }
}
 80020fe:	bf00      	nop
 8002100:	3708      	adds	r7, #8
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	2000ae48 	.word	0x2000ae48
 800210c:	20000280 	.word	0x20000280
 8002110:	20000a04 	.word	0x20000a04

08002114 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002118:	4b1c      	ldr	r3, [pc, #112]	@ (800218c <MX_USART2_UART_Init+0x78>)
 800211a:	4a1d      	ldr	r2, [pc, #116]	@ (8002190 <MX_USART2_UART_Init+0x7c>)
 800211c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800211e:	4b1b      	ldr	r3, [pc, #108]	@ (800218c <MX_USART2_UART_Init+0x78>)
 8002120:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002124:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002126:	4b19      	ldr	r3, [pc, #100]	@ (800218c <MX_USART2_UART_Init+0x78>)
 8002128:	2200      	movs	r2, #0
 800212a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800212c:	4b17      	ldr	r3, [pc, #92]	@ (800218c <MX_USART2_UART_Init+0x78>)
 800212e:	2200      	movs	r2, #0
 8002130:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002132:	4b16      	ldr	r3, [pc, #88]	@ (800218c <MX_USART2_UART_Init+0x78>)
 8002134:	2200      	movs	r2, #0
 8002136:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002138:	4b14      	ldr	r3, [pc, #80]	@ (800218c <MX_USART2_UART_Init+0x78>)
 800213a:	220c      	movs	r2, #12
 800213c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800213e:	4b13      	ldr	r3, [pc, #76]	@ (800218c <MX_USART2_UART_Init+0x78>)
 8002140:	2200      	movs	r2, #0
 8002142:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002144:	4b11      	ldr	r3, [pc, #68]	@ (800218c <MX_USART2_UART_Init+0x78>)
 8002146:	2200      	movs	r2, #0
 8002148:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800214a:	4b10      	ldr	r3, [pc, #64]	@ (800218c <MX_USART2_UART_Init+0x78>)
 800214c:	2200      	movs	r2, #0
 800214e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002150:	4b0e      	ldr	r3, [pc, #56]	@ (800218c <MX_USART2_UART_Init+0x78>)
 8002152:	2200      	movs	r2, #0
 8002154:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002156:	480d      	ldr	r0, [pc, #52]	@ (800218c <MX_USART2_UART_Init+0x78>)
 8002158:	f002 ff9a 	bl	8005090 <HAL_UART_Init>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002162:	f7ff fddd 	bl	8001d20 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  ringBufferSetup(&rxRingBuffer, USART_RxBuf, RX_BUFFER_SIZE); // inicjalizacja buforu odbiorczego
 8002166:	f44f 7287 	mov.w	r2, #270	@ 0x10e
 800216a:	490a      	ldr	r1, [pc, #40]	@ (8002194 <MX_USART2_UART_Init+0x80>)
 800216c:	480a      	ldr	r0, [pc, #40]	@ (8002198 <MX_USART2_UART_Init+0x84>)
 800216e:	f7fe f9f7 	bl	8000560 <ringBufferSetup>
  ringBufferSetup(&txRingBuffer, USART_TxBuf, TX_BUFFER_SIZE); // inicjalizacja buforu nadawczego
 8002172:	f240 7262 	movw	r2, #1890	@ 0x762
 8002176:	4909      	ldr	r1, [pc, #36]	@ (800219c <MX_USART2_UART_Init+0x88>)
 8002178:	4809      	ldr	r0, [pc, #36]	@ (80021a0 <MX_USART2_UART_Init+0x8c>)
 800217a:	f7fe f9f1 	bl	8000560 <ringBufferSetup>
  HAL_UART_Receive_IT(&huart2,&USART_RxBuf[0],1); // włączenie przerwań
 800217e:	2201      	movs	r2, #1
 8002180:	4904      	ldr	r1, [pc, #16]	@ (8002194 <MX_USART2_UART_Init+0x80>)
 8002182:	4802      	ldr	r0, [pc, #8]	@ (800218c <MX_USART2_UART_Init+0x78>)
 8002184:	f003 f830 	bl	80051e8 <HAL_UART_Receive_IT>
  /* USER CODE END USART2_Init 2 */

}
 8002188:	bf00      	nop
 800218a:	bd80      	pop	{r7, pc}
 800218c:	2000ae48 	.word	0x2000ae48
 8002190:	40004400 	.word	0x40004400
 8002194:	20000a04 	.word	0x20000a04
 8002198:	20000280 	.word	0x20000280
 800219c:	200002a0 	.word	0x200002a0
 80021a0:	20000290 	.word	0x20000290

080021a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b0ac      	sub	sp, #176	@ 0xb0
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ac:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	605a      	str	r2, [r3, #4]
 80021b6:	609a      	str	r2, [r3, #8]
 80021b8:	60da      	str	r2, [r3, #12]
 80021ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021bc:	f107 0314 	add.w	r3, r7, #20
 80021c0:	2288      	movs	r2, #136	@ 0x88
 80021c2:	2100      	movs	r1, #0
 80021c4:	4618      	mov	r0, r3
 80021c6:	f005 fef9 	bl	8007fbc <memset>
  if(uartHandle->Instance==USART2)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a25      	ldr	r2, [pc, #148]	@ (8002264 <HAL_UART_MspInit+0xc0>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d143      	bne.n	800225c <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80021d4:	2302      	movs	r3, #2
 80021d6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80021d8:	2300      	movs	r3, #0
 80021da:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021dc:	f107 0314 	add.w	r3, r7, #20
 80021e0:	4618      	mov	r0, r3
 80021e2:	f001 fc8f 	bl	8003b04 <HAL_RCCEx_PeriphCLKConfig>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80021ec:	f7ff fd98 	bl	8001d20 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002268 <HAL_UART_MspInit+0xc4>)
 80021f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f4:	4a1c      	ldr	r2, [pc, #112]	@ (8002268 <HAL_UART_MspInit+0xc4>)
 80021f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80021fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002268 <HAL_UART_MspInit+0xc4>)
 80021fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002200:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002204:	613b      	str	r3, [r7, #16]
 8002206:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002208:	4b17      	ldr	r3, [pc, #92]	@ (8002268 <HAL_UART_MspInit+0xc4>)
 800220a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800220c:	4a16      	ldr	r2, [pc, #88]	@ (8002268 <HAL_UART_MspInit+0xc4>)
 800220e:	f043 0301 	orr.w	r3, r3, #1
 8002212:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002214:	4b14      	ldr	r3, [pc, #80]	@ (8002268 <HAL_UART_MspInit+0xc4>)
 8002216:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002218:	f003 0301 	and.w	r3, r3, #1
 800221c:	60fb      	str	r3, [r7, #12]
 800221e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002220:	230c      	movs	r3, #12
 8002222:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002226:	2302      	movs	r3, #2
 8002228:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222c:	2300      	movs	r3, #0
 800222e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002232:	2303      	movs	r3, #3
 8002234:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002238:	2307      	movs	r3, #7
 800223a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800223e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002242:	4619      	mov	r1, r3
 8002244:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002248:	f000 fc36 	bl	8002ab8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 800224c:	2200      	movs	r2, #0
 800224e:	2101      	movs	r1, #1
 8002250:	2026      	movs	r0, #38	@ 0x26
 8002252:	f000 f984 	bl	800255e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002256:	2026      	movs	r0, #38	@ 0x26
 8002258:	f000 f99d 	bl	8002596 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800225c:	bf00      	nop
 800225e:	37b0      	adds	r7, #176	@ 0xb0
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40004400 	.word	0x40004400
 8002268:	40021000 	.word	0x40021000

0800226c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800226c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022a4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002270:	f7ff fee6 	bl	8002040 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002274:	480c      	ldr	r0, [pc, #48]	@ (80022a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002276:	490d      	ldr	r1, [pc, #52]	@ (80022ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8002278:	4a0d      	ldr	r2, [pc, #52]	@ (80022b0 <LoopForever+0xe>)
  movs r3, #0
 800227a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800227c:	e002      	b.n	8002284 <LoopCopyDataInit>

0800227e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800227e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002280:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002282:	3304      	adds	r3, #4

08002284 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002284:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002286:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002288:	d3f9      	bcc.n	800227e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800228a:	4a0a      	ldr	r2, [pc, #40]	@ (80022b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800228c:	4c0a      	ldr	r4, [pc, #40]	@ (80022b8 <LoopForever+0x16>)
  movs r3, #0
 800228e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002290:	e001      	b.n	8002296 <LoopFillZerobss>

08002292 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002292:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002294:	3204      	adds	r2, #4

08002296 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002296:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002298:	d3fb      	bcc.n	8002292 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800229a:	f005 feb1 	bl	8008000 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800229e:	f7ff fcd7 	bl	8001c50 <main>

080022a2 <LoopForever>:

LoopForever:
    b LoopForever
 80022a2:	e7fe      	b.n	80022a2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80022a4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80022a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022ac:	20000264 	.word	0x20000264
  ldr r2, =_sidata
 80022b0:	08011e90 	.word	0x08011e90
  ldr r2, =_sbss
 80022b4:	20000264 	.word	0x20000264
  ldr r4, =_ebss
 80022b8:	2000b01c 	.word	0x2000b01c

080022bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022bc:	e7fe      	b.n	80022bc <ADC1_2_IRQHandler>

080022be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022be:	b580      	push	{r7, lr}
 80022c0:	b082      	sub	sp, #8
 80022c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022c4:	2300      	movs	r3, #0
 80022c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022c8:	2003      	movs	r0, #3
 80022ca:	f000 f93d 	bl	8002548 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022ce:	200f      	movs	r0, #15
 80022d0:	f000 f80e 	bl	80022f0 <HAL_InitTick>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d002      	beq.n	80022e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	71fb      	strb	r3, [r7, #7]
 80022de:	e001      	b.n	80022e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022e0:	f7ff fdfc 	bl	8001edc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80022e4:	79fb      	ldrb	r3, [r7, #7]
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
	...

080022f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80022f8:	2300      	movs	r3, #0
 80022fa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80022fc:	4b17      	ldr	r3, [pc, #92]	@ (800235c <HAL_InitTick+0x6c>)
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d023      	beq.n	800234c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002304:	4b16      	ldr	r3, [pc, #88]	@ (8002360 <HAL_InitTick+0x70>)
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	4b14      	ldr	r3, [pc, #80]	@ (800235c <HAL_InitTick+0x6c>)
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	4619      	mov	r1, r3
 800230e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002312:	fbb3 f3f1 	udiv	r3, r3, r1
 8002316:	fbb2 f3f3 	udiv	r3, r2, r3
 800231a:	4618      	mov	r0, r3
 800231c:	f000 f949 	bl	80025b2 <HAL_SYSTICK_Config>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d10f      	bne.n	8002346 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2b0f      	cmp	r3, #15
 800232a:	d809      	bhi.n	8002340 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800232c:	2200      	movs	r2, #0
 800232e:	6879      	ldr	r1, [r7, #4]
 8002330:	f04f 30ff 	mov.w	r0, #4294967295
 8002334:	f000 f913 	bl	800255e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002338:	4a0a      	ldr	r2, [pc, #40]	@ (8002364 <HAL_InitTick+0x74>)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6013      	str	r3, [r2, #0]
 800233e:	e007      	b.n	8002350 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	73fb      	strb	r3, [r7, #15]
 8002344:	e004      	b.n	8002350 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	73fb      	strb	r3, [r7, #15]
 800234a:	e001      	b.n	8002350 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002350:	7bfb      	ldrb	r3, [r7, #15]
}
 8002352:	4618      	mov	r0, r3
 8002354:	3710      	adds	r7, #16
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	20000208 	.word	0x20000208
 8002360:	20000200 	.word	0x20000200
 8002364:	20000204 	.word	0x20000204

08002368 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800236c:	4b06      	ldr	r3, [pc, #24]	@ (8002388 <HAL_IncTick+0x20>)
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	461a      	mov	r2, r3
 8002372:	4b06      	ldr	r3, [pc, #24]	@ (800238c <HAL_IncTick+0x24>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4413      	add	r3, r2
 8002378:	4a04      	ldr	r2, [pc, #16]	@ (800238c <HAL_IncTick+0x24>)
 800237a:	6013      	str	r3, [r2, #0]
}
 800237c:	bf00      	nop
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	20000208 	.word	0x20000208
 800238c:	2000aed0 	.word	0x2000aed0

08002390 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  return uwTick;
 8002394:	4b03      	ldr	r3, [pc, #12]	@ (80023a4 <HAL_GetTick+0x14>)
 8002396:	681b      	ldr	r3, [r3, #0]
}
 8002398:	4618      	mov	r0, r3
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	2000aed0 	.word	0x2000aed0

080023a8 <__NVIC_SetPriorityGrouping>:
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f003 0307 	and.w	r3, r3, #7
 80023b6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023b8:	4b0c      	ldr	r3, [pc, #48]	@ (80023ec <__NVIC_SetPriorityGrouping+0x44>)
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023be:	68ba      	ldr	r2, [r7, #8]
 80023c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023c4:	4013      	ands	r3, r2
 80023c6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023da:	4a04      	ldr	r2, [pc, #16]	@ (80023ec <__NVIC_SetPriorityGrouping+0x44>)
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	60d3      	str	r3, [r2, #12]
}
 80023e0:	bf00      	nop
 80023e2:	3714      	adds	r7, #20
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr
 80023ec:	e000ed00 	.word	0xe000ed00

080023f0 <__NVIC_GetPriorityGrouping>:
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023f4:	4b04      	ldr	r3, [pc, #16]	@ (8002408 <__NVIC_GetPriorityGrouping+0x18>)
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	0a1b      	lsrs	r3, r3, #8
 80023fa:	f003 0307 	and.w	r3, r3, #7
}
 80023fe:	4618      	mov	r0, r3
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr
 8002408:	e000ed00 	.word	0xe000ed00

0800240c <__NVIC_EnableIRQ>:
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	4603      	mov	r3, r0
 8002414:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241a:	2b00      	cmp	r3, #0
 800241c:	db0b      	blt.n	8002436 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800241e:	79fb      	ldrb	r3, [r7, #7]
 8002420:	f003 021f 	and.w	r2, r3, #31
 8002424:	4907      	ldr	r1, [pc, #28]	@ (8002444 <__NVIC_EnableIRQ+0x38>)
 8002426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800242a:	095b      	lsrs	r3, r3, #5
 800242c:	2001      	movs	r0, #1
 800242e:	fa00 f202 	lsl.w	r2, r0, r2
 8002432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002436:	bf00      	nop
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	e000e100 	.word	0xe000e100

08002448 <__NVIC_SetPriority>:
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	4603      	mov	r3, r0
 8002450:	6039      	str	r1, [r7, #0]
 8002452:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002458:	2b00      	cmp	r3, #0
 800245a:	db0a      	blt.n	8002472 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	b2da      	uxtb	r2, r3
 8002460:	490c      	ldr	r1, [pc, #48]	@ (8002494 <__NVIC_SetPriority+0x4c>)
 8002462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002466:	0112      	lsls	r2, r2, #4
 8002468:	b2d2      	uxtb	r2, r2
 800246a:	440b      	add	r3, r1
 800246c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002470:	e00a      	b.n	8002488 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	b2da      	uxtb	r2, r3
 8002476:	4908      	ldr	r1, [pc, #32]	@ (8002498 <__NVIC_SetPriority+0x50>)
 8002478:	79fb      	ldrb	r3, [r7, #7]
 800247a:	f003 030f 	and.w	r3, r3, #15
 800247e:	3b04      	subs	r3, #4
 8002480:	0112      	lsls	r2, r2, #4
 8002482:	b2d2      	uxtb	r2, r2
 8002484:	440b      	add	r3, r1
 8002486:	761a      	strb	r2, [r3, #24]
}
 8002488:	bf00      	nop
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr
 8002494:	e000e100 	.word	0xe000e100
 8002498:	e000ed00 	.word	0xe000ed00

0800249c <NVIC_EncodePriority>:
{
 800249c:	b480      	push	{r7}
 800249e:	b089      	sub	sp, #36	@ 0x24
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	60f8      	str	r0, [r7, #12]
 80024a4:	60b9      	str	r1, [r7, #8]
 80024a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	f003 0307 	and.w	r3, r3, #7
 80024ae:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	f1c3 0307 	rsb	r3, r3, #7
 80024b6:	2b04      	cmp	r3, #4
 80024b8:	bf28      	it	cs
 80024ba:	2304      	movcs	r3, #4
 80024bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	3304      	adds	r3, #4
 80024c2:	2b06      	cmp	r3, #6
 80024c4:	d902      	bls.n	80024cc <NVIC_EncodePriority+0x30>
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	3b03      	subs	r3, #3
 80024ca:	e000      	b.n	80024ce <NVIC_EncodePriority+0x32>
 80024cc:	2300      	movs	r3, #0
 80024ce:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024d0:	f04f 32ff 	mov.w	r2, #4294967295
 80024d4:	69bb      	ldr	r3, [r7, #24]
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	43da      	mvns	r2, r3
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	401a      	ands	r2, r3
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024e4:	f04f 31ff 	mov.w	r1, #4294967295
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	fa01 f303 	lsl.w	r3, r1, r3
 80024ee:	43d9      	mvns	r1, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024f4:	4313      	orrs	r3, r2
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3724      	adds	r7, #36	@ 0x24
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
	...

08002504 <SysTick_Config>:
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	3b01      	subs	r3, #1
 8002510:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002514:	d301      	bcc.n	800251a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002516:	2301      	movs	r3, #1
 8002518:	e00f      	b.n	800253a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800251a:	4a0a      	ldr	r2, [pc, #40]	@ (8002544 <SysTick_Config+0x40>)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	3b01      	subs	r3, #1
 8002520:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002522:	210f      	movs	r1, #15
 8002524:	f04f 30ff 	mov.w	r0, #4294967295
 8002528:	f7ff ff8e 	bl	8002448 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800252c:	4b05      	ldr	r3, [pc, #20]	@ (8002544 <SysTick_Config+0x40>)
 800252e:	2200      	movs	r2, #0
 8002530:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002532:	4b04      	ldr	r3, [pc, #16]	@ (8002544 <SysTick_Config+0x40>)
 8002534:	2207      	movs	r2, #7
 8002536:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	e000e010 	.word	0xe000e010

08002548 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b082      	sub	sp, #8
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f7ff ff29 	bl	80023a8 <__NVIC_SetPriorityGrouping>
}
 8002556:	bf00      	nop
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b086      	sub	sp, #24
 8002562:	af00      	add	r7, sp, #0
 8002564:	4603      	mov	r3, r0
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	607a      	str	r2, [r7, #4]
 800256a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800256c:	2300      	movs	r3, #0
 800256e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002570:	f7ff ff3e 	bl	80023f0 <__NVIC_GetPriorityGrouping>
 8002574:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	68b9      	ldr	r1, [r7, #8]
 800257a:	6978      	ldr	r0, [r7, #20]
 800257c:	f7ff ff8e 	bl	800249c <NVIC_EncodePriority>
 8002580:	4602      	mov	r2, r0
 8002582:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002586:	4611      	mov	r1, r2
 8002588:	4618      	mov	r0, r3
 800258a:	f7ff ff5d 	bl	8002448 <__NVIC_SetPriority>
}
 800258e:	bf00      	nop
 8002590:	3718      	adds	r7, #24
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	b082      	sub	sp, #8
 800259a:	af00      	add	r7, sp, #0
 800259c:	4603      	mov	r3, r0
 800259e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7ff ff31 	bl	800240c <__NVIC_EnableIRQ>
}
 80025aa:	bf00      	nop
 80025ac:	3708      	adds	r7, #8
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}

080025b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025b2:	b580      	push	{r7, lr}
 80025b4:	b082      	sub	sp, #8
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f7ff ffa2 	bl	8002504 <SysTick_Config>
 80025c0:	4603      	mov	r3, r0
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
	...

080025cc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d101      	bne.n	80025de <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e098      	b.n	8002710 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	461a      	mov	r2, r3
 80025e4:	4b4d      	ldr	r3, [pc, #308]	@ (800271c <HAL_DMA_Init+0x150>)
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d80f      	bhi.n	800260a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	461a      	mov	r2, r3
 80025f0:	4b4b      	ldr	r3, [pc, #300]	@ (8002720 <HAL_DMA_Init+0x154>)
 80025f2:	4413      	add	r3, r2
 80025f4:	4a4b      	ldr	r2, [pc, #300]	@ (8002724 <HAL_DMA_Init+0x158>)
 80025f6:	fba2 2303 	umull	r2, r3, r2, r3
 80025fa:	091b      	lsrs	r3, r3, #4
 80025fc:	009a      	lsls	r2, r3, #2
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a48      	ldr	r2, [pc, #288]	@ (8002728 <HAL_DMA_Init+0x15c>)
 8002606:	641a      	str	r2, [r3, #64]	@ 0x40
 8002608:	e00e      	b.n	8002628 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	461a      	mov	r2, r3
 8002610:	4b46      	ldr	r3, [pc, #280]	@ (800272c <HAL_DMA_Init+0x160>)
 8002612:	4413      	add	r3, r2
 8002614:	4a43      	ldr	r2, [pc, #268]	@ (8002724 <HAL_DMA_Init+0x158>)
 8002616:	fba2 2303 	umull	r2, r3, r2, r3
 800261a:	091b      	lsrs	r3, r3, #4
 800261c:	009a      	lsls	r2, r3, #2
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a42      	ldr	r2, [pc, #264]	@ (8002730 <HAL_DMA_Init+0x164>)
 8002626:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2202      	movs	r2, #2
 800262c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800263e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002642:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800264c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002658:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	699b      	ldr	r3, [r3, #24]
 800265e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002664:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6a1b      	ldr	r3, [r3, #32]
 800266a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800266c:	68fa      	ldr	r2, [r7, #12]
 800266e:	4313      	orrs	r3, r2
 8002670:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	68fa      	ldr	r2, [r7, #12]
 8002678:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002682:	d039      	beq.n	80026f8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002688:	4a27      	ldr	r2, [pc, #156]	@ (8002728 <HAL_DMA_Init+0x15c>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d11a      	bne.n	80026c4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800268e:	4b29      	ldr	r3, [pc, #164]	@ (8002734 <HAL_DMA_Init+0x168>)
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002696:	f003 031c 	and.w	r3, r3, #28
 800269a:	210f      	movs	r1, #15
 800269c:	fa01 f303 	lsl.w	r3, r1, r3
 80026a0:	43db      	mvns	r3, r3
 80026a2:	4924      	ldr	r1, [pc, #144]	@ (8002734 <HAL_DMA_Init+0x168>)
 80026a4:	4013      	ands	r3, r2
 80026a6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80026a8:	4b22      	ldr	r3, [pc, #136]	@ (8002734 <HAL_DMA_Init+0x168>)
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6859      	ldr	r1, [r3, #4]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026b4:	f003 031c 	and.w	r3, r3, #28
 80026b8:	fa01 f303 	lsl.w	r3, r1, r3
 80026bc:	491d      	ldr	r1, [pc, #116]	@ (8002734 <HAL_DMA_Init+0x168>)
 80026be:	4313      	orrs	r3, r2
 80026c0:	600b      	str	r3, [r1, #0]
 80026c2:	e019      	b.n	80026f8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80026c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002738 <HAL_DMA_Init+0x16c>)
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026cc:	f003 031c 	and.w	r3, r3, #28
 80026d0:	210f      	movs	r1, #15
 80026d2:	fa01 f303 	lsl.w	r3, r1, r3
 80026d6:	43db      	mvns	r3, r3
 80026d8:	4917      	ldr	r1, [pc, #92]	@ (8002738 <HAL_DMA_Init+0x16c>)
 80026da:	4013      	ands	r3, r2
 80026dc:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80026de:	4b16      	ldr	r3, [pc, #88]	@ (8002738 <HAL_DMA_Init+0x16c>)
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6859      	ldr	r1, [r3, #4]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ea:	f003 031c 	and.w	r3, r3, #28
 80026ee:	fa01 f303 	lsl.w	r3, r1, r3
 80026f2:	4911      	ldr	r1, [pc, #68]	@ (8002738 <HAL_DMA_Init+0x16c>)
 80026f4:	4313      	orrs	r3, r2
 80026f6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2201      	movs	r2, #1
 8002702:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800270e:	2300      	movs	r3, #0
}
 8002710:	4618      	mov	r0, r3
 8002712:	3714      	adds	r7, #20
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	40020407 	.word	0x40020407
 8002720:	bffdfff8 	.word	0xbffdfff8
 8002724:	cccccccd 	.word	0xcccccccd
 8002728:	40020000 	.word	0x40020000
 800272c:	bffdfbf8 	.word	0xbffdfbf8
 8002730:	40020400 	.word	0x40020400
 8002734:	400200a8 	.word	0x400200a8
 8002738:	400204a8 	.word	0x400204a8

0800273c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	607a      	str	r2, [r7, #4]
 8002748:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800274a:	2300      	movs	r3, #0
 800274c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002754:	2b01      	cmp	r3, #1
 8002756:	d101      	bne.n	800275c <HAL_DMA_Start_IT+0x20>
 8002758:	2302      	movs	r3, #2
 800275a:	e04b      	b.n	80027f4 <HAL_DMA_Start_IT+0xb8>
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2201      	movs	r2, #1
 8002760:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800276a:	b2db      	uxtb	r3, r3
 800276c:	2b01      	cmp	r3, #1
 800276e:	d13a      	bne.n	80027e6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2202      	movs	r2, #2
 8002774:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2200      	movs	r2, #0
 800277c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f022 0201 	bic.w	r2, r2, #1
 800278c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	68b9      	ldr	r1, [r7, #8]
 8002794:	68f8      	ldr	r0, [r7, #12]
 8002796:	f000 f95f 	bl	8002a58 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d008      	beq.n	80027b4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f042 020e 	orr.w	r2, r2, #14
 80027b0:	601a      	str	r2, [r3, #0]
 80027b2:	e00f      	b.n	80027d4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f022 0204 	bic.w	r2, r2, #4
 80027c2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f042 020a 	orr.w	r2, r2, #10
 80027d2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f042 0201 	orr.w	r2, r2, #1
 80027e2:	601a      	str	r2, [r3, #0]
 80027e4:	e005      	b.n	80027f2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2200      	movs	r2, #0
 80027ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80027ee:	2302      	movs	r3, #2
 80027f0:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80027f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3718      	adds	r7, #24
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002804:	2300      	movs	r3, #0
 8002806:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800280e:	b2db      	uxtb	r3, r3
 8002810:	2b02      	cmp	r3, #2
 8002812:	d008      	beq.n	8002826 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2204      	movs	r2, #4
 8002818:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e022      	b.n	800286c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f022 020e 	bic.w	r2, r2, #14
 8002834:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f022 0201 	bic.w	r2, r2, #1
 8002844:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284a:	f003 021c 	and.w	r2, r3, #28
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002852:	2101      	movs	r1, #1
 8002854:	fa01 f202 	lsl.w	r2, r1, r2
 8002858:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2201      	movs	r2, #1
 800285e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800286a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800286c:	4618      	mov	r0, r3
 800286e:	3714      	adds	r7, #20
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr

08002878 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002880:	2300      	movs	r3, #0
 8002882:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800288a:	b2db      	uxtb	r3, r3
 800288c:	2b02      	cmp	r3, #2
 800288e:	d005      	beq.n	800289c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2204      	movs	r2, #4
 8002894:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	73fb      	strb	r3, [r7, #15]
 800289a:	e029      	b.n	80028f0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f022 020e 	bic.w	r2, r2, #14
 80028aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 0201 	bic.w	r2, r2, #1
 80028ba:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028c0:	f003 021c 	and.w	r2, r3, #28
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c8:	2101      	movs	r1, #1
 80028ca:	fa01 f202 	lsl.w	r2, r1, r2
 80028ce:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d003      	beq.n	80028f0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	4798      	blx	r3
    }
  }
  return status;
 80028f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028fa:	b580      	push	{r7, lr}
 80028fc:	b084      	sub	sp, #16
 80028fe:	af00      	add	r7, sp, #0
 8002900:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002916:	f003 031c 	and.w	r3, r3, #28
 800291a:	2204      	movs	r2, #4
 800291c:	409a      	lsls	r2, r3
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	4013      	ands	r3, r2
 8002922:	2b00      	cmp	r3, #0
 8002924:	d026      	beq.n	8002974 <HAL_DMA_IRQHandler+0x7a>
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	f003 0304 	and.w	r3, r3, #4
 800292c:	2b00      	cmp	r3, #0
 800292e:	d021      	beq.n	8002974 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0320 	and.w	r3, r3, #32
 800293a:	2b00      	cmp	r3, #0
 800293c:	d107      	bne.n	800294e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f022 0204 	bic.w	r2, r2, #4
 800294c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002952:	f003 021c 	and.w	r2, r3, #28
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295a:	2104      	movs	r1, #4
 800295c:	fa01 f202 	lsl.w	r2, r1, r2
 8002960:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002966:	2b00      	cmp	r3, #0
 8002968:	d071      	beq.n	8002a4e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002972:	e06c      	b.n	8002a4e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002978:	f003 031c 	and.w	r3, r3, #28
 800297c:	2202      	movs	r2, #2
 800297e:	409a      	lsls	r2, r3
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	4013      	ands	r3, r2
 8002984:	2b00      	cmp	r3, #0
 8002986:	d02e      	beq.n	80029e6 <HAL_DMA_IRQHandler+0xec>
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	f003 0302 	and.w	r3, r3, #2
 800298e:	2b00      	cmp	r3, #0
 8002990:	d029      	beq.n	80029e6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0320 	and.w	r3, r3, #32
 800299c:	2b00      	cmp	r3, #0
 800299e:	d10b      	bne.n	80029b8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f022 020a 	bic.w	r2, r2, #10
 80029ae:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029bc:	f003 021c 	and.w	r2, r3, #28
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c4:	2102      	movs	r1, #2
 80029c6:	fa01 f202 	lsl.w	r2, r1, r2
 80029ca:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d038      	beq.n	8002a4e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80029e4:	e033      	b.n	8002a4e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ea:	f003 031c 	and.w	r3, r3, #28
 80029ee:	2208      	movs	r2, #8
 80029f0:	409a      	lsls	r2, r3
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	4013      	ands	r3, r2
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d02a      	beq.n	8002a50 <HAL_DMA_IRQHandler+0x156>
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	f003 0308 	and.w	r3, r3, #8
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d025      	beq.n	8002a50 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f022 020e 	bic.w	r2, r2, #14
 8002a12:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a18:	f003 021c 	and.w	r2, r3, #28
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a20:	2101      	movs	r1, #1
 8002a22:	fa01 f202 	lsl.w	r2, r1, r2
 8002a26:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2201      	movs	r2, #1
 8002a32:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d004      	beq.n	8002a50 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002a4e:	bf00      	nop
 8002a50:	bf00      	nop
}
 8002a52:	3710      	adds	r7, #16
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	60f8      	str	r0, [r7, #12]
 8002a60:	60b9      	str	r1, [r7, #8]
 8002a62:	607a      	str	r2, [r7, #4]
 8002a64:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a6a:	f003 021c 	and.w	r2, r3, #28
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a72:	2101      	movs	r1, #1
 8002a74:	fa01 f202 	lsl.w	r2, r1, r2
 8002a78:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	2b10      	cmp	r3, #16
 8002a88:	d108      	bne.n	8002a9c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	68ba      	ldr	r2, [r7, #8]
 8002a98:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002a9a:	e007      	b.n	8002aac <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	68ba      	ldr	r2, [r7, #8]
 8002aa2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	60da      	str	r2, [r3, #12]
}
 8002aac:	bf00      	nop
 8002aae:	3714      	adds	r7, #20
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b087      	sub	sp, #28
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
 8002ac0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ac6:	e17f      	b.n	8002dc8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	2101      	movs	r1, #1
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	f000 8171 	beq.w	8002dc2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	f003 0303 	and.w	r3, r3, #3
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d005      	beq.n	8002af8 <HAL_GPIO_Init+0x40>
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f003 0303 	and.w	r3, r3, #3
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d130      	bne.n	8002b5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	005b      	lsls	r3, r3, #1
 8002b02:	2203      	movs	r2, #3
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	693a      	ldr	r2, [r7, #16]
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	68da      	ldr	r2, [r3, #12]
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	693a      	ldr	r2, [r7, #16]
 8002b26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b2e:	2201      	movs	r2, #1
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	fa02 f303 	lsl.w	r3, r2, r3
 8002b36:	43db      	mvns	r3, r3
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	091b      	lsrs	r3, r3, #4
 8002b44:	f003 0201 	and.w	r2, r3, #1
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	693a      	ldr	r2, [r7, #16]
 8002b58:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f003 0303 	and.w	r3, r3, #3
 8002b62:	2b03      	cmp	r3, #3
 8002b64:	d118      	bne.n	8002b98 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	fa02 f303 	lsl.w	r3, r2, r3
 8002b74:	43db      	mvns	r3, r3
 8002b76:	693a      	ldr	r2, [r7, #16]
 8002b78:	4013      	ands	r3, r2
 8002b7a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	08db      	lsrs	r3, r3, #3
 8002b82:	f003 0201 	and.w	r2, r3, #1
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8c:	693a      	ldr	r2, [r7, #16]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	693a      	ldr	r2, [r7, #16]
 8002b96:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f003 0303 	and.w	r3, r3, #3
 8002ba0:	2b03      	cmp	r3, #3
 8002ba2:	d017      	beq.n	8002bd4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	2203      	movs	r2, #3
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	43db      	mvns	r3, r3
 8002bb6:	693a      	ldr	r2, [r7, #16]
 8002bb8:	4013      	ands	r3, r2
 8002bba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	689a      	ldr	r2, [r3, #8]
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	693a      	ldr	r2, [r7, #16]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	693a      	ldr	r2, [r7, #16]
 8002bd2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f003 0303 	and.w	r3, r3, #3
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d123      	bne.n	8002c28 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	08da      	lsrs	r2, r3, #3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	3208      	adds	r2, #8
 8002be8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bec:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	f003 0307 	and.w	r3, r3, #7
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	220f      	movs	r2, #15
 8002bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfc:	43db      	mvns	r3, r3
 8002bfe:	693a      	ldr	r2, [r7, #16]
 8002c00:	4013      	ands	r3, r2
 8002c02:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	691a      	ldr	r2, [r3, #16]
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	f003 0307 	and.w	r3, r3, #7
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	fa02 f303 	lsl.w	r3, r2, r3
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	08da      	lsrs	r2, r3, #3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	3208      	adds	r2, #8
 8002c22:	6939      	ldr	r1, [r7, #16]
 8002c24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	005b      	lsls	r3, r3, #1
 8002c32:	2203      	movs	r2, #3
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f003 0203 	and.w	r2, r3, #3
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	005b      	lsls	r3, r3, #1
 8002c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c50:	693a      	ldr	r2, [r7, #16]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	693a      	ldr	r2, [r7, #16]
 8002c5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	f000 80ac 	beq.w	8002dc2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c6a:	4b5f      	ldr	r3, [pc, #380]	@ (8002de8 <HAL_GPIO_Init+0x330>)
 8002c6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c6e:	4a5e      	ldr	r2, [pc, #376]	@ (8002de8 <HAL_GPIO_Init+0x330>)
 8002c70:	f043 0301 	orr.w	r3, r3, #1
 8002c74:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c76:	4b5c      	ldr	r3, [pc, #368]	@ (8002de8 <HAL_GPIO_Init+0x330>)
 8002c78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c7a:	f003 0301 	and.w	r3, r3, #1
 8002c7e:	60bb      	str	r3, [r7, #8]
 8002c80:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002c82:	4a5a      	ldr	r2, [pc, #360]	@ (8002dec <HAL_GPIO_Init+0x334>)
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	089b      	lsrs	r3, r3, #2
 8002c88:	3302      	adds	r3, #2
 8002c8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	f003 0303 	and.w	r3, r3, #3
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	220f      	movs	r2, #15
 8002c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9e:	43db      	mvns	r3, r3
 8002ca0:	693a      	ldr	r2, [r7, #16]
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002cac:	d025      	beq.n	8002cfa <HAL_GPIO_Init+0x242>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	4a4f      	ldr	r2, [pc, #316]	@ (8002df0 <HAL_GPIO_Init+0x338>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d01f      	beq.n	8002cf6 <HAL_GPIO_Init+0x23e>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	4a4e      	ldr	r2, [pc, #312]	@ (8002df4 <HAL_GPIO_Init+0x33c>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d019      	beq.n	8002cf2 <HAL_GPIO_Init+0x23a>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	4a4d      	ldr	r2, [pc, #308]	@ (8002df8 <HAL_GPIO_Init+0x340>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d013      	beq.n	8002cee <HAL_GPIO_Init+0x236>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	4a4c      	ldr	r2, [pc, #304]	@ (8002dfc <HAL_GPIO_Init+0x344>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d00d      	beq.n	8002cea <HAL_GPIO_Init+0x232>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a4b      	ldr	r2, [pc, #300]	@ (8002e00 <HAL_GPIO_Init+0x348>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d007      	beq.n	8002ce6 <HAL_GPIO_Init+0x22e>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4a4a      	ldr	r2, [pc, #296]	@ (8002e04 <HAL_GPIO_Init+0x34c>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d101      	bne.n	8002ce2 <HAL_GPIO_Init+0x22a>
 8002cde:	2306      	movs	r3, #6
 8002ce0:	e00c      	b.n	8002cfc <HAL_GPIO_Init+0x244>
 8002ce2:	2307      	movs	r3, #7
 8002ce4:	e00a      	b.n	8002cfc <HAL_GPIO_Init+0x244>
 8002ce6:	2305      	movs	r3, #5
 8002ce8:	e008      	b.n	8002cfc <HAL_GPIO_Init+0x244>
 8002cea:	2304      	movs	r3, #4
 8002cec:	e006      	b.n	8002cfc <HAL_GPIO_Init+0x244>
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e004      	b.n	8002cfc <HAL_GPIO_Init+0x244>
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	e002      	b.n	8002cfc <HAL_GPIO_Init+0x244>
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e000      	b.n	8002cfc <HAL_GPIO_Init+0x244>
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	697a      	ldr	r2, [r7, #20]
 8002cfe:	f002 0203 	and.w	r2, r2, #3
 8002d02:	0092      	lsls	r2, r2, #2
 8002d04:	4093      	lsls	r3, r2
 8002d06:	693a      	ldr	r2, [r7, #16]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d0c:	4937      	ldr	r1, [pc, #220]	@ (8002dec <HAL_GPIO_Init+0x334>)
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	089b      	lsrs	r3, r3, #2
 8002d12:	3302      	adds	r3, #2
 8002d14:	693a      	ldr	r2, [r7, #16]
 8002d16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002d1a:	4b3b      	ldr	r3, [pc, #236]	@ (8002e08 <HAL_GPIO_Init+0x350>)
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	43db      	mvns	r3, r3
 8002d24:	693a      	ldr	r2, [r7, #16]
 8002d26:	4013      	ands	r3, r2
 8002d28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d003      	beq.n	8002d3e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d3e:	4a32      	ldr	r2, [pc, #200]	@ (8002e08 <HAL_GPIO_Init+0x350>)
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002d44:	4b30      	ldr	r3, [pc, #192]	@ (8002e08 <HAL_GPIO_Init+0x350>)
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	43db      	mvns	r3, r3
 8002d4e:	693a      	ldr	r2, [r7, #16]
 8002d50:	4013      	ands	r3, r2
 8002d52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d003      	beq.n	8002d68 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002d60:	693a      	ldr	r2, [r7, #16]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002d68:	4a27      	ldr	r2, [pc, #156]	@ (8002e08 <HAL_GPIO_Init+0x350>)
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002d6e:	4b26      	ldr	r3, [pc, #152]	@ (8002e08 <HAL_GPIO_Init+0x350>)
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	43db      	mvns	r3, r3
 8002d78:	693a      	ldr	r2, [r7, #16]
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d003      	beq.n	8002d92 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002d8a:	693a      	ldr	r2, [r7, #16]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002d92:	4a1d      	ldr	r2, [pc, #116]	@ (8002e08 <HAL_GPIO_Init+0x350>)
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002d98:	4b1b      	ldr	r3, [pc, #108]	@ (8002e08 <HAL_GPIO_Init+0x350>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	43db      	mvns	r3, r3
 8002da2:	693a      	ldr	r2, [r7, #16]
 8002da4:	4013      	ands	r3, r2
 8002da6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d003      	beq.n	8002dbc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002db4:	693a      	ldr	r2, [r7, #16]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002dbc:	4a12      	ldr	r2, [pc, #72]	@ (8002e08 <HAL_GPIO_Init+0x350>)
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	3301      	adds	r3, #1
 8002dc6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	fa22 f303 	lsr.w	r3, r2, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	f47f ae78 	bne.w	8002ac8 <HAL_GPIO_Init+0x10>
  }
}
 8002dd8:	bf00      	nop
 8002dda:	bf00      	nop
 8002ddc:	371c      	adds	r7, #28
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	40021000 	.word	0x40021000
 8002dec:	40010000 	.word	0x40010000
 8002df0:	48000400 	.word	0x48000400
 8002df4:	48000800 	.word	0x48000800
 8002df8:	48000c00 	.word	0x48000c00
 8002dfc:	48001000 	.word	0x48001000
 8002e00:	48001400 	.word	0x48001400
 8002e04:	48001800 	.word	0x48001800
 8002e08:	40010400 	.word	0x40010400

08002e0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	460b      	mov	r3, r1
 8002e16:	807b      	strh	r3, [r7, #2]
 8002e18:	4613      	mov	r3, r2
 8002e1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e1c:	787b      	ldrb	r3, [r7, #1]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d003      	beq.n	8002e2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e22:	887a      	ldrh	r2, [r7, #2]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e28:	e002      	b.n	8002e30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e2a:	887a      	ldrh	r2, [r7, #2]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002e30:	bf00      	nop
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002e40:	4b04      	ldr	r3, [pc, #16]	@ (8002e54 <HAL_PWREx_GetVoltageRange+0x18>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	40007000 	.word	0x40007000

08002e58 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b085      	sub	sp, #20
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e66:	d130      	bne.n	8002eca <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e68:	4b23      	ldr	r3, [pc, #140]	@ (8002ef8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e74:	d038      	beq.n	8002ee8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e76:	4b20      	ldr	r3, [pc, #128]	@ (8002ef8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002e7e:	4a1e      	ldr	r2, [pc, #120]	@ (8002ef8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e80:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e84:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002e86:	4b1d      	ldr	r3, [pc, #116]	@ (8002efc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2232      	movs	r2, #50	@ 0x32
 8002e8c:	fb02 f303 	mul.w	r3, r2, r3
 8002e90:	4a1b      	ldr	r2, [pc, #108]	@ (8002f00 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002e92:	fba2 2303 	umull	r2, r3, r2, r3
 8002e96:	0c9b      	lsrs	r3, r3, #18
 8002e98:	3301      	adds	r3, #1
 8002e9a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e9c:	e002      	b.n	8002ea4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	3b01      	subs	r3, #1
 8002ea2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ea4:	4b14      	ldr	r3, [pc, #80]	@ (8002ef8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ea6:	695b      	ldr	r3, [r3, #20]
 8002ea8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eb0:	d102      	bne.n	8002eb8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d1f2      	bne.n	8002e9e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8002ef8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002eba:	695b      	ldr	r3, [r3, #20]
 8002ebc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ec0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ec4:	d110      	bne.n	8002ee8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e00f      	b.n	8002eea <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002eca:	4b0b      	ldr	r3, [pc, #44]	@ (8002ef8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ed2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ed6:	d007      	beq.n	8002ee8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002ed8:	4b07      	ldr	r3, [pc, #28]	@ (8002ef8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ee0:	4a05      	ldr	r2, [pc, #20]	@ (8002ef8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ee2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002ee6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3714      	adds	r7, #20
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	40007000 	.word	0x40007000
 8002efc:	20000200 	.word	0x20000200
 8002f00:	431bde83 	.word	0x431bde83

08002f04 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b088      	sub	sp, #32
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d101      	bne.n	8002f16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e3ca      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f16:	4b97      	ldr	r3, [pc, #604]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f003 030c 	and.w	r3, r3, #12
 8002f1e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f20:	4b94      	ldr	r3, [pc, #592]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	f003 0303 	and.w	r3, r3, #3
 8002f28:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0310 	and.w	r3, r3, #16
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	f000 80e4 	beq.w	8003100 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d007      	beq.n	8002f4e <HAL_RCC_OscConfig+0x4a>
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	2b0c      	cmp	r3, #12
 8002f42:	f040 808b 	bne.w	800305c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	f040 8087 	bne.w	800305c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f4e:	4b89      	ldr	r3, [pc, #548]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f003 0302 	and.w	r3, r3, #2
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d005      	beq.n	8002f66 <HAL_RCC_OscConfig+0x62>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	699b      	ldr	r3, [r3, #24]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d101      	bne.n	8002f66 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e3a2      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a1a      	ldr	r2, [r3, #32]
 8002f6a:	4b82      	ldr	r3, [pc, #520]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0308 	and.w	r3, r3, #8
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d004      	beq.n	8002f80 <HAL_RCC_OscConfig+0x7c>
 8002f76:	4b7f      	ldr	r3, [pc, #508]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f7e:	e005      	b.n	8002f8c <HAL_RCC_OscConfig+0x88>
 8002f80:	4b7c      	ldr	r3, [pc, #496]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8002f82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f86:	091b      	lsrs	r3, r3, #4
 8002f88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d223      	bcs.n	8002fd8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6a1b      	ldr	r3, [r3, #32]
 8002f94:	4618      	mov	r0, r3
 8002f96:	f000 fd55 	bl	8003a44 <RCC_SetFlashLatencyFromMSIRange>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d001      	beq.n	8002fa4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e383      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fa4:	4b73      	ldr	r3, [pc, #460]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a72      	ldr	r2, [pc, #456]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8002faa:	f043 0308 	orr.w	r3, r3, #8
 8002fae:	6013      	str	r3, [r2, #0]
 8002fb0:	4b70      	ldr	r3, [pc, #448]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	496d      	ldr	r1, [pc, #436]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fc2:	4b6c      	ldr	r3, [pc, #432]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	69db      	ldr	r3, [r3, #28]
 8002fce:	021b      	lsls	r3, r3, #8
 8002fd0:	4968      	ldr	r1, [pc, #416]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	604b      	str	r3, [r1, #4]
 8002fd6:	e025      	b.n	8003024 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fd8:	4b66      	ldr	r3, [pc, #408]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a65      	ldr	r2, [pc, #404]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8002fde:	f043 0308 	orr.w	r3, r3, #8
 8002fe2:	6013      	str	r3, [r2, #0]
 8002fe4:	4b63      	ldr	r3, [pc, #396]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a1b      	ldr	r3, [r3, #32]
 8002ff0:	4960      	ldr	r1, [pc, #384]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ff6:	4b5f      	ldr	r3, [pc, #380]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	69db      	ldr	r3, [r3, #28]
 8003002:	021b      	lsls	r3, r3, #8
 8003004:	495b      	ldr	r1, [pc, #364]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8003006:	4313      	orrs	r3, r2
 8003008:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800300a:	69bb      	ldr	r3, [r7, #24]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d109      	bne.n	8003024 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6a1b      	ldr	r3, [r3, #32]
 8003014:	4618      	mov	r0, r3
 8003016:	f000 fd15 	bl	8003a44 <RCC_SetFlashLatencyFromMSIRange>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d001      	beq.n	8003024 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e343      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003024:	f000 fc4a 	bl	80038bc <HAL_RCC_GetSysClockFreq>
 8003028:	4602      	mov	r2, r0
 800302a:	4b52      	ldr	r3, [pc, #328]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	091b      	lsrs	r3, r3, #4
 8003030:	f003 030f 	and.w	r3, r3, #15
 8003034:	4950      	ldr	r1, [pc, #320]	@ (8003178 <HAL_RCC_OscConfig+0x274>)
 8003036:	5ccb      	ldrb	r3, [r1, r3]
 8003038:	f003 031f 	and.w	r3, r3, #31
 800303c:	fa22 f303 	lsr.w	r3, r2, r3
 8003040:	4a4e      	ldr	r2, [pc, #312]	@ (800317c <HAL_RCC_OscConfig+0x278>)
 8003042:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003044:	4b4e      	ldr	r3, [pc, #312]	@ (8003180 <HAL_RCC_OscConfig+0x27c>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4618      	mov	r0, r3
 800304a:	f7ff f951 	bl	80022f0 <HAL_InitTick>
 800304e:	4603      	mov	r3, r0
 8003050:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003052:	7bfb      	ldrb	r3, [r7, #15]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d052      	beq.n	80030fe <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003058:	7bfb      	ldrb	r3, [r7, #15]
 800305a:	e327      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	699b      	ldr	r3, [r3, #24]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d032      	beq.n	80030ca <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003064:	4b43      	ldr	r3, [pc, #268]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a42      	ldr	r2, [pc, #264]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 800306a:	f043 0301 	orr.w	r3, r3, #1
 800306e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003070:	f7ff f98e 	bl	8002390 <HAL_GetTick>
 8003074:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003076:	e008      	b.n	800308a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003078:	f7ff f98a 	bl	8002390 <HAL_GetTick>
 800307c:	4602      	mov	r2, r0
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	2b02      	cmp	r3, #2
 8003084:	d901      	bls.n	800308a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003086:	2303      	movs	r3, #3
 8003088:	e310      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800308a:	4b3a      	ldr	r3, [pc, #232]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0302 	and.w	r3, r3, #2
 8003092:	2b00      	cmp	r3, #0
 8003094:	d0f0      	beq.n	8003078 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003096:	4b37      	ldr	r3, [pc, #220]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a36      	ldr	r2, [pc, #216]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 800309c:	f043 0308 	orr.w	r3, r3, #8
 80030a0:	6013      	str	r3, [r2, #0]
 80030a2:	4b34      	ldr	r3, [pc, #208]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a1b      	ldr	r3, [r3, #32]
 80030ae:	4931      	ldr	r1, [pc, #196]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 80030b0:	4313      	orrs	r3, r2
 80030b2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030b4:	4b2f      	ldr	r3, [pc, #188]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	69db      	ldr	r3, [r3, #28]
 80030c0:	021b      	lsls	r3, r3, #8
 80030c2:	492c      	ldr	r1, [pc, #176]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	604b      	str	r3, [r1, #4]
 80030c8:	e01a      	b.n	8003100 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80030ca:	4b2a      	ldr	r3, [pc, #168]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a29      	ldr	r2, [pc, #164]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 80030d0:	f023 0301 	bic.w	r3, r3, #1
 80030d4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80030d6:	f7ff f95b 	bl	8002390 <HAL_GetTick>
 80030da:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80030dc:	e008      	b.n	80030f0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80030de:	f7ff f957 	bl	8002390 <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d901      	bls.n	80030f0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e2dd      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80030f0:	4b20      	ldr	r3, [pc, #128]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0302 	and.w	r3, r3, #2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d1f0      	bne.n	80030de <HAL_RCC_OscConfig+0x1da>
 80030fc:	e000      	b.n	8003100 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80030fe:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0301 	and.w	r3, r3, #1
 8003108:	2b00      	cmp	r3, #0
 800310a:	d074      	beq.n	80031f6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	2b08      	cmp	r3, #8
 8003110:	d005      	beq.n	800311e <HAL_RCC_OscConfig+0x21a>
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	2b0c      	cmp	r3, #12
 8003116:	d10e      	bne.n	8003136 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	2b03      	cmp	r3, #3
 800311c:	d10b      	bne.n	8003136 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800311e:	4b15      	ldr	r3, [pc, #84]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d064      	beq.n	80031f4 <HAL_RCC_OscConfig+0x2f0>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d160      	bne.n	80031f4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e2ba      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800313e:	d106      	bne.n	800314e <HAL_RCC_OscConfig+0x24a>
 8003140:	4b0c      	ldr	r3, [pc, #48]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a0b      	ldr	r2, [pc, #44]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8003146:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800314a:	6013      	str	r3, [r2, #0]
 800314c:	e026      	b.n	800319c <HAL_RCC_OscConfig+0x298>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003156:	d115      	bne.n	8003184 <HAL_RCC_OscConfig+0x280>
 8003158:	4b06      	ldr	r3, [pc, #24]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a05      	ldr	r2, [pc, #20]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 800315e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003162:	6013      	str	r3, [r2, #0]
 8003164:	4b03      	ldr	r3, [pc, #12]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a02      	ldr	r2, [pc, #8]	@ (8003174 <HAL_RCC_OscConfig+0x270>)
 800316a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800316e:	6013      	str	r3, [r2, #0]
 8003170:	e014      	b.n	800319c <HAL_RCC_OscConfig+0x298>
 8003172:	bf00      	nop
 8003174:	40021000 	.word	0x40021000
 8003178:	08011e04 	.word	0x08011e04
 800317c:	20000200 	.word	0x20000200
 8003180:	20000204 	.word	0x20000204
 8003184:	4ba0      	ldr	r3, [pc, #640]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a9f      	ldr	r2, [pc, #636]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 800318a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800318e:	6013      	str	r3, [r2, #0]
 8003190:	4b9d      	ldr	r3, [pc, #628]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a9c      	ldr	r2, [pc, #624]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 8003196:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800319a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d013      	beq.n	80031cc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031a4:	f7ff f8f4 	bl	8002390 <HAL_GetTick>
 80031a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031aa:	e008      	b.n	80031be <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031ac:	f7ff f8f0 	bl	8002390 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	2b64      	cmp	r3, #100	@ 0x64
 80031b8:	d901      	bls.n	80031be <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e276      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031be:	4b92      	ldr	r3, [pc, #584]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d0f0      	beq.n	80031ac <HAL_RCC_OscConfig+0x2a8>
 80031ca:	e014      	b.n	80031f6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031cc:	f7ff f8e0 	bl	8002390 <HAL_GetTick>
 80031d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031d2:	e008      	b.n	80031e6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031d4:	f7ff f8dc 	bl	8002390 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	2b64      	cmp	r3, #100	@ 0x64
 80031e0:	d901      	bls.n	80031e6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e262      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031e6:	4b88      	ldr	r3, [pc, #544]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d1f0      	bne.n	80031d4 <HAL_RCC_OscConfig+0x2d0>
 80031f2:	e000      	b.n	80031f6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0302 	and.w	r3, r3, #2
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d060      	beq.n	80032c4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	2b04      	cmp	r3, #4
 8003206:	d005      	beq.n	8003214 <HAL_RCC_OscConfig+0x310>
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	2b0c      	cmp	r3, #12
 800320c:	d119      	bne.n	8003242 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	2b02      	cmp	r3, #2
 8003212:	d116      	bne.n	8003242 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003214:	4b7c      	ldr	r3, [pc, #496]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800321c:	2b00      	cmp	r3, #0
 800321e:	d005      	beq.n	800322c <HAL_RCC_OscConfig+0x328>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d101      	bne.n	800322c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e23f      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800322c:	4b76      	ldr	r3, [pc, #472]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	691b      	ldr	r3, [r3, #16]
 8003238:	061b      	lsls	r3, r3, #24
 800323a:	4973      	ldr	r1, [pc, #460]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 800323c:	4313      	orrs	r3, r2
 800323e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003240:	e040      	b.n	80032c4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d023      	beq.n	8003292 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800324a:	4b6f      	ldr	r3, [pc, #444]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a6e      	ldr	r2, [pc, #440]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 8003250:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003254:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003256:	f7ff f89b 	bl	8002390 <HAL_GetTick>
 800325a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800325c:	e008      	b.n	8003270 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800325e:	f7ff f897 	bl	8002390 <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	2b02      	cmp	r3, #2
 800326a:	d901      	bls.n	8003270 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e21d      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003270:	4b65      	ldr	r3, [pc, #404]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003278:	2b00      	cmp	r3, #0
 800327a:	d0f0      	beq.n	800325e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800327c:	4b62      	ldr	r3, [pc, #392]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	691b      	ldr	r3, [r3, #16]
 8003288:	061b      	lsls	r3, r3, #24
 800328a:	495f      	ldr	r1, [pc, #380]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 800328c:	4313      	orrs	r3, r2
 800328e:	604b      	str	r3, [r1, #4]
 8003290:	e018      	b.n	80032c4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003292:	4b5d      	ldr	r3, [pc, #372]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a5c      	ldr	r2, [pc, #368]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 8003298:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800329c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800329e:	f7ff f877 	bl	8002390 <HAL_GetTick>
 80032a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032a4:	e008      	b.n	80032b8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032a6:	f7ff f873 	bl	8002390 <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	d901      	bls.n	80032b8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	e1f9      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032b8:	4b53      	ldr	r3, [pc, #332]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d1f0      	bne.n	80032a6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0308 	and.w	r3, r3, #8
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d03c      	beq.n	800334a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	695b      	ldr	r3, [r3, #20]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d01c      	beq.n	8003312 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032d8:	4b4b      	ldr	r3, [pc, #300]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 80032da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032de:	4a4a      	ldr	r2, [pc, #296]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 80032e0:	f043 0301 	orr.w	r3, r3, #1
 80032e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032e8:	f7ff f852 	bl	8002390 <HAL_GetTick>
 80032ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032ee:	e008      	b.n	8003302 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032f0:	f7ff f84e 	bl	8002390 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d901      	bls.n	8003302 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80032fe:	2303      	movs	r3, #3
 8003300:	e1d4      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003302:	4b41      	ldr	r3, [pc, #260]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 8003304:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003308:	f003 0302 	and.w	r3, r3, #2
 800330c:	2b00      	cmp	r3, #0
 800330e:	d0ef      	beq.n	80032f0 <HAL_RCC_OscConfig+0x3ec>
 8003310:	e01b      	b.n	800334a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003312:	4b3d      	ldr	r3, [pc, #244]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 8003314:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003318:	4a3b      	ldr	r2, [pc, #236]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 800331a:	f023 0301 	bic.w	r3, r3, #1
 800331e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003322:	f7ff f835 	bl	8002390 <HAL_GetTick>
 8003326:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003328:	e008      	b.n	800333c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800332a:	f7ff f831 	bl	8002390 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b02      	cmp	r3, #2
 8003336:	d901      	bls.n	800333c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e1b7      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800333c:	4b32      	ldr	r3, [pc, #200]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 800333e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003342:	f003 0302 	and.w	r3, r3, #2
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1ef      	bne.n	800332a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0304 	and.w	r3, r3, #4
 8003352:	2b00      	cmp	r3, #0
 8003354:	f000 80a6 	beq.w	80034a4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003358:	2300      	movs	r3, #0
 800335a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800335c:	4b2a      	ldr	r3, [pc, #168]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 800335e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003360:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003364:	2b00      	cmp	r3, #0
 8003366:	d10d      	bne.n	8003384 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003368:	4b27      	ldr	r3, [pc, #156]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 800336a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800336c:	4a26      	ldr	r2, [pc, #152]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 800336e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003372:	6593      	str	r3, [r2, #88]	@ 0x58
 8003374:	4b24      	ldr	r3, [pc, #144]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 8003376:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003378:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800337c:	60bb      	str	r3, [r7, #8]
 800337e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003380:	2301      	movs	r3, #1
 8003382:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003384:	4b21      	ldr	r3, [pc, #132]	@ (800340c <HAL_RCC_OscConfig+0x508>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800338c:	2b00      	cmp	r3, #0
 800338e:	d118      	bne.n	80033c2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003390:	4b1e      	ldr	r3, [pc, #120]	@ (800340c <HAL_RCC_OscConfig+0x508>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a1d      	ldr	r2, [pc, #116]	@ (800340c <HAL_RCC_OscConfig+0x508>)
 8003396:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800339a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800339c:	f7fe fff8 	bl	8002390 <HAL_GetTick>
 80033a0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033a2:	e008      	b.n	80033b6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033a4:	f7fe fff4 	bl	8002390 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e17a      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033b6:	4b15      	ldr	r3, [pc, #84]	@ (800340c <HAL_RCC_OscConfig+0x508>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0f0      	beq.n	80033a4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d108      	bne.n	80033dc <HAL_RCC_OscConfig+0x4d8>
 80033ca:	4b0f      	ldr	r3, [pc, #60]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 80033cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033d0:	4a0d      	ldr	r2, [pc, #52]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 80033d2:	f043 0301 	orr.w	r3, r3, #1
 80033d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80033da:	e029      	b.n	8003430 <HAL_RCC_OscConfig+0x52c>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	2b05      	cmp	r3, #5
 80033e2:	d115      	bne.n	8003410 <HAL_RCC_OscConfig+0x50c>
 80033e4:	4b08      	ldr	r3, [pc, #32]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 80033e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033ea:	4a07      	ldr	r2, [pc, #28]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 80033ec:	f043 0304 	orr.w	r3, r3, #4
 80033f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80033f4:	4b04      	ldr	r3, [pc, #16]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 80033f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033fa:	4a03      	ldr	r2, [pc, #12]	@ (8003408 <HAL_RCC_OscConfig+0x504>)
 80033fc:	f043 0301 	orr.w	r3, r3, #1
 8003400:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003404:	e014      	b.n	8003430 <HAL_RCC_OscConfig+0x52c>
 8003406:	bf00      	nop
 8003408:	40021000 	.word	0x40021000
 800340c:	40007000 	.word	0x40007000
 8003410:	4b9c      	ldr	r3, [pc, #624]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 8003412:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003416:	4a9b      	ldr	r2, [pc, #620]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 8003418:	f023 0301 	bic.w	r3, r3, #1
 800341c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003420:	4b98      	ldr	r3, [pc, #608]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 8003422:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003426:	4a97      	ldr	r2, [pc, #604]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 8003428:	f023 0304 	bic.w	r3, r3, #4
 800342c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d016      	beq.n	8003466 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003438:	f7fe ffaa 	bl	8002390 <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800343e:	e00a      	b.n	8003456 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003440:	f7fe ffa6 	bl	8002390 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800344e:	4293      	cmp	r3, r2
 8003450:	d901      	bls.n	8003456 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e12a      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003456:	4b8b      	ldr	r3, [pc, #556]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 8003458:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800345c:	f003 0302 	and.w	r3, r3, #2
 8003460:	2b00      	cmp	r3, #0
 8003462:	d0ed      	beq.n	8003440 <HAL_RCC_OscConfig+0x53c>
 8003464:	e015      	b.n	8003492 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003466:	f7fe ff93 	bl	8002390 <HAL_GetTick>
 800346a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800346c:	e00a      	b.n	8003484 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800346e:	f7fe ff8f 	bl	8002390 <HAL_GetTick>
 8003472:	4602      	mov	r2, r0
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	f241 3288 	movw	r2, #5000	@ 0x1388
 800347c:	4293      	cmp	r3, r2
 800347e:	d901      	bls.n	8003484 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003480:	2303      	movs	r3, #3
 8003482:	e113      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003484:	4b7f      	ldr	r3, [pc, #508]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 8003486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d1ed      	bne.n	800346e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003492:	7ffb      	ldrb	r3, [r7, #31]
 8003494:	2b01      	cmp	r3, #1
 8003496:	d105      	bne.n	80034a4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003498:	4b7a      	ldr	r3, [pc, #488]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 800349a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800349c:	4a79      	ldr	r2, [pc, #484]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 800349e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034a2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	f000 80fe 	beq.w	80036aa <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	f040 80d0 	bne.w	8003658 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80034b8:	4b72      	ldr	r3, [pc, #456]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	f003 0203 	and.w	r2, r3, #3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d130      	bne.n	800352e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d6:	3b01      	subs	r3, #1
 80034d8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034da:	429a      	cmp	r2, r3
 80034dc:	d127      	bne.n	800352e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034e8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d11f      	bne.n	800352e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80034f8:	2a07      	cmp	r2, #7
 80034fa:	bf14      	ite	ne
 80034fc:	2201      	movne	r2, #1
 80034fe:	2200      	moveq	r2, #0
 8003500:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003502:	4293      	cmp	r3, r2
 8003504:	d113      	bne.n	800352e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003510:	085b      	lsrs	r3, r3, #1
 8003512:	3b01      	subs	r3, #1
 8003514:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003516:	429a      	cmp	r2, r3
 8003518:	d109      	bne.n	800352e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003524:	085b      	lsrs	r3, r3, #1
 8003526:	3b01      	subs	r3, #1
 8003528:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800352a:	429a      	cmp	r2, r3
 800352c:	d06e      	beq.n	800360c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800352e:	69bb      	ldr	r3, [r7, #24]
 8003530:	2b0c      	cmp	r3, #12
 8003532:	d069      	beq.n	8003608 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003534:	4b53      	ldr	r3, [pc, #332]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d105      	bne.n	800354c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003540:	4b50      	ldr	r3, [pc, #320]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d001      	beq.n	8003550 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e0ad      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003550:	4b4c      	ldr	r3, [pc, #304]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a4b      	ldr	r2, [pc, #300]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 8003556:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800355a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800355c:	f7fe ff18 	bl	8002390 <HAL_GetTick>
 8003560:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003562:	e008      	b.n	8003576 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003564:	f7fe ff14 	bl	8002390 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	2b02      	cmp	r3, #2
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e09a      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003576:	4b43      	ldr	r3, [pc, #268]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1f0      	bne.n	8003564 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003582:	4b40      	ldr	r3, [pc, #256]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 8003584:	68da      	ldr	r2, [r3, #12]
 8003586:	4b40      	ldr	r3, [pc, #256]	@ (8003688 <HAL_RCC_OscConfig+0x784>)
 8003588:	4013      	ands	r3, r2
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003592:	3a01      	subs	r2, #1
 8003594:	0112      	lsls	r2, r2, #4
 8003596:	4311      	orrs	r1, r2
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800359c:	0212      	lsls	r2, r2, #8
 800359e:	4311      	orrs	r1, r2
 80035a0:	687a      	ldr	r2, [r7, #4]
 80035a2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80035a4:	0852      	lsrs	r2, r2, #1
 80035a6:	3a01      	subs	r2, #1
 80035a8:	0552      	lsls	r2, r2, #21
 80035aa:	4311      	orrs	r1, r2
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80035b0:	0852      	lsrs	r2, r2, #1
 80035b2:	3a01      	subs	r2, #1
 80035b4:	0652      	lsls	r2, r2, #25
 80035b6:	4311      	orrs	r1, r2
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80035bc:	0912      	lsrs	r2, r2, #4
 80035be:	0452      	lsls	r2, r2, #17
 80035c0:	430a      	orrs	r2, r1
 80035c2:	4930      	ldr	r1, [pc, #192]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 80035c4:	4313      	orrs	r3, r2
 80035c6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80035c8:	4b2e      	ldr	r3, [pc, #184]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a2d      	ldr	r2, [pc, #180]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 80035ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035d2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80035d4:	4b2b      	ldr	r3, [pc, #172]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	4a2a      	ldr	r2, [pc, #168]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 80035da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035de:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80035e0:	f7fe fed6 	bl	8002390 <HAL_GetTick>
 80035e4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035e6:	e008      	b.n	80035fa <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035e8:	f7fe fed2 	bl	8002390 <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e058      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035fa:	4b22      	ldr	r3, [pc, #136]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d0f0      	beq.n	80035e8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003606:	e050      	b.n	80036aa <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e04f      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800360c:	4b1d      	ldr	r3, [pc, #116]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003614:	2b00      	cmp	r3, #0
 8003616:	d148      	bne.n	80036aa <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003618:	4b1a      	ldr	r3, [pc, #104]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a19      	ldr	r2, [pc, #100]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 800361e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003622:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003624:	4b17      	ldr	r3, [pc, #92]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	4a16      	ldr	r2, [pc, #88]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 800362a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800362e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003630:	f7fe feae 	bl	8002390 <HAL_GetTick>
 8003634:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003636:	e008      	b.n	800364a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003638:	f7fe feaa 	bl	8002390 <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	2b02      	cmp	r3, #2
 8003644:	d901      	bls.n	800364a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e030      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800364a:	4b0e      	ldr	r3, [pc, #56]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d0f0      	beq.n	8003638 <HAL_RCC_OscConfig+0x734>
 8003656:	e028      	b.n	80036aa <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003658:	69bb      	ldr	r3, [r7, #24]
 800365a:	2b0c      	cmp	r3, #12
 800365c:	d023      	beq.n	80036a6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800365e:	4b09      	ldr	r3, [pc, #36]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a08      	ldr	r2, [pc, #32]	@ (8003684 <HAL_RCC_OscConfig+0x780>)
 8003664:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003668:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800366a:	f7fe fe91 	bl	8002390 <HAL_GetTick>
 800366e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003670:	e00c      	b.n	800368c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003672:	f7fe fe8d 	bl	8002390 <HAL_GetTick>
 8003676:	4602      	mov	r2, r0
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	2b02      	cmp	r3, #2
 800367e:	d905      	bls.n	800368c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e013      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
 8003684:	40021000 	.word	0x40021000
 8003688:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800368c:	4b09      	ldr	r3, [pc, #36]	@ (80036b4 <HAL_RCC_OscConfig+0x7b0>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d1ec      	bne.n	8003672 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003698:	4b06      	ldr	r3, [pc, #24]	@ (80036b4 <HAL_RCC_OscConfig+0x7b0>)
 800369a:	68da      	ldr	r2, [r3, #12]
 800369c:	4905      	ldr	r1, [pc, #20]	@ (80036b4 <HAL_RCC_OscConfig+0x7b0>)
 800369e:	4b06      	ldr	r3, [pc, #24]	@ (80036b8 <HAL_RCC_OscConfig+0x7b4>)
 80036a0:	4013      	ands	r3, r2
 80036a2:	60cb      	str	r3, [r1, #12]
 80036a4:	e001      	b.n	80036aa <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e000      	b.n	80036ac <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80036aa:	2300      	movs	r3, #0
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3720      	adds	r7, #32
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	40021000 	.word	0x40021000
 80036b8:	feeefffc 	.word	0xfeeefffc

080036bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b084      	sub	sp, #16
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
 80036c4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d101      	bne.n	80036d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e0e7      	b.n	80038a0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036d0:	4b75      	ldr	r3, [pc, #468]	@ (80038a8 <HAL_RCC_ClockConfig+0x1ec>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0307 	and.w	r3, r3, #7
 80036d8:	683a      	ldr	r2, [r7, #0]
 80036da:	429a      	cmp	r2, r3
 80036dc:	d910      	bls.n	8003700 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036de:	4b72      	ldr	r3, [pc, #456]	@ (80038a8 <HAL_RCC_ClockConfig+0x1ec>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f023 0207 	bic.w	r2, r3, #7
 80036e6:	4970      	ldr	r1, [pc, #448]	@ (80038a8 <HAL_RCC_ClockConfig+0x1ec>)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ee:	4b6e      	ldr	r3, [pc, #440]	@ (80038a8 <HAL_RCC_ClockConfig+0x1ec>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0307 	and.w	r3, r3, #7
 80036f6:	683a      	ldr	r2, [r7, #0]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d001      	beq.n	8003700 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e0cf      	b.n	80038a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0302 	and.w	r3, r3, #2
 8003708:	2b00      	cmp	r3, #0
 800370a:	d010      	beq.n	800372e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	689a      	ldr	r2, [r3, #8]
 8003710:	4b66      	ldr	r3, [pc, #408]	@ (80038ac <HAL_RCC_ClockConfig+0x1f0>)
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003718:	429a      	cmp	r2, r3
 800371a:	d908      	bls.n	800372e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800371c:	4b63      	ldr	r3, [pc, #396]	@ (80038ac <HAL_RCC_ClockConfig+0x1f0>)
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	4960      	ldr	r1, [pc, #384]	@ (80038ac <HAL_RCC_ClockConfig+0x1f0>)
 800372a:	4313      	orrs	r3, r2
 800372c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0301 	and.w	r3, r3, #1
 8003736:	2b00      	cmp	r3, #0
 8003738:	d04c      	beq.n	80037d4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	2b03      	cmp	r3, #3
 8003740:	d107      	bne.n	8003752 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003742:	4b5a      	ldr	r3, [pc, #360]	@ (80038ac <HAL_RCC_ClockConfig+0x1f0>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d121      	bne.n	8003792 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e0a6      	b.n	80038a0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	2b02      	cmp	r3, #2
 8003758:	d107      	bne.n	800376a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800375a:	4b54      	ldr	r3, [pc, #336]	@ (80038ac <HAL_RCC_ClockConfig+0x1f0>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d115      	bne.n	8003792 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e09a      	b.n	80038a0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d107      	bne.n	8003782 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003772:	4b4e      	ldr	r3, [pc, #312]	@ (80038ac <HAL_RCC_ClockConfig+0x1f0>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0302 	and.w	r3, r3, #2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d109      	bne.n	8003792 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e08e      	b.n	80038a0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003782:	4b4a      	ldr	r3, [pc, #296]	@ (80038ac <HAL_RCC_ClockConfig+0x1f0>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800378a:	2b00      	cmp	r3, #0
 800378c:	d101      	bne.n	8003792 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e086      	b.n	80038a0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003792:	4b46      	ldr	r3, [pc, #280]	@ (80038ac <HAL_RCC_ClockConfig+0x1f0>)
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f023 0203 	bic.w	r2, r3, #3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	4943      	ldr	r1, [pc, #268]	@ (80038ac <HAL_RCC_ClockConfig+0x1f0>)
 80037a0:	4313      	orrs	r3, r2
 80037a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037a4:	f7fe fdf4 	bl	8002390 <HAL_GetTick>
 80037a8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037aa:	e00a      	b.n	80037c2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037ac:	f7fe fdf0 	bl	8002390 <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e06e      	b.n	80038a0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037c2:	4b3a      	ldr	r3, [pc, #232]	@ (80038ac <HAL_RCC_ClockConfig+0x1f0>)
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	f003 020c 	and.w	r2, r3, #12
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d1eb      	bne.n	80037ac <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0302 	and.w	r3, r3, #2
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d010      	beq.n	8003802 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	689a      	ldr	r2, [r3, #8]
 80037e4:	4b31      	ldr	r3, [pc, #196]	@ (80038ac <HAL_RCC_ClockConfig+0x1f0>)
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d208      	bcs.n	8003802 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037f0:	4b2e      	ldr	r3, [pc, #184]	@ (80038ac <HAL_RCC_ClockConfig+0x1f0>)
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	492b      	ldr	r1, [pc, #172]	@ (80038ac <HAL_RCC_ClockConfig+0x1f0>)
 80037fe:	4313      	orrs	r3, r2
 8003800:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003802:	4b29      	ldr	r3, [pc, #164]	@ (80038a8 <HAL_RCC_ClockConfig+0x1ec>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0307 	and.w	r3, r3, #7
 800380a:	683a      	ldr	r2, [r7, #0]
 800380c:	429a      	cmp	r2, r3
 800380e:	d210      	bcs.n	8003832 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003810:	4b25      	ldr	r3, [pc, #148]	@ (80038a8 <HAL_RCC_ClockConfig+0x1ec>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f023 0207 	bic.w	r2, r3, #7
 8003818:	4923      	ldr	r1, [pc, #140]	@ (80038a8 <HAL_RCC_ClockConfig+0x1ec>)
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	4313      	orrs	r3, r2
 800381e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003820:	4b21      	ldr	r3, [pc, #132]	@ (80038a8 <HAL_RCC_ClockConfig+0x1ec>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 0307 	and.w	r3, r3, #7
 8003828:	683a      	ldr	r2, [r7, #0]
 800382a:	429a      	cmp	r2, r3
 800382c:	d001      	beq.n	8003832 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e036      	b.n	80038a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 0304 	and.w	r3, r3, #4
 800383a:	2b00      	cmp	r3, #0
 800383c:	d008      	beq.n	8003850 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800383e:	4b1b      	ldr	r3, [pc, #108]	@ (80038ac <HAL_RCC_ClockConfig+0x1f0>)
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	4918      	ldr	r1, [pc, #96]	@ (80038ac <HAL_RCC_ClockConfig+0x1f0>)
 800384c:	4313      	orrs	r3, r2
 800384e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0308 	and.w	r3, r3, #8
 8003858:	2b00      	cmp	r3, #0
 800385a:	d009      	beq.n	8003870 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800385c:	4b13      	ldr	r3, [pc, #76]	@ (80038ac <HAL_RCC_ClockConfig+0x1f0>)
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	691b      	ldr	r3, [r3, #16]
 8003868:	00db      	lsls	r3, r3, #3
 800386a:	4910      	ldr	r1, [pc, #64]	@ (80038ac <HAL_RCC_ClockConfig+0x1f0>)
 800386c:	4313      	orrs	r3, r2
 800386e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003870:	f000 f824 	bl	80038bc <HAL_RCC_GetSysClockFreq>
 8003874:	4602      	mov	r2, r0
 8003876:	4b0d      	ldr	r3, [pc, #52]	@ (80038ac <HAL_RCC_ClockConfig+0x1f0>)
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	091b      	lsrs	r3, r3, #4
 800387c:	f003 030f 	and.w	r3, r3, #15
 8003880:	490b      	ldr	r1, [pc, #44]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f4>)
 8003882:	5ccb      	ldrb	r3, [r1, r3]
 8003884:	f003 031f 	and.w	r3, r3, #31
 8003888:	fa22 f303 	lsr.w	r3, r2, r3
 800388c:	4a09      	ldr	r2, [pc, #36]	@ (80038b4 <HAL_RCC_ClockConfig+0x1f8>)
 800388e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003890:	4b09      	ldr	r3, [pc, #36]	@ (80038b8 <HAL_RCC_ClockConfig+0x1fc>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4618      	mov	r0, r3
 8003896:	f7fe fd2b 	bl	80022f0 <HAL_InitTick>
 800389a:	4603      	mov	r3, r0
 800389c:	72fb      	strb	r3, [r7, #11]

  return status;
 800389e:	7afb      	ldrb	r3, [r7, #11]
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3710      	adds	r7, #16
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	40022000 	.word	0x40022000
 80038ac:	40021000 	.word	0x40021000
 80038b0:	08011e04 	.word	0x08011e04
 80038b4:	20000200 	.word	0x20000200
 80038b8:	20000204 	.word	0x20000204

080038bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	b089      	sub	sp, #36	@ 0x24
 80038c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80038c2:	2300      	movs	r3, #0
 80038c4:	61fb      	str	r3, [r7, #28]
 80038c6:	2300      	movs	r3, #0
 80038c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038ca:	4b3e      	ldr	r3, [pc, #248]	@ (80039c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f003 030c 	and.w	r3, r3, #12
 80038d2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038d4:	4b3b      	ldr	r3, [pc, #236]	@ (80039c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	f003 0303 	and.w	r3, r3, #3
 80038dc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d005      	beq.n	80038f0 <HAL_RCC_GetSysClockFreq+0x34>
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	2b0c      	cmp	r3, #12
 80038e8:	d121      	bne.n	800392e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d11e      	bne.n	800392e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80038f0:	4b34      	ldr	r3, [pc, #208]	@ (80039c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0308 	and.w	r3, r3, #8
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d107      	bne.n	800390c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80038fc:	4b31      	ldr	r3, [pc, #196]	@ (80039c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80038fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003902:	0a1b      	lsrs	r3, r3, #8
 8003904:	f003 030f 	and.w	r3, r3, #15
 8003908:	61fb      	str	r3, [r7, #28]
 800390a:	e005      	b.n	8003918 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800390c:	4b2d      	ldr	r3, [pc, #180]	@ (80039c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	091b      	lsrs	r3, r3, #4
 8003912:	f003 030f 	and.w	r3, r3, #15
 8003916:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003918:	4a2b      	ldr	r2, [pc, #172]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003920:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d10d      	bne.n	8003944 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800392c:	e00a      	b.n	8003944 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	2b04      	cmp	r3, #4
 8003932:	d102      	bne.n	800393a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003934:	4b25      	ldr	r3, [pc, #148]	@ (80039cc <HAL_RCC_GetSysClockFreq+0x110>)
 8003936:	61bb      	str	r3, [r7, #24]
 8003938:	e004      	b.n	8003944 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	2b08      	cmp	r3, #8
 800393e:	d101      	bne.n	8003944 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003940:	4b23      	ldr	r3, [pc, #140]	@ (80039d0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003942:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	2b0c      	cmp	r3, #12
 8003948:	d134      	bne.n	80039b4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800394a:	4b1e      	ldr	r3, [pc, #120]	@ (80039c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	f003 0303 	and.w	r3, r3, #3
 8003952:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	2b02      	cmp	r3, #2
 8003958:	d003      	beq.n	8003962 <HAL_RCC_GetSysClockFreq+0xa6>
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	2b03      	cmp	r3, #3
 800395e:	d003      	beq.n	8003968 <HAL_RCC_GetSysClockFreq+0xac>
 8003960:	e005      	b.n	800396e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003962:	4b1a      	ldr	r3, [pc, #104]	@ (80039cc <HAL_RCC_GetSysClockFreq+0x110>)
 8003964:	617b      	str	r3, [r7, #20]
      break;
 8003966:	e005      	b.n	8003974 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003968:	4b19      	ldr	r3, [pc, #100]	@ (80039d0 <HAL_RCC_GetSysClockFreq+0x114>)
 800396a:	617b      	str	r3, [r7, #20]
      break;
 800396c:	e002      	b.n	8003974 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	617b      	str	r3, [r7, #20]
      break;
 8003972:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003974:	4b13      	ldr	r3, [pc, #76]	@ (80039c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	091b      	lsrs	r3, r3, #4
 800397a:	f003 0307 	and.w	r3, r3, #7
 800397e:	3301      	adds	r3, #1
 8003980:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003982:	4b10      	ldr	r3, [pc, #64]	@ (80039c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	0a1b      	lsrs	r3, r3, #8
 8003988:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800398c:	697a      	ldr	r2, [r7, #20]
 800398e:	fb03 f202 	mul.w	r2, r3, r2
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	fbb2 f3f3 	udiv	r3, r2, r3
 8003998:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800399a:	4b0a      	ldr	r3, [pc, #40]	@ (80039c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	0e5b      	lsrs	r3, r3, #25
 80039a0:	f003 0303 	and.w	r3, r3, #3
 80039a4:	3301      	adds	r3, #1
 80039a6:	005b      	lsls	r3, r3, #1
 80039a8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80039aa:	697a      	ldr	r2, [r7, #20]
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80039b2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80039b4:	69bb      	ldr	r3, [r7, #24]
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3724      	adds	r7, #36	@ 0x24
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop
 80039c4:	40021000 	.word	0x40021000
 80039c8:	08011e1c 	.word	0x08011e1c
 80039cc:	00f42400 	.word	0x00f42400
 80039d0:	007a1200 	.word	0x007a1200

080039d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039d4:	b480      	push	{r7}
 80039d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039d8:	4b03      	ldr	r3, [pc, #12]	@ (80039e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80039da:	681b      	ldr	r3, [r3, #0]
}
 80039dc:	4618      	mov	r0, r3
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr
 80039e6:	bf00      	nop
 80039e8:	20000200 	.word	0x20000200

080039ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80039f0:	f7ff fff0 	bl	80039d4 <HAL_RCC_GetHCLKFreq>
 80039f4:	4602      	mov	r2, r0
 80039f6:	4b06      	ldr	r3, [pc, #24]	@ (8003a10 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	0a1b      	lsrs	r3, r3, #8
 80039fc:	f003 0307 	and.w	r3, r3, #7
 8003a00:	4904      	ldr	r1, [pc, #16]	@ (8003a14 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003a02:	5ccb      	ldrb	r3, [r1, r3]
 8003a04:	f003 031f 	and.w	r3, r3, #31
 8003a08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	bd80      	pop	{r7, pc}
 8003a10:	40021000 	.word	0x40021000
 8003a14:	08011e14 	.word	0x08011e14

08003a18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003a1c:	f7ff ffda 	bl	80039d4 <HAL_RCC_GetHCLKFreq>
 8003a20:	4602      	mov	r2, r0
 8003a22:	4b06      	ldr	r3, [pc, #24]	@ (8003a3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	0adb      	lsrs	r3, r3, #11
 8003a28:	f003 0307 	and.w	r3, r3, #7
 8003a2c:	4904      	ldr	r1, [pc, #16]	@ (8003a40 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003a2e:	5ccb      	ldrb	r3, [r1, r3]
 8003a30:	f003 031f 	and.w	r3, r3, #31
 8003a34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	40021000 	.word	0x40021000
 8003a40:	08011e14 	.word	0x08011e14

08003a44 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b086      	sub	sp, #24
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003a50:	4b2a      	ldr	r3, [pc, #168]	@ (8003afc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d003      	beq.n	8003a64 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003a5c:	f7ff f9ee 	bl	8002e3c <HAL_PWREx_GetVoltageRange>
 8003a60:	6178      	str	r0, [r7, #20]
 8003a62:	e014      	b.n	8003a8e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a64:	4b25      	ldr	r3, [pc, #148]	@ (8003afc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a68:	4a24      	ldr	r2, [pc, #144]	@ (8003afc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a70:	4b22      	ldr	r3, [pc, #136]	@ (8003afc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a78:	60fb      	str	r3, [r7, #12]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003a7c:	f7ff f9de 	bl	8002e3c <HAL_PWREx_GetVoltageRange>
 8003a80:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003a82:	4b1e      	ldr	r3, [pc, #120]	@ (8003afc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a86:	4a1d      	ldr	r2, [pc, #116]	@ (8003afc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a8c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a94:	d10b      	bne.n	8003aae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2b80      	cmp	r3, #128	@ 0x80
 8003a9a:	d919      	bls.n	8003ad0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003aa0:	d902      	bls.n	8003aa8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003aa2:	2302      	movs	r3, #2
 8003aa4:	613b      	str	r3, [r7, #16]
 8003aa6:	e013      	b.n	8003ad0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	613b      	str	r3, [r7, #16]
 8003aac:	e010      	b.n	8003ad0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2b80      	cmp	r3, #128	@ 0x80
 8003ab2:	d902      	bls.n	8003aba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	613b      	str	r3, [r7, #16]
 8003ab8:	e00a      	b.n	8003ad0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2b80      	cmp	r3, #128	@ 0x80
 8003abe:	d102      	bne.n	8003ac6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003ac0:	2302      	movs	r3, #2
 8003ac2:	613b      	str	r3, [r7, #16]
 8003ac4:	e004      	b.n	8003ad0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2b70      	cmp	r3, #112	@ 0x70
 8003aca:	d101      	bne.n	8003ad0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003acc:	2301      	movs	r3, #1
 8003ace:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003ad0:	4b0b      	ldr	r3, [pc, #44]	@ (8003b00 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f023 0207 	bic.w	r2, r3, #7
 8003ad8:	4909      	ldr	r1, [pc, #36]	@ (8003b00 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003ae0:	4b07      	ldr	r3, [pc, #28]	@ (8003b00 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0307 	and.w	r3, r3, #7
 8003ae8:	693a      	ldr	r2, [r7, #16]
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d001      	beq.n	8003af2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e000      	b.n	8003af4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003af2:	2300      	movs	r3, #0
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3718      	adds	r7, #24
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	40021000 	.word	0x40021000
 8003b00:	40022000 	.word	0x40022000

08003b04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b086      	sub	sp, #24
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003b10:	2300      	movs	r3, #0
 8003b12:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d041      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b24:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003b28:	d02a      	beq.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003b2a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003b2e:	d824      	bhi.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b30:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b34:	d008      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003b36:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b3a:	d81e      	bhi.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d00a      	beq.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003b40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b44:	d010      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003b46:	e018      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003b48:	4b86      	ldr	r3, [pc, #536]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	4a85      	ldr	r2, [pc, #532]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b52:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b54:	e015      	b.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	3304      	adds	r3, #4
 8003b5a:	2100      	movs	r1, #0
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f000 fabb 	bl	80040d8 <RCCEx_PLLSAI1_Config>
 8003b62:	4603      	mov	r3, r0
 8003b64:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b66:	e00c      	b.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	3320      	adds	r3, #32
 8003b6c:	2100      	movs	r1, #0
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f000 fba6 	bl	80042c0 <RCCEx_PLLSAI2_Config>
 8003b74:	4603      	mov	r3, r0
 8003b76:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b78:	e003      	b.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	74fb      	strb	r3, [r7, #19]
      break;
 8003b7e:	e000      	b.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003b80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b82:	7cfb      	ldrb	r3, [r7, #19]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d10b      	bne.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b88:	4b76      	ldr	r3, [pc, #472]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b8e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b96:	4973      	ldr	r1, [pc, #460]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003b9e:	e001      	b.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ba0:	7cfb      	ldrb	r3, [r7, #19]
 8003ba2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d041      	beq.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003bb4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003bb8:	d02a      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003bba:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003bbe:	d824      	bhi.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003bc0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003bc4:	d008      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003bc6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003bca:	d81e      	bhi.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d00a      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003bd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003bd4:	d010      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003bd6:	e018      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003bd8:	4b62      	ldr	r3, [pc, #392]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	4a61      	ldr	r2, [pc, #388]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003be2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003be4:	e015      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	3304      	adds	r3, #4
 8003bea:	2100      	movs	r1, #0
 8003bec:	4618      	mov	r0, r3
 8003bee:	f000 fa73 	bl	80040d8 <RCCEx_PLLSAI1_Config>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003bf6:	e00c      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	3320      	adds	r3, #32
 8003bfc:	2100      	movs	r1, #0
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f000 fb5e 	bl	80042c0 <RCCEx_PLLSAI2_Config>
 8003c04:	4603      	mov	r3, r0
 8003c06:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c08:	e003      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	74fb      	strb	r3, [r7, #19]
      break;
 8003c0e:	e000      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003c10:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c12:	7cfb      	ldrb	r3, [r7, #19]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d10b      	bne.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003c18:	4b52      	ldr	r3, [pc, #328]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c1e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c26:	494f      	ldr	r1, [pc, #316]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003c2e:	e001      	b.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c30:	7cfb      	ldrb	r3, [r7, #19]
 8003c32:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	f000 80a0 	beq.w	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c42:	2300      	movs	r3, #0
 8003c44:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c46:	4b47      	ldr	r3, [pc, #284]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003c52:	2301      	movs	r3, #1
 8003c54:	e000      	b.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003c56:	2300      	movs	r3, #0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d00d      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c5c:	4b41      	ldr	r3, [pc, #260]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c60:	4a40      	ldr	r2, [pc, #256]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c66:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c68:	4b3e      	ldr	r3, [pc, #248]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c70:	60bb      	str	r3, [r7, #8]
 8003c72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c74:	2301      	movs	r3, #1
 8003c76:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c78:	4b3b      	ldr	r3, [pc, #236]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a3a      	ldr	r2, [pc, #232]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c82:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c84:	f7fe fb84 	bl	8002390 <HAL_GetTick>
 8003c88:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003c8a:	e009      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c8c:	f7fe fb80 	bl	8002390 <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d902      	bls.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	74fb      	strb	r3, [r7, #19]
        break;
 8003c9e:	e005      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ca0:	4b31      	ldr	r3, [pc, #196]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d0ef      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003cac:	7cfb      	ldrb	r3, [r7, #19]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d15c      	bne.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003cb2:	4b2c      	ldr	r3, [pc, #176]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cb8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cbc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d01f      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cca:	697a      	ldr	r2, [r7, #20]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d019      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003cd0:	4b24      	ldr	r3, [pc, #144]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cda:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003cdc:	4b21      	ldr	r3, [pc, #132]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce2:	4a20      	ldr	r2, [pc, #128]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ce4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ce8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003cec:	4b1d      	ldr	r3, [pc, #116]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cf2:	4a1c      	ldr	r2, [pc, #112]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cf4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cf8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003cfc:	4a19      	ldr	r2, [pc, #100]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	f003 0301 	and.w	r3, r3, #1
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d016      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d0e:	f7fe fb3f 	bl	8002390 <HAL_GetTick>
 8003d12:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d14:	e00b      	b.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d16:	f7fe fb3b 	bl	8002390 <HAL_GetTick>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d902      	bls.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003d28:	2303      	movs	r3, #3
 8003d2a:	74fb      	strb	r3, [r7, #19]
            break;
 8003d2c:	e006      	b.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d34:	f003 0302 	and.w	r3, r3, #2
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d0ec      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003d3c:	7cfb      	ldrb	r3, [r7, #19]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d10c      	bne.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d42:	4b08      	ldr	r3, [pc, #32]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d48:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d52:	4904      	ldr	r1, [pc, #16]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003d5a:	e009      	b.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d5c:	7cfb      	ldrb	r3, [r7, #19]
 8003d5e:	74bb      	strb	r3, [r7, #18]
 8003d60:	e006      	b.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003d62:	bf00      	nop
 8003d64:	40021000 	.word	0x40021000
 8003d68:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d6c:	7cfb      	ldrb	r3, [r7, #19]
 8003d6e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d70:	7c7b      	ldrb	r3, [r7, #17]
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d105      	bne.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d76:	4b9e      	ldr	r3, [pc, #632]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d7a:	4a9d      	ldr	r2, [pc, #628]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d80:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00a      	beq.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d8e:	4b98      	ldr	r3, [pc, #608]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d94:	f023 0203 	bic.w	r2, r3, #3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d9c:	4994      	ldr	r1, [pc, #592]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 0302 	and.w	r3, r3, #2
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d00a      	beq.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003db0:	4b8f      	ldr	r3, [pc, #572]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003db6:	f023 020c 	bic.w	r2, r3, #12
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dbe:	498c      	ldr	r1, [pc, #560]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0304 	and.w	r3, r3, #4
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d00a      	beq.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003dd2:	4b87      	ldr	r3, [pc, #540]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dd8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de0:	4983      	ldr	r1, [pc, #524]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003de2:	4313      	orrs	r3, r2
 8003de4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0308 	and.w	r3, r3, #8
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d00a      	beq.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003df4:	4b7e      	ldr	r3, [pc, #504]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dfa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e02:	497b      	ldr	r1, [pc, #492]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e04:	4313      	orrs	r3, r2
 8003e06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0310 	and.w	r3, r3, #16
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d00a      	beq.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e16:	4b76      	ldr	r3, [pc, #472]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e1c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e24:	4972      	ldr	r1, [pc, #456]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e26:	4313      	orrs	r3, r2
 8003e28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 0320 	and.w	r3, r3, #32
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00a      	beq.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e38:	4b6d      	ldr	r3, [pc, #436]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e3e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e46:	496a      	ldr	r1, [pc, #424]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d00a      	beq.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e5a:	4b65      	ldr	r3, [pc, #404]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e60:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e68:	4961      	ldr	r1, [pc, #388]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d00a      	beq.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003e7c:	4b5c      	ldr	r3, [pc, #368]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e82:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e8a:	4959      	ldr	r1, [pc, #356]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d00a      	beq.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e9e:	4b54      	ldr	r3, [pc, #336]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ea4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003eac:	4950      	ldr	r1, [pc, #320]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d00a      	beq.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ec0:	4b4b      	ldr	r3, [pc, #300]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ec6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ece:	4948      	ldr	r1, [pc, #288]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d00a      	beq.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ee2:	4b43      	ldr	r3, [pc, #268]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ee8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ef0:	493f      	ldr	r1, [pc, #252]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d028      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f04:	4b3a      	ldr	r3, [pc, #232]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f0a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f12:	4937      	ldr	r1, [pc, #220]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f14:	4313      	orrs	r3, r2
 8003f16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f22:	d106      	bne.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f24:	4b32      	ldr	r3, [pc, #200]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	4a31      	ldr	r2, [pc, #196]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f2e:	60d3      	str	r3, [r2, #12]
 8003f30:	e011      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f36:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f3a:	d10c      	bne.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	3304      	adds	r3, #4
 8003f40:	2101      	movs	r1, #1
 8003f42:	4618      	mov	r0, r3
 8003f44:	f000 f8c8 	bl	80040d8 <RCCEx_PLLSAI1_Config>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003f4c:	7cfb      	ldrb	r3, [r7, #19]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d001      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003f52:	7cfb      	ldrb	r3, [r7, #19]
 8003f54:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d028      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003f62:	4b23      	ldr	r3, [pc, #140]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f68:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f70:	491f      	ldr	r1, [pc, #124]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f7c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f80:	d106      	bne.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f82:	4b1b      	ldr	r3, [pc, #108]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	4a1a      	ldr	r2, [pc, #104]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f88:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f8c:	60d3      	str	r3, [r2, #12]
 8003f8e:	e011      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f94:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f98:	d10c      	bne.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	3304      	adds	r3, #4
 8003f9e:	2101      	movs	r1, #1
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f000 f899 	bl	80040d8 <RCCEx_PLLSAI1_Config>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003faa:	7cfb      	ldrb	r3, [r7, #19]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d001      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003fb0:	7cfb      	ldrb	r3, [r7, #19]
 8003fb2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d02b      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fc6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fce:	4908      	ldr	r1, [pc, #32]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fde:	d109      	bne.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fe0:	4b03      	ldr	r3, [pc, #12]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	4a02      	ldr	r2, [pc, #8]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fe6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fea:	60d3      	str	r3, [r2, #12]
 8003fec:	e014      	b.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003fee:	bf00      	nop
 8003ff0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ff8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ffc:	d10c      	bne.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	3304      	adds	r3, #4
 8004002:	2101      	movs	r1, #1
 8004004:	4618      	mov	r0, r3
 8004006:	f000 f867 	bl	80040d8 <RCCEx_PLLSAI1_Config>
 800400a:	4603      	mov	r3, r0
 800400c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800400e:	7cfb      	ldrb	r3, [r7, #19]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d001      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004014:	7cfb      	ldrb	r3, [r7, #19]
 8004016:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004020:	2b00      	cmp	r3, #0
 8004022:	d02f      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004024:	4b2b      	ldr	r3, [pc, #172]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800402a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004032:	4928      	ldr	r1, [pc, #160]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004034:	4313      	orrs	r3, r2
 8004036:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800403e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004042:	d10d      	bne.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	3304      	adds	r3, #4
 8004048:	2102      	movs	r1, #2
 800404a:	4618      	mov	r0, r3
 800404c:	f000 f844 	bl	80040d8 <RCCEx_PLLSAI1_Config>
 8004050:	4603      	mov	r3, r0
 8004052:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004054:	7cfb      	ldrb	r3, [r7, #19]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d014      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800405a:	7cfb      	ldrb	r3, [r7, #19]
 800405c:	74bb      	strb	r3, [r7, #18]
 800405e:	e011      	b.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004064:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004068:	d10c      	bne.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	3320      	adds	r3, #32
 800406e:	2102      	movs	r1, #2
 8004070:	4618      	mov	r0, r3
 8004072:	f000 f925 	bl	80042c0 <RCCEx_PLLSAI2_Config>
 8004076:	4603      	mov	r3, r0
 8004078:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800407a:	7cfb      	ldrb	r3, [r7, #19]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d001      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004080:	7cfb      	ldrb	r3, [r7, #19]
 8004082:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800408c:	2b00      	cmp	r3, #0
 800408e:	d00a      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004090:	4b10      	ldr	r3, [pc, #64]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004092:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004096:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800409e:	490d      	ldr	r1, [pc, #52]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040a0:	4313      	orrs	r3, r2
 80040a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d00b      	beq.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80040b2:	4b08      	ldr	r3, [pc, #32]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040b8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040c2:	4904      	ldr	r1, [pc, #16]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80040ca:	7cbb      	ldrb	r3, [r7, #18]
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3718      	adds	r7, #24
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}
 80040d4:	40021000 	.word	0x40021000

080040d8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80040e2:	2300      	movs	r3, #0
 80040e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80040e6:	4b75      	ldr	r3, [pc, #468]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	f003 0303 	and.w	r3, r3, #3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d018      	beq.n	8004124 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80040f2:	4b72      	ldr	r3, [pc, #456]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	f003 0203 	and.w	r2, r3, #3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	429a      	cmp	r2, r3
 8004100:	d10d      	bne.n	800411e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
       ||
 8004106:	2b00      	cmp	r3, #0
 8004108:	d009      	beq.n	800411e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800410a:	4b6c      	ldr	r3, [pc, #432]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	091b      	lsrs	r3, r3, #4
 8004110:	f003 0307 	and.w	r3, r3, #7
 8004114:	1c5a      	adds	r2, r3, #1
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	685b      	ldr	r3, [r3, #4]
       ||
 800411a:	429a      	cmp	r2, r3
 800411c:	d047      	beq.n	80041ae <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	73fb      	strb	r3, [r7, #15]
 8004122:	e044      	b.n	80041ae <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2b03      	cmp	r3, #3
 800412a:	d018      	beq.n	800415e <RCCEx_PLLSAI1_Config+0x86>
 800412c:	2b03      	cmp	r3, #3
 800412e:	d825      	bhi.n	800417c <RCCEx_PLLSAI1_Config+0xa4>
 8004130:	2b01      	cmp	r3, #1
 8004132:	d002      	beq.n	800413a <RCCEx_PLLSAI1_Config+0x62>
 8004134:	2b02      	cmp	r3, #2
 8004136:	d009      	beq.n	800414c <RCCEx_PLLSAI1_Config+0x74>
 8004138:	e020      	b.n	800417c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800413a:	4b60      	ldr	r3, [pc, #384]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 0302 	and.w	r3, r3, #2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d11d      	bne.n	8004182 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800414a:	e01a      	b.n	8004182 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800414c:	4b5b      	ldr	r3, [pc, #364]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004154:	2b00      	cmp	r3, #0
 8004156:	d116      	bne.n	8004186 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800415c:	e013      	b.n	8004186 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800415e:	4b57      	ldr	r3, [pc, #348]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d10f      	bne.n	800418a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800416a:	4b54      	ldr	r3, [pc, #336]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004172:	2b00      	cmp	r3, #0
 8004174:	d109      	bne.n	800418a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800417a:	e006      	b.n	800418a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	73fb      	strb	r3, [r7, #15]
      break;
 8004180:	e004      	b.n	800418c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004182:	bf00      	nop
 8004184:	e002      	b.n	800418c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004186:	bf00      	nop
 8004188:	e000      	b.n	800418c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800418a:	bf00      	nop
    }

    if(status == HAL_OK)
 800418c:	7bfb      	ldrb	r3, [r7, #15]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d10d      	bne.n	80041ae <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004192:	4b4a      	ldr	r3, [pc, #296]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004194:	68db      	ldr	r3, [r3, #12]
 8004196:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6819      	ldr	r1, [r3, #0]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	3b01      	subs	r3, #1
 80041a4:	011b      	lsls	r3, r3, #4
 80041a6:	430b      	orrs	r3, r1
 80041a8:	4944      	ldr	r1, [pc, #272]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80041ae:	7bfb      	ldrb	r3, [r7, #15]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d17d      	bne.n	80042b0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80041b4:	4b41      	ldr	r3, [pc, #260]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a40      	ldr	r2, [pc, #256]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80041ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80041be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041c0:	f7fe f8e6 	bl	8002390 <HAL_GetTick>
 80041c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80041c6:	e009      	b.n	80041dc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80041c8:	f7fe f8e2 	bl	8002390 <HAL_GetTick>
 80041cc:	4602      	mov	r2, r0
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d902      	bls.n	80041dc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80041d6:	2303      	movs	r3, #3
 80041d8:	73fb      	strb	r3, [r7, #15]
        break;
 80041da:	e005      	b.n	80041e8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80041dc:	4b37      	ldr	r3, [pc, #220]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d1ef      	bne.n	80041c8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80041e8:	7bfb      	ldrb	r3, [r7, #15]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d160      	bne.n	80042b0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d111      	bne.n	8004218 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80041f4:	4b31      	ldr	r3, [pc, #196]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80041f6:	691b      	ldr	r3, [r3, #16]
 80041f8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80041fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004200:	687a      	ldr	r2, [r7, #4]
 8004202:	6892      	ldr	r2, [r2, #8]
 8004204:	0211      	lsls	r1, r2, #8
 8004206:	687a      	ldr	r2, [r7, #4]
 8004208:	68d2      	ldr	r2, [r2, #12]
 800420a:	0912      	lsrs	r2, r2, #4
 800420c:	0452      	lsls	r2, r2, #17
 800420e:	430a      	orrs	r2, r1
 8004210:	492a      	ldr	r1, [pc, #168]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004212:	4313      	orrs	r3, r2
 8004214:	610b      	str	r3, [r1, #16]
 8004216:	e027      	b.n	8004268 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	2b01      	cmp	r3, #1
 800421c:	d112      	bne.n	8004244 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800421e:	4b27      	ldr	r3, [pc, #156]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004220:	691b      	ldr	r3, [r3, #16]
 8004222:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004226:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	6892      	ldr	r2, [r2, #8]
 800422e:	0211      	lsls	r1, r2, #8
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	6912      	ldr	r2, [r2, #16]
 8004234:	0852      	lsrs	r2, r2, #1
 8004236:	3a01      	subs	r2, #1
 8004238:	0552      	lsls	r2, r2, #21
 800423a:	430a      	orrs	r2, r1
 800423c:	491f      	ldr	r1, [pc, #124]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800423e:	4313      	orrs	r3, r2
 8004240:	610b      	str	r3, [r1, #16]
 8004242:	e011      	b.n	8004268 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004244:	4b1d      	ldr	r3, [pc, #116]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004246:	691b      	ldr	r3, [r3, #16]
 8004248:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800424c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	6892      	ldr	r2, [r2, #8]
 8004254:	0211      	lsls	r1, r2, #8
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	6952      	ldr	r2, [r2, #20]
 800425a:	0852      	lsrs	r2, r2, #1
 800425c:	3a01      	subs	r2, #1
 800425e:	0652      	lsls	r2, r2, #25
 8004260:	430a      	orrs	r2, r1
 8004262:	4916      	ldr	r1, [pc, #88]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004264:	4313      	orrs	r3, r2
 8004266:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004268:	4b14      	ldr	r3, [pc, #80]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a13      	ldr	r2, [pc, #76]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800426e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004272:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004274:	f7fe f88c 	bl	8002390 <HAL_GetTick>
 8004278:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800427a:	e009      	b.n	8004290 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800427c:	f7fe f888 	bl	8002390 <HAL_GetTick>
 8004280:	4602      	mov	r2, r0
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	2b02      	cmp	r3, #2
 8004288:	d902      	bls.n	8004290 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	73fb      	strb	r3, [r7, #15]
          break;
 800428e:	e005      	b.n	800429c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004290:	4b0a      	ldr	r3, [pc, #40]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004298:	2b00      	cmp	r3, #0
 800429a:	d0ef      	beq.n	800427c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800429c:	7bfb      	ldrb	r3, [r7, #15]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d106      	bne.n	80042b0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80042a2:	4b06      	ldr	r3, [pc, #24]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80042a4:	691a      	ldr	r2, [r3, #16]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	699b      	ldr	r3, [r3, #24]
 80042aa:	4904      	ldr	r1, [pc, #16]	@ (80042bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80042ac:	4313      	orrs	r3, r2
 80042ae:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80042b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3710      	adds	r7, #16
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	40021000 	.word	0x40021000

080042c0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042ca:	2300      	movs	r3, #0
 80042cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80042ce:	4b6a      	ldr	r3, [pc, #424]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042d0:	68db      	ldr	r3, [r3, #12]
 80042d2:	f003 0303 	and.w	r3, r3, #3
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d018      	beq.n	800430c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80042da:	4b67      	ldr	r3, [pc, #412]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	f003 0203 	and.w	r2, r3, #3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d10d      	bne.n	8004306 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
       ||
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d009      	beq.n	8004306 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80042f2:	4b61      	ldr	r3, [pc, #388]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	091b      	lsrs	r3, r3, #4
 80042f8:	f003 0307 	and.w	r3, r3, #7
 80042fc:	1c5a      	adds	r2, r3, #1
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
       ||
 8004302:	429a      	cmp	r2, r3
 8004304:	d047      	beq.n	8004396 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	73fb      	strb	r3, [r7, #15]
 800430a:	e044      	b.n	8004396 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	2b03      	cmp	r3, #3
 8004312:	d018      	beq.n	8004346 <RCCEx_PLLSAI2_Config+0x86>
 8004314:	2b03      	cmp	r3, #3
 8004316:	d825      	bhi.n	8004364 <RCCEx_PLLSAI2_Config+0xa4>
 8004318:	2b01      	cmp	r3, #1
 800431a:	d002      	beq.n	8004322 <RCCEx_PLLSAI2_Config+0x62>
 800431c:	2b02      	cmp	r3, #2
 800431e:	d009      	beq.n	8004334 <RCCEx_PLLSAI2_Config+0x74>
 8004320:	e020      	b.n	8004364 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004322:	4b55      	ldr	r3, [pc, #340]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	2b00      	cmp	r3, #0
 800432c:	d11d      	bne.n	800436a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004332:	e01a      	b.n	800436a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004334:	4b50      	ldr	r3, [pc, #320]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800433c:	2b00      	cmp	r3, #0
 800433e:	d116      	bne.n	800436e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004344:	e013      	b.n	800436e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004346:	4b4c      	ldr	r3, [pc, #304]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800434e:	2b00      	cmp	r3, #0
 8004350:	d10f      	bne.n	8004372 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004352:	4b49      	ldr	r3, [pc, #292]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d109      	bne.n	8004372 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004362:	e006      	b.n	8004372 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	73fb      	strb	r3, [r7, #15]
      break;
 8004368:	e004      	b.n	8004374 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800436a:	bf00      	nop
 800436c:	e002      	b.n	8004374 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800436e:	bf00      	nop
 8004370:	e000      	b.n	8004374 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004372:	bf00      	nop
    }

    if(status == HAL_OK)
 8004374:	7bfb      	ldrb	r3, [r7, #15]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d10d      	bne.n	8004396 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800437a:	4b3f      	ldr	r3, [pc, #252]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6819      	ldr	r1, [r3, #0]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	3b01      	subs	r3, #1
 800438c:	011b      	lsls	r3, r3, #4
 800438e:	430b      	orrs	r3, r1
 8004390:	4939      	ldr	r1, [pc, #228]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004392:	4313      	orrs	r3, r2
 8004394:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004396:	7bfb      	ldrb	r3, [r7, #15]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d167      	bne.n	800446c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800439c:	4b36      	ldr	r3, [pc, #216]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a35      	ldr	r2, [pc, #212]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043a8:	f7fd fff2 	bl	8002390 <HAL_GetTick>
 80043ac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80043ae:	e009      	b.n	80043c4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80043b0:	f7fd ffee 	bl	8002390 <HAL_GetTick>
 80043b4:	4602      	mov	r2, r0
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d902      	bls.n	80043c4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	73fb      	strb	r3, [r7, #15]
        break;
 80043c2:	e005      	b.n	80043d0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80043c4:	4b2c      	ldr	r3, [pc, #176]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d1ef      	bne.n	80043b0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80043d0:	7bfb      	ldrb	r3, [r7, #15]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d14a      	bne.n	800446c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d111      	bne.n	8004400 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80043dc:	4b26      	ldr	r3, [pc, #152]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043de:	695b      	ldr	r3, [r3, #20]
 80043e0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80043e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	6892      	ldr	r2, [r2, #8]
 80043ec:	0211      	lsls	r1, r2, #8
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	68d2      	ldr	r2, [r2, #12]
 80043f2:	0912      	lsrs	r2, r2, #4
 80043f4:	0452      	lsls	r2, r2, #17
 80043f6:	430a      	orrs	r2, r1
 80043f8:	491f      	ldr	r1, [pc, #124]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043fa:	4313      	orrs	r3, r2
 80043fc:	614b      	str	r3, [r1, #20]
 80043fe:	e011      	b.n	8004424 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004400:	4b1d      	ldr	r3, [pc, #116]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004402:	695b      	ldr	r3, [r3, #20]
 8004404:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004408:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800440c:	687a      	ldr	r2, [r7, #4]
 800440e:	6892      	ldr	r2, [r2, #8]
 8004410:	0211      	lsls	r1, r2, #8
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	6912      	ldr	r2, [r2, #16]
 8004416:	0852      	lsrs	r2, r2, #1
 8004418:	3a01      	subs	r2, #1
 800441a:	0652      	lsls	r2, r2, #25
 800441c:	430a      	orrs	r2, r1
 800441e:	4916      	ldr	r1, [pc, #88]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004420:	4313      	orrs	r3, r2
 8004422:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004424:	4b14      	ldr	r3, [pc, #80]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a13      	ldr	r2, [pc, #76]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 800442a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800442e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004430:	f7fd ffae 	bl	8002390 <HAL_GetTick>
 8004434:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004436:	e009      	b.n	800444c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004438:	f7fd ffaa 	bl	8002390 <HAL_GetTick>
 800443c:	4602      	mov	r2, r0
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	2b02      	cmp	r3, #2
 8004444:	d902      	bls.n	800444c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004446:	2303      	movs	r3, #3
 8004448:	73fb      	strb	r3, [r7, #15]
          break;
 800444a:	e005      	b.n	8004458 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800444c:	4b0a      	ldr	r3, [pc, #40]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0ef      	beq.n	8004438 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004458:	7bfb      	ldrb	r3, [r7, #15]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d106      	bne.n	800446c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800445e:	4b06      	ldr	r3, [pc, #24]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004460:	695a      	ldr	r2, [r3, #20]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	695b      	ldr	r3, [r3, #20]
 8004466:	4904      	ldr	r1, [pc, #16]	@ (8004478 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004468:	4313      	orrs	r3, r2
 800446a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800446c:	7bfb      	ldrb	r3, [r7, #15]
}
 800446e:	4618      	mov	r0, r3
 8004470:	3710      	adds	r7, #16
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	40021000 	.word	0x40021000

0800447c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d101      	bne.n	800448e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e095      	b.n	80045ba <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004492:	2b00      	cmp	r3, #0
 8004494:	d108      	bne.n	80044a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800449e:	d009      	beq.n	80044b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	61da      	str	r2, [r3, #28]
 80044a6:	e005      	b.n	80044b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2200      	movs	r2, #0
 80044ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2200      	movs	r2, #0
 80044b2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d106      	bne.n	80044d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f7fd fc6c 	bl	8001dac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2202      	movs	r2, #2
 80044d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80044ea:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80044f4:	d902      	bls.n	80044fc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80044f6:	2300      	movs	r3, #0
 80044f8:	60fb      	str	r3, [r7, #12]
 80044fa:	e002      	b.n	8004502 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80044fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004500:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800450a:	d007      	beq.n	800451c <HAL_SPI_Init+0xa0>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004514:	d002      	beq.n	800451c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2200      	movs	r2, #0
 800451a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800452c:	431a      	orrs	r2, r3
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	691b      	ldr	r3, [r3, #16]
 8004532:	f003 0302 	and.w	r3, r3, #2
 8004536:	431a      	orrs	r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	695b      	ldr	r3, [r3, #20]
 800453c:	f003 0301 	and.w	r3, r3, #1
 8004540:	431a      	orrs	r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	699b      	ldr	r3, [r3, #24]
 8004546:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800454a:	431a      	orrs	r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	69db      	ldr	r3, [r3, #28]
 8004550:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004554:	431a      	orrs	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a1b      	ldr	r3, [r3, #32]
 800455a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800455e:	ea42 0103 	orr.w	r1, r2, r3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004566:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	430a      	orrs	r2, r1
 8004570:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	0c1b      	lsrs	r3, r3, #16
 8004578:	f003 0204 	and.w	r2, r3, #4
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004580:	f003 0310 	and.w	r3, r3, #16
 8004584:	431a      	orrs	r2, r3
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800458a:	f003 0308 	and.w	r3, r3, #8
 800458e:	431a      	orrs	r2, r3
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004598:	ea42 0103 	orr.w	r1, r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	430a      	orrs	r2, r1
 80045a8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2201      	movs	r2, #1
 80045b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80045b8:	2300      	movs	r3, #0
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3710      	adds	r7, #16
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045c2:	b580      	push	{r7, lr}
 80045c4:	b088      	sub	sp, #32
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	60f8      	str	r0, [r7, #12]
 80045ca:	60b9      	str	r1, [r7, #8]
 80045cc:	603b      	str	r3, [r7, #0]
 80045ce:	4613      	mov	r3, r2
 80045d0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045d2:	f7fd fedd 	bl	8002390 <HAL_GetTick>
 80045d6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80045d8:	88fb      	ldrh	r3, [r7, #6]
 80045da:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d001      	beq.n	80045ec <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80045e8:	2302      	movs	r3, #2
 80045ea:	e15c      	b.n	80048a6 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d002      	beq.n	80045f8 <HAL_SPI_Transmit+0x36>
 80045f2:	88fb      	ldrh	r3, [r7, #6]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d101      	bne.n	80045fc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	e154      	b.n	80048a6 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004602:	2b01      	cmp	r3, #1
 8004604:	d101      	bne.n	800460a <HAL_SPI_Transmit+0x48>
 8004606:	2302      	movs	r3, #2
 8004608:	e14d      	b.n	80048a6 <HAL_SPI_Transmit+0x2e4>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2201      	movs	r2, #1
 800460e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2203      	movs	r2, #3
 8004616:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2200      	movs	r2, #0
 800461e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	68ba      	ldr	r2, [r7, #8]
 8004624:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	88fa      	ldrh	r2, [r7, #6]
 800462a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	88fa      	ldrh	r2, [r7, #6]
 8004630:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2200      	movs	r2, #0
 8004636:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2200      	movs	r2, #0
 800463c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2200      	movs	r2, #0
 800464c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2200      	movs	r2, #0
 8004652:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800465c:	d10f      	bne.n	800467e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800466c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800467c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004688:	2b40      	cmp	r3, #64	@ 0x40
 800468a:	d007      	beq.n	800469c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800469a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80046a4:	d952      	bls.n	800474c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d002      	beq.n	80046b4 <HAL_SPI_Transmit+0xf2>
 80046ae:	8b7b      	ldrh	r3, [r7, #26]
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d145      	bne.n	8004740 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b8:	881a      	ldrh	r2, [r3, #0]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046c4:	1c9a      	adds	r2, r3, #2
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	3b01      	subs	r3, #1
 80046d2:	b29a      	uxth	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80046d8:	e032      	b.n	8004740 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	f003 0302 	and.w	r3, r3, #2
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d112      	bne.n	800470e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ec:	881a      	ldrh	r2, [r3, #0]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046f8:	1c9a      	adds	r2, r3, #2
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004702:	b29b      	uxth	r3, r3
 8004704:	3b01      	subs	r3, #1
 8004706:	b29a      	uxth	r2, r3
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800470c:	e018      	b.n	8004740 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800470e:	f7fd fe3f 	bl	8002390 <HAL_GetTick>
 8004712:	4602      	mov	r2, r0
 8004714:	69fb      	ldr	r3, [r7, #28]
 8004716:	1ad3      	subs	r3, r2, r3
 8004718:	683a      	ldr	r2, [r7, #0]
 800471a:	429a      	cmp	r2, r3
 800471c:	d803      	bhi.n	8004726 <HAL_SPI_Transmit+0x164>
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004724:	d102      	bne.n	800472c <HAL_SPI_Transmit+0x16a>
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d109      	bne.n	8004740 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e0b2      	b.n	80048a6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004744:	b29b      	uxth	r3, r3
 8004746:	2b00      	cmp	r3, #0
 8004748:	d1c7      	bne.n	80046da <HAL_SPI_Transmit+0x118>
 800474a:	e083      	b.n	8004854 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d002      	beq.n	800475a <HAL_SPI_Transmit+0x198>
 8004754:	8b7b      	ldrh	r3, [r7, #26]
 8004756:	2b01      	cmp	r3, #1
 8004758:	d177      	bne.n	800484a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800475e:	b29b      	uxth	r3, r3
 8004760:	2b01      	cmp	r3, #1
 8004762:	d912      	bls.n	800478a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004768:	881a      	ldrh	r2, [r3, #0]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004774:	1c9a      	adds	r2, r3, #2
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800477e:	b29b      	uxth	r3, r3
 8004780:	3b02      	subs	r3, #2
 8004782:	b29a      	uxth	r2, r3
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004788:	e05f      	b.n	800484a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	330c      	adds	r3, #12
 8004794:	7812      	ldrb	r2, [r2, #0]
 8004796:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800479c:	1c5a      	adds	r2, r3, #1
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	3b01      	subs	r3, #1
 80047aa:	b29a      	uxth	r2, r3
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80047b0:	e04b      	b.n	800484a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	f003 0302 	and.w	r3, r3, #2
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d12b      	bne.n	8004818 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d912      	bls.n	80047f0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ce:	881a      	ldrh	r2, [r3, #0]
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047da:	1c9a      	adds	r2, r3, #2
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	3b02      	subs	r3, #2
 80047e8:	b29a      	uxth	r2, r3
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80047ee:	e02c      	b.n	800484a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	330c      	adds	r3, #12
 80047fa:	7812      	ldrb	r2, [r2, #0]
 80047fc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004802:	1c5a      	adds	r2, r3, #1
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800480c:	b29b      	uxth	r3, r3
 800480e:	3b01      	subs	r3, #1
 8004810:	b29a      	uxth	r2, r3
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004816:	e018      	b.n	800484a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004818:	f7fd fdba 	bl	8002390 <HAL_GetTick>
 800481c:	4602      	mov	r2, r0
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	683a      	ldr	r2, [r7, #0]
 8004824:	429a      	cmp	r2, r3
 8004826:	d803      	bhi.n	8004830 <HAL_SPI_Transmit+0x26e>
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800482e:	d102      	bne.n	8004836 <HAL_SPI_Transmit+0x274>
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d109      	bne.n	800484a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2201      	movs	r2, #1
 800483a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2200      	movs	r2, #0
 8004842:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e02d      	b.n	80048a6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800484e:	b29b      	uxth	r3, r3
 8004850:	2b00      	cmp	r3, #0
 8004852:	d1ae      	bne.n	80047b2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004854:	69fa      	ldr	r2, [r7, #28]
 8004856:	6839      	ldr	r1, [r7, #0]
 8004858:	68f8      	ldr	r0, [r7, #12]
 800485a:	f000 fbd3 	bl	8005004 <SPI_EndRxTxTransaction>
 800485e:	4603      	mov	r3, r0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d002      	beq.n	800486a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2220      	movs	r2, #32
 8004868:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d10a      	bne.n	8004888 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004872:	2300      	movs	r3, #0
 8004874:	617b      	str	r3, [r7, #20]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	617b      	str	r3, [r7, #20]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	617b      	str	r3, [r7, #20]
 8004886:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800489c:	2b00      	cmp	r3, #0
 800489e:	d001      	beq.n	80048a4 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e000      	b.n	80048a6 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80048a4:	2300      	movs	r3, #0
  }
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3720      	adds	r7, #32
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
	...

080048b0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b084      	sub	sp, #16
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	4613      	mov	r3, r2
 80048bc:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d001      	beq.n	80048ce <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80048ca:	2302      	movs	r3, #2
 80048cc:	e0d4      	b.n	8004a78 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d002      	beq.n	80048da <HAL_SPI_Transmit_DMA+0x2a>
 80048d4:	88fb      	ldrh	r3, [r7, #6]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d101      	bne.n	80048de <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e0cc      	b.n	8004a78 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d101      	bne.n	80048ec <HAL_SPI_Transmit_DMA+0x3c>
 80048e8:	2302      	movs	r3, #2
 80048ea:	e0c5      	b.n	8004a78 <HAL_SPI_Transmit_DMA+0x1c8>
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2203      	movs	r2, #3
 80048f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2200      	movs	r2, #0
 8004900:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	68ba      	ldr	r2, [r7, #8]
 8004906:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	88fa      	ldrh	r2, [r7, #6]
 800490c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	88fa      	ldrh	r2, [r7, #6]
 8004912:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2200      	movs	r2, #0
 8004918:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2200      	movs	r2, #0
 800491e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2200      	movs	r2, #0
 8004924:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2200      	movs	r2, #0
 800492a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800493e:	d10f      	bne.n	8004960 <HAL_SPI_Transmit_DMA+0xb0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800494e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800495e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004964:	4a46      	ldr	r2, [pc, #280]	@ (8004a80 <HAL_SPI_Transmit_DMA+0x1d0>)
 8004966:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800496c:	4a45      	ldr	r2, [pc, #276]	@ (8004a84 <HAL_SPI_Transmit_DMA+0x1d4>)
 800496e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004974:	4a44      	ldr	r2, [pc, #272]	@ (8004a88 <HAL_SPI_Transmit_DMA+0x1d8>)
 8004976:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800497c:	2200      	movs	r2, #0
 800497e:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	685a      	ldr	r2, [r3, #4]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800498e:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004998:	d82d      	bhi.n	80049f6 <HAL_SPI_Transmit_DMA+0x146>
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049a4:	d127      	bne.n	80049f6 <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	f003 0301 	and.w	r3, r3, #1
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d10f      	bne.n	80049d4 <HAL_SPI_Transmit_DMA+0x124>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	685a      	ldr	r2, [r3, #4]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80049c2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	085b      	lsrs	r3, r3, #1
 80049cc:	b29a      	uxth	r2, r3
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80049d2:	e010      	b.n	80049f6 <HAL_SPI_Transmit_DMA+0x146>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	685a      	ldr	r2, [r3, #4]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049e2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	085b      	lsrs	r3, r3, #1
 80049ec:	b29b      	uxth	r3, r3
 80049ee:	3301      	adds	r3, #1
 80049f0:	b29a      	uxth	r2, r3
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049fe:	4619      	mov	r1, r3
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	330c      	adds	r3, #12
 8004a06:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a0c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004a0e:	f7fd fe95 	bl	800273c <HAL_DMA_Start_IT>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d00b      	beq.n	8004a30 <HAL_SPI_Transmit_DMA+0x180>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a1c:	f043 0210 	orr.w	r2, r3, #16
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2200      	movs	r2, #0
 8004a28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e023      	b.n	8004a78 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a3a:	2b40      	cmp	r3, #64	@ 0x40
 8004a3c:	d007      	beq.n	8004a4e <HAL_SPI_Transmit_DMA+0x19e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a4c:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2200      	movs	r2, #0
 8004a52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	685a      	ldr	r2, [r3, #4]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f042 0220 	orr.w	r2, r2, #32
 8004a64:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	685a      	ldr	r2, [r3, #4]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f042 0202 	orr.w	r2, r2, #2
 8004a74:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004a76:	2300      	movs	r3, #0
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3710      	adds	r7, #16
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	08004d43 	.word	0x08004d43
 8004a84:	08004c9d 	.word	0x08004c9d
 8004a88:	08004d5f 	.word	0x08004d5f

08004a8c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b088      	sub	sp, #32
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004aa4:	69bb      	ldr	r3, [r7, #24]
 8004aa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d10e      	bne.n	8004acc <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004aae:	69bb      	ldr	r3, [r7, #24]
 8004ab0:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d009      	beq.n	8004acc <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004ab8:	69fb      	ldr	r3, [r7, #28]
 8004aba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d004      	beq.n	8004acc <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	4798      	blx	r3
    return;
 8004aca:	e0ce      	b.n	8004c6a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004acc:	69bb      	ldr	r3, [r7, #24]
 8004ace:	f003 0302 	and.w	r3, r3, #2
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d009      	beq.n	8004aea <HAL_SPI_IRQHandler+0x5e>
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d004      	beq.n	8004aea <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	4798      	blx	r3
    return;
 8004ae8:	e0bf      	b.n	8004c6a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	f003 0320 	and.w	r3, r3, #32
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d10a      	bne.n	8004b0a <HAL_SPI_IRQHandler+0x7e>
 8004af4:	69bb      	ldr	r3, [r7, #24]
 8004af6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d105      	bne.n	8004b0a <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	f000 80b0 	beq.w	8004c6a <HAL_SPI_IRQHandler+0x1de>
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	f003 0320 	and.w	r3, r3, #32
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	f000 80aa 	beq.w	8004c6a <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d023      	beq.n	8004b68 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	2b03      	cmp	r3, #3
 8004b2a:	d011      	beq.n	8004b50 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b30:	f043 0204 	orr.w	r2, r3, #4
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b38:	2300      	movs	r3, #0
 8004b3a:	617b      	str	r3, [r7, #20]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	617b      	str	r3, [r7, #20]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	617b      	str	r3, [r7, #20]
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	e00b      	b.n	8004b68 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b50:	2300      	movs	r3, #0
 8004b52:	613b      	str	r3, [r7, #16]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	613b      	str	r3, [r7, #16]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	613b      	str	r3, [r7, #16]
 8004b64:	693b      	ldr	r3, [r7, #16]
        return;
 8004b66:	e080      	b.n	8004c6a <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004b68:	69bb      	ldr	r3, [r7, #24]
 8004b6a:	f003 0320 	and.w	r3, r3, #32
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d014      	beq.n	8004b9c <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b76:	f043 0201 	orr.w	r2, r3, #1
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004b7e:	2300      	movs	r3, #0
 8004b80:	60fb      	str	r3, [r7, #12]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	60fb      	str	r3, [r7, #12]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b98:	601a      	str	r2, [r3, #0]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d00c      	beq.n	8004bc0 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004baa:	f043 0208 	orr.w	r2, r3, #8
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	60bb      	str	r3, [r7, #8]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	60bb      	str	r3, [r7, #8]
 8004bbe:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d04f      	beq.n	8004c68 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	685a      	ldr	r2, [r3, #4]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004bd6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	f003 0302 	and.w	r3, r3, #2
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d104      	bne.n	8004bf4 <HAL_SPI_IRQHandler+0x168>
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	f003 0301 	and.w	r3, r3, #1
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d034      	beq.n	8004c5e <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	685a      	ldr	r2, [r3, #4]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f022 0203 	bic.w	r2, r2, #3
 8004c02:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d011      	beq.n	8004c30 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c10:	4a17      	ldr	r2, [pc, #92]	@ (8004c70 <HAL_SPI_IRQHandler+0x1e4>)
 8004c12:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f7fd fe2d 	bl	8002878 <HAL_DMA_Abort_IT>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d005      	beq.n	8004c30 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c28:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d016      	beq.n	8004c66 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c3c:	4a0c      	ldr	r2, [pc, #48]	@ (8004c70 <HAL_SPI_IRQHandler+0x1e4>)
 8004c3e:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c44:	4618      	mov	r0, r3
 8004c46:	f7fd fe17 	bl	8002878 <HAL_DMA_Abort_IT>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d00a      	beq.n	8004c66 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c54:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8004c5c:	e003      	b.n	8004c66 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f000 f812 	bl	8004c88 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004c64:	e000      	b.n	8004c68 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8004c66:	bf00      	nop
    return;
 8004c68:	bf00      	nop
  }
}
 8004c6a:	3720      	adds	r7, #32
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	08004d9f 	.word	0x08004d9f

08004c74 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004c7c:	bf00      	nop
 8004c7e:	370c      	adds	r7, #12
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr

08004c88 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004c90:	bf00      	nop
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b086      	sub	sp, #24
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ca8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004caa:	f7fd fb71 	bl	8002390 <HAL_GetTick>
 8004cae:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 0320 	and.w	r3, r3, #32
 8004cba:	2b20      	cmp	r3, #32
 8004cbc:	d03b      	beq.n	8004d36 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	685a      	ldr	r2, [r3, #4]
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f022 0220 	bic.w	r2, r2, #32
 8004ccc:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	685a      	ldr	r2, [r3, #4]
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f022 0202 	bic.w	r2, r2, #2
 8004cdc:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004cde:	693a      	ldr	r2, [r7, #16]
 8004ce0:	2164      	movs	r1, #100	@ 0x64
 8004ce2:	6978      	ldr	r0, [r7, #20]
 8004ce4:	f000 f98e 	bl	8005004 <SPI_EndRxTxTransaction>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d005      	beq.n	8004cfa <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cf2:	f043 0220 	orr.w	r2, r3, #32
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d10a      	bne.n	8004d18 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d02:	2300      	movs	r3, #0
 8004d04:	60fb      	str	r3, [r7, #12]
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	60fb      	str	r3, [r7, #12]
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	60fb      	str	r3, [r7, #12]
 8004d16:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d003      	beq.n	8004d36 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004d2e:	6978      	ldr	r0, [r7, #20]
 8004d30:	f7ff ffaa 	bl	8004c88 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004d34:	e002      	b.n	8004d3c <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004d36:	6978      	ldr	r0, [r7, #20]
 8004d38:	f7fc fef6 	bl	8001b28 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004d3c:	3718      	adds	r7, #24
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}

08004d42 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004d42:	b580      	push	{r7, lr}
 8004d44:	b084      	sub	sp, #16
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d4e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004d50:	68f8      	ldr	r0, [r7, #12]
 8004d52:	f7ff ff8f 	bl	8004c74 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004d56:	bf00      	nop
 8004d58:	3710      	adds	r7, #16
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}

08004d5e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004d5e:	b580      	push	{r7, lr}
 8004d60:	b084      	sub	sp, #16
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d6a:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	685a      	ldr	r2, [r3, #4]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f022 0203 	bic.w	r2, r2, #3
 8004d7a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d80:	f043 0210 	orr.w	r2, r3, #16
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004d90:	68f8      	ldr	r0, [r7, #12]
 8004d92:	f7ff ff79 	bl	8004c88 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004d96:	bf00      	nop
 8004d98:	3710      	adds	r7, #16
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}

08004d9e <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d9e:	b580      	push	{r7, lr}
 8004da0:	b084      	sub	sp, #16
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004daa:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2200      	movs	r2, #0
 8004db8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004dba:	68f8      	ldr	r0, [r7, #12]
 8004dbc:	f7ff ff64 	bl	8004c88 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004dc0:	bf00      	nop
 8004dc2:	3710      	adds	r7, #16
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}

08004dc8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b088      	sub	sp, #32
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	603b      	str	r3, [r7, #0]
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004dd8:	f7fd fada 	bl	8002390 <HAL_GetTick>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004de0:	1a9b      	subs	r3, r3, r2
 8004de2:	683a      	ldr	r2, [r7, #0]
 8004de4:	4413      	add	r3, r2
 8004de6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004de8:	f7fd fad2 	bl	8002390 <HAL_GetTick>
 8004dec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004dee:	4b39      	ldr	r3, [pc, #228]	@ (8004ed4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	015b      	lsls	r3, r3, #5
 8004df4:	0d1b      	lsrs	r3, r3, #20
 8004df6:	69fa      	ldr	r2, [r7, #28]
 8004df8:	fb02 f303 	mul.w	r3, r2, r3
 8004dfc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004dfe:	e054      	b.n	8004eaa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e06:	d050      	beq.n	8004eaa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e08:	f7fd fac2 	bl	8002390 <HAL_GetTick>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	69fa      	ldr	r2, [r7, #28]
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d902      	bls.n	8004e1e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d13d      	bne.n	8004e9a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	685a      	ldr	r2, [r3, #4]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004e2c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e36:	d111      	bne.n	8004e5c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e40:	d004      	beq.n	8004e4c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e4a:	d107      	bne.n	8004e5c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e5a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e64:	d10f      	bne.n	8004e86 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e74:	601a      	str	r2, [r3, #0]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e84:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2200      	movs	r2, #0
 8004e92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	e017      	b.n	8004eca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d101      	bne.n	8004ea4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	3b01      	subs	r3, #1
 8004ea8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	689a      	ldr	r2, [r3, #8]
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	68ba      	ldr	r2, [r7, #8]
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	bf0c      	ite	eq
 8004eba:	2301      	moveq	r3, #1
 8004ebc:	2300      	movne	r3, #0
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	461a      	mov	r2, r3
 8004ec2:	79fb      	ldrb	r3, [r7, #7]
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d19b      	bne.n	8004e00 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004ec8:	2300      	movs	r3, #0
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3720      	adds	r7, #32
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	20000200 	.word	0x20000200

08004ed8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b08a      	sub	sp, #40	@ 0x28
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	607a      	str	r2, [r7, #4]
 8004ee4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004eea:	f7fd fa51 	bl	8002390 <HAL_GetTick>
 8004eee:	4602      	mov	r2, r0
 8004ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef2:	1a9b      	subs	r3, r3, r2
 8004ef4:	683a      	ldr	r2, [r7, #0]
 8004ef6:	4413      	add	r3, r2
 8004ef8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004efa:	f7fd fa49 	bl	8002390 <HAL_GetTick>
 8004efe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	330c      	adds	r3, #12
 8004f06:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004f08:	4b3d      	ldr	r3, [pc, #244]	@ (8005000 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	4413      	add	r3, r2
 8004f12:	00da      	lsls	r2, r3, #3
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	0d1b      	lsrs	r3, r3, #20
 8004f18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f1a:	fb02 f303 	mul.w	r3, r2, r3
 8004f1e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004f20:	e060      	b.n	8004fe4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004f28:	d107      	bne.n	8004f3a <SPI_WaitFifoStateUntilTimeout+0x62>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d104      	bne.n	8004f3a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	781b      	ldrb	r3, [r3, #0]
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004f38:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f40:	d050      	beq.n	8004fe4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f42:	f7fd fa25 	bl	8002390 <HAL_GetTick>
 8004f46:	4602      	mov	r2, r0
 8004f48:	6a3b      	ldr	r3, [r7, #32]
 8004f4a:	1ad3      	subs	r3, r2, r3
 8004f4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f4e:	429a      	cmp	r2, r3
 8004f50:	d902      	bls.n	8004f58 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d13d      	bne.n	8004fd4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	685a      	ldr	r2, [r3, #4]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004f66:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f70:	d111      	bne.n	8004f96 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f7a:	d004      	beq.n	8004f86 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f84:	d107      	bne.n	8004f96 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f94:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f9e:	d10f      	bne.n	8004fc0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004fae:	601a      	str	r2, [r3, #0]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004fbe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	e010      	b.n	8004ff6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004fd4:	69bb      	ldr	r3, [r7, #24]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d101      	bne.n	8004fde <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	3b01      	subs	r3, #1
 8004fe2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	689a      	ldr	r2, [r3, #8]
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	4013      	ands	r3, r2
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d196      	bne.n	8004f22 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004ff4:	2300      	movs	r3, #0
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3728      	adds	r7, #40	@ 0x28
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	20000200 	.word	0x20000200

08005004 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b086      	sub	sp, #24
 8005008:	af02      	add	r7, sp, #8
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	9300      	str	r3, [sp, #0]
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	2200      	movs	r2, #0
 8005018:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	f7ff ff5b 	bl	8004ed8 <SPI_WaitFifoStateUntilTimeout>
 8005022:	4603      	mov	r3, r0
 8005024:	2b00      	cmp	r3, #0
 8005026:	d007      	beq.n	8005038 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800502c:	f043 0220 	orr.w	r2, r3, #32
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005034:	2303      	movs	r3, #3
 8005036:	e027      	b.n	8005088 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	9300      	str	r3, [sp, #0]
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	2200      	movs	r2, #0
 8005040:	2180      	movs	r1, #128	@ 0x80
 8005042:	68f8      	ldr	r0, [r7, #12]
 8005044:	f7ff fec0 	bl	8004dc8 <SPI_WaitFlagStateUntilTimeout>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d007      	beq.n	800505e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005052:	f043 0220 	orr.w	r2, r3, #32
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800505a:	2303      	movs	r3, #3
 800505c:	e014      	b.n	8005088 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	9300      	str	r3, [sp, #0]
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	2200      	movs	r2, #0
 8005066:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800506a:	68f8      	ldr	r0, [r7, #12]
 800506c:	f7ff ff34 	bl	8004ed8 <SPI_WaitFifoStateUntilTimeout>
 8005070:	4603      	mov	r3, r0
 8005072:	2b00      	cmp	r3, #0
 8005074:	d007      	beq.n	8005086 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800507a:	f043 0220 	orr.w	r2, r3, #32
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005082:	2303      	movs	r3, #3
 8005084:	e000      	b.n	8005088 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005086:	2300      	movs	r3, #0
}
 8005088:	4618      	mov	r0, r3
 800508a:	3710      	adds	r7, #16
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d101      	bne.n	80050a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e040      	b.n	8005124 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d106      	bne.n	80050b8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f7fd f876 	bl	80021a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2224      	movs	r2, #36	@ 0x24
 80050bc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f022 0201 	bic.w	r2, r2, #1
 80050cc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d002      	beq.n	80050dc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 fea6 	bl	8005e28 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 fbeb 	bl	80058b8 <UART_SetConfig>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d101      	bne.n	80050ec <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e01b      	b.n	8005124 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	685a      	ldr	r2, [r3, #4]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	689a      	ldr	r2, [r3, #8]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800510a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681a      	ldr	r2, [r3, #0]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f042 0201 	orr.w	r2, r2, #1
 800511a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f000 ff25 	bl	8005f6c <UART_CheckIdleState>
 8005122:	4603      	mov	r3, r0
}
 8005124:	4618      	mov	r0, r3
 8005126:	3708      	adds	r7, #8
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}

0800512c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800512c:	b480      	push	{r7}
 800512e:	b08b      	sub	sp, #44	@ 0x2c
 8005130:	af00      	add	r7, sp, #0
 8005132:	60f8      	str	r0, [r7, #12]
 8005134:	60b9      	str	r1, [r7, #8]
 8005136:	4613      	mov	r3, r2
 8005138:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800513e:	2b20      	cmp	r3, #32
 8005140:	d147      	bne.n	80051d2 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d002      	beq.n	800514e <HAL_UART_Transmit_IT+0x22>
 8005148:	88fb      	ldrh	r3, [r7, #6]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d101      	bne.n	8005152 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e040      	b.n	80051d4 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	68ba      	ldr	r2, [r7, #8]
 8005156:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	88fa      	ldrh	r2, [r7, #6]
 800515c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	88fa      	ldrh	r2, [r7, #6]
 8005164:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2200      	movs	r2, #0
 800516c:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2200      	movs	r2, #0
 8005172:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2221      	movs	r2, #33	@ 0x21
 800517a:	67da      	str	r2, [r3, #124]	@ 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005184:	d107      	bne.n	8005196 <HAL_UART_Transmit_IT+0x6a>
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	691b      	ldr	r3, [r3, #16]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d103      	bne.n	8005196 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	4a13      	ldr	r2, [pc, #76]	@ (80051e0 <HAL_UART_Transmit_IT+0xb4>)
 8005192:	66da      	str	r2, [r3, #108]	@ 0x6c
 8005194:	e002      	b.n	800519c <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	4a12      	ldr	r2, [pc, #72]	@ (80051e4 <HAL_UART_Transmit_IT+0xb8>)
 800519a:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	e853 3f00 	ldrex	r3, [r3]
 80051a8:	613b      	str	r3, [r7, #16]
   return(result);
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	461a      	mov	r2, r3
 80051b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ba:	623b      	str	r3, [r7, #32]
 80051bc:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051be:	69f9      	ldr	r1, [r7, #28]
 80051c0:	6a3a      	ldr	r2, [r7, #32]
 80051c2:	e841 2300 	strex	r3, r2, [r1]
 80051c6:	61bb      	str	r3, [r7, #24]
   return(result);
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d1e6      	bne.n	800519c <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 80051ce:	2300      	movs	r3, #0
 80051d0:	e000      	b.n	80051d4 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 80051d2:	2302      	movs	r3, #2
  }
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	372c      	adds	r7, #44	@ 0x2c
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr
 80051e0:	080064cf 	.word	0x080064cf
 80051e4:	08006419 	.word	0x08006419

080051e8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b08a      	sub	sp, #40	@ 0x28
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	4613      	mov	r3, r2
 80051f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051fc:	2b20      	cmp	r3, #32
 80051fe:	d137      	bne.n	8005270 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d002      	beq.n	800520c <HAL_UART_Receive_IT+0x24>
 8005206:	88fb      	ldrh	r3, [r7, #6]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d101      	bne.n	8005210 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	e030      	b.n	8005272 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2200      	movs	r2, #0
 8005214:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a18      	ldr	r2, [pc, #96]	@ (800527c <HAL_UART_Receive_IT+0x94>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d01f      	beq.n	8005260 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800522a:	2b00      	cmp	r3, #0
 800522c:	d018      	beq.n	8005260 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	e853 3f00 	ldrex	r3, [r3]
 800523a:	613b      	str	r3, [r7, #16]
   return(result);
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005242:	627b      	str	r3, [r7, #36]	@ 0x24
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	461a      	mov	r2, r3
 800524a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800524c:	623b      	str	r3, [r7, #32]
 800524e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005250:	69f9      	ldr	r1, [r7, #28]
 8005252:	6a3a      	ldr	r2, [r7, #32]
 8005254:	e841 2300 	strex	r3, r2, [r1]
 8005258:	61bb      	str	r3, [r7, #24]
   return(result);
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d1e6      	bne.n	800522e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005260:	88fb      	ldrh	r3, [r7, #6]
 8005262:	461a      	mov	r2, r3
 8005264:	68b9      	ldr	r1, [r7, #8]
 8005266:	68f8      	ldr	r0, [r7, #12]
 8005268:	f000 ff96 	bl	8006198 <UART_Start_Receive_IT>
 800526c:	4603      	mov	r3, r0
 800526e:	e000      	b.n	8005272 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005270:	2302      	movs	r3, #2
  }
}
 8005272:	4618      	mov	r0, r3
 8005274:	3728      	adds	r7, #40	@ 0x28
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}
 800527a:	bf00      	nop
 800527c:	40008000 	.word	0x40008000

08005280 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b0ba      	sub	sp, #232	@ 0xe8
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	69db      	ldr	r3, [r3, #28]
 800528e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80052a6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80052aa:	f640 030f 	movw	r3, #2063	@ 0x80f
 80052ae:	4013      	ands	r3, r2
 80052b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80052b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d115      	bne.n	80052e8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80052bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052c0:	f003 0320 	and.w	r3, r3, #32
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d00f      	beq.n	80052e8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80052c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052cc:	f003 0320 	and.w	r3, r3, #32
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d009      	beq.n	80052e8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80052d8:	2b00      	cmp	r3, #0
 80052da:	f000 82ca 	beq.w	8005872 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	4798      	blx	r3
      }
      return;
 80052e6:	e2c4      	b.n	8005872 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80052e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	f000 8117 	beq.w	8005520 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80052f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052f6:	f003 0301 	and.w	r3, r3, #1
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d106      	bne.n	800530c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80052fe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005302:	4b85      	ldr	r3, [pc, #532]	@ (8005518 <HAL_UART_IRQHandler+0x298>)
 8005304:	4013      	ands	r3, r2
 8005306:	2b00      	cmp	r3, #0
 8005308:	f000 810a 	beq.w	8005520 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800530c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005310:	f003 0301 	and.w	r3, r3, #1
 8005314:	2b00      	cmp	r3, #0
 8005316:	d011      	beq.n	800533c <HAL_UART_IRQHandler+0xbc>
 8005318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800531c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005320:	2b00      	cmp	r3, #0
 8005322:	d00b      	beq.n	800533c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2201      	movs	r2, #1
 800532a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005332:	f043 0201 	orr.w	r2, r3, #1
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800533c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005340:	f003 0302 	and.w	r3, r3, #2
 8005344:	2b00      	cmp	r3, #0
 8005346:	d011      	beq.n	800536c <HAL_UART_IRQHandler+0xec>
 8005348:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800534c:	f003 0301 	and.w	r3, r3, #1
 8005350:	2b00      	cmp	r3, #0
 8005352:	d00b      	beq.n	800536c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2202      	movs	r2, #2
 800535a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005362:	f043 0204 	orr.w	r2, r3, #4
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800536c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005370:	f003 0304 	and.w	r3, r3, #4
 8005374:	2b00      	cmp	r3, #0
 8005376:	d011      	beq.n	800539c <HAL_UART_IRQHandler+0x11c>
 8005378:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800537c:	f003 0301 	and.w	r3, r3, #1
 8005380:	2b00      	cmp	r3, #0
 8005382:	d00b      	beq.n	800539c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	2204      	movs	r2, #4
 800538a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005392:	f043 0202 	orr.w	r2, r3, #2
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800539c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053a0:	f003 0308 	and.w	r3, r3, #8
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d017      	beq.n	80053d8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80053a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053ac:	f003 0320 	and.w	r3, r3, #32
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d105      	bne.n	80053c0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80053b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053b8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d00b      	beq.n	80053d8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2208      	movs	r2, #8
 80053c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053ce:	f043 0208 	orr.w	r2, r3, #8
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80053d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d012      	beq.n	800540a <HAL_UART_IRQHandler+0x18a>
 80053e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d00c      	beq.n	800540a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80053f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005400:	f043 0220 	orr.w	r2, r3, #32
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005410:	2b00      	cmp	r3, #0
 8005412:	f000 8230 	beq.w	8005876 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800541a:	f003 0320 	and.w	r3, r3, #32
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00d      	beq.n	800543e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005422:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005426:	f003 0320 	and.w	r3, r3, #32
 800542a:	2b00      	cmp	r3, #0
 800542c:	d007      	beq.n	800543e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005432:	2b00      	cmp	r3, #0
 8005434:	d003      	beq.n	800543e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005444:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005452:	2b40      	cmp	r3, #64	@ 0x40
 8005454:	d005      	beq.n	8005462 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005456:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800545a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800545e:	2b00      	cmp	r3, #0
 8005460:	d04f      	beq.n	8005502 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 ff5e 	bl	8006324 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005472:	2b40      	cmp	r3, #64	@ 0x40
 8005474:	d141      	bne.n	80054fa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	3308      	adds	r3, #8
 800547c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005480:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005484:	e853 3f00 	ldrex	r3, [r3]
 8005488:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800548c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005490:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005494:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	3308      	adds	r3, #8
 800549e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80054a2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80054a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80054ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80054b2:	e841 2300 	strex	r3, r2, [r1]
 80054b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80054ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d1d9      	bne.n	8005476 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d013      	beq.n	80054f2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054ce:	4a13      	ldr	r2, [pc, #76]	@ (800551c <HAL_UART_IRQHandler+0x29c>)
 80054d0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054d6:	4618      	mov	r0, r3
 80054d8:	f7fd f9ce 	bl	8002878 <HAL_DMA_Abort_IT>
 80054dc:	4603      	mov	r3, r0
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d017      	beq.n	8005512 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80054ec:	4610      	mov	r0, r2
 80054ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054f0:	e00f      	b.n	8005512 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 f9ca 	bl	800588c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054f8:	e00b      	b.n	8005512 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 f9c6 	bl	800588c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005500:	e007      	b.n	8005512 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f000 f9c2 	bl	800588c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005510:	e1b1      	b.n	8005876 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005512:	bf00      	nop
    return;
 8005514:	e1af      	b.n	8005876 <HAL_UART_IRQHandler+0x5f6>
 8005516:	bf00      	nop
 8005518:	04000120 	.word	0x04000120
 800551c:	080063ed 	.word	0x080063ed

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005524:	2b01      	cmp	r3, #1
 8005526:	f040 816a 	bne.w	80057fe <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800552a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800552e:	f003 0310 	and.w	r3, r3, #16
 8005532:	2b00      	cmp	r3, #0
 8005534:	f000 8163 	beq.w	80057fe <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800553c:	f003 0310 	and.w	r3, r3, #16
 8005540:	2b00      	cmp	r3, #0
 8005542:	f000 815c 	beq.w	80057fe <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	2210      	movs	r2, #16
 800554c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005558:	2b40      	cmp	r3, #64	@ 0x40
 800555a:	f040 80d4 	bne.w	8005706 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800556a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800556e:	2b00      	cmp	r3, #0
 8005570:	f000 80ad 	beq.w	80056ce <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800557a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800557e:	429a      	cmp	r2, r3
 8005580:	f080 80a5 	bcs.w	80056ce <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800558a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 0320 	and.w	r3, r3, #32
 800559a:	2b00      	cmp	r3, #0
 800559c:	f040 8086 	bne.w	80056ac <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80055ac:	e853 3f00 	ldrex	r3, [r3]
 80055b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80055b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80055b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	461a      	mov	r2, r3
 80055c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80055ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80055ce:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80055d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80055da:	e841 2300 	strex	r3, r2, [r1]
 80055de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80055e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d1da      	bne.n	80055a0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	3308      	adds	r3, #8
 80055f0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80055f4:	e853 3f00 	ldrex	r3, [r3]
 80055f8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80055fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80055fc:	f023 0301 	bic.w	r3, r3, #1
 8005600:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	3308      	adds	r3, #8
 800560a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800560e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005612:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005614:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005616:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800561a:	e841 2300 	strex	r3, r2, [r1]
 800561e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005620:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005622:	2b00      	cmp	r3, #0
 8005624:	d1e1      	bne.n	80055ea <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	3308      	adds	r3, #8
 800562c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800562e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005630:	e853 3f00 	ldrex	r3, [r3]
 8005634:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005636:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005638:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800563c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	3308      	adds	r3, #8
 8005646:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800564a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800564c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800564e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005650:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005652:	e841 2300 	strex	r3, r2, [r1]
 8005656:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005658:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800565a:	2b00      	cmp	r3, #0
 800565c:	d1e3      	bne.n	8005626 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2220      	movs	r2, #32
 8005662:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005672:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005674:	e853 3f00 	ldrex	r3, [r3]
 8005678:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800567a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800567c:	f023 0310 	bic.w	r3, r3, #16
 8005680:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	461a      	mov	r2, r3
 800568a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800568e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005690:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005692:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005694:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005696:	e841 2300 	strex	r3, r2, [r1]
 800569a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800569c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d1e4      	bne.n	800566c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056a6:	4618      	mov	r0, r3
 80056a8:	f7fd f8a8 	bl	80027fc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2202      	movs	r2, #2
 80056b0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80056be:	b29b      	uxth	r3, r3
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	4619      	mov	r1, r3
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 f8ea 	bl	80058a0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80056cc:	e0d5      	b.n	800587a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80056d4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056d8:	429a      	cmp	r2, r3
 80056da:	f040 80ce 	bne.w	800587a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0320 	and.w	r3, r3, #32
 80056ea:	2b20      	cmp	r3, #32
 80056ec:	f040 80c5 	bne.w	800587a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2202      	movs	r2, #2
 80056f4:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80056fc:	4619      	mov	r1, r3
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 f8ce 	bl	80058a0 <HAL_UARTEx_RxEventCallback>
      return;
 8005704:	e0b9      	b.n	800587a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005712:	b29b      	uxth	r3, r3
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005720:	b29b      	uxth	r3, r3
 8005722:	2b00      	cmp	r3, #0
 8005724:	f000 80ab 	beq.w	800587e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8005728:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800572c:	2b00      	cmp	r3, #0
 800572e:	f000 80a6 	beq.w	800587e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800573a:	e853 3f00 	ldrex	r3, [r3]
 800573e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005742:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005746:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	461a      	mov	r2, r3
 8005750:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005754:	647b      	str	r3, [r7, #68]	@ 0x44
 8005756:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005758:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800575a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800575c:	e841 2300 	strex	r3, r2, [r1]
 8005760:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005762:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005764:	2b00      	cmp	r3, #0
 8005766:	d1e4      	bne.n	8005732 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	3308      	adds	r3, #8
 800576e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005772:	e853 3f00 	ldrex	r3, [r3]
 8005776:	623b      	str	r3, [r7, #32]
   return(result);
 8005778:	6a3b      	ldr	r3, [r7, #32]
 800577a:	f023 0301 	bic.w	r3, r3, #1
 800577e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	3308      	adds	r3, #8
 8005788:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800578c:	633a      	str	r2, [r7, #48]	@ 0x30
 800578e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005790:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005792:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005794:	e841 2300 	strex	r3, r2, [r1]
 8005798:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800579a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800579c:	2b00      	cmp	r3, #0
 800579e:	d1e3      	bne.n	8005768 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2220      	movs	r2, #32
 80057a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2200      	movs	r2, #0
 80057ac:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	e853 3f00 	ldrex	r3, [r3]
 80057c0:	60fb      	str	r3, [r7, #12]
   return(result);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	f023 0310 	bic.w	r3, r3, #16
 80057c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	461a      	mov	r2, r3
 80057d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80057d6:	61fb      	str	r3, [r7, #28]
 80057d8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057da:	69b9      	ldr	r1, [r7, #24]
 80057dc:	69fa      	ldr	r2, [r7, #28]
 80057de:	e841 2300 	strex	r3, r2, [r1]
 80057e2:	617b      	str	r3, [r7, #20]
   return(result);
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d1e4      	bne.n	80057b4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2202      	movs	r2, #2
 80057ee:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80057f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80057f4:	4619      	mov	r1, r3
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f000 f852 	bl	80058a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80057fc:	e03f      	b.n	800587e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80057fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005802:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d00e      	beq.n	8005828 <HAL_UART_IRQHandler+0x5a8>
 800580a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800580e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005812:	2b00      	cmp	r3, #0
 8005814:	d008      	beq.n	8005828 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800581e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005820:	6878      	ldr	r0, [r7, #4]
 8005822:	f001 f89b 	bl	800695c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005826:	e02d      	b.n	8005884 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005828:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800582c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005830:	2b00      	cmp	r3, #0
 8005832:	d00e      	beq.n	8005852 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005834:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005838:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800583c:	2b00      	cmp	r3, #0
 800583e:	d008      	beq.n	8005852 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005844:	2b00      	cmp	r3, #0
 8005846:	d01c      	beq.n	8005882 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	4798      	blx	r3
    }
    return;
 8005850:	e017      	b.n	8005882 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005852:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005856:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800585a:	2b00      	cmp	r3, #0
 800585c:	d012      	beq.n	8005884 <HAL_UART_IRQHandler+0x604>
 800585e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005862:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005866:	2b00      	cmp	r3, #0
 8005868:	d00c      	beq.n	8005884 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f000 fe8f 	bl	800658e <UART_EndTransmit_IT>
    return;
 8005870:	e008      	b.n	8005884 <HAL_UART_IRQHandler+0x604>
      return;
 8005872:	bf00      	nop
 8005874:	e006      	b.n	8005884 <HAL_UART_IRQHandler+0x604>
    return;
 8005876:	bf00      	nop
 8005878:	e004      	b.n	8005884 <HAL_UART_IRQHandler+0x604>
      return;
 800587a:	bf00      	nop
 800587c:	e002      	b.n	8005884 <HAL_UART_IRQHandler+0x604>
      return;
 800587e:	bf00      	nop
 8005880:	e000      	b.n	8005884 <HAL_UART_IRQHandler+0x604>
    return;
 8005882:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005884:	37e8      	adds	r7, #232	@ 0xe8
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}
 800588a:	bf00      	nop

0800588c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800588c:	b480      	push	{r7}
 800588e:	b083      	sub	sp, #12
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005894:	bf00      	nop
 8005896:	370c      	adds	r7, #12
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b083      	sub	sp, #12
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	460b      	mov	r3, r1
 80058aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80058ac:	bf00      	nop
 80058ae:	370c      	adds	r7, #12
 80058b0:	46bd      	mov	sp, r7
 80058b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b6:	4770      	bx	lr

080058b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058bc:	b08a      	sub	sp, #40	@ 0x28
 80058be:	af00      	add	r7, sp, #0
 80058c0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80058c2:	2300      	movs	r3, #0
 80058c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	689a      	ldr	r2, [r3, #8]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	691b      	ldr	r3, [r3, #16]
 80058d0:	431a      	orrs	r2, r3
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	695b      	ldr	r3, [r3, #20]
 80058d6:	431a      	orrs	r2, r3
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	69db      	ldr	r3, [r3, #28]
 80058dc:	4313      	orrs	r3, r2
 80058de:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	4ba4      	ldr	r3, [pc, #656]	@ (8005b78 <UART_SetConfig+0x2c0>)
 80058e8:	4013      	ands	r3, r2
 80058ea:	68fa      	ldr	r2, [r7, #12]
 80058ec:	6812      	ldr	r2, [r2, #0]
 80058ee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80058f0:	430b      	orrs	r3, r1
 80058f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	68da      	ldr	r2, [r3, #12]
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	430a      	orrs	r2, r1
 8005908:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	699b      	ldr	r3, [r3, #24]
 800590e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a99      	ldr	r2, [pc, #612]	@ (8005b7c <UART_SetConfig+0x2c4>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d004      	beq.n	8005924 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	6a1b      	ldr	r3, [r3, #32]
 800591e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005920:	4313      	orrs	r3, r2
 8005922:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005934:	430a      	orrs	r2, r1
 8005936:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a90      	ldr	r2, [pc, #576]	@ (8005b80 <UART_SetConfig+0x2c8>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d126      	bne.n	8005990 <UART_SetConfig+0xd8>
 8005942:	4b90      	ldr	r3, [pc, #576]	@ (8005b84 <UART_SetConfig+0x2cc>)
 8005944:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005948:	f003 0303 	and.w	r3, r3, #3
 800594c:	2b03      	cmp	r3, #3
 800594e:	d81b      	bhi.n	8005988 <UART_SetConfig+0xd0>
 8005950:	a201      	add	r2, pc, #4	@ (adr r2, 8005958 <UART_SetConfig+0xa0>)
 8005952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005956:	bf00      	nop
 8005958:	08005969 	.word	0x08005969
 800595c:	08005979 	.word	0x08005979
 8005960:	08005971 	.word	0x08005971
 8005964:	08005981 	.word	0x08005981
 8005968:	2301      	movs	r3, #1
 800596a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800596e:	e116      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005970:	2302      	movs	r3, #2
 8005972:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005976:	e112      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005978:	2304      	movs	r3, #4
 800597a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800597e:	e10e      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005980:	2308      	movs	r3, #8
 8005982:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005986:	e10a      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005988:	2310      	movs	r3, #16
 800598a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800598e:	e106      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a7c      	ldr	r2, [pc, #496]	@ (8005b88 <UART_SetConfig+0x2d0>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d138      	bne.n	8005a0c <UART_SetConfig+0x154>
 800599a:	4b7a      	ldr	r3, [pc, #488]	@ (8005b84 <UART_SetConfig+0x2cc>)
 800599c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059a0:	f003 030c 	and.w	r3, r3, #12
 80059a4:	2b0c      	cmp	r3, #12
 80059a6:	d82d      	bhi.n	8005a04 <UART_SetConfig+0x14c>
 80059a8:	a201      	add	r2, pc, #4	@ (adr r2, 80059b0 <UART_SetConfig+0xf8>)
 80059aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ae:	bf00      	nop
 80059b0:	080059e5 	.word	0x080059e5
 80059b4:	08005a05 	.word	0x08005a05
 80059b8:	08005a05 	.word	0x08005a05
 80059bc:	08005a05 	.word	0x08005a05
 80059c0:	080059f5 	.word	0x080059f5
 80059c4:	08005a05 	.word	0x08005a05
 80059c8:	08005a05 	.word	0x08005a05
 80059cc:	08005a05 	.word	0x08005a05
 80059d0:	080059ed 	.word	0x080059ed
 80059d4:	08005a05 	.word	0x08005a05
 80059d8:	08005a05 	.word	0x08005a05
 80059dc:	08005a05 	.word	0x08005a05
 80059e0:	080059fd 	.word	0x080059fd
 80059e4:	2300      	movs	r3, #0
 80059e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059ea:	e0d8      	b.n	8005b9e <UART_SetConfig+0x2e6>
 80059ec:	2302      	movs	r3, #2
 80059ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059f2:	e0d4      	b.n	8005b9e <UART_SetConfig+0x2e6>
 80059f4:	2304      	movs	r3, #4
 80059f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059fa:	e0d0      	b.n	8005b9e <UART_SetConfig+0x2e6>
 80059fc:	2308      	movs	r3, #8
 80059fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a02:	e0cc      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005a04:	2310      	movs	r3, #16
 8005a06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a0a:	e0c8      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a5e      	ldr	r2, [pc, #376]	@ (8005b8c <UART_SetConfig+0x2d4>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d125      	bne.n	8005a62 <UART_SetConfig+0x1aa>
 8005a16:	4b5b      	ldr	r3, [pc, #364]	@ (8005b84 <UART_SetConfig+0x2cc>)
 8005a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a1c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005a20:	2b30      	cmp	r3, #48	@ 0x30
 8005a22:	d016      	beq.n	8005a52 <UART_SetConfig+0x19a>
 8005a24:	2b30      	cmp	r3, #48	@ 0x30
 8005a26:	d818      	bhi.n	8005a5a <UART_SetConfig+0x1a2>
 8005a28:	2b20      	cmp	r3, #32
 8005a2a:	d00a      	beq.n	8005a42 <UART_SetConfig+0x18a>
 8005a2c:	2b20      	cmp	r3, #32
 8005a2e:	d814      	bhi.n	8005a5a <UART_SetConfig+0x1a2>
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d002      	beq.n	8005a3a <UART_SetConfig+0x182>
 8005a34:	2b10      	cmp	r3, #16
 8005a36:	d008      	beq.n	8005a4a <UART_SetConfig+0x192>
 8005a38:	e00f      	b.n	8005a5a <UART_SetConfig+0x1a2>
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a40:	e0ad      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005a42:	2302      	movs	r3, #2
 8005a44:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a48:	e0a9      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005a4a:	2304      	movs	r3, #4
 8005a4c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a50:	e0a5      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005a52:	2308      	movs	r3, #8
 8005a54:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a58:	e0a1      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005a5a:	2310      	movs	r3, #16
 8005a5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a60:	e09d      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a4a      	ldr	r2, [pc, #296]	@ (8005b90 <UART_SetConfig+0x2d8>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d125      	bne.n	8005ab8 <UART_SetConfig+0x200>
 8005a6c:	4b45      	ldr	r3, [pc, #276]	@ (8005b84 <UART_SetConfig+0x2cc>)
 8005a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a72:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005a76:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a78:	d016      	beq.n	8005aa8 <UART_SetConfig+0x1f0>
 8005a7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a7c:	d818      	bhi.n	8005ab0 <UART_SetConfig+0x1f8>
 8005a7e:	2b80      	cmp	r3, #128	@ 0x80
 8005a80:	d00a      	beq.n	8005a98 <UART_SetConfig+0x1e0>
 8005a82:	2b80      	cmp	r3, #128	@ 0x80
 8005a84:	d814      	bhi.n	8005ab0 <UART_SetConfig+0x1f8>
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d002      	beq.n	8005a90 <UART_SetConfig+0x1d8>
 8005a8a:	2b40      	cmp	r3, #64	@ 0x40
 8005a8c:	d008      	beq.n	8005aa0 <UART_SetConfig+0x1e8>
 8005a8e:	e00f      	b.n	8005ab0 <UART_SetConfig+0x1f8>
 8005a90:	2300      	movs	r3, #0
 8005a92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a96:	e082      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005a98:	2302      	movs	r3, #2
 8005a9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a9e:	e07e      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005aa0:	2304      	movs	r3, #4
 8005aa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aa6:	e07a      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005aa8:	2308      	movs	r3, #8
 8005aaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aae:	e076      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005ab0:	2310      	movs	r3, #16
 8005ab2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ab6:	e072      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a35      	ldr	r2, [pc, #212]	@ (8005b94 <UART_SetConfig+0x2dc>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d12a      	bne.n	8005b18 <UART_SetConfig+0x260>
 8005ac2:	4b30      	ldr	r3, [pc, #192]	@ (8005b84 <UART_SetConfig+0x2cc>)
 8005ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ac8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005acc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ad0:	d01a      	beq.n	8005b08 <UART_SetConfig+0x250>
 8005ad2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ad6:	d81b      	bhi.n	8005b10 <UART_SetConfig+0x258>
 8005ad8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005adc:	d00c      	beq.n	8005af8 <UART_SetConfig+0x240>
 8005ade:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ae2:	d815      	bhi.n	8005b10 <UART_SetConfig+0x258>
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d003      	beq.n	8005af0 <UART_SetConfig+0x238>
 8005ae8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005aec:	d008      	beq.n	8005b00 <UART_SetConfig+0x248>
 8005aee:	e00f      	b.n	8005b10 <UART_SetConfig+0x258>
 8005af0:	2300      	movs	r3, #0
 8005af2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005af6:	e052      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005af8:	2302      	movs	r3, #2
 8005afa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005afe:	e04e      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005b00:	2304      	movs	r3, #4
 8005b02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b06:	e04a      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005b08:	2308      	movs	r3, #8
 8005b0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b0e:	e046      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005b10:	2310      	movs	r3, #16
 8005b12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b16:	e042      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a17      	ldr	r2, [pc, #92]	@ (8005b7c <UART_SetConfig+0x2c4>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d13a      	bne.n	8005b98 <UART_SetConfig+0x2e0>
 8005b22:	4b18      	ldr	r3, [pc, #96]	@ (8005b84 <UART_SetConfig+0x2cc>)
 8005b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b28:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005b2c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005b30:	d01a      	beq.n	8005b68 <UART_SetConfig+0x2b0>
 8005b32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005b36:	d81b      	bhi.n	8005b70 <UART_SetConfig+0x2b8>
 8005b38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b3c:	d00c      	beq.n	8005b58 <UART_SetConfig+0x2a0>
 8005b3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b42:	d815      	bhi.n	8005b70 <UART_SetConfig+0x2b8>
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d003      	beq.n	8005b50 <UART_SetConfig+0x298>
 8005b48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b4c:	d008      	beq.n	8005b60 <UART_SetConfig+0x2a8>
 8005b4e:	e00f      	b.n	8005b70 <UART_SetConfig+0x2b8>
 8005b50:	2300      	movs	r3, #0
 8005b52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b56:	e022      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005b58:	2302      	movs	r3, #2
 8005b5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b5e:	e01e      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005b60:	2304      	movs	r3, #4
 8005b62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b66:	e01a      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005b68:	2308      	movs	r3, #8
 8005b6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b6e:	e016      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005b70:	2310      	movs	r3, #16
 8005b72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b76:	e012      	b.n	8005b9e <UART_SetConfig+0x2e6>
 8005b78:	efff69f3 	.word	0xefff69f3
 8005b7c:	40008000 	.word	0x40008000
 8005b80:	40013800 	.word	0x40013800
 8005b84:	40021000 	.word	0x40021000
 8005b88:	40004400 	.word	0x40004400
 8005b8c:	40004800 	.word	0x40004800
 8005b90:	40004c00 	.word	0x40004c00
 8005b94:	40005000 	.word	0x40005000
 8005b98:	2310      	movs	r3, #16
 8005b9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a9f      	ldr	r2, [pc, #636]	@ (8005e20 <UART_SetConfig+0x568>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d17a      	bne.n	8005c9e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005ba8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005bac:	2b08      	cmp	r3, #8
 8005bae:	d824      	bhi.n	8005bfa <UART_SetConfig+0x342>
 8005bb0:	a201      	add	r2, pc, #4	@ (adr r2, 8005bb8 <UART_SetConfig+0x300>)
 8005bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb6:	bf00      	nop
 8005bb8:	08005bdd 	.word	0x08005bdd
 8005bbc:	08005bfb 	.word	0x08005bfb
 8005bc0:	08005be5 	.word	0x08005be5
 8005bc4:	08005bfb 	.word	0x08005bfb
 8005bc8:	08005beb 	.word	0x08005beb
 8005bcc:	08005bfb 	.word	0x08005bfb
 8005bd0:	08005bfb 	.word	0x08005bfb
 8005bd4:	08005bfb 	.word	0x08005bfb
 8005bd8:	08005bf3 	.word	0x08005bf3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bdc:	f7fd ff06 	bl	80039ec <HAL_RCC_GetPCLK1Freq>
 8005be0:	61f8      	str	r0, [r7, #28]
        break;
 8005be2:	e010      	b.n	8005c06 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005be4:	4b8f      	ldr	r3, [pc, #572]	@ (8005e24 <UART_SetConfig+0x56c>)
 8005be6:	61fb      	str	r3, [r7, #28]
        break;
 8005be8:	e00d      	b.n	8005c06 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bea:	f7fd fe67 	bl	80038bc <HAL_RCC_GetSysClockFreq>
 8005bee:	61f8      	str	r0, [r7, #28]
        break;
 8005bf0:	e009      	b.n	8005c06 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bf2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005bf6:	61fb      	str	r3, [r7, #28]
        break;
 8005bf8:	e005      	b.n	8005c06 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005c04:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	f000 80fb 	beq.w	8005e04 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	685a      	ldr	r2, [r3, #4]
 8005c12:	4613      	mov	r3, r2
 8005c14:	005b      	lsls	r3, r3, #1
 8005c16:	4413      	add	r3, r2
 8005c18:	69fa      	ldr	r2, [r7, #28]
 8005c1a:	429a      	cmp	r2, r3
 8005c1c:	d305      	bcc.n	8005c2a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005c24:	69fa      	ldr	r2, [r7, #28]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d903      	bls.n	8005c32 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005c30:	e0e8      	b.n	8005e04 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	2200      	movs	r2, #0
 8005c36:	461c      	mov	r4, r3
 8005c38:	4615      	mov	r5, r2
 8005c3a:	f04f 0200 	mov.w	r2, #0
 8005c3e:	f04f 0300 	mov.w	r3, #0
 8005c42:	022b      	lsls	r3, r5, #8
 8005c44:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005c48:	0222      	lsls	r2, r4, #8
 8005c4a:	68f9      	ldr	r1, [r7, #12]
 8005c4c:	6849      	ldr	r1, [r1, #4]
 8005c4e:	0849      	lsrs	r1, r1, #1
 8005c50:	2000      	movs	r0, #0
 8005c52:	4688      	mov	r8, r1
 8005c54:	4681      	mov	r9, r0
 8005c56:	eb12 0a08 	adds.w	sl, r2, r8
 8005c5a:	eb43 0b09 	adc.w	fp, r3, r9
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	603b      	str	r3, [r7, #0]
 8005c66:	607a      	str	r2, [r7, #4]
 8005c68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c6c:	4650      	mov	r0, sl
 8005c6e:	4659      	mov	r1, fp
 8005c70:	f7fa fafe 	bl	8000270 <__aeabi_uldivmod>
 8005c74:	4602      	mov	r2, r0
 8005c76:	460b      	mov	r3, r1
 8005c78:	4613      	mov	r3, r2
 8005c7a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005c7c:	69bb      	ldr	r3, [r7, #24]
 8005c7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c82:	d308      	bcc.n	8005c96 <UART_SetConfig+0x3de>
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c8a:	d204      	bcs.n	8005c96 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	69ba      	ldr	r2, [r7, #24]
 8005c92:	60da      	str	r2, [r3, #12]
 8005c94:	e0b6      	b.n	8005e04 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005c9c:	e0b2      	b.n	8005e04 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	69db      	ldr	r3, [r3, #28]
 8005ca2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ca6:	d15e      	bne.n	8005d66 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005ca8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005cac:	2b08      	cmp	r3, #8
 8005cae:	d828      	bhi.n	8005d02 <UART_SetConfig+0x44a>
 8005cb0:	a201      	add	r2, pc, #4	@ (adr r2, 8005cb8 <UART_SetConfig+0x400>)
 8005cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cb6:	bf00      	nop
 8005cb8:	08005cdd 	.word	0x08005cdd
 8005cbc:	08005ce5 	.word	0x08005ce5
 8005cc0:	08005ced 	.word	0x08005ced
 8005cc4:	08005d03 	.word	0x08005d03
 8005cc8:	08005cf3 	.word	0x08005cf3
 8005ccc:	08005d03 	.word	0x08005d03
 8005cd0:	08005d03 	.word	0x08005d03
 8005cd4:	08005d03 	.word	0x08005d03
 8005cd8:	08005cfb 	.word	0x08005cfb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005cdc:	f7fd fe86 	bl	80039ec <HAL_RCC_GetPCLK1Freq>
 8005ce0:	61f8      	str	r0, [r7, #28]
        break;
 8005ce2:	e014      	b.n	8005d0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ce4:	f7fd fe98 	bl	8003a18 <HAL_RCC_GetPCLK2Freq>
 8005ce8:	61f8      	str	r0, [r7, #28]
        break;
 8005cea:	e010      	b.n	8005d0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005cec:	4b4d      	ldr	r3, [pc, #308]	@ (8005e24 <UART_SetConfig+0x56c>)
 8005cee:	61fb      	str	r3, [r7, #28]
        break;
 8005cf0:	e00d      	b.n	8005d0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005cf2:	f7fd fde3 	bl	80038bc <HAL_RCC_GetSysClockFreq>
 8005cf6:	61f8      	str	r0, [r7, #28]
        break;
 8005cf8:	e009      	b.n	8005d0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005cfa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cfe:	61fb      	str	r3, [r7, #28]
        break;
 8005d00:	e005      	b.n	8005d0e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005d02:	2300      	movs	r3, #0
 8005d04:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005d0c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d0e:	69fb      	ldr	r3, [r7, #28]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d077      	beq.n	8005e04 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005d14:	69fb      	ldr	r3, [r7, #28]
 8005d16:	005a      	lsls	r2, r3, #1
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	085b      	lsrs	r3, r3, #1
 8005d1e:	441a      	add	r2, r3
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d28:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d2a:	69bb      	ldr	r3, [r7, #24]
 8005d2c:	2b0f      	cmp	r3, #15
 8005d2e:	d916      	bls.n	8005d5e <UART_SetConfig+0x4a6>
 8005d30:	69bb      	ldr	r3, [r7, #24]
 8005d32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d36:	d212      	bcs.n	8005d5e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d38:	69bb      	ldr	r3, [r7, #24]
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	f023 030f 	bic.w	r3, r3, #15
 8005d40:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d42:	69bb      	ldr	r3, [r7, #24]
 8005d44:	085b      	lsrs	r3, r3, #1
 8005d46:	b29b      	uxth	r3, r3
 8005d48:	f003 0307 	and.w	r3, r3, #7
 8005d4c:	b29a      	uxth	r2, r3
 8005d4e:	8afb      	ldrh	r3, [r7, #22]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	8afa      	ldrh	r2, [r7, #22]
 8005d5a:	60da      	str	r2, [r3, #12]
 8005d5c:	e052      	b.n	8005e04 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005d64:	e04e      	b.n	8005e04 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005d66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005d6a:	2b08      	cmp	r3, #8
 8005d6c:	d827      	bhi.n	8005dbe <UART_SetConfig+0x506>
 8005d6e:	a201      	add	r2, pc, #4	@ (adr r2, 8005d74 <UART_SetConfig+0x4bc>)
 8005d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d74:	08005d99 	.word	0x08005d99
 8005d78:	08005da1 	.word	0x08005da1
 8005d7c:	08005da9 	.word	0x08005da9
 8005d80:	08005dbf 	.word	0x08005dbf
 8005d84:	08005daf 	.word	0x08005daf
 8005d88:	08005dbf 	.word	0x08005dbf
 8005d8c:	08005dbf 	.word	0x08005dbf
 8005d90:	08005dbf 	.word	0x08005dbf
 8005d94:	08005db7 	.word	0x08005db7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d98:	f7fd fe28 	bl	80039ec <HAL_RCC_GetPCLK1Freq>
 8005d9c:	61f8      	str	r0, [r7, #28]
        break;
 8005d9e:	e014      	b.n	8005dca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005da0:	f7fd fe3a 	bl	8003a18 <HAL_RCC_GetPCLK2Freq>
 8005da4:	61f8      	str	r0, [r7, #28]
        break;
 8005da6:	e010      	b.n	8005dca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005da8:	4b1e      	ldr	r3, [pc, #120]	@ (8005e24 <UART_SetConfig+0x56c>)
 8005daa:	61fb      	str	r3, [r7, #28]
        break;
 8005dac:	e00d      	b.n	8005dca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dae:	f7fd fd85 	bl	80038bc <HAL_RCC_GetSysClockFreq>
 8005db2:	61f8      	str	r0, [r7, #28]
        break;
 8005db4:	e009      	b.n	8005dca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005db6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dba:	61fb      	str	r3, [r7, #28]
        break;
 8005dbc:	e005      	b.n	8005dca <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005dc8:	bf00      	nop
    }

    if (pclk != 0U)
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d019      	beq.n	8005e04 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	085a      	lsrs	r2, r3, #1
 8005dd6:	69fb      	ldr	r3, [r7, #28]
 8005dd8:	441a      	add	r2, r3
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8005de2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005de4:	69bb      	ldr	r3, [r7, #24]
 8005de6:	2b0f      	cmp	r3, #15
 8005de8:	d909      	bls.n	8005dfe <UART_SetConfig+0x546>
 8005dea:	69bb      	ldr	r3, [r7, #24]
 8005dec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005df0:	d205      	bcs.n	8005dfe <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005df2:	69bb      	ldr	r3, [r7, #24]
 8005df4:	b29a      	uxth	r2, r3
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	60da      	str	r2, [r3, #12]
 8005dfc:	e002      	b.n	8005e04 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2200      	movs	r2, #0
 8005e08:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005e10:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	3728      	adds	r7, #40	@ 0x28
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e1e:	bf00      	nop
 8005e20:	40008000 	.word	0x40008000
 8005e24:	00f42400 	.word	0x00f42400

08005e28 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e34:	f003 0308 	and.w	r3, r3, #8
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d00a      	beq.n	8005e52 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	430a      	orrs	r2, r1
 8005e50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e56:	f003 0301 	and.w	r3, r3, #1
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d00a      	beq.n	8005e74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	430a      	orrs	r2, r1
 8005e72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e78:	f003 0302 	and.w	r3, r3, #2
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d00a      	beq.n	8005e96 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	430a      	orrs	r2, r1
 8005e94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e9a:	f003 0304 	and.w	r3, r3, #4
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d00a      	beq.n	8005eb8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	430a      	orrs	r2, r1
 8005eb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ebc:	f003 0310 	and.w	r3, r3, #16
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d00a      	beq.n	8005eda <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	430a      	orrs	r2, r1
 8005ed8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ede:	f003 0320 	and.w	r3, r3, #32
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d00a      	beq.n	8005efc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	430a      	orrs	r2, r1
 8005efa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d01a      	beq.n	8005f3e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	430a      	orrs	r2, r1
 8005f1c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f26:	d10a      	bne.n	8005f3e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	430a      	orrs	r2, r1
 8005f3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d00a      	beq.n	8005f60 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	430a      	orrs	r2, r1
 8005f5e:	605a      	str	r2, [r3, #4]
  }
}
 8005f60:	bf00      	nop
 8005f62:	370c      	adds	r7, #12
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b098      	sub	sp, #96	@ 0x60
 8005f70:	af02      	add	r7, sp, #8
 8005f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2200      	movs	r2, #0
 8005f78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005f7c:	f7fc fa08 	bl	8002390 <HAL_GetTick>
 8005f80:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0308 	and.w	r3, r3, #8
 8005f8c:	2b08      	cmp	r3, #8
 8005f8e:	d12e      	bne.n	8005fee <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f90:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005f94:	9300      	str	r3, [sp, #0]
 8005f96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 f88c 	bl	80060bc <UART_WaitOnFlagUntilTimeout>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d021      	beq.n	8005fee <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fb2:	e853 3f00 	ldrex	r3, [r3]
 8005fb6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005fb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005fbe:	653b      	str	r3, [r7, #80]	@ 0x50
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	461a      	mov	r2, r3
 8005fc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fcc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005fce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005fd0:	e841 2300 	strex	r3, r2, [r1]
 8005fd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005fd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d1e6      	bne.n	8005faa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2220      	movs	r2, #32
 8005fe0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005fea:	2303      	movs	r3, #3
 8005fec:	e062      	b.n	80060b4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 0304 	and.w	r3, r3, #4
 8005ff8:	2b04      	cmp	r3, #4
 8005ffa:	d149      	bne.n	8006090 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ffc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006000:	9300      	str	r3, [sp, #0]
 8006002:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006004:	2200      	movs	r2, #0
 8006006:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f000 f856 	bl	80060bc <UART_WaitOnFlagUntilTimeout>
 8006010:	4603      	mov	r3, r0
 8006012:	2b00      	cmp	r3, #0
 8006014:	d03c      	beq.n	8006090 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800601c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800601e:	e853 3f00 	ldrex	r3, [r3]
 8006022:	623b      	str	r3, [r7, #32]
   return(result);
 8006024:	6a3b      	ldr	r3, [r7, #32]
 8006026:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800602a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	461a      	mov	r2, r3
 8006032:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006034:	633b      	str	r3, [r7, #48]	@ 0x30
 8006036:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006038:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800603a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800603c:	e841 2300 	strex	r3, r2, [r1]
 8006040:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006044:	2b00      	cmp	r3, #0
 8006046:	d1e6      	bne.n	8006016 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	3308      	adds	r3, #8
 800604e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	e853 3f00 	ldrex	r3, [r3]
 8006056:	60fb      	str	r3, [r7, #12]
   return(result);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f023 0301 	bic.w	r3, r3, #1
 800605e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	3308      	adds	r3, #8
 8006066:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006068:	61fa      	str	r2, [r7, #28]
 800606a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800606c:	69b9      	ldr	r1, [r7, #24]
 800606e:	69fa      	ldr	r2, [r7, #28]
 8006070:	e841 2300 	strex	r3, r2, [r1]
 8006074:	617b      	str	r3, [r7, #20]
   return(result);
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d1e5      	bne.n	8006048 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2220      	movs	r2, #32
 8006080:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800608c:	2303      	movs	r3, #3
 800608e:	e011      	b.n	80060b4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2220      	movs	r2, #32
 8006094:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2220      	movs	r2, #32
 800609a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2200      	movs	r2, #0
 80060a2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2200      	movs	r2, #0
 80060a8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2200      	movs	r2, #0
 80060ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80060b2:	2300      	movs	r3, #0
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3758      	adds	r7, #88	@ 0x58
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}

080060bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b084      	sub	sp, #16
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	60b9      	str	r1, [r7, #8]
 80060c6:	603b      	str	r3, [r7, #0]
 80060c8:	4613      	mov	r3, r2
 80060ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060cc:	e04f      	b.n	800616e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060ce:	69bb      	ldr	r3, [r7, #24]
 80060d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060d4:	d04b      	beq.n	800616e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060d6:	f7fc f95b 	bl	8002390 <HAL_GetTick>
 80060da:	4602      	mov	r2, r0
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	1ad3      	subs	r3, r2, r3
 80060e0:	69ba      	ldr	r2, [r7, #24]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d302      	bcc.n	80060ec <UART_WaitOnFlagUntilTimeout+0x30>
 80060e6:	69bb      	ldr	r3, [r7, #24]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d101      	bne.n	80060f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80060ec:	2303      	movs	r3, #3
 80060ee:	e04e      	b.n	800618e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f003 0304 	and.w	r3, r3, #4
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d037      	beq.n	800616e <UART_WaitOnFlagUntilTimeout+0xb2>
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	2b80      	cmp	r3, #128	@ 0x80
 8006102:	d034      	beq.n	800616e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	2b40      	cmp	r3, #64	@ 0x40
 8006108:	d031      	beq.n	800616e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	69db      	ldr	r3, [r3, #28]
 8006110:	f003 0308 	and.w	r3, r3, #8
 8006114:	2b08      	cmp	r3, #8
 8006116:	d110      	bne.n	800613a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	2208      	movs	r2, #8
 800611e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006120:	68f8      	ldr	r0, [r7, #12]
 8006122:	f000 f8ff 	bl	8006324 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2208      	movs	r2, #8
 800612a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2200      	movs	r2, #0
 8006132:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e029      	b.n	800618e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	69db      	ldr	r3, [r3, #28]
 8006140:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006144:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006148:	d111      	bne.n	800616e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006152:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006154:	68f8      	ldr	r0, [r7, #12]
 8006156:	f000 f8e5 	bl	8006324 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2220      	movs	r2, #32
 800615e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2200      	movs	r2, #0
 8006166:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800616a:	2303      	movs	r3, #3
 800616c:	e00f      	b.n	800618e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	69da      	ldr	r2, [r3, #28]
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	4013      	ands	r3, r2
 8006178:	68ba      	ldr	r2, [r7, #8]
 800617a:	429a      	cmp	r2, r3
 800617c:	bf0c      	ite	eq
 800617e:	2301      	moveq	r3, #1
 8006180:	2300      	movne	r3, #0
 8006182:	b2db      	uxtb	r3, r3
 8006184:	461a      	mov	r2, r3
 8006186:	79fb      	ldrb	r3, [r7, #7]
 8006188:	429a      	cmp	r2, r3
 800618a:	d0a0      	beq.n	80060ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800618c:	2300      	movs	r3, #0
}
 800618e:	4618      	mov	r0, r3
 8006190:	3710      	adds	r7, #16
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}
	...

08006198 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006198:	b480      	push	{r7}
 800619a:	b097      	sub	sp, #92	@ 0x5c
 800619c:	af00      	add	r7, sp, #0
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	4613      	mov	r3, r2
 80061a4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	68ba      	ldr	r2, [r7, #8]
 80061aa:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	88fa      	ldrh	r2, [r7, #6]
 80061b0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	88fa      	ldrh	r2, [r7, #6]
 80061b8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2200      	movs	r2, #0
 80061c0:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061ca:	d10e      	bne.n	80061ea <UART_Start_Receive_IT+0x52>
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	691b      	ldr	r3, [r3, #16]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d105      	bne.n	80061e0 <UART_Start_Receive_IT+0x48>
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80061da:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80061de:	e02d      	b.n	800623c <UART_Start_Receive_IT+0xa4>
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	22ff      	movs	r2, #255	@ 0xff
 80061e4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80061e8:	e028      	b.n	800623c <UART_Start_Receive_IT+0xa4>
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d10d      	bne.n	800620e <UART_Start_Receive_IT+0x76>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	691b      	ldr	r3, [r3, #16]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d104      	bne.n	8006204 <UART_Start_Receive_IT+0x6c>
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	22ff      	movs	r2, #255	@ 0xff
 80061fe:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006202:	e01b      	b.n	800623c <UART_Start_Receive_IT+0xa4>
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	227f      	movs	r2, #127	@ 0x7f
 8006208:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800620c:	e016      	b.n	800623c <UART_Start_Receive_IT+0xa4>
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006216:	d10d      	bne.n	8006234 <UART_Start_Receive_IT+0x9c>
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	691b      	ldr	r3, [r3, #16]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d104      	bne.n	800622a <UART_Start_Receive_IT+0x92>
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	227f      	movs	r2, #127	@ 0x7f
 8006224:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006228:	e008      	b.n	800623c <UART_Start_Receive_IT+0xa4>
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	223f      	movs	r2, #63	@ 0x3f
 800622e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006232:	e003      	b.n	800623c <UART_Start_Receive_IT+0xa4>
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2200      	movs	r2, #0
 8006238:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2200      	movs	r2, #0
 8006240:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2222      	movs	r2, #34	@ 0x22
 8006248:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	3308      	adds	r3, #8
 8006252:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006254:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006256:	e853 3f00 	ldrex	r3, [r3]
 800625a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800625c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800625e:	f043 0301 	orr.w	r3, r3, #1
 8006262:	657b      	str	r3, [r7, #84]	@ 0x54
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	3308      	adds	r3, #8
 800626a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800626c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800626e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006270:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006272:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006274:	e841 2300 	strex	r3, r2, [r1]
 8006278:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800627a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800627c:	2b00      	cmp	r3, #0
 800627e:	d1e5      	bne.n	800624c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006288:	d107      	bne.n	800629a <UART_Start_Receive_IT+0x102>
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	691b      	ldr	r3, [r3, #16]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d103      	bne.n	800629a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	4a21      	ldr	r2, [pc, #132]	@ (800631c <UART_Start_Receive_IT+0x184>)
 8006296:	669a      	str	r2, [r3, #104]	@ 0x68
 8006298:	e002      	b.n	80062a0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	4a20      	ldr	r2, [pc, #128]	@ (8006320 <UART_Start_Receive_IT+0x188>)
 800629e:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	691b      	ldr	r3, [r3, #16]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d019      	beq.n	80062dc <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062b0:	e853 3f00 	ldrex	r3, [r3]
 80062b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80062b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80062bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	461a      	mov	r2, r3
 80062c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80062c8:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ca:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80062cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80062ce:	e841 2300 	strex	r3, r2, [r1]
 80062d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80062d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d1e6      	bne.n	80062a8 <UART_Start_Receive_IT+0x110>
 80062da:	e018      	b.n	800630e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	e853 3f00 	ldrex	r3, [r3]
 80062e8:	613b      	str	r3, [r7, #16]
   return(result);
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	f043 0320 	orr.w	r3, r3, #32
 80062f0:	653b      	str	r3, [r7, #80]	@ 0x50
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	461a      	mov	r2, r3
 80062f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80062fa:	623b      	str	r3, [r7, #32]
 80062fc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062fe:	69f9      	ldr	r1, [r7, #28]
 8006300:	6a3a      	ldr	r2, [r7, #32]
 8006302:	e841 2300 	strex	r3, r2, [r1]
 8006306:	61bb      	str	r3, [r7, #24]
   return(result);
 8006308:	69bb      	ldr	r3, [r7, #24]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d1e6      	bne.n	80062dc <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800630e:	2300      	movs	r3, #0
}
 8006310:	4618      	mov	r0, r3
 8006312:	375c      	adds	r7, #92	@ 0x5c
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr
 800631c:	080067a1 	.word	0x080067a1
 8006320:	080065e5 	.word	0x080065e5

08006324 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006324:	b480      	push	{r7}
 8006326:	b095      	sub	sp, #84	@ 0x54
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006334:	e853 3f00 	ldrex	r3, [r3]
 8006338:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800633a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800633c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006340:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	461a      	mov	r2, r3
 8006348:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800634a:	643b      	str	r3, [r7, #64]	@ 0x40
 800634c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800634e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006350:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006352:	e841 2300 	strex	r3, r2, [r1]
 8006356:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800635a:	2b00      	cmp	r3, #0
 800635c:	d1e6      	bne.n	800632c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	3308      	adds	r3, #8
 8006364:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006366:	6a3b      	ldr	r3, [r7, #32]
 8006368:	e853 3f00 	ldrex	r3, [r3]
 800636c:	61fb      	str	r3, [r7, #28]
   return(result);
 800636e:	69fb      	ldr	r3, [r7, #28]
 8006370:	f023 0301 	bic.w	r3, r3, #1
 8006374:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	3308      	adds	r3, #8
 800637c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800637e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006380:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006382:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006384:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006386:	e841 2300 	strex	r3, r2, [r1]
 800638a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800638c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800638e:	2b00      	cmp	r3, #0
 8006390:	d1e5      	bne.n	800635e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006396:	2b01      	cmp	r3, #1
 8006398:	d118      	bne.n	80063cc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	e853 3f00 	ldrex	r3, [r3]
 80063a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	f023 0310 	bic.w	r3, r3, #16
 80063ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	461a      	mov	r2, r3
 80063b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063b8:	61bb      	str	r3, [r7, #24]
 80063ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063bc:	6979      	ldr	r1, [r7, #20]
 80063be:	69ba      	ldr	r2, [r7, #24]
 80063c0:	e841 2300 	strex	r3, r2, [r1]
 80063c4:	613b      	str	r3, [r7, #16]
   return(result);
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d1e6      	bne.n	800639a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2220      	movs	r2, #32
 80063d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2200      	movs	r2, #0
 80063de:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80063e0:	bf00      	nop
 80063e2:	3754      	adds	r7, #84	@ 0x54
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr

080063ec <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b084      	sub	sp, #16
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063f8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2200      	movs	r2, #0
 8006406:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800640a:	68f8      	ldr	r0, [r7, #12]
 800640c:	f7ff fa3e 	bl	800588c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006410:	bf00      	nop
 8006412:	3710      	adds	r7, #16
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}

08006418 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006418:	b480      	push	{r7}
 800641a:	b08f      	sub	sp, #60	@ 0x3c
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006424:	2b21      	cmp	r3, #33	@ 0x21
 8006426:	d14c      	bne.n	80064c2 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800642e:	b29b      	uxth	r3, r3
 8006430:	2b00      	cmp	r3, #0
 8006432:	d132      	bne.n	800649a <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800643a:	6a3b      	ldr	r3, [r7, #32]
 800643c:	e853 3f00 	ldrex	r3, [r3]
 8006440:	61fb      	str	r3, [r7, #28]
   return(result);
 8006442:	69fb      	ldr	r3, [r7, #28]
 8006444:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006448:	637b      	str	r3, [r7, #52]	@ 0x34
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	461a      	mov	r2, r3
 8006450:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006452:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006454:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006456:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006458:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800645a:	e841 2300 	strex	r3, r2, [r1]
 800645e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006462:	2b00      	cmp	r3, #0
 8006464:	d1e6      	bne.n	8006434 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	e853 3f00 	ldrex	r3, [r3]
 8006472:	60bb      	str	r3, [r7, #8]
   return(result);
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800647a:	633b      	str	r3, [r7, #48]	@ 0x30
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	461a      	mov	r2, r3
 8006482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006484:	61bb      	str	r3, [r7, #24]
 8006486:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006488:	6979      	ldr	r1, [r7, #20]
 800648a:	69ba      	ldr	r2, [r7, #24]
 800648c:	e841 2300 	strex	r3, r2, [r1]
 8006490:	613b      	str	r3, [r7, #16]
   return(result);
 8006492:	693b      	ldr	r3, [r7, #16]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d1e6      	bne.n	8006466 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8006498:	e013      	b.n	80064c2 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800649e:	781a      	ldrb	r2, [r3, #0]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064aa:	1c5a      	adds	r2, r3, #1
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	3b01      	subs	r3, #1
 80064ba:	b29a      	uxth	r2, r3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 80064c2:	bf00      	nop
 80064c4:	373c      	adds	r7, #60	@ 0x3c
 80064c6:	46bd      	mov	sp, r7
 80064c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064cc:	4770      	bx	lr

080064ce <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80064ce:	b480      	push	{r7}
 80064d0:	b091      	sub	sp, #68	@ 0x44
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80064da:	2b21      	cmp	r3, #33	@ 0x21
 80064dc:	d151      	bne.n	8006582 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d132      	bne.n	8006550 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f2:	e853 3f00 	ldrex	r3, [r3]
 80064f6:	623b      	str	r3, [r7, #32]
   return(result);
 80064f8:	6a3b      	ldr	r3, [r7, #32]
 80064fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	461a      	mov	r2, r3
 8006506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006508:	633b      	str	r3, [r7, #48]	@ 0x30
 800650a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800650c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800650e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006510:	e841 2300 	strex	r3, r2, [r1]
 8006514:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006518:	2b00      	cmp	r3, #0
 800651a:	d1e6      	bne.n	80064ea <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	e853 3f00 	ldrex	r3, [r3]
 8006528:	60fb      	str	r3, [r7, #12]
   return(result);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006530:	637b      	str	r3, [r7, #52]	@ 0x34
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	461a      	mov	r2, r3
 8006538:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800653a:	61fb      	str	r3, [r7, #28]
 800653c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800653e:	69b9      	ldr	r1, [r7, #24]
 8006540:	69fa      	ldr	r2, [r7, #28]
 8006542:	e841 2300 	strex	r3, r2, [r1]
 8006546:	617b      	str	r3, [r7, #20]
   return(result);
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d1e6      	bne.n	800651c <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800654e:	e018      	b.n	8006582 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006554:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8006556:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006558:	881a      	ldrh	r2, [r3, #0]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006562:	b292      	uxth	r2, r2
 8006564:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800656a:	1c9a      	adds	r2, r3, #2
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006576:	b29b      	uxth	r3, r3
 8006578:	3b01      	subs	r3, #1
 800657a:	b29a      	uxth	r2, r3
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8006582:	bf00      	nop
 8006584:	3744      	adds	r7, #68	@ 0x44
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr

0800658e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800658e:	b580      	push	{r7, lr}
 8006590:	b088      	sub	sp, #32
 8006592:	af00      	add	r7, sp, #0
 8006594:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	e853 3f00 	ldrex	r3, [r3]
 80065a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065aa:	61fb      	str	r3, [r7, #28]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	461a      	mov	r2, r3
 80065b2:	69fb      	ldr	r3, [r7, #28]
 80065b4:	61bb      	str	r3, [r7, #24]
 80065b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b8:	6979      	ldr	r1, [r7, #20]
 80065ba:	69ba      	ldr	r2, [r7, #24]
 80065bc:	e841 2300 	strex	r3, r2, [r1]
 80065c0:	613b      	str	r3, [r7, #16]
   return(result);
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d1e6      	bne.n	8006596 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2220      	movs	r2, #32
 80065cc:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2200      	movs	r2, #0
 80065d2:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f7fb fd45 	bl	8002064 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80065da:	bf00      	nop
 80065dc:	3720      	adds	r7, #32
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
	...

080065e4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b09c      	sub	sp, #112	@ 0x70
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80065f2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80065fc:	2b22      	cmp	r3, #34	@ 0x22
 80065fe:	f040 80be 	bne.w	800677e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006608:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800660c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006610:	b2d9      	uxtb	r1, r3
 8006612:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006616:	b2da      	uxtb	r2, r3
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800661c:	400a      	ands	r2, r1
 800661e:	b2d2      	uxtb	r2, r2
 8006620:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006626:	1c5a      	adds	r2, r3, #1
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006632:	b29b      	uxth	r3, r3
 8006634:	3b01      	subs	r3, #1
 8006636:	b29a      	uxth	r2, r3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006644:	b29b      	uxth	r3, r3
 8006646:	2b00      	cmp	r3, #0
 8006648:	f040 80a3 	bne.w	8006792 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006652:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006654:	e853 3f00 	ldrex	r3, [r3]
 8006658:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800665a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800665c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006660:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	461a      	mov	r2, r3
 8006668:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800666a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800666c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800666e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006670:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006672:	e841 2300 	strex	r3, r2, [r1]
 8006676:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006678:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800667a:	2b00      	cmp	r3, #0
 800667c:	d1e6      	bne.n	800664c <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	3308      	adds	r3, #8
 8006684:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006688:	e853 3f00 	ldrex	r3, [r3]
 800668c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800668e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006690:	f023 0301 	bic.w	r3, r3, #1
 8006694:	667b      	str	r3, [r7, #100]	@ 0x64
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	3308      	adds	r3, #8
 800669c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800669e:	647a      	str	r2, [r7, #68]	@ 0x44
 80066a0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80066a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066a6:	e841 2300 	strex	r3, r2, [r1]
 80066aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80066ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d1e5      	bne.n	800667e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2220      	movs	r2, #32
 80066b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2200      	movs	r2, #0
 80066be:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2200      	movs	r2, #0
 80066c4:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4a34      	ldr	r2, [pc, #208]	@ (800679c <UART_RxISR_8BIT+0x1b8>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d01f      	beq.n	8006710 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d018      	beq.n	8006710 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e6:	e853 3f00 	ldrex	r3, [r3]
 80066ea:	623b      	str	r3, [r7, #32]
   return(result);
 80066ec:	6a3b      	ldr	r3, [r7, #32]
 80066ee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80066f2:	663b      	str	r3, [r7, #96]	@ 0x60
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	461a      	mov	r2, r3
 80066fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80066fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80066fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006700:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006702:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006704:	e841 2300 	strex	r3, r2, [r1]
 8006708:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800670a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800670c:	2b00      	cmp	r3, #0
 800670e:	d1e6      	bne.n	80066de <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006714:	2b01      	cmp	r3, #1
 8006716:	d12e      	bne.n	8006776 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2200      	movs	r2, #0
 800671c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	e853 3f00 	ldrex	r3, [r3]
 800672a:	60fb      	str	r3, [r7, #12]
   return(result);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f023 0310 	bic.w	r3, r3, #16
 8006732:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	461a      	mov	r2, r3
 800673a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800673c:	61fb      	str	r3, [r7, #28]
 800673e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006740:	69b9      	ldr	r1, [r7, #24]
 8006742:	69fa      	ldr	r2, [r7, #28]
 8006744:	e841 2300 	strex	r3, r2, [r1]
 8006748:	617b      	str	r3, [r7, #20]
   return(result);
 800674a:	697b      	ldr	r3, [r7, #20]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d1e6      	bne.n	800671e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	69db      	ldr	r3, [r3, #28]
 8006756:	f003 0310 	and.w	r3, r3, #16
 800675a:	2b10      	cmp	r3, #16
 800675c:	d103      	bne.n	8006766 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	2210      	movs	r2, #16
 8006764:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800676c:	4619      	mov	r1, r3
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f7ff f896 	bl	80058a0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006774:	e00d      	b.n	8006792 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f7fb fca4 	bl	80020c4 <HAL_UART_RxCpltCallback>
}
 800677c:	e009      	b.n	8006792 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	8b1b      	ldrh	r3, [r3, #24]
 8006784:	b29a      	uxth	r2, r3
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f042 0208 	orr.w	r2, r2, #8
 800678e:	b292      	uxth	r2, r2
 8006790:	831a      	strh	r2, [r3, #24]
}
 8006792:	bf00      	nop
 8006794:	3770      	adds	r7, #112	@ 0x70
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}
 800679a:	bf00      	nop
 800679c:	40008000 	.word	0x40008000

080067a0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b09c      	sub	sp, #112	@ 0x70
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80067ae:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067b8:	2b22      	cmp	r3, #34	@ 0x22
 80067ba:	f040 80be 	bne.w	800693a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80067c4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067cc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80067ce:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80067d2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80067d6:	4013      	ands	r3, r2
 80067d8:	b29a      	uxth	r2, r3
 80067da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80067dc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067e2:	1c9a      	adds	r2, r3, #2
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80067ee:	b29b      	uxth	r3, r3
 80067f0:	3b01      	subs	r3, #1
 80067f2:	b29a      	uxth	r2, r3
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006800:	b29b      	uxth	r3, r3
 8006802:	2b00      	cmp	r3, #0
 8006804:	f040 80a3 	bne.w	800694e <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800680e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006810:	e853 3f00 	ldrex	r3, [r3]
 8006814:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006816:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006818:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800681c:	667b      	str	r3, [r7, #100]	@ 0x64
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	461a      	mov	r2, r3
 8006824:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006826:	657b      	str	r3, [r7, #84]	@ 0x54
 8006828:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800682a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800682c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800682e:	e841 2300 	strex	r3, r2, [r1]
 8006832:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006834:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006836:	2b00      	cmp	r3, #0
 8006838:	d1e6      	bne.n	8006808 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	3308      	adds	r3, #8
 8006840:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006844:	e853 3f00 	ldrex	r3, [r3]
 8006848:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800684a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800684c:	f023 0301 	bic.w	r3, r3, #1
 8006850:	663b      	str	r3, [r7, #96]	@ 0x60
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	3308      	adds	r3, #8
 8006858:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800685a:	643a      	str	r2, [r7, #64]	@ 0x40
 800685c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800685e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006860:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006862:	e841 2300 	strex	r3, r2, [r1]
 8006866:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800686a:	2b00      	cmp	r3, #0
 800686c:	d1e5      	bne.n	800683a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2220      	movs	r2, #32
 8006872:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2200      	movs	r2, #0
 800687a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a34      	ldr	r2, [pc, #208]	@ (8006958 <UART_RxISR_16BIT+0x1b8>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d01f      	beq.n	80068cc <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006896:	2b00      	cmp	r3, #0
 8006898:	d018      	beq.n	80068cc <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a0:	6a3b      	ldr	r3, [r7, #32]
 80068a2:	e853 3f00 	ldrex	r3, [r3]
 80068a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80068a8:	69fb      	ldr	r3, [r7, #28]
 80068aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80068ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	461a      	mov	r2, r3
 80068b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068ba:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80068be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80068c0:	e841 2300 	strex	r3, r2, [r1]
 80068c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80068c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d1e6      	bne.n	800689a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	d12e      	bne.n	8006932 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2200      	movs	r2, #0
 80068d8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	e853 3f00 	ldrex	r3, [r3]
 80068e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	f023 0310 	bic.w	r3, r3, #16
 80068ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	461a      	mov	r2, r3
 80068f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80068f8:	61bb      	str	r3, [r7, #24]
 80068fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068fc:	6979      	ldr	r1, [r7, #20]
 80068fe:	69ba      	ldr	r2, [r7, #24]
 8006900:	e841 2300 	strex	r3, r2, [r1]
 8006904:	613b      	str	r3, [r7, #16]
   return(result);
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d1e6      	bne.n	80068da <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	69db      	ldr	r3, [r3, #28]
 8006912:	f003 0310 	and.w	r3, r3, #16
 8006916:	2b10      	cmp	r3, #16
 8006918:	d103      	bne.n	8006922 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	2210      	movs	r2, #16
 8006920:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006928:	4619      	mov	r1, r3
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f7fe ffb8 	bl	80058a0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006930:	e00d      	b.n	800694e <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f7fb fbc6 	bl	80020c4 <HAL_UART_RxCpltCallback>
}
 8006938:	e009      	b.n	800694e <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	8b1b      	ldrh	r3, [r3, #24]
 8006940:	b29a      	uxth	r2, r3
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f042 0208 	orr.w	r2, r2, #8
 800694a:	b292      	uxth	r2, r2
 800694c:	831a      	strh	r2, [r3, #24]
}
 800694e:	bf00      	nop
 8006950:	3770      	adds	r7, #112	@ 0x70
 8006952:	46bd      	mov	sp, r7
 8006954:	bd80      	pop	{r7, pc}
 8006956:	bf00      	nop
 8006958:	40008000 	.word	0x40008000

0800695c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800695c:	b480      	push	{r7}
 800695e:	b083      	sub	sp, #12
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006964:	bf00      	nop
 8006966:	370c      	adds	r7, #12
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr

08006970 <bitmap_init>:
    return bitmap->width * (bitmap->depth / 8) * bitmap->height;
};

/* Initialise bitmap with given buffer. */
void bitmap_init(bitmap_t *bitmap, uint8_t *buffer)
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	6039      	str	r1, [r7, #0]
    bitmap->pitch = bitmap->width * (bitmap->depth / 8);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	881b      	ldrh	r3, [r3, #0]
 800697e:	687a      	ldr	r2, [r7, #4]
 8006980:	7992      	ldrb	r2, [r2, #6]
 8006982:	08d2      	lsrs	r2, r2, #3
 8006984:	b2d2      	uxtb	r2, r2
 8006986:	fb13 f302 	smulbb	r3, r3, r2
 800698a:	b29a      	uxth	r2, r3
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	809a      	strh	r2, [r3, #4]
    bitmap->size = bitmap->pitch * bitmap->height;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	889b      	ldrh	r3, [r3, #4]
 8006994:	461a      	mov	r2, r3
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	885b      	ldrh	r3, [r3, #2]
 800699a:	fb02 f303 	mul.w	r3, r2, r3
 800699e:	461a      	mov	r2, r3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	609a      	str	r2, [r3, #8]
    bitmap->buffer = buffer;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	683a      	ldr	r2, [r7, #0]
 80069a8:	60da      	str	r2, [r3, #12]
}
 80069aa:	bf00      	nop
 80069ac:	370c      	adds	r7, #12
 80069ae:	46bd      	mov	sp, r7
 80069b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b4:	4770      	bx	lr

080069b6 <code>:
static const uint8_t RIGHT = 0b0010;
static const uint8_t BOTTOM = 0b0100;
static const uint8_t TOP = 0b1000;

static uint8_t code(int16_t x0, int16_t y0, window_t window)
{
 80069b6:	b490      	push	{r4, r7}
 80069b8:	b086      	sub	sp, #24
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	4604      	mov	r4, r0
 80069be:	4608      	mov	r0, r1
 80069c0:	1d39      	adds	r1, r7, #4
 80069c2:	e881 000c 	stmia.w	r1, {r2, r3}
 80069c6:	4623      	mov	r3, r4
 80069c8:	81fb      	strh	r3, [r7, #14]
 80069ca:	4603      	mov	r3, r0
 80069cc:	81bb      	strh	r3, [r7, #12]
    uint8_t code = INSIDE;
 80069ce:	2300      	movs	r3, #0
 80069d0:	75fb      	strb	r3, [r7, #23]

    if (x0 < window.x0) {
 80069d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80069d6:	88ba      	ldrh	r2, [r7, #4]
 80069d8:	4293      	cmp	r3, r2
 80069da:	da04      	bge.n	80069e6 <code+0x30>
        code |= LEFT;
 80069dc:	2201      	movs	r2, #1
 80069de:	7dfb      	ldrb	r3, [r7, #23]
 80069e0:	4313      	orrs	r3, r2
 80069e2:	75fb      	strb	r3, [r7, #23]
 80069e4:	e008      	b.n	80069f8 <code+0x42>
    } else if (x0 > window.x1) {
 80069e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80069ea:	893a      	ldrh	r2, [r7, #8]
 80069ec:	4293      	cmp	r3, r2
 80069ee:	dd03      	ble.n	80069f8 <code+0x42>
        code |= RIGHT;
 80069f0:	2202      	movs	r2, #2
 80069f2:	7dfb      	ldrb	r3, [r7, #23]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	75fb      	strb	r3, [r7, #23]
    } if (y0 < window.y0) {
 80069f8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80069fc:	88fa      	ldrh	r2, [r7, #6]
 80069fe:	4293      	cmp	r3, r2
 8006a00:	da04      	bge.n	8006a0c <code+0x56>
        code |= BOTTOM;
 8006a02:	2204      	movs	r2, #4
 8006a04:	7dfb      	ldrb	r3, [r7, #23]
 8006a06:	4313      	orrs	r3, r2
 8006a08:	75fb      	strb	r3, [r7, #23]
 8006a0a:	e008      	b.n	8006a1e <code+0x68>
    } else if (y0 > window.y1) {
 8006a0c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006a10:	897a      	ldrh	r2, [r7, #10]
 8006a12:	4293      	cmp	r3, r2
 8006a14:	dd03      	ble.n	8006a1e <code+0x68>
        code |= TOP;
 8006a16:	2208      	movs	r2, #8
 8006a18:	7dfb      	ldrb	r3, [r7, #23]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	75fb      	strb	r3, [r7, #23]
    }

    return code;
 8006a1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3718      	adds	r7, #24
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bc90      	pop	{r4, r7}
 8006a28:	4770      	bx	lr

08006a2a <clip_line>:

bool clip_line(int16_t *x0, int16_t *y0, int16_t *x1, int16_t *y1, window_t window)
{
 8006a2a:	b580      	push	{r7, lr}
 8006a2c:	b088      	sub	sp, #32
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	60f8      	str	r0, [r7, #12]
 8006a32:	60b9      	str	r1, [r7, #8]
 8006a34:	607a      	str	r2, [r7, #4]
 8006a36:	603b      	str	r3, [r7, #0]
    uint8_t code0 = code(*x0, *y0, window);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f9b3 0000 	ldrsh.w	r0, [r3]
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	f9b3 1000 	ldrsh.w	r1, [r3]
 8006a44:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006a48:	cb0c      	ldmia	r3, {r2, r3}
 8006a4a:	f7ff ffb4 	bl	80069b6 <code>
 8006a4e:	4603      	mov	r3, r0
 8006a50:	77fb      	strb	r3, [r7, #31]
    uint8_t code1 = code(*x1, *y1, window);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f9b3 0000 	ldrsh.w	r0, [r3]
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	f9b3 1000 	ldrsh.w	r1, [r3]
 8006a5e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006a62:	cb0c      	ldmia	r3, {r2, r3}
 8006a64:	f7ff ffa7 	bl	80069b6 <code>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	77bb      	strb	r3, [r7, #30]

    bool accept = false;
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	777b      	strb	r3, [r7, #29]

    while (true) {
        if (!(code0 | code1)) {
 8006a70:	7ffa      	ldrb	r2, [r7, #31]
 8006a72:	7fbb      	ldrb	r3, [r7, #30]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	b2db      	uxtb	r3, r3
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d102      	bne.n	8006a82 <clip_line+0x58>
            /* Both endpoints inside clipping window, trivial accept. */
            accept = true;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	777b      	strb	r3, [r7, #29]
            break;
 8006a80:	e0e9      	b.n	8006c56 <clip_line+0x22c>
        } else if (code0 & code1) {
 8006a82:	7ffa      	ldrb	r2, [r7, #31]
 8006a84:	7fbb      	ldrb	r3, [r7, #30]
 8006a86:	4013      	ands	r3, r2
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	f040 80e2 	bne.w	8006c54 <clip_line+0x22a>
            /* Both endpoints outside clipping window, trivial reject. */
            break;
        } else {
            /* Part of line inside clipping window, nontrivial situation. */

            int16_t x = 0;
 8006a90:	2300      	movs	r3, #0
 8006a92:	837b      	strh	r3, [r7, #26]
            int16_t y = 0;
 8006a94:	2300      	movs	r3, #0
 8006a96:	833b      	strh	r3, [r7, #24]
            uint8_t code3 = code0 ? code0 : code1;
 8006a98:	7ffb      	ldrb	r3, [r7, #31]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d001      	beq.n	8006aa2 <clip_line+0x78>
 8006a9e:	7ffb      	ldrb	r3, [r7, #31]
 8006aa0:	e000      	b.n	8006aa4 <clip_line+0x7a>
 8006aa2:	7fbb      	ldrb	r3, [r7, #30]
 8006aa4:	75fb      	strb	r3, [r7, #23]

            /* Find intersection point. */
            /* slope = (y1 - y0) / (x1 - x0) */
            /* x = x0 + (1 / slope) * (ym - y0), where ym is ymin or ymax */
            /* y = y0 + slope * (xm - x0), where xm is xmin or xmax */
            if (code3 & TOP) {
 8006aa6:	2208      	movs	r2, #8
 8006aa8:	7dfb      	ldrb	r3, [r7, #23]
 8006aaa:	4013      	ands	r3, r2
 8006aac:	b2db      	uxtb	r3, r3
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d024      	beq.n	8006afc <clip_line+0xd2>
                x = *x0 + (*x1 - *x0) * (window.y1 - *y0) / (*y1 - *y0);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ab8:	b29a      	uxth	r2, r3
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ac0:	4619      	mov	r1, r3
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ac8:	1acb      	subs	r3, r1, r3
 8006aca:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8006acc:	4608      	mov	r0, r1
 8006ace:	68b9      	ldr	r1, [r7, #8]
 8006ad0:	f9b1 1000 	ldrsh.w	r1, [r1]
 8006ad4:	1a41      	subs	r1, r0, r1
 8006ad6:	fb03 f101 	mul.w	r1, r3, r1
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ae8:	1ac3      	subs	r3, r0, r3
 8006aea:	fb91 f3f3 	sdiv	r3, r1, r3
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	4413      	add	r3, r2
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	837b      	strh	r3, [r7, #26]
                y = window.y1;
 8006af6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006af8:	833b      	strh	r3, [r7, #24]
 8006afa:	e07f      	b.n	8006bfc <clip_line+0x1d2>
            } else if (code3 & BOTTOM) {
 8006afc:	2204      	movs	r2, #4
 8006afe:	7dfb      	ldrb	r3, [r7, #23]
 8006b00:	4013      	ands	r3, r2
 8006b02:	b2db      	uxtb	r3, r3
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d024      	beq.n	8006b52 <clip_line+0x128>
                x = *x0 + (*x1 - *x0) * (window.y0 - *y0) / (*y1 - *y0);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b0e:	b29a      	uxth	r2, r3
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b16:	4619      	mov	r1, r3
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b1e:	1acb      	subs	r3, r1, r3
 8006b20:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8006b22:	4608      	mov	r0, r1
 8006b24:	68b9      	ldr	r1, [r7, #8]
 8006b26:	f9b1 1000 	ldrsh.w	r1, [r1]
 8006b2a:	1a41      	subs	r1, r0, r1
 8006b2c:	fb03 f101 	mul.w	r1, r3, r1
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b36:	4618      	mov	r0, r3
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b3e:	1ac3      	subs	r3, r0, r3
 8006b40:	fb91 f3f3 	sdiv	r3, r1, r3
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	4413      	add	r3, r2
 8006b48:	b29b      	uxth	r3, r3
 8006b4a:	837b      	strh	r3, [r7, #26]
                y = window.y0;
 8006b4c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006b4e:	833b      	strh	r3, [r7, #24]
 8006b50:	e054      	b.n	8006bfc <clip_line+0x1d2>
            } else if (code3 & RIGHT) {
 8006b52:	2202      	movs	r2, #2
 8006b54:	7dfb      	ldrb	r3, [r7, #23]
 8006b56:	4013      	ands	r3, r2
 8006b58:	b2db      	uxtb	r3, r3
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d024      	beq.n	8006ba8 <clip_line+0x17e>
                y = *y0 + (*y1 - *y0) * (window.x1 - *x0) / (*x1 - *x0);
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b64:	b29a      	uxth	r2, r3
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b6c:	4619      	mov	r1, r3
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b74:	1acb      	subs	r3, r1, r3
 8006b76:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8006b78:	4608      	mov	r0, r1
 8006b7a:	68f9      	ldr	r1, [r7, #12]
 8006b7c:	f9b1 1000 	ldrsh.w	r1, [r1]
 8006b80:	1a41      	subs	r1, r0, r1
 8006b82:	fb03 f101 	mul.w	r1, r3, r1
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b94:	1ac3      	subs	r3, r0, r3
 8006b96:	fb91 f3f3 	sdiv	r3, r1, r3
 8006b9a:	b29b      	uxth	r3, r3
 8006b9c:	4413      	add	r3, r2
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	833b      	strh	r3, [r7, #24]
                x = window.x1;
 8006ba2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006ba4:	837b      	strh	r3, [r7, #26]
 8006ba6:	e029      	b.n	8006bfc <clip_line+0x1d2>
            }  else if (code3 & LEFT) {
 8006ba8:	2201      	movs	r2, #1
 8006baa:	7dfb      	ldrb	r3, [r7, #23]
 8006bac:	4013      	ands	r3, r2
 8006bae:	b2db      	uxtb	r3, r3
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d023      	beq.n	8006bfc <clip_line+0x1d2>
                y = *y0 + (*y1 - *y0) * (window.x0 - *x0) / (*x1 - *x0);
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006bba:	b29a      	uxth	r2, r3
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006bc2:	4619      	mov	r1, r3
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006bca:	1acb      	subs	r3, r1, r3
 8006bcc:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8006bce:	4608      	mov	r0, r1
 8006bd0:	68f9      	ldr	r1, [r7, #12]
 8006bd2:	f9b1 1000 	ldrsh.w	r1, [r1]
 8006bd6:	1a41      	subs	r1, r0, r1
 8006bd8:	fb03 f101 	mul.w	r1, r3, r1
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006be2:	4618      	mov	r0, r3
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006bea:	1ac3      	subs	r3, r0, r3
 8006bec:	fb91 f3f3 	sdiv	r3, r1, r3
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	4413      	add	r3, r2
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	833b      	strh	r3, [r7, #24]
                x = window.x0;
 8006bf8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006bfa:	837b      	strh	r3, [r7, #26]
            }

            /* Replace the outside point with the intersection point. */
            if (code3 == code0) {
 8006bfc:	7dfa      	ldrb	r2, [r7, #23]
 8006bfe:	7ffb      	ldrb	r3, [r7, #31]
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d113      	bne.n	8006c2c <clip_line+0x202>
                *x0 = x;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	8b7a      	ldrh	r2, [r7, #26]
 8006c08:	801a      	strh	r2, [r3, #0]
                *y0 = y;
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	8b3a      	ldrh	r2, [r7, #24]
 8006c0e:	801a      	strh	r2, [r3, #0]
                code0 = code(*x0, *y0, window);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f9b3 0000 	ldrsh.w	r0, [r3]
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	f9b3 1000 	ldrsh.w	r1, [r3]
 8006c1c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006c20:	cb0c      	ldmia	r3, {r2, r3}
 8006c22:	f7ff fec8 	bl	80069b6 <code>
 8006c26:	4603      	mov	r3, r0
 8006c28:	77fb      	strb	r3, [r7, #31]
 8006c2a:	e721      	b.n	8006a70 <clip_line+0x46>
            } else {
                *x1 = x;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	8b7a      	ldrh	r2, [r7, #26]
 8006c30:	801a      	strh	r2, [r3, #0]
                *y1 = y;
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	8b3a      	ldrh	r2, [r7, #24]
 8006c36:	801a      	strh	r2, [r3, #0]
                code1 = code(*x1, *y1, window);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f9b3 0000 	ldrsh.w	r0, [r3]
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	f9b3 1000 	ldrsh.w	r1, [r3]
 8006c44:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006c48:	cb0c      	ldmia	r3, {r2, r3}
 8006c4a:	f7ff feb4 	bl	80069b6 <code>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	77bb      	strb	r3, [r7, #30]
        if (!(code0 | code1)) {
 8006c52:	e70d      	b.n	8006a70 <clip_line+0x46>
            break;
 8006c54:	bf00      	nop
            }
        }
    }

    return accept;
 8006c56:	7f7b      	ldrb	r3, [r7, #29]
 8006c58:	4618      	mov	r0, r3
 8006c5a:	3720      	adds	r7, #32
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}

08006c60 <fontx_meta>:
#include <stddef.h>
#include <string.h>

#include "fontx.h"

uint8_t fontx_meta(fontx_meta_t *meta, const uint8_t *font) {
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b082      	sub	sp, #8
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
 8006c68:	6039      	str	r1, [r7, #0]

    memcpy(meta->name, &font[FONTX_NAME], 8);
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	3306      	adds	r3, #6
 8006c70:	2208      	movs	r2, #8
 8006c72:	4619      	mov	r1, r3
 8006c74:	f001 f9ea 	bl	800804c <memcpy>
    meta->width = font[FONTX_WIDTH];
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	330e      	adds	r3, #14
 8006c7c:	781a      	ldrb	r2, [r3, #0]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	725a      	strb	r2, [r3, #9]
    meta->height = font[FONTX_HEIGHT];
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	330f      	adds	r3, #15
 8006c86:	781a      	ldrb	r2, [r3, #0]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	729a      	strb	r2, [r3, #10]
    meta->type = font[FONTX_TYPE];
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	3310      	adds	r3, #16
 8006c90:	781a      	ldrb	r2, [r3, #0]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	72da      	strb	r2, [r3, #11]

    return 0;
 8006c96:	2300      	movs	r3, #0
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3708      	adds	r7, #8
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}

08006ca0 <fontx_glyph>:


uint8_t fontx_glyph(fontx_glyph_t *glyph, wchar_t code, const uint8_t* font) {
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b08e      	sub	sp, #56	@ 0x38
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	60f8      	str	r0, [r7, #12]
 8006ca8:	60b9      	str	r1, [r7, #8]
 8006caa:	607a      	str	r2, [r7, #4]
    uint32_t nc, bc, sb, eb;
    uint8_t status;
    const uint8_t *block_table;
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 8006cac:	f107 0314 	add.w	r3, r7, #20
 8006cb0:	6879      	ldr	r1, [r7, #4]
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f7ff ffd4 	bl	8006c60 <fontx_meta>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (0 != status) {
 8006cbe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d002      	beq.n	8006ccc <fontx_glyph+0x2c>
        return status;
 8006cc6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006cca:	e077      	b.n	8006dbc <fontx_glyph+0x11c>
    }

    glyph->width = meta.width;
 8006ccc:	7f7a      	ldrb	r2, [r7, #29]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	701a      	strb	r2, [r3, #0]
    glyph->height = meta.height;
 8006cd2:	7fba      	ldrb	r2, [r7, #30]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	705a      	strb	r2, [r3, #1]
    glyph->pitch = (meta.width + 7) / 8;
 8006cd8:	7f7b      	ldrb	r3, [r7, #29]
 8006cda:	3307      	adds	r3, #7
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	da00      	bge.n	8006ce2 <fontx_glyph+0x42>
 8006ce0:	3307      	adds	r3, #7
 8006ce2:	10db      	asrs	r3, r3, #3
 8006ce4:	b2da      	uxtb	r2, r3
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	70da      	strb	r2, [r3, #3]
    glyph->size = glyph->pitch * meta.height;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	78da      	ldrb	r2, [r3, #3]
 8006cee:	7fbb      	ldrb	r3, [r7, #30]
 8006cf0:	fb12 f303 	smulbb	r3, r2, r3
 8006cf4:	b2da      	uxtb	r2, r3
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	709a      	strb	r2, [r3, #2]

    if (FONTX_TYPE_SBCS == meta.type) {
 8006cfa:	7ffb      	ldrb	r3, [r7, #31]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d10f      	bne.n	8006d20 <fontx_glyph+0x80>
        if (code < 0x100) {
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	2bff      	cmp	r3, #255	@ 0xff
 8006d04:	d859      	bhi.n	8006dba <fontx_glyph+0x11a>
            glyph->buffer = &font[FONTX_GLYPH_DATA_START + code * glyph->size];
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	789b      	ldrb	r3, [r3, #2]
 8006d0a:	461a      	mov	r2, r3
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	fb02 f303 	mul.w	r3, r2, r3
 8006d12:	3311      	adds	r3, #17
 8006d14:	687a      	ldr	r2, [r7, #4]
 8006d16:	441a      	add	r2, r3
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	605a      	str	r2, [r3, #4]
            return FONTX_OK;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	e04d      	b.n	8006dbc <fontx_glyph+0x11c>
        }
    } else {
        block_table = &font[FONTX_BLOCK_TABLE_START];
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	3312      	adds	r3, #18
 8006d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
        nc = 0;
 8006d26:	2300      	movs	r3, #0
 8006d28:	637b      	str	r3, [r7, #52]	@ 0x34
        bc = font[FONTX_BLOCK_TABLE_SIZE];
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	3311      	adds	r3, #17
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	633b      	str	r3, [r7, #48]	@ 0x30
        while (bc--) {
 8006d32:	e03d      	b.n	8006db0 <fontx_glyph+0x110>
            /* Get range of the code block_table. */
            sb = block_table[0] + block_table[1] * 0x100;
 8006d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	461a      	mov	r2, r3
 8006d3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d3c:	3301      	adds	r3, #1
 8006d3e:	781b      	ldrb	r3, [r3, #0]
 8006d40:	021b      	lsls	r3, r3, #8
 8006d42:	4413      	add	r3, r2
 8006d44:	627b      	str	r3, [r7, #36]	@ 0x24
            eb = block_table[2] + block_table[3] * 0x100;
 8006d46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d48:	3302      	adds	r3, #2
 8006d4a:	781b      	ldrb	r3, [r3, #0]
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d50:	3303      	adds	r3, #3
 8006d52:	781b      	ldrb	r3, [r3, #0]
 8006d54:	021b      	lsls	r3, r3, #8
 8006d56:	4413      	add	r3, r2
 8006d58:	623b      	str	r3, [r7, #32]

             /* Check if in the code block_table. */
            if (code >= sb && code <= eb) {
 8006d5a:	68ba      	ldr	r2, [r7, #8]
 8006d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	d31c      	bcc.n	8006d9c <fontx_glyph+0xfc>
 8006d62:	68ba      	ldr	r2, [r7, #8]
 8006d64:	6a3b      	ldr	r3, [r7, #32]
 8006d66:	429a      	cmp	r2, r3
 8006d68:	d818      	bhi.n	8006d9c <fontx_glyph+0xfc>
                /* Number of codes from top of the block_table. */
                nc += code - sb;
 8006d6a:	68ba      	ldr	r2, [r7, #8]
 8006d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d6e:	1ad3      	subs	r3, r2, r3
 8006d70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006d72:	4413      	add	r3, r2
 8006d74:	637b      	str	r3, [r7, #52]	@ 0x34
                glyph->buffer = &font[
                    FONTX_BLOCK_TABLE_START +
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	3311      	adds	r3, #17
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	009b      	lsls	r3, r3, #2
 8006d7e:	461a      	mov	r2, r3
                    nc * glyph->size
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	789b      	ldrb	r3, [r3, #2]
 8006d84:	4619      	mov	r1, r3
 8006d86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d88:	fb01 f303 	mul.w	r3, r1, r3
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8006d8c:	4413      	add	r3, r2
 8006d8e:	3312      	adds	r3, #18
                glyph->buffer = &font[
 8006d90:	687a      	ldr	r2, [r7, #4]
 8006d92:	441a      	add	r2, r3
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	605a      	str	r2, [r3, #4]
                ];
                return FONTX_OK;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	e00f      	b.n	8006dbc <fontx_glyph+0x11c>
            }
            /* Number of codes in the previous block_tables. */
            nc += eb - sb + 1;
 8006d9c:	6a3a      	ldr	r2, [r7, #32]
 8006d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da0:	1ad2      	subs	r2, r2, r3
 8006da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006da4:	4413      	add	r3, r2
 8006da6:	3301      	adds	r3, #1
 8006da8:	637b      	str	r3, [r7, #52]	@ 0x34
            /* Next code block_table. */
            block_table += 4;
 8006daa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dac:	3304      	adds	r3, #4
 8006dae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (bc--) {
 8006db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006db2:	1e5a      	subs	r2, r3, #1
 8006db4:	633a      	str	r2, [r7, #48]	@ 0x30
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d1bc      	bne.n	8006d34 <fontx_glyph+0x94>
        }
    }

    return FONTX_ERR_GLYPH_NOT_FOUND;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3738      	adds	r7, #56	@ 0x38
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}

08006dc4 <min>:
#include "hsl.h"

hsl_t rgb888_to_hsl(rgb_t *rgb);
uint16_t rgb888_to_rgb565(rgb_t *input);

static inline int min(int a, int b) {
 8006dc4:	b480      	push	{r7}
 8006dc6:	b083      	sub	sp, #12
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
 8006dcc:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	429a      	cmp	r2, r3
 8006dd4:	dd01      	ble.n	8006dda <min+0x16>
        return b;
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	e000      	b.n	8006ddc <min+0x18>
    };
    return a;
 8006dda:	687b      	ldr	r3, [r7, #4]
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	370c      	adds	r7, #12
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr

08006de8 <max>:

static inline int max(int a, int b) {
 8006de8:	b480      	push	{r7}
 8006dea:	b083      	sub	sp, #12
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
 8006df0:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	dd01      	ble.n	8006dfe <max+0x16>
        return a;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	e000      	b.n	8006e00 <max+0x18>
    }
    return b;
 8006dfe:	683b      	ldr	r3, [r7, #0]
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	370c      	adds	r7, #12
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <hagl_put_pixel>:
    clip_window.x1 = x1;
    clip_window.y1 = y1;
}

void hagl_put_pixel(int16_t x0, int16_t y0, color_t color)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b082      	sub	sp, #8
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	4603      	mov	r3, r0
 8006e14:	80fb      	strh	r3, [r7, #6]
 8006e16:	460b      	mov	r3, r1
 8006e18:	80bb      	strh	r3, [r7, #4]
 8006e1a:	4613      	mov	r3, r2
 8006e1c:	807b      	strh	r3, [r7, #2]
    /* x0 or y0 is before the edge, nothing to do. */
    if ((x0 < clip_window.x0) || (y0 < clip_window.y0))  {
 8006e1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006e22:	4a12      	ldr	r2, [pc, #72]	@ (8006e6c <hagl_put_pixel+0x60>)
 8006e24:	8812      	ldrh	r2, [r2, #0]
 8006e26:	4293      	cmp	r3, r2
 8006e28:	db1a      	blt.n	8006e60 <hagl_put_pixel+0x54>
 8006e2a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006e2e:	4a0f      	ldr	r2, [pc, #60]	@ (8006e6c <hagl_put_pixel+0x60>)
 8006e30:	8852      	ldrh	r2, [r2, #2]
 8006e32:	4293      	cmp	r3, r2
 8006e34:	db14      	blt.n	8006e60 <hagl_put_pixel+0x54>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8006e36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006e3a:	4a0c      	ldr	r2, [pc, #48]	@ (8006e6c <hagl_put_pixel+0x60>)
 8006e3c:	8892      	ldrh	r2, [r2, #4]
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	dc10      	bgt.n	8006e64 <hagl_put_pixel+0x58>
 8006e42:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006e46:	4a09      	ldr	r2, [pc, #36]	@ (8006e6c <hagl_put_pixel+0x60>)
 8006e48:	88d2      	ldrh	r2, [r2, #6]
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	dc0a      	bgt.n	8006e64 <hagl_put_pixel+0x58>
        return;
    }

    /* If still in bounds set the pixel. */
    hagl_hal_put_pixel(x0, y0, color);
 8006e4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006e52:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006e56:	887a      	ldrh	r2, [r7, #2]
 8006e58:	4618      	mov	r0, r3
 8006e5a:	f7fa fe49 	bl	8001af0 <lcdPutPixel>
 8006e5e:	e002      	b.n	8006e66 <hagl_put_pixel+0x5a>
        return;
 8006e60:	bf00      	nop
 8006e62:	e000      	b.n	8006e66 <hagl_put_pixel+0x5a>
        return;
 8006e64:	bf00      	nop
}
 8006e66:	3708      	adds	r7, #8
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bd80      	pop	{r7, pc}
 8006e6c:	2000020c 	.word	0x2000020c

08006e70 <hagl_draw_hline>:
#else
    return hagl_color(0, 0, 0);
#endif /* HAGL_HAS_HAL_GET_PIXEL */
}

void hagl_draw_hline(int16_t x0, int16_t y0, uint16_t w, color_t color) {
 8006e70:	b590      	push	{r4, r7, lr}
 8006e72:	b085      	sub	sp, #20
 8006e74:	af02      	add	r7, sp, #8
 8006e76:	4604      	mov	r4, r0
 8006e78:	4608      	mov	r0, r1
 8006e7a:	4611      	mov	r1, r2
 8006e7c:	461a      	mov	r2, r3
 8006e7e:	4623      	mov	r3, r4
 8006e80:	80fb      	strh	r3, [r7, #6]
 8006e82:	4603      	mov	r3, r0
 8006e84:	80bb      	strh	r3, [r7, #4]
 8006e86:	460b      	mov	r3, r1
 8006e88:	807b      	strh	r3, [r7, #2]
 8006e8a:	4613      	mov	r3, r2
 8006e8c:	803b      	strh	r3, [r7, #0]
        width = width - (x0 + width - clip_window.x1);
    }

    hagl_hal_hline(x0, y0, width, color);
#else
    hagl_draw_line(x0, y0, x0 + w, y0, color);
 8006e8e:	88fa      	ldrh	r2, [r7, #6]
 8006e90:	887b      	ldrh	r3, [r7, #2]
 8006e92:	4413      	add	r3, r2
 8006e94:	b29b      	uxth	r3, r3
 8006e96:	b21a      	sxth	r2, r3
 8006e98:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8006e9c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006ea0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8006ea4:	883b      	ldrh	r3, [r7, #0]
 8006ea6:	9300      	str	r3, [sp, #0]
 8006ea8:	4623      	mov	r3, r4
 8006eaa:	f000 f827 	bl	8006efc <hagl_draw_line>
#endif
}
 8006eae:	bf00      	nop
 8006eb0:	370c      	adds	r7, #12
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd90      	pop	{r4, r7, pc}

08006eb6 <hagl_draw_vline>:

/*
 * Draw a vertical line with given color. If HAL supports it uses
 * hardware vline drawing. If not falls back to vanilla line drawing.
 */
void hagl_draw_vline(int16_t x0, int16_t y0, uint16_t h, color_t color) {
 8006eb6:	b590      	push	{r4, r7, lr}
 8006eb8:	b085      	sub	sp, #20
 8006eba:	af02      	add	r7, sp, #8
 8006ebc:	4604      	mov	r4, r0
 8006ebe:	4608      	mov	r0, r1
 8006ec0:	4611      	mov	r1, r2
 8006ec2:	461a      	mov	r2, r3
 8006ec4:	4623      	mov	r3, r4
 8006ec6:	80fb      	strh	r3, [r7, #6]
 8006ec8:	4603      	mov	r3, r0
 8006eca:	80bb      	strh	r3, [r7, #4]
 8006ecc:	460b      	mov	r3, r1
 8006ece:	807b      	strh	r3, [r7, #2]
 8006ed0:	4613      	mov	r3, r2
 8006ed2:	803b      	strh	r3, [r7, #0]
        height = height - (y0 + height - clip_window.y1);
    }

    hagl_hal_vline(x0, y0, height, color);
#else
    hagl_draw_line(x0, y0, x0, y0 + h, color);
 8006ed4:	88ba      	ldrh	r2, [r7, #4]
 8006ed6:	887b      	ldrh	r3, [r7, #2]
 8006ed8:	4413      	add	r3, r2
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	b21c      	sxth	r4, r3
 8006ede:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006ee2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006ee6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8006eea:	883b      	ldrh	r3, [r7, #0]
 8006eec:	9300      	str	r3, [sp, #0]
 8006eee:	4623      	mov	r3, r4
 8006ef0:	f000 f804 	bl	8006efc <hagl_draw_line>
#endif
}
 8006ef4:	bf00      	nop
 8006ef6:	370c      	adds	r7, #12
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd90      	pop	{r4, r7, pc}

08006efc <hagl_draw_line>:

/*
 * Draw a line using Bresenham's algorithm with given color.
 */
void hagl_draw_line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8006efc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006efe:	b089      	sub	sp, #36	@ 0x24
 8006f00:	af02      	add	r7, sp, #8
 8006f02:	4604      	mov	r4, r0
 8006f04:	4608      	mov	r0, r1
 8006f06:	4611      	mov	r1, r2
 8006f08:	461a      	mov	r2, r3
 8006f0a:	4623      	mov	r3, r4
 8006f0c:	80fb      	strh	r3, [r7, #6]
 8006f0e:	4603      	mov	r3, r0
 8006f10:	80bb      	strh	r3, [r7, #4]
 8006f12:	460b      	mov	r3, r1
 8006f14:	807b      	strh	r3, [r7, #2]
 8006f16:	4613      	mov	r3, r2
 8006f18:	803b      	strh	r3, [r7, #0]
    /* Clip coordinates to fit clip window. */
    if (false == clip_line(&x0, &y0, &x1, &y1, clip_window)) {
 8006f1a:	463b      	mov	r3, r7
 8006f1c:	1cba      	adds	r2, r7, #2
 8006f1e:	1d3d      	adds	r5, r7, #4
 8006f20:	1dbc      	adds	r4, r7, #6
 8006f22:	494a      	ldr	r1, [pc, #296]	@ (800704c <hagl_draw_line+0x150>)
 8006f24:	466e      	mov	r6, sp
 8006f26:	c903      	ldmia	r1, {r0, r1}
 8006f28:	e886 0003 	stmia.w	r6, {r0, r1}
 8006f2c:	4629      	mov	r1, r5
 8006f2e:	4620      	mov	r0, r4
 8006f30:	f7ff fd7b 	bl	8006a2a <clip_line>
 8006f34:	4603      	mov	r3, r0
 8006f36:	f083 0301 	eor.w	r3, r3, #1
 8006f3a:	b2db      	uxtb	r3, r3
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d17e      	bne.n	800703e <hagl_draw_line+0x142>
    int16_t dy;
    int16_t sy;
    int16_t err;
    int16_t e2;

    dx = ABS(x1 - x0);
 8006f40:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006f44:	461a      	mov	r2, r3
 8006f46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f4a:	1ad3      	subs	r3, r2, r3
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	bfb8      	it	lt
 8006f50:	425b      	neglt	r3, r3
 8006f52:	82bb      	strh	r3, [r7, #20]
    sx = x0 < x1 ? 1 : -1;
 8006f54:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006f58:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	da01      	bge.n	8006f64 <hagl_draw_line+0x68>
 8006f60:	2301      	movs	r3, #1
 8006f62:	e001      	b.n	8006f68 <hagl_draw_line+0x6c>
 8006f64:	f04f 33ff 	mov.w	r3, #4294967295
 8006f68:	827b      	strh	r3, [r7, #18]
    dy = ABS(y1 - y0);
 8006f6a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006f6e:	461a      	mov	r2, r3
 8006f70:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006f74:	1ad3      	subs	r3, r2, r3
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	bfb8      	it	lt
 8006f7a:	425b      	neglt	r3, r3
 8006f7c:	823b      	strh	r3, [r7, #16]
    sy = y0 < y1 ? 1 : -1;
 8006f7e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8006f82:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006f86:	429a      	cmp	r2, r3
 8006f88:	da01      	bge.n	8006f8e <hagl_draw_line+0x92>
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	e001      	b.n	8006f92 <hagl_draw_line+0x96>
 8006f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8006f92:	81fb      	strh	r3, [r7, #14]
    err = (dx > dy ? dx : -dy) / 2;
 8006f94:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8006f98:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006f9c:	429a      	cmp	r2, r3
 8006f9e:	dd06      	ble.n	8006fae <hagl_draw_line+0xb2>
 8006fa0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006fa4:	0fda      	lsrs	r2, r3, #31
 8006fa6:	4413      	add	r3, r2
 8006fa8:	105b      	asrs	r3, r3, #1
 8006faa:	b21b      	sxth	r3, r3
 8006fac:	e006      	b.n	8006fbc <hagl_draw_line+0xc0>
 8006fae:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006fb2:	0fda      	lsrs	r2, r3, #31
 8006fb4:	4413      	add	r3, r2
 8006fb6:	105b      	asrs	r3, r3, #1
 8006fb8:	425b      	negs	r3, r3
 8006fba:	b21b      	sxth	r3, r3
 8006fbc:	82fb      	strh	r3, [r7, #22]

    while (1) {
        hagl_put_pixel(x0, y0, color);
 8006fbe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006fc2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006fc6:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f7ff ff1f 	bl	8006e0c <hagl_put_pixel>

        if (x0 == x1 && y0 == y1) {
 8006fce:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006fd2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	d105      	bne.n	8006fe6 <hagl_draw_line+0xea>
 8006fda:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8006fde:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006fe2:	429a      	cmp	r2, r3
 8006fe4:	d02d      	beq.n	8007042 <hagl_draw_line+0x146>
            break;
        };

        e2 = err + err;
 8006fe6:	8afb      	ldrh	r3, [r7, #22]
 8006fe8:	005b      	lsls	r3, r3, #1
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	81bb      	strh	r3, [r7, #12]

        if (e2 > -dx) {
 8006fee:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006ff2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006ff6:	425b      	negs	r3, r3
 8006ff8:	429a      	cmp	r2, r3
 8006ffa:	dd0c      	ble.n	8007016 <hagl_draw_line+0x11a>
            err -= dy;
 8006ffc:	8afa      	ldrh	r2, [r7, #22]
 8006ffe:	8a3b      	ldrh	r3, [r7, #16]
 8007000:	1ad3      	subs	r3, r2, r3
 8007002:	b29b      	uxth	r3, r3
 8007004:	82fb      	strh	r3, [r7, #22]
            x0 += sx;
 8007006:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800700a:	b29a      	uxth	r2, r3
 800700c:	8a7b      	ldrh	r3, [r7, #18]
 800700e:	4413      	add	r3, r2
 8007010:	b29b      	uxth	r3, r3
 8007012:	b21b      	sxth	r3, r3
 8007014:	80fb      	strh	r3, [r7, #6]
        }

        if (e2 < dy) {
 8007016:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800701a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800701e:	429a      	cmp	r2, r3
 8007020:	dacd      	bge.n	8006fbe <hagl_draw_line+0xc2>
            err += dx;
 8007022:	8afa      	ldrh	r2, [r7, #22]
 8007024:	8abb      	ldrh	r3, [r7, #20]
 8007026:	4413      	add	r3, r2
 8007028:	b29b      	uxth	r3, r3
 800702a:	82fb      	strh	r3, [r7, #22]
            y0 += sy;
 800702c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007030:	b29a      	uxth	r2, r3
 8007032:	89fb      	ldrh	r3, [r7, #14]
 8007034:	4413      	add	r3, r2
 8007036:	b29b      	uxth	r3, r3
 8007038:	b21b      	sxth	r3, r3
 800703a:	80bb      	strh	r3, [r7, #4]
        hagl_put_pixel(x0, y0, color);
 800703c:	e7bf      	b.n	8006fbe <hagl_draw_line+0xc2>
        return;
 800703e:	bf00      	nop
 8007040:	e000      	b.n	8007044 <hagl_draw_line+0x148>
            break;
 8007042:	bf00      	nop
        }
    }
}
 8007044:	371c      	adds	r7, #28
 8007046:	46bd      	mov	sp, r7
 8007048:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800704a:	bf00      	nop
 800704c:	2000020c 	.word	0x2000020c

08007050 <hagl_draw_rectangle>:

/*
 * Draw a rectangle with given color.
 */
void hagl_draw_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8007050:	b590      	push	{r4, r7, lr}
 8007052:	b085      	sub	sp, #20
 8007054:	af00      	add	r7, sp, #0
 8007056:	4604      	mov	r4, r0
 8007058:	4608      	mov	r0, r1
 800705a:	4611      	mov	r1, r2
 800705c:	461a      	mov	r2, r3
 800705e:	4623      	mov	r3, r4
 8007060:	80fb      	strh	r3, [r7, #6]
 8007062:	4603      	mov	r3, r0
 8007064:	80bb      	strh	r3, [r7, #4]
 8007066:	460b      	mov	r3, r1
 8007068:	807b      	strh	r3, [r7, #2]
 800706a:	4613      	mov	r3, r2
 800706c:	803b      	strh	r3, [r7, #0]
    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 800706e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007072:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007076:	429a      	cmp	r2, r3
 8007078:	dd0e      	ble.n	8007098 <hagl_draw_rectangle+0x48>
        x0 = x0 + x1;
 800707a:	88fa      	ldrh	r2, [r7, #6]
 800707c:	887b      	ldrh	r3, [r7, #2]
 800707e:	4413      	add	r3, r2
 8007080:	b29b      	uxth	r3, r3
 8007082:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 8007084:	88fa      	ldrh	r2, [r7, #6]
 8007086:	887b      	ldrh	r3, [r7, #2]
 8007088:	1ad3      	subs	r3, r2, r3
 800708a:	b29b      	uxth	r3, r3
 800708c:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 800708e:	88fa      	ldrh	r2, [r7, #6]
 8007090:	887b      	ldrh	r3, [r7, #2]
 8007092:	1ad3      	subs	r3, r2, r3
 8007094:	b29b      	uxth	r3, r3
 8007096:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 8007098:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800709c:	f9b7 3000 	ldrsh.w	r3, [r7]
 80070a0:	429a      	cmp	r2, r3
 80070a2:	dd0e      	ble.n	80070c2 <hagl_draw_rectangle+0x72>
        y0 = y0 + y1;
 80070a4:	88ba      	ldrh	r2, [r7, #4]
 80070a6:	883b      	ldrh	r3, [r7, #0]
 80070a8:	4413      	add	r3, r2
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 80070ae:	88ba      	ldrh	r2, [r7, #4]
 80070b0:	883b      	ldrh	r3, [r7, #0]
 80070b2:	1ad3      	subs	r3, r2, r3
 80070b4:	b29b      	uxth	r3, r3
 80070b6:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 80070b8:	88ba      	ldrh	r2, [r7, #4]
 80070ba:	883b      	ldrh	r3, [r7, #0]
 80070bc:	1ad3      	subs	r3, r2, r3
 80070be:	b29b      	uxth	r3, r3
 80070c0:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 80070c2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80070c6:	4a24      	ldr	r2, [pc, #144]	@ (8007158 <hagl_draw_rectangle+0x108>)
 80070c8:	8812      	ldrh	r2, [r2, #0]
 80070ca:	4293      	cmp	r3, r2
 80070cc:	db3e      	blt.n	800714c <hagl_draw_rectangle+0xfc>
 80070ce:	f9b7 3000 	ldrsh.w	r3, [r7]
 80070d2:	4a21      	ldr	r2, [pc, #132]	@ (8007158 <hagl_draw_rectangle+0x108>)
 80070d4:	8852      	ldrh	r2, [r2, #2]
 80070d6:	4293      	cmp	r3, r2
 80070d8:	db38      	blt.n	800714c <hagl_draw_rectangle+0xfc>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 80070da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80070de:	4a1e      	ldr	r2, [pc, #120]	@ (8007158 <hagl_draw_rectangle+0x108>)
 80070e0:	8892      	ldrh	r2, [r2, #4]
 80070e2:	4293      	cmp	r3, r2
 80070e4:	dc34      	bgt.n	8007150 <hagl_draw_rectangle+0x100>
 80070e6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80070ea:	4a1b      	ldr	r2, [pc, #108]	@ (8007158 <hagl_draw_rectangle+0x108>)
 80070ec:	88d2      	ldrh	r2, [r2, #6]
 80070ee:	4293      	cmp	r3, r2
 80070f0:	dc2e      	bgt.n	8007150 <hagl_draw_rectangle+0x100>
        return;
    }

    uint16_t width = x1 - x0 + 1;
 80070f2:	887a      	ldrh	r2, [r7, #2]
 80070f4:	88fb      	ldrh	r3, [r7, #6]
 80070f6:	1ad3      	subs	r3, r2, r3
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	3301      	adds	r3, #1
 80070fc:	81fb      	strh	r3, [r7, #14]
    uint16_t height = y1 - y0 + 1;
 80070fe:	883a      	ldrh	r2, [r7, #0]
 8007100:	88bb      	ldrh	r3, [r7, #4]
 8007102:	1ad3      	subs	r3, r2, r3
 8007104:	b29b      	uxth	r3, r3
 8007106:	3301      	adds	r3, #1
 8007108:	81bb      	strh	r3, [r7, #12]

    hagl_draw_hline(x0, y0, width, color);
 800710a:	8c3b      	ldrh	r3, [r7, #32]
 800710c:	89fa      	ldrh	r2, [r7, #14]
 800710e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8007112:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8007116:	f7ff feab 	bl	8006e70 <hagl_draw_hline>
    hagl_draw_hline(x0, y1, width, color);
 800711a:	8c3b      	ldrh	r3, [r7, #32]
 800711c:	89fa      	ldrh	r2, [r7, #14]
 800711e:	f9b7 1000 	ldrsh.w	r1, [r7]
 8007122:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8007126:	f7ff fea3 	bl	8006e70 <hagl_draw_hline>
    hagl_draw_vline(x0, y0, height, color);
 800712a:	8c3b      	ldrh	r3, [r7, #32]
 800712c:	89ba      	ldrh	r2, [r7, #12]
 800712e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8007132:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8007136:	f7ff febe 	bl	8006eb6 <hagl_draw_vline>
    hagl_draw_vline(x1, y0, height, color);
 800713a:	8c3b      	ldrh	r3, [r7, #32]
 800713c:	89ba      	ldrh	r2, [r7, #12]
 800713e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8007142:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8007146:	f7ff feb6 	bl	8006eb6 <hagl_draw_vline>
 800714a:	e002      	b.n	8007152 <hagl_draw_rectangle+0x102>
        return;
 800714c:	bf00      	nop
 800714e:	e000      	b.n	8007152 <hagl_draw_rectangle+0x102>
        return;
 8007150:	bf00      	nop
}
 8007152:	3714      	adds	r7, #20
 8007154:	46bd      	mov	sp, r7
 8007156:	bd90      	pop	{r4, r7, pc}
 8007158:	2000020c 	.word	0x2000020c

0800715c <hagl_fill_rectangle>:

/*
 * Draw a filled rectangle with given color.
 */
void hagl_fill_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 800715c:	b590      	push	{r4, r7, lr}
 800715e:	b085      	sub	sp, #20
 8007160:	af00      	add	r7, sp, #0
 8007162:	4604      	mov	r4, r0
 8007164:	4608      	mov	r0, r1
 8007166:	4611      	mov	r1, r2
 8007168:	461a      	mov	r2, r3
 800716a:	4623      	mov	r3, r4
 800716c:	80fb      	strh	r3, [r7, #6]
 800716e:	4603      	mov	r3, r0
 8007170:	80bb      	strh	r3, [r7, #4]
 8007172:	460b      	mov	r3, r1
 8007174:	807b      	strh	r3, [r7, #2]
 8007176:	4613      	mov	r3, r2
 8007178:	803b      	strh	r3, [r7, #0]
    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 800717a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800717e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007182:	429a      	cmp	r2, r3
 8007184:	dd0e      	ble.n	80071a4 <hagl_fill_rectangle+0x48>
        x0 = x0 + x1;
 8007186:	88fa      	ldrh	r2, [r7, #6]
 8007188:	887b      	ldrh	r3, [r7, #2]
 800718a:	4413      	add	r3, r2
 800718c:	b29b      	uxth	r3, r3
 800718e:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 8007190:	88fa      	ldrh	r2, [r7, #6]
 8007192:	887b      	ldrh	r3, [r7, #2]
 8007194:	1ad3      	subs	r3, r2, r3
 8007196:	b29b      	uxth	r3, r3
 8007198:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 800719a:	88fa      	ldrh	r2, [r7, #6]
 800719c:	887b      	ldrh	r3, [r7, #2]
 800719e:	1ad3      	subs	r3, r2, r3
 80071a0:	b29b      	uxth	r3, r3
 80071a2:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 80071a4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80071a8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80071ac:	429a      	cmp	r2, r3
 80071ae:	dd0e      	ble.n	80071ce <hagl_fill_rectangle+0x72>
        y0 = y0 + y1;
 80071b0:	88ba      	ldrh	r2, [r7, #4]
 80071b2:	883b      	ldrh	r3, [r7, #0]
 80071b4:	4413      	add	r3, r2
 80071b6:	b29b      	uxth	r3, r3
 80071b8:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 80071ba:	88ba      	ldrh	r2, [r7, #4]
 80071bc:	883b      	ldrh	r3, [r7, #0]
 80071be:	1ad3      	subs	r3, r2, r3
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 80071c4:	88ba      	ldrh	r2, [r7, #4]
 80071c6:	883b      	ldrh	r3, [r7, #0]
 80071c8:	1ad3      	subs	r3, r2, r3
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 80071ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80071d2:	4a33      	ldr	r2, [pc, #204]	@ (80072a0 <hagl_fill_rectangle+0x144>)
 80071d4:	8812      	ldrh	r2, [r2, #0]
 80071d6:	4293      	cmp	r3, r2
 80071d8:	db5b      	blt.n	8007292 <hagl_fill_rectangle+0x136>
 80071da:	f9b7 3000 	ldrsh.w	r3, [r7]
 80071de:	4a30      	ldr	r2, [pc, #192]	@ (80072a0 <hagl_fill_rectangle+0x144>)
 80071e0:	8852      	ldrh	r2, [r2, #2]
 80071e2:	4293      	cmp	r3, r2
 80071e4:	db55      	blt.n	8007292 <hagl_fill_rectangle+0x136>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 80071e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80071ea:	4a2d      	ldr	r2, [pc, #180]	@ (80072a0 <hagl_fill_rectangle+0x144>)
 80071ec:	8892      	ldrh	r2, [r2, #4]
 80071ee:	4293      	cmp	r3, r2
 80071f0:	dc51      	bgt.n	8007296 <hagl_fill_rectangle+0x13a>
 80071f2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80071f6:	4a2a      	ldr	r2, [pc, #168]	@ (80072a0 <hagl_fill_rectangle+0x144>)
 80071f8:	88d2      	ldrh	r2, [r2, #6]
 80071fa:	4293      	cmp	r3, r2
 80071fc:	dc4b      	bgt.n	8007296 <hagl_fill_rectangle+0x13a>
        return;
    }

    x0 = max(x0, clip_window.x0);
 80071fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007202:	4a27      	ldr	r2, [pc, #156]	@ (80072a0 <hagl_fill_rectangle+0x144>)
 8007204:	8812      	ldrh	r2, [r2, #0]
 8007206:	4611      	mov	r1, r2
 8007208:	4618      	mov	r0, r3
 800720a:	f7ff fded 	bl	8006de8 <max>
 800720e:	4603      	mov	r3, r0
 8007210:	80fb      	strh	r3, [r7, #6]
    y0 = max(y0, clip_window.y0);
 8007212:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007216:	4a22      	ldr	r2, [pc, #136]	@ (80072a0 <hagl_fill_rectangle+0x144>)
 8007218:	8852      	ldrh	r2, [r2, #2]
 800721a:	4611      	mov	r1, r2
 800721c:	4618      	mov	r0, r3
 800721e:	f7ff fde3 	bl	8006de8 <max>
 8007222:	4603      	mov	r3, r0
 8007224:	80bb      	strh	r3, [r7, #4]
    x1 = min(x1, clip_window.x1);
 8007226:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800722a:	4a1d      	ldr	r2, [pc, #116]	@ (80072a0 <hagl_fill_rectangle+0x144>)
 800722c:	8892      	ldrh	r2, [r2, #4]
 800722e:	4611      	mov	r1, r2
 8007230:	4618      	mov	r0, r3
 8007232:	f7ff fdc7 	bl	8006dc4 <min>
 8007236:	4603      	mov	r3, r0
 8007238:	807b      	strh	r3, [r7, #2]
    y1 = min(y1, clip_window.y1);
 800723a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800723e:	4a18      	ldr	r2, [pc, #96]	@ (80072a0 <hagl_fill_rectangle+0x144>)
 8007240:	88d2      	ldrh	r2, [r2, #6]
 8007242:	4611      	mov	r1, r2
 8007244:	4618      	mov	r0, r3
 8007246:	f7ff fdbd 	bl	8006dc4 <min>
 800724a:	4603      	mov	r3, r0
 800724c:	803b      	strh	r3, [r7, #0]

    uint16_t width = x1 - x0 + 1;
 800724e:	887a      	ldrh	r2, [r7, #2]
 8007250:	88fb      	ldrh	r3, [r7, #6]
 8007252:	1ad3      	subs	r3, r2, r3
 8007254:	b29b      	uxth	r3, r3
 8007256:	3301      	adds	r3, #1
 8007258:	81bb      	strh	r3, [r7, #12]
    uint16_t height = y1 - y0 + 1;
 800725a:	883a      	ldrh	r2, [r7, #0]
 800725c:	88bb      	ldrh	r3, [r7, #4]
 800725e:	1ad3      	subs	r3, r2, r3
 8007260:	b29b      	uxth	r3, r3
 8007262:	3301      	adds	r3, #1
 8007264:	817b      	strh	r3, [r7, #10]

    for (uint16_t i = 0; i < height; i++) {
 8007266:	2300      	movs	r3, #0
 8007268:	81fb      	strh	r3, [r7, #14]
 800726a:	e00d      	b.n	8007288 <hagl_fill_rectangle+0x12c>
#ifdef HAGL_HAS_HAL_HLINE
        /* Already clipped so can call HAL directly. */
        hagl_hal_hline(x0, y0 + i, width, color);
#else
        hagl_draw_hline(x0, y0 + i, width, color);
 800726c:	88ba      	ldrh	r2, [r7, #4]
 800726e:	89fb      	ldrh	r3, [r7, #14]
 8007270:	4413      	add	r3, r2
 8007272:	b29b      	uxth	r3, r3
 8007274:	b219      	sxth	r1, r3
 8007276:	8c3b      	ldrh	r3, [r7, #32]
 8007278:	89ba      	ldrh	r2, [r7, #12]
 800727a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800727e:	f7ff fdf7 	bl	8006e70 <hagl_draw_hline>
    for (uint16_t i = 0; i < height; i++) {
 8007282:	89fb      	ldrh	r3, [r7, #14]
 8007284:	3301      	adds	r3, #1
 8007286:	81fb      	strh	r3, [r7, #14]
 8007288:	89fa      	ldrh	r2, [r7, #14]
 800728a:	897b      	ldrh	r3, [r7, #10]
 800728c:	429a      	cmp	r2, r3
 800728e:	d3ed      	bcc.n	800726c <hagl_fill_rectangle+0x110>
 8007290:	e002      	b.n	8007298 <hagl_fill_rectangle+0x13c>
        return;
 8007292:	bf00      	nop
 8007294:	e000      	b.n	8007298 <hagl_fill_rectangle+0x13c>
        return;
 8007296:	bf00      	nop
#endif
    }
}
 8007298:	3714      	adds	r7, #20
 800729a:	46bd      	mov	sp, r7
 800729c:	bd90      	pop	{r4, r7, pc}
 800729e:	bf00      	nop
 80072a0:	2000020c 	.word	0x2000020c

080072a4 <hagl_put_char>:
    }

    return 0;
}

uint8_t hagl_put_char(wchar_t code, int16_t x0, int16_t y0, color_t color, const uint8_t *font) {
 80072a4:	b590      	push	{r4, r7, lr}
 80072a6:	f5ad 5d82 	sub.w	sp, sp, #4160	@ 0x1040
 80072aa:	b081      	sub	sp, #4
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 80072b2:	f844 0c34 	str.w	r0, [r4, #-52]
 80072b6:	460c      	mov	r4, r1
 80072b8:	4610      	mov	r0, r2
 80072ba:	4619      	mov	r1, r3
 80072bc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80072c0:	4622      	mov	r2, r4
 80072c2:	f823 2c36 	strh.w	r2, [r3, #-54]
 80072c6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80072ca:	4602      	mov	r2, r0
 80072cc:	f823 2c38 	strh.w	r2, [r3, #-56]
 80072d0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80072d4:	460a      	mov	r2, r1
 80072d6:	f823 2c3a 	strh.w	r2, [r3, #-58]
    uint8_t set, status;
    color_t buffer[HAGL_CHAR_BUFFER_SIZE];
    bitmap_t bitmap;
    fontx_glyph_t glyph;

    status = fontx_glyph(&glyph, code, font);
 80072da:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80072de:	4619      	mov	r1, r3
 80072e0:	f107 0320 	add.w	r3, r7, #32
 80072e4:	3b10      	subs	r3, #16
 80072e6:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 80072ea:	f102 0210 	add.w	r2, r2, #16
 80072ee:	6812      	ldr	r2, [r2, #0]
 80072f0:	f851 1c34 	ldr.w	r1, [r1, #-52]
 80072f4:	4618      	mov	r0, r3
 80072f6:	f7ff fcd3 	bl	8006ca0 <fontx_glyph>
 80072fa:	4603      	mov	r3, r0
 80072fc:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8007300:	f102 0215 	add.w	r2, r2, #21
 8007304:	7013      	strb	r3, [r2, #0]
    if (0 != status) {
 8007306:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800730a:	f103 0315 	add.w	r3, r3, #21
 800730e:	781b      	ldrb	r3, [r3, #0]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d001      	beq.n	8007318 <hagl_put_char+0x74>
        return 0;
 8007314:	2300      	movs	r3, #0
 8007316:	e1ac      	b.n	8007672 <hagl_put_char+0x3ce>
    }

    bitmap.width = glyph.width;
 8007318:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800731c:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8007320:	461a      	mov	r2, r3
 8007322:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8007326:	f823 2c28 	strh.w	r2, [r3, #-40]
    bitmap.height = glyph.height;
 800732a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800732e:	f813 3c2f 	ldrb.w	r3, [r3, #-47]
 8007332:	461a      	mov	r2, r3
 8007334:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8007338:	f823 2c26 	strh.w	r2, [r3, #-38]
    bitmap.depth = DISPLAY_DEPTH;
 800733c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8007340:	2210      	movs	r2, #16
 8007342:	f803 2c22 	strb.w	r2, [r3, #-34]

    bitmap_init(&bitmap, (uint8_t *)buffer);
 8007346:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800734a:	3a18      	subs	r2, #24
 800734c:	f107 0320 	add.w	r3, r7, #32
 8007350:	3b08      	subs	r3, #8
 8007352:	4611      	mov	r1, r2
 8007354:	4618      	mov	r0, r3
 8007356:	f7ff fb0b 	bl	8006970 <bitmap_init>
    color_t *ptr = (color_t *) bitmap.buffer;
 800735a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800735e:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8007362:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8007366:	f102 021c 	add.w	r2, r2, #28
 800736a:	6013      	str	r3, [r2, #0]

    for (uint8_t y = 0; y < glyph.height; y++) {
 800736c:	2300      	movs	r3, #0
 800736e:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8007372:	f102 021b 	add.w	r2, r2, #27
 8007376:	7013      	strb	r3, [r2, #0]
 8007378:	e071      	b.n	800745e <hagl_put_char+0x1ba>
        for (uint8_t x = 0; x < glyph.width; x++) {
 800737a:	2300      	movs	r3, #0
 800737c:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8007380:	f102 021a 	add.w	r2, r2, #26
 8007384:	7013      	strb	r3, [r2, #0]
 8007386:	e047      	b.n	8007418 <hagl_put_char+0x174>
            set = *(glyph.buffer) & (0x80 >> (x % 8));
 8007388:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800738c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8007390:	781b      	ldrb	r3, [r3, #0]
 8007392:	b25a      	sxtb	r2, r3
 8007394:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007398:	f103 031a 	add.w	r3, r3, #26
 800739c:	781b      	ldrb	r3, [r3, #0]
 800739e:	f003 0307 	and.w	r3, r3, #7
 80073a2:	2180      	movs	r1, #128	@ 0x80
 80073a4:	fa41 f303 	asr.w	r3, r1, r3
 80073a8:	b25b      	sxtb	r3, r3
 80073aa:	4013      	ands	r3, r2
 80073ac:	b25b      	sxtb	r3, r3
 80073ae:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80073b2:	f102 0209 	add.w	r2, r2, #9
 80073b6:	7013      	strb	r3, [r2, #0]
            if (set) {
 80073b8:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80073bc:	f103 0309 	add.w	r3, r3, #9
 80073c0:	781b      	ldrb	r3, [r3, #0]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d010      	beq.n	80073e8 <hagl_put_char+0x144>
                *(ptr++) = color;
 80073c6:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80073ca:	f103 031c 	add.w	r3, r3, #28
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	1c9a      	adds	r2, r3, #2
 80073d2:	f507 5181 	add.w	r1, r7, #4128	@ 0x1020
 80073d6:	f101 011c 	add.w	r1, r1, #28
 80073da:	600a      	str	r2, [r1, #0]
 80073dc:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80073e0:	f832 2c3a 	ldrh.w	r2, [r2, #-58]
 80073e4:	801a      	strh	r2, [r3, #0]
 80073e6:	e00c      	b.n	8007402 <hagl_put_char+0x15e>
            } else {
                *(ptr++) = 0x0000;
 80073e8:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80073ec:	f103 031c 	add.w	r3, r3, #28
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	1c9a      	adds	r2, r3, #2
 80073f4:	f507 5181 	add.w	r1, r7, #4128	@ 0x1020
 80073f8:	f101 011c 	add.w	r1, r1, #28
 80073fc:	600a      	str	r2, [r1, #0]
 80073fe:	2200      	movs	r2, #0
 8007400:	801a      	strh	r2, [r3, #0]
        for (uint8_t x = 0; x < glyph.width; x++) {
 8007402:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007406:	f103 031a 	add.w	r3, r3, #26
 800740a:	781b      	ldrb	r3, [r3, #0]
 800740c:	3301      	adds	r3, #1
 800740e:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8007412:	f102 021a 	add.w	r2, r2, #26
 8007416:	7013      	strb	r3, [r2, #0]
 8007418:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800741c:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8007420:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8007424:	f102 021a 	add.w	r2, r2, #26
 8007428:	7812      	ldrb	r2, [r2, #0]
 800742a:	429a      	cmp	r2, r3
 800742c:	d3ac      	bcc.n	8007388 <hagl_put_char+0xe4>
            }
        }
        glyph.buffer += glyph.pitch;
 800742e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8007432:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8007436:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800743a:	f812 2c2d 	ldrb.w	r2, [r2, #-45]
 800743e:	4413      	add	r3, r2
 8007440:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8007444:	f842 3c2c 	str.w	r3, [r2, #-44]
    for (uint8_t y = 0; y < glyph.height; y++) {
 8007448:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800744c:	f103 031b 	add.w	r3, r3, #27
 8007450:	781b      	ldrb	r3, [r3, #0]
 8007452:	3301      	adds	r3, #1
 8007454:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8007458:	f102 021b 	add.w	r2, r2, #27
 800745c:	7013      	strb	r3, [r2, #0]
 800745e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8007462:	f813 3c2f 	ldrb.w	r3, [r3, #-47]
 8007466:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800746a:	f102 021b 	add.w	r2, r2, #27
 800746e:	7812      	ldrb	r2, [r2, #0]
 8007470:	429a      	cmp	r2, r3
 8007472:	d382      	bcc.n	800737a <hagl_put_char+0xd6>
    }

    // Modyfikacja: obsługa częściowego wyświetlania znaku
    int16_t start_x = max(0, -x0);
 8007474:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8007478:	f933 3c36 	ldrsh.w	r3, [r3, #-54]
 800747c:	425b      	negs	r3, r3
 800747e:	4619      	mov	r1, r3
 8007480:	2000      	movs	r0, #0
 8007482:	f7ff fcb1 	bl	8006de8 <max>
 8007486:	4603      	mov	r3, r0
 8007488:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800748c:	f102 0212 	add.w	r2, r2, #18
 8007490:	8013      	strh	r3, [r2, #0]
    int16_t start_y = max(0, -y0);
 8007492:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8007496:	f933 3c38 	ldrsh.w	r3, [r3, #-56]
 800749a:	425b      	negs	r3, r3
 800749c:	4619      	mov	r1, r3
 800749e:	2000      	movs	r0, #0
 80074a0:	f7ff fca2 	bl	8006de8 <max>
 80074a4:	4603      	mov	r3, r0
 80074a6:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80074aa:	f102 0210 	add.w	r2, r2, #16
 80074ae:	8013      	strh	r3, [r2, #0]
    int16_t end_x = min(bitmap.width, LCD_WIDTH - x0);
 80074b0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80074b4:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 80074b8:	461a      	mov	r2, r3
 80074ba:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80074be:	f933 3c36 	ldrsh.w	r3, [r3, #-54]
 80074c2:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 80074c6:	4619      	mov	r1, r3
 80074c8:	4610      	mov	r0, r2
 80074ca:	f7ff fc7b 	bl	8006dc4 <min>
 80074ce:	4603      	mov	r3, r0
 80074d0:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80074d4:	f102 020e 	add.w	r2, r2, #14
 80074d8:	8013      	strh	r3, [r2, #0]
    int16_t end_y = min(bitmap.height, LCD_HEIGHT - y0);
 80074da:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80074de:	f833 3c26 	ldrh.w	r3, [r3, #-38]
 80074e2:	461a      	mov	r2, r3
 80074e4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80074e8:	f933 3c38 	ldrsh.w	r3, [r3, #-56]
 80074ec:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80074f0:	4619      	mov	r1, r3
 80074f2:	4610      	mov	r0, r2
 80074f4:	f7ff fc66 	bl	8006dc4 <min>
 80074f8:	4603      	mov	r3, r0
 80074fa:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80074fe:	f102 020c 	add.w	r2, r2, #12
 8007502:	8013      	strh	r3, [r2, #0]

    if (start_x < end_x && start_y < end_y) {
 8007504:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007508:	f103 0312 	add.w	r3, r3, #18
 800750c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8007510:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007514:	f103 030e 	add.w	r3, r3, #14
 8007518:	f9b3 3000 	ldrsh.w	r3, [r3]
 800751c:	429a      	cmp	r2, r3
 800751e:	f280 80a3 	bge.w	8007668 <hagl_put_char+0x3c4>
 8007522:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007526:	f103 0310 	add.w	r3, r3, #16
 800752a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800752e:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007532:	f103 030c 	add.w	r3, r3, #12
 8007536:	f9b3 3000 	ldrsh.w	r3, [r3]
 800753a:	429a      	cmp	r2, r3
 800753c:	f280 8094 	bge.w	8007668 <hagl_put_char+0x3c4>
        for (int16_t y = start_y; y < end_y; y++) {
 8007540:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007544:	f103 0310 	add.w	r3, r3, #16
 8007548:	881b      	ldrh	r3, [r3, #0]
 800754a:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800754e:	f102 0218 	add.w	r2, r2, #24
 8007552:	8013      	strh	r3, [r2, #0]
 8007554:	e079      	b.n	800764a <hagl_put_char+0x3a6>
            for (int16_t x = start_x; x < end_x; x++) {
 8007556:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800755a:	f103 0312 	add.w	r3, r3, #18
 800755e:	881b      	ldrh	r3, [r3, #0]
 8007560:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8007564:	f102 0216 	add.w	r2, r2, #22
 8007568:	8013      	strh	r3, [r2, #0]
 800756a:	e052      	b.n	8007612 <hagl_put_char+0x36e>
                color_t pixel = buffer[y * bitmap.width + x];
 800756c:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007570:	f103 0318 	add.w	r3, r3, #24
 8007574:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007578:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800757c:	f832 2c28 	ldrh.w	r2, [r2, #-40]
 8007580:	fb03 f202 	mul.w	r2, r3, r2
 8007584:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007588:	f103 0316 	add.w	r3, r3, #22
 800758c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007590:	4413      	add	r3, r2
 8007592:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8007596:	005b      	lsls	r3, r3, #1
 8007598:	4413      	add	r3, r2
 800759a:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800759e:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80075a2:	f102 020a 	add.w	r2, r2, #10
 80075a6:	8013      	strh	r3, [r2, #0]
                if (pixel != 0x0000) { // tylko nieprzezroczyste piksele
 80075a8:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80075ac:	f103 030a 	add.w	r3, r3, #10
 80075b0:	881b      	ldrh	r3, [r3, #0]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d01f      	beq.n	80075f6 <hagl_put_char+0x352>
                    hagl_put_pixel(x0 + x, y0 + y, pixel);
 80075b6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80075ba:	f833 2c36 	ldrh.w	r2, [r3, #-54]
 80075be:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80075c2:	f103 0316 	add.w	r3, r3, #22
 80075c6:	881b      	ldrh	r3, [r3, #0]
 80075c8:	4413      	add	r3, r2
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	b218      	sxth	r0, r3
 80075ce:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80075d2:	f833 2c38 	ldrh.w	r2, [r3, #-56]
 80075d6:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80075da:	f103 0318 	add.w	r3, r3, #24
 80075de:	881b      	ldrh	r3, [r3, #0]
 80075e0:	4413      	add	r3, r2
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	b21b      	sxth	r3, r3
 80075e6:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80075ea:	f102 020a 	add.w	r2, r2, #10
 80075ee:	8812      	ldrh	r2, [r2, #0]
 80075f0:	4619      	mov	r1, r3
 80075f2:	f7ff fc0b 	bl	8006e0c <hagl_put_pixel>
            for (int16_t x = start_x; x < end_x; x++) {
 80075f6:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80075fa:	f103 0316 	add.w	r3, r3, #22
 80075fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007602:	b29b      	uxth	r3, r3
 8007604:	3301      	adds	r3, #1
 8007606:	b29b      	uxth	r3, r3
 8007608:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800760c:	f102 0216 	add.w	r2, r2, #22
 8007610:	8013      	strh	r3, [r2, #0]
 8007612:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007616:	f103 0316 	add.w	r3, r3, #22
 800761a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800761e:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007622:	f103 030e 	add.w	r3, r3, #14
 8007626:	f9b3 3000 	ldrsh.w	r3, [r3]
 800762a:	429a      	cmp	r2, r3
 800762c:	db9e      	blt.n	800756c <hagl_put_char+0x2c8>
        for (int16_t y = start_y; y < end_y; y++) {
 800762e:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007632:	f103 0318 	add.w	r3, r3, #24
 8007636:	f9b3 3000 	ldrsh.w	r3, [r3]
 800763a:	b29b      	uxth	r3, r3
 800763c:	3301      	adds	r3, #1
 800763e:	b29b      	uxth	r3, r3
 8007640:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8007644:	f102 0218 	add.w	r2, r2, #24
 8007648:	8013      	strh	r3, [r2, #0]
 800764a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800764e:	f103 0318 	add.w	r3, r3, #24
 8007652:	f9b3 2000 	ldrsh.w	r2, [r3]
 8007656:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800765a:	f103 030c 	add.w	r3, r3, #12
 800765e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007662:	429a      	cmp	r2, r3
 8007664:	f6ff af77 	blt.w	8007556 <hagl_put_char+0x2b2>
                }
            }
        }
    }

    return bitmap.width;
 8007668:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800766c:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8007670:	b2db      	uxtb	r3, r3
}
 8007672:	4618      	mov	r0, r3
 8007674:	f507 5782 	add.w	r7, r7, #4160	@ 0x1040
 8007678:	3704      	adds	r7, #4
 800767a:	46bd      	mov	sp, r7
 800767c:	bd90      	pop	{r4, r7, pc}

0800767e <hagl_put_text>:
 * Write a string of text by calling hagl_put_char() repeadetly. CR and LF
 * continue from the next line.
 */

uint16_t hagl_put_text(const wchar_t *str, int16_t x0, int16_t y0, color_t color, const unsigned char *font)
{
 800767e:	b580      	push	{r7, lr}
 8007680:	b08c      	sub	sp, #48	@ 0x30
 8007682:	af02      	add	r7, sp, #8
 8007684:	60f8      	str	r0, [r7, #12]
 8007686:	4608      	mov	r0, r1
 8007688:	4611      	mov	r1, r2
 800768a:	461a      	mov	r2, r3
 800768c:	4603      	mov	r3, r0
 800768e:	817b      	strh	r3, [r7, #10]
 8007690:	460b      	mov	r3, r1
 8007692:	813b      	strh	r3, [r7, #8]
 8007694:	4613      	mov	r3, r2
 8007696:	80fb      	strh	r3, [r7, #6]
    wchar_t temp;
    uint8_t status;
    uint16_t original = x0;
 8007698:	897b      	ldrh	r3, [r7, #10]
 800769a:	84fb      	strh	r3, [r7, #38]	@ 0x26
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 800769c:	f107 0314 	add.w	r3, r7, #20
 80076a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80076a2:	4618      	mov	r0, r3
 80076a4:	f7ff fadc 	bl	8006c60 <fontx_meta>
 80076a8:	4603      	mov	r3, r0
 80076aa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (0 != status) {
 80076ae:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d001      	beq.n	80076ba <hagl_put_text+0x3c>
        return 0;
 80076b6:	2300      	movs	r3, #0
 80076b8:	e02c      	b.n	8007714 <hagl_put_text+0x96>
    }

    do {
        temp = *str++;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	1d1a      	adds	r2, r3, #4
 80076be:	60fa      	str	r2, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	623b      	str	r3, [r7, #32]
        if (13 == temp || 10 == temp) {
 80076c4:	6a3b      	ldr	r3, [r7, #32]
 80076c6:	2b0d      	cmp	r3, #13
 80076c8:	d002      	beq.n	80076d0 <hagl_put_text+0x52>
 80076ca:	6a3b      	ldr	r3, [r7, #32]
 80076cc:	2b0a      	cmp	r3, #10
 80076ce:	d108      	bne.n	80076e2 <hagl_put_text+0x64>
            x0 = 0;
 80076d0:	2300      	movs	r3, #0
 80076d2:	817b      	strh	r3, [r7, #10]
            y0 += meta.height;
 80076d4:	7fbb      	ldrb	r3, [r7, #30]
 80076d6:	461a      	mov	r2, r3
 80076d8:	893b      	ldrh	r3, [r7, #8]
 80076da:	4413      	add	r3, r2
 80076dc:	b29b      	uxth	r3, r3
 80076de:	813b      	strh	r3, [r7, #8]
 80076e0:	e010      	b.n	8007704 <hagl_put_text+0x86>
        } else {
            x0 += hagl_put_char(temp, x0, y0, color, font);
 80076e2:	88f8      	ldrh	r0, [r7, #6]
 80076e4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80076e8:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80076ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ee:	9300      	str	r3, [sp, #0]
 80076f0:	4603      	mov	r3, r0
 80076f2:	6a38      	ldr	r0, [r7, #32]
 80076f4:	f7ff fdd6 	bl	80072a4 <hagl_put_char>
 80076f8:	4603      	mov	r3, r0
 80076fa:	461a      	mov	r2, r3
 80076fc:	897b      	ldrh	r3, [r7, #10]
 80076fe:	4413      	add	r3, r2
 8007700:	b29b      	uxth	r3, r3
 8007702:	817b      	strh	r3, [r7, #10]
        }
    } while (*str != 0);
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d1d6      	bne.n	80076ba <hagl_put_text+0x3c>

    return x0 - original;
 800770c:	897a      	ldrh	r2, [r7, #10]
 800770e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007710:	1ad3      	subs	r3, r2, r3
 8007712:	b29b      	uxth	r3, r3
}
 8007714:	4618      	mov	r0, r3
 8007716:	3728      	adds	r7, #40	@ 0x28
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}

0800771c <hagl_draw_circle>:
#endif
}



void hagl_draw_circle(int16_t xc, int16_t yc, int16_t r, color_t color) {
 800771c:	b590      	push	{r4, r7, lr}
 800771e:	b085      	sub	sp, #20
 8007720:	af00      	add	r7, sp, #0
 8007722:	4604      	mov	r4, r0
 8007724:	4608      	mov	r0, r1
 8007726:	4611      	mov	r1, r2
 8007728:	461a      	mov	r2, r3
 800772a:	4623      	mov	r3, r4
 800772c:	80fb      	strh	r3, [r7, #6]
 800772e:	4603      	mov	r3, r0
 8007730:	80bb      	strh	r3, [r7, #4]
 8007732:	460b      	mov	r3, r1
 8007734:	807b      	strh	r3, [r7, #2]
 8007736:	4613      	mov	r3, r2
 8007738:	803b      	strh	r3, [r7, #0]
    int16_t x = 0;
 800773a:	2300      	movs	r3, #0
 800773c:	81fb      	strh	r3, [r7, #14]
    int16_t y = r;
 800773e:	887b      	ldrh	r3, [r7, #2]
 8007740:	81bb      	strh	r3, [r7, #12]
    int16_t d = 3 - 2 * r;
 8007742:	887b      	ldrh	r3, [r7, #2]
 8007744:	005b      	lsls	r3, r3, #1
 8007746:	b29b      	uxth	r3, r3
 8007748:	f1c3 0303 	rsb	r3, r3, #3
 800774c:	b29b      	uxth	r3, r3
 800774e:	817b      	strh	r3, [r7, #10]

    hagl_put_pixel(xc + x, yc + y, color);
 8007750:	88fa      	ldrh	r2, [r7, #6]
 8007752:	89fb      	ldrh	r3, [r7, #14]
 8007754:	4413      	add	r3, r2
 8007756:	b29b      	uxth	r3, r3
 8007758:	b218      	sxth	r0, r3
 800775a:	88ba      	ldrh	r2, [r7, #4]
 800775c:	89bb      	ldrh	r3, [r7, #12]
 800775e:	4413      	add	r3, r2
 8007760:	b29b      	uxth	r3, r3
 8007762:	b21b      	sxth	r3, r3
 8007764:	883a      	ldrh	r2, [r7, #0]
 8007766:	4619      	mov	r1, r3
 8007768:	f7ff fb50 	bl	8006e0c <hagl_put_pixel>
    hagl_put_pixel(xc - x, yc + y, color);
 800776c:	88fa      	ldrh	r2, [r7, #6]
 800776e:	89fb      	ldrh	r3, [r7, #14]
 8007770:	1ad3      	subs	r3, r2, r3
 8007772:	b29b      	uxth	r3, r3
 8007774:	b218      	sxth	r0, r3
 8007776:	88ba      	ldrh	r2, [r7, #4]
 8007778:	89bb      	ldrh	r3, [r7, #12]
 800777a:	4413      	add	r3, r2
 800777c:	b29b      	uxth	r3, r3
 800777e:	b21b      	sxth	r3, r3
 8007780:	883a      	ldrh	r2, [r7, #0]
 8007782:	4619      	mov	r1, r3
 8007784:	f7ff fb42 	bl	8006e0c <hagl_put_pixel>
    hagl_put_pixel(xc + x, yc - y, color);
 8007788:	88fa      	ldrh	r2, [r7, #6]
 800778a:	89fb      	ldrh	r3, [r7, #14]
 800778c:	4413      	add	r3, r2
 800778e:	b29b      	uxth	r3, r3
 8007790:	b218      	sxth	r0, r3
 8007792:	88ba      	ldrh	r2, [r7, #4]
 8007794:	89bb      	ldrh	r3, [r7, #12]
 8007796:	1ad3      	subs	r3, r2, r3
 8007798:	b29b      	uxth	r3, r3
 800779a:	b21b      	sxth	r3, r3
 800779c:	883a      	ldrh	r2, [r7, #0]
 800779e:	4619      	mov	r1, r3
 80077a0:	f7ff fb34 	bl	8006e0c <hagl_put_pixel>
    hagl_put_pixel(xc - x, yc - y, color);
 80077a4:	88fa      	ldrh	r2, [r7, #6]
 80077a6:	89fb      	ldrh	r3, [r7, #14]
 80077a8:	1ad3      	subs	r3, r2, r3
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	b218      	sxth	r0, r3
 80077ae:	88ba      	ldrh	r2, [r7, #4]
 80077b0:	89bb      	ldrh	r3, [r7, #12]
 80077b2:	1ad3      	subs	r3, r2, r3
 80077b4:	b29b      	uxth	r3, r3
 80077b6:	b21b      	sxth	r3, r3
 80077b8:	883a      	ldrh	r2, [r7, #0]
 80077ba:	4619      	mov	r1, r3
 80077bc:	f7ff fb26 	bl	8006e0c <hagl_put_pixel>
    hagl_put_pixel(xc + y, yc + x, color);
 80077c0:	88fa      	ldrh	r2, [r7, #6]
 80077c2:	89bb      	ldrh	r3, [r7, #12]
 80077c4:	4413      	add	r3, r2
 80077c6:	b29b      	uxth	r3, r3
 80077c8:	b218      	sxth	r0, r3
 80077ca:	88ba      	ldrh	r2, [r7, #4]
 80077cc:	89fb      	ldrh	r3, [r7, #14]
 80077ce:	4413      	add	r3, r2
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	b21b      	sxth	r3, r3
 80077d4:	883a      	ldrh	r2, [r7, #0]
 80077d6:	4619      	mov	r1, r3
 80077d8:	f7ff fb18 	bl	8006e0c <hagl_put_pixel>
    hagl_put_pixel(xc - y, yc + x, color);
 80077dc:	88fa      	ldrh	r2, [r7, #6]
 80077de:	89bb      	ldrh	r3, [r7, #12]
 80077e0:	1ad3      	subs	r3, r2, r3
 80077e2:	b29b      	uxth	r3, r3
 80077e4:	b218      	sxth	r0, r3
 80077e6:	88ba      	ldrh	r2, [r7, #4]
 80077e8:	89fb      	ldrh	r3, [r7, #14]
 80077ea:	4413      	add	r3, r2
 80077ec:	b29b      	uxth	r3, r3
 80077ee:	b21b      	sxth	r3, r3
 80077f0:	883a      	ldrh	r2, [r7, #0]
 80077f2:	4619      	mov	r1, r3
 80077f4:	f7ff fb0a 	bl	8006e0c <hagl_put_pixel>
    hagl_put_pixel(xc + y, yc - x, color);
 80077f8:	88fa      	ldrh	r2, [r7, #6]
 80077fa:	89bb      	ldrh	r3, [r7, #12]
 80077fc:	4413      	add	r3, r2
 80077fe:	b29b      	uxth	r3, r3
 8007800:	b218      	sxth	r0, r3
 8007802:	88ba      	ldrh	r2, [r7, #4]
 8007804:	89fb      	ldrh	r3, [r7, #14]
 8007806:	1ad3      	subs	r3, r2, r3
 8007808:	b29b      	uxth	r3, r3
 800780a:	b21b      	sxth	r3, r3
 800780c:	883a      	ldrh	r2, [r7, #0]
 800780e:	4619      	mov	r1, r3
 8007810:	f7ff fafc 	bl	8006e0c <hagl_put_pixel>
    hagl_put_pixel(xc - y, yc - x, color);
 8007814:	88fa      	ldrh	r2, [r7, #6]
 8007816:	89bb      	ldrh	r3, [r7, #12]
 8007818:	1ad3      	subs	r3, r2, r3
 800781a:	b29b      	uxth	r3, r3
 800781c:	b218      	sxth	r0, r3
 800781e:	88ba      	ldrh	r2, [r7, #4]
 8007820:	89fb      	ldrh	r3, [r7, #14]
 8007822:	1ad3      	subs	r3, r2, r3
 8007824:	b29b      	uxth	r3, r3
 8007826:	b21b      	sxth	r3, r3
 8007828:	883a      	ldrh	r2, [r7, #0]
 800782a:	4619      	mov	r1, r3
 800782c:	f7ff faee 	bl	8006e0c <hagl_put_pixel>

    while (y >= x) {
 8007830:	e097      	b.n	8007962 <hagl_draw_circle+0x246>
        x++;
 8007832:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007836:	b29b      	uxth	r3, r3
 8007838:	3301      	adds	r3, #1
 800783a:	b29b      	uxth	r3, r3
 800783c:	81fb      	strh	r3, [r7, #14]

        if (d > 0) {
 800783e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8007842:	2b00      	cmp	r3, #0
 8007844:	dd14      	ble.n	8007870 <hagl_draw_circle+0x154>
            y--;
 8007846:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800784a:	b29b      	uxth	r3, r3
 800784c:	3b01      	subs	r3, #1
 800784e:	b29b      	uxth	r3, r3
 8007850:	81bb      	strh	r3, [r7, #12]
            d = d + 4 * (x - y) + 10;
 8007852:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8007856:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800785a:	1ad3      	subs	r3, r2, r3
 800785c:	b29b      	uxth	r3, r3
 800785e:	009b      	lsls	r3, r3, #2
 8007860:	b29a      	uxth	r2, r3
 8007862:	897b      	ldrh	r3, [r7, #10]
 8007864:	4413      	add	r3, r2
 8007866:	b29b      	uxth	r3, r3
 8007868:	330a      	adds	r3, #10
 800786a:	b29b      	uxth	r3, r3
 800786c:	817b      	strh	r3, [r7, #10]
 800786e:	e008      	b.n	8007882 <hagl_draw_circle+0x166>
        } else {
            d = d + 4 * x + 6;
 8007870:	89fb      	ldrh	r3, [r7, #14]
 8007872:	009b      	lsls	r3, r3, #2
 8007874:	b29a      	uxth	r2, r3
 8007876:	897b      	ldrh	r3, [r7, #10]
 8007878:	4413      	add	r3, r2
 800787a:	b29b      	uxth	r3, r3
 800787c:	3306      	adds	r3, #6
 800787e:	b29b      	uxth	r3, r3
 8007880:	817b      	strh	r3, [r7, #10]
        }

        hagl_put_pixel(xc + x, yc + y, color);
 8007882:	88fa      	ldrh	r2, [r7, #6]
 8007884:	89fb      	ldrh	r3, [r7, #14]
 8007886:	4413      	add	r3, r2
 8007888:	b29b      	uxth	r3, r3
 800788a:	b218      	sxth	r0, r3
 800788c:	88ba      	ldrh	r2, [r7, #4]
 800788e:	89bb      	ldrh	r3, [r7, #12]
 8007890:	4413      	add	r3, r2
 8007892:	b29b      	uxth	r3, r3
 8007894:	b21b      	sxth	r3, r3
 8007896:	883a      	ldrh	r2, [r7, #0]
 8007898:	4619      	mov	r1, r3
 800789a:	f7ff fab7 	bl	8006e0c <hagl_put_pixel>
        hagl_put_pixel(xc - x, yc + y, color);
 800789e:	88fa      	ldrh	r2, [r7, #6]
 80078a0:	89fb      	ldrh	r3, [r7, #14]
 80078a2:	1ad3      	subs	r3, r2, r3
 80078a4:	b29b      	uxth	r3, r3
 80078a6:	b218      	sxth	r0, r3
 80078a8:	88ba      	ldrh	r2, [r7, #4]
 80078aa:	89bb      	ldrh	r3, [r7, #12]
 80078ac:	4413      	add	r3, r2
 80078ae:	b29b      	uxth	r3, r3
 80078b0:	b21b      	sxth	r3, r3
 80078b2:	883a      	ldrh	r2, [r7, #0]
 80078b4:	4619      	mov	r1, r3
 80078b6:	f7ff faa9 	bl	8006e0c <hagl_put_pixel>
        hagl_put_pixel(xc + x, yc - y, color);
 80078ba:	88fa      	ldrh	r2, [r7, #6]
 80078bc:	89fb      	ldrh	r3, [r7, #14]
 80078be:	4413      	add	r3, r2
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	b218      	sxth	r0, r3
 80078c4:	88ba      	ldrh	r2, [r7, #4]
 80078c6:	89bb      	ldrh	r3, [r7, #12]
 80078c8:	1ad3      	subs	r3, r2, r3
 80078ca:	b29b      	uxth	r3, r3
 80078cc:	b21b      	sxth	r3, r3
 80078ce:	883a      	ldrh	r2, [r7, #0]
 80078d0:	4619      	mov	r1, r3
 80078d2:	f7ff fa9b 	bl	8006e0c <hagl_put_pixel>
        hagl_put_pixel(xc - x, yc - y, color);
 80078d6:	88fa      	ldrh	r2, [r7, #6]
 80078d8:	89fb      	ldrh	r3, [r7, #14]
 80078da:	1ad3      	subs	r3, r2, r3
 80078dc:	b29b      	uxth	r3, r3
 80078de:	b218      	sxth	r0, r3
 80078e0:	88ba      	ldrh	r2, [r7, #4]
 80078e2:	89bb      	ldrh	r3, [r7, #12]
 80078e4:	1ad3      	subs	r3, r2, r3
 80078e6:	b29b      	uxth	r3, r3
 80078e8:	b21b      	sxth	r3, r3
 80078ea:	883a      	ldrh	r2, [r7, #0]
 80078ec:	4619      	mov	r1, r3
 80078ee:	f7ff fa8d 	bl	8006e0c <hagl_put_pixel>
        hagl_put_pixel(xc + y, yc + x, color);
 80078f2:	88fa      	ldrh	r2, [r7, #6]
 80078f4:	89bb      	ldrh	r3, [r7, #12]
 80078f6:	4413      	add	r3, r2
 80078f8:	b29b      	uxth	r3, r3
 80078fa:	b218      	sxth	r0, r3
 80078fc:	88ba      	ldrh	r2, [r7, #4]
 80078fe:	89fb      	ldrh	r3, [r7, #14]
 8007900:	4413      	add	r3, r2
 8007902:	b29b      	uxth	r3, r3
 8007904:	b21b      	sxth	r3, r3
 8007906:	883a      	ldrh	r2, [r7, #0]
 8007908:	4619      	mov	r1, r3
 800790a:	f7ff fa7f 	bl	8006e0c <hagl_put_pixel>
        hagl_put_pixel(xc - y, yc + x, color);
 800790e:	88fa      	ldrh	r2, [r7, #6]
 8007910:	89bb      	ldrh	r3, [r7, #12]
 8007912:	1ad3      	subs	r3, r2, r3
 8007914:	b29b      	uxth	r3, r3
 8007916:	b218      	sxth	r0, r3
 8007918:	88ba      	ldrh	r2, [r7, #4]
 800791a:	89fb      	ldrh	r3, [r7, #14]
 800791c:	4413      	add	r3, r2
 800791e:	b29b      	uxth	r3, r3
 8007920:	b21b      	sxth	r3, r3
 8007922:	883a      	ldrh	r2, [r7, #0]
 8007924:	4619      	mov	r1, r3
 8007926:	f7ff fa71 	bl	8006e0c <hagl_put_pixel>
        hagl_put_pixel(xc + y, yc - x, color);
 800792a:	88fa      	ldrh	r2, [r7, #6]
 800792c:	89bb      	ldrh	r3, [r7, #12]
 800792e:	4413      	add	r3, r2
 8007930:	b29b      	uxth	r3, r3
 8007932:	b218      	sxth	r0, r3
 8007934:	88ba      	ldrh	r2, [r7, #4]
 8007936:	89fb      	ldrh	r3, [r7, #14]
 8007938:	1ad3      	subs	r3, r2, r3
 800793a:	b29b      	uxth	r3, r3
 800793c:	b21b      	sxth	r3, r3
 800793e:	883a      	ldrh	r2, [r7, #0]
 8007940:	4619      	mov	r1, r3
 8007942:	f7ff fa63 	bl	8006e0c <hagl_put_pixel>
        hagl_put_pixel(xc - y, yc - x, color);
 8007946:	88fa      	ldrh	r2, [r7, #6]
 8007948:	89bb      	ldrh	r3, [r7, #12]
 800794a:	1ad3      	subs	r3, r2, r3
 800794c:	b29b      	uxth	r3, r3
 800794e:	b218      	sxth	r0, r3
 8007950:	88ba      	ldrh	r2, [r7, #4]
 8007952:	89fb      	ldrh	r3, [r7, #14]
 8007954:	1ad3      	subs	r3, r2, r3
 8007956:	b29b      	uxth	r3, r3
 8007958:	b21b      	sxth	r3, r3
 800795a:	883a      	ldrh	r2, [r7, #0]
 800795c:	4619      	mov	r1, r3
 800795e:	f7ff fa55 	bl	8006e0c <hagl_put_pixel>
    while (y >= x) {
 8007962:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8007966:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800796a:	429a      	cmp	r2, r3
 800796c:	f6bf af61 	bge.w	8007832 <hagl_draw_circle+0x116>
    }
}
 8007970:	bf00      	nop
 8007972:	bf00      	nop
 8007974:	3714      	adds	r7, #20
 8007976:	46bd      	mov	sp, r7
 8007978:	bd90      	pop	{r4, r7, pc}

0800797a <hagl_fill_circle>:

void hagl_fill_circle(int16_t x0, int16_t y0, int16_t r, color_t color) {
 800797a:	b590      	push	{r4, r7, lr}
 800797c:	b085      	sub	sp, #20
 800797e:	af00      	add	r7, sp, #0
 8007980:	4604      	mov	r4, r0
 8007982:	4608      	mov	r0, r1
 8007984:	4611      	mov	r1, r2
 8007986:	461a      	mov	r2, r3
 8007988:	4623      	mov	r3, r4
 800798a:	80fb      	strh	r3, [r7, #6]
 800798c:	4603      	mov	r3, r0
 800798e:	80bb      	strh	r3, [r7, #4]
 8007990:	460b      	mov	r3, r1
 8007992:	807b      	strh	r3, [r7, #2]
 8007994:	4613      	mov	r3, r2
 8007996:	803b      	strh	r3, [r7, #0]
    int16_t x = 0;
 8007998:	2300      	movs	r3, #0
 800799a:	81fb      	strh	r3, [r7, #14]
    int16_t y = r;
 800799c:	887b      	ldrh	r3, [r7, #2]
 800799e:	81bb      	strh	r3, [r7, #12]
    int16_t d = 3 - 2 * r;
 80079a0:	887b      	ldrh	r3, [r7, #2]
 80079a2:	005b      	lsls	r3, r3, #1
 80079a4:	b29b      	uxth	r3, r3
 80079a6:	f1c3 0303 	rsb	r3, r3, #3
 80079aa:	b29b      	uxth	r3, r3
 80079ac:	817b      	strh	r3, [r7, #10]

    while (y >= x) {
 80079ae:	e067      	b.n	8007a80 <hagl_fill_circle+0x106>
        hagl_draw_hline(x0 - x, y0 + y, x * 2, color);
 80079b0:	88fa      	ldrh	r2, [r7, #6]
 80079b2:	89fb      	ldrh	r3, [r7, #14]
 80079b4:	1ad3      	subs	r3, r2, r3
 80079b6:	b29b      	uxth	r3, r3
 80079b8:	b218      	sxth	r0, r3
 80079ba:	88ba      	ldrh	r2, [r7, #4]
 80079bc:	89bb      	ldrh	r3, [r7, #12]
 80079be:	4413      	add	r3, r2
 80079c0:	b29b      	uxth	r3, r3
 80079c2:	b219      	sxth	r1, r3
 80079c4:	89fb      	ldrh	r3, [r7, #14]
 80079c6:	005b      	lsls	r3, r3, #1
 80079c8:	b29a      	uxth	r2, r3
 80079ca:	883b      	ldrh	r3, [r7, #0]
 80079cc:	f7ff fa50 	bl	8006e70 <hagl_draw_hline>
        hagl_draw_hline(x0 - x, y0 - y, x * 2, color);
 80079d0:	88fa      	ldrh	r2, [r7, #6]
 80079d2:	89fb      	ldrh	r3, [r7, #14]
 80079d4:	1ad3      	subs	r3, r2, r3
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	b218      	sxth	r0, r3
 80079da:	88ba      	ldrh	r2, [r7, #4]
 80079dc:	89bb      	ldrh	r3, [r7, #12]
 80079de:	1ad3      	subs	r3, r2, r3
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	b219      	sxth	r1, r3
 80079e4:	89fb      	ldrh	r3, [r7, #14]
 80079e6:	005b      	lsls	r3, r3, #1
 80079e8:	b29a      	uxth	r2, r3
 80079ea:	883b      	ldrh	r3, [r7, #0]
 80079ec:	f7ff fa40 	bl	8006e70 <hagl_draw_hline>
        hagl_draw_hline(x0 - y, y0 + x, y * 2, color);
 80079f0:	88fa      	ldrh	r2, [r7, #6]
 80079f2:	89bb      	ldrh	r3, [r7, #12]
 80079f4:	1ad3      	subs	r3, r2, r3
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	b218      	sxth	r0, r3
 80079fa:	88ba      	ldrh	r2, [r7, #4]
 80079fc:	89fb      	ldrh	r3, [r7, #14]
 80079fe:	4413      	add	r3, r2
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	b219      	sxth	r1, r3
 8007a04:	89bb      	ldrh	r3, [r7, #12]
 8007a06:	005b      	lsls	r3, r3, #1
 8007a08:	b29a      	uxth	r2, r3
 8007a0a:	883b      	ldrh	r3, [r7, #0]
 8007a0c:	f7ff fa30 	bl	8006e70 <hagl_draw_hline>
        hagl_draw_hline(x0 - y, y0 - x, y * 2, color);
 8007a10:	88fa      	ldrh	r2, [r7, #6]
 8007a12:	89bb      	ldrh	r3, [r7, #12]
 8007a14:	1ad3      	subs	r3, r2, r3
 8007a16:	b29b      	uxth	r3, r3
 8007a18:	b218      	sxth	r0, r3
 8007a1a:	88ba      	ldrh	r2, [r7, #4]
 8007a1c:	89fb      	ldrh	r3, [r7, #14]
 8007a1e:	1ad3      	subs	r3, r2, r3
 8007a20:	b29b      	uxth	r3, r3
 8007a22:	b219      	sxth	r1, r3
 8007a24:	89bb      	ldrh	r3, [r7, #12]
 8007a26:	005b      	lsls	r3, r3, #1
 8007a28:	b29a      	uxth	r2, r3
 8007a2a:	883b      	ldrh	r3, [r7, #0]
 8007a2c:	f7ff fa20 	bl	8006e70 <hagl_draw_hline>
        x++;
 8007a30:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007a34:	b29b      	uxth	r3, r3
 8007a36:	3301      	adds	r3, #1
 8007a38:	b29b      	uxth	r3, r3
 8007a3a:	81fb      	strh	r3, [r7, #14]

        if (d > 0) {
 8007a3c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	dd14      	ble.n	8007a6e <hagl_fill_circle+0xf4>
            y--;
 8007a44:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007a48:	b29b      	uxth	r3, r3
 8007a4a:	3b01      	subs	r3, #1
 8007a4c:	b29b      	uxth	r3, r3
 8007a4e:	81bb      	strh	r3, [r7, #12]
            d = d + 4 * (x - y) + 10;
 8007a50:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8007a54:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007a58:	1ad3      	subs	r3, r2, r3
 8007a5a:	b29b      	uxth	r3, r3
 8007a5c:	009b      	lsls	r3, r3, #2
 8007a5e:	b29a      	uxth	r2, r3
 8007a60:	897b      	ldrh	r3, [r7, #10]
 8007a62:	4413      	add	r3, r2
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	330a      	adds	r3, #10
 8007a68:	b29b      	uxth	r3, r3
 8007a6a:	817b      	strh	r3, [r7, #10]
 8007a6c:	e008      	b.n	8007a80 <hagl_fill_circle+0x106>
        } else {
            d = d + 4 * x + 6;
 8007a6e:	89fb      	ldrh	r3, [r7, #14]
 8007a70:	009b      	lsls	r3, r3, #2
 8007a72:	b29a      	uxth	r2, r3
 8007a74:	897b      	ldrh	r3, [r7, #10]
 8007a76:	4413      	add	r3, r2
 8007a78:	b29b      	uxth	r3, r3
 8007a7a:	3306      	adds	r3, #6
 8007a7c:	b29b      	uxth	r3, r3
 8007a7e:	817b      	strh	r3, [r7, #10]
    while (y >= x) {
 8007a80:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8007a84:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	da91      	bge.n	80079b0 <hagl_fill_circle+0x36>
        }
    }
}
 8007a8c:	bf00      	nop
 8007a8e:	bf00      	nop
 8007a90:	3714      	adds	r7, #20
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd90      	pop	{r4, r7, pc}

08007a96 <hagl_draw_polygon>:



void hagl_draw_polygon(int16_t amount, int16_t *vertices, color_t color) {
 8007a96:	b590      	push	{r4, r7, lr}
 8007a98:	b087      	sub	sp, #28
 8007a9a:	af02      	add	r7, sp, #8
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	6039      	str	r1, [r7, #0]
 8007aa0:	80fb      	strh	r3, [r7, #6]
 8007aa2:	4613      	mov	r3, r2
 8007aa4:	80bb      	strh	r3, [r7, #4]

    for(int16_t i = 0; i < amount - 1; i++) {
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	81fb      	strh	r3, [r7, #14]
 8007aaa:	e02a      	b.n	8007b02 <hagl_draw_polygon+0x6c>
        hagl_draw_line(
            vertices[(i << 1 ) + 0],
 8007aac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007ab0:	009b      	lsls	r3, r3, #2
 8007ab2:	683a      	ldr	r2, [r7, #0]
 8007ab4:	4413      	add	r3, r2
        hagl_draw_line(
 8007ab6:	f9b3 0000 	ldrsh.w	r0, [r3]
            vertices[(i << 1 ) + 1],
 8007aba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007abe:	009b      	lsls	r3, r3, #2
 8007ac0:	3302      	adds	r3, #2
 8007ac2:	683a      	ldr	r2, [r7, #0]
 8007ac4:	4413      	add	r3, r2
        hagl_draw_line(
 8007ac6:	f9b3 1000 	ldrsh.w	r1, [r3]
            vertices[(i << 1 ) + 2],
 8007aca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007ace:	3301      	adds	r3, #1
 8007ad0:	009b      	lsls	r3, r3, #2
 8007ad2:	683a      	ldr	r2, [r7, #0]
 8007ad4:	4413      	add	r3, r2
        hagl_draw_line(
 8007ad6:	f9b3 4000 	ldrsh.w	r4, [r3]
            vertices[(i << 1 ) + 3],
 8007ada:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	3306      	adds	r3, #6
 8007ae2:	683a      	ldr	r2, [r7, #0]
 8007ae4:	4413      	add	r3, r2
        hagl_draw_line(
 8007ae6:	f9b3 2000 	ldrsh.w	r2, [r3]
 8007aea:	88bb      	ldrh	r3, [r7, #4]
 8007aec:	9300      	str	r3, [sp, #0]
 8007aee:	4613      	mov	r3, r2
 8007af0:	4622      	mov	r2, r4
 8007af2:	f7ff fa03 	bl	8006efc <hagl_draw_line>
    for(int16_t i = 0; i < amount - 1; i++) {
 8007af6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007afa:	b29b      	uxth	r3, r3
 8007afc:	3301      	adds	r3, #1
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	81fb      	strh	r3, [r7, #14]
 8007b02:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8007b06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007b0a:	3b01      	subs	r3, #1
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	dbcd      	blt.n	8007aac <hagl_draw_polygon+0x16>
            color
        );
    }
    hagl_draw_line(
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	f9b3 0000 	ldrsh.w	r0, [r3]
        vertices[0],
        vertices[1],
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	3302      	adds	r3, #2
    hagl_draw_line(
 8007b1a:	f9b3 1000 	ldrsh.w	r1, [r3]
        vertices[(amount <<1 ) - 2],
 8007b1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007b22:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007b26:	3b01      	subs	r3, #1
 8007b28:	009b      	lsls	r3, r3, #2
 8007b2a:	683a      	ldr	r2, [r7, #0]
 8007b2c:	4413      	add	r3, r2
    hagl_draw_line(
 8007b2e:	f9b3 4000 	ldrsh.w	r4, [r3]
        vertices[(amount <<1 ) - 1],
 8007b32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007b36:	009b      	lsls	r3, r3, #2
 8007b38:	3b02      	subs	r3, #2
 8007b3a:	683a      	ldr	r2, [r7, #0]
 8007b3c:	4413      	add	r3, r2
    hagl_draw_line(
 8007b3e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8007b42:	88bb      	ldrh	r3, [r7, #4]
 8007b44:	9300      	str	r3, [sp, #0]
 8007b46:	4613      	mov	r3, r2
 8007b48:	4622      	mov	r2, r4
 8007b4a:	f7ff f9d7 	bl	8006efc <hagl_draw_line>
        color
    );
}
 8007b4e:	bf00      	nop
 8007b50:	3714      	adds	r7, #20
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd90      	pop	{r4, r7, pc}

08007b56 <hagl_fill_polygon>:

/* Adapted from  http://alienryderflex.com/polygon_fill/ */
void hagl_fill_polygon(int16_t amount, int16_t *vertices, color_t color) {
 8007b56:	b580      	push	{r7, lr}
 8007b58:	b0ac      	sub	sp, #176	@ 0xb0
 8007b5a:	af00      	add	r7, sp, #0
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	6039      	str	r1, [r7, #0]
 8007b60:	80fb      	strh	r3, [r7, #6]
 8007b62:	4613      	mov	r3, r2
 8007b64:	80bb      	strh	r3, [r7, #4]
    float x0;
    float y0;
    float x1;
    float y1;

    int16_t miny = DISPLAY_HEIGHT;
 8007b66:	2380      	movs	r3, #128	@ 0x80
 8007b68:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
    int16_t maxy = 0;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa

    for (uint8_t i = 0; i < amount; i++) {
 8007b72:	2300      	movs	r3, #0
 8007b74:	f887 30a9 	strb.w	r3, [r7, #169]	@ 0xa9
 8007b78:	e02e      	b.n	8007bd8 <hagl_fill_polygon+0x82>
        if (miny > vertices[(i << 1) + 1]) {
 8007b7a:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8007b7e:	009b      	lsls	r3, r3, #2
 8007b80:	3302      	adds	r3, #2
 8007b82:	683a      	ldr	r2, [r7, #0]
 8007b84:	4413      	add	r3, r2
 8007b86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007b8a:	f9b7 20ac 	ldrsh.w	r2, [r7, #172]	@ 0xac
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	dd08      	ble.n	8007ba4 <hagl_fill_polygon+0x4e>
            miny = vertices[(i << 1) + 1];
 8007b92:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8007b96:	009b      	lsls	r3, r3, #2
 8007b98:	3302      	adds	r3, #2
 8007b9a:	683a      	ldr	r2, [r7, #0]
 8007b9c:	4413      	add	r3, r2
 8007b9e:	881b      	ldrh	r3, [r3, #0]
 8007ba0:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
        }
        if (maxy < vertices[(i << 1) + 1]) {
 8007ba4:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8007ba8:	009b      	lsls	r3, r3, #2
 8007baa:	3302      	adds	r3, #2
 8007bac:	683a      	ldr	r2, [r7, #0]
 8007bae:	4413      	add	r3, r2
 8007bb0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007bb4:	f9b7 20aa 	ldrsh.w	r2, [r7, #170]	@ 0xaa
 8007bb8:	429a      	cmp	r2, r3
 8007bba:	da08      	bge.n	8007bce <hagl_fill_polygon+0x78>
            maxy = vertices[(i << 1) + 1];
 8007bbc:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8007bc0:	009b      	lsls	r3, r3, #2
 8007bc2:	3302      	adds	r3, #2
 8007bc4:	683a      	ldr	r2, [r7, #0]
 8007bc6:	4413      	add	r3, r2
 8007bc8:	881b      	ldrh	r3, [r3, #0]
 8007bca:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
    for (uint8_t i = 0; i < amount; i++) {
 8007bce:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8007bd2:	3301      	adds	r3, #1
 8007bd4:	f887 30a9 	strb.w	r3, [r7, #169]	@ 0xa9
 8007bd8:	f897 20a9 	ldrb.w	r2, [r7, #169]	@ 0xa9
 8007bdc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007be0:	429a      	cmp	r2, r3
 8007be2:	dbca      	blt.n	8007b7a <hagl_fill_polygon+0x24>
        }
    }

    /*  Loop through the rows of the image. */
    for (y = miny; y < maxy; y++) {
 8007be4:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	@ 0xac
 8007be8:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8007bec:	e144      	b.n	8007e78 <hagl_fill_polygon+0x322>

        /*  Build a list of nodes. */
        int16_t count = 0;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
        int16_t j = amount - 1;
 8007bf4:	88fb      	ldrh	r3, [r7, #6]
 8007bf6:	3b01      	subs	r3, #1
 8007bf8:	b29b      	uxth	r3, r3
 8007bfa:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4

        for (int16_t i = 0; i < amount; i++) {
 8007bfe:	2300      	movs	r3, #0
 8007c00:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
 8007c04:	e0a6      	b.n	8007d54 <hagl_fill_polygon+0x1fe>
            x0 = vertices[(i << 1) + 0];
 8007c06:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	@ 0xa2
 8007c0a:	009b      	lsls	r3, r3, #2
 8007c0c:	683a      	ldr	r2, [r7, #0]
 8007c0e:	4413      	add	r3, r2
 8007c10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c14:	ee07 3a90 	vmov	s15, r3
 8007c18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c1c:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            y0 = vertices[(i << 1) + 1];
 8007c20:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	@ 0xa2
 8007c24:	009b      	lsls	r3, r3, #2
 8007c26:	3302      	adds	r3, #2
 8007c28:	683a      	ldr	r2, [r7, #0]
 8007c2a:	4413      	add	r3, r2
 8007c2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c30:	ee07 3a90 	vmov	s15, r3
 8007c34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c38:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            x1 = vertices[(j << 1) + 0];
 8007c3c:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	@ 0xa4
 8007c40:	009b      	lsls	r3, r3, #2
 8007c42:	683a      	ldr	r2, [r7, #0]
 8007c44:	4413      	add	r3, r2
 8007c46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c4a:	ee07 3a90 	vmov	s15, r3
 8007c4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c52:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
            y1 = vertices[(j << 1) + 1];
 8007c56:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	@ 0xa4
 8007c5a:	009b      	lsls	r3, r3, #2
 8007c5c:	3302      	adds	r3, #2
 8007c5e:	683a      	ldr	r2, [r7, #0]
 8007c60:	4413      	add	r3, r2
 8007c62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c66:	ee07 3a90 	vmov	s15, r3
 8007c6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c6e:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88

            if (
                (y0 < (float)y && y1 >= (float)y) ||
 8007c72:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007c76:	ee07 3a90 	vmov	s15, r3
 8007c7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
            if (
 8007c7e:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8007c82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c8a:	d50c      	bpl.n	8007ca6 <hagl_fill_polygon+0x150>
                (y0 < (float)y && y1 >= (float)y) ||
 8007c8c:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007c90:	ee07 3a90 	vmov	s15, r3
 8007c94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c98:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8007c9c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ca4:	da19      	bge.n	8007cda <hagl_fill_polygon+0x184>
                (y1 < (float)y && y0 >= (float)y)
 8007ca6:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007caa:	ee07 3a90 	vmov	s15, r3
 8007cae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
                (y0 < (float)y && y1 >= (float)y) ||
 8007cb2:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8007cb6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cbe:	d53e      	bpl.n	8007d3e <hagl_fill_polygon+0x1e8>
                (y1 < (float)y && y0 >= (float)y)
 8007cc0:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007cc4:	ee07 3a90 	vmov	s15, r3
 8007cc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007ccc:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8007cd0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007cd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cd8:	db31      	blt.n	8007d3e <hagl_fill_polygon+0x1e8>
            ) {
                nodes[count] = (int16_t)(x0 + (y - y0) / (y1 - y0) * (x1 - x0));
 8007cda:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007cde:	ee07 3a90 	vmov	s15, r3
 8007ce2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007ce6:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8007cea:	ee77 6a67 	vsub.f32	s13, s14, s15
 8007cee:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8007cf2:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8007cf6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007cfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cfe:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 8007d02:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8007d06:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007d0a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007d0e:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8007d12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007d1a:	ee17 3a90 	vmov	r3, s15
 8007d1e:	b21a      	sxth	r2, r3
 8007d20:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8007d24:	b292      	uxth	r2, r2
 8007d26:	005b      	lsls	r3, r3, #1
 8007d28:	33b0      	adds	r3, #176	@ 0xb0
 8007d2a:	443b      	add	r3, r7
 8007d2c:	f823 2ca8 	strh.w	r2, [r3, #-168]
                count++;
 8007d30:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8007d34:	b29b      	uxth	r3, r3
 8007d36:	3301      	adds	r3, #1
 8007d38:	b29b      	uxth	r3, r3
 8007d3a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
            }
            j = i;
 8007d3e:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8007d42:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
        for (int16_t i = 0; i < amount; i++) {
 8007d46:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	@ 0xa2
 8007d4a:	b29b      	uxth	r3, r3
 8007d4c:	3301      	adds	r3, #1
 8007d4e:	b29b      	uxth	r3, r3
 8007d50:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
 8007d54:	f9b7 20a2 	ldrsh.w	r2, [r7, #162]	@ 0xa2
 8007d58:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007d5c:	429a      	cmp	r2, r3
 8007d5e:	f6ff af52 	blt.w	8007c06 <hagl_fill_polygon+0xb0>
        }

        /* Sort the nodes, via a simple “Bubble” sort. */
        int16_t i = 0;
 8007d62:	2300      	movs	r3, #0
 8007d64:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
        while (i < count - 1) {
 8007d68:	e046      	b.n	8007df8 <hagl_fill_polygon+0x2a2>
            if (nodes[i] > nodes[i + 1]) {
 8007d6a:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007d6e:	005b      	lsls	r3, r3, #1
 8007d70:	33b0      	adds	r3, #176	@ 0xb0
 8007d72:	443b      	add	r3, r7
 8007d74:	f833 2ca8 	ldrh.w	r2, [r3, #-168]
 8007d78:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007d7c:	3301      	adds	r3, #1
 8007d7e:	005b      	lsls	r3, r3, #1
 8007d80:	33b0      	adds	r3, #176	@ 0xb0
 8007d82:	443b      	add	r3, r7
 8007d84:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	d92e      	bls.n	8007dea <hagl_fill_polygon+0x294>
                int16_t swap = nodes[i];
 8007d8c:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007d90:	005b      	lsls	r3, r3, #1
 8007d92:	33b0      	adds	r3, #176	@ 0xb0
 8007d94:	443b      	add	r3, r7
 8007d96:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8007d9a:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
                nodes[i] = nodes[i + 1];
 8007d9e:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007da2:	3301      	adds	r3, #1
 8007da4:	f9b7 20a0 	ldrsh.w	r2, [r7, #160]	@ 0xa0
 8007da8:	005b      	lsls	r3, r3, #1
 8007daa:	33b0      	adds	r3, #176	@ 0xb0
 8007dac:	443b      	add	r3, r7
 8007dae:	f833 1ca8 	ldrh.w	r1, [r3, #-168]
 8007db2:	0053      	lsls	r3, r2, #1
 8007db4:	33b0      	adds	r3, #176	@ 0xb0
 8007db6:	443b      	add	r3, r7
 8007db8:	460a      	mov	r2, r1
 8007dba:	f823 2ca8 	strh.w	r2, [r3, #-168]
                nodes[i + 1] = swap;
 8007dbe:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007dc2:	3301      	adds	r3, #1
 8007dc4:	f8b7 209a 	ldrh.w	r2, [r7, #154]	@ 0x9a
 8007dc8:	005b      	lsls	r3, r3, #1
 8007dca:	33b0      	adds	r3, #176	@ 0xb0
 8007dcc:	443b      	add	r3, r7
 8007dce:	f823 2ca8 	strh.w	r2, [r3, #-168]
                if (i) {
 8007dd2:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d00e      	beq.n	8007df8 <hagl_fill_polygon+0x2a2>
                    i--;
 8007dda:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007dde:	b29b      	uxth	r3, r3
 8007de0:	3b01      	subs	r3, #1
 8007de2:	b29b      	uxth	r3, r3
 8007de4:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
 8007de8:	e006      	b.n	8007df8 <hagl_fill_polygon+0x2a2>
                }
            } else {
                i++;
 8007dea:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007dee:	b29b      	uxth	r3, r3
 8007df0:	3301      	adds	r3, #1
 8007df2:	b29b      	uxth	r3, r3
 8007df4:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
        while (i < count - 1) {
 8007df8:	f9b7 20a0 	ldrsh.w	r2, [r7, #160]	@ 0xa0
 8007dfc:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8007e00:	3b01      	subs	r3, #1
 8007e02:	429a      	cmp	r2, r3
 8007e04:	dbb1      	blt.n	8007d6a <hagl_fill_polygon+0x214>
            }
        }

        /* Draw lines between nodes. */
        for (int16_t i = 0; i < count; i += 2) {
 8007e06:	2300      	movs	r3, #0
 8007e08:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 8007e0c:	e027      	b.n	8007e5e <hagl_fill_polygon+0x308>
            int16_t width = nodes[i + 1] - nodes[i];
 8007e0e:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 8007e12:	3301      	adds	r3, #1
 8007e14:	005b      	lsls	r3, r3, #1
 8007e16:	33b0      	adds	r3, #176	@ 0xb0
 8007e18:	443b      	add	r3, r7
 8007e1a:	f833 2ca8 	ldrh.w	r2, [r3, #-168]
 8007e1e:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 8007e22:	005b      	lsls	r3, r3, #1
 8007e24:	33b0      	adds	r3, #176	@ 0xb0
 8007e26:	443b      	add	r3, r7
 8007e28:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8007e2c:	1ad3      	subs	r3, r2, r3
 8007e2e:	b29b      	uxth	r3, r3
 8007e30:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
            hagl_draw_hline(nodes[i], y, width, color);
 8007e34:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 8007e38:	005b      	lsls	r3, r3, #1
 8007e3a:	33b0      	adds	r3, #176	@ 0xb0
 8007e3c:	443b      	add	r3, r7
 8007e3e:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8007e42:	b218      	sxth	r0, r3
 8007e44:	f8b7 209c 	ldrh.w	r2, [r7, #156]	@ 0x9c
 8007e48:	88bb      	ldrh	r3, [r7, #4]
 8007e4a:	f9b7 10ae 	ldrsh.w	r1, [r7, #174]	@ 0xae
 8007e4e:	f7ff f80f 	bl	8006e70 <hagl_draw_hline>
        for (int16_t i = 0; i < count; i += 2) {
 8007e52:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007e56:	3302      	adds	r3, #2
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 8007e5e:	f9b7 209e 	ldrsh.w	r2, [r7, #158]	@ 0x9e
 8007e62:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8007e66:	429a      	cmp	r2, r3
 8007e68:	dbd1      	blt.n	8007e0e <hagl_fill_polygon+0x2b8>
    for (y = miny; y < maxy; y++) {
 8007e6a:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007e6e:	b29b      	uxth	r3, r3
 8007e70:	3301      	adds	r3, #1
 8007e72:	b29b      	uxth	r3, r3
 8007e74:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8007e78:	f9b7 20ae 	ldrsh.w	r2, [r7, #174]	@ 0xae
 8007e7c:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8007e80:	429a      	cmp	r2, r3
 8007e82:	f6ff aeb4 	blt.w	8007bee <hagl_fill_polygon+0x98>
        }
    }
}
 8007e86:	bf00      	nop
 8007e88:	bf00      	nop
 8007e8a:	37b0      	adds	r7, #176	@ 0xb0
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}

08007e90 <hagl_draw_triangle>:

void hagl_draw_triangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, color_t color) {
 8007e90:	b590      	push	{r4, r7, lr}
 8007e92:	b087      	sub	sp, #28
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	4604      	mov	r4, r0
 8007e98:	4608      	mov	r0, r1
 8007e9a:	4611      	mov	r1, r2
 8007e9c:	461a      	mov	r2, r3
 8007e9e:	4623      	mov	r3, r4
 8007ea0:	80fb      	strh	r3, [r7, #6]
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	80bb      	strh	r3, [r7, #4]
 8007ea6:	460b      	mov	r3, r1
 8007ea8:	807b      	strh	r3, [r7, #2]
 8007eaa:	4613      	mov	r3, r2
 8007eac:	803b      	strh	r3, [r7, #0]
    int16_t vertices[6] = {x0, y0, x1, y1, x2, y2};
 8007eae:	88fb      	ldrh	r3, [r7, #6]
 8007eb0:	81bb      	strh	r3, [r7, #12]
 8007eb2:	88bb      	ldrh	r3, [r7, #4]
 8007eb4:	81fb      	strh	r3, [r7, #14]
 8007eb6:	887b      	ldrh	r3, [r7, #2]
 8007eb8:	823b      	strh	r3, [r7, #16]
 8007eba:	883b      	ldrh	r3, [r7, #0]
 8007ebc:	827b      	strh	r3, [r7, #18]
 8007ebe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007ec0:	82bb      	strh	r3, [r7, #20]
 8007ec2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007ec4:	82fb      	strh	r3, [r7, #22]
    hagl_draw_polygon(3, vertices, color);
 8007ec6:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8007ec8:	f107 030c 	add.w	r3, r7, #12
 8007ecc:	4619      	mov	r1, r3
 8007ece:	2003      	movs	r0, #3
 8007ed0:	f7ff fde1 	bl	8007a96 <hagl_draw_polygon>
};
 8007ed4:	bf00      	nop
 8007ed6:	371c      	adds	r7, #28
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	bd90      	pop	{r4, r7, pc}

08007edc <hagl_fill_triangle>:

void hagl_fill_triangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, color_t color) {
 8007edc:	b590      	push	{r4, r7, lr}
 8007ede:	b087      	sub	sp, #28
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	4604      	mov	r4, r0
 8007ee4:	4608      	mov	r0, r1
 8007ee6:	4611      	mov	r1, r2
 8007ee8:	461a      	mov	r2, r3
 8007eea:	4623      	mov	r3, r4
 8007eec:	80fb      	strh	r3, [r7, #6]
 8007eee:	4603      	mov	r3, r0
 8007ef0:	80bb      	strh	r3, [r7, #4]
 8007ef2:	460b      	mov	r3, r1
 8007ef4:	807b      	strh	r3, [r7, #2]
 8007ef6:	4613      	mov	r3, r2
 8007ef8:	803b      	strh	r3, [r7, #0]
    int16_t vertices[6] = {x0, y0, x1, y1, x2, y2};
 8007efa:	88fb      	ldrh	r3, [r7, #6]
 8007efc:	81bb      	strh	r3, [r7, #12]
 8007efe:	88bb      	ldrh	r3, [r7, #4]
 8007f00:	81fb      	strh	r3, [r7, #14]
 8007f02:	887b      	ldrh	r3, [r7, #2]
 8007f04:	823b      	strh	r3, [r7, #16]
 8007f06:	883b      	ldrh	r3, [r7, #0]
 8007f08:	827b      	strh	r3, [r7, #18]
 8007f0a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007f0c:	82bb      	strh	r3, [r7, #20]
 8007f0e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007f10:	82fb      	strh	r3, [r7, #22]
    hagl_fill_polygon(3, vertices, color);
 8007f12:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8007f14:	f107 030c 	add.w	r3, r7, #12
 8007f18:	4619      	mov	r1, r3
 8007f1a:	2003      	movs	r0, #3
 8007f1c:	f7ff fe1b 	bl	8007b56 <hagl_fill_polygon>
}
 8007f20:	bf00      	nop
 8007f22:	371c      	adds	r7, #28
 8007f24:	46bd      	mov	sp, r7
 8007f26:	bd90      	pop	{r4, r7, pc}

08007f28 <_vsniprintf_r>:
 8007f28:	b530      	push	{r4, r5, lr}
 8007f2a:	4614      	mov	r4, r2
 8007f2c:	2c00      	cmp	r4, #0
 8007f2e:	b09b      	sub	sp, #108	@ 0x6c
 8007f30:	4605      	mov	r5, r0
 8007f32:	461a      	mov	r2, r3
 8007f34:	da05      	bge.n	8007f42 <_vsniprintf_r+0x1a>
 8007f36:	238b      	movs	r3, #139	@ 0x8b
 8007f38:	6003      	str	r3, [r0, #0]
 8007f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f3e:	b01b      	add	sp, #108	@ 0x6c
 8007f40:	bd30      	pop	{r4, r5, pc}
 8007f42:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007f46:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007f4a:	bf14      	ite	ne
 8007f4c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007f50:	4623      	moveq	r3, r4
 8007f52:	9302      	str	r3, [sp, #8]
 8007f54:	9305      	str	r3, [sp, #20]
 8007f56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007f5a:	9100      	str	r1, [sp, #0]
 8007f5c:	9104      	str	r1, [sp, #16]
 8007f5e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007f62:	4669      	mov	r1, sp
 8007f64:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007f66:	f000 f9d3 	bl	8008310 <_svfiprintf_r>
 8007f6a:	1c43      	adds	r3, r0, #1
 8007f6c:	bfbc      	itt	lt
 8007f6e:	238b      	movlt	r3, #139	@ 0x8b
 8007f70:	602b      	strlt	r3, [r5, #0]
 8007f72:	2c00      	cmp	r4, #0
 8007f74:	d0e3      	beq.n	8007f3e <_vsniprintf_r+0x16>
 8007f76:	9b00      	ldr	r3, [sp, #0]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	701a      	strb	r2, [r3, #0]
 8007f7c:	e7df      	b.n	8007f3e <_vsniprintf_r+0x16>
	...

08007f80 <vsniprintf>:
 8007f80:	b507      	push	{r0, r1, r2, lr}
 8007f82:	9300      	str	r3, [sp, #0]
 8007f84:	4613      	mov	r3, r2
 8007f86:	460a      	mov	r2, r1
 8007f88:	4601      	mov	r1, r0
 8007f8a:	4803      	ldr	r0, [pc, #12]	@ (8007f98 <vsniprintf+0x18>)
 8007f8c:	6800      	ldr	r0, [r0, #0]
 8007f8e:	f7ff ffcb 	bl	8007f28 <_vsniprintf_r>
 8007f92:	b003      	add	sp, #12
 8007f94:	f85d fb04 	ldr.w	pc, [sp], #4
 8007f98:	20000214 	.word	0x20000214

08007f9c <memcmp>:
 8007f9c:	b510      	push	{r4, lr}
 8007f9e:	3901      	subs	r1, #1
 8007fa0:	4402      	add	r2, r0
 8007fa2:	4290      	cmp	r0, r2
 8007fa4:	d101      	bne.n	8007faa <memcmp+0xe>
 8007fa6:	2000      	movs	r0, #0
 8007fa8:	e005      	b.n	8007fb6 <memcmp+0x1a>
 8007faa:	7803      	ldrb	r3, [r0, #0]
 8007fac:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007fb0:	42a3      	cmp	r3, r4
 8007fb2:	d001      	beq.n	8007fb8 <memcmp+0x1c>
 8007fb4:	1b18      	subs	r0, r3, r4
 8007fb6:	bd10      	pop	{r4, pc}
 8007fb8:	3001      	adds	r0, #1
 8007fba:	e7f2      	b.n	8007fa2 <memcmp+0x6>

08007fbc <memset>:
 8007fbc:	4402      	add	r2, r0
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d100      	bne.n	8007fc6 <memset+0xa>
 8007fc4:	4770      	bx	lr
 8007fc6:	f803 1b01 	strb.w	r1, [r3], #1
 8007fca:	e7f9      	b.n	8007fc0 <memset+0x4>

08007fcc <strncpy>:
 8007fcc:	b510      	push	{r4, lr}
 8007fce:	3901      	subs	r1, #1
 8007fd0:	4603      	mov	r3, r0
 8007fd2:	b132      	cbz	r2, 8007fe2 <strncpy+0x16>
 8007fd4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007fd8:	f803 4b01 	strb.w	r4, [r3], #1
 8007fdc:	3a01      	subs	r2, #1
 8007fde:	2c00      	cmp	r4, #0
 8007fe0:	d1f7      	bne.n	8007fd2 <strncpy+0x6>
 8007fe2:	441a      	add	r2, r3
 8007fe4:	2100      	movs	r1, #0
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d100      	bne.n	8007fec <strncpy+0x20>
 8007fea:	bd10      	pop	{r4, pc}
 8007fec:	f803 1b01 	strb.w	r1, [r3], #1
 8007ff0:	e7f9      	b.n	8007fe6 <strncpy+0x1a>
	...

08007ff4 <__errno>:
 8007ff4:	4b01      	ldr	r3, [pc, #4]	@ (8007ffc <__errno+0x8>)
 8007ff6:	6818      	ldr	r0, [r3, #0]
 8007ff8:	4770      	bx	lr
 8007ffa:	bf00      	nop
 8007ffc:	20000214 	.word	0x20000214

08008000 <__libc_init_array>:
 8008000:	b570      	push	{r4, r5, r6, lr}
 8008002:	4d0d      	ldr	r5, [pc, #52]	@ (8008038 <__libc_init_array+0x38>)
 8008004:	4c0d      	ldr	r4, [pc, #52]	@ (800803c <__libc_init_array+0x3c>)
 8008006:	1b64      	subs	r4, r4, r5
 8008008:	10a4      	asrs	r4, r4, #2
 800800a:	2600      	movs	r6, #0
 800800c:	42a6      	cmp	r6, r4
 800800e:	d109      	bne.n	8008024 <__libc_init_array+0x24>
 8008010:	4d0b      	ldr	r5, [pc, #44]	@ (8008040 <__libc_init_array+0x40>)
 8008012:	4c0c      	ldr	r4, [pc, #48]	@ (8008044 <__libc_init_array+0x44>)
 8008014:	f000 fc66 	bl	80088e4 <_init>
 8008018:	1b64      	subs	r4, r4, r5
 800801a:	10a4      	asrs	r4, r4, #2
 800801c:	2600      	movs	r6, #0
 800801e:	42a6      	cmp	r6, r4
 8008020:	d105      	bne.n	800802e <__libc_init_array+0x2e>
 8008022:	bd70      	pop	{r4, r5, r6, pc}
 8008024:	f855 3b04 	ldr.w	r3, [r5], #4
 8008028:	4798      	blx	r3
 800802a:	3601      	adds	r6, #1
 800802c:	e7ee      	b.n	800800c <__libc_init_array+0xc>
 800802e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008032:	4798      	blx	r3
 8008034:	3601      	adds	r6, #1
 8008036:	e7f2      	b.n	800801e <__libc_init_array+0x1e>
 8008038:	08011e88 	.word	0x08011e88
 800803c:	08011e88 	.word	0x08011e88
 8008040:	08011e88 	.word	0x08011e88
 8008044:	08011e8c 	.word	0x08011e8c

08008048 <__retarget_lock_acquire_recursive>:
 8008048:	4770      	bx	lr

0800804a <__retarget_lock_release_recursive>:
 800804a:	4770      	bx	lr

0800804c <memcpy>:
 800804c:	440a      	add	r2, r1
 800804e:	4291      	cmp	r1, r2
 8008050:	f100 33ff 	add.w	r3, r0, #4294967295
 8008054:	d100      	bne.n	8008058 <memcpy+0xc>
 8008056:	4770      	bx	lr
 8008058:	b510      	push	{r4, lr}
 800805a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800805e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008062:	4291      	cmp	r1, r2
 8008064:	d1f9      	bne.n	800805a <memcpy+0xe>
 8008066:	bd10      	pop	{r4, pc}

08008068 <_free_r>:
 8008068:	b538      	push	{r3, r4, r5, lr}
 800806a:	4605      	mov	r5, r0
 800806c:	2900      	cmp	r1, #0
 800806e:	d041      	beq.n	80080f4 <_free_r+0x8c>
 8008070:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008074:	1f0c      	subs	r4, r1, #4
 8008076:	2b00      	cmp	r3, #0
 8008078:	bfb8      	it	lt
 800807a:	18e4      	addlt	r4, r4, r3
 800807c:	f000 f8e0 	bl	8008240 <__malloc_lock>
 8008080:	4a1d      	ldr	r2, [pc, #116]	@ (80080f8 <_free_r+0x90>)
 8008082:	6813      	ldr	r3, [r2, #0]
 8008084:	b933      	cbnz	r3, 8008094 <_free_r+0x2c>
 8008086:	6063      	str	r3, [r4, #4]
 8008088:	6014      	str	r4, [r2, #0]
 800808a:	4628      	mov	r0, r5
 800808c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008090:	f000 b8dc 	b.w	800824c <__malloc_unlock>
 8008094:	42a3      	cmp	r3, r4
 8008096:	d908      	bls.n	80080aa <_free_r+0x42>
 8008098:	6820      	ldr	r0, [r4, #0]
 800809a:	1821      	adds	r1, r4, r0
 800809c:	428b      	cmp	r3, r1
 800809e:	bf01      	itttt	eq
 80080a0:	6819      	ldreq	r1, [r3, #0]
 80080a2:	685b      	ldreq	r3, [r3, #4]
 80080a4:	1809      	addeq	r1, r1, r0
 80080a6:	6021      	streq	r1, [r4, #0]
 80080a8:	e7ed      	b.n	8008086 <_free_r+0x1e>
 80080aa:	461a      	mov	r2, r3
 80080ac:	685b      	ldr	r3, [r3, #4]
 80080ae:	b10b      	cbz	r3, 80080b4 <_free_r+0x4c>
 80080b0:	42a3      	cmp	r3, r4
 80080b2:	d9fa      	bls.n	80080aa <_free_r+0x42>
 80080b4:	6811      	ldr	r1, [r2, #0]
 80080b6:	1850      	adds	r0, r2, r1
 80080b8:	42a0      	cmp	r0, r4
 80080ba:	d10b      	bne.n	80080d4 <_free_r+0x6c>
 80080bc:	6820      	ldr	r0, [r4, #0]
 80080be:	4401      	add	r1, r0
 80080c0:	1850      	adds	r0, r2, r1
 80080c2:	4283      	cmp	r3, r0
 80080c4:	6011      	str	r1, [r2, #0]
 80080c6:	d1e0      	bne.n	800808a <_free_r+0x22>
 80080c8:	6818      	ldr	r0, [r3, #0]
 80080ca:	685b      	ldr	r3, [r3, #4]
 80080cc:	6053      	str	r3, [r2, #4]
 80080ce:	4408      	add	r0, r1
 80080d0:	6010      	str	r0, [r2, #0]
 80080d2:	e7da      	b.n	800808a <_free_r+0x22>
 80080d4:	d902      	bls.n	80080dc <_free_r+0x74>
 80080d6:	230c      	movs	r3, #12
 80080d8:	602b      	str	r3, [r5, #0]
 80080da:	e7d6      	b.n	800808a <_free_r+0x22>
 80080dc:	6820      	ldr	r0, [r4, #0]
 80080de:	1821      	adds	r1, r4, r0
 80080e0:	428b      	cmp	r3, r1
 80080e2:	bf04      	itt	eq
 80080e4:	6819      	ldreq	r1, [r3, #0]
 80080e6:	685b      	ldreq	r3, [r3, #4]
 80080e8:	6063      	str	r3, [r4, #4]
 80080ea:	bf04      	itt	eq
 80080ec:	1809      	addeq	r1, r1, r0
 80080ee:	6021      	streq	r1, [r4, #0]
 80080f0:	6054      	str	r4, [r2, #4]
 80080f2:	e7ca      	b.n	800808a <_free_r+0x22>
 80080f4:	bd38      	pop	{r3, r4, r5, pc}
 80080f6:	bf00      	nop
 80080f8:	2000b018 	.word	0x2000b018

080080fc <sbrk_aligned>:
 80080fc:	b570      	push	{r4, r5, r6, lr}
 80080fe:	4e0f      	ldr	r6, [pc, #60]	@ (800813c <sbrk_aligned+0x40>)
 8008100:	460c      	mov	r4, r1
 8008102:	6831      	ldr	r1, [r6, #0]
 8008104:	4605      	mov	r5, r0
 8008106:	b911      	cbnz	r1, 800810e <sbrk_aligned+0x12>
 8008108:	f000 fba6 	bl	8008858 <_sbrk_r>
 800810c:	6030      	str	r0, [r6, #0]
 800810e:	4621      	mov	r1, r4
 8008110:	4628      	mov	r0, r5
 8008112:	f000 fba1 	bl	8008858 <_sbrk_r>
 8008116:	1c43      	adds	r3, r0, #1
 8008118:	d103      	bne.n	8008122 <sbrk_aligned+0x26>
 800811a:	f04f 34ff 	mov.w	r4, #4294967295
 800811e:	4620      	mov	r0, r4
 8008120:	bd70      	pop	{r4, r5, r6, pc}
 8008122:	1cc4      	adds	r4, r0, #3
 8008124:	f024 0403 	bic.w	r4, r4, #3
 8008128:	42a0      	cmp	r0, r4
 800812a:	d0f8      	beq.n	800811e <sbrk_aligned+0x22>
 800812c:	1a21      	subs	r1, r4, r0
 800812e:	4628      	mov	r0, r5
 8008130:	f000 fb92 	bl	8008858 <_sbrk_r>
 8008134:	3001      	adds	r0, #1
 8008136:	d1f2      	bne.n	800811e <sbrk_aligned+0x22>
 8008138:	e7ef      	b.n	800811a <sbrk_aligned+0x1e>
 800813a:	bf00      	nop
 800813c:	2000b014 	.word	0x2000b014

08008140 <_malloc_r>:
 8008140:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008144:	1ccd      	adds	r5, r1, #3
 8008146:	f025 0503 	bic.w	r5, r5, #3
 800814a:	3508      	adds	r5, #8
 800814c:	2d0c      	cmp	r5, #12
 800814e:	bf38      	it	cc
 8008150:	250c      	movcc	r5, #12
 8008152:	2d00      	cmp	r5, #0
 8008154:	4606      	mov	r6, r0
 8008156:	db01      	blt.n	800815c <_malloc_r+0x1c>
 8008158:	42a9      	cmp	r1, r5
 800815a:	d904      	bls.n	8008166 <_malloc_r+0x26>
 800815c:	230c      	movs	r3, #12
 800815e:	6033      	str	r3, [r6, #0]
 8008160:	2000      	movs	r0, #0
 8008162:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008166:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800823c <_malloc_r+0xfc>
 800816a:	f000 f869 	bl	8008240 <__malloc_lock>
 800816e:	f8d8 3000 	ldr.w	r3, [r8]
 8008172:	461c      	mov	r4, r3
 8008174:	bb44      	cbnz	r4, 80081c8 <_malloc_r+0x88>
 8008176:	4629      	mov	r1, r5
 8008178:	4630      	mov	r0, r6
 800817a:	f7ff ffbf 	bl	80080fc <sbrk_aligned>
 800817e:	1c43      	adds	r3, r0, #1
 8008180:	4604      	mov	r4, r0
 8008182:	d158      	bne.n	8008236 <_malloc_r+0xf6>
 8008184:	f8d8 4000 	ldr.w	r4, [r8]
 8008188:	4627      	mov	r7, r4
 800818a:	2f00      	cmp	r7, #0
 800818c:	d143      	bne.n	8008216 <_malloc_r+0xd6>
 800818e:	2c00      	cmp	r4, #0
 8008190:	d04b      	beq.n	800822a <_malloc_r+0xea>
 8008192:	6823      	ldr	r3, [r4, #0]
 8008194:	4639      	mov	r1, r7
 8008196:	4630      	mov	r0, r6
 8008198:	eb04 0903 	add.w	r9, r4, r3
 800819c:	f000 fb5c 	bl	8008858 <_sbrk_r>
 80081a0:	4581      	cmp	r9, r0
 80081a2:	d142      	bne.n	800822a <_malloc_r+0xea>
 80081a4:	6821      	ldr	r1, [r4, #0]
 80081a6:	1a6d      	subs	r5, r5, r1
 80081a8:	4629      	mov	r1, r5
 80081aa:	4630      	mov	r0, r6
 80081ac:	f7ff ffa6 	bl	80080fc <sbrk_aligned>
 80081b0:	3001      	adds	r0, #1
 80081b2:	d03a      	beq.n	800822a <_malloc_r+0xea>
 80081b4:	6823      	ldr	r3, [r4, #0]
 80081b6:	442b      	add	r3, r5
 80081b8:	6023      	str	r3, [r4, #0]
 80081ba:	f8d8 3000 	ldr.w	r3, [r8]
 80081be:	685a      	ldr	r2, [r3, #4]
 80081c0:	bb62      	cbnz	r2, 800821c <_malloc_r+0xdc>
 80081c2:	f8c8 7000 	str.w	r7, [r8]
 80081c6:	e00f      	b.n	80081e8 <_malloc_r+0xa8>
 80081c8:	6822      	ldr	r2, [r4, #0]
 80081ca:	1b52      	subs	r2, r2, r5
 80081cc:	d420      	bmi.n	8008210 <_malloc_r+0xd0>
 80081ce:	2a0b      	cmp	r2, #11
 80081d0:	d917      	bls.n	8008202 <_malloc_r+0xc2>
 80081d2:	1961      	adds	r1, r4, r5
 80081d4:	42a3      	cmp	r3, r4
 80081d6:	6025      	str	r5, [r4, #0]
 80081d8:	bf18      	it	ne
 80081da:	6059      	strne	r1, [r3, #4]
 80081dc:	6863      	ldr	r3, [r4, #4]
 80081de:	bf08      	it	eq
 80081e0:	f8c8 1000 	streq.w	r1, [r8]
 80081e4:	5162      	str	r2, [r4, r5]
 80081e6:	604b      	str	r3, [r1, #4]
 80081e8:	4630      	mov	r0, r6
 80081ea:	f000 f82f 	bl	800824c <__malloc_unlock>
 80081ee:	f104 000b 	add.w	r0, r4, #11
 80081f2:	1d23      	adds	r3, r4, #4
 80081f4:	f020 0007 	bic.w	r0, r0, #7
 80081f8:	1ac2      	subs	r2, r0, r3
 80081fa:	bf1c      	itt	ne
 80081fc:	1a1b      	subne	r3, r3, r0
 80081fe:	50a3      	strne	r3, [r4, r2]
 8008200:	e7af      	b.n	8008162 <_malloc_r+0x22>
 8008202:	6862      	ldr	r2, [r4, #4]
 8008204:	42a3      	cmp	r3, r4
 8008206:	bf0c      	ite	eq
 8008208:	f8c8 2000 	streq.w	r2, [r8]
 800820c:	605a      	strne	r2, [r3, #4]
 800820e:	e7eb      	b.n	80081e8 <_malloc_r+0xa8>
 8008210:	4623      	mov	r3, r4
 8008212:	6864      	ldr	r4, [r4, #4]
 8008214:	e7ae      	b.n	8008174 <_malloc_r+0x34>
 8008216:	463c      	mov	r4, r7
 8008218:	687f      	ldr	r7, [r7, #4]
 800821a:	e7b6      	b.n	800818a <_malloc_r+0x4a>
 800821c:	461a      	mov	r2, r3
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	42a3      	cmp	r3, r4
 8008222:	d1fb      	bne.n	800821c <_malloc_r+0xdc>
 8008224:	2300      	movs	r3, #0
 8008226:	6053      	str	r3, [r2, #4]
 8008228:	e7de      	b.n	80081e8 <_malloc_r+0xa8>
 800822a:	230c      	movs	r3, #12
 800822c:	6033      	str	r3, [r6, #0]
 800822e:	4630      	mov	r0, r6
 8008230:	f000 f80c 	bl	800824c <__malloc_unlock>
 8008234:	e794      	b.n	8008160 <_malloc_r+0x20>
 8008236:	6005      	str	r5, [r0, #0]
 8008238:	e7d6      	b.n	80081e8 <_malloc_r+0xa8>
 800823a:	bf00      	nop
 800823c:	2000b018 	.word	0x2000b018

08008240 <__malloc_lock>:
 8008240:	4801      	ldr	r0, [pc, #4]	@ (8008248 <__malloc_lock+0x8>)
 8008242:	f7ff bf01 	b.w	8008048 <__retarget_lock_acquire_recursive>
 8008246:	bf00      	nop
 8008248:	2000b010 	.word	0x2000b010

0800824c <__malloc_unlock>:
 800824c:	4801      	ldr	r0, [pc, #4]	@ (8008254 <__malloc_unlock+0x8>)
 800824e:	f7ff befc 	b.w	800804a <__retarget_lock_release_recursive>
 8008252:	bf00      	nop
 8008254:	2000b010 	.word	0x2000b010

08008258 <__ssputs_r>:
 8008258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800825c:	688e      	ldr	r6, [r1, #8]
 800825e:	461f      	mov	r7, r3
 8008260:	42be      	cmp	r6, r7
 8008262:	680b      	ldr	r3, [r1, #0]
 8008264:	4682      	mov	sl, r0
 8008266:	460c      	mov	r4, r1
 8008268:	4690      	mov	r8, r2
 800826a:	d82d      	bhi.n	80082c8 <__ssputs_r+0x70>
 800826c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008270:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008274:	d026      	beq.n	80082c4 <__ssputs_r+0x6c>
 8008276:	6965      	ldr	r5, [r4, #20]
 8008278:	6909      	ldr	r1, [r1, #16]
 800827a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800827e:	eba3 0901 	sub.w	r9, r3, r1
 8008282:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008286:	1c7b      	adds	r3, r7, #1
 8008288:	444b      	add	r3, r9
 800828a:	106d      	asrs	r5, r5, #1
 800828c:	429d      	cmp	r5, r3
 800828e:	bf38      	it	cc
 8008290:	461d      	movcc	r5, r3
 8008292:	0553      	lsls	r3, r2, #21
 8008294:	d527      	bpl.n	80082e6 <__ssputs_r+0x8e>
 8008296:	4629      	mov	r1, r5
 8008298:	f7ff ff52 	bl	8008140 <_malloc_r>
 800829c:	4606      	mov	r6, r0
 800829e:	b360      	cbz	r0, 80082fa <__ssputs_r+0xa2>
 80082a0:	6921      	ldr	r1, [r4, #16]
 80082a2:	464a      	mov	r2, r9
 80082a4:	f7ff fed2 	bl	800804c <memcpy>
 80082a8:	89a3      	ldrh	r3, [r4, #12]
 80082aa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80082ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082b2:	81a3      	strh	r3, [r4, #12]
 80082b4:	6126      	str	r6, [r4, #16]
 80082b6:	6165      	str	r5, [r4, #20]
 80082b8:	444e      	add	r6, r9
 80082ba:	eba5 0509 	sub.w	r5, r5, r9
 80082be:	6026      	str	r6, [r4, #0]
 80082c0:	60a5      	str	r5, [r4, #8]
 80082c2:	463e      	mov	r6, r7
 80082c4:	42be      	cmp	r6, r7
 80082c6:	d900      	bls.n	80082ca <__ssputs_r+0x72>
 80082c8:	463e      	mov	r6, r7
 80082ca:	6820      	ldr	r0, [r4, #0]
 80082cc:	4632      	mov	r2, r6
 80082ce:	4641      	mov	r1, r8
 80082d0:	f000 faa8 	bl	8008824 <memmove>
 80082d4:	68a3      	ldr	r3, [r4, #8]
 80082d6:	1b9b      	subs	r3, r3, r6
 80082d8:	60a3      	str	r3, [r4, #8]
 80082da:	6823      	ldr	r3, [r4, #0]
 80082dc:	4433      	add	r3, r6
 80082de:	6023      	str	r3, [r4, #0]
 80082e0:	2000      	movs	r0, #0
 80082e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082e6:	462a      	mov	r2, r5
 80082e8:	f000 fac6 	bl	8008878 <_realloc_r>
 80082ec:	4606      	mov	r6, r0
 80082ee:	2800      	cmp	r0, #0
 80082f0:	d1e0      	bne.n	80082b4 <__ssputs_r+0x5c>
 80082f2:	6921      	ldr	r1, [r4, #16]
 80082f4:	4650      	mov	r0, sl
 80082f6:	f7ff feb7 	bl	8008068 <_free_r>
 80082fa:	230c      	movs	r3, #12
 80082fc:	f8ca 3000 	str.w	r3, [sl]
 8008300:	89a3      	ldrh	r3, [r4, #12]
 8008302:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008306:	81a3      	strh	r3, [r4, #12]
 8008308:	f04f 30ff 	mov.w	r0, #4294967295
 800830c:	e7e9      	b.n	80082e2 <__ssputs_r+0x8a>
	...

08008310 <_svfiprintf_r>:
 8008310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008314:	4698      	mov	r8, r3
 8008316:	898b      	ldrh	r3, [r1, #12]
 8008318:	061b      	lsls	r3, r3, #24
 800831a:	b09d      	sub	sp, #116	@ 0x74
 800831c:	4607      	mov	r7, r0
 800831e:	460d      	mov	r5, r1
 8008320:	4614      	mov	r4, r2
 8008322:	d510      	bpl.n	8008346 <_svfiprintf_r+0x36>
 8008324:	690b      	ldr	r3, [r1, #16]
 8008326:	b973      	cbnz	r3, 8008346 <_svfiprintf_r+0x36>
 8008328:	2140      	movs	r1, #64	@ 0x40
 800832a:	f7ff ff09 	bl	8008140 <_malloc_r>
 800832e:	6028      	str	r0, [r5, #0]
 8008330:	6128      	str	r0, [r5, #16]
 8008332:	b930      	cbnz	r0, 8008342 <_svfiprintf_r+0x32>
 8008334:	230c      	movs	r3, #12
 8008336:	603b      	str	r3, [r7, #0]
 8008338:	f04f 30ff 	mov.w	r0, #4294967295
 800833c:	b01d      	add	sp, #116	@ 0x74
 800833e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008342:	2340      	movs	r3, #64	@ 0x40
 8008344:	616b      	str	r3, [r5, #20]
 8008346:	2300      	movs	r3, #0
 8008348:	9309      	str	r3, [sp, #36]	@ 0x24
 800834a:	2320      	movs	r3, #32
 800834c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008350:	f8cd 800c 	str.w	r8, [sp, #12]
 8008354:	2330      	movs	r3, #48	@ 0x30
 8008356:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80084f4 <_svfiprintf_r+0x1e4>
 800835a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800835e:	f04f 0901 	mov.w	r9, #1
 8008362:	4623      	mov	r3, r4
 8008364:	469a      	mov	sl, r3
 8008366:	f813 2b01 	ldrb.w	r2, [r3], #1
 800836a:	b10a      	cbz	r2, 8008370 <_svfiprintf_r+0x60>
 800836c:	2a25      	cmp	r2, #37	@ 0x25
 800836e:	d1f9      	bne.n	8008364 <_svfiprintf_r+0x54>
 8008370:	ebba 0b04 	subs.w	fp, sl, r4
 8008374:	d00b      	beq.n	800838e <_svfiprintf_r+0x7e>
 8008376:	465b      	mov	r3, fp
 8008378:	4622      	mov	r2, r4
 800837a:	4629      	mov	r1, r5
 800837c:	4638      	mov	r0, r7
 800837e:	f7ff ff6b 	bl	8008258 <__ssputs_r>
 8008382:	3001      	adds	r0, #1
 8008384:	f000 80a7 	beq.w	80084d6 <_svfiprintf_r+0x1c6>
 8008388:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800838a:	445a      	add	r2, fp
 800838c:	9209      	str	r2, [sp, #36]	@ 0x24
 800838e:	f89a 3000 	ldrb.w	r3, [sl]
 8008392:	2b00      	cmp	r3, #0
 8008394:	f000 809f 	beq.w	80084d6 <_svfiprintf_r+0x1c6>
 8008398:	2300      	movs	r3, #0
 800839a:	f04f 32ff 	mov.w	r2, #4294967295
 800839e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083a2:	f10a 0a01 	add.w	sl, sl, #1
 80083a6:	9304      	str	r3, [sp, #16]
 80083a8:	9307      	str	r3, [sp, #28]
 80083aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80083ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80083b0:	4654      	mov	r4, sl
 80083b2:	2205      	movs	r2, #5
 80083b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083b8:	484e      	ldr	r0, [pc, #312]	@ (80084f4 <_svfiprintf_r+0x1e4>)
 80083ba:	f7f7 ff09 	bl	80001d0 <memchr>
 80083be:	9a04      	ldr	r2, [sp, #16]
 80083c0:	b9d8      	cbnz	r0, 80083fa <_svfiprintf_r+0xea>
 80083c2:	06d0      	lsls	r0, r2, #27
 80083c4:	bf44      	itt	mi
 80083c6:	2320      	movmi	r3, #32
 80083c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083cc:	0711      	lsls	r1, r2, #28
 80083ce:	bf44      	itt	mi
 80083d0:	232b      	movmi	r3, #43	@ 0x2b
 80083d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083d6:	f89a 3000 	ldrb.w	r3, [sl]
 80083da:	2b2a      	cmp	r3, #42	@ 0x2a
 80083dc:	d015      	beq.n	800840a <_svfiprintf_r+0xfa>
 80083de:	9a07      	ldr	r2, [sp, #28]
 80083e0:	4654      	mov	r4, sl
 80083e2:	2000      	movs	r0, #0
 80083e4:	f04f 0c0a 	mov.w	ip, #10
 80083e8:	4621      	mov	r1, r4
 80083ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083ee:	3b30      	subs	r3, #48	@ 0x30
 80083f0:	2b09      	cmp	r3, #9
 80083f2:	d94b      	bls.n	800848c <_svfiprintf_r+0x17c>
 80083f4:	b1b0      	cbz	r0, 8008424 <_svfiprintf_r+0x114>
 80083f6:	9207      	str	r2, [sp, #28]
 80083f8:	e014      	b.n	8008424 <_svfiprintf_r+0x114>
 80083fa:	eba0 0308 	sub.w	r3, r0, r8
 80083fe:	fa09 f303 	lsl.w	r3, r9, r3
 8008402:	4313      	orrs	r3, r2
 8008404:	9304      	str	r3, [sp, #16]
 8008406:	46a2      	mov	sl, r4
 8008408:	e7d2      	b.n	80083b0 <_svfiprintf_r+0xa0>
 800840a:	9b03      	ldr	r3, [sp, #12]
 800840c:	1d19      	adds	r1, r3, #4
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	9103      	str	r1, [sp, #12]
 8008412:	2b00      	cmp	r3, #0
 8008414:	bfbb      	ittet	lt
 8008416:	425b      	neglt	r3, r3
 8008418:	f042 0202 	orrlt.w	r2, r2, #2
 800841c:	9307      	strge	r3, [sp, #28]
 800841e:	9307      	strlt	r3, [sp, #28]
 8008420:	bfb8      	it	lt
 8008422:	9204      	strlt	r2, [sp, #16]
 8008424:	7823      	ldrb	r3, [r4, #0]
 8008426:	2b2e      	cmp	r3, #46	@ 0x2e
 8008428:	d10a      	bne.n	8008440 <_svfiprintf_r+0x130>
 800842a:	7863      	ldrb	r3, [r4, #1]
 800842c:	2b2a      	cmp	r3, #42	@ 0x2a
 800842e:	d132      	bne.n	8008496 <_svfiprintf_r+0x186>
 8008430:	9b03      	ldr	r3, [sp, #12]
 8008432:	1d1a      	adds	r2, r3, #4
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	9203      	str	r2, [sp, #12]
 8008438:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800843c:	3402      	adds	r4, #2
 800843e:	9305      	str	r3, [sp, #20]
 8008440:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008504 <_svfiprintf_r+0x1f4>
 8008444:	7821      	ldrb	r1, [r4, #0]
 8008446:	2203      	movs	r2, #3
 8008448:	4650      	mov	r0, sl
 800844a:	f7f7 fec1 	bl	80001d0 <memchr>
 800844e:	b138      	cbz	r0, 8008460 <_svfiprintf_r+0x150>
 8008450:	9b04      	ldr	r3, [sp, #16]
 8008452:	eba0 000a 	sub.w	r0, r0, sl
 8008456:	2240      	movs	r2, #64	@ 0x40
 8008458:	4082      	lsls	r2, r0
 800845a:	4313      	orrs	r3, r2
 800845c:	3401      	adds	r4, #1
 800845e:	9304      	str	r3, [sp, #16]
 8008460:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008464:	4824      	ldr	r0, [pc, #144]	@ (80084f8 <_svfiprintf_r+0x1e8>)
 8008466:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800846a:	2206      	movs	r2, #6
 800846c:	f7f7 feb0 	bl	80001d0 <memchr>
 8008470:	2800      	cmp	r0, #0
 8008472:	d036      	beq.n	80084e2 <_svfiprintf_r+0x1d2>
 8008474:	4b21      	ldr	r3, [pc, #132]	@ (80084fc <_svfiprintf_r+0x1ec>)
 8008476:	bb1b      	cbnz	r3, 80084c0 <_svfiprintf_r+0x1b0>
 8008478:	9b03      	ldr	r3, [sp, #12]
 800847a:	3307      	adds	r3, #7
 800847c:	f023 0307 	bic.w	r3, r3, #7
 8008480:	3308      	adds	r3, #8
 8008482:	9303      	str	r3, [sp, #12]
 8008484:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008486:	4433      	add	r3, r6
 8008488:	9309      	str	r3, [sp, #36]	@ 0x24
 800848a:	e76a      	b.n	8008362 <_svfiprintf_r+0x52>
 800848c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008490:	460c      	mov	r4, r1
 8008492:	2001      	movs	r0, #1
 8008494:	e7a8      	b.n	80083e8 <_svfiprintf_r+0xd8>
 8008496:	2300      	movs	r3, #0
 8008498:	3401      	adds	r4, #1
 800849a:	9305      	str	r3, [sp, #20]
 800849c:	4619      	mov	r1, r3
 800849e:	f04f 0c0a 	mov.w	ip, #10
 80084a2:	4620      	mov	r0, r4
 80084a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084a8:	3a30      	subs	r2, #48	@ 0x30
 80084aa:	2a09      	cmp	r2, #9
 80084ac:	d903      	bls.n	80084b6 <_svfiprintf_r+0x1a6>
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d0c6      	beq.n	8008440 <_svfiprintf_r+0x130>
 80084b2:	9105      	str	r1, [sp, #20]
 80084b4:	e7c4      	b.n	8008440 <_svfiprintf_r+0x130>
 80084b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80084ba:	4604      	mov	r4, r0
 80084bc:	2301      	movs	r3, #1
 80084be:	e7f0      	b.n	80084a2 <_svfiprintf_r+0x192>
 80084c0:	ab03      	add	r3, sp, #12
 80084c2:	9300      	str	r3, [sp, #0]
 80084c4:	462a      	mov	r2, r5
 80084c6:	4b0e      	ldr	r3, [pc, #56]	@ (8008500 <_svfiprintf_r+0x1f0>)
 80084c8:	a904      	add	r1, sp, #16
 80084ca:	4638      	mov	r0, r7
 80084cc:	f3af 8000 	nop.w
 80084d0:	1c42      	adds	r2, r0, #1
 80084d2:	4606      	mov	r6, r0
 80084d4:	d1d6      	bne.n	8008484 <_svfiprintf_r+0x174>
 80084d6:	89ab      	ldrh	r3, [r5, #12]
 80084d8:	065b      	lsls	r3, r3, #25
 80084da:	f53f af2d 	bmi.w	8008338 <_svfiprintf_r+0x28>
 80084de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80084e0:	e72c      	b.n	800833c <_svfiprintf_r+0x2c>
 80084e2:	ab03      	add	r3, sp, #12
 80084e4:	9300      	str	r3, [sp, #0]
 80084e6:	462a      	mov	r2, r5
 80084e8:	4b05      	ldr	r3, [pc, #20]	@ (8008500 <_svfiprintf_r+0x1f0>)
 80084ea:	a904      	add	r1, sp, #16
 80084ec:	4638      	mov	r0, r7
 80084ee:	f000 f879 	bl	80085e4 <_printf_i>
 80084f2:	e7ed      	b.n	80084d0 <_svfiprintf_r+0x1c0>
 80084f4:	08011e4c 	.word	0x08011e4c
 80084f8:	08011e56 	.word	0x08011e56
 80084fc:	00000000 	.word	0x00000000
 8008500:	08008259 	.word	0x08008259
 8008504:	08011e52 	.word	0x08011e52

08008508 <_printf_common>:
 8008508:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800850c:	4616      	mov	r6, r2
 800850e:	4698      	mov	r8, r3
 8008510:	688a      	ldr	r2, [r1, #8]
 8008512:	690b      	ldr	r3, [r1, #16]
 8008514:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008518:	4293      	cmp	r3, r2
 800851a:	bfb8      	it	lt
 800851c:	4613      	movlt	r3, r2
 800851e:	6033      	str	r3, [r6, #0]
 8008520:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008524:	4607      	mov	r7, r0
 8008526:	460c      	mov	r4, r1
 8008528:	b10a      	cbz	r2, 800852e <_printf_common+0x26>
 800852a:	3301      	adds	r3, #1
 800852c:	6033      	str	r3, [r6, #0]
 800852e:	6823      	ldr	r3, [r4, #0]
 8008530:	0699      	lsls	r1, r3, #26
 8008532:	bf42      	ittt	mi
 8008534:	6833      	ldrmi	r3, [r6, #0]
 8008536:	3302      	addmi	r3, #2
 8008538:	6033      	strmi	r3, [r6, #0]
 800853a:	6825      	ldr	r5, [r4, #0]
 800853c:	f015 0506 	ands.w	r5, r5, #6
 8008540:	d106      	bne.n	8008550 <_printf_common+0x48>
 8008542:	f104 0a19 	add.w	sl, r4, #25
 8008546:	68e3      	ldr	r3, [r4, #12]
 8008548:	6832      	ldr	r2, [r6, #0]
 800854a:	1a9b      	subs	r3, r3, r2
 800854c:	42ab      	cmp	r3, r5
 800854e:	dc26      	bgt.n	800859e <_printf_common+0x96>
 8008550:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008554:	6822      	ldr	r2, [r4, #0]
 8008556:	3b00      	subs	r3, #0
 8008558:	bf18      	it	ne
 800855a:	2301      	movne	r3, #1
 800855c:	0692      	lsls	r2, r2, #26
 800855e:	d42b      	bmi.n	80085b8 <_printf_common+0xb0>
 8008560:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008564:	4641      	mov	r1, r8
 8008566:	4638      	mov	r0, r7
 8008568:	47c8      	blx	r9
 800856a:	3001      	adds	r0, #1
 800856c:	d01e      	beq.n	80085ac <_printf_common+0xa4>
 800856e:	6823      	ldr	r3, [r4, #0]
 8008570:	6922      	ldr	r2, [r4, #16]
 8008572:	f003 0306 	and.w	r3, r3, #6
 8008576:	2b04      	cmp	r3, #4
 8008578:	bf02      	ittt	eq
 800857a:	68e5      	ldreq	r5, [r4, #12]
 800857c:	6833      	ldreq	r3, [r6, #0]
 800857e:	1aed      	subeq	r5, r5, r3
 8008580:	68a3      	ldr	r3, [r4, #8]
 8008582:	bf0c      	ite	eq
 8008584:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008588:	2500      	movne	r5, #0
 800858a:	4293      	cmp	r3, r2
 800858c:	bfc4      	itt	gt
 800858e:	1a9b      	subgt	r3, r3, r2
 8008590:	18ed      	addgt	r5, r5, r3
 8008592:	2600      	movs	r6, #0
 8008594:	341a      	adds	r4, #26
 8008596:	42b5      	cmp	r5, r6
 8008598:	d11a      	bne.n	80085d0 <_printf_common+0xc8>
 800859a:	2000      	movs	r0, #0
 800859c:	e008      	b.n	80085b0 <_printf_common+0xa8>
 800859e:	2301      	movs	r3, #1
 80085a0:	4652      	mov	r2, sl
 80085a2:	4641      	mov	r1, r8
 80085a4:	4638      	mov	r0, r7
 80085a6:	47c8      	blx	r9
 80085a8:	3001      	adds	r0, #1
 80085aa:	d103      	bne.n	80085b4 <_printf_common+0xac>
 80085ac:	f04f 30ff 	mov.w	r0, #4294967295
 80085b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085b4:	3501      	adds	r5, #1
 80085b6:	e7c6      	b.n	8008546 <_printf_common+0x3e>
 80085b8:	18e1      	adds	r1, r4, r3
 80085ba:	1c5a      	adds	r2, r3, #1
 80085bc:	2030      	movs	r0, #48	@ 0x30
 80085be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80085c2:	4422      	add	r2, r4
 80085c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80085c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80085cc:	3302      	adds	r3, #2
 80085ce:	e7c7      	b.n	8008560 <_printf_common+0x58>
 80085d0:	2301      	movs	r3, #1
 80085d2:	4622      	mov	r2, r4
 80085d4:	4641      	mov	r1, r8
 80085d6:	4638      	mov	r0, r7
 80085d8:	47c8      	blx	r9
 80085da:	3001      	adds	r0, #1
 80085dc:	d0e6      	beq.n	80085ac <_printf_common+0xa4>
 80085de:	3601      	adds	r6, #1
 80085e0:	e7d9      	b.n	8008596 <_printf_common+0x8e>
	...

080085e4 <_printf_i>:
 80085e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80085e8:	7e0f      	ldrb	r7, [r1, #24]
 80085ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80085ec:	2f78      	cmp	r7, #120	@ 0x78
 80085ee:	4691      	mov	r9, r2
 80085f0:	4680      	mov	r8, r0
 80085f2:	460c      	mov	r4, r1
 80085f4:	469a      	mov	sl, r3
 80085f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80085fa:	d807      	bhi.n	800860c <_printf_i+0x28>
 80085fc:	2f62      	cmp	r7, #98	@ 0x62
 80085fe:	d80a      	bhi.n	8008616 <_printf_i+0x32>
 8008600:	2f00      	cmp	r7, #0
 8008602:	f000 80d2 	beq.w	80087aa <_printf_i+0x1c6>
 8008606:	2f58      	cmp	r7, #88	@ 0x58
 8008608:	f000 80b9 	beq.w	800877e <_printf_i+0x19a>
 800860c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008610:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008614:	e03a      	b.n	800868c <_printf_i+0xa8>
 8008616:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800861a:	2b15      	cmp	r3, #21
 800861c:	d8f6      	bhi.n	800860c <_printf_i+0x28>
 800861e:	a101      	add	r1, pc, #4	@ (adr r1, 8008624 <_printf_i+0x40>)
 8008620:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008624:	0800867d 	.word	0x0800867d
 8008628:	08008691 	.word	0x08008691
 800862c:	0800860d 	.word	0x0800860d
 8008630:	0800860d 	.word	0x0800860d
 8008634:	0800860d 	.word	0x0800860d
 8008638:	0800860d 	.word	0x0800860d
 800863c:	08008691 	.word	0x08008691
 8008640:	0800860d 	.word	0x0800860d
 8008644:	0800860d 	.word	0x0800860d
 8008648:	0800860d 	.word	0x0800860d
 800864c:	0800860d 	.word	0x0800860d
 8008650:	08008791 	.word	0x08008791
 8008654:	080086bb 	.word	0x080086bb
 8008658:	0800874b 	.word	0x0800874b
 800865c:	0800860d 	.word	0x0800860d
 8008660:	0800860d 	.word	0x0800860d
 8008664:	080087b3 	.word	0x080087b3
 8008668:	0800860d 	.word	0x0800860d
 800866c:	080086bb 	.word	0x080086bb
 8008670:	0800860d 	.word	0x0800860d
 8008674:	0800860d 	.word	0x0800860d
 8008678:	08008753 	.word	0x08008753
 800867c:	6833      	ldr	r3, [r6, #0]
 800867e:	1d1a      	adds	r2, r3, #4
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	6032      	str	r2, [r6, #0]
 8008684:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008688:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800868c:	2301      	movs	r3, #1
 800868e:	e09d      	b.n	80087cc <_printf_i+0x1e8>
 8008690:	6833      	ldr	r3, [r6, #0]
 8008692:	6820      	ldr	r0, [r4, #0]
 8008694:	1d19      	adds	r1, r3, #4
 8008696:	6031      	str	r1, [r6, #0]
 8008698:	0606      	lsls	r6, r0, #24
 800869a:	d501      	bpl.n	80086a0 <_printf_i+0xbc>
 800869c:	681d      	ldr	r5, [r3, #0]
 800869e:	e003      	b.n	80086a8 <_printf_i+0xc4>
 80086a0:	0645      	lsls	r5, r0, #25
 80086a2:	d5fb      	bpl.n	800869c <_printf_i+0xb8>
 80086a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80086a8:	2d00      	cmp	r5, #0
 80086aa:	da03      	bge.n	80086b4 <_printf_i+0xd0>
 80086ac:	232d      	movs	r3, #45	@ 0x2d
 80086ae:	426d      	negs	r5, r5
 80086b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086b4:	4859      	ldr	r0, [pc, #356]	@ (800881c <_printf_i+0x238>)
 80086b6:	230a      	movs	r3, #10
 80086b8:	e011      	b.n	80086de <_printf_i+0xfa>
 80086ba:	6821      	ldr	r1, [r4, #0]
 80086bc:	6833      	ldr	r3, [r6, #0]
 80086be:	0608      	lsls	r0, r1, #24
 80086c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80086c4:	d402      	bmi.n	80086cc <_printf_i+0xe8>
 80086c6:	0649      	lsls	r1, r1, #25
 80086c8:	bf48      	it	mi
 80086ca:	b2ad      	uxthmi	r5, r5
 80086cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80086ce:	4853      	ldr	r0, [pc, #332]	@ (800881c <_printf_i+0x238>)
 80086d0:	6033      	str	r3, [r6, #0]
 80086d2:	bf14      	ite	ne
 80086d4:	230a      	movne	r3, #10
 80086d6:	2308      	moveq	r3, #8
 80086d8:	2100      	movs	r1, #0
 80086da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80086de:	6866      	ldr	r6, [r4, #4]
 80086e0:	60a6      	str	r6, [r4, #8]
 80086e2:	2e00      	cmp	r6, #0
 80086e4:	bfa2      	ittt	ge
 80086e6:	6821      	ldrge	r1, [r4, #0]
 80086e8:	f021 0104 	bicge.w	r1, r1, #4
 80086ec:	6021      	strge	r1, [r4, #0]
 80086ee:	b90d      	cbnz	r5, 80086f4 <_printf_i+0x110>
 80086f0:	2e00      	cmp	r6, #0
 80086f2:	d04b      	beq.n	800878c <_printf_i+0x1a8>
 80086f4:	4616      	mov	r6, r2
 80086f6:	fbb5 f1f3 	udiv	r1, r5, r3
 80086fa:	fb03 5711 	mls	r7, r3, r1, r5
 80086fe:	5dc7      	ldrb	r7, [r0, r7]
 8008700:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008704:	462f      	mov	r7, r5
 8008706:	42bb      	cmp	r3, r7
 8008708:	460d      	mov	r5, r1
 800870a:	d9f4      	bls.n	80086f6 <_printf_i+0x112>
 800870c:	2b08      	cmp	r3, #8
 800870e:	d10b      	bne.n	8008728 <_printf_i+0x144>
 8008710:	6823      	ldr	r3, [r4, #0]
 8008712:	07df      	lsls	r7, r3, #31
 8008714:	d508      	bpl.n	8008728 <_printf_i+0x144>
 8008716:	6923      	ldr	r3, [r4, #16]
 8008718:	6861      	ldr	r1, [r4, #4]
 800871a:	4299      	cmp	r1, r3
 800871c:	bfde      	ittt	le
 800871e:	2330      	movle	r3, #48	@ 0x30
 8008720:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008724:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008728:	1b92      	subs	r2, r2, r6
 800872a:	6122      	str	r2, [r4, #16]
 800872c:	f8cd a000 	str.w	sl, [sp]
 8008730:	464b      	mov	r3, r9
 8008732:	aa03      	add	r2, sp, #12
 8008734:	4621      	mov	r1, r4
 8008736:	4640      	mov	r0, r8
 8008738:	f7ff fee6 	bl	8008508 <_printf_common>
 800873c:	3001      	adds	r0, #1
 800873e:	d14a      	bne.n	80087d6 <_printf_i+0x1f2>
 8008740:	f04f 30ff 	mov.w	r0, #4294967295
 8008744:	b004      	add	sp, #16
 8008746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800874a:	6823      	ldr	r3, [r4, #0]
 800874c:	f043 0320 	orr.w	r3, r3, #32
 8008750:	6023      	str	r3, [r4, #0]
 8008752:	4833      	ldr	r0, [pc, #204]	@ (8008820 <_printf_i+0x23c>)
 8008754:	2778      	movs	r7, #120	@ 0x78
 8008756:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800875a:	6823      	ldr	r3, [r4, #0]
 800875c:	6831      	ldr	r1, [r6, #0]
 800875e:	061f      	lsls	r7, r3, #24
 8008760:	f851 5b04 	ldr.w	r5, [r1], #4
 8008764:	d402      	bmi.n	800876c <_printf_i+0x188>
 8008766:	065f      	lsls	r7, r3, #25
 8008768:	bf48      	it	mi
 800876a:	b2ad      	uxthmi	r5, r5
 800876c:	6031      	str	r1, [r6, #0]
 800876e:	07d9      	lsls	r1, r3, #31
 8008770:	bf44      	itt	mi
 8008772:	f043 0320 	orrmi.w	r3, r3, #32
 8008776:	6023      	strmi	r3, [r4, #0]
 8008778:	b11d      	cbz	r5, 8008782 <_printf_i+0x19e>
 800877a:	2310      	movs	r3, #16
 800877c:	e7ac      	b.n	80086d8 <_printf_i+0xf4>
 800877e:	4827      	ldr	r0, [pc, #156]	@ (800881c <_printf_i+0x238>)
 8008780:	e7e9      	b.n	8008756 <_printf_i+0x172>
 8008782:	6823      	ldr	r3, [r4, #0]
 8008784:	f023 0320 	bic.w	r3, r3, #32
 8008788:	6023      	str	r3, [r4, #0]
 800878a:	e7f6      	b.n	800877a <_printf_i+0x196>
 800878c:	4616      	mov	r6, r2
 800878e:	e7bd      	b.n	800870c <_printf_i+0x128>
 8008790:	6833      	ldr	r3, [r6, #0]
 8008792:	6825      	ldr	r5, [r4, #0]
 8008794:	6961      	ldr	r1, [r4, #20]
 8008796:	1d18      	adds	r0, r3, #4
 8008798:	6030      	str	r0, [r6, #0]
 800879a:	062e      	lsls	r6, r5, #24
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	d501      	bpl.n	80087a4 <_printf_i+0x1c0>
 80087a0:	6019      	str	r1, [r3, #0]
 80087a2:	e002      	b.n	80087aa <_printf_i+0x1c6>
 80087a4:	0668      	lsls	r0, r5, #25
 80087a6:	d5fb      	bpl.n	80087a0 <_printf_i+0x1bc>
 80087a8:	8019      	strh	r1, [r3, #0]
 80087aa:	2300      	movs	r3, #0
 80087ac:	6123      	str	r3, [r4, #16]
 80087ae:	4616      	mov	r6, r2
 80087b0:	e7bc      	b.n	800872c <_printf_i+0x148>
 80087b2:	6833      	ldr	r3, [r6, #0]
 80087b4:	1d1a      	adds	r2, r3, #4
 80087b6:	6032      	str	r2, [r6, #0]
 80087b8:	681e      	ldr	r6, [r3, #0]
 80087ba:	6862      	ldr	r2, [r4, #4]
 80087bc:	2100      	movs	r1, #0
 80087be:	4630      	mov	r0, r6
 80087c0:	f7f7 fd06 	bl	80001d0 <memchr>
 80087c4:	b108      	cbz	r0, 80087ca <_printf_i+0x1e6>
 80087c6:	1b80      	subs	r0, r0, r6
 80087c8:	6060      	str	r0, [r4, #4]
 80087ca:	6863      	ldr	r3, [r4, #4]
 80087cc:	6123      	str	r3, [r4, #16]
 80087ce:	2300      	movs	r3, #0
 80087d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80087d4:	e7aa      	b.n	800872c <_printf_i+0x148>
 80087d6:	6923      	ldr	r3, [r4, #16]
 80087d8:	4632      	mov	r2, r6
 80087da:	4649      	mov	r1, r9
 80087dc:	4640      	mov	r0, r8
 80087de:	47d0      	blx	sl
 80087e0:	3001      	adds	r0, #1
 80087e2:	d0ad      	beq.n	8008740 <_printf_i+0x15c>
 80087e4:	6823      	ldr	r3, [r4, #0]
 80087e6:	079b      	lsls	r3, r3, #30
 80087e8:	d413      	bmi.n	8008812 <_printf_i+0x22e>
 80087ea:	68e0      	ldr	r0, [r4, #12]
 80087ec:	9b03      	ldr	r3, [sp, #12]
 80087ee:	4298      	cmp	r0, r3
 80087f0:	bfb8      	it	lt
 80087f2:	4618      	movlt	r0, r3
 80087f4:	e7a6      	b.n	8008744 <_printf_i+0x160>
 80087f6:	2301      	movs	r3, #1
 80087f8:	4632      	mov	r2, r6
 80087fa:	4649      	mov	r1, r9
 80087fc:	4640      	mov	r0, r8
 80087fe:	47d0      	blx	sl
 8008800:	3001      	adds	r0, #1
 8008802:	d09d      	beq.n	8008740 <_printf_i+0x15c>
 8008804:	3501      	adds	r5, #1
 8008806:	68e3      	ldr	r3, [r4, #12]
 8008808:	9903      	ldr	r1, [sp, #12]
 800880a:	1a5b      	subs	r3, r3, r1
 800880c:	42ab      	cmp	r3, r5
 800880e:	dcf2      	bgt.n	80087f6 <_printf_i+0x212>
 8008810:	e7eb      	b.n	80087ea <_printf_i+0x206>
 8008812:	2500      	movs	r5, #0
 8008814:	f104 0619 	add.w	r6, r4, #25
 8008818:	e7f5      	b.n	8008806 <_printf_i+0x222>
 800881a:	bf00      	nop
 800881c:	08011e5d 	.word	0x08011e5d
 8008820:	08011e6e 	.word	0x08011e6e

08008824 <memmove>:
 8008824:	4288      	cmp	r0, r1
 8008826:	b510      	push	{r4, lr}
 8008828:	eb01 0402 	add.w	r4, r1, r2
 800882c:	d902      	bls.n	8008834 <memmove+0x10>
 800882e:	4284      	cmp	r4, r0
 8008830:	4623      	mov	r3, r4
 8008832:	d807      	bhi.n	8008844 <memmove+0x20>
 8008834:	1e43      	subs	r3, r0, #1
 8008836:	42a1      	cmp	r1, r4
 8008838:	d008      	beq.n	800884c <memmove+0x28>
 800883a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800883e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008842:	e7f8      	b.n	8008836 <memmove+0x12>
 8008844:	4402      	add	r2, r0
 8008846:	4601      	mov	r1, r0
 8008848:	428a      	cmp	r2, r1
 800884a:	d100      	bne.n	800884e <memmove+0x2a>
 800884c:	bd10      	pop	{r4, pc}
 800884e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008852:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008856:	e7f7      	b.n	8008848 <memmove+0x24>

08008858 <_sbrk_r>:
 8008858:	b538      	push	{r3, r4, r5, lr}
 800885a:	4d06      	ldr	r5, [pc, #24]	@ (8008874 <_sbrk_r+0x1c>)
 800885c:	2300      	movs	r3, #0
 800885e:	4604      	mov	r4, r0
 8008860:	4608      	mov	r0, r1
 8008862:	602b      	str	r3, [r5, #0]
 8008864:	f7f9 fbb6 	bl	8001fd4 <_sbrk>
 8008868:	1c43      	adds	r3, r0, #1
 800886a:	d102      	bne.n	8008872 <_sbrk_r+0x1a>
 800886c:	682b      	ldr	r3, [r5, #0]
 800886e:	b103      	cbz	r3, 8008872 <_sbrk_r+0x1a>
 8008870:	6023      	str	r3, [r4, #0]
 8008872:	bd38      	pop	{r3, r4, r5, pc}
 8008874:	2000b00c 	.word	0x2000b00c

08008878 <_realloc_r>:
 8008878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800887c:	4680      	mov	r8, r0
 800887e:	4615      	mov	r5, r2
 8008880:	460c      	mov	r4, r1
 8008882:	b921      	cbnz	r1, 800888e <_realloc_r+0x16>
 8008884:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008888:	4611      	mov	r1, r2
 800888a:	f7ff bc59 	b.w	8008140 <_malloc_r>
 800888e:	b92a      	cbnz	r2, 800889c <_realloc_r+0x24>
 8008890:	f7ff fbea 	bl	8008068 <_free_r>
 8008894:	2400      	movs	r4, #0
 8008896:	4620      	mov	r0, r4
 8008898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800889c:	f000 f81a 	bl	80088d4 <_malloc_usable_size_r>
 80088a0:	4285      	cmp	r5, r0
 80088a2:	4606      	mov	r6, r0
 80088a4:	d802      	bhi.n	80088ac <_realloc_r+0x34>
 80088a6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80088aa:	d8f4      	bhi.n	8008896 <_realloc_r+0x1e>
 80088ac:	4629      	mov	r1, r5
 80088ae:	4640      	mov	r0, r8
 80088b0:	f7ff fc46 	bl	8008140 <_malloc_r>
 80088b4:	4607      	mov	r7, r0
 80088b6:	2800      	cmp	r0, #0
 80088b8:	d0ec      	beq.n	8008894 <_realloc_r+0x1c>
 80088ba:	42b5      	cmp	r5, r6
 80088bc:	462a      	mov	r2, r5
 80088be:	4621      	mov	r1, r4
 80088c0:	bf28      	it	cs
 80088c2:	4632      	movcs	r2, r6
 80088c4:	f7ff fbc2 	bl	800804c <memcpy>
 80088c8:	4621      	mov	r1, r4
 80088ca:	4640      	mov	r0, r8
 80088cc:	f7ff fbcc 	bl	8008068 <_free_r>
 80088d0:	463c      	mov	r4, r7
 80088d2:	e7e0      	b.n	8008896 <_realloc_r+0x1e>

080088d4 <_malloc_usable_size_r>:
 80088d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088d8:	1f18      	subs	r0, r3, #4
 80088da:	2b00      	cmp	r3, #0
 80088dc:	bfbc      	itt	lt
 80088de:	580b      	ldrlt	r3, [r1, r0]
 80088e0:	18c0      	addlt	r0, r0, r3
 80088e2:	4770      	bx	lr

080088e4 <_init>:
 80088e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088e6:	bf00      	nop
 80088e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088ea:	bc08      	pop	{r3}
 80088ec:	469e      	mov	lr, r3
 80088ee:	4770      	bx	lr

080088f0 <_fini>:
 80088f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088f2:	bf00      	nop
 80088f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088f6:	bc08      	pop	{r3}
 80088f8:	469e      	mov	lr, r3
 80088fa:	4770      	bx	lr
