pspa	,	V_35
mlxsw_core_port_ib_set	,	F_34
ENOMEM	,	V_49
mlxsw_tx_v1_hdr_version_set	,	F_3
mlxsw_reg_pmlp_width_get	,	F_26
mlxsw_tx_v1_hdr_control_tclass_set	,	F_7
mlxsw_reg_write	,	F_12
mlxsw_sib_traps_fini	,	F_54
mlxsw_reg_htgt_local_path_rdq_set	,	F_58
max_mtu	,	V_24
err_sib_pci_driver_register	,	V_91
mlxsw_sib_port_remove	,	F_41
mlxsw_sib_fini	,	F_61
pmtu	,	V_26
mlxsw_reg_plib_local_port_set	,	F_19
skb	,	V_2
tx_info	,	V_4
mlxsw_sib_port_swid_set	,	F_21
mlxsw_reg_info	,	V_69
mlxsw_core_port_clear	,	F_40
MLXSW_REG_HTGT_LOCAL_PATH_RDQ_SIB_EMAD	,	V_83
err_sib2_driver_register	,	V_89
dev	,	V_52
bus_info	,	V_51
"ib link for port %d - up\n"	,	L_7
mlxsw_reg_pude_local_port_get	,	F_47
ARRAY_SIZE	,	F_51
mlxsw_sib_listener	,	V_73
plib	,	V_31
mapping	,	V_50
skb_push	,	F_2
p_module	,	V_36
mlxsw_sib_port_set	,	F_18
module	,	V_47
mlxsw_sib_ports_create	,	F_43
MLXSW_TXHDR_PROTO_ETH	,	V_9
ptys	,	V_45
MLXSW_REG_PTYS_IB_SPEED_EDR	,	V_55
is_up	,	V_13
alloc_size	,	V_64
mlxsw_sib_basic_trap_groups_set	,	F_55
MLXSW_REG_HTGT_TRAP_GROUP_EMAD	,	V_78
mlxsw_reg_pmlp_pack	,	F_24
ptys_pl	,	V_43
mlxsw_reg_query	,	F_16
mlxsw_sib_ports_remove	,	F_42
MLXSW_PORT_MAX_IB_PORTS	,	V_63
GFP_KERNEL	,	V_48
err_traps_init_err	,	V_86
MLXSW_REG_PSPA_LEN	,	V_34
MLXSW_TXHDR_TYPE_CONTROL	,	V_11
status	,	V_67
MLXSW_PORT_ADMIN_STATUS_DOWN	,	V_18
"Failed to set traps\n"	,	L_11
"Port %d: Failed to set SWID\n"	,	L_1
kfree	,	F_35
"Port %d: Link event received for non-existent port\n"	,	L_9
mlxsw_sib_tx_v1_hdr_construct	,	F_1
mlxsw_reg_plib_ib_port_set	,	F_20
mlxsw_core_port_init	,	F_37
mlxsw_sib_port	,	V_12
swid	,	V_32
err_port_mtu_set	,	V_58
MLXSW_PORT_SWID_DISABLED_PORT	,	V_60
ports	,	V_46
"Port %d: Failed to change admin state to UP\n"	,	L_5
err_sib2_pci_driver_register	,	V_93
MLXSW_PORT_SWID_ALL_SWIDS	,	V_82
mlxsw_core	,	V_75
htgt_pl	,	V_76
pmlp_pl	,	V_38
u16	,	T_1
mlxsw_sib_driver	,	V_87
__mlxsw_sib_port_remove	,	F_39
mlxsw_pci_driver_unregister	,	F_65
MLXSW_REG_PMLP_LEN	,	V_39
u8	,	T_2
err	,	V_25
pr_info	,	F_45
local_port	,	V_10
MLXSW_REG_HTGT_DEFAULT_PRIORITY	,	V_80
txhdr	,	V_5
mlxsw_tx_v1_hdr_ctl_set	,	F_4
i	,	V_62
MLXSW_REG_PTYS_LEN	,	V_44
mlxsw_sib_pude_event_func	,	F_46
mlxsw_tx_v1_hdr_proto_set	,	F_5
mlxsw_sib	,	V_14
mlxsw_sib_port_module_info_get	,	F_23
EINVAL	,	V_27
MLXSW_TXHDR_VERSION_1	,	V_7
mlxsw_reg_pspa_pack	,	F_22
pmlp	,	V_40
err_rx_listener_register	,	V_74
paos_pl	,	V_15
err_port_create	,	V_61
width	,	V_42
__init	,	T_4
__exit	,	T_5
mlxsw_bus_info	,	V_85
mlxsw_sib_port_speed_set	,	F_27
mlxsw_reg_pmtu_max_mtu_get	,	F_17
__mlxsw_sib_port_create	,	F_30
MLXSW_REG_PLIB_LEN	,	V_30
pude_pl	,	V_71
MLXSW_REG_HTGT_INVALID_POLICER	,	V_79
size_t	,	T_3
MLXSW_REG_PMTU_LEN	,	V_23
reg	,	V_70
mlxsw_sib_port_create	,	F_36
priv	,	V_72
plib_pl	,	V_29
mlxsw_sib_pude_ib_event_func	,	F_44
paos	,	V_20
p_width	,	V_37
mlxsw_tx_v1_hdr_port_mid_set	,	F_8
mlxsw_reg_htgt_swid_set	,	F_57
err_port_module_info_get	,	V_65
err_port_swid_set	,	V_53
pspa_pl	,	V_33
mlxsw_core_trap_register	,	F_52
"Port %d: Failed to set MTU\n"	,	L_4
mtu	,	V_21
core	,	V_19
mlxsw_core_driver_priv	,	F_60
MLXSW_PORT_OPER_STATUS_UP	,	V_68
port	,	V_28
sk_buff	,	V_1
mlxsw_reg_paos_pack	,	F_11
mlxsw_sib_port_admin_status_set	,	F_10
mlxsw_reg_pmlp_module_get	,	F_25
mlxsw_sib_init	,	F_59
"Failed to create ports\n"	,	L_10
MLXSW_REG_PAOS_LEN	,	V_16
mlxsw_core_trap_unregister	,	F_53
MLXSW_IB_DEFAULT_MTU	,	V_57
mlxsw_reg_htgt_pack	,	F_56
MLXSW_TXHDR_ETH_CTL	,	V_8
mlxsw_reg_ptys_ib_pack	,	F_28
htgt	,	V_84
"Port %d: Failed to init core port\n"	,	L_6
mlxsw_sib_port_mtu_set	,	F_14
"ib link for port %d - down\n"	,	L_8
pmtu_pl	,	V_22
speed	,	V_41
err_port_speed_set	,	V_56
MLXSW_TXHDR_LEN	,	V_6
dev_err	,	F_32
mlxsw_pci_driver_register	,	F_64
err_port_ib_set	,	V_54
mlxsw_core_driver_unregister	,	F_66
mlxsw_sib_pci_driver	,	V_90
mlxsw_tx_v1_hdr_swid_set	,	F_6
kzalloc	,	F_31
"Port %d: Failed to set IB port\n"	,	L_2
mlxsw_reg_pude_oper_status_get	,	F_49
MLXSW_REG	,	F_13
mlxsw_reg_pmtu_pack	,	F_15
mlxsw_tx_v1_hdr_type_set	,	F_9
MLXSW_REG_HTGT_LEN	,	V_77
mlxsw_sib_port_created	,	F_29
MLXSW_PORT_ADMIN_STATUS_UP	,	V_17
mlxsw_core_port_fini	,	F_38
mlxsw_core_driver_register	,	F_63
dev_warn	,	F_48
"Port %d: Failed to set speed\n"	,	L_3
MLXSW_REG_HTGT_DEFAULT_TC	,	V_81
mlxsw_sib_module_init	,	F_62
BIT	,	F_33
mlxsw_sib_taps_init	,	F_50
mlxsw_sib2_pci_driver	,	V_92
err_port_admin_set	,	V_59
mlxsw_reg_pude_oper_status	,	V_66
mlxsw_tx_info	,	V_3
mlxsw_sib_module_exit	,	F_67
mlxsw_sib2_driver	,	V_88
