{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713116607515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713116607531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 11:43:27 2024 " "Processing started: Sun Apr 14 11:43:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713116607531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116607531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ANC_SYSTEM -c ANC_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ANC_SYSTEM -c ANC_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116607531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713116608363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713116608364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behavior " "Found design unit 1: top-behavior" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116618429 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116618429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116618429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_driver-Behavioral " "Found design unit 1: i2s_driver-Behavioral" {  } { { "i2s_driver.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/i2s_driver.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116618445 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_driver " "Found entity 1: i2s_driver" {  } { { "i2s_driver.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/i2s_driver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116618445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116618445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s_clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_clock_gen-behavior " "Found design unit 1: i2s_clock_gen-behavior" {  } { { "i2s_clock_gen.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/i2s_clock_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116618462 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_clock_gen " "Found entity 1: i2s_clock_gen" {  } { { "i2s_clock_gen.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/i2s_clock_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116618462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116618462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_module-behavior " "Found design unit 1: fir_module-behavior" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116618480 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_module " "Found entity 1: fir_module" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116618480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116618480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anc_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file anc_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anc_package " "Found design unit 1: anc_package" {  } { { "anc_package.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/anc_package.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116618491 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 anc_package-body " "Found design unit 2: anc_package-body" {  } { { "anc_package.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/anc_package.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116618491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116618491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116618491 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116618491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116618491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116618491 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116618491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116618491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713116618794 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_l_dummy top.vhd(136) " "VHDL Signal Declaration warning at top.vhd(136): used implicit default value for signal \"in_l_dummy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 136 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713116618796 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_r_dummy top.vhd(137) " "VHDL Signal Declaration warning at top.vhd(137): used implicit default value for signal \"in_r_dummy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 137 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713116618796 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_s top.vhd(150) " "VHDL Signal Declaration warning at top.vhd(150): used implicit default value for signal \"data_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 150 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713116618796 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2s_is_valid top.vhd(153) " "Verilog HDL or VHDL warning at top.vhd(153): object \"i2s_is_valid\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713116618796 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n top.vhd(329) " "VHDL Process Statement warning at top.vhd(329): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713116618796 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_driver i2s_driver:i2s_driver_io " "Elaborating entity \"i2s_driver\" for hierarchy \"i2s_driver:i2s_driver_io\"" {  } { { "top.vhd" "i2s_driver_io" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116618838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo_inst\"" {  } { { "top.vhd" "fifo_inst" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116618858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo:fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "fifo.vhd" "dcfifo_component" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116619142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo:fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "fifo.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fifo.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116619142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo:fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619142 ""}  } { { "fifo.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fifo.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713116619142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5ti1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5ti1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5ti1 " "Found entity 1: dcfifo_5ti1" {  } { { "db/dcfifo_5ti1.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/dcfifo_5ti1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116619189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116619189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5ti1 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5ti1:auto_generated " "Elaborating entity \"dcfifo_5ti1\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5ti1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116619189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jg6 " "Found entity 1: a_graycounter_jg6" {  } { { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/a_graycounter_jg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116619264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116619264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jg6 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5ti1:auto_generated\|a_graycounter_jg6:rdptr_g1p " "Elaborating entity \"a_graycounter_jg6\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5ti1:auto_generated\|a_graycounter_jg6:rdptr_g1p\"" {  } { { "db/dcfifo_5ti1.tdf" "rdptr_g1p" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/dcfifo_5ti1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116619265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fub " "Found entity 1: a_graycounter_fub" {  } { { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/a_graycounter_fub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116619303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116619303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fub fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5ti1:auto_generated\|a_graycounter_fub:wrptr_g1p " "Elaborating entity \"a_graycounter_fub\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5ti1:auto_generated\|a_graycounter_fub:wrptr_g1p\"" {  } { { "db/dcfifo_5ti1.tdf" "wrptr_g1p" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/dcfifo_5ti1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116619303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aa61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aa61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aa61 " "Found entity 1: altsyncram_aa61" {  } { { "db/altsyncram_aa61.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/altsyncram_aa61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116619365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116619365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aa61 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5ti1:auto_generated\|altsyncram_aa61:fifo_ram " "Elaborating entity \"altsyncram_aa61\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5ti1:auto_generated\|altsyncram_aa61:fifo_ram\"" {  } { { "db/dcfifo_5ti1.tdf" "fifo_ram" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/dcfifo_5ti1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116619377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116619400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116619400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5ti1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5ti1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_5ti1.tdf" "rs_dgwp" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/dcfifo_5ti1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116619400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116619426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116619426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5ti1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5ti1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116619426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116619458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116619458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5ti1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5ti1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_5ti1.tdf" "ws_dgrp" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/dcfifo_5ti1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116619458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116619481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116619481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5ti1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5ti1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe15" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116619481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5h5 " "Found entity 1: cmpr_5h5" {  } { { "db/cmpr_5h5.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/cmpr_5h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116619523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116619523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5h5 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5ti1:auto_generated\|cmpr_5h5:rdempty_eq_comp " "Elaborating entity \"cmpr_5h5\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5ti1:auto_generated\|cmpr_5h5:rdempty_eq_comp\"" {  } { { "db/dcfifo_5ti1.tdf" "rdempty_eq_comp" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/dcfifo_5ti1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116619523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll_inst\"" {  } { { "top.vhd" "pll_inst" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116619555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll_inst\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/PLL.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116619602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll_inst\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/PLL.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116619617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 625 " "Parameter \"clk0_divide_by\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 128 " "Parameter \"clk0_multiply_by\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116619617 ""}  } { { "PLL.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/PLL.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713116619617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116619668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116619668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116619671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_clock_gen i2s_clock_gen:clock_gen_inst " "Elaborating entity \"i2s_clock_gen\" for hierarchy \"i2s_clock_gen:clock_gen_inst\"" {  } { { "top.vhd" "clock_gen_inst" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116619680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_module fir_module:filter_inst " "Elaborating entity \"fir_module\" for hierarchy \"fir_module:filter_inst\"" {  } { { "top.vhd" "filter_inst" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116619694 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s1 fir_module.vhd(15) " "VHDL Signal Declaration warning at fir_module.vhd(15): used implicit default value for signal \"s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713116619696 "|top|fir_module:filter_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s2 fir_module.vhd(16) " "VHDL Signal Declaration warning at fir_module.vhd(16): used implicit default value for signal \"s2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713116619696 "|top|fir_module:filter_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s3 fir_module.vhd(17) " "VHDL Signal Declaration warning at fir_module.vhd(17): used implicit default value for signal \"s3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713116619696 "|top|fir_module:filter_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s4 fir_module.vhd(18) " "VHDL Signal Declaration warning at fir_module.vhd(18): used implicit default value for signal \"s4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713116619696 "|top|fir_module:filter_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s5 fir_module.vhd(19) " "VHDL Signal Declaration warning at fir_module.vhd(19): used implicit default value for signal \"s5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713116619696 "|top|fir_module:filter_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s6 fir_module.vhd(20) " "VHDL Signal Declaration warning at fir_module.vhd(20): used implicit default value for signal \"s6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713116619696 "|top|fir_module:filter_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s7 fir_module.vhd(21) " "VHDL Signal Declaration warning at fir_module.vhd(21): used implicit default value for signal \"s7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713116619698 "|top|fir_module:filter_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s8 fir_module.vhd(22) " "VHDL Signal Declaration warning at fir_module.vhd(22): used implicit default value for signal \"s8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713116619698 "|top|fir_module:filter_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s9 fir_module.vhd(23) " "VHDL Signal Declaration warning at fir_module.vhd(23): used implicit default value for signal \"s9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713116619698 "|top|fir_module:filter_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s10 fir_module.vhd(24) " "VHDL Signal Declaration warning at fir_module.vhd(24): used implicit default value for signal \"s10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713116619698 "|top|fir_module:filter_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_low fir_module.vhd(58) " "VHDL Process Statement warning at fir_module.vhd(58): signal \"rst_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713116619698 "|top|fir_module:filter_inst"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1713116620661 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1713116620661 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "shift_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"shift_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713116622772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713116622772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 24 " "Parameter WIDTH set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713116622772 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713116622772 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1713116622772 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_module:filter_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_module:filter_inst\|Mult1\"" {  } { { "fir_module.vhd" "Mult1" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 119 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713116622772 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_module:filter_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_module:filter_inst\|Mult3\"" {  } { { "fir_module.vhd" "Mult3" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 135 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713116622772 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_module:filter_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_module:filter_inst\|Mult2\"" {  } { { "fir_module.vhd" "Mult2" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 119 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713116622772 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_module:filter_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_module:filter_inst\|Mult0\"" {  } { { "fir_module.vhd" "Mult0" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713116622772 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1713116622772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:shift_reg_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:shift_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116622883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:shift_reg_rtl_0 " "Instantiated megafunction \"altshift_taps:shift_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116622883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116622883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 24 " "Parameter \"WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116622883 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713116622883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_n0m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_n0m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_n0m " "Found entity 1: shift_taps_n0m" {  } { { "db/shift_taps_n0m.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/shift_taps_n0m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116622931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116622931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sfa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sfa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sfa1 " "Found entity 1: altsyncram_sfa1" {  } { { "db/altsyncram_sfa1.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/altsyncram_sfa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116622994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116622994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5f " "Found entity 1: cntr_g5f" {  } { { "db/cntr_g5f.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/cntr_g5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116623089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116623089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/cmpr_grb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116623152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116623152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6lg " "Found entity 1: cntr_6lg" {  } { { "db/cntr_6lg.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/cntr_6lg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116623221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116623221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_module:filter_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fir_module:filter_inst\|lpm_mult:Mult1\"" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116623298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_module:filter_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"fir_module:filter_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623298 ""}  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713116623298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mgs " "Found entity 1: mult_mgs" {  } { { "db/mult_mgs.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/mult_mgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116623352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116623352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_module:filter_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"fir_module:filter_inst\|lpm_mult:Mult3\"" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 135 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116623400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_module:filter_inst\|lpm_mult:Mult3 " "Instantiated megafunction \"fir_module:filter_inst\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 35 " "Parameter \"LPM_WIDTHA\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 59 " "Parameter \"LPM_WIDTHP\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 59 " "Parameter \"LPM_WIDTHR\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623400 ""}  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 135 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713116623400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4hs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4hs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4hs " "Found entity 1: mult_4hs" {  } { { "db/mult_4hs.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/mult_4hs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116623437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116623437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_module:filter_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir_module:filter_inst\|lpm_mult:Mult0\"" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116623489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_module:filter_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"fir_module:filter_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713116623489 ""}  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/fir_module.vhd" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713116623489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ugs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ugs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ugs " "Found entity 1: mult_ugs" {  } { { "db/mult_ugs.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/mult_ugs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713116623539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116623539 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "631 " "Ignored 631 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "631 " "Ignored 631 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1713116624037 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1713116624037 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO\[6\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO\[7\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO\[8\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO\[10\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO\[12\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713116624039 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1713116624039 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713116624039 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1713116624039 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[16\] GND pin " "The pin \"GPIO\[16\]\" is fed by GND" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1713116624039 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1713116624039 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_n0m.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/shift_taps_n0m.tdf" 38 2 0 } } { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/a_graycounter_jg6.tdf" 32 2 0 } } { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/a_graycounter_fub.tdf" 32 2 0 } } { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/a_graycounter_jg6.tdf" 44 2 0 } } { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/db/a_graycounter_fub.tdf" 44 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1713116624075 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1713116624075 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713116624688 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713116624688 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713116624688 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713116624688 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[6\]~synth " "Node \"GPIO\[6\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713116624688 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[7\]~synth " "Node \"GPIO\[7\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713116624688 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[8\]~synth " "Node \"GPIO\[8\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713116624688 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[10\]~synth " "Node \"GPIO\[10\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713116624688 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713116624688 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[12\]~synth " "Node \"GPIO\[12\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713116624688 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713116624688 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713116624688 "|top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713116624688 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713116624688 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713116624688 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713116624688 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713116624688 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713116624688 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713116624688 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713116624688 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713116624688 "|top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713116624688 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713116624907 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713116628138 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713116628138 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713116628614 "|top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713116628614 "|top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/ANC_SYSTEM_SIN/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713116628614 "|top|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713116628614 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7531 " "Implemented 7531 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713116628614 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713116628614 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1713116628614 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7378 " "Implemented 7378 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713116628614 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1713116628614 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1713116628614 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "27 " "Implemented 27 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1713116628614 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713116628614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4933 " "Peak virtual memory: 4933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713116628664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 11:43:48 2024 " "Processing ended: Sun Apr 14 11:43:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713116628664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713116628664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713116628664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713116628664 ""}
