	
Elapsed Time	102.093369	19.054305
Clockticks	2657459700000	338436000000
Instructions Retired	3355178400000	399262500000
CPI Rate	0.792047	0.847653
MUX Reliability	0.999081	0.999600
Front-End Bound	25.6	25.2
Front-End Latency	11.7	13.2
ICache Misses	0.8	1.7
ITLB Overhead	0.1	0.4
Branch Resteers	1.2	3.5
Mispredicts Resteers	0.8	2.4
Clears Resteers	0.1	0.0
Unknown Branches	0.3	1.0
DSB Switches	4.4	3.4
Length Changing Prefixes	0.0	0.0
MS Switches	4.9	3.6
Front-End Bandwidth	13.9	12.0
Front-End Bandwidth MITE	28.1	22.6
Front-End Bandwidth DSB	11.0	12.0
Front-End Bandwidth LSD	1.7	1.6
(Info) DSB Coverage	35.1	40.9
(Info) LSD Coverage	9.9	11.0
Bad Speculation	1.5	4.6
Branch Mispredict	1.4	4.5
Machine Clears	0.1	0.1
Back-End Bound	12.7	21.4
Memory Bound	7.4	14.1
L1 Bound	17.3	13.4
DTLB Overhead	5.7	2.7
Loads Blocked by Store Forwarding	0.0	0.0
Lock Latency	0.0	0.0
Split Loads	0.2	0.0
4K Aliasing	1.8	2.1
FB Full	100.0	66.9
L2 Bound	1.8	2.0
L3 Bound	1.3	3.7
Contested Accesses	0.1	0.5
Data Sharing	0.1	0.1
L3 Latency	3.1	7.0
SQ Full	9.0	4.8
DRAM Bound	5.4	8.8
Memory Bandwidth	30.2	33.3
Memory Latency	55.4	52.7
Local DRAM	8.6	12.0
Remote DRAM	0.0	0.0
Remote Cache	0.0	0.0
Store Bound	9.6	10.9
Store Latency	28.2	26.5
Store L2	3.8	3.0
Store L3	7.5	5.9
Store Memory	16.9	17.7
False Sharing	0.2	0.3
Split Stores	0.5	0.4
DTLB Store Overhead	0.6	0.5
Core Bound	5.3	7.4
Divider	0.0	0.0
Port Utilization	25.7	20.3
Cycles of 0 Ports Utilized	82.4	64.8
Cycles of 1 Port Utilized	12.0	13.8
Cycles of 2 Ports Utilized	19.7	15.2
Cycles of 3+ Ports Utilized	50.7	35.9
Port 0	31.0	23.8
Port 1	29.9	24.6
Port 2	37.4	32.9
Port 3	38.2	33.7
Port 4	31.3	26.6
Port 5	30.9	25.8
Port 6	46.4	41.2
Port 7	15.8	14.5
Vector Capacity Usage (FPU)	25.0	0.0
Retiring	60.2	48.8
General Retirement	54.8	45.0
FP Arithmetic	0.0	0.0
FP x87	0.0	0.0
FP Scalar	0.0	0.0
FP Vector	0.0	0.0
Other	100.0	100.0
Microcode Sequencer	5.3	3.8
Assists	0.0	0.0
Total Thread Count	152	153
Paused Time	0.0	0.0
Frame Count	76	30
