#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon Nov 26 20:03:54 2018
# Process ID: 8552
# Log file: E:/ISE/Project_3/planAhead_run_2/planAhead.log
# Journal file: E:/ISE/Project_3/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/ISE/Project_3/pa.fromNetlist.tcl
# create_project -name Project_3 -dir "E:/ISE/Project_3/planAhead_run_2" -part xc7a100tfgg484-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/ISE/Project_3/project3.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/ISE/Project_3} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "project3.ucf" [current_fileset -constrset]
Adding file 'E:/ISE/Project_3/project3.ucf' to fileset 'constrs_1'
# add_files [list {project3.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tfgg484-3
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design project3.ngc ...
WARNING:NetListWriters:298 - No output is written to project3.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file project3.edif ...
ngc2edif: Total memory usage is 85028 kilobytes

Parsing EDIF File [./planAhead_run_2/Project_3.data/cache/project3_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/Project_3.data/cache/project3_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/fgg484/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [E:/ISE/Project_3/project3.ucf]
Finished Parsing UCF File [E:/ISE/Project_3/project3.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

Phase 0 | Netlist Checksum: 8c1fc204
link_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 790.383 ; gain = 352.824
set_property iostandard LVCMOS18 [get_ports [list A]]
set_property iostandard LVCMOS18 [get_ports [list B]]
set_property iostandard LVCMOS18 [get_ports [list C]]
set_property iostandard LVCMOS18 [get_ports [list G1]]
set_property iostandard LVCMOS18 [get_ports [list G2A]]
set_property iostandard LVCMOS18 [get_ports [list G2B]]
startgroup
set_property package_pin U1 [get_ports G1]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See E:/ISE/Project_3\planAhead_pid8552.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Nov 26 20:05:40 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
