<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.06.21.20:56:25"
 outputDirectory="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGIB027R29B1E2VR2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <interface name="ninit_done" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="ninit_done" direction="output" role="ninit_done" width="1" />
  </interface>
 </perimeter>
 <entity kind="intel_reset_release" version="1.0" name="intel_reset_release">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGIB027R29B1E2VR2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/synth/intel_reset_release.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/synth/intel_reset_release.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/pgm/altera_s10_user_rst_clkgate/altera_s10_user_rst_clkgate_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="intel_reset_release">"Generating: intel_reset_release"</message>
   <message level="Info" culprit="intel_reset_release">"Generating: altera_s10_user_rst_clkgate"</message>
   <message level="Info" culprit="s10_user_rst_clkgate_0">generating top-level entity altera_s10_user_rst_clkgate</message>
  </messages>
 </entity>
 <entity
   kind="altera_s10_user_rst_clkgate"
   version="19.4.1"
   name="altera_s10_user_rst_clkgate">
  <parameter name="DEVICE_FAMILY" value="Agilex" />
  <parameter name="outputType" value="Conduit Interface" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate.sv"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate.sv"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/pgm/altera_s10_user_rst_clkgate/altera_s10_user_rst_clkgate_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="intel_reset_release" as="s10_user_rst_clkgate_0" />
  <messages>
   <message level="Info" culprit="intel_reset_release">"Generating: altera_s10_user_rst_clkgate"</message>
   <message level="Info" culprit="s10_user_rst_clkgate_0">generating top-level entity altera_s10_user_rst_clkgate</message>
  </messages>
 </entity>
</deploy>
