============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Oct 25 2025  03:39:11 pm
  Module:                 batcher
  Operating conditions:   PVT_1P2V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1581 ps) Setup Check with Pin data_q_reg[3][19][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][18][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][19][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1143                  
             Slack:=    1581                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][18][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][18][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][18][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444631/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444567/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444502/X                 -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444475/X                 -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444460/X                 -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444319/X                 -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444230/X                 -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g443951/X                 -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g443706/X                 -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g443584/X                 -       A->X   F     nor3_1x        1  3.0    45    46     779    (-,-) 
  g443478/X                 -       A->X   F     or2_2x        17 83.7   146   204     983    (-,-) 
  g443411/X                 -       A->X   R     inv_2x        15 74.8   186   160    1143    (-,-) 
  data_q_reg[3][19][10]/SEN -       -      R     sdffrq_1x     15    -     -     0    1143    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][19][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 2: MET (1581 ps) Setup Check with Pin data_q_reg[3][19][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][18][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][19][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1143                  
             Slack:=    1581                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][18][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][18][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][18][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444631/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444567/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444502/X                 -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444475/X                 -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444460/X                 -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444319/X                 -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444230/X                 -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g443951/X                 -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g443706/X                 -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g443584/X                 -       A->X   F     nor3_1x        1  3.0    45    46     779    (-,-) 
  g443478/X                 -       A->X   F     or2_2x        17 83.7   146   204     983    (-,-) 
  g443411/X                 -       A->X   R     inv_2x        15 74.8   186   160    1143    (-,-) 
  data_q_reg[3][19][11]/SEN -       -      R     sdffrq_1x     15    -     -     0    1143    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][19][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 3: MET (1581 ps) Setup Check with Pin data_q_reg[3][19][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][18][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][19][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1143                  
             Slack:=    1581                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][18][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][18][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][18][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444631/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444567/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444502/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444475/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444460/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444319/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444230/X                -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g443951/X                -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g443706/X                -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g443584/X                -       A->X   F     nor3_1x        1  3.0    45    46     779    (-,-) 
  g443478/X                -       A->X   F     or2_2x        17 83.7   146   204     983    (-,-) 
  g443411/X                -       A->X   R     inv_2x        15 74.8   186   160    1143    (-,-) 
  data_q_reg[3][19][6]/SEN -       -      R     sdffrq_1x     15    -     -     0    1143    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][19][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 4: MET (1581 ps) Setup Check with Pin data_q_reg[3][19][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][18][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][19][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1143                  
             Slack:=    1581                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][18][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][18][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][18][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444631/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444567/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444502/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444475/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444460/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444319/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444230/X                -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g443951/X                -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g443706/X                -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g443584/X                -       A->X   F     nor3_1x        1  3.0    45    46     779    (-,-) 
  g443478/X                -       A->X   F     or2_2x        17 83.7   146   204     983    (-,-) 
  g443411/X                -       A->X   R     inv_2x        15 74.8   186   160    1143    (-,-) 
  data_q_reg[3][19][4]/SEN -       -      R     sdffrq_1x     15    -     -     0    1143    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][19][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 5: MET (1581 ps) Setup Check with Pin data_q_reg[3][19][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][18][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][19][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1143                  
             Slack:=    1581                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][18][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][18][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][18][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444631/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444567/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444502/X                 -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444475/X                 -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444460/X                 -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444319/X                 -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444230/X                 -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g443951/X                 -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g443706/X                 -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g443584/X                 -       A->X   F     nor3_1x        1  3.0    45    46     779    (-,-) 
  g443478/X                 -       A->X   F     or2_2x        17 83.7   146   204     983    (-,-) 
  g443411/X                 -       A->X   R     inv_2x        15 74.8   186   160    1143    (-,-) 
  data_q_reg[3][19][12]/SEN -       -      R     sdffrq_1x     15    -     -     0    1143    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][19][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 6: MET (1581 ps) Setup Check with Pin data_q_reg[3][19][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][18][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][19][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1143                  
             Slack:=    1581                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][18][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][18][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][18][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444631/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444567/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444502/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444475/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444460/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444319/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444230/X                -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g443951/X                -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g443706/X                -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g443584/X                -       A->X   F     nor3_1x        1  3.0    45    46     779    (-,-) 
  g443478/X                -       A->X   F     or2_2x        17 83.7   146   204     983    (-,-) 
  g443411/X                -       A->X   R     inv_2x        15 74.8   186   160    1143    (-,-) 
  data_q_reg[3][19][2]/SEN -       -      R     sdffrq_1x     15    -     -     0    1143    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 7: MET (1581 ps) Setup Check with Pin data_q_reg[3][19][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][18][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][19][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1143                  
             Slack:=    1581                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][18][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][18][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][18][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444631/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444567/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444502/X                 -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444475/X                 -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444460/X                 -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444319/X                 -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444230/X                 -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g443951/X                 -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g443706/X                 -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g443584/X                 -       A->X   F     nor3_1x        1  3.0    45    46     779    (-,-) 
  g443478/X                 -       A->X   F     or2_2x        17 83.7   146   204     983    (-,-) 
  g443411/X                 -       A->X   R     inv_2x        15 74.8   186   160    1143    (-,-) 
  data_q_reg[3][19][14]/SEN -       -      R     sdffrq_1x     15    -     -     0    1143    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][19][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 8: MET (1581 ps) Setup Check with Pin data_q_reg[3][19][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][18][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][19][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1143                  
             Slack:=    1581                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][18][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][18][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][18][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444631/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444567/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444502/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444475/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444460/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444319/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444230/X                -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g443951/X                -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g443706/X                -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g443584/X                -       A->X   F     nor3_1x        1  3.0    45    46     779    (-,-) 
  g443478/X                -       A->X   F     or2_2x        17 83.7   146   204     983    (-,-) 
  g443411/X                -       A->X   R     inv_2x        15 74.8   186   160    1143    (-,-) 
  data_q_reg[3][19][1]/SEN -       -      R     sdffrq_1x     15    -     -     0    1143    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][19][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 9: MET (1581 ps) Setup Check with Pin data_q_reg[3][19][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][18][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][19][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1143                  
             Slack:=    1581                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][18][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][18][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][18][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444631/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444567/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444502/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444475/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444460/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444319/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444230/X                -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g443951/X                -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g443706/X                -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g443584/X                -       A->X   F     nor3_1x        1  3.0    45    46     779    (-,-) 
  g443478/X                -       A->X   F     or2_2x        17 83.7   146   204     983    (-,-) 
  g443411/X                -       A->X   R     inv_2x        15 74.8   186   160    1143    (-,-) 
  data_q_reg[3][19][9]/SEN -       -      R     sdffrq_1x     15    -     -     0    1143    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][19][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 10: MET (1581 ps) Setup Check with Pin data_q_reg[3][19][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][18][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][19][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1143                  
             Slack:=    1581                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][18][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][18][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][18][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444631/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444567/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444502/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444475/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444460/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444319/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444230/X                -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g443951/X                -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g443706/X                -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g443584/X                -       A->X   F     nor3_1x        1  3.0    45    46     779    (-,-) 
  g443478/X                -       A->X   F     or2_2x        17 83.7   146   204     983    (-,-) 
  g443411/X                -       A->X   R     inv_2x        15 74.8   186   160    1143    (-,-) 
  data_q_reg[3][19][8]/SEN -       -      R     sdffrq_1x     15    -     -     0    1143    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][19][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 11: MET (1581 ps) Setup Check with Pin data_q_reg[3][19][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][18][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][19][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1143                  
             Slack:=    1581                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][18][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][18][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][18][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444631/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444567/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444502/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444475/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444460/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444319/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444230/X                -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g443951/X                -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g443706/X                -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g443584/X                -       A->X   F     nor3_1x        1  3.0    45    46     779    (-,-) 
  g443478/X                -       A->X   F     or2_2x        17 83.7   146   204     983    (-,-) 
  g443411/X                -       A->X   R     inv_2x        15 74.8   186   160    1143    (-,-) 
  data_q_reg[3][19][5]/SEN -       -      R     sdffrq_1x     15    -     -     0    1143    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][19][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 12: MET (1581 ps) Setup Check with Pin data_q_reg[3][19][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][18][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][19][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1143                  
             Slack:=    1581                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][18][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][18][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][18][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444631/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444567/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444502/X                 -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444475/X                 -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444460/X                 -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444319/X                 -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444230/X                 -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g443951/X                 -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g443706/X                 -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g443584/X                 -       A->X   F     nor3_1x        1  3.0    45    46     779    (-,-) 
  g443478/X                 -       A->X   F     or2_2x        17 83.7   146   204     983    (-,-) 
  g443411/X                 -       A->X   R     inv_2x        15 74.8   186   160    1143    (-,-) 
  data_q_reg[3][19][13]/SEN -       -      R     sdffrq_1x     15    -     -     0    1143    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][19][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 13: MET (1581 ps) Setup Check with Pin data_q_reg[3][19][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][18][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][19][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1143                  
             Slack:=    1581                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][18][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][18][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][18][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444631/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444567/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444502/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444475/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444460/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444319/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444230/X                -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g443951/X                -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g443706/X                -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g443584/X                -       A->X   F     nor3_1x        1  3.0    45    46     779    (-,-) 
  g443478/X                -       A->X   F     or2_2x        17 83.7   146   204     983    (-,-) 
  g443411/X                -       A->X   R     inv_2x        15 74.8   186   160    1143    (-,-) 
  data_q_reg[3][19][3]/SEN -       -      R     sdffrq_1x     15    -     -     0    1143    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][19][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 14: MET (1581 ps) Setup Check with Pin data_q_reg[3][19][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][18][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][19][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1143                  
             Slack:=    1581                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][18][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][18][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][18][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444631/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444567/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444502/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444475/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444460/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444319/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444230/X                -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g443951/X                -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g443706/X                -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g443584/X                -       A->X   F     nor3_1x        1  3.0    45    46     779    (-,-) 
  g443478/X                -       A->X   F     or2_2x        17 83.7   146   204     983    (-,-) 
  g443411/X                -       A->X   R     inv_2x        15 74.8   186   160    1143    (-,-) 
  data_q_reg[3][19][7]/SEN -       -      R     sdffrq_1x     15    -     -     0    1143    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][19][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 15: MET (1581 ps) Setup Check with Pin data_q_reg[3][19][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][18][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][19][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1143                  
             Slack:=    1581                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][18][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][18][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][18][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444631/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444567/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444502/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444475/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444460/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444319/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444230/X                -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g443951/X                -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g443706/X                -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g443584/X                -       A->X   F     nor3_1x        1  3.0    45    46     779    (-,-) 
  g443478/X                -       A->X   F     or2_2x        17 83.7   146   204     983    (-,-) 
  g443411/X                -       A->X   R     inv_2x        15 74.8   186   160    1143    (-,-) 
  data_q_reg[3][19][0]/SEN -       -      R     sdffrq_1x     15    -     -     0    1143    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][19][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 16: MET (1582 ps) Setup Check with Pin data_q_reg[3][9][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][9][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1142                  
             Slack:=    1582                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][8][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][8][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][8][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445541/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445289/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444964/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444891/X               -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444837/X               -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444700/X               -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444622/X               -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g444520/X               -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g444468/X               -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g444450/X               -       A->X   F     nor3_1x        1  3.0    42    46     779    (-,-) 
  g444366/X               -       A->X   F     or2_2x        17 83.7   146   203     982    (-,-) 
  g444317/X               -       A->X   R     inv_2x        15 74.8   186   160    1142    (-,-) 
  data_q_reg[3][9][3]/SEN -       -      R     sdffrq_1x     15    -     -     0    1142    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][9][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 17: MET (1582 ps) Setup Check with Pin data_q_reg[3][9][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][9][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1142                  
             Slack:=    1582                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][8][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][8][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][8][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445541/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445289/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444964/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444891/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444837/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444700/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444622/X                -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g444520/X                -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g444468/X                -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g444450/X                -       A->X   F     nor3_1x        1  3.0    42    46     779    (-,-) 
  g444366/X                -       A->X   F     or2_2x        17 83.7   146   203     982    (-,-) 
  g444317/X                -       A->X   R     inv_2x        15 74.8   186   160    1142    (-,-) 
  data_q_reg[3][9][11]/SEN -       -      R     sdffrq_1x     15    -     -     0    1142    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][9][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 18: MET (1582 ps) Setup Check with Pin data_q_reg[3][9][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][9][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1142                  
             Slack:=    1582                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][8][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][8][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][8][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445541/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445289/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444964/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444891/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444837/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444700/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444622/X                -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g444520/X                -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g444468/X                -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g444450/X                -       A->X   F     nor3_1x        1  3.0    42    46     779    (-,-) 
  g444366/X                -       A->X   F     or2_2x        17 83.7   146   203     982    (-,-) 
  g444317/X                -       A->X   R     inv_2x        15 74.8   186   160    1142    (-,-) 
  data_q_reg[3][9][10]/SEN -       -      R     sdffrq_1x     15    -     -     0    1142    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][9][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 19: MET (1582 ps) Setup Check with Pin data_q_reg[3][9][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][9][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1142                  
             Slack:=    1582                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][8][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][8][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][8][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445541/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445289/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444964/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444891/X               -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444837/X               -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444700/X               -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444622/X               -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g444520/X               -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g444468/X               -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g444450/X               -       A->X   F     nor3_1x        1  3.0    42    46     779    (-,-) 
  g444366/X               -       A->X   F     or2_2x        17 83.7   146   203     982    (-,-) 
  g444317/X               -       A->X   R     inv_2x        15 74.8   186   160    1142    (-,-) 
  data_q_reg[3][9][2]/SEN -       -      R     sdffrq_1x     15    -     -     0    1142    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][9][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 20: MET (1582 ps) Setup Check with Pin data_q_reg[3][9][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][9][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1142                  
             Slack:=    1582                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][8][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][8][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][8][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445541/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445289/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444964/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444891/X               -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444837/X               -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444700/X               -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444622/X               -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g444520/X               -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g444468/X               -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g444450/X               -       A->X   F     nor3_1x        1  3.0    42    46     779    (-,-) 
  g444366/X               -       A->X   F     or2_2x        17 83.7   146   203     982    (-,-) 
  g444317/X               -       A->X   R     inv_2x        15 74.8   186   160    1142    (-,-) 
  data_q_reg[3][9][6]/SEN -       -      R     sdffrq_1x     15    -     -     0    1142    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][9][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 21: MET (1582 ps) Setup Check with Pin data_q_reg[3][9][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][9][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1142                  
             Slack:=    1582                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][8][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][8][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][8][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445541/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445289/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444964/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444891/X               -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444837/X               -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444700/X               -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444622/X               -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g444520/X               -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g444468/X               -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g444450/X               -       A->X   F     nor3_1x        1  3.0    42    46     779    (-,-) 
  g444366/X               -       A->X   F     or2_2x        17 83.7   146   203     982    (-,-) 
  g444317/X               -       A->X   R     inv_2x        15 74.8   186   160    1142    (-,-) 
  data_q_reg[3][9][9]/SEN -       -      R     sdffrq_1x     15    -     -     0    1142    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][9][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 22: MET (1582 ps) Setup Check with Pin data_q_reg[3][9][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][9][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1142                  
             Slack:=    1582                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][8][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][8][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][8][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445541/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445289/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444964/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444891/X               -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444837/X               -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444700/X               -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444622/X               -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g444520/X               -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g444468/X               -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g444450/X               -       A->X   F     nor3_1x        1  3.0    42    46     779    (-,-) 
  g444366/X               -       A->X   F     or2_2x        17 83.7   146   203     982    (-,-) 
  g444317/X               -       A->X   R     inv_2x        15 74.8   186   160    1142    (-,-) 
  data_q_reg[3][9][8]/SEN -       -      R     sdffrq_1x     15    -     -     0    1142    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][9][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 23: MET (1582 ps) Setup Check with Pin data_q_reg[3][9][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][9][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1142                  
             Slack:=    1582                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][8][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][8][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][8][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445541/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445289/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444964/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444891/X               -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444837/X               -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444700/X               -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444622/X               -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g444520/X               -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g444468/X               -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g444450/X               -       A->X   F     nor3_1x        1  3.0    42    46     779    (-,-) 
  g444366/X               -       A->X   F     or2_2x        17 83.7   146   203     982    (-,-) 
  g444317/X               -       A->X   R     inv_2x        15 74.8   186   160    1142    (-,-) 
  data_q_reg[3][9][1]/SEN -       -      R     sdffrq_1x     15    -     -     0    1142    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][9][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 24: MET (1582 ps) Setup Check with Pin data_q_reg[3][9][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][9][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1142                  
             Slack:=    1582                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][8][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][8][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][8][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445541/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445289/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444964/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444891/X               -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444837/X               -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444700/X               -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444622/X               -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g444520/X               -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g444468/X               -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g444450/X               -       A->X   F     nor3_1x        1  3.0    42    46     779    (-,-) 
  g444366/X               -       A->X   F     or2_2x        17 83.7   146   203     982    (-,-) 
  g444317/X               -       A->X   R     inv_2x        15 74.8   186   160    1142    (-,-) 
  data_q_reg[3][9][4]/SEN -       -      R     sdffrq_1x     15    -     -     0    1142    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][9][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 25: MET (1582 ps) Setup Check with Pin data_q_reg[3][9][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][9][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1142                  
             Slack:=    1582                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][8][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][8][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][8][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445541/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445289/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444964/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444891/X               -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444837/X               -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444700/X               -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444622/X               -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g444520/X               -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g444468/X               -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g444450/X               -       A->X   F     nor3_1x        1  3.0    42    46     779    (-,-) 
  g444366/X               -       A->X   F     or2_2x        17 83.7   146   203     982    (-,-) 
  g444317/X               -       A->X   R     inv_2x        15 74.8   186   160    1142    (-,-) 
  data_q_reg[3][9][5]/SEN -       -      R     sdffrq_1x     15    -     -     0    1142    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][9][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 26: MET (1582 ps) Setup Check with Pin data_q_reg[3][9][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][9][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1142                  
             Slack:=    1582                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][8][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][8][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][8][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445541/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445289/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444964/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444891/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444837/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444700/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444622/X                -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g444520/X                -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g444468/X                -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g444450/X                -       A->X   F     nor3_1x        1  3.0    42    46     779    (-,-) 
  g444366/X                -       A->X   F     or2_2x        17 83.7   146   203     982    (-,-) 
  g444317/X                -       A->X   R     inv_2x        15 74.8   186   160    1142    (-,-) 
  data_q_reg[3][9][14]/SEN -       -      R     sdffrq_1x     15    -     -     0    1142    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][9][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 27: MET (1582 ps) Setup Check with Pin data_q_reg[3][9][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][9][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1142                  
             Slack:=    1582                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][8][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][8][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][8][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445541/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445289/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444964/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444891/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444837/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444700/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444622/X                -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g444520/X                -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g444468/X                -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g444450/X                -       A->X   F     nor3_1x        1  3.0    42    46     779    (-,-) 
  g444366/X                -       A->X   F     or2_2x        17 83.7   146   203     982    (-,-) 
  g444317/X                -       A->X   R     inv_2x        15 74.8   186   160    1142    (-,-) 
  data_q_reg[3][9][13]/SEN -       -      R     sdffrq_1x     15    -     -     0    1142    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][9][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 28: MET (1582 ps) Setup Check with Pin data_q_reg[3][9][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][9][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1142                  
             Slack:=    1582                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][8][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][8][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][8][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445541/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445289/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444964/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444891/X               -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444837/X               -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444700/X               -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444622/X               -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g444520/X               -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g444468/X               -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g444450/X               -       A->X   F     nor3_1x        1  3.0    42    46     779    (-,-) 
  g444366/X               -       A->X   F     or2_2x        17 83.7   146   203     982    (-,-) 
  g444317/X               -       A->X   R     inv_2x        15 74.8   186   160    1142    (-,-) 
  data_q_reg[3][9][0]/SEN -       -      R     sdffrq_1x     15    -     -     0    1142    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][9][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 29: MET (1582 ps) Setup Check with Pin data_q_reg[3][9][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][9][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1142                  
             Slack:=    1582                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][8][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][8][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][8][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445541/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445289/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444964/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444891/X               -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444837/X               -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444700/X               -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444622/X               -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g444520/X               -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g444468/X               -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g444450/X               -       A->X   F     nor3_1x        1  3.0    42    46     779    (-,-) 
  g444366/X               -       A->X   F     or2_2x        17 83.7   146   203     982    (-,-) 
  g444317/X               -       A->X   R     inv_2x        15 74.8   186   160    1142    (-,-) 
  data_q_reg[3][9][7]/SEN -       -      R     sdffrq_1x     15    -     -     0    1142    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][9][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 30: MET (1582 ps) Setup Check with Pin data_q_reg[3][9][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][9][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1142                  
             Slack:=    1582                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][8][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][8][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][8][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445541/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445289/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444964/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444891/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444837/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444700/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444622/X                -       C->X   R     aoi21_1x       1  3.6    63    58     628    (-,-) 
  g444520/X                -       B0->X  F     oai22_1x       1  3.7    43    55     683    (-,-) 
  g444468/X                -       A->X   R     aoi21_1x       1  3.4    60    50     733    (-,-) 
  g444450/X                -       A->X   F     nor3_1x        1  3.0    42    46     779    (-,-) 
  g444366/X                -       A->X   F     or2_2x        17 83.7   146   203     982    (-,-) 
  g444317/X                -       A->X   R     inv_2x        15 74.8   186   160    1142    (-,-) 
  data_q_reg[3][9][12]/SEN -       -      R     sdffrq_1x     15    -     -     0    1142    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][9][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 31: MET (1590 ps) Setup Check with Pin data_q_reg[3][28][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][28][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][28][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=    1590                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][28][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][28][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][28][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445176/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444973/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444844/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444681/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444619/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444552/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444516/X                -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444467/X                -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444318/X                -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444238/X                -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g444117/X                -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g444051/X                -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_q_reg[3][28][2]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][28][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 32: MET (1590 ps) Setup Check with Pin data_q_reg[3][28][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][28][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][28][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=    1590                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][28][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][28][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][28][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445176/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444973/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444844/X                 -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444681/X                 -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444619/X                 -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444552/X                 -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444516/X                 -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444467/X                 -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444318/X                 -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444238/X                 -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g444117/X                 -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g444051/X                 -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_q_reg[3][28][10]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][28][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 33: MET (1590 ps) Setup Check with Pin data_q_reg[3][28][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][28][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][28][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=    1590                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][28][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][28][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][28][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445176/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444973/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444844/X                 -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444681/X                 -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444619/X                 -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444552/X                 -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444516/X                 -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444467/X                 -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444318/X                 -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444238/X                 -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g444117/X                 -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g444051/X                 -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_q_reg[3][28][11]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][28][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 34: MET (1590 ps) Setup Check with Pin data_q_reg[3][28][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][28][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][28][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=    1590                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][28][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][28][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][28][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445176/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444973/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444844/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444681/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444619/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444552/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444516/X                -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444467/X                -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444318/X                -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444238/X                -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g444117/X                -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g444051/X                -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_q_reg[3][28][3]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][28][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 35: MET (1590 ps) Setup Check with Pin data_q_reg[3][28][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][28][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][28][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=    1590                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][28][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][28][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][28][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445176/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444973/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444844/X                 -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444681/X                 -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444619/X                 -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444552/X                 -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444516/X                 -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444467/X                 -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444318/X                 -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444238/X                 -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g444117/X                 -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g444051/X                 -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_q_reg[3][28][13]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][28][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 36: MET (1590 ps) Setup Check with Pin data_q_reg[3][28][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][28][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][28][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=    1590                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][28][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][28][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][28][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445176/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444973/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444844/X                 -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444681/X                 -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444619/X                 -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444552/X                 -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444516/X                 -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444467/X                 -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444318/X                 -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444238/X                 -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g444117/X                 -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g444051/X                 -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_q_reg[3][28][14]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][28][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 37: MET (1590 ps) Setup Check with Pin data_q_reg[3][28][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][28][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][28][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=    1590                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][28][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][28][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][28][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445176/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444973/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444844/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444681/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444619/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444552/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444516/X                -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444467/X                -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444318/X                -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444238/X                -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g444117/X                -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g444051/X                -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_q_reg[3][28][0]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][28][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 38: MET (1590 ps) Setup Check with Pin data_q_reg[3][28][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][28][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][28][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=    1590                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][28][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][28][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][28][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445176/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444973/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444844/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444681/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444619/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444552/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444516/X                -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444467/X                -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444318/X                -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444238/X                -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g444117/X                -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g444051/X                -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_q_reg[3][28][7]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][28][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 39: MET (1590 ps) Setup Check with Pin data_q_reg[3][28][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][28][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][28][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=    1590                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][28][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][28][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][28][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445176/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444973/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444844/X                 -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444681/X                 -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444619/X                 -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444552/X                 -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444516/X                 -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444467/X                 -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444318/X                 -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444238/X                 -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g444117/X                 -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g444051/X                 -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_q_reg[3][28][12]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][28][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 40: MET (1590 ps) Setup Check with Pin data_q_reg[3][28][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][28][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][28][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=    1590                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][28][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][28][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][28][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445176/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444973/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444844/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444681/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444619/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444552/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444516/X                -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444467/X                -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444318/X                -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444238/X                -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g444117/X                -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g444051/X                -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_q_reg[3][28][1]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][28][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 41: MET (1590 ps) Setup Check with Pin data_q_reg[3][28][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][28][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][28][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=    1590                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][28][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][28][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][28][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445176/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444973/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444844/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444681/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444619/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444552/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444516/X                -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444467/X                -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444318/X                -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444238/X                -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g444117/X                -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g444051/X                -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_q_reg[3][28][8]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][28][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 42: MET (1590 ps) Setup Check with Pin data_q_reg[3][28][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][28][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][28][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=    1590                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][28][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][28][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][28][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445176/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444973/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444844/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444681/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444619/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444552/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444516/X                -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444467/X                -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444318/X                -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444238/X                -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g444117/X                -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g444051/X                -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_q_reg[3][28][4]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][28][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 43: MET (1590 ps) Setup Check with Pin data_q_reg[3][28][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][28][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][28][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=    1590                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][28][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][28][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][28][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445176/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444973/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444844/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444681/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444619/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444552/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444516/X                -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444467/X                -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444318/X                -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444238/X                -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g444117/X                -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g444051/X                -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_q_reg[3][28][6]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][28][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 44: MET (1590 ps) Setup Check with Pin data_q_reg[3][28][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][28][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][28][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=    1590                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][28][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][28][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][28][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445176/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444973/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444844/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444681/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444619/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444552/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444516/X                -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444467/X                -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444318/X                -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444238/X                -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g444117/X                -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g444051/X                -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_q_reg[3][28][9]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][28][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 45: MET (1590 ps) Setup Check with Pin data_q_reg[3][28][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][28][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][28][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=    1590                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][28][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][28][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][28][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445176/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444973/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444844/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444681/X                -       C->X   R     oa21_1x        1  3.7    28    74     479    (-,-) 
  g444619/X                -       C->X   R     oa21_1x        1  3.5    28    62     542    (-,-) 
  g444552/X                -       C->X   F     aoi21_1x       1  3.6    36    28     570    (-,-) 
  g444516/X                -       C->X   R     aoi21_1x       1  3.7    64    59     629    (-,-) 
  g444467/X                -       A1->X  F     oai22_1x       1  3.7    41    47     675    (-,-) 
  g444318/X                -       A->X   R     aoi21_1x       1  3.4    60    49     724    (-,-) 
  g444238/X                -       A->X   F     nor3_1x        1  3.0    42    46     771    (-,-) 
  g444117/X                -       A->X   F     or2_2x        17 83.7   146   203     974    (-,-) 
  g444051/X                -       A->X   R     inv_2x        15 74.8   186   160    1133    (-,-) 
  data_q_reg[3][28][5]/SEN -       -      R     sdffrq_1x     15    -     -     0    1133    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][28][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 46: MET (1648 ps) Setup Check with Pin data_q_reg[2][19][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][19][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=    1648                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][17][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][17][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][17][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g446216/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g446046/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g445916/X                -       A1->X  R     aoi22_1x       1  3.7    70    52     396    (-,-) 
  g445881/X                -       C->X   R     oa21_1x        1  3.7    28    75     471    (-,-) 
  g445864/X                -       C->X   R     oa21_1x        1  3.5    28    62     533    (-,-) 
  g445850/X                -       C->X   F     aoi21_1x       1  3.6    36    28     561    (-,-) 
  g445841/X                -       C->X   R     aoi21_1x       1  3.7    64    59     620    (-,-) 
  g445651/X                -       A1->X  F     oai22_1x       1  3.5    41    46     666    (-,-) 
  g445522/X                -       C->X   R     oai21_1x       1  3.3    55    35     701    (-,-) 
  g445284/X                -       A->X   F     nand2_1x       1  3.6    34    37     737    (-,-) 
  g455994/X                -       A->X   F     ao21_2x       18 88.5   148   187     924    (-,-) 
  g444957/X                -       A->X   R     inv_2x        14 69.8   176   153    1077    (-,-) 
  data_q_reg[2][19][6]/SEN -       -      R     sdffrq_1x     14    -     -     0    1077    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][19][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 47: MET (1648 ps) Setup Check with Pin data_q_reg[2][19][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][19][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=    1648                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][17][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][17][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][17][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g446216/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g446046/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g445916/X                 -       A1->X  R     aoi22_1x       1  3.7    70    52     396    (-,-) 
  g445881/X                 -       C->X   R     oa21_1x        1  3.7    28    75     471    (-,-) 
  g445864/X                 -       C->X   R     oa21_1x        1  3.5    28    62     533    (-,-) 
  g445850/X                 -       C->X   F     aoi21_1x       1  3.6    36    28     561    (-,-) 
  g445841/X                 -       C->X   R     aoi21_1x       1  3.7    64    59     620    (-,-) 
  g445651/X                 -       A1->X  F     oai22_1x       1  3.5    41    46     666    (-,-) 
  g445522/X                 -       C->X   R     oai21_1x       1  3.3    55    35     701    (-,-) 
  g445284/X                 -       A->X   F     nand2_1x       1  3.6    34    37     737    (-,-) 
  g455994/X                 -       A->X   F     ao21_2x       18 88.5   148   187     924    (-,-) 
  g444957/X                 -       A->X   R     inv_2x        14 69.8   176   153    1077    (-,-) 
  data_q_reg[2][19][10]/SEN -       -      R     sdffrq_1x     14    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][19][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 48: MET (1648 ps) Setup Check with Pin data_q_reg[2][19][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][19][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=    1648                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][17][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][17][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][17][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g446216/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g446046/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g445916/X                 -       A1->X  R     aoi22_1x       1  3.7    70    52     396    (-,-) 
  g445881/X                 -       C->X   R     oa21_1x        1  3.7    28    75     471    (-,-) 
  g445864/X                 -       C->X   R     oa21_1x        1  3.5    28    62     533    (-,-) 
  g445850/X                 -       C->X   F     aoi21_1x       1  3.6    36    28     561    (-,-) 
  g445841/X                 -       C->X   R     aoi21_1x       1  3.7    64    59     620    (-,-) 
  g445651/X                 -       A1->X  F     oai22_1x       1  3.5    41    46     666    (-,-) 
  g445522/X                 -       C->X   R     oai21_1x       1  3.3    55    35     701    (-,-) 
  g445284/X                 -       A->X   F     nand2_1x       1  3.6    34    37     737    (-,-) 
  g455994/X                 -       A->X   F     ao21_2x       18 88.5   148   187     924    (-,-) 
  g444957/X                 -       A->X   R     inv_2x        14 69.8   176   153    1077    (-,-) 
  data_q_reg[2][19][13]/SEN -       -      R     sdffrq_1x     14    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][19][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 49: MET (1648 ps) Setup Check with Pin data_q_reg[2][19][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][19][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=    1648                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][17][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][17][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][17][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g446216/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g446046/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g445916/X                 -       A1->X  R     aoi22_1x       1  3.7    70    52     396    (-,-) 
  g445881/X                 -       C->X   R     oa21_1x        1  3.7    28    75     471    (-,-) 
  g445864/X                 -       C->X   R     oa21_1x        1  3.5    28    62     533    (-,-) 
  g445850/X                 -       C->X   F     aoi21_1x       1  3.6    36    28     561    (-,-) 
  g445841/X                 -       C->X   R     aoi21_1x       1  3.7    64    59     620    (-,-) 
  g445651/X                 -       A1->X  F     oai22_1x       1  3.5    41    46     666    (-,-) 
  g445522/X                 -       C->X   R     oai21_1x       1  3.3    55    35     701    (-,-) 
  g445284/X                 -       A->X   F     nand2_1x       1  3.6    34    37     737    (-,-) 
  g455994/X                 -       A->X   F     ao21_2x       18 88.5   148   187     924    (-,-) 
  g444957/X                 -       A->X   R     inv_2x        14 69.8   176   153    1077    (-,-) 
  data_q_reg[2][19][11]/SEN -       -      R     sdffrq_1x     14    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][19][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 50: MET (1648 ps) Setup Check with Pin data_q_reg[2][19][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][19][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=    1648                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][17][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][17][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][17][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g446216/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g446046/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g445916/X                 -       A1->X  R     aoi22_1x       1  3.7    70    52     396    (-,-) 
  g445881/X                 -       C->X   R     oa21_1x        1  3.7    28    75     471    (-,-) 
  g445864/X                 -       C->X   R     oa21_1x        1  3.5    28    62     533    (-,-) 
  g445850/X                 -       C->X   F     aoi21_1x       1  3.6    36    28     561    (-,-) 
  g445841/X                 -       C->X   R     aoi21_1x       1  3.7    64    59     620    (-,-) 
  g445651/X                 -       A1->X  F     oai22_1x       1  3.5    41    46     666    (-,-) 
  g445522/X                 -       C->X   R     oai21_1x       1  3.3    55    35     701    (-,-) 
  g445284/X                 -       A->X   F     nand2_1x       1  3.6    34    37     737    (-,-) 
  g455994/X                 -       A->X   F     ao21_2x       18 88.5   148   187     924    (-,-) 
  g444957/X                 -       A->X   R     inv_2x        14 69.8   176   153    1077    (-,-) 
  data_q_reg[2][19][12]/SEN -       -      R     sdffrq_1x     14    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][19][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 51: MET (1648 ps) Setup Check with Pin data_q_reg[2][19][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][19][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=    1648                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][17][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][17][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][17][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g446216/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g446046/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g445916/X                -       A1->X  R     aoi22_1x       1  3.7    70    52     396    (-,-) 
  g445881/X                -       C->X   R     oa21_1x        1  3.7    28    75     471    (-,-) 
  g445864/X                -       C->X   R     oa21_1x        1  3.5    28    62     533    (-,-) 
  g445850/X                -       C->X   F     aoi21_1x       1  3.6    36    28     561    (-,-) 
  g445841/X                -       C->X   R     aoi21_1x       1  3.7    64    59     620    (-,-) 
  g445651/X                -       A1->X  F     oai22_1x       1  3.5    41    46     666    (-,-) 
  g445522/X                -       C->X   R     oai21_1x       1  3.3    55    35     701    (-,-) 
  g445284/X                -       A->X   F     nand2_1x       1  3.6    34    37     737    (-,-) 
  g455994/X                -       A->X   F     ao21_2x       18 88.5   148   187     924    (-,-) 
  g444957/X                -       A->X   R     inv_2x        14 69.8   176   153    1077    (-,-) 
  data_q_reg[2][19][0]/SEN -       -      R     sdffrq_1x     14    -     -     0    1077    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][19][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 52: MET (1648 ps) Setup Check with Pin data_q_reg[2][19][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][19][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=    1648                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][17][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][17][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][17][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g446216/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g446046/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g445916/X                -       A1->X  R     aoi22_1x       1  3.7    70    52     396    (-,-) 
  g445881/X                -       C->X   R     oa21_1x        1  3.7    28    75     471    (-,-) 
  g445864/X                -       C->X   R     oa21_1x        1  3.5    28    62     533    (-,-) 
  g445850/X                -       C->X   F     aoi21_1x       1  3.6    36    28     561    (-,-) 
  g445841/X                -       C->X   R     aoi21_1x       1  3.7    64    59     620    (-,-) 
  g445651/X                -       A1->X  F     oai22_1x       1  3.5    41    46     666    (-,-) 
  g445522/X                -       C->X   R     oai21_1x       1  3.3    55    35     701    (-,-) 
  g445284/X                -       A->X   F     nand2_1x       1  3.6    34    37     737    (-,-) 
  g455994/X                -       A->X   F     ao21_2x       18 88.5   148   187     924    (-,-) 
  g444957/X                -       A->X   R     inv_2x        14 69.8   176   153    1077    (-,-) 
  data_q_reg[2][19][5]/SEN -       -      R     sdffrq_1x     14    -     -     0    1077    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][19][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 53: MET (1648 ps) Setup Check with Pin data_q_reg[2][17][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][17][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=    1648                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][17][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][17][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][17][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g446216/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g446046/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g445916/X                 -       A1->X  R     aoi22_1x       1  3.7    70    52     396    (-,-) 
  g445881/X                 -       C->X   R     oa21_1x        1  3.7    28    75     471    (-,-) 
  g445864/X                 -       C->X   R     oa21_1x        1  3.5    28    62     533    (-,-) 
  g445850/X                 -       C->X   F     aoi21_1x       1  3.6    36    28     561    (-,-) 
  g445841/X                 -       C->X   R     aoi21_1x       1  3.7    64    59     620    (-,-) 
  g445651/X                 -       A1->X  F     oai22_1x       1  3.5    41    46     666    (-,-) 
  g445522/X                 -       C->X   R     oai21_1x       1  3.3    55    35     701    (-,-) 
  g445284/X                 -       A->X   F     nand2_1x       1  3.6    34    37     737    (-,-) 
  g455994/X                 -       A->X   F     ao21_2x       18 88.5   148   187     924    (-,-) 
  g444957/X                 -       A->X   R     inv_2x        14 69.8   176   153    1077    (-,-) 
  data_q_reg[2][17][15]/SEN -       -      R     sdffrq_1x     14    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][17][15]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 54: MET (1648 ps) Setup Check with Pin data_q_reg[2][19][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][19][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=    1648                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][17][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][17][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][17][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g446216/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g446046/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g445916/X                -       A1->X  R     aoi22_1x       1  3.7    70    52     396    (-,-) 
  g445881/X                -       C->X   R     oa21_1x        1  3.7    28    75     471    (-,-) 
  g445864/X                -       C->X   R     oa21_1x        1  3.5    28    62     533    (-,-) 
  g445850/X                -       C->X   F     aoi21_1x       1  3.6    36    28     561    (-,-) 
  g445841/X                -       C->X   R     aoi21_1x       1  3.7    64    59     620    (-,-) 
  g445651/X                -       A1->X  F     oai22_1x       1  3.5    41    46     666    (-,-) 
  g445522/X                -       C->X   R     oai21_1x       1  3.3    55    35     701    (-,-) 
  g445284/X                -       A->X   F     nand2_1x       1  3.6    34    37     737    (-,-) 
  g455994/X                -       A->X   F     ao21_2x       18 88.5   148   187     924    (-,-) 
  g444957/X                -       A->X   R     inv_2x        14 69.8   176   153    1077    (-,-) 
  data_q_reg[2][19][7]/SEN -       -      R     sdffrq_1x     14    -     -     0    1077    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][19][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 55: MET (1648 ps) Setup Check with Pin data_q_reg[2][19][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][19][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=    1648                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][17][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][17][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][17][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g446216/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g446046/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g445916/X                 -       A1->X  R     aoi22_1x       1  3.7    70    52     396    (-,-) 
  g445881/X                 -       C->X   R     oa21_1x        1  3.7    28    75     471    (-,-) 
  g445864/X                 -       C->X   R     oa21_1x        1  3.5    28    62     533    (-,-) 
  g445850/X                 -       C->X   F     aoi21_1x       1  3.6    36    28     561    (-,-) 
  g445841/X                 -       C->X   R     aoi21_1x       1  3.7    64    59     620    (-,-) 
  g445651/X                 -       A1->X  F     oai22_1x       1  3.5    41    46     666    (-,-) 
  g445522/X                 -       C->X   R     oai21_1x       1  3.3    55    35     701    (-,-) 
  g445284/X                 -       A->X   F     nand2_1x       1  3.6    34    37     737    (-,-) 
  g455994/X                 -       A->X   F     ao21_2x       18 88.5   148   187     924    (-,-) 
  g444957/X                 -       A->X   R     inv_2x        14 69.8   176   153    1077    (-,-) 
  data_q_reg[2][19][14]/SEN -       -      R     sdffrq_1x     14    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][19][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 56: MET (1648 ps) Setup Check with Pin data_q_reg[2][19][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][19][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=    1648                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][17][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][17][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][17][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g446216/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g446046/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g445916/X                -       A1->X  R     aoi22_1x       1  3.7    70    52     396    (-,-) 
  g445881/X                -       C->X   R     oa21_1x        1  3.7    28    75     471    (-,-) 
  g445864/X                -       C->X   R     oa21_1x        1  3.5    28    62     533    (-,-) 
  g445850/X                -       C->X   F     aoi21_1x       1  3.6    36    28     561    (-,-) 
  g445841/X                -       C->X   R     aoi21_1x       1  3.7    64    59     620    (-,-) 
  g445651/X                -       A1->X  F     oai22_1x       1  3.5    41    46     666    (-,-) 
  g445522/X                -       C->X   R     oai21_1x       1  3.3    55    35     701    (-,-) 
  g445284/X                -       A->X   F     nand2_1x       1  3.6    34    37     737    (-,-) 
  g455994/X                -       A->X   F     ao21_2x       18 88.5   148   187     924    (-,-) 
  g444957/X                -       A->X   R     inv_2x        14 69.8   176   153    1077    (-,-) 
  data_q_reg[2][19][2]/SEN -       -      R     sdffrq_1x     14    -     -     0    1077    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 57: MET (1648 ps) Setup Check with Pin data_q_reg[2][19][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][19][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=    1648                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][17][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][17][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][17][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g446216/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g446046/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g445916/X                -       A1->X  R     aoi22_1x       1  3.7    70    52     396    (-,-) 
  g445881/X                -       C->X   R     oa21_1x        1  3.7    28    75     471    (-,-) 
  g445864/X                -       C->X   R     oa21_1x        1  3.5    28    62     533    (-,-) 
  g445850/X                -       C->X   F     aoi21_1x       1  3.6    36    28     561    (-,-) 
  g445841/X                -       C->X   R     aoi21_1x       1  3.7    64    59     620    (-,-) 
  g445651/X                -       A1->X  F     oai22_1x       1  3.5    41    46     666    (-,-) 
  g445522/X                -       C->X   R     oai21_1x       1  3.3    55    35     701    (-,-) 
  g445284/X                -       A->X   F     nand2_1x       1  3.6    34    37     737    (-,-) 
  g455994/X                -       A->X   F     ao21_2x       18 88.5   148   187     924    (-,-) 
  g444957/X                -       A->X   R     inv_2x        14 69.8   176   153    1077    (-,-) 
  data_q_reg[2][19][9]/SEN -       -      R     sdffrq_1x     14    -     -     0    1077    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][19][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 58: MET (1648 ps) Setup Check with Pin data_q_reg[2][19][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][19][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=    1648                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][17][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][17][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][17][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g446216/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g446046/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g445916/X                -       A1->X  R     aoi22_1x       1  3.7    70    52     396    (-,-) 
  g445881/X                -       C->X   R     oa21_1x        1  3.7    28    75     471    (-,-) 
  g445864/X                -       C->X   R     oa21_1x        1  3.5    28    62     533    (-,-) 
  g445850/X                -       C->X   F     aoi21_1x       1  3.6    36    28     561    (-,-) 
  g445841/X                -       C->X   R     aoi21_1x       1  3.7    64    59     620    (-,-) 
  g445651/X                -       A1->X  F     oai22_1x       1  3.5    41    46     666    (-,-) 
  g445522/X                -       C->X   R     oai21_1x       1  3.3    55    35     701    (-,-) 
  g445284/X                -       A->X   F     nand2_1x       1  3.6    34    37     737    (-,-) 
  g455994/X                -       A->X   F     ao21_2x       18 88.5   148   187     924    (-,-) 
  g444957/X                -       A->X   R     inv_2x        14 69.8   176   153    1077    (-,-) 
  data_q_reg[2][19][4]/SEN -       -      R     sdffrq_1x     14    -     -     0    1077    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][19][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 59: MET (1648 ps) Setup Check with Pin data_q_reg[2][19][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][19][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=    1648                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][17][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][17][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][17][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g446216/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g446046/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g445916/X                -       A1->X  R     aoi22_1x       1  3.7    70    52     396    (-,-) 
  g445881/X                -       C->X   R     oa21_1x        1  3.7    28    75     471    (-,-) 
  g445864/X                -       C->X   R     oa21_1x        1  3.5    28    62     533    (-,-) 
  g445850/X                -       C->X   F     aoi21_1x       1  3.6    36    28     561    (-,-) 
  g445841/X                -       C->X   R     aoi21_1x       1  3.7    64    59     620    (-,-) 
  g445651/X                -       A1->X  F     oai22_1x       1  3.5    41    46     666    (-,-) 
  g445522/X                -       C->X   R     oai21_1x       1  3.3    55    35     701    (-,-) 
  g445284/X                -       A->X   F     nand2_1x       1  3.6    34    37     737    (-,-) 
  g455994/X                -       A->X   F     ao21_2x       18 88.5   148   187     924    (-,-) 
  g444957/X                -       A->X   R     inv_2x        14 69.8   176   153    1077    (-,-) 
  data_q_reg[2][19][8]/SEN -       -      R     sdffrq_1x     14    -     -     0    1077    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][19][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 60: MET (1668 ps) Setup Check with Pin data_q_reg[4][3][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[4][3][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     266                  
       Uncertainty:-       0                  
     Required Time:=    2734                  
      Launch Clock:-       0                  
         Data Path:-    1066                  
             Slack:=    1668                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][3][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][3][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][3][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.8    85   198     198    (-,-) 
  g443733/X               -       A->X   F     nor2_1x        2   6.3    54    67     265    (-,-) 
  g443593/X               -       A->X   F     or2_1x         1   3.6    30    81     346    (-,-) 
  g443329/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     408    (-,-) 
  g443239/X               -       C->X   R     oa21_1x        1   3.7    28    74     482    (-,-) 
  g443131/X               -       C->X   R     oa21_1x        1   3.5    28    62     544    (-,-) 
  g443088/X               -       C->X   F     aoi21_1x       1   3.6    36    28     572    (-,-) 
  g443034/X               -       C->X   R     aoi21_1x       1   3.6    63    58     631    (-,-) 
  g442991/X               -       B0->X  F     oai22_1x       1   3.7    43    55     686    (-,-) 
  g442864/X               -       A->X   F     ao21_1x        1   3.5    28    70     756    (-,-) 
  g455966/X               -       A->X   F     ao21_4x       28 134.7   135   203     959    (-,-) 
  g442770/X               -       A->X   R     inv_1x         4  20.3   115   106    1066    (-,-) 
  data_q_reg[4][3][4]/SEN -       -      R     sdffrq_1x      4     -     -     0    1066    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][3][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 61: MET (1668 ps) Setup Check with Pin data_q_reg[4][3][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[4][3][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     266                  
       Uncertainty:-       0                  
     Required Time:=    2734                  
      Launch Clock:-       0                  
         Data Path:-    1066                  
             Slack:=    1668                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][3][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[3][3][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][3][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.8    85   198     198    (-,-) 
  g443733/X                -       A->X   F     nor2_1x        2   6.3    54    67     265    (-,-) 
  g443593/X                -       A->X   F     or2_1x         1   3.6    30    81     346    (-,-) 
  g443329/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     408    (-,-) 
  g443239/X                -       C->X   R     oa21_1x        1   3.7    28    74     482    (-,-) 
  g443131/X                -       C->X   R     oa21_1x        1   3.5    28    62     544    (-,-) 
  g443088/X                -       C->X   F     aoi21_1x       1   3.6    36    28     572    (-,-) 
  g443034/X                -       C->X   R     aoi21_1x       1   3.6    63    58     631    (-,-) 
  g442991/X                -       B0->X  F     oai22_1x       1   3.7    43    55     686    (-,-) 
  g442864/X                -       A->X   F     ao21_1x        1   3.5    28    70     756    (-,-) 
  g455966/X                -       A->X   F     ao21_4x       28 134.7   135   203     959    (-,-) 
  g442770/X                -       A->X   R     inv_1x         4  20.3   115   106    1066    (-,-) 
  data_q_reg[4][3][15]/SEN -       -      R     sdffrq_1x      4     -     -     0    1066    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][3][15]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 62: MET (1668 ps) Setup Check with Pin data_q_reg[4][3][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[4][3][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     266                  
       Uncertainty:-       0                  
     Required Time:=    2734                  
      Launch Clock:-       0                  
         Data Path:-    1066                  
             Slack:=    1668                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][3][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][3][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][3][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.8    85   198     198    (-,-) 
  g443733/X               -       A->X   F     nor2_1x        2   6.3    54    67     265    (-,-) 
  g443593/X               -       A->X   F     or2_1x         1   3.6    30    81     346    (-,-) 
  g443329/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     408    (-,-) 
  g443239/X               -       C->X   R     oa21_1x        1   3.7    28    74     482    (-,-) 
  g443131/X               -       C->X   R     oa21_1x        1   3.5    28    62     544    (-,-) 
  g443088/X               -       C->X   F     aoi21_1x       1   3.6    36    28     572    (-,-) 
  g443034/X               -       C->X   R     aoi21_1x       1   3.6    63    58     631    (-,-) 
  g442991/X               -       B0->X  F     oai22_1x       1   3.7    43    55     686    (-,-) 
  g442864/X               -       A->X   F     ao21_1x        1   3.5    28    70     756    (-,-) 
  g455966/X               -       A->X   F     ao21_4x       28 134.7   135   203     959    (-,-) 
  g442770/X               -       A->X   R     inv_1x         4  20.3   115   106    1066    (-,-) 
  data_q_reg[4][3][7]/SEN -       -      R     sdffrq_1x      4     -     -     0    1066    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][3][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 63: MET (1668 ps) Setup Check with Pin data_q_reg[4][3][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[4][3][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     266                  
       Uncertainty:-       0                  
     Required Time:=    2734                  
      Launch Clock:-       0                  
         Data Path:-    1066                  
             Slack:=    1668                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][3][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][3][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][3][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.8    85   198     198    (-,-) 
  g443733/X               -       A->X   F     nor2_1x        2   6.3    54    67     265    (-,-) 
  g443593/X               -       A->X   F     or2_1x         1   3.6    30    81     346    (-,-) 
  g443329/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     408    (-,-) 
  g443239/X               -       C->X   R     oa21_1x        1   3.7    28    74     482    (-,-) 
  g443131/X               -       C->X   R     oa21_1x        1   3.5    28    62     544    (-,-) 
  g443088/X               -       C->X   F     aoi21_1x       1   3.6    36    28     572    (-,-) 
  g443034/X               -       C->X   R     aoi21_1x       1   3.6    63    58     631    (-,-) 
  g442991/X               -       B0->X  F     oai22_1x       1   3.7    43    55     686    (-,-) 
  g442864/X               -       A->X   F     ao21_1x        1   3.5    28    70     756    (-,-) 
  g455966/X               -       A->X   F     ao21_4x       28 134.7   135   203     959    (-,-) 
  g442770/X               -       A->X   R     inv_1x         4  20.3   115   106    1066    (-,-) 
  data_q_reg[4][3][2]/SEN -       -      R     sdffrq_1x      4     -     -     0    1066    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][3][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 64: MET (1729 ps) Setup Check with Pin data_q_reg[3][12][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][12][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][12][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][12][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][12][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][12][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444650/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444566/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444501/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444321/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444053/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443952/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443862/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443813/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][12][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][12][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 65: MET (1729 ps) Setup Check with Pin data_q_reg[3][12][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][12][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][12][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][12][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][12][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][12][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444650/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444566/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444501/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444321/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444053/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443952/X                 -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443862/X                 -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443813/X                 -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][12][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][12][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 66: MET (1729 ps) Setup Check with Pin data_q_reg[3][12][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][12][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][12][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][12][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][12][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][12][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444650/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444566/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444501/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444321/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444053/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443952/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443862/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443813/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][12][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][12][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 67: MET (1729 ps) Setup Check with Pin data_q_reg[3][12][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][12][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][12][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][12][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][12][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][12][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444650/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444566/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444501/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444321/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444053/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443952/X                 -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443862/X                 -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443813/X                 -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][12][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][12][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 68: MET (1729 ps) Setup Check with Pin data_q_reg[3][12][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][12][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][12][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][12][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][12][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][12][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444650/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444566/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444501/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444321/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444053/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443952/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443862/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443813/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][12][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][12][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 69: MET (1729 ps) Setup Check with Pin data_q_reg[3][12][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][12][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][12][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][12][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][12][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][12][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444650/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444566/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444501/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444321/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444053/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443952/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443862/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443813/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][12][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][12][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 70: MET (1729 ps) Setup Check with Pin data_q_reg[3][12][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][12][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][12][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][12][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][12][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][12][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444650/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444566/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444501/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444321/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444053/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443952/X                 -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443862/X                 -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443813/X                 -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][12][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][12][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 71: MET (1729 ps) Setup Check with Pin data_q_reg[3][12][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][12][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][12][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][12][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][12][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][12][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444650/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444566/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444501/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444321/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444053/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443952/X                 -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443862/X                 -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443813/X                 -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][12][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][12][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 72: MET (1729 ps) Setup Check with Pin data_q_reg[3][12][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][12][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][12][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][12][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][12][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][12][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444650/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444566/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444501/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444321/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444053/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443952/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443862/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443813/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][12][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][12][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 73: MET (1729 ps) Setup Check with Pin data_q_reg[3][12][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][12][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][12][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][12][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][12][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][12][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444650/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444566/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444501/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444321/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444053/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443952/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443862/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443813/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][12][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][12][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 74: MET (1729 ps) Setup Check with Pin data_q_reg[3][12][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][12][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][12][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][12][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][12][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][12][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444650/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444566/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444501/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444321/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444053/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443952/X                 -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443862/X                 -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443813/X                 -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][12][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][12][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 75: MET (1729 ps) Setup Check with Pin data_q_reg[3][12][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][12][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][12][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][12][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][12][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][12][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444650/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444566/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444501/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444321/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444053/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443952/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443862/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443813/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][12][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][12][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 76: MET (1729 ps) Setup Check with Pin data_q_reg[3][12][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][12][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][12][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][12][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][12][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][12][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444650/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444566/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444501/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444321/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444053/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443952/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443862/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443813/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][12][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][12][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 77: MET (1729 ps) Setup Check with Pin data_q_reg[3][12][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][12][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][12][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][12][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][12][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][12][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444650/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444566/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444501/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444321/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444053/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443952/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443862/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443813/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][12][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][12][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 78: MET (1729 ps) Setup Check with Pin data_q_reg[3][12][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][12][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][12][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][12][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][12][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][12][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444650/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444566/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444501/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444479/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444321/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444053/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443952/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443862/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443813/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][12][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][12][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 79: MET (1729 ps) Setup Check with Pin data_q_reg[3][17][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][17][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][16][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444652/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444565/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444503/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444464/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444320/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444054/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443953/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443861/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443812/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][17][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][17][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 80: MET (1729 ps) Setup Check with Pin data_q_reg[3][17][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][17][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][16][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444652/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444565/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444503/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444464/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444320/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444054/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443953/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443861/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443812/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][17][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][17][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 81: MET (1729 ps) Setup Check with Pin data_q_reg[3][17][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][17][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][16][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][16][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444652/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444565/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444503/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444464/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444320/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444054/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443953/X                 -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443861/X                 -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443812/X                 -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][17][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][17][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 82: MET (1729 ps) Setup Check with Pin data_q_reg[3][17][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][17][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][16][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][16][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444652/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444565/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444503/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444464/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444320/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444054/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443953/X                 -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443861/X                 -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443812/X                 -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][17][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][17][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 83: MET (1729 ps) Setup Check with Pin data_q_reg[3][17][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][17][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][16][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444652/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444565/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444503/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444464/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444320/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444054/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443953/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443861/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443812/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][17][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][17][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 84: MET (1729 ps) Setup Check with Pin data_q_reg[3][17][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][17][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][16][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444652/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444565/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444503/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444464/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444320/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444054/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443953/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443861/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443812/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][17][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][17][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 85: MET (1729 ps) Setup Check with Pin data_q_reg[3][17][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][17][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][16][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444652/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444565/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444503/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444464/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444320/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444054/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443953/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443861/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443812/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][17][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][17][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 86: MET (1729 ps) Setup Check with Pin data_q_reg[3][17][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][17][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][16][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444652/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444565/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444503/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444464/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444320/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444054/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443953/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443861/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443812/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][17][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][17][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 87: MET (1729 ps) Setup Check with Pin data_q_reg[3][17][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][17][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][16][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444652/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444565/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444503/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444464/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444320/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444054/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443953/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443861/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443812/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][17][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][17][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 88: MET (1729 ps) Setup Check with Pin data_q_reg[3][17][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][17][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][16][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444652/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444565/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444503/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444464/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444320/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444054/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443953/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443861/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443812/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][17][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][17][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 89: MET (1729 ps) Setup Check with Pin data_q_reg[3][17][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][17][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][16][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][16][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444652/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444565/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444503/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444464/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444320/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444054/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443953/X                 -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443861/X                 -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443812/X                 -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][17][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][17][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 90: MET (1729 ps) Setup Check with Pin data_q_reg[3][17][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][17][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][16][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444652/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444565/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444503/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444464/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444320/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444054/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443953/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443861/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443812/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][17][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][17][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 91: MET (1729 ps) Setup Check with Pin data_q_reg[3][17][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][17][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][16][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][16][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444652/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444565/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444503/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444464/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444320/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444054/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443953/X                 -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443861/X                 -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443812/X                 -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][17][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][17][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 92: MET (1729 ps) Setup Check with Pin data_q_reg[3][17][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][17][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][16][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][16][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444652/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444565/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444503/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444464/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444320/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444054/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443953/X                 -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443861/X                 -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443812/X                 -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][17][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][17][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 93: MET (1729 ps) Setup Check with Pin data_q_reg[3][17][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][16][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][17][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=    1729                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][16][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][16][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][16][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444652/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444565/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444503/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444464/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444320/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444054/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g443953/X                -       A->X   F     nor3_1x        1  3.0    45    46     632    (-,-) 
  g443861/X                -       A->X   F     or2_2x        17 83.7   146   204     835    (-,-) 
  g443812/X                -       A->X   R     inv_2x        15 74.8   186   160     995    (-,-) 
  data_q_reg[3][17][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     995    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][17][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 94: MET (1730 ps) Setup Check with Pin data_q_reg[3][27][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][26][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][27][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][26][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][26][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][26][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445542/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445290/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444961/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444890/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444688/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444562/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444512/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444496/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444485/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][27][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][27][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 95: MET (1730 ps) Setup Check with Pin data_q_reg[3][27][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][26][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][27][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][26][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][26][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][26][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445542/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445290/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444961/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444890/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444688/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444562/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444512/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444496/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444485/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][27][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][27][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 96: MET (1730 ps) Setup Check with Pin data_q_reg[3][27][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][26][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][27][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][26][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][26][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][26][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445542/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445290/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444961/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444890/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444688/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444562/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444512/X                 -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444496/X                 -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444485/X                 -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][27][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][27][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 97: MET (1730 ps) Setup Check with Pin data_q_reg[3][27][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][26][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][27][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][26][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][26][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][26][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445542/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445290/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444961/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444890/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444688/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444562/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444512/X                 -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444496/X                 -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444485/X                 -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][27][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][27][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 98: MET (1730 ps) Setup Check with Pin data_q_reg[3][27][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][26][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][27][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][26][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][26][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][26][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445542/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445290/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444961/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444890/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444688/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444562/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444512/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444496/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444485/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][27][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][27][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 99: MET (1730 ps) Setup Check with Pin data_q_reg[3][27][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][26][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][27][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][26][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][26][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][26][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445542/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445290/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444961/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444890/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444688/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444562/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444512/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444496/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444485/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][27][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][27][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 100: MET (1730 ps) Setup Check with Pin data_q_reg[3][27][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][26][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][27][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][26][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][26][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][26][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445542/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445290/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444961/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444890/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444688/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444562/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444512/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444496/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444485/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][27][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][27][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 101: MET (1730 ps) Setup Check with Pin data_q_reg[3][27][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][26][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][27][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][26][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][26][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][26][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445542/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445290/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444961/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444890/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444688/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444562/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444512/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444496/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444485/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][27][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][27][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 102: MET (1730 ps) Setup Check with Pin data_q_reg[3][27][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][26][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][27][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][26][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][26][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][26][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445542/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445290/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444961/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444890/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444688/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444562/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444512/X                 -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444496/X                 -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444485/X                 -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][27][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][27][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 103: MET (1730 ps) Setup Check with Pin data_q_reg[3][27][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][26][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][27][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][26][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][26][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][26][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445542/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445290/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444961/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444890/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444688/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444562/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444512/X                 -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444496/X                 -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444485/X                 -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][27][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][27][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 104: MET (1730 ps) Setup Check with Pin data_q_reg[3][27][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][26][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][27][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][26][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][26][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][26][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445542/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445290/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444961/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444890/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444688/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444562/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444512/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444496/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444485/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][27][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][27][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 105: MET (1730 ps) Setup Check with Pin data_q_reg[3][27][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][26][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][27][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][26][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][26][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][26][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445542/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445290/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444961/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444890/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444688/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444562/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444512/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444496/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444485/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][27][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][27][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 106: MET (1730 ps) Setup Check with Pin data_q_reg[3][27][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][26][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][27][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][26][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][26][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][26][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445542/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445290/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444961/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444890/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444688/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444562/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444512/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444496/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444485/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][27][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][27][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 107: MET (1730 ps) Setup Check with Pin data_q_reg[3][27][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][26][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][27][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][26][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][26][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][26][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445542/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445290/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444961/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444890/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444688/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444562/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444512/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444496/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444485/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][27][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][27][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 108: MET (1730 ps) Setup Check with Pin data_q_reg[3][27][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][26][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][27][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][26][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][26][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][26][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445542/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g445290/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444961/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444890/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444688/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444562/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444512/X                 -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444496/X                 -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444485/X                 -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][27][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][27][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 109: MET (1730 ps) Setup Check with Pin data_q_reg[3][20][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][20][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][20][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][20][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445179/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444976/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444834/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444677/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444549/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444488/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444465/X                 -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444455/X                 -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444449/X                 -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][20][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][20][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 110: MET (1730 ps) Setup Check with Pin data_q_reg[3][22][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][22][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][22][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][22][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][22][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][22][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445181/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444971/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444850/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444679/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444550/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444492/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444466/X                 -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444452/X                 -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444447/X                 -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][22][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][22][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 111: MET (1730 ps) Setup Check with Pin data_q_reg[3][4][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][4][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][4][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][4][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445183/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444978/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444842/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444678/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444553/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444495/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444463/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444453/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444448/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][4][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][4][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 112: MET (1730 ps) Setup Check with Pin data_q_reg[3][22][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][22][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][22][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][22][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][22][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][22][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445181/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444971/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444850/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444679/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444550/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444492/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444466/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444452/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444447/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][22][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][22][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 113: MET (1730 ps) Setup Check with Pin data_q_reg[3][20][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][20][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][20][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445179/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444976/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444834/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444677/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444549/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444488/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444465/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444455/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444449/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][20][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][20][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 114: MET (1730 ps) Setup Check with Pin data_q_reg[3][4][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][4][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][4][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445183/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444978/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444842/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444678/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444553/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444495/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444463/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444453/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444448/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][4][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][4][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 115: MET (1730 ps) Setup Check with Pin data_q_reg[3][20][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][20][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][20][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445179/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444976/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444834/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444677/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444549/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444488/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444465/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444455/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444449/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][20][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][20][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 116: MET (1730 ps) Setup Check with Pin data_q_reg[3][4][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][4][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][4][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][4][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445183/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444978/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444842/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444678/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444553/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444495/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444463/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444453/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444448/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][4][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][4][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 117: MET (1730 ps) Setup Check with Pin data_q_reg[3][4][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][4][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][4][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][4][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445183/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444978/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444842/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444678/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444553/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444495/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444463/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444453/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444448/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][4][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][4][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 118: MET (1730 ps) Setup Check with Pin data_q_reg[3][4][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][4][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][4][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][4][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445183/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444978/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444842/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444678/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444553/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444495/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444463/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444453/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444448/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][4][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][4][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 119: MET (1730 ps) Setup Check with Pin data_q_reg[3][4][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][4][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][4][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445183/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444978/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444842/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444678/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444553/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444495/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444463/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444453/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444448/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][4][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][4][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 120: MET (1730 ps) Setup Check with Pin data_q_reg[3][4][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][4][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][4][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445183/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444978/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444842/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444678/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444553/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444495/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444463/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444453/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444448/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][4][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][4][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 121: MET (1730 ps) Setup Check with Pin data_q_reg[3][4][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][4][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][4][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][4][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445183/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444978/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444842/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444678/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444553/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444495/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444463/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444453/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444448/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][4][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][4][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 122: MET (1730 ps) Setup Check with Pin data_q_reg[3][20][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][20][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][20][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445179/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444976/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444834/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444677/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444549/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444488/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444465/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444455/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444449/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][20][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][20][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 123: MET (1730 ps) Setup Check with Pin data_q_reg[3][20][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][20][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][20][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][20][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445179/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444976/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444834/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444677/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444549/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444488/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444465/X                 -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444455/X                 -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444449/X                 -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][20][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][20][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 124: MET (1730 ps) Setup Check with Pin data_q_reg[3][20][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][20][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][20][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445179/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444976/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444834/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444677/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444549/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444488/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444465/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444455/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444449/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][20][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][20][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 125: MET (1730 ps) Setup Check with Pin data_q_reg[3][20][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][20][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][20][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445179/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444976/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444834/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444677/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444549/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444488/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444465/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444455/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444449/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][20][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][20][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 126: MET (1730 ps) Setup Check with Pin data_q_reg[3][22][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][22][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][22][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][22][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][22][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][22][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445181/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444971/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444850/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444679/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444550/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444492/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444466/X                 -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444452/X                 -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444447/X                 -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][22][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][22][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 127: MET (1730 ps) Setup Check with Pin data_q_reg[3][22][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][22][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][22][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][22][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][22][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][22][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445181/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444971/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444850/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444679/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444550/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444492/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444466/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444452/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444447/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][22][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][22][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 128: MET (1730 ps) Setup Check with Pin data_q_reg[3][22][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][22][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][22][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][22][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][22][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][22][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445181/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444971/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444850/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444679/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444550/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444492/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444466/X                 -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444452/X                 -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444447/X                 -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][22][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][22][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 129: MET (1730 ps) Setup Check with Pin data_q_reg[3][20][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][20][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][20][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][20][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445179/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444976/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444834/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444677/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444549/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444488/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444465/X                 -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444455/X                 -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444449/X                 -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][20][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][20][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 130: MET (1730 ps) Setup Check with Pin data_q_reg[3][22][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][22][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][22][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][22][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][22][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][22][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445181/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444971/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444850/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444679/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444550/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444492/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444466/X                 -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444452/X                 -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444447/X                 -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][22][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][22][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 131: MET (1730 ps) Setup Check with Pin data_q_reg[3][22][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][22][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][22][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][22][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][22][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][22][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445181/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444971/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444850/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444679/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444550/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444492/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444466/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444452/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444447/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][22][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][22][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 132: MET (1730 ps) Setup Check with Pin data_q_reg[3][20][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][20][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][20][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445179/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444976/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444834/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444677/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444549/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444488/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444465/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444455/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444449/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][20][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][20][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 133: MET (1730 ps) Setup Check with Pin data_q_reg[3][20][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][20][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][20][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][20][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445179/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444976/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444834/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444677/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444549/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444488/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444465/X                 -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444455/X                 -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444449/X                 -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][20][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][20][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 134: MET (1730 ps) Setup Check with Pin data_q_reg[3][20][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][20][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][20][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445179/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444976/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444834/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444677/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444549/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444488/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444465/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444455/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444449/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][20][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][20][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 135: MET (1730 ps) Setup Check with Pin data_q_reg[3][22][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][22][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][22][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][22][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][22][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][22][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445181/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444971/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444850/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444679/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444550/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444492/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444466/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444452/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444447/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][22][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][22][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 136: MET (1730 ps) Setup Check with Pin data_q_reg[3][20][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][20][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][20][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][20][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445179/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444976/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444834/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444677/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444549/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444488/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444465/X                 -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444455/X                 -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444449/X                 -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][20][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][20][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 137: MET (1730 ps) Setup Check with Pin data_q_reg[3][20][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][20][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][20][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445179/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444976/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444834/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444677/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444549/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444488/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444465/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444455/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444449/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][20][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][20][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 138: MET (1730 ps) Setup Check with Pin data_q_reg[3][22][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][22][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][22][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][22][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][22][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][22][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445181/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444971/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444850/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444679/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444550/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444492/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444466/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444452/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444447/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][22][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][22][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 139: MET (1730 ps) Setup Check with Pin data_q_reg[3][4][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][4][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][4][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445183/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444978/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444842/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444678/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444553/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444495/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444463/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444453/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444448/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][4][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][4][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 140: MET (1730 ps) Setup Check with Pin data_q_reg[3][22][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][22][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][22][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][22][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][22][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][22][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445181/X                 -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444971/X                 -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444850/X                 -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444679/X                 -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444550/X                 -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444492/X                 -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444466/X                 -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444452/X                 -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444447/X                 -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][22][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][22][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 141: MET (1730 ps) Setup Check with Pin data_q_reg[3][22][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][22][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][22][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][22][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][22][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][22][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445181/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444971/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444850/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444679/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444550/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444492/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444466/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444452/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444447/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][22][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][22][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 142: MET (1730 ps) Setup Check with Pin data_q_reg[3][4][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][4][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][4][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445183/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444978/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444842/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444678/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444553/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444495/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444463/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444453/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444448/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][4][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][4][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 143: MET (1730 ps) Setup Check with Pin data_q_reg[3][22][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][22][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][22][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][22][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][22][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][22][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445181/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444971/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444850/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444679/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444550/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444492/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444466/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444452/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444447/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][22][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][22][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 144: MET (1730 ps) Setup Check with Pin data_q_reg[3][22][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][22][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][22][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][22][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][22][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][22][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445181/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444971/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444850/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444679/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444550/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444492/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444466/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444452/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444447/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][22][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][22][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 145: MET (1730 ps) Setup Check with Pin data_q_reg[3][22][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][22][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][22][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][22][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][22][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][22][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445181/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444971/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444850/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444679/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444550/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444492/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444466/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444452/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444447/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][22][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][22][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 146: MET (1730 ps) Setup Check with Pin data_q_reg[3][4][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][4][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][4][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445183/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444978/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444842/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444678/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444553/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444495/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444463/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444453/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444448/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][4][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][4][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 147: MET (1730 ps) Setup Check with Pin data_q_reg[3][4][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][4][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][4][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445183/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444978/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444842/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444678/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444553/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444495/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444463/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444453/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444448/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][4][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][4][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 148: MET (1730 ps) Setup Check with Pin data_q_reg[3][22][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][22][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][22][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][22][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][22][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][22][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445181/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444971/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444850/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444679/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444550/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444492/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444466/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444452/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444447/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][22][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][22][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 149: MET (1730 ps) Setup Check with Pin data_q_reg[3][20][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][20][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][20][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445179/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444976/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444834/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444677/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444549/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444488/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444465/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444455/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444449/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][20][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][20][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 150: MET (1730 ps) Setup Check with Pin data_q_reg[3][4][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][4][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][4][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445183/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444978/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444842/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444678/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444553/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444495/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444463/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444453/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444448/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][4][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][4][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 151: MET (1730 ps) Setup Check with Pin data_q_reg[3][4][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][4][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][4][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445183/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444978/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444842/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444678/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444553/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444495/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444463/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444453/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444448/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][4][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][4][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 152: MET (1730 ps) Setup Check with Pin data_q_reg[3][4][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][4][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][4][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][4][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][4][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445183/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444978/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444842/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444678/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444553/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444495/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444463/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444453/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444448/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][4][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][4][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 153: MET (1730 ps) Setup Check with Pin data_q_reg[3][20][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][20][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][20][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][20][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g445179/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444976/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444834/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444677/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444549/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444488/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444465/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444455/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444449/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][20][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][20][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 154: MET (1730 ps) Setup Check with Pin data_q_reg[3][3][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][2][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][3][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][2][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][2][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][2][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444946/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444865/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444624/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444556/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444490/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444456/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444322/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444251/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444225/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][3][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][3][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 155: MET (1730 ps) Setup Check with Pin data_q_reg[3][3][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][2][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][3][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][2][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][2][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][2][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444946/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444865/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444624/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444556/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444490/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444456/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444322/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444251/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444225/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][3][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][3][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 156: MET (1730 ps) Setup Check with Pin data_q_reg[3][3][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][2][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][3][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][2][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][2][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][2][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444946/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444865/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444624/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444556/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444490/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444456/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444322/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444251/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444225/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][3][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][3][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 157: MET (1730 ps) Setup Check with Pin data_q_reg[3][3][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][2][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][3][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][2][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][2][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][2][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444946/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444865/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444624/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444556/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444490/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444456/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444322/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444251/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444225/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][3][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][3][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 158: MET (1730 ps) Setup Check with Pin data_q_reg[3][3][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][2][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][3][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][2][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][2][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][2][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444946/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444865/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444624/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444556/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444490/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444456/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444322/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444251/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444225/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][3][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][3][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 159: MET (1730 ps) Setup Check with Pin data_q_reg[3][3][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][2][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][3][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][2][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][2][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][2][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444946/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444865/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444624/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444556/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444490/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444456/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444322/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444251/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444225/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][3][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][3][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 160: MET (1730 ps) Setup Check with Pin data_q_reg[3][3][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][2][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][3][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][2][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][2][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][2][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444946/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444865/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444624/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444556/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444490/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444456/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444322/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444251/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444225/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][3][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][3][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 161: MET (1730 ps) Setup Check with Pin data_q_reg[3][3][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][2][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][3][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][2][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][2][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][2][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444946/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444865/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444624/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444556/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444490/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444456/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444322/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444251/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444225/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][3][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][3][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 162: MET (1730 ps) Setup Check with Pin data_q_reg[3][3][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][2][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][3][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][2][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][2][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][2][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444946/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444865/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444624/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444556/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444490/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444456/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444322/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444251/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444225/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][3][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][3][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 163: MET (1730 ps) Setup Check with Pin data_q_reg[3][3][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][2][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][3][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][2][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][2][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][2][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444946/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444865/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444624/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444556/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444490/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444456/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444322/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444251/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444225/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][3][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][3][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 164: MET (1730 ps) Setup Check with Pin data_q_reg[3][3][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][2][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][3][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][2][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][2][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][2][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444946/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444865/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444624/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444556/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444490/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444456/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444322/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444251/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444225/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][3][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][3][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 165: MET (1730 ps) Setup Check with Pin data_q_reg[3][3][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][2][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][3][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][2][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][2][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][2][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444946/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444865/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444624/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444556/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444490/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444456/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444322/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444251/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444225/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][3][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][3][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 166: MET (1730 ps) Setup Check with Pin data_q_reg[3][3][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][2][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][3][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][2][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][2][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][2][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444946/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444865/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444624/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444556/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444490/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444456/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444322/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444251/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444225/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][3][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][3][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 167: MET (1730 ps) Setup Check with Pin data_q_reg[3][3][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][2][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][3][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][2][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][2][6]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][2][6]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444946/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444865/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444624/X               -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444556/X               -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444490/X               -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444456/X               -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444322/X               -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444251/X               -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444225/X               -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][3][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][3][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 168: MET (1730 ps) Setup Check with Pin data_q_reg[3][3][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][2][6]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][3][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=    1730                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][2][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][2][6]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][2][6]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444946/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444865/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444624/X                -       B0->X  R     aoi22_1x       1  3.6    67    60     404    (-,-) 
  g444556/X                -       C->X   F     oai21_1x       1  3.6    42    53     458    (-,-) 
  g444490/X                -       C->X   F     ao21_1x        1  3.7    28    82     540    (-,-) 
  g444456/X                -       A->X   R     aoi21_1x       1  3.4    59    46     586    (-,-) 
  g444322/X                -       A->X   F     nor3_1x        1  3.0    42    46     632    (-,-) 
  g444251/X                -       A->X   F     or2_2x        17 83.7   146   203     834    (-,-) 
  g444225/X                -       A->X   R     inv_2x        15 74.8   186   160     994    (-,-) 
  data_q_reg[3][3][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     994    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][3][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 169: MET (1742 ps) Setup Check with Pin data_q_reg[4][29][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[4][29][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     259                  
       Uncertainty:-       0                  
     Required Time:=    2741                  
      Launch Clock:-       0                  
         Data Path:-     999                  
             Slack:=    1742                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][25][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[3][25][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][25][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443662/X                 -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443451/X                 -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443250/X                 -       A1->X  R     aoi22_1x       1   3.7    70    52     397    (-,-) 
  g443137/X                 -       C->X   R     oa21_1x        1   3.7    28    75     472    (-,-) 
  g443090/X                 -       C->X   R     oa21_1x        1   3.5    28    62     534    (-,-) 
  g443036/X                 -       C->X   F     aoi21_1x       1   3.6    36    28     562    (-,-) 
  g443007/X                 -       C->X   R     aoi21_1x       1   3.7    64    59     621    (-,-) 
  g442890/X                 -       A1->X  F     oai22_1x       1   3.7    41    47     668    (-,-) 
  g442860/X                 -       A->X   F     ao21_1x        1   3.5    28    70     738    (-,-) 
  g456059/X                 -       A->X   F     ao21_4x       31 149.2   145   212     950    (-,-) 
  g442619/X                 -       A->X   R     inv_1x         1   5.4    62    49     998    (-,-) 
  data_q_reg[4][29][15]/SEN -       -      R     sdffrq_1x      1     -     -     0     999    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][29][15]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 170: MET (1750 ps) Setup Check with Pin data_q_reg[3][1][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][1][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     973                  
             Slack:=    1750                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][0][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][0][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444950/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444863/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444623/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444557/X               -       C->X   R     oa21_1x        1  3.4    27    73     478    (-,-) 
  g444519/X               -       A->X   F     nor3_1x        1  3.4    51    37     516    (-,-) 
  g444493/X               -       A->X   R     nor3_1x        1  3.7    86    70     586    (-,-) 
  g444451/X               -       A->X   F     oai21_1x       1  3.6    42    46     632    (-,-) 
  g456003/X               -       A->X   F     ao21_2x       17 83.7   141   183     815    (-,-) 
  g444226/X               -       A->X   R     inv_2x        15 74.8   185   158     973    (-,-) 
  data_q_reg[3][1][1]/SEN -       -      R     sdffrq_1x     15    -     -     0     973    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][1][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 171: MET (1750 ps) Setup Check with Pin data_q_reg[3][1][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][1][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     973                  
             Slack:=    1750                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][0][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][0][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444950/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444863/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444623/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444557/X               -       C->X   R     oa21_1x        1  3.4    27    73     478    (-,-) 
  g444519/X               -       A->X   F     nor3_1x        1  3.4    51    37     516    (-,-) 
  g444493/X               -       A->X   R     nor3_1x        1  3.7    86    70     586    (-,-) 
  g444451/X               -       A->X   F     oai21_1x       1  3.6    42    46     632    (-,-) 
  g456003/X               -       A->X   F     ao21_2x       17 83.7   141   183     815    (-,-) 
  g444226/X               -       A->X   R     inv_2x        15 74.8   185   158     973    (-,-) 
  data_q_reg[3][1][9]/SEN -       -      R     sdffrq_1x     15    -     -     0     973    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][1][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 172: MET (1750 ps) Setup Check with Pin data_q_reg[3][1][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][1][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     973                  
             Slack:=    1750                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][0][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][0][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444950/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444863/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444623/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444557/X               -       C->X   R     oa21_1x        1  3.4    27    73     478    (-,-) 
  g444519/X               -       A->X   F     nor3_1x        1  3.4    51    37     516    (-,-) 
  g444493/X               -       A->X   R     nor3_1x        1  3.7    86    70     586    (-,-) 
  g444451/X               -       A->X   F     oai21_1x       1  3.6    42    46     632    (-,-) 
  g456003/X               -       A->X   F     ao21_2x       17 83.7   141   183     815    (-,-) 
  g444226/X               -       A->X   R     inv_2x        15 74.8   185   158     973    (-,-) 
  data_q_reg[3][1][5]/SEN -       -      R     sdffrq_1x     15    -     -     0     973    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][1][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 173: MET (1750 ps) Setup Check with Pin data_q_reg[3][1][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][1][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     973                  
             Slack:=    1750                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][0][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][0][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444950/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444863/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444623/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444557/X                -       C->X   R     oa21_1x        1  3.4    27    73     478    (-,-) 
  g444519/X                -       A->X   F     nor3_1x        1  3.4    51    37     516    (-,-) 
  g444493/X                -       A->X   R     nor3_1x        1  3.7    86    70     586    (-,-) 
  g444451/X                -       A->X   F     oai21_1x       1  3.6    42    46     632    (-,-) 
  g456003/X                -       A->X   F     ao21_2x       17 83.7   141   183     815    (-,-) 
  g444226/X                -       A->X   R     inv_2x        15 74.8   185   158     973    (-,-) 
  data_q_reg[3][1][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     973    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][1][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 174: MET (1750 ps) Setup Check with Pin data_q_reg[3][1][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][1][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     973                  
             Slack:=    1750                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][0][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][0][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444950/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444863/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444623/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444557/X               -       C->X   R     oa21_1x        1  3.4    27    73     478    (-,-) 
  g444519/X               -       A->X   F     nor3_1x        1  3.4    51    37     516    (-,-) 
  g444493/X               -       A->X   R     nor3_1x        1  3.7    86    70     586    (-,-) 
  g444451/X               -       A->X   F     oai21_1x       1  3.6    42    46     632    (-,-) 
  g456003/X               -       A->X   F     ao21_2x       17 83.7   141   183     815    (-,-) 
  g444226/X               -       A->X   R     inv_2x        15 74.8   185   158     973    (-,-) 
  data_q_reg[3][1][4]/SEN -       -      R     sdffrq_1x     15    -     -     0     973    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][1][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 175: MET (1750 ps) Setup Check with Pin data_q_reg[3][1][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][1][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     973                  
             Slack:=    1750                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][0][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][0][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444950/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444863/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444623/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444557/X               -       C->X   R     oa21_1x        1  3.4    27    73     478    (-,-) 
  g444519/X               -       A->X   F     nor3_1x        1  3.4    51    37     516    (-,-) 
  g444493/X               -       A->X   R     nor3_1x        1  3.7    86    70     586    (-,-) 
  g444451/X               -       A->X   F     oai21_1x       1  3.6    42    46     632    (-,-) 
  g456003/X               -       A->X   F     ao21_2x       17 83.7   141   183     815    (-,-) 
  g444226/X               -       A->X   R     inv_2x        15 74.8   185   158     973    (-,-) 
  data_q_reg[3][1][2]/SEN -       -      R     sdffrq_1x     15    -     -     0     973    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 176: MET (1750 ps) Setup Check with Pin data_q_reg[3][1][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][1][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     973                  
             Slack:=    1750                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][0][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][0][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444950/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444863/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444623/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444557/X                -       C->X   R     oa21_1x        1  3.4    27    73     478    (-,-) 
  g444519/X                -       A->X   F     nor3_1x        1  3.4    51    37     516    (-,-) 
  g444493/X                -       A->X   R     nor3_1x        1  3.7    86    70     586    (-,-) 
  g444451/X                -       A->X   F     oai21_1x       1  3.6    42    46     632    (-,-) 
  g456003/X                -       A->X   F     ao21_2x       17 83.7   141   183     815    (-,-) 
  g444226/X                -       A->X   R     inv_2x        15 74.8   185   158     973    (-,-) 
  data_q_reg[3][1][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     973    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 177: MET (1750 ps) Setup Check with Pin data_q_reg[3][1][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][1][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     973                  
             Slack:=    1750                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][0][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][0][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444950/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444863/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444623/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444557/X               -       C->X   R     oa21_1x        1  3.4    27    73     478    (-,-) 
  g444519/X               -       A->X   F     nor3_1x        1  3.4    51    37     516    (-,-) 
  g444493/X               -       A->X   R     nor3_1x        1  3.7    86    70     586    (-,-) 
  g444451/X               -       A->X   F     oai21_1x       1  3.6    42    46     632    (-,-) 
  g456003/X               -       A->X   F     ao21_2x       17 83.7   141   183     815    (-,-) 
  g444226/X               -       A->X   R     inv_2x        15 74.8   185   158     973    (-,-) 
  data_q_reg[3][1][6]/SEN -       -      R     sdffrq_1x     15    -     -     0     973    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][1][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 178: MET (1750 ps) Setup Check with Pin data_q_reg[3][1][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][1][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     973                  
             Slack:=    1750                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][0][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][0][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444950/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444863/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444623/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444557/X                -       C->X   R     oa21_1x        1  3.4    27    73     478    (-,-) 
  g444519/X                -       A->X   F     nor3_1x        1  3.4    51    37     516    (-,-) 
  g444493/X                -       A->X   R     nor3_1x        1  3.7    86    70     586    (-,-) 
  g444451/X                -       A->X   F     oai21_1x       1  3.6    42    46     632    (-,-) 
  g456003/X                -       A->X   F     ao21_2x       17 83.7   141   183     815    (-,-) 
  g444226/X                -       A->X   R     inv_2x        15 74.8   185   158     973    (-,-) 
  data_q_reg[3][1][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     973    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][1][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 179: MET (1750 ps) Setup Check with Pin data_q_reg[3][1][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][1][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     973                  
             Slack:=    1750                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][0][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][0][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444950/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444863/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444623/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444557/X               -       C->X   R     oa21_1x        1  3.4    27    73     478    (-,-) 
  g444519/X               -       A->X   F     nor3_1x        1  3.4    51    37     516    (-,-) 
  g444493/X               -       A->X   R     nor3_1x        1  3.7    86    70     586    (-,-) 
  g444451/X               -       A->X   F     oai21_1x       1  3.6    42    46     632    (-,-) 
  g456003/X               -       A->X   F     ao21_2x       17 83.7   141   183     815    (-,-) 
  g444226/X               -       A->X   R     inv_2x        15 74.8   185   158     973    (-,-) 
  data_q_reg[3][1][8]/SEN -       -      R     sdffrq_1x     15    -     -     0     973    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][1][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 180: MET (1750 ps) Setup Check with Pin data_q_reg[3][1][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][1][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     973                  
             Slack:=    1750                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][0][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][0][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444950/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444863/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444623/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444557/X                -       C->X   R     oa21_1x        1  3.4    27    73     478    (-,-) 
  g444519/X                -       A->X   F     nor3_1x        1  3.4    51    37     516    (-,-) 
  g444493/X                -       A->X   R     nor3_1x        1  3.7    86    70     586    (-,-) 
  g444451/X                -       A->X   F     oai21_1x       1  3.6    42    46     632    (-,-) 
  g456003/X                -       A->X   F     ao21_2x       17 83.7   141   183     815    (-,-) 
  g444226/X                -       A->X   R     inv_2x        15 74.8   185   158     973    (-,-) 
  data_q_reg[3][1][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     973    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][1][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 181: MET (1750 ps) Setup Check with Pin data_q_reg[3][1][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][1][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     973                  
             Slack:=    1750                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][0][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][0][2]/Q    -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444950/X                -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444863/X                -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444623/X                -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444557/X                -       C->X   R     oa21_1x        1  3.4    27    73     478    (-,-) 
  g444519/X                -       A->X   F     nor3_1x        1  3.4    51    37     516    (-,-) 
  g444493/X                -       A->X   R     nor3_1x        1  3.7    86    70     586    (-,-) 
  g444451/X                -       A->X   F     oai21_1x       1  3.6    42    46     632    (-,-) 
  g456003/X                -       A->X   F     ao21_2x       17 83.7   141   183     815    (-,-) 
  g444226/X                -       A->X   R     inv_2x        15 74.8   185   158     973    (-,-) 
  data_q_reg[3][1][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     973    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][1][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 182: MET (1750 ps) Setup Check with Pin data_q_reg[3][1][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][1][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     973                  
             Slack:=    1750                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][0][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][0][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444950/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444863/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444623/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444557/X               -       C->X   R     oa21_1x        1  3.4    27    73     478    (-,-) 
  g444519/X               -       A->X   F     nor3_1x        1  3.4    51    37     516    (-,-) 
  g444493/X               -       A->X   R     nor3_1x        1  3.7    86    70     586    (-,-) 
  g444451/X               -       A->X   F     oai21_1x       1  3.6    42    46     632    (-,-) 
  g456003/X               -       A->X   F     ao21_2x       17 83.7   141   183     815    (-,-) 
  g444226/X               -       A->X   R     inv_2x        15 74.8   185   158     973    (-,-) 
  data_q_reg[3][1][3]/SEN -       -      R     sdffrq_1x     15    -     -     0     973    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][1][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 183: MET (1750 ps) Setup Check with Pin data_q_reg[3][1][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][1][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     973                  
             Slack:=    1750                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][0][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][0][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444950/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444863/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444623/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444557/X               -       C->X   R     oa21_1x        1  3.4    27    73     478    (-,-) 
  g444519/X               -       A->X   F     nor3_1x        1  3.4    51    37     516    (-,-) 
  g444493/X               -       A->X   R     nor3_1x        1  3.7    86    70     586    (-,-) 
  g444451/X               -       A->X   F     oai21_1x       1  3.6    42    46     632    (-,-) 
  g456003/X               -       A->X   F     ao21_2x       17 83.7   141   183     815    (-,-) 
  g444226/X               -       A->X   R     inv_2x        15 74.8   185   158     973    (-,-) 
  data_q_reg[3][1][7]/SEN -       -      R     sdffrq_1x     15    -     -     0     973    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][1][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 184: MET (1750 ps) Setup Check with Pin data_q_reg[3][1][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][1][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     973                  
             Slack:=    1750                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][0][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][0][2]/Q   -       CLK->Q R     sdffrq_1x      4 11.4    83   197     197    (-,-) 
  g444950/X               -       A->X   F     nor2_1x        2  6.3    54    66     263    (-,-) 
  g444863/X               -       A->X   F     or2_1x         1  3.6    30    81     344    (-,-) 
  g444623/X               -       B0->X  R     aoi22_1x       1  3.7    68    61     405    (-,-) 
  g444557/X               -       C->X   R     oa21_1x        1  3.4    27    73     478    (-,-) 
  g444519/X               -       A->X   F     nor3_1x        1  3.4    51    37     516    (-,-) 
  g444493/X               -       A->X   R     nor3_1x        1  3.7    86    70     586    (-,-) 
  g444451/X               -       A->X   F     oai21_1x       1  3.6    42    46     632    (-,-) 
  g456003/X               -       A->X   F     ao21_2x       17 83.7   141   183     815    (-,-) 
  g444226/X               -       A->X   R     inv_2x        15 74.8   185   158     973    (-,-) 
  data_q_reg[3][1][0]/SEN -       -      R     sdffrq_1x     15    -     -     0     973    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][1][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 185: MET (1757 ps) Setup Check with Pin data_q_reg[3][14][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][14][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     967                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][14][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g444759/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444609/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444511/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444483/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444457/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444229/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444055/X                 -       A->X   F     nor3_1x        1  3.0    45    46     603    (-,-) 
  g443975/X                 -       A->X   F     or2_2x        17 83.7   146   204     807    (-,-) 
  g443949/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][14][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     967    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][14][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 186: MET (1757 ps) Setup Check with Pin data_q_reg[3][14][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][14][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     967                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][14][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g444759/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444609/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444511/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444483/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444457/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444229/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444055/X                 -       A->X   F     nor3_1x        1  3.0    45    46     603    (-,-) 
  g443975/X                 -       A->X   F     or2_2x        17 83.7   146   204     807    (-,-) 
  g443949/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][14][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     967    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][14][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 187: MET (1757 ps) Setup Check with Pin data_q_reg[3][14][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][14][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     967                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][14][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g444759/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444609/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444511/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444483/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444457/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444229/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444055/X                 -       A->X   F     nor3_1x        1  3.0    45    46     603    (-,-) 
  g443975/X                 -       A->X   F     or2_2x        17 83.7   146   204     807    (-,-) 
  g443949/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][14][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     967    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][14][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 188: MET (1757 ps) Setup Check with Pin data_q_reg[3][14][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][14][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     967                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][14][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g444759/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444609/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444511/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444483/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444457/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444229/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444055/X                 -       A->X   F     nor3_1x        1  3.0    45    46     603    (-,-) 
  g443975/X                 -       A->X   F     or2_2x        17 83.7   146   204     807    (-,-) 
  g443949/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][14][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     967    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][14][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 189: MET (1757 ps) Setup Check with Pin data_q_reg[3][14][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][14][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     967                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][14][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g444759/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444609/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444511/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444483/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444457/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444229/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444055/X                 -       A->X   F     nor3_1x        1  3.0    45    46     603    (-,-) 
  g443975/X                 -       A->X   F     or2_2x        17 83.7   146   204     807    (-,-) 
  g443949/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][14][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     967    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][14][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 190: MET (1757 ps) Setup Check with Pin data_q_reg[3][14][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][14][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     967                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][14][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g444759/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444609/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444511/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444483/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444457/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444229/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444055/X                 -       A->X   F     nor3_1x        1  3.0    45    46     603    (-,-) 
  g443975/X                 -       A->X   F     or2_2x        17 83.7   146   204     807    (-,-) 
  g443949/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][14][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     967    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][14][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 191: MET (1757 ps) Setup Check with Pin data_q_reg[3][14][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][14][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     967                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][14][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g444759/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444609/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444511/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444483/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444457/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444229/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444055/X                 -       A->X   F     nor3_1x        1  3.0    45    46     603    (-,-) 
  g443975/X                 -       A->X   F     or2_2x        17 83.7   146   204     807    (-,-) 
  g443949/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][14][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     967    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][14][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 192: MET (1757 ps) Setup Check with Pin data_q_reg[3][14][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][14][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     967                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][14][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g444759/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444609/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444511/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444483/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444457/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444229/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444055/X                 -       A->X   F     nor3_1x        1  3.0    45    46     603    (-,-) 
  g443975/X                 -       A->X   F     or2_2x        17 83.7   146   204     807    (-,-) 
  g443949/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][14][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     967    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][14][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 193: MET (1757 ps) Setup Check with Pin data_q_reg[3][14][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][14][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     967                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][14][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g444759/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444609/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444511/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444483/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444457/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444229/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444055/X                 -       A->X   F     nor3_1x        1  3.0    45    46     603    (-,-) 
  g443975/X                 -       A->X   F     or2_2x        17 83.7   146   204     807    (-,-) 
  g443949/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][14][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     967    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][14][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 194: MET (1757 ps) Setup Check with Pin data_q_reg[3][14][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][14][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     967                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][14][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g444759/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444609/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444511/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444483/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444457/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444229/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444055/X                 -       A->X   F     nor3_1x        1  3.0    45    46     603    (-,-) 
  g443975/X                 -       A->X   F     or2_2x        17 83.7   146   204     807    (-,-) 
  g443949/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][14][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     967    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][14][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 195: MET (1757 ps) Setup Check with Pin data_q_reg[3][14][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][14][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     967                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][14][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g444759/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444609/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444511/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444483/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444457/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444229/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444055/X                 -       A->X   F     nor3_1x        1  3.0    45    46     603    (-,-) 
  g443975/X                 -       A->X   F     or2_2x        17 83.7   146   204     807    (-,-) 
  g443949/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][14][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     967    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][14][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 196: MET (1757 ps) Setup Check with Pin data_q_reg[3][14][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][14][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     967                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][14][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g444759/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444609/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444511/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444483/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444457/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444229/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444055/X                 -       A->X   F     nor3_1x        1  3.0    45    46     603    (-,-) 
  g443975/X                 -       A->X   F     or2_2x        17 83.7   146   204     807    (-,-) 
  g443949/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][14][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     967    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][14][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 197: MET (1757 ps) Setup Check with Pin data_q_reg[3][14][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][14][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     967                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][14][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g444759/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444609/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444511/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444483/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444457/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444229/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444055/X                 -       A->X   F     nor3_1x        1  3.0    45    46     603    (-,-) 
  g443975/X                 -       A->X   F     or2_2x        17 83.7   146   204     807    (-,-) 
  g443949/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][14][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     967    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][14][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 198: MET (1757 ps) Setup Check with Pin data_q_reg[3][14][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][14][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     967                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][14][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g444759/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444609/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444511/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444483/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444457/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444229/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444055/X                 -       A->X   F     nor3_1x        1  3.0    45    46     603    (-,-) 
  g443975/X                 -       A->X   F     or2_2x        17 83.7   146   204     807    (-,-) 
  g443949/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][14][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     967    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][14][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 199: MET (1757 ps) Setup Check with Pin data_q_reg[3][14][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][14][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     967                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][14][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][14][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][14][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g444759/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g444609/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g444511/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444483/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444457/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444229/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444055/X                 -       A->X   F     nor3_1x        1  3.0    45    46     603    (-,-) 
  g443975/X                 -       A->X   F     or2_2x        17 83.7   146   204     807    (-,-) 
  g443949/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][14][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     967    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][14][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 200: MET (1757 ps) Setup Check with Pin data_q_reg[7][13][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[6][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[7][13][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[6][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[6][5][11]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[6][5][11]/Q    -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g439961/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g439674/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g439411/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g439089/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g438936/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g438795/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g438769/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g438736/X                 -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g438730/X                 -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[7][13][10]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[7][13][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 201: MET (1757 ps) Setup Check with Pin data_q_reg[7][13][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[6][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[7][13][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[6][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[6][5][11]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[6][5][11]/Q    -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g439961/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g439674/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g439411/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g439089/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g438936/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g438795/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g438769/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g438736/X                 -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g438730/X                 -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[7][13][13]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[7][13][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 202: MET (1757 ps) Setup Check with Pin data_q_reg[7][13][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[6][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[7][13][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[6][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[6][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[6][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g439961/X                -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g439674/X                -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g439411/X                -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g439089/X                -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g438936/X                -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g438795/X                -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g438769/X                -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g438736/X                -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g438730/X                -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[7][13][0]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[7][13][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 203: MET (1757 ps) Setup Check with Pin data_q_reg[7][5][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[6][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[7][5][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[6][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[6][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[6][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g439961/X                -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g439674/X                -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g439411/X                -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g439089/X                -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g438936/X                -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g438795/X                -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g438769/X                -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g438736/X                -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g438730/X                -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[7][5][15]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[7][5][15]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 204: MET (1757 ps) Setup Check with Pin data_q_reg[7][13][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[6][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[7][13][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[6][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[6][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[6][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g439961/X                -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g439674/X                -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g439411/X                -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g439089/X                -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g438936/X                -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g438795/X                -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g438769/X                -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g438736/X                -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g438730/X                -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[7][13][7]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[7][13][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 205: MET (1757 ps) Setup Check with Pin data_q_reg[7][13][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[6][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[7][13][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[6][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[6][5][11]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[6][5][11]/Q    -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g439961/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g439674/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g439411/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g439089/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g438936/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g438795/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g438769/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g438736/X                 -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g438730/X                 -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[7][13][14]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[7][13][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 206: MET (1757 ps) Setup Check with Pin data_q_reg[7][13][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[6][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[7][13][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[6][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[6][5][11]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[6][5][11]/Q    -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g439961/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g439674/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g439411/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g439089/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g438936/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g438795/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g438769/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g438736/X                 -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g438730/X                 -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[7][13][12]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[7][13][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 207: MET (1757 ps) Setup Check with Pin data_q_reg[7][13][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[6][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[7][13][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[6][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[6][5][11]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[6][5][11]/Q    -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g439961/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g439674/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g439411/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g439089/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g438936/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g438795/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g438769/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g438736/X                 -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g438730/X                 -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[7][13][11]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[7][13][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 208: MET (1757 ps) Setup Check with Pin data_q_reg[7][13][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[6][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[7][13][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[6][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[6][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[6][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g439961/X                -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g439674/X                -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g439411/X                -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g439089/X                -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g438936/X                -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g438795/X                -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g438769/X                -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g438736/X                -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g438730/X                -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[7][13][3]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[7][13][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 209: MET (1757 ps) Setup Check with Pin data_q_reg[7][13][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[6][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[7][13][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[6][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[6][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[6][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g439961/X                -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g439674/X                -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g439411/X                -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g439089/X                -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g438936/X                -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g438795/X                -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g438769/X                -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g438736/X                -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g438730/X                -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[7][13][5]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[7][13][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 210: MET (1757 ps) Setup Check with Pin data_q_reg[7][13][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[6][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[7][13][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[6][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[6][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[6][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g439961/X                -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g439674/X                -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g439411/X                -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g439089/X                -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g438936/X                -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g438795/X                -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g438769/X                -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g438736/X                -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g438730/X                -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[7][13][4]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[7][13][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 211: MET (1757 ps) Setup Check with Pin data_q_reg[7][13][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[6][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[7][13][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[6][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[6][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[6][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g439961/X                -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g439674/X                -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g439411/X                -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g439089/X                -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g438936/X                -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g438795/X                -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g438769/X                -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g438736/X                -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g438730/X                -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[7][13][6]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[7][13][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 212: MET (1757 ps) Setup Check with Pin data_q_reg[7][13][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[6][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[7][13][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[6][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[6][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[6][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g439961/X                -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g439674/X                -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g439411/X                -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g439089/X                -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g438936/X                -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g438795/X                -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g438769/X                -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g438736/X                -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g438730/X                -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[7][13][2]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[7][13][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 213: MET (1757 ps) Setup Check with Pin data_q_reg[7][13][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[6][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[7][13][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[6][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[6][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[6][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g439961/X                -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g439674/X                -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g439411/X                -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g439089/X                -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g438936/X                -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g438795/X                -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g438769/X                -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g438736/X                -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g438730/X                -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[7][13][9]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[7][13][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 214: MET (1757 ps) Setup Check with Pin data_q_reg[7][13][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[6][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[7][13][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[6][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[6][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[6][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g439961/X                -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g439674/X                -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g439411/X                -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g439089/X                -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g438936/X                -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g438795/X                -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g438769/X                -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g438736/X                -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g438730/X                -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[7][13][1]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[7][13][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 215: MET (1757 ps) Setup Check with Pin data_q_reg[7][13][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[6][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[7][13][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[6][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[6][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[6][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g439961/X                -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g439674/X                -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g439411/X                -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g439089/X                -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g438936/X                -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g438795/X                -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g438769/X                -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g438736/X                -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g438730/X                -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[7][13][8]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[7][13][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 216: MET (1757 ps) Setup Check with Pin data_q_reg[11][21][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][21][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g434221/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g433636/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g433405/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g433299/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g433146/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g433085/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g433061/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g432995/X                 -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g432960/X                 -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[11][21][6]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][21][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 217: MET (1757 ps) Setup Check with Pin data_q_reg[11][21][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][21][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g434221/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g433636/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g433405/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g433299/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g433146/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g433085/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g433061/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g432995/X                 -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g432960/X                 -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[11][21][7]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][21][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 218: MET (1757 ps) Setup Check with Pin data_q_reg[11][21][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][21][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[10][5][11]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][5][11]/Q    -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g434221/X                  -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g433636/X                  -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g433405/X                  -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g433299/X                  -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g433146/X                  -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g433085/X                  -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g433061/X                  -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g432995/X                  -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g432960/X                  -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[11][21][10]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][21][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 219: MET (1757 ps) Setup Check with Pin data_q_reg[11][21][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][21][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[10][5][11]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][5][11]/Q    -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g434221/X                  -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g433636/X                  -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g433405/X                  -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g433299/X                  -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g433146/X                  -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g433085/X                  -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g433061/X                  -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g432995/X                  -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g432960/X                  -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[11][21][11]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][21][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 220: MET (1757 ps) Setup Check with Pin data_q_reg[11][21][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][21][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g434221/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g433636/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g433405/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g433299/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g433146/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g433085/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g433061/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g432995/X                 -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g432960/X                 -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[11][21][5]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][21][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 221: MET (1757 ps) Setup Check with Pin data_q_reg[11][21][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][21][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[10][5][11]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][5][11]/Q    -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g434221/X                  -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g433636/X                  -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g433405/X                  -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g433299/X                  -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g433146/X                  -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g433085/X                  -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g433061/X                  -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g432995/X                  -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g432960/X                  -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[11][21][12]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][21][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 222: MET (1757 ps) Setup Check with Pin data_q_reg[11][21][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][21][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g434221/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g433636/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g433405/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g433299/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g433146/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g433085/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g433061/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g432995/X                 -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g432960/X                 -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[11][21][9]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][21][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 223: MET (1757 ps) Setup Check with Pin data_q_reg[11][21][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][21][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g434221/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g433636/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g433405/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g433299/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g433146/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g433085/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g433061/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g432995/X                 -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g432960/X                 -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[11][21][8]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][21][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 224: MET (1757 ps) Setup Check with Pin data_q_reg[11][21][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][21][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g434221/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g433636/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g433405/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g433299/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g433146/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g433085/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g433061/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g432995/X                 -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g432960/X                 -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[11][21][4]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][21][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 225: MET (1757 ps) Setup Check with Pin data_q_reg[11][21][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][21][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g434221/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g433636/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g433405/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g433299/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g433146/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g433085/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g433061/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g432995/X                 -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g432960/X                 -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[11][21][3]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][21][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 226: MET (1757 ps) Setup Check with Pin data_q_reg[11][21][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][21][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g434221/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g433636/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g433405/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g433299/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g433146/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g433085/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g433061/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g432995/X                 -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g432960/X                 -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[11][21][2]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][21][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 227: MET (1757 ps) Setup Check with Pin data_q_reg[11][21][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][21][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g434221/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g433636/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g433405/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g433299/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g433146/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g433085/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g433061/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g432995/X                 -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g432960/X                 -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[11][21][1]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][21][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 228: MET (1757 ps) Setup Check with Pin data_q_reg[11][21][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][21][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[10][5][11]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][5][11]/Q    -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g434221/X                  -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g433636/X                  -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g433405/X                  -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g433299/X                  -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g433146/X                  -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g433085/X                  -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g433061/X                  -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g432995/X                  -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g432960/X                  -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[11][21][14]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][21][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 229: MET (1757 ps) Setup Check with Pin data_q_reg[11][5][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][5][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g434221/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g433636/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g433405/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g433299/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g433146/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g433085/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g433061/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g432995/X                 -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g432960/X                 -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[11][5][15]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][5][15]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 230: MET (1757 ps) Setup Check with Pin data_q_reg[11][21][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][21][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][5][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][5][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g434221/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g433636/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g433405/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g433299/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g433146/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g433085/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g433061/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g432995/X                 -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g432960/X                 -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[11][21][0]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][21][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 231: MET (1757 ps) Setup Check with Pin data_q_reg[11][21][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][21][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     965                  
             Slack:=    1757                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[10][5][11]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][5][11]/Q    -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g434221/X                  -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g433636/X                  -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g433405/X                  -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g433299/X                  -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g433146/X                  -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g433085/X                  -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g433061/X                  -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g432995/X                  -       A->X   F     or2_2x        16 78.8   139   197     800    (-,-) 
  g432960/X                  -       A->X   R     inv_2x        16 79.7   195   164     965    (-,-) 
  data_q_reg[11][21][13]/SEN -       -      R     sdffrq_1x     16    -     -     0     965    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][21][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 232: MET (1758 ps) Setup Check with Pin data_q_reg[3][11][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][10][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][11][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][10][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][10][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][10][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445645/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445332/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444902/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444846/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444548/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444513/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444498/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444487/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][11][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][11][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 233: MET (1758 ps) Setup Check with Pin data_q_reg[3][11][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][10][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][11][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][10][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][10][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][10][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445645/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445332/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444902/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444846/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444548/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444513/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444498/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444487/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][11][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][11][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 234: MET (1758 ps) Setup Check with Pin data_q_reg[3][11][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][10][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][11][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][10][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][10][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][10][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445645/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445332/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444902/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444846/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444548/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444513/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444498/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444487/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][11][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][11][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 235: MET (1758 ps) Setup Check with Pin data_q_reg[3][11][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][10][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][11][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][10][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][10][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][10][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445645/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445332/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444902/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444846/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444548/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444513/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444498/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444487/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][11][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][11][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 236: MET (1758 ps) Setup Check with Pin data_q_reg[3][11][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][10][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][11][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][10][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][10][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][10][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445645/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445332/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444902/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444846/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444548/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444513/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444498/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444487/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][11][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][11][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 237: MET (1758 ps) Setup Check with Pin data_q_reg[3][11][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][10][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][11][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][10][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][10][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][10][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445645/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445332/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444902/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444846/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444548/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444513/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444498/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444487/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][11][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][11][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 238: MET (1758 ps) Setup Check with Pin data_q_reg[3][11][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][10][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][11][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][10][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][10][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][10][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445645/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445332/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444902/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444846/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444548/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444513/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444498/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444487/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][11][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][11][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 239: MET (1758 ps) Setup Check with Pin data_q_reg[3][11][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][10][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][11][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][10][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][10][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][10][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445645/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445332/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444902/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444846/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444548/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444513/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444498/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444487/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][11][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][11][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 240: MET (1758 ps) Setup Check with Pin data_q_reg[3][11][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][10][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][11][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][10][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][10][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][10][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445645/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445332/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444902/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444846/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444548/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444513/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444498/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444487/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][11][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][11][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 241: MET (1758 ps) Setup Check with Pin data_q_reg[3][11][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][10][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][11][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][10][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][10][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][10][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445645/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445332/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444902/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444846/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444548/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444513/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444498/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444487/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][11][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][11][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 242: MET (1758 ps) Setup Check with Pin data_q_reg[3][11][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][10][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][11][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][10][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][10][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][10][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445645/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445332/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444902/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444846/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444548/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444513/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444498/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444487/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][11][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][11][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 243: MET (1758 ps) Setup Check with Pin data_q_reg[3][11][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][10][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][11][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][10][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][10][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][10][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445645/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445332/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444902/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444846/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444548/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444513/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444498/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444487/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][11][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][11][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 244: MET (1758 ps) Setup Check with Pin data_q_reg[3][11][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][10][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][11][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][10][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][10][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][10][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445645/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445332/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444902/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444846/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444548/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444513/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444498/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444487/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][11][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][11][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 245: MET (1758 ps) Setup Check with Pin data_q_reg[3][11][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][10][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][11][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][10][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][10][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][10][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445645/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445332/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444902/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444846/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444548/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444513/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444498/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444487/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][11][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 246: MET (1758 ps) Setup Check with Pin data_q_reg[3][11][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][10][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][11][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][10][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][10][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][10][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445645/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445332/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444902/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444846/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444548/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444513/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444498/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444487/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][11][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][11][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 247: MET (1758 ps) Setup Check with Pin data_q_reg[3][25][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][25][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][24][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445798/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445337/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445164/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444962/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444836/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444547/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444514/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444497/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444486/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][25][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][25][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 248: MET (1758 ps) Setup Check with Pin data_q_reg[3][25][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][25][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][24][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445798/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445337/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445164/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444962/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444836/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444547/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444514/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444497/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444486/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][25][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][25][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 249: MET (1758 ps) Setup Check with Pin data_q_reg[3][25][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][25][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][24][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445798/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445337/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445164/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444962/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444836/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444547/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444514/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444497/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444486/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][25][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][25][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 250: MET (1758 ps) Setup Check with Pin data_q_reg[3][25][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][25][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][24][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445798/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445337/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445164/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444962/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444836/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444547/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444514/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444497/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444486/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][25][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][25][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 251: MET (1758 ps) Setup Check with Pin data_q_reg[3][25][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][25][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][24][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445798/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445337/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445164/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444962/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444836/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444547/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444514/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444497/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444486/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][25][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][25][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 252: MET (1758 ps) Setup Check with Pin data_q_reg[3][25][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][25][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][24][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445798/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445337/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445164/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444962/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444836/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444547/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444514/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444497/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444486/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][25][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][25][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 253: MET (1758 ps) Setup Check with Pin data_q_reg[3][25][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][25][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][24][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445798/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445337/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445164/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444962/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444836/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444547/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444514/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444497/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444486/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][25][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][25][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 254: MET (1758 ps) Setup Check with Pin data_q_reg[3][25][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][25][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][24][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445798/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445337/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445164/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444962/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444836/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444547/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444514/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444497/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444486/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][25][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][25][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 255: MET (1758 ps) Setup Check with Pin data_q_reg[3][25][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][25][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][24][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445798/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445337/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445164/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444962/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444836/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444547/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444514/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444497/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444486/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][25][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][25][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 256: MET (1758 ps) Setup Check with Pin data_q_reg[3][25][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][25][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][24][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445798/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445337/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445164/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444962/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444836/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444547/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444514/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444497/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444486/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][25][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][25][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 257: MET (1758 ps) Setup Check with Pin data_q_reg[3][25][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][25][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][24][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445798/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445337/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445164/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444962/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444836/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444547/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444514/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444497/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444486/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][25][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][25][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 258: MET (1758 ps) Setup Check with Pin data_q_reg[3][25][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][25][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][24][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445798/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445337/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445164/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444962/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444836/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444547/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444514/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444497/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444486/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][25][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][25][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 259: MET (1758 ps) Setup Check with Pin data_q_reg[3][25][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][25][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][24][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445798/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445337/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445164/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444962/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444836/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444547/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444514/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444497/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444486/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][25][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][25][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 260: MET (1758 ps) Setup Check with Pin data_q_reg[3][25][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][25][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][24][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445798/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445337/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445164/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444962/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444836/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444547/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444514/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444497/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444486/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][25][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][25][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 261: MET (1758 ps) Setup Check with Pin data_q_reg[3][25][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][25][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1758                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][24][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][24][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g445798/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g445337/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g445164/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g444962/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g444836/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g444547/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g444514/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g444497/X                 -       A->X   F     or2_2x        17 83.7   146   203     806    (-,-) 
  g444486/X                 -       A->X   R     inv_2x        15 74.8   186   160     966    (-,-) 
  data_q_reg[3][25][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][25][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 262: MET (1759 ps) Setup Check with Pin data_q_reg[2][29][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][29][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][29][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1759                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][29][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][29][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][29][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g447129/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g446292/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g446155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g446013/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g445899/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g445857/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g445845/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g445838/X                 -       A->X   F     or2_2x        18 88.5   153   208     812    (-,-) 
  g445836/X                 -       A->X   R     inv_2x        14 69.8   176   155     966    (-,-) 
  data_q_reg[2][29][6]/SEN  -       -      R     sdffrq_1x     14    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][29][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 263: MET (1759 ps) Setup Check with Pin data_q_reg[2][29][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][29][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][29][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1759                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][29][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][29][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][29][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g447129/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g446292/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g446155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g446013/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g445899/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g445857/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g445845/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g445838/X                 -       A->X   F     or2_2x        18 88.5   153   208     812    (-,-) 
  g445836/X                 -       A->X   R     inv_2x        14 69.8   176   155     966    (-,-) 
  data_q_reg[2][29][0]/SEN  -       -      R     sdffrq_1x     14    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][29][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 264: MET (1759 ps) Setup Check with Pin data_q_reg[2][29][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][29][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][29][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1759                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][29][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][29][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][29][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g447129/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g446292/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g446155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g446013/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g445899/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g445857/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g445845/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g445838/X                 -       A->X   F     or2_2x        18 88.5   153   208     812    (-,-) 
  g445836/X                 -       A->X   R     inv_2x        14 69.8   176   155     966    (-,-) 
  data_q_reg[2][29][5]/SEN  -       -      R     sdffrq_1x     14    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][29][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 265: MET (1759 ps) Setup Check with Pin data_q_reg[2][29][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][29][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][29][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1759                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][29][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][29][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][29][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g447129/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g446292/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g446155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g446013/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g445899/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g445857/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g445845/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g445838/X                 -       A->X   F     or2_2x        18 88.5   153   208     812    (-,-) 
  g445836/X                 -       A->X   R     inv_2x        14 69.8   176   155     966    (-,-) 
  data_q_reg[2][29][3]/SEN  -       -      R     sdffrq_1x     14    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][29][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 266: MET (1759 ps) Setup Check with Pin data_q_reg[2][29][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][29][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][29][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1759                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][29][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][29][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][29][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g447129/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g446292/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g446155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g446013/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g445899/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g445857/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g445845/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g445838/X                 -       A->X   F     or2_2x        18 88.5   153   208     812    (-,-) 
  g445836/X                 -       A->X   R     inv_2x        14 69.8   176   155     966    (-,-) 
  data_q_reg[2][29][7]/SEN  -       -      R     sdffrq_1x     14    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][29][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 267: MET (1759 ps) Setup Check with Pin data_q_reg[2][29][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][29][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][29][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1759                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][29][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][29][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][29][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g447129/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g446292/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g446155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g446013/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g445899/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g445857/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g445845/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g445838/X                 -       A->X   F     or2_2x        18 88.5   153   208     812    (-,-) 
  g445836/X                 -       A->X   R     inv_2x        14 69.8   176   155     966    (-,-) 
  data_q_reg[2][29][11]/SEN -       -      R     sdffrq_1x     14    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][29][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 268: MET (1759 ps) Setup Check with Pin data_q_reg[2][29][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][29][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][29][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1759                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][29][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][29][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][29][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g447129/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g446292/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g446155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g446013/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g445899/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g445857/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g445845/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g445838/X                 -       A->X   F     or2_2x        18 88.5   153   208     812    (-,-) 
  g445836/X                 -       A->X   R     inv_2x        14 69.8   176   155     966    (-,-) 
  data_q_reg[2][29][12]/SEN -       -      R     sdffrq_1x     14    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][29][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 269: MET (1759 ps) Setup Check with Pin data_q_reg[2][29][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][29][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][29][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1759                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][29][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][29][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][29][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g447129/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g446292/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g446155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g446013/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g445899/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g445857/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g445845/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g445838/X                 -       A->X   F     or2_2x        18 88.5   153   208     812    (-,-) 
  g445836/X                 -       A->X   R     inv_2x        14 69.8   176   155     966    (-,-) 
  data_q_reg[2][29][13]/SEN -       -      R     sdffrq_1x     14    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][29][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 270: MET (1759 ps) Setup Check with Pin data_q_reg[2][29][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][29][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][29][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1759                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][29][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][29][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][29][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g447129/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g446292/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g446155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g446013/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g445899/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g445857/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g445845/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g445838/X                 -       A->X   F     or2_2x        18 88.5   153   208     812    (-,-) 
  g445836/X                 -       A->X   R     inv_2x        14 69.8   176   155     966    (-,-) 
  data_q_reg[2][29][2]/SEN  -       -      R     sdffrq_1x     14    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][29][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 271: MET (1759 ps) Setup Check with Pin data_q_reg[2][29][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][29][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][29][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1759                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][29][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][29][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][29][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g447129/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g446292/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g446155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g446013/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g445899/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g445857/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g445845/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g445838/X                 -       A->X   F     or2_2x        18 88.5   153   208     812    (-,-) 
  g445836/X                 -       A->X   R     inv_2x        14 69.8   176   155     966    (-,-) 
  data_q_reg[2][29][1]/SEN  -       -      R     sdffrq_1x     14    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][29][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 272: MET (1759 ps) Setup Check with Pin data_q_reg[2][31][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][29][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][31][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1759                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][29][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][29][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][29][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g447129/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g446292/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g446155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g446013/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g445899/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g445857/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g445845/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g445838/X                 -       A->X   F     or2_2x        18 88.5   153   208     812    (-,-) 
  g445836/X                 -       A->X   R     inv_2x        14 69.8   176   155     966    (-,-) 
  data_q_reg[2][31][15]/SEN -       -      R     sdffrq_1x     14    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][31][15]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 273: MET (1759 ps) Setup Check with Pin data_q_reg[2][29][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][29][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][29][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1759                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][29][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][29][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][29][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g447129/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g446292/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g446155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g446013/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g445899/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g445857/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g445845/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g445838/X                 -       A->X   F     or2_2x        18 88.5   153   208     812    (-,-) 
  g445836/X                 -       A->X   R     inv_2x        14 69.8   176   155     966    (-,-) 
  data_q_reg[2][29][4]/SEN  -       -      R     sdffrq_1x     14    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][29][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 274: MET (1759 ps) Setup Check with Pin data_q_reg[2][29][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][29][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][29][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1759                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][29][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][29][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][29][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g447129/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g446292/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g446155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g446013/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g445899/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g445857/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g445845/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g445838/X                 -       A->X   F     or2_2x        18 88.5   153   208     812    (-,-) 
  g445836/X                 -       A->X   R     inv_2x        14 69.8   176   155     966    (-,-) 
  data_q_reg[2][29][8]/SEN  -       -      R     sdffrq_1x     14    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][29][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 275: MET (1759 ps) Setup Check with Pin data_q_reg[2][29][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][29][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][29][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     275                  
       Uncertainty:-       0                  
     Required Time:=    2725                  
      Launch Clock:-       0                  
         Data Path:-     966                  
             Slack:=    1759                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][29][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][29][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][29][11]/Q   -       CLK->Q R     sdffrq_1x      5 14.6   100   209     209    (-,-) 
  g447129/X                 -       A->X   F     inv_1x         1  3.6    36    35     244    (-,-) 
  g446292/X                 -       B0->X  R     oai22_1x       2  6.5   105    80     324    (-,-) 
  g446155/X                 -       A->X   F     nor3_1x        1  3.6    51    62     385    (-,-) 
  g446013/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     447    (-,-) 
  g445899/X                 -       C->X   F     oai21_1x       1  3.6    45    52     498    (-,-) 
  g445857/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     557    (-,-) 
  g445845/X                 -       A->X   F     nor3_1x        1  3.0    42    46     603    (-,-) 
  g445838/X                 -       A->X   F     or2_2x        18 88.5   153   208     812    (-,-) 
  g445836/X                 -       A->X   R     inv_2x        14 69.8   176   155     966    (-,-) 
  data_q_reg[2][29][9]/SEN  -       -      R     sdffrq_1x     14    -     -     0     966    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][29][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 276: MET (1760 ps) Setup Check with Pin data_q_reg[3][18][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][18][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1760                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][19][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][19][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g444751/X                 -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444631/X                 -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444567/X                 -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444502/X                 -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444475/X                 -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444460/X                 -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444319/X                 -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444230/X                 -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g443951/X                 -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g443706/X                 -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g443584/X                 -       A->X   R     nor3_1x        1  3.1    77    62     768    (-,-) 
  g443478/X                 -       A->X   R     or2_2x        17 85.4   204   193     960    (-,-) 
  data_q_reg[3][18][11]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][18][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 277: MET (1760 ps) Setup Check with Pin data_q_reg[3][18][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][18][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1760                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][19][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][19][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g444751/X                 -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444631/X                 -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444567/X                 -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444502/X                 -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444475/X                 -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444460/X                 -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444319/X                 -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444230/X                 -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g443951/X                 -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g443706/X                 -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g443584/X                 -       A->X   R     nor3_1x        1  3.1    77    62     768    (-,-) 
  g443478/X                 -       A->X   R     or2_2x        17 85.4   204   193     960    (-,-) 
  data_q_reg[3][18][10]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][18][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 278: MET (1760 ps) Setup Check with Pin data_q_reg[3][18][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][18][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1760                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g444751/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444631/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444567/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444502/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444475/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444460/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444319/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444230/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g443951/X                -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g443706/X                -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g443584/X                -       A->X   R     nor3_1x        1  3.1    77    62     768    (-,-) 
  g443478/X                -       A->X   R     or2_2x        17 85.4   204   193     960    (-,-) 
  data_q_reg[3][18][4]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][18][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 279: MET (1760 ps) Setup Check with Pin data_q_reg[3][18][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][18][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1760                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g444751/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444631/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444567/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444502/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444475/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444460/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444319/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444230/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g443951/X                -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g443706/X                -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g443584/X                -       A->X   R     nor3_1x        1  3.1    77    62     768    (-,-) 
  g443478/X                -       A->X   R     or2_2x        17 85.4   204   193     960    (-,-) 
  data_q_reg[3][18][6]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][18][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 280: MET (1760 ps) Setup Check with Pin data_q_reg[3][18][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][18][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1760                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g444751/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444631/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444567/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444502/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444475/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444460/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444319/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444230/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g443951/X                -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g443706/X                -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g443584/X                -       A->X   R     nor3_1x        1  3.1    77    62     768    (-,-) 
  g443478/X                -       A->X   R     or2_2x        17 85.4   204   193     960    (-,-) 
  data_q_reg[3][18][5]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][18][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 281: MET (1760 ps) Setup Check with Pin data_q_reg[3][18][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][18][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1760                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g444751/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444631/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444567/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444502/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444475/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444460/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444319/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444230/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g443951/X                -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g443706/X                -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g443584/X                -       A->X   R     nor3_1x        1  3.1    77    62     768    (-,-) 
  g443478/X                -       A->X   R     or2_2x        17 85.4   204   193     960    (-,-) 
  data_q_reg[3][18][8]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][18][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 282: MET (1760 ps) Setup Check with Pin data_q_reg[3][18][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][18][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1760                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g444751/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444631/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444567/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444502/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444475/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444460/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444319/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444230/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g443951/X                -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g443706/X                -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g443584/X                -       A->X   R     nor3_1x        1  3.1    77    62     768    (-,-) 
  g443478/X                -       A->X   R     or2_2x        17 85.4   204   193     960    (-,-) 
  data_q_reg[3][18][1]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][18][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 283: MET (1760 ps) Setup Check with Pin data_q_reg[3][18][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][18][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1760                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g444751/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444631/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444567/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444502/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444475/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444460/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444319/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444230/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g443951/X                -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g443706/X                -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g443584/X                -       A->X   R     nor3_1x        1  3.1    77    62     768    (-,-) 
  g443478/X                -       A->X   R     or2_2x        17 85.4   204   193     960    (-,-) 
  data_q_reg[3][18][9]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][18][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 284: MET (1760 ps) Setup Check with Pin data_q_reg[3][18][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][18][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1760                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][19][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][19][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g444751/X                 -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444631/X                 -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444567/X                 -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444502/X                 -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444475/X                 -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444460/X                 -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444319/X                 -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444230/X                 -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g443951/X                 -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g443706/X                 -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g443584/X                 -       A->X   R     nor3_1x        1  3.1    77    62     768    (-,-) 
  g443478/X                 -       A->X   R     or2_2x        17 85.4   204   193     960    (-,-) 
  data_q_reg[3][18][12]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][18][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 285: MET (1760 ps) Setup Check with Pin data_q_reg[3][18][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][18][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1760                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][19][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][19][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g444751/X                 -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444631/X                 -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444567/X                 -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444502/X                 -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444475/X                 -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444460/X                 -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444319/X                 -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444230/X                 -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g443951/X                 -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g443706/X                 -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g443584/X                 -       A->X   R     nor3_1x        1  3.1    77    62     768    (-,-) 
  g443478/X                 -       A->X   R     or2_2x        17 85.4   204   193     960    (-,-) 
  data_q_reg[3][18][14]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][18][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 286: MET (1760 ps) Setup Check with Pin data_q_reg[3][18][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][18][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1760                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g444751/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444631/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444567/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444502/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444475/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444460/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444319/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444230/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g443951/X                -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g443706/X                -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g443584/X                -       A->X   R     nor3_1x        1  3.1    77    62     768    (-,-) 
  g443478/X                -       A->X   R     or2_2x        17 85.4   204   193     960    (-,-) 
  data_q_reg[3][18][2]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][18][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 287: MET (1760 ps) Setup Check with Pin data_q_reg[3][18][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][18][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1760                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][19][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][19][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g444751/X                 -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444631/X                 -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444567/X                 -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444502/X                 -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444475/X                 -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444460/X                 -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444319/X                 -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444230/X                 -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g443951/X                 -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g443706/X                 -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g443584/X                 -       A->X   R     nor3_1x        1  3.1    77    62     768    (-,-) 
  g443478/X                 -       A->X   R     or2_2x        17 85.4   204   193     960    (-,-) 
  data_q_reg[3][18][13]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][18][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 288: MET (1760 ps) Setup Check with Pin data_q_reg[3][18][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][18][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1760                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][19][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][19][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g444751/X                 -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444631/X                 -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444567/X                 -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444502/X                 -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444475/X                 -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444460/X                 -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444319/X                 -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444230/X                 -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g443951/X                 -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g443706/X                 -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g443584/X                 -       A->X   R     nor3_1x        1  3.1    77    62     768    (-,-) 
  g443478/X                 -       A->X   R     or2_2x        17 85.4   204   193     960    (-,-) 
  data_q_reg[3][18][15]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][18][15]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 289: MET (1760 ps) Setup Check with Pin data_q_reg[3][18][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][18][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1760                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g444751/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444631/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444567/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444502/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444475/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444460/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444319/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444230/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g443951/X                -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g443706/X                -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g443584/X                -       A->X   R     nor3_1x        1  3.1    77    62     768    (-,-) 
  g443478/X                -       A->X   R     or2_2x        17 85.4   204   193     960    (-,-) 
  data_q_reg[3][18][7]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][18][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 290: MET (1760 ps) Setup Check with Pin data_q_reg[3][18][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][18][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1760                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g444751/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444631/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444567/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444502/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444475/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444460/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444319/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444230/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g443951/X                -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g443706/X                -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g443584/X                -       A->X   R     nor3_1x        1  3.1    77    62     768    (-,-) 
  g443478/X                -       A->X   R     or2_2x        17 85.4   204   193     960    (-,-) 
  data_q_reg[3][18][3]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][18][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 291: MET (1760 ps) Setup Check with Pin data_q_reg[3][18][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][18][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1760                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g444751/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g444631/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444567/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444502/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444475/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444460/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444319/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444230/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g443951/X                -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g443706/X                -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g443584/X                -       A->X   R     nor3_1x        1  3.1    77    62     768    (-,-) 
  g443478/X                -       A->X   R     or2_2x        17 85.4   204   193     960    (-,-) 
  data_q_reg[3][18][0]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][18][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 292: MET (1761 ps) Setup Check with Pin data_q_reg[3][6][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][6][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     963                  
             Slack:=    1761                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][6][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g445519/X                -       A->X   F     inv_1x         2  6.8    39    44     241    (-,-) 
  g445022/X                -       B0->X  R     oai22_1x       2  6.5   105    80     321    (-,-) 
  g444938/X                -       A->X   F     nor3_1x        1  3.6    51    62     383    (-,-) 
  g444843/X                -       C->X   R     aoi21_1x       1  3.6    60    61     444    (-,-) 
  g444618/X                -       C->X   F     oai21_1x       1  3.6    45    52     496    (-,-) 
  g444515/X                -       C->X   R     aoi21_1x       1  3.4    59    59     554    (-,-) 
  g444491/X                -       A->X   F     nor3_1x        1  3.0    42    46     600    (-,-) 
  g444473/X                -       A->X   F     or2_2x        17 83.7   146   203     803    (-,-) 
  g444462/X                -       A->X   R     inv_2x        15 74.8   186   160     963    (-,-) 
  data_q_reg[3][6][10]/SEN -       -      R     sdffrq_1x     15    -     -     0     963    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][6][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 293: MET (1761 ps) Setup Check with Pin data_q_reg[3][6][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][6][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     963                  
             Slack:=    1761                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][6][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g445519/X                -       A->X   F     inv_1x         2  6.8    39    44     241    (-,-) 
  g445022/X                -       B0->X  R     oai22_1x       2  6.5   105    80     321    (-,-) 
  g444938/X                -       A->X   F     nor3_1x        1  3.6    51    62     383    (-,-) 
  g444843/X                -       C->X   R     aoi21_1x       1  3.6    60    61     444    (-,-) 
  g444618/X                -       C->X   F     oai21_1x       1  3.6    45    52     496    (-,-) 
  g444515/X                -       C->X   R     aoi21_1x       1  3.4    59    59     554    (-,-) 
  g444491/X                -       A->X   F     nor3_1x        1  3.0    42    46     600    (-,-) 
  g444473/X                -       A->X   F     or2_2x        17 83.7   146   203     803    (-,-) 
  g444462/X                -       A->X   R     inv_2x        15 74.8   186   160     963    (-,-) 
  data_q_reg[3][6][6]/SEN  -       -      R     sdffrq_1x     15    -     -     0     963    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][6][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 294: MET (1761 ps) Setup Check with Pin data_q_reg[3][6][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][6][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     963                  
             Slack:=    1761                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][6][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g445519/X                -       A->X   F     inv_1x         2  6.8    39    44     241    (-,-) 
  g445022/X                -       B0->X  R     oai22_1x       2  6.5   105    80     321    (-,-) 
  g444938/X                -       A->X   F     nor3_1x        1  3.6    51    62     383    (-,-) 
  g444843/X                -       C->X   R     aoi21_1x       1  3.6    60    61     444    (-,-) 
  g444618/X                -       C->X   F     oai21_1x       1  3.6    45    52     496    (-,-) 
  g444515/X                -       C->X   R     aoi21_1x       1  3.4    59    59     554    (-,-) 
  g444491/X                -       A->X   F     nor3_1x        1  3.0    42    46     600    (-,-) 
  g444473/X                -       A->X   F     or2_2x        17 83.7   146   203     803    (-,-) 
  g444462/X                -       A->X   R     inv_2x        15 74.8   186   160     963    (-,-) 
  data_q_reg[3][6][11]/SEN -       -      R     sdffrq_1x     15    -     -     0     963    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][6][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 295: MET (1761 ps) Setup Check with Pin data_q_reg[3][6][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][6][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     963                  
             Slack:=    1761                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][6][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g445519/X                -       A->X   F     inv_1x         2  6.8    39    44     241    (-,-) 
  g445022/X                -       B0->X  R     oai22_1x       2  6.5   105    80     321    (-,-) 
  g444938/X                -       A->X   F     nor3_1x        1  3.6    51    62     383    (-,-) 
  g444843/X                -       C->X   R     aoi21_1x       1  3.6    60    61     444    (-,-) 
  g444618/X                -       C->X   F     oai21_1x       1  3.6    45    52     496    (-,-) 
  g444515/X                -       C->X   R     aoi21_1x       1  3.4    59    59     554    (-,-) 
  g444491/X                -       A->X   F     nor3_1x        1  3.0    42    46     600    (-,-) 
  g444473/X                -       A->X   F     or2_2x        17 83.7   146   203     803    (-,-) 
  g444462/X                -       A->X   R     inv_2x        15 74.8   186   160     963    (-,-) 
  data_q_reg[3][6][7]/SEN  -       -      R     sdffrq_1x     15    -     -     0     963    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][6][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 296: MET (1761 ps) Setup Check with Pin data_q_reg[3][6][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][6][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     963                  
             Slack:=    1761                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][6][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g445519/X                -       A->X   F     inv_1x         2  6.8    39    44     241    (-,-) 
  g445022/X                -       B0->X  R     oai22_1x       2  6.5   105    80     321    (-,-) 
  g444938/X                -       A->X   F     nor3_1x        1  3.6    51    62     383    (-,-) 
  g444843/X                -       C->X   R     aoi21_1x       1  3.6    60    61     444    (-,-) 
  g444618/X                -       C->X   F     oai21_1x       1  3.6    45    52     496    (-,-) 
  g444515/X                -       C->X   R     aoi21_1x       1  3.4    59    59     554    (-,-) 
  g444491/X                -       A->X   F     nor3_1x        1  3.0    42    46     600    (-,-) 
  g444473/X                -       A->X   F     or2_2x        17 83.7   146   203     803    (-,-) 
  g444462/X                -       A->X   R     inv_2x        15 74.8   186   160     963    (-,-) 
  data_q_reg[3][6][5]/SEN  -       -      R     sdffrq_1x     15    -     -     0     963    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][6][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 297: MET (1761 ps) Setup Check with Pin data_q_reg[3][6][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][6][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     963                  
             Slack:=    1761                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][6][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g445519/X                -       A->X   F     inv_1x         2  6.8    39    44     241    (-,-) 
  g445022/X                -       B0->X  R     oai22_1x       2  6.5   105    80     321    (-,-) 
  g444938/X                -       A->X   F     nor3_1x        1  3.6    51    62     383    (-,-) 
  g444843/X                -       C->X   R     aoi21_1x       1  3.6    60    61     444    (-,-) 
  g444618/X                -       C->X   F     oai21_1x       1  3.6    45    52     496    (-,-) 
  g444515/X                -       C->X   R     aoi21_1x       1  3.4    59    59     554    (-,-) 
  g444491/X                -       A->X   F     nor3_1x        1  3.0    42    46     600    (-,-) 
  g444473/X                -       A->X   F     or2_2x        17 83.7   146   203     803    (-,-) 
  g444462/X                -       A->X   R     inv_2x        15 74.8   186   160     963    (-,-) 
  data_q_reg[3][6][0]/SEN  -       -      R     sdffrq_1x     15    -     -     0     963    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][6][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 298: MET (1761 ps) Setup Check with Pin data_q_reg[3][6][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][6][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     963                  
             Slack:=    1761                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][6][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g445519/X                -       A->X   F     inv_1x         2  6.8    39    44     241    (-,-) 
  g445022/X                -       B0->X  R     oai22_1x       2  6.5   105    80     321    (-,-) 
  g444938/X                -       A->X   F     nor3_1x        1  3.6    51    62     383    (-,-) 
  g444843/X                -       C->X   R     aoi21_1x       1  3.6    60    61     444    (-,-) 
  g444618/X                -       C->X   F     oai21_1x       1  3.6    45    52     496    (-,-) 
  g444515/X                -       C->X   R     aoi21_1x       1  3.4    59    59     554    (-,-) 
  g444491/X                -       A->X   F     nor3_1x        1  3.0    42    46     600    (-,-) 
  g444473/X                -       A->X   F     or2_2x        17 83.7   146   203     803    (-,-) 
  g444462/X                -       A->X   R     inv_2x        15 74.8   186   160     963    (-,-) 
  data_q_reg[3][6][13]/SEN -       -      R     sdffrq_1x     15    -     -     0     963    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][6][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 299: MET (1761 ps) Setup Check with Pin data_q_reg[3][6][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][6][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     963                  
             Slack:=    1761                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][6][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g445519/X                -       A->X   F     inv_1x         2  6.8    39    44     241    (-,-) 
  g445022/X                -       B0->X  R     oai22_1x       2  6.5   105    80     321    (-,-) 
  g444938/X                -       A->X   F     nor3_1x        1  3.6    51    62     383    (-,-) 
  g444843/X                -       C->X   R     aoi21_1x       1  3.6    60    61     444    (-,-) 
  g444618/X                -       C->X   F     oai21_1x       1  3.6    45    52     496    (-,-) 
  g444515/X                -       C->X   R     aoi21_1x       1  3.4    59    59     554    (-,-) 
  g444491/X                -       A->X   F     nor3_1x        1  3.0    42    46     600    (-,-) 
  g444473/X                -       A->X   F     or2_2x        17 83.7   146   203     803    (-,-) 
  g444462/X                -       A->X   R     inv_2x        15 74.8   186   160     963    (-,-) 
  data_q_reg[3][6][14]/SEN -       -      R     sdffrq_1x     15    -     -     0     963    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][6][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 300: MET (1761 ps) Setup Check with Pin data_q_reg[3][6][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][6][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     963                  
             Slack:=    1761                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][6][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g445519/X                -       A->X   F     inv_1x         2  6.8    39    44     241    (-,-) 
  g445022/X                -       B0->X  R     oai22_1x       2  6.5   105    80     321    (-,-) 
  g444938/X                -       A->X   F     nor3_1x        1  3.6    51    62     383    (-,-) 
  g444843/X                -       C->X   R     aoi21_1x       1  3.6    60    61     444    (-,-) 
  g444618/X                -       C->X   F     oai21_1x       1  3.6    45    52     496    (-,-) 
  g444515/X                -       C->X   R     aoi21_1x       1  3.4    59    59     554    (-,-) 
  g444491/X                -       A->X   F     nor3_1x        1  3.0    42    46     600    (-,-) 
  g444473/X                -       A->X   F     or2_2x        17 83.7   146   203     803    (-,-) 
  g444462/X                -       A->X   R     inv_2x        15 74.8   186   160     963    (-,-) 
  data_q_reg[3][6][12]/SEN -       -      R     sdffrq_1x     15    -     -     0     963    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][6][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 301: MET (1761 ps) Setup Check with Pin data_q_reg[3][6][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][6][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     963                  
             Slack:=    1761                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][6][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g445519/X                -       A->X   F     inv_1x         2  6.8    39    44     241    (-,-) 
  g445022/X                -       B0->X  R     oai22_1x       2  6.5   105    80     321    (-,-) 
  g444938/X                -       A->X   F     nor3_1x        1  3.6    51    62     383    (-,-) 
  g444843/X                -       C->X   R     aoi21_1x       1  3.6    60    61     444    (-,-) 
  g444618/X                -       C->X   F     oai21_1x       1  3.6    45    52     496    (-,-) 
  g444515/X                -       C->X   R     aoi21_1x       1  3.4    59    59     554    (-,-) 
  g444491/X                -       A->X   F     nor3_1x        1  3.0    42    46     600    (-,-) 
  g444473/X                -       A->X   F     or2_2x        17 83.7   146   203     803    (-,-) 
  g444462/X                -       A->X   R     inv_2x        15 74.8   186   160     963    (-,-) 
  data_q_reg[3][6][3]/SEN  -       -      R     sdffrq_1x     15    -     -     0     963    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][6][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 302: MET (1761 ps) Setup Check with Pin data_q_reg[3][6][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][6][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     963                  
             Slack:=    1761                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][6][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g445519/X                -       A->X   F     inv_1x         2  6.8    39    44     241    (-,-) 
  g445022/X                -       B0->X  R     oai22_1x       2  6.5   105    80     321    (-,-) 
  g444938/X                -       A->X   F     nor3_1x        1  3.6    51    62     383    (-,-) 
  g444843/X                -       C->X   R     aoi21_1x       1  3.6    60    61     444    (-,-) 
  g444618/X                -       C->X   F     oai21_1x       1  3.6    45    52     496    (-,-) 
  g444515/X                -       C->X   R     aoi21_1x       1  3.4    59    59     554    (-,-) 
  g444491/X                -       A->X   F     nor3_1x        1  3.0    42    46     600    (-,-) 
  g444473/X                -       A->X   F     or2_2x        17 83.7   146   203     803    (-,-) 
  g444462/X                -       A->X   R     inv_2x        15 74.8   186   160     963    (-,-) 
  data_q_reg[3][6][1]/SEN  -       -      R     sdffrq_1x     15    -     -     0     963    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][6][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 303: MET (1761 ps) Setup Check with Pin data_q_reg[3][6][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][6][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     963                  
             Slack:=    1761                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][6][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g445519/X                -       A->X   F     inv_1x         2  6.8    39    44     241    (-,-) 
  g445022/X                -       B0->X  R     oai22_1x       2  6.5   105    80     321    (-,-) 
  g444938/X                -       A->X   F     nor3_1x        1  3.6    51    62     383    (-,-) 
  g444843/X                -       C->X   R     aoi21_1x       1  3.6    60    61     444    (-,-) 
  g444618/X                -       C->X   F     oai21_1x       1  3.6    45    52     496    (-,-) 
  g444515/X                -       C->X   R     aoi21_1x       1  3.4    59    59     554    (-,-) 
  g444491/X                -       A->X   F     nor3_1x        1  3.0    42    46     600    (-,-) 
  g444473/X                -       A->X   F     or2_2x        17 83.7   146   203     803    (-,-) 
  g444462/X                -       A->X   R     inv_2x        15 74.8   186   160     963    (-,-) 
  data_q_reg[3][6][8]/SEN  -       -      R     sdffrq_1x     15    -     -     0     963    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][6][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 304: MET (1761 ps) Setup Check with Pin data_q_reg[3][6][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][6][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     963                  
             Slack:=    1761                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][6][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g445519/X                -       A->X   F     inv_1x         2  6.8    39    44     241    (-,-) 
  g445022/X                -       B0->X  R     oai22_1x       2  6.5   105    80     321    (-,-) 
  g444938/X                -       A->X   F     nor3_1x        1  3.6    51    62     383    (-,-) 
  g444843/X                -       C->X   R     aoi21_1x       1  3.6    60    61     444    (-,-) 
  g444618/X                -       C->X   F     oai21_1x       1  3.6    45    52     496    (-,-) 
  g444515/X                -       C->X   R     aoi21_1x       1  3.4    59    59     554    (-,-) 
  g444491/X                -       A->X   F     nor3_1x        1  3.0    42    46     600    (-,-) 
  g444473/X                -       A->X   F     or2_2x        17 83.7   146   203     803    (-,-) 
  g444462/X                -       A->X   R     inv_2x        15 74.8   186   160     963    (-,-) 
  data_q_reg[3][6][4]/SEN  -       -      R     sdffrq_1x     15    -     -     0     963    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][6][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 305: MET (1761 ps) Setup Check with Pin data_q_reg[3][6][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][6][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     963                  
             Slack:=    1761                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][6][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g445519/X                -       A->X   F     inv_1x         2  6.8    39    44     241    (-,-) 
  g445022/X                -       B0->X  R     oai22_1x       2  6.5   105    80     321    (-,-) 
  g444938/X                -       A->X   F     nor3_1x        1  3.6    51    62     383    (-,-) 
  g444843/X                -       C->X   R     aoi21_1x       1  3.6    60    61     444    (-,-) 
  g444618/X                -       C->X   F     oai21_1x       1  3.6    45    52     496    (-,-) 
  g444515/X                -       C->X   R     aoi21_1x       1  3.4    59    59     554    (-,-) 
  g444491/X                -       A->X   F     nor3_1x        1  3.0    42    46     600    (-,-) 
  g444473/X                -       A->X   F     or2_2x        17 83.7   146   203     803    (-,-) 
  g444462/X                -       A->X   R     inv_2x        15 74.8   186   160     963    (-,-) 
  data_q_reg[3][6][2]/SEN  -       -      R     sdffrq_1x     15    -     -     0     963    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][6][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 306: MET (1761 ps) Setup Check with Pin data_q_reg[3][6][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][6][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     276                  
       Uncertainty:-       0                  
     Required Time:=    2724                  
      Launch Clock:-       0                  
         Data Path:-     963                  
             Slack:=    1761                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][6][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][6][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][6][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.5    83   197     197    (-,-) 
  g445519/X                -       A->X   F     inv_1x         2  6.8    39    44     241    (-,-) 
  g445022/X                -       B0->X  R     oai22_1x       2  6.5   105    80     321    (-,-) 
  g444938/X                -       A->X   F     nor3_1x        1  3.6    51    62     383    (-,-) 
  g444843/X                -       C->X   R     aoi21_1x       1  3.6    60    61     444    (-,-) 
  g444618/X                -       C->X   F     oai21_1x       1  3.6    45    52     496    (-,-) 
  g444515/X                -       C->X   R     aoi21_1x       1  3.4    59    59     554    (-,-) 
  g444491/X                -       A->X   F     nor3_1x        1  3.0    42    46     600    (-,-) 
  g444473/X                -       A->X   F     or2_2x        17 83.7   146   203     803    (-,-) 
  g444462/X                -       A->X   R     inv_2x        15 74.8   186   160     963    (-,-) 
  data_q_reg[3][6][9]/SEN  -       -      R     sdffrq_1x     15    -     -     0     963    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][6][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 307: MET (1761 ps) Setup Check with Pin data_q_reg[3][8][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][8][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1761                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][9][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][9][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][9][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445782/X               -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445541/X               -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g445289/X               -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444964/X               -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444891/X               -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444837/X               -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444700/X               -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444622/X               -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444520/X               -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g444468/X               -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g444450/X               -       A->X   R     nor3_1x        1  3.1    76    62     768    (-,-) 
  g444366/X               -       A->X   R     or2_2x        17 85.4   204   192     960    (-,-) 
  data_q_reg[3][8][2]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][8][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 308: MET (1761 ps) Setup Check with Pin data_q_reg[3][8][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][8][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1761                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][9][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][9][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][9][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445782/X               -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445541/X               -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g445289/X               -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444964/X               -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444891/X               -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444837/X               -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444700/X               -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444622/X               -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444520/X               -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g444468/X               -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g444450/X               -       A->X   R     nor3_1x        1  3.1    76    62     768    (-,-) 
  g444366/X               -       A->X   R     or2_2x        17 85.4   204   192     960    (-,-) 
  data_q_reg[3][8][1]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][8][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 309: MET (1761 ps) Setup Check with Pin data_q_reg[3][8][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][8][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1761                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][9][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][9][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][9][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445782/X               -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445541/X               -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g445289/X               -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444964/X               -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444891/X               -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444837/X               -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444700/X               -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444622/X               -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444520/X               -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g444468/X               -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g444450/X               -       A->X   R     nor3_1x        1  3.1    76    62     768    (-,-) 
  g444366/X               -       A->X   R     or2_2x        17 85.4   204   192     960    (-,-) 
  data_q_reg[3][8][8]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][8][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 310: MET (1761 ps) Setup Check with Pin data_q_reg[3][8][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][8][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1761                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][9][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][9][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][9][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445782/X               -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445541/X               -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g445289/X               -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444964/X               -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444891/X               -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444837/X               -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444700/X               -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444622/X               -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444520/X               -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g444468/X               -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g444450/X               -       A->X   R     nor3_1x        1  3.1    76    62     768    (-,-) 
  g444366/X               -       A->X   R     or2_2x        17 85.4   204   192     960    (-,-) 
  data_q_reg[3][8][4]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][8][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 311: MET (1761 ps) Setup Check with Pin data_q_reg[3][8][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][8][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1761                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][9][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][9][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][9][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445782/X               -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445541/X               -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g445289/X               -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444964/X               -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444891/X               -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444837/X               -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444700/X               -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444622/X               -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444520/X               -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g444468/X               -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g444450/X               -       A->X   R     nor3_1x        1  3.1    76    62     768    (-,-) 
  g444366/X               -       A->X   R     or2_2x        17 85.4   204   192     960    (-,-) 
  data_q_reg[3][8][3]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][8][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 312: MET (1761 ps) Setup Check with Pin data_q_reg[3][8][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][8][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1761                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][9][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][9][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][9][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445782/X               -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445541/X               -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g445289/X               -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444964/X               -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444891/X               -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444837/X               -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444700/X               -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444622/X               -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444520/X               -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g444468/X               -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g444450/X               -       A->X   R     nor3_1x        1  3.1    76    62     768    (-,-) 
  g444366/X               -       A->X   R     or2_2x        17 85.4   204   192     960    (-,-) 
  data_q_reg[3][8][5]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][8][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 313: MET (1761 ps) Setup Check with Pin data_q_reg[3][8][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][8][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1761                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][9][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][9][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][9][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445782/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445541/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g445289/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444964/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444891/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444837/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444700/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444622/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444520/X                -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g444468/X                -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g444450/X                -       A->X   R     nor3_1x        1  3.1    76    62     768    (-,-) 
  g444366/X                -       A->X   R     or2_2x        17 85.4   204   192     960    (-,-) 
  data_q_reg[3][8][11]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][8][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 314: MET (1761 ps) Setup Check with Pin data_q_reg[3][8][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][8][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1761                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][9][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][9][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][9][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445782/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445541/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g445289/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444964/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444891/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444837/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444700/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444622/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444520/X                -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g444468/X                -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g444450/X                -       A->X   R     nor3_1x        1  3.1    76    62     768    (-,-) 
  g444366/X                -       A->X   R     or2_2x        17 85.4   204   192     960    (-,-) 
  data_q_reg[3][8][12]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][8][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 315: MET (1761 ps) Setup Check with Pin data_q_reg[3][8][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][8][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1761                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][9][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][9][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][9][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445782/X               -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445541/X               -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g445289/X               -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444964/X               -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444891/X               -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444837/X               -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444700/X               -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444622/X               -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444520/X               -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g444468/X               -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g444450/X               -       A->X   R     nor3_1x        1  3.1    76    62     768    (-,-) 
  g444366/X               -       A->X   R     or2_2x        17 85.4   204   192     960    (-,-) 
  data_q_reg[3][8][9]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][8][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 316: MET (1761 ps) Setup Check with Pin data_q_reg[3][8][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][8][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1761                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][9][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][9][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][9][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445782/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445541/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g445289/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444964/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444891/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444837/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444700/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444622/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444520/X                -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g444468/X                -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g444450/X                -       A->X   R     nor3_1x        1  3.1    76    62     768    (-,-) 
  g444366/X                -       A->X   R     or2_2x        17 85.4   204   192     960    (-,-) 
  data_q_reg[3][8][10]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][8][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 317: MET (1761 ps) Setup Check with Pin data_q_reg[3][8][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][8][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1761                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][9][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][9][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][9][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445782/X               -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445541/X               -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g445289/X               -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444964/X               -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444891/X               -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444837/X               -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444700/X               -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444622/X               -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444520/X               -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g444468/X               -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g444450/X               -       A->X   R     nor3_1x        1  3.1    76    62     768    (-,-) 
  g444366/X               -       A->X   R     or2_2x        17 85.4   204   192     960    (-,-) 
  data_q_reg[3][8][6]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][8][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 318: MET (1761 ps) Setup Check with Pin data_q_reg[3][8][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][8][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1761                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][9][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][9][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][9][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445782/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445541/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g445289/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444964/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444891/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444837/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444700/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444622/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444520/X                -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g444468/X                -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g444450/X                -       A->X   R     nor3_1x        1  3.1    76    62     768    (-,-) 
  g444366/X                -       A->X   R     or2_2x        17 85.4   204   192     960    (-,-) 
  data_q_reg[3][8][14]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][8][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 319: MET (1761 ps) Setup Check with Pin data_q_reg[3][8][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][8][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1761                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][9][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][9][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][9][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445782/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445541/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g445289/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444964/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444891/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444837/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444700/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444622/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444520/X                -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g444468/X                -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g444450/X                -       A->X   R     nor3_1x        1  3.1    76    62     768    (-,-) 
  g444366/X                -       A->X   R     or2_2x        17 85.4   204   192     960    (-,-) 
  data_q_reg[3][8][15]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][8][15]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 320: MET (1761 ps) Setup Check with Pin data_q_reg[3][8][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][8][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1761                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][9][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][9][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][9][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445782/X               -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445541/X               -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g445289/X               -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444964/X               -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444891/X               -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444837/X               -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444700/X               -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444622/X               -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444520/X               -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g444468/X               -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g444450/X               -       A->X   R     nor3_1x        1  3.1    76    62     768    (-,-) 
  g444366/X               -       A->X   R     or2_2x        17 85.4   204   192     960    (-,-) 
  data_q_reg[3][8][7]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][8][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 321: MET (1761 ps) Setup Check with Pin data_q_reg[3][8][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][8][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1761                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][9][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][9][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][9][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445782/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445541/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g445289/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444964/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444891/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444837/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444700/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444622/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444520/X                -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g444468/X                -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g444450/X                -       A->X   R     nor3_1x        1  3.1    76    62     768    (-,-) 
  g444366/X                -       A->X   R     or2_2x        17 85.4   204   192     960    (-,-) 
  data_q_reg[3][8][13]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][8][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 322: MET (1761 ps) Setup Check with Pin data_q_reg[3][8][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][8][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     960                  
             Slack:=    1761                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][9][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  data_q_reg[2][9][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][9][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445782/X               -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445541/X               -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g445289/X               -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444964/X               -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444891/X               -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444837/X               -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444700/X               -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444622/X               -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444520/X               -       B0->X  R     oai22_1x       1  3.7    78    62     662    (-,-) 
  g444468/X               -       A->X   F     aoi21_1x       1  3.4    39    44     706    (-,-) 
  g444450/X               -       A->X   R     nor3_1x        1  3.1    76    62     768    (-,-) 
  g444366/X               -       A->X   R     or2_2x        17 85.4   204   192     960    (-,-) 
  data_q_reg[3][8][0]/SEN -       -      R     sdffrq_1x     17    -     -     0     960    (-,-) 
#-------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][8][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 323: MET (1769 ps) Setup Check with Pin data_q_reg[3][29][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][29][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=    1769                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][29][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][29][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][29][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445577/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445176/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444973/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444844/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444681/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444619/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444552/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444516/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444467/X                -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444318/X                -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444238/X                -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g444117/X                -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_q_reg[3][29][6]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][29][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 324: MET (1769 ps) Setup Check with Pin data_q_reg[3][29][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][29][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=    1769                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][29][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][29][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][29][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445577/X                 -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445176/X                 -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444973/X                 -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444844/X                 -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444681/X                 -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444619/X                 -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444552/X                 -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444516/X                 -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444467/X                 -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444318/X                 -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444238/X                 -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g444117/X                 -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_q_reg[3][29][10]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][29][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 325: MET (1769 ps) Setup Check with Pin data_q_reg[3][29][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][29][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=    1769                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][29][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][29][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][29][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445577/X                 -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445176/X                 -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444973/X                 -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444844/X                 -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444681/X                 -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444619/X                 -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444552/X                 -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444516/X                 -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444467/X                 -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444318/X                 -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444238/X                 -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g444117/X                 -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_q_reg[3][29][11]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][29][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 326: MET (1769 ps) Setup Check with Pin data_q_reg[3][29][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][29][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=    1769                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][29][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][29][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][29][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445577/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445176/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444973/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444844/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444681/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444619/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444552/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444516/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444467/X                -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444318/X                -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444238/X                -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g444117/X                -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_q_reg[3][29][5]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][29][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 327: MET (1769 ps) Setup Check with Pin data_q_reg[3][29][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][29][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=    1769                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][29][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][29][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][29][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445577/X                 -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445176/X                 -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444973/X                 -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444844/X                 -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444681/X                 -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444619/X                 -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444552/X                 -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444516/X                 -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444467/X                 -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444318/X                 -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444238/X                 -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g444117/X                 -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_q_reg[3][29][14]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][29][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 328: MET (1769 ps) Setup Check with Pin data_q_reg[3][29][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][29][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=    1769                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][29][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][29][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][29][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445577/X                 -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445176/X                 -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444973/X                 -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444844/X                 -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444681/X                 -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444619/X                 -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444552/X                 -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444516/X                 -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444467/X                 -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444318/X                 -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444238/X                 -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g444117/X                 -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_q_reg[3][29][13]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][29][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 329: MET (1769 ps) Setup Check with Pin data_q_reg[3][29][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][29][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=    1769                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][29][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][29][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][29][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445577/X                 -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445176/X                 -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444973/X                 -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444844/X                 -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444681/X                 -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444619/X                 -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444552/X                 -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444516/X                 -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444467/X                 -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444318/X                 -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444238/X                 -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g444117/X                 -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_q_reg[3][29][12]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][29][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 330: MET (1769 ps) Setup Check with Pin data_q_reg[3][29][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][29][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=    1769                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][29][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][29][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][29][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445577/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445176/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444973/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444844/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444681/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444619/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444552/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444516/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444467/X                -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444318/X                -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444238/X                -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g444117/X                -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_q_reg[3][29][0]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][29][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 331: MET (1769 ps) Setup Check with Pin data_q_reg[3][29][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][29][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=    1769                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][29][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[2][29][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][29][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445577/X                 -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445176/X                 -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444973/X                 -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444844/X                 -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444681/X                 -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444619/X                 -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444552/X                 -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444516/X                 -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444467/X                 -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444318/X                 -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444238/X                 -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g444117/X                 -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_q_reg[3][29][15]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][29][15]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 332: MET (1769 ps) Setup Check with Pin data_q_reg[3][29][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][29][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=    1769                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][29][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][29][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][29][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445577/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445176/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444973/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444844/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444681/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444619/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444552/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444516/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444467/X                -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444318/X                -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444238/X                -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g444117/X                -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_q_reg[3][29][3]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][29][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 333: MET (1769 ps) Setup Check with Pin data_q_reg[3][29][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][29][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=    1769                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][29][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][29][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][29][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445577/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445176/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444973/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444844/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444681/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444619/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444552/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444516/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444467/X                -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444318/X                -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444238/X                -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g444117/X                -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_q_reg[3][29][7]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][29][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 334: MET (1769 ps) Setup Check with Pin data_q_reg[3][29][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][29][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=    1769                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][29][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][29][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][29][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445577/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445176/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444973/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444844/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444681/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444619/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444552/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444516/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444467/X                -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444318/X                -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444238/X                -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g444117/X                -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_q_reg[3][29][2]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][29][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 335: MET (1769 ps) Setup Check with Pin data_q_reg[3][29][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][29][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=    1769                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][29][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][29][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][29][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445577/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445176/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444973/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444844/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444681/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444619/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444552/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444516/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444467/X                -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444318/X                -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444238/X                -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g444117/X                -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_q_reg[3][29][8]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][29][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 336: MET (1769 ps) Setup Check with Pin data_q_reg[3][29][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][29][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=    1769                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][29][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][29][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][29][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445577/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445176/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444973/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444844/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444681/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444619/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444552/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444516/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444467/X                -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444318/X                -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444238/X                -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g444117/X                -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_q_reg[3][29][1]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][29][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 337: MET (1769 ps) Setup Check with Pin data_q_reg[3][29][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][29][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=    1769                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][29][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][29][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][29][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445577/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445176/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444973/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444844/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444681/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444619/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444552/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444516/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444467/X                -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444318/X                -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444238/X                -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g444117/X                -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_q_reg[3][29][9]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][29][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 338: MET (1769 ps) Setup Check with Pin data_q_reg[3][29][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[2][29][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[3][29][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     279                  
       Uncertainty:-       0                  
     Required Time:=    2721                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=    1769                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[2][29][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[2][29][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[2][29][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g445577/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g445176/X                -       B->X   R     nor2_1x        2  6.3    77    63     288    (-,-) 
  g444973/X                -       A->X   R     or2_1x         1  3.5    27    67     355    (-,-) 
  g444844/X                -       B0->X  F     aoi22_1x       1  3.6    48    40     395    (-,-) 
  g444681/X                -       C->X   F     oa21_1x        1  3.6    27    59     454    (-,-) 
  g444619/X                -       C->X   F     oa21_1x        1  3.6    27    52     506    (-,-) 
  g444552/X                -       C->X   R     aoi21_1x       1  3.5    62    56     562    (-,-) 
  g444516/X                -       C->X   F     aoi21_1x       1  3.6    36    38     600    (-,-) 
  g444467/X                -       A1->X  R     oai22_1x       1  3.7    78    54     653    (-,-) 
  g444318/X                -       A->X   F     aoi21_1x       1  3.4    39    44     697    (-,-) 
  g444238/X                -       A->X   R     nor3_1x        1  3.1    76    62     759    (-,-) 
  g444117/X                -       A->X   R     or2_2x        17 85.4   204   192     952    (-,-) 
  data_q_reg[3][29][4]/SEN -       -      R     sdffrq_1x     17    -     -     0     952    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[3][29][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 339: MET (1784 ps) Setup Check with Pin data_q_reg[11][17][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][1][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][17][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1784                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][1][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][1][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g433626/X                 -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g433504/X                 -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g433318/X                 -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g433239/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g433108/X                 -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g433059/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g432967/X                 -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g432937/X                 -       A->X   F     or2_2x        16 78.8   139   197     773    (-,-) 
  g432935/X                 -       A->X   R     inv_2x        16 79.7   195   164     938    (-,-) 
  data_q_reg[11][17][7]/SEN -       -      R     sdffrq_1x     16    -     -     0     938    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][17][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 340: MET (1784 ps) Setup Check with Pin data_q_reg[11][17][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][1][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][17][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1784                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][1][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][1][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g433626/X                 -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g433504/X                 -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g433318/X                 -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g433239/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g433108/X                 -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g433059/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g432967/X                 -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g432937/X                 -       A->X   F     or2_2x        16 78.8   139   197     773    (-,-) 
  g432935/X                 -       A->X   R     inv_2x        16 79.7   195   164     938    (-,-) 
  data_q_reg[11][17][6]/SEN -       -      R     sdffrq_1x     16    -     -     0     938    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][17][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 341: MET (1784 ps) Setup Check with Pin data_q_reg[11][17][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][1][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][17][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1784                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[10][1][11]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][1][11]/Q    -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g433626/X                  -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g433504/X                  -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g433318/X                  -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g433239/X                  -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g433108/X                  -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g433059/X                  -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g432967/X                  -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g432937/X                  -       A->X   F     or2_2x        16 78.8   139   197     773    (-,-) 
  g432935/X                  -       A->X   R     inv_2x        16 79.7   195   164     938    (-,-) 
  data_q_reg[11][17][14]/SEN -       -      R     sdffrq_1x     16    -     -     0     938    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][17][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 342: MET (1784 ps) Setup Check with Pin data_q_reg[11][17][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][1][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][17][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1784                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[10][1][11]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][1][11]/Q    -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g433626/X                  -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g433504/X                  -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g433318/X                  -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g433239/X                  -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g433108/X                  -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g433059/X                  -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g432967/X                  -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g432937/X                  -       A->X   F     or2_2x        16 78.8   139   197     773    (-,-) 
  g432935/X                  -       A->X   R     inv_2x        16 79.7   195   164     938    (-,-) 
  data_q_reg[11][17][12]/SEN -       -      R     sdffrq_1x     16    -     -     0     938    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][17][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 343: MET (1784 ps) Setup Check with Pin data_q_reg[11][17][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][1][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][17][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1784                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][1][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][1][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g433626/X                 -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g433504/X                 -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g433318/X                 -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g433239/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g433108/X                 -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g433059/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g432967/X                 -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g432937/X                 -       A->X   F     or2_2x        16 78.8   139   197     773    (-,-) 
  g432935/X                 -       A->X   R     inv_2x        16 79.7   195   164     938    (-,-) 
  data_q_reg[11][17][9]/SEN -       -      R     sdffrq_1x     16    -     -     0     938    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][17][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 344: MET (1784 ps) Setup Check with Pin data_q_reg[11][17][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][1][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][17][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1784                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][1][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][1][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g433626/X                 -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g433504/X                 -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g433318/X                 -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g433239/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g433108/X                 -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g433059/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g432967/X                 -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g432937/X                 -       A->X   F     or2_2x        16 78.8   139   197     773    (-,-) 
  g432935/X                 -       A->X   R     inv_2x        16 79.7   195   164     938    (-,-) 
  data_q_reg[11][17][8]/SEN -       -      R     sdffrq_1x     16    -     -     0     938    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][17][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 345: MET (1784 ps) Setup Check with Pin data_q_reg[11][17][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][1][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][17][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1784                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][1][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][1][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g433626/X                 -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g433504/X                 -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g433318/X                 -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g433239/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g433108/X                 -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g433059/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g432967/X                 -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g432937/X                 -       A->X   F     or2_2x        16 78.8   139   197     773    (-,-) 
  g432935/X                 -       A->X   R     inv_2x        16 79.7   195   164     938    (-,-) 
  data_q_reg[11][17][5]/SEN -       -      R     sdffrq_1x     16    -     -     0     938    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][17][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 346: MET (1784 ps) Setup Check with Pin data_q_reg[11][17][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][1][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][17][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1784                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][1][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][1][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g433626/X                 -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g433504/X                 -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g433318/X                 -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g433239/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g433108/X                 -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g433059/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g432967/X                 -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g432937/X                 -       A->X   F     or2_2x        16 78.8   139   197     773    (-,-) 
  g432935/X                 -       A->X   R     inv_2x        16 79.7   195   164     938    (-,-) 
  data_q_reg[11][17][4]/SEN -       -      R     sdffrq_1x     16    -     -     0     938    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][17][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 347: MET (1784 ps) Setup Check with Pin data_q_reg[11][17][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][1][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][17][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1784                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][1][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][1][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g433626/X                 -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g433504/X                 -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g433318/X                 -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g433239/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g433108/X                 -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g433059/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g432967/X                 -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g432937/X                 -       A->X   F     or2_2x        16 78.8   139   197     773    (-,-) 
  g432935/X                 -       A->X   R     inv_2x        16 79.7   195   164     938    (-,-) 
  data_q_reg[11][17][3]/SEN -       -      R     sdffrq_1x     16    -     -     0     938    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][17][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 348: MET (1784 ps) Setup Check with Pin data_q_reg[11][17][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][1][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][17][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1784                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][1][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][1][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g433626/X                 -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g433504/X                 -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g433318/X                 -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g433239/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g433108/X                 -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g433059/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g432967/X                 -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g432937/X                 -       A->X   F     or2_2x        16 78.8   139   197     773    (-,-) 
  g432935/X                 -       A->X   R     inv_2x        16 79.7   195   164     938    (-,-) 
  data_q_reg[11][17][2]/SEN -       -      R     sdffrq_1x     16    -     -     0     938    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][17][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 349: MET (1784 ps) Setup Check with Pin data_q_reg[11][17][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][1][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][17][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1784                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][1][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][1][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g433626/X                 -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g433504/X                 -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g433318/X                 -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g433239/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g433108/X                 -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g433059/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g432967/X                 -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g432937/X                 -       A->X   F     or2_2x        16 78.8   139   197     773    (-,-) 
  g432935/X                 -       A->X   R     inv_2x        16 79.7   195   164     938    (-,-) 
  data_q_reg[11][17][1]/SEN -       -      R     sdffrq_1x     16    -     -     0     938    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][17][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 350: MET (1784 ps) Setup Check with Pin data_q_reg[11][17][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][1][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][17][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1784                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[10][1][11]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][1][11]/Q    -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g433626/X                  -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g433504/X                  -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g433318/X                  -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g433239/X                  -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g433108/X                  -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g433059/X                  -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g432967/X                  -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g432937/X                  -       A->X   F     or2_2x        16 78.8   139   197     773    (-,-) 
  g432935/X                  -       A->X   R     inv_2x        16 79.7   195   164     938    (-,-) 
  data_q_reg[11][17][13]/SEN -       -      R     sdffrq_1x     16    -     -     0     938    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][17][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 351: MET (1784 ps) Setup Check with Pin data_q_reg[11][17][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][1][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][17][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1784                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[10][1][11]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][1][11]/Q    -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g433626/X                  -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g433504/X                  -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g433318/X                  -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g433239/X                  -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g433108/X                  -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g433059/X                  -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g432967/X                  -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g432937/X                  -       A->X   F     or2_2x        16 78.8   139   197     773    (-,-) 
  g432935/X                  -       A->X   R     inv_2x        16 79.7   195   164     938    (-,-) 
  data_q_reg[11][17][11]/SEN -       -      R     sdffrq_1x     16    -     -     0     938    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][17][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 352: MET (1784 ps) Setup Check with Pin data_q_reg[11][17][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][1][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][17][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1784                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[10][1][11]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][1][11]/Q    -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g433626/X                  -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g433504/X                  -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g433318/X                  -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g433239/X                  -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g433108/X                  -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g433059/X                  -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g432967/X                  -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g432937/X                  -       A->X   F     or2_2x        16 78.8   139   197     773    (-,-) 
  g432935/X                  -       A->X   R     inv_2x        16 79.7   195   164     938    (-,-) 
  data_q_reg[11][17][10]/SEN -       -      R     sdffrq_1x     16    -     -     0     938    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][17][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 353: MET (1784 ps) Setup Check with Pin data_q_reg[11][17][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][1][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][17][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1784                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][1][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][1][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g433626/X                 -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g433504/X                 -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g433318/X                 -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g433239/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g433108/X                 -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g433059/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g432967/X                 -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g432937/X                 -       A->X   F     or2_2x        16 78.8   139   197     773    (-,-) 
  g432935/X                 -       A->X   R     inv_2x        16 79.7   195   164     938    (-,-) 
  data_q_reg[11][17][0]/SEN -       -      R     sdffrq_1x     16    -     -     0     938    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][17][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 354: MET (1784 ps) Setup Check with Pin data_q_reg[11][1][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[10][1][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[11][1][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=    2722                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1784                  

Launch clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[10][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[10][1][11]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[10][1][11]/Q   -       CLK->Q R     sdffrq_1x      4 11.1    81   195     195    (-,-) 
  g433626/X                 -       B->X   F     nand2_1x       2  6.5    46    61     256    (-,-) 
  g433504/X                 -       C->X   R     oai21_1x       2  6.5    83    46     302    (-,-) 
  g433318/X                 -       A->X   F     nor3_1x        1  3.6    51    56     358    (-,-) 
  g433239/X                 -       C->X   R     aoi21_1x       1  3.6    61    61     419    (-,-) 
  g433108/X                 -       C->X   F     oai21_1x       1  3.6    45    52     471    (-,-) 
  g433059/X                 -       C->X   R     aoi21_1x       1  3.4    59    59     530    (-,-) 
  g432967/X                 -       A->X   F     nor3_1x        1  3.0    42    46     576    (-,-) 
  g432937/X                 -       A->X   F     or2_2x        16 78.8   139   197     773    (-,-) 
  g432935/X                 -       A->X   R     inv_2x        16 79.7   195   164     938    (-,-) 
  data_q_reg[11][1][15]/SEN -       -      R     sdffrq_1x     16    -     -     0     938    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[11][1][15]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 355: MET (1793 ps) Setup Check with Pin data_q_reg[2][17][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][17][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     281                  
       Uncertainty:-       0                  
     Required Time:=    2719                  
      Launch Clock:-       0                  
         Data Path:-     926                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][19][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][19][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g446317/X                 -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g446216/X                 -       B->X   R     nor2_1x        2  6.2    76    62     288    (-,-) 
  g446046/X                 -       A->X   R     or2_1x         1  3.6    27    67     355    (-,-) 
  g445916/X                 -       A1->X  F     aoi22_1x       1  3.6    49    33     388    (-,-) 
  g445881/X                 -       C->X   F     oa21_1x        1  3.6    27    59     447    (-,-) 
  g445864/X                 -       C->X   F     oa21_1x        1  3.6    27    52     500    (-,-) 
  g445850/X                 -       C->X   R     aoi21_1x       1  3.5    62    56     555    (-,-) 
  g445841/X                 -       C->X   F     aoi21_1x       1  3.6    36    38     593    (-,-) 
  g445651/X                 -       A1->X  R     oai22_1x       1  3.6    78    53     646    (-,-) 
  g445522/X                 -       C->X   F     oai21_1x       1  3.3    44    55     701    (-,-) 
  g445284/X                 -       A->X   R     nand2_1x       1  3.7    43    40     741    (-,-) 
  g455994/X                 -       A->X   R     ao21_2x       18 90.3   215   185     926    (-,-) 
  data_q_reg[2][17][10]/SEN -       -      R     sdffrq_1x     18    -     -     0     926    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][17][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 356: MET (1793 ps) Setup Check with Pin data_q_reg[2][17][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][17][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     281                  
       Uncertainty:-       0                  
     Required Time:=    2719                  
      Launch Clock:-       0                  
         Data Path:-     926                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g446317/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g446216/X                -       B->X   R     nor2_1x        2  6.2    76    62     288    (-,-) 
  g446046/X                -       A->X   R     or2_1x         1  3.6    27    67     355    (-,-) 
  g445916/X                -       A1->X  F     aoi22_1x       1  3.6    49    33     388    (-,-) 
  g445881/X                -       C->X   F     oa21_1x        1  3.6    27    59     447    (-,-) 
  g445864/X                -       C->X   F     oa21_1x        1  3.6    27    52     500    (-,-) 
  g445850/X                -       C->X   R     aoi21_1x       1  3.5    62    56     555    (-,-) 
  g445841/X                -       C->X   F     aoi21_1x       1  3.6    36    38     593    (-,-) 
  g445651/X                -       A1->X  R     oai22_1x       1  3.6    78    53     646    (-,-) 
  g445522/X                -       C->X   F     oai21_1x       1  3.3    44    55     701    (-,-) 
  g445284/X                -       A->X   R     nand2_1x       1  3.7    43    40     741    (-,-) 
  g455994/X                -       A->X   R     ao21_2x       18 90.3   215   185     926    (-,-) 
  data_q_reg[2][17][2]/SEN -       -      R     sdffrq_1x     18    -     -     0     926    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][17][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 357: MET (1793 ps) Setup Check with Pin data_q_reg[2][17][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][17][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     281                  
       Uncertainty:-       0                  
     Required Time:=    2719                  
      Launch Clock:-       0                  
         Data Path:-     926                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g446317/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g446216/X                -       B->X   R     nor2_1x        2  6.2    76    62     288    (-,-) 
  g446046/X                -       A->X   R     or2_1x         1  3.6    27    67     355    (-,-) 
  g445916/X                -       A1->X  F     aoi22_1x       1  3.6    49    33     388    (-,-) 
  g445881/X                -       C->X   F     oa21_1x        1  3.6    27    59     447    (-,-) 
  g445864/X                -       C->X   F     oa21_1x        1  3.6    27    52     500    (-,-) 
  g445850/X                -       C->X   R     aoi21_1x       1  3.5    62    56     555    (-,-) 
  g445841/X                -       C->X   F     aoi21_1x       1  3.6    36    38     593    (-,-) 
  g445651/X                -       A1->X  R     oai22_1x       1  3.6    78    53     646    (-,-) 
  g445522/X                -       C->X   F     oai21_1x       1  3.3    44    55     701    (-,-) 
  g445284/X                -       A->X   R     nand2_1x       1  3.7    43    40     741    (-,-) 
  g455994/X                -       A->X   R     ao21_2x       18 90.3   215   185     926    (-,-) 
  data_q_reg[2][17][3]/SEN -       -      R     sdffrq_1x     18    -     -     0     926    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][17][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 358: MET (1793 ps) Setup Check with Pin data_q_reg[2][19][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][19][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     281                  
       Uncertainty:-       0                  
     Required Time:=    2719                  
      Launch Clock:-       0                  
         Data Path:-     926                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g446317/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g446216/X                -       B->X   R     nor2_1x        2  6.2    76    62     288    (-,-) 
  g446046/X                -       A->X   R     or2_1x         1  3.6    27    67     355    (-,-) 
  g445916/X                -       A1->X  F     aoi22_1x       1  3.6    49    33     388    (-,-) 
  g445881/X                -       C->X   F     oa21_1x        1  3.6    27    59     447    (-,-) 
  g445864/X                -       C->X   F     oa21_1x        1  3.6    27    52     500    (-,-) 
  g445850/X                -       C->X   R     aoi21_1x       1  3.5    62    56     555    (-,-) 
  g445841/X                -       C->X   F     aoi21_1x       1  3.6    36    38     593    (-,-) 
  g445651/X                -       A1->X  R     oai22_1x       1  3.6    78    53     646    (-,-) 
  g445522/X                -       C->X   F     oai21_1x       1  3.3    44    55     701    (-,-) 
  g445284/X                -       A->X   R     nand2_1x       1  3.7    43    40     741    (-,-) 
  g455994/X                -       A->X   R     ao21_2x       18 90.3   215   185     926    (-,-) 
  data_q_reg[2][19][3]/SEN -       -      R     sdffrq_1x     18    -     -     0     926    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][19][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 359: MET (1793 ps) Setup Check with Pin data_q_reg[2][17][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][17][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     281                  
       Uncertainty:-       0                  
     Required Time:=    2719                  
      Launch Clock:-       0                  
         Data Path:-     926                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][19][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][19][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g446317/X                 -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g446216/X                 -       B->X   R     nor2_1x        2  6.2    76    62     288    (-,-) 
  g446046/X                 -       A->X   R     or2_1x         1  3.6    27    67     355    (-,-) 
  g445916/X                 -       A1->X  F     aoi22_1x       1  3.6    49    33     388    (-,-) 
  g445881/X                 -       C->X   F     oa21_1x        1  3.6    27    59     447    (-,-) 
  g445864/X                 -       C->X   F     oa21_1x        1  3.6    27    52     500    (-,-) 
  g445850/X                 -       C->X   R     aoi21_1x       1  3.5    62    56     555    (-,-) 
  g445841/X                 -       C->X   F     aoi21_1x       1  3.6    36    38     593    (-,-) 
  g445651/X                 -       A1->X  R     oai22_1x       1  3.6    78    53     646    (-,-) 
  g445522/X                 -       C->X   F     oai21_1x       1  3.3    44    55     701    (-,-) 
  g445284/X                 -       A->X   R     nand2_1x       1  3.7    43    40     741    (-,-) 
  g455994/X                 -       A->X   R     ao21_2x       18 90.3   215   185     926    (-,-) 
  data_q_reg[2][17][13]/SEN -       -      R     sdffrq_1x     18    -     -     0     926    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][17][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 360: MET (1793 ps) Setup Check with Pin data_q_reg[2][17][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][17][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     281                  
       Uncertainty:-       0                  
     Required Time:=    2719                  
      Launch Clock:-       0                  
         Data Path:-     926                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][19][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][19][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g446317/X                 -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g446216/X                 -       B->X   R     nor2_1x        2  6.2    76    62     288    (-,-) 
  g446046/X                 -       A->X   R     or2_1x         1  3.6    27    67     355    (-,-) 
  g445916/X                 -       A1->X  F     aoi22_1x       1  3.6    49    33     388    (-,-) 
  g445881/X                 -       C->X   F     oa21_1x        1  3.6    27    59     447    (-,-) 
  g445864/X                 -       C->X   F     oa21_1x        1  3.6    27    52     500    (-,-) 
  g445850/X                 -       C->X   R     aoi21_1x       1  3.5    62    56     555    (-,-) 
  g445841/X                 -       C->X   F     aoi21_1x       1  3.6    36    38     593    (-,-) 
  g445651/X                 -       A1->X  R     oai22_1x       1  3.6    78    53     646    (-,-) 
  g445522/X                 -       C->X   F     oai21_1x       1  3.3    44    55     701    (-,-) 
  g445284/X                 -       A->X   R     nand2_1x       1  3.7    43    40     741    (-,-) 
  g455994/X                 -       A->X   R     ao21_2x       18 90.3   215   185     926    (-,-) 
  data_q_reg[2][17][11]/SEN -       -      R     sdffrq_1x     18    -     -     0     926    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][17][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 361: MET (1793 ps) Setup Check with Pin data_q_reg[2][17][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][17][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     281                  
       Uncertainty:-       0                  
     Required Time:=    2719                  
      Launch Clock:-       0                  
         Data Path:-     926                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][19][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][19][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g446317/X                 -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g446216/X                 -       B->X   R     nor2_1x        2  6.2    76    62     288    (-,-) 
  g446046/X                 -       A->X   R     or2_1x         1  3.6    27    67     355    (-,-) 
  g445916/X                 -       A1->X  F     aoi22_1x       1  3.6    49    33     388    (-,-) 
  g445881/X                 -       C->X   F     oa21_1x        1  3.6    27    59     447    (-,-) 
  g445864/X                 -       C->X   F     oa21_1x        1  3.6    27    52     500    (-,-) 
  g445850/X                 -       C->X   R     aoi21_1x       1  3.5    62    56     555    (-,-) 
  g445841/X                 -       C->X   F     aoi21_1x       1  3.6    36    38     593    (-,-) 
  g445651/X                 -       A1->X  R     oai22_1x       1  3.6    78    53     646    (-,-) 
  g445522/X                 -       C->X   F     oai21_1x       1  3.3    44    55     701    (-,-) 
  g445284/X                 -       A->X   R     nand2_1x       1  3.7    43    40     741    (-,-) 
  g455994/X                 -       A->X   R     ao21_2x       18 90.3   215   185     926    (-,-) 
  data_q_reg[2][17][12]/SEN -       -      R     sdffrq_1x     18    -     -     0     926    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][17][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 362: MET (1793 ps) Setup Check with Pin data_q_reg[2][17][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][17][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     281                  
       Uncertainty:-       0                  
     Required Time:=    2719                  
      Launch Clock:-       0                  
         Data Path:-     926                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g446317/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g446216/X                -       B->X   R     nor2_1x        2  6.2    76    62     288    (-,-) 
  g446046/X                -       A->X   R     or2_1x         1  3.6    27    67     355    (-,-) 
  g445916/X                -       A1->X  F     aoi22_1x       1  3.6    49    33     388    (-,-) 
  g445881/X                -       C->X   F     oa21_1x        1  3.6    27    59     447    (-,-) 
  g445864/X                -       C->X   F     oa21_1x        1  3.6    27    52     500    (-,-) 
  g445850/X                -       C->X   R     aoi21_1x       1  3.5    62    56     555    (-,-) 
  g445841/X                -       C->X   F     aoi21_1x       1  3.6    36    38     593    (-,-) 
  g445651/X                -       A1->X  R     oai22_1x       1  3.6    78    53     646    (-,-) 
  g445522/X                -       C->X   F     oai21_1x       1  3.3    44    55     701    (-,-) 
  g445284/X                -       A->X   R     nand2_1x       1  3.7    43    40     741    (-,-) 
  g455994/X                -       A->X   R     ao21_2x       18 90.3   215   185     926    (-,-) 
  data_q_reg[2][17][0]/SEN -       -      R     sdffrq_1x     18    -     -     0     926    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][17][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 363: MET (1793 ps) Setup Check with Pin data_q_reg[2][17][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][17][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     281                  
       Uncertainty:-       0                  
     Required Time:=    2719                  
      Launch Clock:-       0                  
         Data Path:-     926                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g446317/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g446216/X                -       B->X   R     nor2_1x        2  6.2    76    62     288    (-,-) 
  g446046/X                -       A->X   R     or2_1x         1  3.6    27    67     355    (-,-) 
  g445916/X                -       A1->X  F     aoi22_1x       1  3.6    49    33     388    (-,-) 
  g445881/X                -       C->X   F     oa21_1x        1  3.6    27    59     447    (-,-) 
  g445864/X                -       C->X   F     oa21_1x        1  3.6    27    52     500    (-,-) 
  g445850/X                -       C->X   R     aoi21_1x       1  3.5    62    56     555    (-,-) 
  g445841/X                -       C->X   F     aoi21_1x       1  3.6    36    38     593    (-,-) 
  g445651/X                -       A1->X  R     oai22_1x       1  3.6    78    53     646    (-,-) 
  g445522/X                -       C->X   F     oai21_1x       1  3.3    44    55     701    (-,-) 
  g445284/X                -       A->X   R     nand2_1x       1  3.7    43    40     741    (-,-) 
  g455994/X                -       A->X   R     ao21_2x       18 90.3   215   185     926    (-,-) 
  data_q_reg[2][17][7]/SEN -       -      R     sdffrq_1x     18    -     -     0     926    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][17][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 364: MET (1793 ps) Setup Check with Pin data_q_reg[2][17][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][17][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     281                  
       Uncertainty:-       0                  
     Required Time:=    2719                  
      Launch Clock:-       0                  
         Data Path:-     926                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[1][19][2]/CLK  -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][19][2]/Q    -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g446317/X                 -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g446216/X                 -       B->X   R     nor2_1x        2  6.2    76    62     288    (-,-) 
  g446046/X                 -       A->X   R     or2_1x         1  3.6    27    67     355    (-,-) 
  g445916/X                 -       A1->X  F     aoi22_1x       1  3.6    49    33     388    (-,-) 
  g445881/X                 -       C->X   F     oa21_1x        1  3.6    27    59     447    (-,-) 
  g445864/X                 -       C->X   F     oa21_1x        1  3.6    27    52     500    (-,-) 
  g445850/X                 -       C->X   R     aoi21_1x       1  3.5    62    56     555    (-,-) 
  g445841/X                 -       C->X   F     aoi21_1x       1  3.6    36    38     593    (-,-) 
  g445651/X                 -       A1->X  R     oai22_1x       1  3.6    78    53     646    (-,-) 
  g445522/X                 -       C->X   F     oai21_1x       1  3.3    44    55     701    (-,-) 
  g445284/X                 -       A->X   R     nand2_1x       1  3.7    43    40     741    (-,-) 
  g455994/X                 -       A->X   R     ao21_2x       18 90.3   215   185     926    (-,-) 
  data_q_reg[2][17][14]/SEN -       -      R     sdffrq_1x     18    -     -     0     926    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][17][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 365: MET (1793 ps) Setup Check with Pin data_q_reg[2][17][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][17][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     281                  
       Uncertainty:-       0                  
     Required Time:=    2719                  
      Launch Clock:-       0                  
         Data Path:-     926                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g446317/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g446216/X                -       B->X   R     nor2_1x        2  6.2    76    62     288    (-,-) 
  g446046/X                -       A->X   R     or2_1x         1  3.6    27    67     355    (-,-) 
  g445916/X                -       A1->X  F     aoi22_1x       1  3.6    49    33     388    (-,-) 
  g445881/X                -       C->X   F     oa21_1x        1  3.6    27    59     447    (-,-) 
  g445864/X                -       C->X   F     oa21_1x        1  3.6    27    52     500    (-,-) 
  g445850/X                -       C->X   R     aoi21_1x       1  3.5    62    56     555    (-,-) 
  g445841/X                -       C->X   F     aoi21_1x       1  3.6    36    38     593    (-,-) 
  g445651/X                -       A1->X  R     oai22_1x       1  3.6    78    53     646    (-,-) 
  g445522/X                -       C->X   F     oai21_1x       1  3.3    44    55     701    (-,-) 
  g445284/X                -       A->X   R     nand2_1x       1  3.7    43    40     741    (-,-) 
  g455994/X                -       A->X   R     ao21_2x       18 90.3   215   185     926    (-,-) 
  data_q_reg[2][17][1]/SEN -       -      R     sdffrq_1x     18    -     -     0     926    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][17][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 366: MET (1793 ps) Setup Check with Pin data_q_reg[2][19][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][19][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     281                  
       Uncertainty:-       0                  
     Required Time:=    2719                  
      Launch Clock:-       0                  
         Data Path:-     926                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g446317/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g446216/X                -       B->X   R     nor2_1x        2  6.2    76    62     288    (-,-) 
  g446046/X                -       A->X   R     or2_1x         1  3.6    27    67     355    (-,-) 
  g445916/X                -       A1->X  F     aoi22_1x       1  3.6    49    33     388    (-,-) 
  g445881/X                -       C->X   F     oa21_1x        1  3.6    27    59     447    (-,-) 
  g445864/X                -       C->X   F     oa21_1x        1  3.6    27    52     500    (-,-) 
  g445850/X                -       C->X   R     aoi21_1x       1  3.5    62    56     555    (-,-) 
  g445841/X                -       C->X   F     aoi21_1x       1  3.6    36    38     593    (-,-) 
  g445651/X                -       A1->X  R     oai22_1x       1  3.6    78    53     646    (-,-) 
  g445522/X                -       C->X   F     oai21_1x       1  3.3    44    55     701    (-,-) 
  g445284/X                -       A->X   R     nand2_1x       1  3.7    43    40     741    (-,-) 
  g455994/X                -       A->X   R     ao21_2x       18 90.3   215   185     926    (-,-) 
  data_q_reg[2][19][1]/SEN -       -      R     sdffrq_1x     18    -     -     0     926    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][19][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 367: MET (1793 ps) Setup Check with Pin data_q_reg[2][17][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][17][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     281                  
       Uncertainty:-       0                  
     Required Time:=    2719                  
      Launch Clock:-       0                  
         Data Path:-     926                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g446317/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g446216/X                -       B->X   R     nor2_1x        2  6.2    76    62     288    (-,-) 
  g446046/X                -       A->X   R     or2_1x         1  3.6    27    67     355    (-,-) 
  g445916/X                -       A1->X  F     aoi22_1x       1  3.6    49    33     388    (-,-) 
  g445881/X                -       C->X   F     oa21_1x        1  3.6    27    59     447    (-,-) 
  g445864/X                -       C->X   F     oa21_1x        1  3.6    27    52     500    (-,-) 
  g445850/X                -       C->X   R     aoi21_1x       1  3.5    62    56     555    (-,-) 
  g445841/X                -       C->X   F     aoi21_1x       1  3.6    36    38     593    (-,-) 
  g445651/X                -       A1->X  R     oai22_1x       1  3.6    78    53     646    (-,-) 
  g445522/X                -       C->X   F     oai21_1x       1  3.3    44    55     701    (-,-) 
  g445284/X                -       A->X   R     nand2_1x       1  3.7    43    40     741    (-,-) 
  g455994/X                -       A->X   R     ao21_2x       18 90.3   215   185     926    (-,-) 
  data_q_reg[2][17][9]/SEN -       -      R     sdffrq_1x     18    -     -     0     926    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][17][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 368: MET (1793 ps) Setup Check with Pin data_q_reg[2][17][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][17][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     281                  
       Uncertainty:-       0                  
     Required Time:=    2719                  
      Launch Clock:-       0                  
         Data Path:-     926                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g446317/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g446216/X                -       B->X   R     nor2_1x        2  6.2    76    62     288    (-,-) 
  g446046/X                -       A->X   R     or2_1x         1  3.6    27    67     355    (-,-) 
  g445916/X                -       A1->X  F     aoi22_1x       1  3.6    49    33     388    (-,-) 
  g445881/X                -       C->X   F     oa21_1x        1  3.6    27    59     447    (-,-) 
  g445864/X                -       C->X   F     oa21_1x        1  3.6    27    52     500    (-,-) 
  g445850/X                -       C->X   R     aoi21_1x       1  3.5    62    56     555    (-,-) 
  g445841/X                -       C->X   F     aoi21_1x       1  3.6    36    38     593    (-,-) 
  g445651/X                -       A1->X  R     oai22_1x       1  3.6    78    53     646    (-,-) 
  g445522/X                -       C->X   F     oai21_1x       1  3.3    44    55     701    (-,-) 
  g445284/X                -       A->X   R     nand2_1x       1  3.7    43    40     741    (-,-) 
  g455994/X                -       A->X   R     ao21_2x       18 90.3   215   185     926    (-,-) 
  data_q_reg[2][17][6]/SEN -       -      R     sdffrq_1x     18    -     -     0     926    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][17][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 369: MET (1793 ps) Setup Check with Pin data_q_reg[2][17][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][17][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     281                  
       Uncertainty:-       0                  
     Required Time:=    2719                  
      Launch Clock:-       0                  
         Data Path:-     926                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g446317/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g446216/X                -       B->X   R     nor2_1x        2  6.2    76    62     288    (-,-) 
  g446046/X                -       A->X   R     or2_1x         1  3.6    27    67     355    (-,-) 
  g445916/X                -       A1->X  F     aoi22_1x       1  3.6    49    33     388    (-,-) 
  g445881/X                -       C->X   F     oa21_1x        1  3.6    27    59     447    (-,-) 
  g445864/X                -       C->X   F     oa21_1x        1  3.6    27    52     500    (-,-) 
  g445850/X                -       C->X   R     aoi21_1x       1  3.5    62    56     555    (-,-) 
  g445841/X                -       C->X   F     aoi21_1x       1  3.6    36    38     593    (-,-) 
  g445651/X                -       A1->X  R     oai22_1x       1  3.6    78    53     646    (-,-) 
  g445522/X                -       C->X   F     oai21_1x       1  3.3    44    55     701    (-,-) 
  g445284/X                -       A->X   R     nand2_1x       1  3.7    43    40     741    (-,-) 
  g455994/X                -       A->X   R     ao21_2x       18 90.3   215   185     926    (-,-) 
  data_q_reg[2][17][8]/SEN -       -      R     sdffrq_1x     18    -     -     0     926    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][17][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 370: MET (1793 ps) Setup Check with Pin data_q_reg[2][17][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][17][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     281                  
       Uncertainty:-       0                  
     Required Time:=    2719                  
      Launch Clock:-       0                  
         Data Path:-     926                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g446317/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g446216/X                -       B->X   R     nor2_1x        2  6.2    76    62     288    (-,-) 
  g446046/X                -       A->X   R     or2_1x         1  3.6    27    67     355    (-,-) 
  g445916/X                -       A1->X  F     aoi22_1x       1  3.6    49    33     388    (-,-) 
  g445881/X                -       C->X   F     oa21_1x        1  3.6    27    59     447    (-,-) 
  g445864/X                -       C->X   F     oa21_1x        1  3.6    27    52     500    (-,-) 
  g445850/X                -       C->X   R     aoi21_1x       1  3.5    62    56     555    (-,-) 
  g445841/X                -       C->X   F     aoi21_1x       1  3.6    36    38     593    (-,-) 
  g445651/X                -       A1->X  R     oai22_1x       1  3.6    78    53     646    (-,-) 
  g445522/X                -       C->X   F     oai21_1x       1  3.3    44    55     701    (-,-) 
  g445284/X                -       A->X   R     nand2_1x       1  3.7    43    40     741    (-,-) 
  g455994/X                -       A->X   R     ao21_2x       18 90.3   215   185     926    (-,-) 
  data_q_reg[2][17][5]/SEN -       -      R     sdffrq_1x     18    -     -     0     926    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][17][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 371: MET (1793 ps) Setup Check with Pin data_q_reg[2][17][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[1][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_q_reg[2][17][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     281                  
       Uncertainty:-       0                  
     Required Time:=    2719                  
      Launch Clock:-       0                  
         Data Path:-     926                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[1][19][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[1][19][2]/CLK -       -      R     (arrival)   7680    -     1     0       0    (-,-) 
  data_q_reg[1][19][2]/Q   -       CLK->Q R     sdffrq_1x      3  8.9    70   186     186    (-,-) 
  g446317/X                -       A->X   F     inv_1x         2  6.3    34    39     226    (-,-) 
  g446216/X                -       B->X   R     nor2_1x        2  6.2    76    62     288    (-,-) 
  g446046/X                -       A->X   R     or2_1x         1  3.6    27    67     355    (-,-) 
  g445916/X                -       A1->X  F     aoi22_1x       1  3.6    49    33     388    (-,-) 
  g445881/X                -       C->X   F     oa21_1x        1  3.6    27    59     447    (-,-) 
  g445864/X                -       C->X   F     oa21_1x        1  3.6    27    52     500    (-,-) 
  g445850/X                -       C->X   R     aoi21_1x       1  3.5    62    56     555    (-,-) 
  g445841/X                -       C->X   F     aoi21_1x       1  3.6    36    38     593    (-,-) 
  g445651/X                -       A1->X  R     oai22_1x       1  3.6    78    53     646    (-,-) 
  g445522/X                -       C->X   F     oai21_1x       1  3.3    44    55     701    (-,-) 
  g445284/X                -       A->X   R     nand2_1x       1  3.7    43    40     741    (-,-) 
  g455994/X                -       A->X   R     ao21_2x       18 90.3   215   185     926    (-,-) 
  data_q_reg[2][17][4]/SEN -       -      R     sdffrq_1x     18    -     -     0     926    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[2][17][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 372: MET (1793 ps) Setup Check with Pin data_q_reg[4][6][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][6][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][6][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][6][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 373: MET (1793 ps) Setup Check with Pin data_q_reg[4][6][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][6][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][6][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][6][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 374: MET (1793 ps) Setup Check with Pin data_q_reg[4][2][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][2][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][2][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][2][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 375: MET (1793 ps) Setup Check with Pin data_q_reg[4][6][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][6][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][6][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][6][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 376: MET (1793 ps) Setup Check with Pin data_q_reg[4][6][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][6][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][6][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][6][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 377: MET (1793 ps) Setup Check with Pin data_q_reg[4][2][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][2][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][2][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][2][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 378: MET (1793 ps) Setup Check with Pin data_q_reg[4][2][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][2][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][2][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][2][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 379: MET (1793 ps) Setup Check with Pin data_q_reg[4][6][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][6][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][6][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][6][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 380: MET (1793 ps) Setup Check with Pin data_q_reg[4][2][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][2][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][2][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][2][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 381: MET (1793 ps) Setup Check with Pin data_q_reg[4][2][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][2][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][2][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][2][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 382: MET (1793 ps) Setup Check with Pin data_q_reg[4][2][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][2][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][2][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][2][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 383: MET (1793 ps) Setup Check with Pin data_q_reg[4][6][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][6][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][6][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][6][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 384: MET (1793 ps) Setup Check with Pin data_q_reg[4][6][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][6][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][6][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][6][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 385: MET (1793 ps) Setup Check with Pin data_q_reg[4][2][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][2][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][2][15]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][2][15]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 386: MET (1793 ps) Setup Check with Pin data_q_reg[4][6][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][6][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][6][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][6][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 387: MET (1793 ps) Setup Check with Pin data_q_reg[4][2][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][2][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][2][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][2][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 388: MET (1793 ps) Setup Check with Pin data_q_reg[4][6][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][6][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][6][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][6][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 389: MET (1793 ps) Setup Check with Pin data_q_reg[4][2][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][2][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][2][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][2][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 390: MET (1793 ps) Setup Check with Pin data_q_reg[4][6][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][6][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][6][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][6][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 391: MET (1793 ps) Setup Check with Pin data_q_reg[4][2][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][2][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][2][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 392: MET (1793 ps) Setup Check with Pin data_q_reg[4][2][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][2][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][2][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][2][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 393: MET (1793 ps) Setup Check with Pin data_q_reg[4][2][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][2][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][2][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][2][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 394: MET (1793 ps) Setup Check with Pin data_q_reg[4][2][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][2][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][2][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][2][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 395: MET (1793 ps) Setup Check with Pin data_q_reg[4][6][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][6][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][6][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][6][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 396: MET (1793 ps) Setup Check with Pin data_q_reg[4][2][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][2][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][2][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][2][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 397: MET (1793 ps) Setup Check with Pin data_q_reg[4][6][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][6][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][6][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][6][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 398: MET (1793 ps) Setup Check with Pin data_q_reg[4][6][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][6][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][6][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][6][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 399: MET (1793 ps) Setup Check with Pin data_q_reg[4][6][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][6][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][6][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][6][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 400: MET (1793 ps) Setup Check with Pin data_q_reg[4][2][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][2][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][2][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][2][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 401: MET (1793 ps) Setup Check with Pin data_q_reg[4][6][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][6][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][6][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][6][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 402: MET (1793 ps) Setup Check with Pin data_q_reg[4][2][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[3][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[4][2][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[3][2][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[3][2][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g443725/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g443596/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g443330/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g443240/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g443130/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g443087/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g443035/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g442988/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g442865/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g442801/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[4][2][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[4][2][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 403: MET (1793 ps) Setup Check with Pin data_q_reg[9][1][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][1][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][1][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][1][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 404: MET (1793 ps) Setup Check with Pin data_q_reg[9][1][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][1][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][1][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][1][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 405: MET (1793 ps) Setup Check with Pin data_q_reg[9][3][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][3][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][3][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][3][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 406: MET (1793 ps) Setup Check with Pin data_q_reg[9][5][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][5][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][5][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][5][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 407: MET (1793 ps) Setup Check with Pin data_q_reg[9][3][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][3][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][3][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][3][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 408: MET (1793 ps) Setup Check with Pin data_q_reg[9][5][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][5][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][5][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][5][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 409: MET (1793 ps) Setup Check with Pin data_q_reg[9][7][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][7][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][7][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][7][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 410: MET (1793 ps) Setup Check with Pin data_q_reg[9][3][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][3][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][3][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][3][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 411: MET (1793 ps) Setup Check with Pin data_q_reg[9][7][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][7][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][7][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][7][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 412: MET (1793 ps) Setup Check with Pin data_q_reg[9][1][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][1][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][1][15]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][1][15]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 413: MET (1793 ps) Setup Check with Pin data_q_reg[9][7][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][7][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][7][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][7][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 414: MET (1793 ps) Setup Check with Pin data_q_reg[9][7][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][7][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][7][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][7][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 415: MET (1793 ps) Setup Check with Pin data_q_reg[9][3][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][3][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][3][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][3][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 416: MET (1793 ps) Setup Check with Pin data_q_reg[9][7][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][7][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][7][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][7][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 417: MET (1793 ps) Setup Check with Pin data_q_reg[9][1][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][1][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][1][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][1][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 418: MET (1793 ps) Setup Check with Pin data_q_reg[9][1][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][1][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][1][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][1][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 419: MET (1793 ps) Setup Check with Pin data_q_reg[9][5][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][5][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][5][15]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][5][15]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 420: MET (1793 ps) Setup Check with Pin data_q_reg[9][5][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][5][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][5][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][5][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 421: MET (1793 ps) Setup Check with Pin data_q_reg[9][5][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][5][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][5][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][5][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 422: MET (1793 ps) Setup Check with Pin data_q_reg[9][5][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][5][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][5][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][5][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 423: MET (1793 ps) Setup Check with Pin data_q_reg[9][5][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][5][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][5][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][5][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 424: MET (1793 ps) Setup Check with Pin data_q_reg[9][3][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][3][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][3][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][3][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 425: MET (1793 ps) Setup Check with Pin data_q_reg[9][3][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][3][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][3][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][3][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 426: MET (1793 ps) Setup Check with Pin data_q_reg[9][1][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][1][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][1][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][1][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 427: MET (1793 ps) Setup Check with Pin data_q_reg[9][5][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][5][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][5][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][5][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 428: MET (1793 ps) Setup Check with Pin data_q_reg[9][7][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][7][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][7][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][7][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 429: MET (1793 ps) Setup Check with Pin data_q_reg[9][5][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][5][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][5][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][5][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 430: MET (1793 ps) Setup Check with Pin data_q_reg[9][3][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][3][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][3][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][3][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 431: MET (1793 ps) Setup Check with Pin data_q_reg[9][3][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][3][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][3][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][3][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 432: MET (1793 ps) Setup Check with Pin data_q_reg[9][7][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][7][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][7][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][7][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 433: MET (1793 ps) Setup Check with Pin data_q_reg[9][1][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][1][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][1][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 434: MET (1793 ps) Setup Check with Pin data_q_reg[9][5][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][5][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][5][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 435: MET (1793 ps) Setup Check with Pin data_q_reg[9][5][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][5][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][5][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][5][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 436: MET (1793 ps) Setup Check with Pin data_q_reg[9][5][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][5][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][5][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][5][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 437: MET (1793 ps) Setup Check with Pin data_q_reg[9][3][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][3][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][3][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][3][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 438: MET (1793 ps) Setup Check with Pin data_q_reg[9][7][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][7][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][7][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][7][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 439: MET (1793 ps) Setup Check with Pin data_q_reg[9][3][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][3][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][3][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][3][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 440: MET (1793 ps) Setup Check with Pin data_q_reg[9][1][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][1][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][1][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][1][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 441: MET (1793 ps) Setup Check with Pin data_q_reg[9][7][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][7][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][7][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][7][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 442: MET (1793 ps) Setup Check with Pin data_q_reg[9][7][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][7][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][7][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][7][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 443: MET (1793 ps) Setup Check with Pin data_q_reg[9][7][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][7][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][7][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][7][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 444: MET (1793 ps) Setup Check with Pin data_q_reg[9][3][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][3][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][3][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][3][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 445: MET (1793 ps) Setup Check with Pin data_q_reg[9][5][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][5][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][5][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][5][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 446: MET (1793 ps) Setup Check with Pin data_q_reg[9][1][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][1][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][1][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][1][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 447: MET (1793 ps) Setup Check with Pin data_q_reg[9][1][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][1][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][1][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][1][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 448: MET (1793 ps) Setup Check with Pin data_q_reg[9][1][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][1][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][1][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][1][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 449: MET (1793 ps) Setup Check with Pin data_q_reg[9][1][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][1][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][1][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][1][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 450: MET (1793 ps) Setup Check with Pin data_q_reg[9][7][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][7][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][7][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][7][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 451: MET (1793 ps) Setup Check with Pin data_q_reg[9][7][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][7][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][7][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][7][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 452: MET (1793 ps) Setup Check with Pin data_q_reg[9][5][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][5][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][5][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][5][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 453: MET (1793 ps) Setup Check with Pin data_q_reg[9][5][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][5][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][5][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][5][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 454: MET (1793 ps) Setup Check with Pin data_q_reg[9][5][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][5][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][5][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][5][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 455: MET (1793 ps) Setup Check with Pin data_q_reg[9][1][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][1][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][1][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][1][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 456: MET (1793 ps) Setup Check with Pin data_q_reg[9][3][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][3][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][3][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][3][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 457: MET (1793 ps) Setup Check with Pin data_q_reg[9][3][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][3][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][3][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][3][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 458: MET (1793 ps) Setup Check with Pin data_q_reg[9][1][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][1][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][1][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][1][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 459: MET (1793 ps) Setup Check with Pin data_q_reg[9][7][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][7][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][7][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][7][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 460: MET (1793 ps) Setup Check with Pin data_q_reg[9][1][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][1][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][1][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 461: MET (1793 ps) Setup Check with Pin data_q_reg[9][7][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][7][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][5][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][5][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][5][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436715/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436454/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436156/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436056/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435987/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435945/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435926/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435902/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435889/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435708/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][7][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][7][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 462: MET (1793 ps) Setup Check with Pin data_q_reg[9][1][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][1][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][1][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][1][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 463: MET (1793 ps) Setup Check with Pin data_q_reg[9][3][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][3][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][3][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][3][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 464: MET (1793 ps) Setup Check with Pin data_q_reg[9][3][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[8][1][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[9][3][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[8][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  data_q_reg[8][1][2]/CLK -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[8][1][2]/Q   -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g436718/X               -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g436500/X               -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g436155/X               -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g436055/X               -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g435986/X               -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g435944/X               -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g435925/X               -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g435901/X               -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g435888/X               -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g435707/X               -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[9][3][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[9][3][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 465: MET (1793 ps) Setup Check with Pin data_q_reg[10][1][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][1][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][1][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][1][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 466: MET (1793 ps) Setup Check with Pin data_q_reg[10][1][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][1][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][1][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][1][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 467: MET (1793 ps) Setup Check with Pin data_q_reg[10][0][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][0][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][0][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][0][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 468: MET (1793 ps) Setup Check with Pin data_q_reg[10][0][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][0][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][0][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][0][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 469: MET (1793 ps) Setup Check with Pin data_q_reg[10][0][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][0][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][0][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][0][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 470: MET (1793 ps) Setup Check with Pin data_q_reg[10][0][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][0][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][0][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][0][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 471: MET (1793 ps) Setup Check with Pin data_q_reg[10][1][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][1][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK   -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                 -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                 -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                 -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                 -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                 -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                 -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                 -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                 -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                 -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                 -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][1][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][1][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 472: MET (1793 ps) Setup Check with Pin data_q_reg[10][0][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][0][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][0][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][0][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 473: MET (1793 ps) Setup Check with Pin data_q_reg[10][0][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][0][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][0][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 474: MET (1793 ps) Setup Check with Pin data_q_reg[10][1][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][1][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK   -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                 -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                 -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                 -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                 -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                 -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                 -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                 -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                 -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                 -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                 -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][1][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][1][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 475: MET (1793 ps) Setup Check with Pin data_q_reg[10][1][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][1][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK   -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                 -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                 -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                 -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                 -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                 -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                 -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                 -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                 -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                 -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                 -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][1][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][1][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 476: MET (1793 ps) Setup Check with Pin data_q_reg[10][1][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][1][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][1][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][1][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 477: MET (1793 ps) Setup Check with Pin data_q_reg[10][1][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][1][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][1][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][1][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 478: MET (1793 ps) Setup Check with Pin data_q_reg[10][1][5]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][1][5]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][1][5]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][1][5]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 479: MET (1793 ps) Setup Check with Pin data_q_reg[10][1][4]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][1][4]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][1][4]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][1][4]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 480: MET (1793 ps) Setup Check with Pin data_q_reg[10][1][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][1][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][1][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][1][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 481: MET (1793 ps) Setup Check with Pin data_q_reg[10][1][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][1][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][1][2]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][1][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 482: MET (1793 ps) Setup Check with Pin data_q_reg[10][1][1]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][1][1]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][1][1]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][1][1]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 483: MET (1793 ps) Setup Check with Pin data_q_reg[10][0][3]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][0][3]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][0][3]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][0][3]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 484: MET (1793 ps) Setup Check with Pin data_q_reg[10][0][9]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][0][9]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][0][9]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][0][9]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 485: MET (1793 ps) Setup Check with Pin data_q_reg[10][0][14]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][0][14]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK   -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                 -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                 -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                 -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                 -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                 -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                 -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                 -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                 -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                 -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                 -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][0][14]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][0][14]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 486: MET (1793 ps) Setup Check with Pin data_q_reg[10][0][8]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][0][8]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][0][8]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][0][8]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 487: MET (1793 ps) Setup Check with Pin data_q_reg[10][0][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][0][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK   -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                 -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                 -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                 -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                 -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                 -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                 -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                 -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                 -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                 -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                 -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][0][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][0][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 488: MET (1793 ps) Setup Check with Pin data_q_reg[10][1][12]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][1][12]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK   -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                 -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                 -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                 -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                 -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                 -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                 -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                 -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                 -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                 -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                 -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][1][12]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][1][12]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 489: MET (1793 ps) Setup Check with Pin data_q_reg[10][0][15]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][0][15]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK   -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                 -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                 -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                 -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                 -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                 -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                 -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                 -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                 -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                 -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                 -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][0][15]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][0][15]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 490: MET (1793 ps) Setup Check with Pin data_q_reg[10][0][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][0][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK   -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                 -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                 -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                 -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                 -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                 -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                 -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                 -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                 -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                 -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                 -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][0][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][0][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 491: MET (1793 ps) Setup Check with Pin data_q_reg[10][1][13]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][1][13]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK   -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                 -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                 -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                 -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                 -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                 -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                 -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                 -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                 -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                 -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                 -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][1][13]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][1][13]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 492: MET (1793 ps) Setup Check with Pin data_q_reg[10][0][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][0][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK   -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                 -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                 -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                 -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                 -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                 -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                 -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                 -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                 -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                 -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                 -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][0][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][0][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 493: MET (1793 ps) Setup Check with Pin data_q_reg[10][0][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][0][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK   -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                 -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                 -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                 -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                 -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                 -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                 -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                 -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                 -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                 -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                 -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][0][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][0][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 494: MET (1793 ps) Setup Check with Pin data_q_reg[10][1][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][1][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][1][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][1][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 495: MET (1793 ps) Setup Check with Pin data_q_reg[10][0][0]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][0][0]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  xif_clk                 (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][0][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#------------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_q_reg[9][0][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][0][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g435175/X                -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434941/X                -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434698/X                -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434615/X                -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434568/X                -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434541/X                -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434521/X                -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434504/X                -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g434447/X                -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g434172/X                -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][0][0]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][0][0]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 496: MET (1793 ps) Setup Check with Pin data_q_reg[10][14][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][14][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_q_reg[9][14][2]/CLK   -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g434771/X                  -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434649/X                  -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434556/X                  -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434532/X                  -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434513/X                  -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434508/X                  -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434496/X                  -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434234/X                  -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g433969/X                  -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g433706/X                  -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][14][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][14][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 497: MET (1793 ps) Setup Check with Pin data_q_reg[10][15][6]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][15][6]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[9][14][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g434771/X                 -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434649/X                 -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434556/X                 -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434532/X                 -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434513/X                 -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434508/X                 -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434496/X                 -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434234/X                 -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g433969/X                 -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g433706/X                 -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][15][6]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][15][6]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 498: MET (1793 ps) Setup Check with Pin data_q_reg[10][15][10]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][15][10]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_q_reg[9][14][2]/CLK   -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g434771/X                  -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434649/X                  -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434556/X                  -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434532/X                  -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434513/X                  -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434508/X                  -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434496/X                  -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434234/X                  -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g433969/X                  -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g433706/X                  -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][15][10]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][15][10]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 499: MET (1793 ps) Setup Check with Pin data_q_reg[10][15][11]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][15][11]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  data_q_reg[9][14][2]/CLK   -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][14][2]/Q     -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g434771/X                  -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434649/X                  -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434556/X                  -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434532/X                  -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434513/X                  -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434508/X                  -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434496/X                  -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434234/X                  -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g433969/X                  -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g433706/X                  -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][15][11]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][15][11]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 500: MET (1793 ps) Setup Check with Pin data_q_reg[10][14][7]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_q_reg[9][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) data_q_reg[10][14][7]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     239                  
       Uncertainty:-       0                  
     Required Time:=    2761                  
      Launch Clock:-       0                  
         Data Path:-     968                  
             Slack:=    1793                  

Launch clock path:
#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  xif_clk                  (i)     -     R     (arrival)   7680  0.0     1     0       0    (-,-) 
  data_q_reg[9][14][2]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0       0    (-,-) 
#-------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  data_q_reg[9][14][2]/CLK  -       -      R     (arrival)   7680     -     1     0       0    (-,-) 
  data_q_reg[9][14][2]/Q    -       CLK->Q R     sdffrq_1x      4  11.6    84   197     197    (-,-) 
  g434771/X                 -       A->X   F     nor2_1x        2   6.3    54    67     264    (-,-) 
  g434649/X                 -       A->X   F     or2_1x         1   3.6    30    81     345    (-,-) 
  g434556/X                 -       B0->X  R     aoi22_1x       1   3.7    68    61     406    (-,-) 
  g434532/X                 -       C->X   R     oa21_1x        1   3.7    28    74     481    (-,-) 
  g434513/X                 -       C->X   R     oa21_1x        1   3.5    28    62     543    (-,-) 
  g434508/X                 -       C->X   F     aoi21_1x       1   3.6    36    28     571    (-,-) 
  g434496/X                 -       C->X   R     aoi21_1x       1   3.6    63    58     629    (-,-) 
  g434234/X                 -       B0->X  F     oai22_1x       1   3.7    43    55     685    (-,-) 
  g433969/X                 -       A->X   F     ao21_1x        1   3.5    28    70     755    (-,-) 
  g433706/X                 -       A->X   F     ao21_4x       31 150.9   146   213     968    (-,-) 
  data_q_reg[10][14][7]/SEN -       -      F     sdffrq_1x     31     -     -     0     968    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  xif_clk                   (i)     -     R     (arrival)   7680  0.0     1     0    3000    (-,-) 
  data_q_reg[10][14][7]/CLK <<<     -     R     sdffrq_1x   7680    -     1     0    3000    (-,-) 
#--------------------------------------------------------------------------------------------------


