[{"commit":{"message":"Rename x0 to zr and modify avl of vloadmask\/vstoremask"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"58fb42e5c6f6b2a3f2aa96bf513447d41fcb0494"},{"commit":{"message":"Merge remote-tracking branch 'upstream\/master' into JDK-8302908"},"files":[],"sha":"89b9c1fa3cd130e11bf47be52e862909fe2fa0c5"},{"commit":{"message":"Add vRegMaskNoV0 and modify vmask load\/store avl"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"3f0a3bc45509cb5218151195cfd6c7bfdeec30ac"},{"commit":{"message":"Remove vRegMaskNoV0"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"d338904df413ae4614e8ec8ec45997a9532e735d"},{"commit":{"message":"Add some comments and modify some operand order"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"0bb95839d49794e50e4a30acbaa71d69bb2e25f8"},{"commit":{"message":"Merge remote-tracking branch 'upstream\/master' into JDK-8302908"},"files":[],"sha":"fc368804ba28e366347fb4e21de11475527d6fa8"},{"commit":{"message":"Optimize vmaskall and modify some format\n\nAdd vRegMaskNoV0"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"3dcd366df07ef15a25082d8c0462268ddeb1eadd"},{"commit":{"message":"Add some vector pseudo instructions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"800205bb051f6b65e0e475d6a025763eb9a76caf"},{"commit":{"message":"rename fp and modify VectorMaskGen node"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"4631181ad1d08e108ef86f9edff56f4d6835f326"},{"commit":{"message":"Rename vmaskcmp_DF"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"b5f716dc78b1a8a1920106a064b402dc5b80df9c"},{"commit":{"message":"Fix build fail after JDK-8305008"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"f5974d486924980bdaa925a596fa8f2332899cf7"},{"commit":{"message":"Merge remote-tracking branch 'upstream\/master' into JDK-8302908-merge"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/matcher_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"a52686f45f281c3e77152be432518091efef49a3"},{"commit":{"message":"Fix trailing whitespace"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"599b23c3eab90c0acd6b1c21f5397d8fe0b7b7c1"},{"commit":{"message":"Handle unordered compares"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"e9a707ea37890e3a70ef28295ce2c5fda2a66911"},{"commit":{"message":"Fix match_rule_supported_vector_masked"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"af237daec184d1a6109f0cb69c6be7ffbc059c02"},{"commit":{"message":"Simplify some arithmetic mask nodes"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"a7f667964a9b60a3522bb1e1c624fd64c89dcd0a"},{"commit":{"message":"Add some pseudoinstruction and unify function name"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"110ebcf3f55cca9278f81facbc6b34dafeac67e2"},{"commit":{"message":"Fix typo"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"bcbab448768cc9f19408b2eeed4fcb9cb7d023fc"},{"commit":{"message":"Add loadstoremask support"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"45f499e3aee06155cc02daa5d812605da626fd37"},{"commit":{"message":"Remove unneeded combination nodes"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"2ef39c072b263d891ed778c3b9cc49ef18d04896"},{"commit":{"message":"Fix typo and use match_rule_supported_vector instead of true"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"447ea6c98be202af172ef7af39a34d105145c467"},{"commit":{"message":"Fix comment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"8083ede3deabb151d002f402a5f5b19837c496e6"},{"commit":{"message":"RISC-V: Support vector add mask instructions for Vector API"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/matcher_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"c66fefec68007598653dabea17c7f2b58a1dae37"}]