Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: connect4_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "connect4_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "connect4_top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : connect4_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4\FSM.v" into library work
Parsing module <FSM>.
Analyzing Verilog file "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4\connect4_top.v" into library work
Parsing verilog file "ColumnSelector.v" included at line 2.
Parsing module <ColumnSelector>.
Parsing verilog file "ColumnCalculator.v" included at line 3.
Parsing module <ColumnCalculator>.
Parsing verilog file "ButtonPressDetector.v" included at line 4.
Parsing module <ButtonPressDetector>.
Parsing verilog file "DetectWinner.v" included at line 5.
Parsing module <DetectWinner>.
Parsing module <connect4_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <connect4_top>.

Elaborating module <ButtonPressDetector>.

Elaborating module <ColumnCalculator>.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 38: Signal <selected_column> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 40: Signal <counter_0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 42: Signal <counter_0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 43: Signal <counter_0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 50: Signal <counter_1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 52: Signal <counter_1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 53: Signal <counter_1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 59: Signal <counter_2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 61: Signal <counter_2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 62: Signal <counter_2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 67: Signal <counter_3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 69: Signal <counter_3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 70: Signal <counter_3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <ColumnSelector>.
WARNING:HDLCompiler:91 - "ColumnSelector.v" Line 34: Signal <next_player> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnSelector.v" Line 41: Signal <next_player> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <FSM>.
WARNING:HDLCompiler:1127 - "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4\connect4_top.v" Line 148: Assignment to out_game_status ignored, since the identifier is never used

Elaborating module <DetectWinner>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <connect4_top>.
    Related source file is "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4\connect4_top.v".
        column = 3'b001
        statep = 2'b01
INFO:Xst:3210 - "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4\connect4_top.v" line 143: Output port <out_game_status> of the instance <fsm> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <connect4_top> synthesized.

Synthesizing Unit <ButtonPressDetector>.
    Related source file is "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4/ButtonPressDetector.v".
    Found 1-bit register for signal <clk_out>.
    Found 26-bit register for signal <count>.
    Found 26-bit adder for signal <count[25]_GND_2_o_add_2_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <ButtonPressDetector> synthesized.

Synthesizing Unit <ColumnCalculator>.
    Related source file is "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4/ColumnCalculator.v".
    Found 3-bit adder for signal <counter_0[2]_GND_3_o_add_2_OUT> created at line 43.
    Found 5-bit adder for signal <counter_1[2]_GND_3_o_add_6_OUT> created at line 52.
    Found 3-bit adder for signal <counter_1[2]_GND_3_o_add_7_OUT> created at line 53.
    Found 5-bit adder for signal <counter_2[2]_GND_3_o_add_11_OUT> created at line 61.
    Found 3-bit adder for signal <counter_2[2]_GND_3_o_add_12_OUT> created at line 62.
    Found 5-bit adder for signal <counter_3[2]_GND_3_o_add_16_OUT> created at line 69.
    Found 3-bit adder for signal <counter_3[2]_GND_3_o_add_17_OUT> created at line 70.
WARNING:Xst:737 - Found 1-bit latch for signal <column_position<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <column_position<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <column_position<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <column_position<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_0<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_0<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_0<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_3<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_3<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_3<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <column_position<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  17 Latch(s).
	inferred   4 Multiplexer(s).
Unit <ColumnCalculator> synthesized.

Synthesizing Unit <ColumnSelector>.
    Related source file is "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4/ColumnSelector.v".
        GAME_INIT = 2'b00
        P1_TURN = 2'b01
        P2_TURN = 2'b10
        END_GAME = 2'b11
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_GND_23_o_Mux_83_o> created at line 27.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_GND_24_o_Mux_84_o> created at line 27.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_GND_25_o_Mux_85_o> created at line 27.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_GND_26_o_Mux_86_o> created at line 27.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_GND_27_o_Mux_87_o> created at line 27.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_GND_28_o_Mux_88_o> created at line 27.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_GND_29_o_Mux_89_o> created at line 27.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_GND_30_o_Mux_90_o> created at line 27.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_GND_31_o_Mux_91_o> created at line 27.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_GND_32_o_Mux_92_o> created at line 27.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_GND_33_o_Mux_93_o> created at line 27.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_GND_34_o_Mux_94_o> created at line 27.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_GND_35_o_Mux_95_o> created at line 27.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_GND_36_o_Mux_96_o> created at line 27.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_GND_37_o_Mux_97_o> created at line 27.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_GND_38_o_Mux_98_o> created at line 27.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_GND_55_o_Mux_115_o> created at line 27.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_player>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator lessequal for signal <n0006> created at line 42
    Summary:
	inferred  33 Latch(s).
	inferred   1 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <ColumnSelector> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4\FSM.v".
        GAME_INIT = 2'b00
        P1_TURN = 2'b01
        P2_TURN = 2'b10
        END_GAME = 2'b11
        NEXT_TURN = 2'b00
        P1_WIN = 2'b01
        P2_WIN = 2'b10
        TIE_GAME = 2'b11
        STILL_PLAYING = 2'b00
        P1_WINS = 2'b01
        P2_WINS = 2'b10
        TIE = 2'b11
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <out_game_status<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_game_status<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Latch(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

Synthesizing Unit <DetectWinner>.
    Related source file is "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4/DetectWinner.v".
        still_playing = 2'b00
        p1_wins = 2'b01
        p2_wins = 2'b10
        tie = 2'b11
    Found 2-bit register for signal <game_status>.
    Found finite state machine <FSM_1> for signal <game_status>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 55192                                          |
    | Inputs             | 33                                             |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <DetectWinner> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 26-bit adder                                          : 1
 3-bit adder                                           : 4
 5-bit adder                                           : 3
# Registers                                            : 2
 1-bit register                                        : 1
 26-bit register                                       : 1
# Latches                                              : 52
 1-bit latch                                           : 52
# Comparators                                          : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 17
 3-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ButtonPressDetector>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ButtonPressDetector> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 3-bit adder                                           : 4
 5-bit adder                                           : 3
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 17
 3-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <game_status[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fsm/FSM_0> on signal <current_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------

Optimizing unit <connect4_top> ...
