insert_buffer -new_cell_names mem_top_track_0_del1 -no_of_cells 1 [get_pins { "mem_top_track_0/EFPGA_CCFF_0_*/D"}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_0_del2 -no_of_cells 1 [get_pins { "mem_top_track_0/EFPGA_CCFF_0_*/D"}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_32_del2 -no_of_cells 1 [get_pins { "mem_top_track_32/EFPGA_CCFF_0_*/D"}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_0_del2 -no_of_cells 1 [get_pins { "mem_right_track_0/EFPGA_CCFF_0_*/D"}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_22_del2 -no_of_cells 1 [get_pins { "mem_right_track_22/EFPGA_CCFF_0_*/D"}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_54_del2 -no_of_cells 1 [get_pins { "mem_right_track_54/EFPGA_CCFF_0_*/D"}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_23_del2 -no_of_cells 1 [get_pins { "mem_bottom_track_23/EFPGA_CCFF_0_*/D"}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_79_del2 -no_of_cells 1 [get_pins { "mem_bottom_track_79/EFPGA_CCFF_0_*/D"}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_109_del2 -no_of_cells 1 [get_pins { "mem_bottom_track_109/EFPGA_CCFF_0_*/D"}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_0_del3_0 [get_pins {mem_top_track_0/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_0_del3_1 [get_pins {mem_top_track_0/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_2_del3_0 [get_pins {mem_top_track_2/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_2_del3_1 [get_pins {mem_top_track_2/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_4_del3_0 [get_pins {mem_top_track_4/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_4_del3_1 [get_pins {mem_top_track_4/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_6_del3_0 [get_pins {mem_top_track_6/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_6_del3_1 [get_pins {mem_top_track_6/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_8_del3_0 [get_pins {mem_top_track_8/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_8_del3_1 [get_pins {mem_top_track_8/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_10_del3_0 [get_pins {mem_top_track_10/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_10_del3_1 [get_pins {mem_top_track_10/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_12_del3_0 [get_pins {mem_top_track_12/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_12_del3_1 [get_pins {mem_top_track_12/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_14_del3_0 [get_pins {mem_top_track_14/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_14_del3_1 [get_pins {mem_top_track_14/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_16_del3_0 [get_pins {mem_top_track_16/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_16_del3_1 [get_pins {mem_top_track_16/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_18_del3_0 [get_pins {mem_top_track_18/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_18_del3_1 [get_pins {mem_top_track_18/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_20_del3_0 [get_pins {mem_top_track_20/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_20_del3_1 [get_pins {mem_top_track_20/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_22_del3_0 [get_pins {mem_top_track_22/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_22_del3_1 [get_pins {mem_top_track_22/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_24_del3_0 [get_pins {mem_top_track_24/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_24_del3_1 [get_pins {mem_top_track_24/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_26_del3_0 [get_pins {mem_top_track_26/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_26_del3_1 [get_pins {mem_top_track_26/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_28_del3_0 [get_pins {mem_top_track_28/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_28_del3_1 [get_pins {mem_top_track_28/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_30_del3_0 [get_pins {mem_top_track_30/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_30_del3_1 [get_pins {mem_top_track_30/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_32_del3_0 [get_pins {mem_top_track_32/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_32_del3_1 [get_pins {mem_top_track_32/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_34_del3_0 [get_pins {mem_top_track_34/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_34_del3_1 [get_pins {mem_top_track_34/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_36_del3_0 [get_pins {mem_top_track_36/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_36_del3_1 [get_pins {mem_top_track_36/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_38_del3_0 [get_pins {mem_top_track_38/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_38_del3_1 [get_pins {mem_top_track_38/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_40_del3_0 [get_pins {mem_top_track_40/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_40_del3_1 [get_pins {mem_top_track_40/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_42_del3_0 [get_pins {mem_top_track_42/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_42_del3_1 [get_pins {mem_top_track_42/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_44_del3_0 [get_pins {mem_top_track_44/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_44_del3_1 [get_pins {mem_top_track_44/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_46_del3_0 [get_pins {mem_top_track_46/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_46_del3_1 [get_pins {mem_top_track_46/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_48_del3_0 [get_pins {mem_top_track_48/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_48_del3_1 [get_pins {mem_top_track_48/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_50_del3_0 [get_pins {mem_top_track_50/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_50_del3_1 [get_pins {mem_top_track_50/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_52_del3_0 [get_pins {mem_top_track_52/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_52_del3_1 [get_pins {mem_top_track_52/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_54_del3_0 [get_pins {mem_top_track_54/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_54_del3_1 [get_pins {mem_top_track_54/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_56_del3_0 [get_pins {mem_top_track_56/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_56_del3_1 [get_pins {mem_top_track_56/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_58_del3_0 [get_pins {mem_top_track_58/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_58_del3_1 [get_pins {mem_top_track_58/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_60_del3_0 [get_pins {mem_top_track_60/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_60_del3_1 [get_pins {mem_top_track_60/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_62_del3_0 [get_pins {mem_top_track_62/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_top_track_62_del3_1 [get_pins {mem_top_track_62/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_0_del3_0 [get_pins {mem_right_track_0/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_0_del3_1 [get_pins {mem_right_track_0/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_0_del3_2 [get_pins {mem_right_track_0/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_2_del3_0 [get_pins {mem_right_track_2/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_2_del3_1 [get_pins {mem_right_track_2/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_2_del3_2 [get_pins {mem_right_track_2/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_4_del3_0 [get_pins {mem_right_track_4/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_4_del3_1 [get_pins {mem_right_track_4/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_4_del3_2 [get_pins {mem_right_track_4/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_6_del3_0 [get_pins {mem_right_track_6/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_6_del3_1 [get_pins {mem_right_track_6/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_6_del3_2 [get_pins {mem_right_track_6/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_8_del3_0 [get_pins {mem_right_track_8/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_8_del3_1 [get_pins {mem_right_track_8/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_8_del3_2 [get_pins {mem_right_track_8/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_10_del3_0 [get_pins {mem_right_track_10/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_10_del3_1 [get_pins {mem_right_track_10/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_10_del3_2 [get_pins {mem_right_track_10/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_12_del3_0 [get_pins {mem_right_track_12/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_12_del3_1 [get_pins {mem_right_track_12/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_12_del3_2 [get_pins {mem_right_track_12/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_14_del3_0 [get_pins {mem_right_track_14/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_14_del3_1 [get_pins {mem_right_track_14/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_14_del3_2 [get_pins {mem_right_track_14/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_16_del3_0 [get_pins {mem_right_track_16/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_16_del3_1 [get_pins {mem_right_track_16/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_16_del3_2 [get_pins {mem_right_track_16/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_18_del3_0 [get_pins {mem_right_track_18/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_18_del3_1 [get_pins {mem_right_track_18/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_18_del3_2 [get_pins {mem_right_track_18/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_20_del3_0 [get_pins {mem_right_track_20/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_20_del3_1 [get_pins {mem_right_track_20/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_20_del3_2 [get_pins {mem_right_track_20/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_22_del3_0 [get_pins {mem_right_track_22/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_22_del3_1 [get_pins {mem_right_track_22/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_22_del3_2 [get_pins {mem_right_track_22/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_24_del3_0 [get_pins {mem_right_track_24/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_24_del3_1 [get_pins {mem_right_track_24/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_26_del3_0 [get_pins {mem_right_track_26/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_26_del3_1 [get_pins {mem_right_track_26/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_28_del3_0 [get_pins {mem_right_track_28/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_28_del3_1 [get_pins {mem_right_track_28/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_30_del3_0 [get_pins {mem_right_track_30/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_30_del3_1 [get_pins {mem_right_track_30/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_32_del3_0 [get_pins {mem_right_track_32/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_32_del3_1 [get_pins {mem_right_track_32/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_34_del3_0 [get_pins {mem_right_track_34/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_34_del3_1 [get_pins {mem_right_track_34/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_36_del3_0 [get_pins {mem_right_track_36/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_36_del3_1 [get_pins {mem_right_track_36/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_38_del3_0 [get_pins {mem_right_track_38/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_38_del3_1 [get_pins {mem_right_track_38/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_40_del3_0 [get_pins {mem_right_track_40/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_40_del3_1 [get_pins {mem_right_track_40/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_42_del3_0 [get_pins {mem_right_track_42/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_42_del3_1 [get_pins {mem_right_track_42/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_44_del3_0 [get_pins {mem_right_track_44/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_44_del3_1 [get_pins {mem_right_track_44/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_46_del3_0 [get_pins {mem_right_track_46/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_46_del3_1 [get_pins {mem_right_track_46/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_48_del3_0 [get_pins {mem_right_track_48/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_48_del3_1 [get_pins {mem_right_track_48/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_50_del3_0 [get_pins {mem_right_track_50/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_50_del3_1 [get_pins {mem_right_track_50/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_52_del3_0 [get_pins {mem_right_track_52/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_52_del3_1 [get_pins {mem_right_track_52/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_54_del3_0 [get_pins {mem_right_track_54/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_54_del3_1 [get_pins {mem_right_track_54/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_56_del3_0 [get_pins {mem_right_track_56/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_56_del3_1 [get_pins {mem_right_track_56/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_58_del3_0 [get_pins {mem_right_track_58/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_58_del3_1 [get_pins {mem_right_track_58/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_60_del3_0 [get_pins {mem_right_track_60/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_60_del3_1 [get_pins {mem_right_track_60/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_62_del3_0 [get_pins {mem_right_track_62/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_track_62_del3_1 [get_pins {mem_right_track_62/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_1_del3_0 [get_pins {mem_bottom_track_1/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_1_del3_1 [get_pins {mem_bottom_track_1/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_3_del3_0 [get_pins {mem_bottom_track_3/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_3_del3_1 [get_pins {mem_bottom_track_3/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_5_del3_0 [get_pins {mem_bottom_track_5/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_5_del3_1 [get_pins {mem_bottom_track_5/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_7_del3_0 [get_pins {mem_bottom_track_7/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_7_del3_1 [get_pins {mem_bottom_track_7/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_9_del3_0 [get_pins {mem_bottom_track_9/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_9_del3_1 [get_pins {mem_bottom_track_9/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_11_del3_0 [get_pins {mem_bottom_track_11/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_11_del3_1 [get_pins {mem_bottom_track_11/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_13_del3_0 [get_pins {mem_bottom_track_13/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_13_del3_1 [get_pins {mem_bottom_track_13/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_15_del3_0 [get_pins {mem_bottom_track_15/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_15_del3_1 [get_pins {mem_bottom_track_15/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_17_del3_0 [get_pins {mem_bottom_track_17/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_17_del3_1 [get_pins {mem_bottom_track_17/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_19_del3_0 [get_pins {mem_bottom_track_19/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_19_del3_1 [get_pins {mem_bottom_track_19/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_21_del3_0 [get_pins {mem_bottom_track_21/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_21_del3_1 [get_pins {mem_bottom_track_21/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_23_del3_0 [get_pins {mem_bottom_track_23/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_23_del3_1 [get_pins {mem_bottom_track_23/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_25_del3_0 [get_pins {mem_bottom_track_25/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_25_del3_1 [get_pins {mem_bottom_track_25/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_27_del3_0 [get_pins {mem_bottom_track_27/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_27_del3_1 [get_pins {mem_bottom_track_27/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_29_del3_0 [get_pins {mem_bottom_track_29/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_29_del3_1 [get_pins {mem_bottom_track_29/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_31_del3_0 [get_pins {mem_bottom_track_31/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_31_del3_1 [get_pins {mem_bottom_track_31/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_33_del3_0 [get_pins {mem_bottom_track_33/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_33_del3_1 [get_pins {mem_bottom_track_33/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_35_del3_0 [get_pins {mem_bottom_track_35/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_35_del3_1 [get_pins {mem_bottom_track_35/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_37_del3_0 [get_pins {mem_bottom_track_37/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_37_del3_1 [get_pins {mem_bottom_track_37/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_39_del3_0 [get_pins {mem_bottom_track_39/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_39_del3_1 [get_pins {mem_bottom_track_39/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_65_del3_0 [get_pins {mem_bottom_track_65/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_65_del3_1 [get_pins {mem_bottom_track_65/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_67_del3_0 [get_pins {mem_bottom_track_67/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_67_del3_1 [get_pins {mem_bottom_track_67/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_69_del3_0 [get_pins {mem_bottom_track_69/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_69_del3_1 [get_pins {mem_bottom_track_69/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_71_del3_0 [get_pins {mem_bottom_track_71/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_71_del3_1 [get_pins {mem_bottom_track_71/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_73_del3_0 [get_pins {mem_bottom_track_73/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_73_del3_1 [get_pins {mem_bottom_track_73/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_75_del3_0 [get_pins {mem_bottom_track_75/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_75_del3_1 [get_pins {mem_bottom_track_75/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_77_del3_0 [get_pins {mem_bottom_track_77/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_77_del3_1 [get_pins {mem_bottom_track_77/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_79_del3_0 [get_pins {mem_bottom_track_79/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_79_del3_1 [get_pins {mem_bottom_track_79/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_81_del3_0 [get_pins {mem_bottom_track_81/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_81_del3_1 [get_pins {mem_bottom_track_81/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_83_del3_0 [get_pins {mem_bottom_track_83/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_83_del3_1 [get_pins {mem_bottom_track_83/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_85_del3_0 [get_pins {mem_bottom_track_85/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_85_del3_1 [get_pins {mem_bottom_track_85/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_87_del3_0 [get_pins {mem_bottom_track_87/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_87_del3_1 [get_pins {mem_bottom_track_87/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_89_del3_0 [get_pins {mem_bottom_track_89/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_89_del3_1 [get_pins {mem_bottom_track_89/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_91_del3_0 [get_pins {mem_bottom_track_91/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_91_del3_1 [get_pins {mem_bottom_track_91/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_93_del3_0 [get_pins {mem_bottom_track_93/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_93_del3_1 [get_pins {mem_bottom_track_93/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_95_del3_0 [get_pins {mem_bottom_track_95/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_95_del3_1 [get_pins {mem_bottom_track_95/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_97_del3_0 [get_pins {mem_bottom_track_97/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_97_del3_1 [get_pins {mem_bottom_track_97/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_99_del3_0 [get_pins {mem_bottom_track_99/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_99_del3_1 [get_pins {mem_bottom_track_99/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_101_del3_0 [get_pins {mem_bottom_track_101/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_101_del3_1 [get_pins {mem_bottom_track_101/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_103_del3_0 [get_pins {mem_bottom_track_103/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_103_del3_1 [get_pins {mem_bottom_track_103/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_105_del3_0 [get_pins {mem_bottom_track_105/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_105_del3_1 [get_pins {mem_bottom_track_105/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_107_del3_0 [get_pins {mem_bottom_track_107/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_107_del3_1 [get_pins {mem_bottom_track_107/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_109_del3_0 [get_pins {mem_bottom_track_109/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_109_del3_1 [get_pins {mem_bottom_track_109/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_111_del3_0 [get_pins {mem_bottom_track_111/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_111_del3_1 [get_pins {mem_bottom_track_111/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_113_del3_0 [get_pins {mem_bottom_track_113/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_113_del3_1 [get_pins {mem_bottom_track_113/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_115_del3_0 [get_pins {mem_bottom_track_115/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_115_del3_1 [get_pins {mem_bottom_track_115/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_117_del3_0 [get_pins {mem_bottom_track_117/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_117_del3_1 [get_pins {mem_bottom_track_117/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_119_del3_0 [get_pins {mem_bottom_track_119/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_119_del3_1 [get_pins {mem_bottom_track_119/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_121_del3_0 [get_pins {mem_bottom_track_121/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_121_del3_1 [get_pins {mem_bottom_track_121/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_123_del3_0 [get_pins {mem_bottom_track_123/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_123_del3_1 [get_pins {mem_bottom_track_123/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_125_del3_0 [get_pins {mem_bottom_track_125/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_125_del3_1 [get_pins {mem_bottom_track_125/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_127_del3_0 [get_pins {mem_bottom_track_127/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_bottom_track_127_del3_1 [get_pins {mem_bottom_track_127/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
