============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 23 2022  04:24:36 pm
  Module:                 mem_group_share
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (15529 ps) Late External Delay Assertion at pin out[0]
          Group: aclk
     Startpoint: (R) in[0]
          Clock: (R) aclk
       Endpoint: (R) out[0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      71                  
             Slack:=   15529                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1 
  output_delay             2000            chip.sdc_line_8     

#--------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  in[0]                        -       -     R     (arrival)               2  1.5     0     0    2000    (-,-) 
  genblk1_0_.unit/g329__1309/Y -       B->Y  R     OR2x2_ASAP7_75t_R       2  1.7    12    17    2017    (-,-) 
  genblk1_0_.unit/g322__8780/Y -       B->Y  R     OA21x2_ASAP7_75t_R      1 15.3    72    53    2070    (-,-) 
  out[0]                       -       -     R     (port)                  -    -     -     0    2071    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 2: MET (17522 ps) Setup Check with Pin genblk1_0_.unit/memorized_reg[3]/CLK->D
          Group: aclk
     Startpoint: (F) in[0]
          Clock: (R) aclk
       Endpoint: (R) genblk1_0_.unit/memorized_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -0                  
       Uncertainty:-     400                  
     Required Time:=   19600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      79                  
             Slack:=   17522                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#--------------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  in[0]                              -       -     F     (arrival)                     2  1.5     0     0    2000    (-,-) 
  genblk1_0_.unit/g247__7118/Y       -       B->Y  R     NAND2xp5_ASAP7_75t_R          5  3.9    56    27    2027    (-,-) 
  genblk1_0_.unit/g246/Y             -       A->Y  F     INVx1_ASAP7_75t_R             4  3.2    34    29    2056    (-,-) 
  genblk1_0_.unit/g244__7675/Y       -       A2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    32    23    2079    (-,-) 
  genblk1_0_.unit/memorized_reg[3]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2079    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 3: MET (17522 ps) Setup Check with Pin genblk1_0_.unit/memorized_reg[2]/CLK->D
          Group: aclk
     Startpoint: (F) in[0]
          Clock: (R) aclk
       Endpoint: (R) genblk1_0_.unit/memorized_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -0                  
       Uncertainty:-     400                  
     Required Time:=   19600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      79                  
             Slack:=   17522                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#--------------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  in[0]                              -       -     F     (arrival)                     2  1.5     0     0    2000    (-,-) 
  genblk1_0_.unit/g247__7118/Y       -       B->Y  R     NAND2xp5_ASAP7_75t_R          5  3.9    56    27    2027    (-,-) 
  genblk1_0_.unit/g246/Y             -       A->Y  F     INVx1_ASAP7_75t_R             4  3.2    34    29    2056    (-,-) 
  genblk1_0_.unit/g243__2391/Y       -       A2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    32    23    2079    (-,-) 
  genblk1_0_.unit/memorized_reg[2]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2079    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 4: MET (17522 ps) Setup Check with Pin genblk1_0_.unit/memorized_reg[1]/CLK->D
          Group: aclk
     Startpoint: (F) in[0]
          Clock: (R) aclk
       Endpoint: (R) genblk1_0_.unit/memorized_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -0                  
       Uncertainty:-     400                  
     Required Time:=   19600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      79                  
             Slack:=   17522                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#--------------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  in[0]                              -       -     F     (arrival)                     2  1.5     0     0    2000    (-,-) 
  genblk1_0_.unit/g247__7118/Y       -       B->Y  R     NAND2xp5_ASAP7_75t_R          5  3.9    56    27    2027    (-,-) 
  genblk1_0_.unit/g246/Y             -       A->Y  F     INVx1_ASAP7_75t_R             4  3.2    34    29    2056    (-,-) 
  genblk1_0_.unit/g242__2900/Y       -       A2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    32    23    2079    (-,-) 
  genblk1_0_.unit/memorized_reg[1]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2079    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 5: MET (17522 ps) Setup Check with Pin genblk1_0_.unit/memorized_reg[0]/CLK->D
          Group: aclk
     Startpoint: (F) in[0]
          Clock: (R) aclk
       Endpoint: (R) genblk1_0_.unit/memorized_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -0                  
       Uncertainty:-     400                  
     Required Time:=   19600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      79                  
             Slack:=   17522                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#--------------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  in[0]                              -       -     F     (arrival)                     2  1.5     0     0    2000    (-,-) 
  genblk1_0_.unit/g247__7118/Y       -       B->Y  R     NAND2xp5_ASAP7_75t_R          5  3.9    56    27    2027    (-,-) 
  genblk1_0_.unit/g246/Y             -       A->Y  F     INVx1_ASAP7_75t_R             4  3.2    34    29    2056    (-,-) 
  genblk1_0_.unit/g241__6877/Y       -       A2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    32    23    2079    (-,-) 
  genblk1_0_.unit/memorized_reg[0]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2079    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 6: MET (17572 ps) Setup Check with Pin genblk1_0_.unit/spiked_reg/CLK->D
          Group: aclk
     Startpoint: (F) in[0]
          Clock: (R) aclk
       Endpoint: (R) genblk1_0_.unit/spiked_reg/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=   19604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      32                  
             Slack:=   17572                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  in[0]                        -       -     F     (arrival)                     2  1.5     0     0    2000    (-,-) 
  genblk1_0_.unit/g329__1309/Y -       B->Y  F     OR2x2_ASAP7_75t_R             2  1.7    12    22    2022    (-,-) 
  genblk1_0_.unit/g169/Y       -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9    12    10    2032    (-,-) 
  genblk1_0_.unit/spiked_reg/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2032    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 7: MET (19412 ps) Setup Check with Pin counter_reg[3]/CLK->D
          Group: aclk
     Startpoint: (R) counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=   19601                  
      Launch Clock:-       0                  
         Data Path:-     189                  
             Slack:=   19412                  

#------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  counter_reg[0]/CLK -       -       R     (arrival)                     9    -   150     -       0    (-,-) 
  counter_reg[0]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      4  3.4    40    97      97    (-,-) 
  g112/CON           -       B->CON  R     HAxp5_ASAP7_75t_R             1  0.7    29    24     121    (-,-) 
  g105/Y             -       A->Y    F     INVxp67_ASAP7_75t_R           1  1.2    19    17     138    (-,-) 
  g2/CON             -       B->CON  R     HAxp5_ASAP7_75t_R             1  1.3    34    21     159    (-,-) 
  g99__8757/Y        -       B->Y    R     XOR2xp5_ASAP7_75t_R           1  0.9    29    30     189    (-,-) 
  counter_reg[3]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     189    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 8: MET (19426 ps) Setup Check with Pin counter_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=   19601                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=   19426                  

#------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  counter_reg[0]/CLK -       -       R     (arrival)                     9    -   150     -       0    (-,-) 
  counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      4  3.3    43    98      98    (-,-) 
  g112/CON           -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    29    22     120    (-,-) 
  g105/Y             -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    22    19     139    (-,-) 
  g2/CON             -       B->CON  F     HAxp5_ASAP7_75t_R             1  1.2    30    20     159    (-,-) 
  g2/SN              -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    29    16     175    (-,-) 
  counter_reg[2]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     175    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 9: MET (19465 ps) Setup Check with Pin counter_reg[1]/CLK->D
          Group: aclk
     Startpoint: (R) counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) counter_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=   19601                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=   19465                  

#------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  counter_reg[0]/CLK -       -       R     (arrival)                     9    -   150     -       0    (-,-) 
  counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      4  3.3    43    98      98    (-,-) 
  g112/CON           -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    29    22     120    (-,-) 
  g112/SN            -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    32    16     136    (-,-) 
  counter_reg[1]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     136    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 10: MET (19501 ps) Setup Check with Pin counter_reg[0]/CLK->D
          Group: aclk
     Startpoint: (R) counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) counter_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-       1                  
       Uncertainty:-     400                  
     Required Time:=   19599                  
      Launch Clock:-       0                  
         Data Path:-      98                  
             Slack:=   19501                  

#------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  counter_reg[0]/CLK -       -       R     (arrival)                     9    -   150     -       0    (-,-) 
  counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      4  3.3    43    98      98    (-,-) 
  counter_reg[0]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      4    -     -     0      98    (-,-) 
#------------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

