# Amazon FPGA Hardware Development Kit
#
# Copyright 2016 Amazon.com, Inc. or its affiliates. All Rights Reserved.
#
# Licensed under the Amazon Software License (the "License"). You may not use
# this file except in compliance with the License. A copy of the License is
# located at
#
#    http://aws.amazon.com/asl/
#
# or in the "license" file accompanying this file. This file is distributed on
# an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, express or
# implied. See the License for the specific language governing permissions and
# limitations under the License.

proc fileSearch {searchString fileName} {  
  package require fileutil
  set pattern {grep}
  if [llength [fileutil::grep $searchString $fileName]] {
    return 1
  }
}

#Temp for testing should be in main script
#open_bd_design [get_files -quiet cl.bd]
if {[info exist FAAS_CL_DIR] eq 0} {
	if {[info exist ::env(FAAS_CL_DIR)]} {
		set FAAS_CL_DIR $::env(FAAS_CL_DIR)
	} else {
#		::tclapp::xilinx::faasutils::make_faas -force -bypass_drcs -partial
		# CATCH if unsure if the ::env(BD_LOCATION) is not set
#		send_msg_id "synth_design_pre 0-1" ERROR "FAAS_CL_DIR environment varaiable not set, please re-run the proc 'aws::make_ipi' or 'aws::make_rtl' as appropriate for your project at the Vivado TCL command prompt"


		set file_path [get_property parent.project_path [current_project]]

		if {[fileSearch cl.bd ${file_path}] == 1} {
			common::send_msg_id "synth_design_pre 0-1" ERROR "FAAS_CL_DIR environment varaiable not set, please re-run the following proc at the Vivado TCL command prompt:\naws::make_ipi"
		} else {
		::tclapp::xilinx::faasutils::make_faas -force -bypass_drcs -partial
#			common::send_msg_id "synth_design_pre 0-1" ERROR "FAAS_CL_DIR environment varaiable not set, please re-run the following proc at the Vivado TCL command prompt:\naws::make_rtl"
		}
	}
}



#TODO
#what about non-bd flow (RTL only)?  where to get clock_a_recipe?  Or is this only for IPI flow, no preset for manual RTL flow?
if {[info exist ::env(BD_LOCATION)] eq 0} {

	#have customers set environment varibles for a,b,c
	if {[info exist ::env(CLOCK_A_RECIPE)]} {
		set clock_recipe_a $::env(CLOCK_A_RECIPE)
	} else {
		send_msg_id "synth_design_post 0-2" ERROR "CLOCK_A_RECIPE not set.  Please set CLOCK_A_RECIPE environment variable to a value between 0:2.\n  example:\n\t set ::env(CLOCK_A_RECIPE) 0"
	}
	if {[info exist ::env(CLOCK_B_RECIPE)]} {
		set clock_recipe_b $::env(CLOCK_B_RECIPE)
	} else {
		send_msg_id "synth_design_post 0-2" ERROR "CLOCK_B_RECIPE not set.  Please set CLOCK_B_RECIPE environment variable to a value between 0:5.\n  example:\n\t set ::env(CLOCK_B_RECIPE) 0"
	}
	if {[info exist ::env(CLOCK_C_RECIPE)]} {
		set clock_recipe_c $::env(CLOCK_C_RECIPE)
	} else {
		send_msg_id "synth_design_post 0-2" ERROR "CLOCK_C_RECIPE not set.  Please set CLOCK_C_RECIPE environment variable to a value between 0:3.\n  example:\n\t set ::env(CLOCK_C_RECIPE) 0"
	}



	if {[info exist ::env(device_id)]} {
		set device_id $::env(device_id)
	} else {
		send_msg_id "synth_design_post 0-2" ERROR "device_id not set.  Please set device_id environment variable to a valid value.\n  example:\n\t set ::env(device_id) 0xF000"
	}
	if {[info exist ::env(vendor_id)]} {
		set device_id $::env(vendor_id)
	} else {
		send_msg_id "synth_design_post 0-2" ERROR "vendor_id not set.  Please set vendor_id environment variable to a valid value.\n  example:\n\t set ::env(vendor_id) 0x0001"
	}
	if {[info exist ::env(subsystem_id)]} {
		set device_id $::env(subsystem_id)
	} else {
		send_msg_id "synth_design_post 0-2" ERROR "subsystem_id not set.  Please set subsystem_id environment variable to a valid value.\n  example:\n\t set ::env(subsystem_id) 0x1D51"
	}
	if {[info exist ::env(subsystem_vendor_id)]} {
		set device_id $::env(subsystem_vendor_id)
	} else {
		send_msg_id "synth_design_post 0-2" ERROR "subsystem_vendor_id not set.  Please set subsystem_vendor_id environment variable to a valid value.\n  example:\n\t set ::env(subsystem_vendor_id) 0xFEDD"
	}


} else {
	puts "BD_LOCATION - $::env(BD_LOCATION)"

	read_bd $::env(BD_LOCATION)
	open_bd_design $::env(BD_LOCATION)

	set THE_INSTANCE [get_bd_cell -hierarchical -filter "VLNV == [lindex [lsort [get_param bd.faas_ipname]] end]"]
	puts "Searching for instance $THE_INSTANCE"

	set clock_recipe_a [get_property CONFIG.CLOCK_A_RECIPE [get_bd_cells $THE_INSTANCE]]
	set clock_recipe_b [get_property CONFIG.CLOCK_B_RECIPE [get_bd_cells $THE_INSTANCE]]
	set clock_recipe_c [get_property CONFIG.CLOCK_C_RECIPE [get_bd_cells $THE_INSTANCE]]

	set device_id [get_property CONFIG.DEVICE_ID [get_bd_cells $THE_INSTANCE]]
	set vendor_id [get_property CONFIG.VENDOR_ID [get_bd_cells $THE_INSTANCE]]
	set subsystem_id [get_property CONFIG.SUBSYSTEM_ID [get_bd_cells $THE_INSTANCE]]
	set subsystem_vendor_id [get_property CONFIG.SUBSYSTEM_VENDOR_ID [get_bd_cells $THE_INSTANCE]]

	set faas_shell_version [get_property CONFIG.SHELL_VERSION [get_bd_cells $THE_INSTANCE]]

	set ::env(CLOCK_A_RECIPE) $clock_recipe_a
	set ::env(CLOCK_B_RECIPE) $clock_recipe_b
	set ::env(CLOCK_C_RECIPE) $clock_recipe_c

	set ::env(device_id) $device_id
	set ::env(vendor_id) $vendor_id
	set ::env(subsystem_id) $subsystem_id
	set ::env(subsystem_vendor_id) $subsystem_vendor_id

	set ::env(FAAS_SHELL_VERSION) $faas_shell_version

}



file mkdir $FAAS_CL_DIR/build/checkpoints
set synth_env_file [open "$FAAS_CL_DIR/build/checkpoints/enviroment_$::env(timestamp).tcl" w]
set synth_cur_file [open "$FAAS_CL_DIR/build/checkpoints/enviroment_current.tcl" w]

puts $synth_env_file "set ::env(device_id) $::env(device_id)"
puts $synth_cur_file "set ::env(device_id) $::env(device_id)"
puts $synth_env_file "set ::env(vendor_id) $::env(vendor_id)"
puts $synth_cur_file "set ::env(vendor_id) $::env(vendor_id)"
puts $synth_env_file "set ::env(subsystem_id) $::env(subsystem_id)"
puts $synth_cur_file "set ::env(subsystem_id) $::env(subsystem_id)"
puts $synth_env_file "set ::env(subsystem_vendor_id) $::env(subsystem_vendor_id)"
puts $synth_cur_file "set ::env(subsystem_vendor_id) $::env(subsystem_vendor_id)"

puts $synth_env_file "set ::env(CLOCK_A_RECIPE) $::env(CLOCK_A_RECIPE)"
puts $synth_cur_file "set ::env(CLOCK_A_RECIPE) $::env(CLOCK_A_RECIPE)"
puts $synth_env_file "set ::env(CLOCK_B_RECIPE) $::env(CLOCK_B_RECIPE)"
puts $synth_cur_file "set ::env(CLOCK_B_RECIPE) $::env(CLOCK_B_RECIPE)"
puts $synth_env_file "set ::env(CLOCK_C_RECIPE) $::env(CLOCK_C_RECIPE)"
puts $synth_cur_file "set ::env(CLOCK_C_RECIPE) $::env(CLOCK_C_RECIPE)"

puts $synth_env_file "set ::env(timestamp) $::env(timestamp)"
puts $synth_cur_file "set ::env(timestamp) $::env(timestamp)"


close $synth_env_file
close $synth_cur_file



set const_dir [file normalize [file join $FAAS_CL_DIR build constraints ]]

# Write out CL clocks constraints

file mkdir $const_dir
if { [file exists ${const_dir}/aws_gen_clk_constraints.tcl] } {
        puts "Deleting old CL clocks constraints file since it will be replaced.";
        file delete -force ${const_dir}/aws_gen_clk_constraints.tcl
}
set clocks_file [open "${const_dir}/aws_gen_clk_constraints.tcl" w]
# Set Clock Group properties based on specified recipe
# Clock Group A
puts $clocks_file "set_property CLKFBOUT_MULT_F   6 \[get_cells SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property DIVCLK_DIVIDE     1 \[get_cells SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]\n"
if {[string compare $clock_recipe_a "1"] == 0} {
puts $clocks_file "set_property CLKOUT0_DIVIDE_F   6 \[get_cells SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT1_DIVIDE    12 \[get_cells SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT2_DIVIDE     4 \[get_cells SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT3_DIVIDE     3 \[get_cells SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]\n"
} elseif {[string compare $clock_recipe_a "2"] == 0} {
puts $clocks_file "set_property CLKOUT0_DIVIDE_F  96 \[get_cells SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT1_DIVIDE    96 \[get_cells SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT2_DIVIDE    12 \[get_cells SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT3_DIVIDE    24 \[get_cells SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]\n"
} else { #A0
puts $clocks_file "set_property CLKOUT0_DIVIDE_F  12 \[get_cells SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT1_DIVIDE    24 \[get_cells SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT2_DIVIDE     8 \[get_cells SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT3_DIVIDE     6 \[get_cells SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]\n"
}                              

# Clock Group B
if {[string compare $clock_recipe_b "1"] == 0} {
puts $clocks_file "set_property CLKFBOUT_MULT_F   5 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property DIVCLK_DIVIDE     1 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT0_DIVIDE_F 10 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT1_DIVIDE   20 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]\n"
} elseif {[string compare $clock_recipe_b "2"] == 0} {
puts $clocks_file "set_property CLKFBOUT_MULT_F  18 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property DIVCLK_DIVIDE     5 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT0_DIVIDE_F  2 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT1_DIVIDE    4 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]\n"
} elseif {[string compare $clock_recipe_b "3"] == 0} {
puts $clocks_file "set_property CLKFBOUT_MULT_F   5 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property DIVCLK_DIVIDE     1 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT0_DIVIDE_F  5 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT1_DIVIDE   20 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]\n"
} elseif {[string compare $clock_recipe_b "4"] == 0} {
puts $clocks_file "set_property CLKFBOUT_MULT_F  24 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property DIVCLK_DIVIDE     5 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT0_DIVIDE_F  4 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT1_DIVIDE   16 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]\n"
} elseif {[string compare $clock_recipe_b "5"] == 0} {
puts $clocks_file "set_property CLKFBOUT_MULT_F  24 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property DIVCLK_DIVIDE     5 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT0_DIVIDE_F  3 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT1_DIVIDE   12 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]\n"
} else { #B0
puts $clocks_file "set_property CLKFBOUT_MULT_F   5 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property DIVCLK_DIVIDE     1 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT0_DIVIDE_F  5 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT1_DIVIDE   10 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]\n"
}

# Clock Group C
if {[string compare $clock_recipe_c "1"] == 0} {
puts $clocks_file "set_property CLKFBOUT_MULT_F  24 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property DIVCLK_DIVIDE     5 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT0_DIVIDE_F  8 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT1_DIVIDE    6 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]\n"
} elseif {[string compare $clock_recipe_c "2"] == 0} {
puts $clocks_file "set_property CLKFBOUT_MULT_F  24 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property DIVCLK_DIVIDE     5 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT0_DIVIDE_F 16 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT1_DIVIDE   12 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]\n"
} elseif {[string compare $clock_recipe_c "3"] == 0} {
puts $clocks_file "set_property CLKFBOUT_MULT_F  16 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property DIVCLK_DIVIDE     5 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT0_DIVIDE_F  4 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT1_DIVIDE    3 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]\n"
} else { #C0
puts $clocks_file "set_property CLKFBOUT_MULT_F  24 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property DIVCLK_DIVIDE     5 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT0_DIVIDE_F  4 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]"
puts $clocks_file "set_property CLKOUT1_DIVIDE    3 \[get_cells SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst\]\n"
}

close $clocks_file









# Clock Group A
switch $clock_recipe_a {
    "0" {
        set clk_main_a0_period        8
        set clk_main_a0_half_period   4
        set clk_extra_a1_period      16
        set clk_extra_a1_half_period  8
        set clk_extra_a2_period       5.333
        set clk_extra_a2_half_period  2.667
        set clk_extra_a3_period       4
        set clk_extra_a3_half_period  2
    }
    "1" {
        set clk_main_a0_period        4
        set clk_main_a0_half_period   2
        set clk_extra_a1_period       8
        set clk_extra_a1_half_period  4
        set clk_extra_a2_period       2.667
        set clk_extra_a2_half_period  1.333
        set clk_extra_a3_period       2
        set clk_extra_a3_half_period  1
    }
    "2" {
        set clk_main_a0_period        64
        set clk_main_a0_half_period   32
        set clk_extra_a1_period      128
        set clk_extra_a1_half_period  64
        set clk_extra_a2_period        8
        set clk_extra_a2_half_period   4
        set clk_extra_a3_period       16
        set clk_extra_a3_half_period   8
    }
    default {
        puts "$clock_recipe_a is NOT a valid clock_recipe_a."
    }
}

# Clock Group B
switch $clock_recipe_b {
    "0" {
        set clk_extra_b0_period       4
        set clk_extra_b0_half_period  2
        set clk_extra_b1_period       8
        set clk_extra_b1_half_period  4
    }
    "1" {
        set clk_extra_b0_period       8
        set clk_extra_b0_half_period  4
        set clk_extra_b1_period      16
        set clk_extra_b1_half_period  8
    }
    "2" {
        set clk_extra_b0_period       2.222
        set clk_extra_b0_half_period  1.111
        set clk_extra_b1_period       4.444
        set clk_extra_b1_half_period  2.222
    }
    "3" {
        set clk_extra_b0_period       4
        set clk_extra_b0_half_period  2
        set clk_extra_b1_period      16
        set clk_extra_b1_half_period  8
    }
    "4" {
        set clk_extra_b0_period       3.333
        set clk_extra_b0_half_period  1.667
        set clk_extra_b1_period      13.333
        set clk_extra_b1_half_period  6.667
    }
    "5" {
        set clk_extra_b0_period       2.5
        set clk_extra_b0_half_period  1.25
        set clk_extra_b1_period      10
        set clk_extra_b1_half_period  5
    }
    default {
        puts "$clock_recipe_b is NOT a valid clock_recipe_b."
    }
}

# Clock Group C
switch $clock_recipe_c {
    "0" {
        set clk_extra_c0_period       3.333
        set clk_extra_c0_half_period  1.667
        set clk_extra_c1_period       2.5
        set clk_extra_c1_half_period  1.25
    }
    "1" {
        set clk_extra_c0_period       6.667
        set clk_extra_c0_half_period  3.333
        set clk_extra_c1_period       5
        set clk_extra_c1_half_period  2.5
    }
    "2" {
        set clk_extra_c0_period      13.333
        set clk_extra_c0_half_period  6.667
        set clk_extra_c1_period      10
        set clk_extra_c1_half_period  5
    }
    "3" {
        set clk_extra_c0_period       5
        set clk_extra_c0_half_period  2.5
        set clk_extra_c1_period       3.75
        set clk_extra_c1_half_period  1.875
    }
    default {
        puts "$clock_recipe_c is NOT a valid clock_recipe_c."
    }
}

# Write out CL clocks constraints

if { [file exists ${const_dir}/cl_clocks_aws.xdc] } {
        puts "Deleting old CL clocks constraints file since it will be replaced.";
        file delete -force ${const_dir}/cl_clocks_aws.xdc
}
set clocks_file [open "${const_dir}/cl_clocks_aws.xdc" w]

puts $clocks_file "#-------------------------------------------------------------------------"
puts $clocks_file "# Do not edit this file! It is auto-generated from $argv0."
puts $clocks_file "#-------------------------------------------------------------------------"

puts $clocks_file "# Group A Clocks"
puts $clocks_file "create_clock -period $clk_main_a0_period  -name clk_main_a0 -waveform {0.000 $clk_main_a0_half_period}  \[get_ports clk_main_a0\]"
puts $clocks_file "create_clock -period $clk_extra_a1_period -name clk_extra_a1 -waveform {0.000 $clk_extra_a1_half_period} \[get_ports clk_extra_a1\]"
puts $clocks_file "create_clock -period $clk_extra_a2_period -name clk_extra_a2 -waveform {0.000 $clk_extra_a2_half_period} \[get_ports clk_extra_a2\]"
puts $clocks_file "create_clock -period $clk_extra_a3_period -name clk_extra_a3 -waveform {0.000 $clk_extra_a3_half_period} \[get_ports clk_extra_a3\]\n"

puts $clocks_file "# Group B Clocks"
puts $clocks_file "create_clock -period $clk_extra_b0_period -name clk_extra_b0 -waveform {0.000 $clk_extra_b0_half_period} \[get_ports clk_extra_b0\]"
puts $clocks_file "create_clock -period $clk_extra_b1_period -name clk_extra_b1 -waveform {0.000 $clk_extra_b1_half_period} \[get_ports clk_extra_b1\]\n"

puts $clocks_file "# Group C Clocks"
puts $clocks_file "create_clock -period $clk_extra_c0_period -name clk_extra_c0 -waveform {0.000 $clk_extra_c0_half_period} \[get_ports clk_extra_c0\]"
puts $clocks_file "create_clock -period $clk_extra_c1_period -name clk_extra_c1 -waveform {0.000 $clk_extra_c1_half_period} \[get_ports clk_extra_c1\]"

close $clocks_file

add_files -fileset constrs_1 -norecurse ${const_dir}/cl_clocks_aws.xdc
set_property PROCESSING_ORDER EARLY [get_files ${const_dir}/cl_clocks_aws.xdc]
set_property USED_IN {synthesis implementation out_of_context} [get_files ${const_dir}/cl_clocks_aws.xdc]


