###############################################################################
#
# IAR ANSI C/C++ Compiler V8.20.2.14835/W32 for ARM       08/Mar/2018  21:10:47
# Copyright 1999-2017 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  D:\workspace\LPLD_OSKinetis_V3\lib\LPLD\HW\HW_ADC.c
#    Command line =  
#        -f C:\Users\JoyC\AppData\Local\Temp\EW2AB9.tmp
#        (D:\workspace\LPLD_OSKinetis_V3\lib\LPLD\HW\HW_ADC.c -D LPLD_K60 -D
#        USE_K60DZ10 -lCN
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\RAM\List -lB
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\RAM\List -o
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\RAM\Obj --no_cse
#        --no_unroll --no_inline --no_code_motion --no_tbaa --no_clustering
#        --no_scheduling --debug --endian=little --cpu=Cortex-M4 -e --fpu=None
#        --dlib_config "D:\Program Files\IAR Systems\Embedded Workbench
#        8.0\arm\INC\c\DLib_Config_Normal.h" -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\app\ -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\CPU\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\common\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\LPLD\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\LPLD\HW\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\LPLD\DEV\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\LPLD\FUNC\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\uCOS-II\Ports\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\uCOS-II\Source\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\FatFs\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\FatFs\option\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\USB\common\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\USB\driver\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\USB\descriptor\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\USB\class\
#        -Ol -I "D:\Program Files\IAR Systems\Embedded Workbench
#        8.0\arm\CMSIS\Include\" -D ARM_MATH_CM4)
#    Locale       =  C
#    List file    =  
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\RAM\List\HW_ADC.lst
#    Object file  =  
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\RAM\Obj\HW_ADC.o
#
###############################################################################

D:\workspace\LPLD_OSKinetis_V3\lib\LPLD\HW\HW_ADC.c
      1          /**
      2           * @file HW_ADC.c
      3           * @version 3.0[By LPLD]
      4           * @date 2013-06-18
      5           * @brief ADC底层模块相关函数
      6           *
      7           * 更改建议:不建议修改
      8           *
      9           * 版权所有:北京拉普兰德电子技术有限公司
     10           * http://www.lpld.cn
     11           * mail:support@lpld.cn
     12           *
     13           * @par
     14           * 本代码由拉普兰德[LPLD]开发并维护，并向所有使用者开放源代码。
     15           * 开发者可以随意修使用或改源代码。但本段及以上注释应予以保留。
     16           * 不得更改或删除原版权所有者姓名，二次开发者可以加注二次版权所有者。
     17           * 但应在遵守此协议的基础上，开放源代码、不得出售代码本身。
     18           * 拉普兰德不负责由于使用本代码所带来的任何事故、法律责任或相关不良影响。
     19           * 拉普兰德无义务解释、说明本代码的具体原理、功能、实现方法。
     20           * 除非拉普兰德[LPLD]授权，开发者不得将本代码用于商业产品。
     21           */
     22          #include "common.h"

   \                                 In section .text, align 2, keep-with-next
   \   static __interwork __softfp void __NVIC_EnableIRQ(IRQn_Type)
   \                     __NVIC_EnableIRQ: (+1)
   \   00000000   0x0001             MOVS     R1,R0
   \   00000002   0xB249             SXTB     R1,R1            ;; SignExt  R1,R1,#+24,#+24
   \   00000004   0x2900             CMP      R1,#+0
   \   00000006   0xD409             BMI.N    ??__NVIC_EnableIRQ_0
   \   00000008   0x2201             MOVS     R2,#+1
   \   0000000A   0xF010 0x011F      ANDS     R1,R0,#0x1F
   \   0000000E   0x408A             LSLS     R2,R2,R1
   \   00000010   0x.... 0x....      LDR.W    R1,??DataTable10  ;; 0xe000e100
   \   00000014   0xB240             SXTB     R0,R0            ;; SignExt  R0,R0,#+24,#+24
   \   00000016   0x0940             LSRS     R0,R0,#+5
   \   00000018   0xF841 0x2020      STR      R2,[R1, R0, LSL #+2]
   \                     ??__NVIC_EnableIRQ_0: (+1)
   \   0000001C   0x4770             BX       LR               ;; return

   \                                 In section .text, align 2, keep-with-next
   \   static __interwork __softfp void __NVIC_DisableIRQ(IRQn_Type)
   \                     __NVIC_DisableIRQ: (+1)
   \   00000000   0x0001             MOVS     R1,R0
   \   00000002   0xB249             SXTB     R1,R1            ;; SignExt  R1,R1,#+24,#+24
   \   00000004   0x2900             CMP      R1,#+0
   \   00000006   0xD409             BMI.N    ??__NVIC_DisableIRQ_0
   \   00000008   0x2201             MOVS     R2,#+1
   \   0000000A   0xF010 0x011F      ANDS     R1,R0,#0x1F
   \   0000000E   0x408A             LSLS     R2,R2,R1
   \   00000010   0x.... 0x....      LDR.W    R1,??DataTable10_1  ;; 0xe000e180
   \   00000014   0xB240             SXTB     R0,R0            ;; SignExt  R0,R0,#+24,#+24
   \   00000016   0x0940             LSRS     R0,R0,#+5
   \   00000018   0xF841 0x2020      STR      R2,[R1, R0, LSL #+2]
   \                     ??__NVIC_DisableIRQ_0: (+1)
   \   0000001C   0x4770             BX       LR               ;; return
     23          #include "HW_ADC.h"
     24          
     25          //@@@@@@@@@@@@@
     26          #if defined(CPU_MK60DZ10) || defined(CPU_MK60D10) 

   \                                 In section .bss, align 4
     27          ADC_ISR_CALLBACK ADC_ISR[2];
   \                     ADC_ISR:
   \   00000000                      DS8 8
     28          #elif defined(CPU_MK60F12) || defined(CPU_MK60F15)
     29          ADC_ISR_CALLBACK ADC_ISR[4];
     30          #endif
     31          static uint8 LPLD_ADC_Cal(ADC_Type *);
     32          
     33          /*
     34           * LPLD_ADC_Init
     35           * ADC@@@@@@@@@@ADCx@@@@@@@@@@@
     36           * 
     37           * @@:
     38           *    adc_init_structure--ADC@@@@@@@
     39           *                        @@@@@ADC_InitTypeDef
     40           *
     41           * @@:
     42           *    0--@@@@
     43           *    1--@@@@
     44           */

   \                                 In section .text, align 2, keep-with-next
     45          uint8 LPLD_ADC_Init(ADC_InitTypeDef adc_init_structure)
     46          {
   \                     LPLD_ADC_Init: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
   \   00000002   0xE92D 0x4FFE      PUSH     {R1-R11,LR}
     47            uint8 i;
     48            ADC_Type *adcx = adc_init_structure.ADC_Adcx;
   \   00000006   0x9C0C             LDR      R4,[SP, #+48]
     49            uint8 diff = adc_init_structure.ADC_DiffMode;
   \   00000008   0xF89D 0x0034      LDRB     R0,[SP, #+52]
   \   0000000C   0xF88D 0x0000      STRB     R0,[SP, #+0]
     50            uint8 mode = adc_init_structure.ADC_BitMode;
   \   00000010   0xF89D 0x5035      LDRB     R5,[SP, #+53]
     51            uint8 time = adc_init_structure.ADC_SampleTimeCfg;
   \   00000014   0xF89D 0xA036      LDRB     R10,[SP, #+54]
     52            uint8 ltime = adc_init_structure.ADC_LongSampleTimeSel;
   \   00000018   0xF89D 0x6037      LDRB     R6,[SP, #+55]
     53            uint8 avg = adc_init_structure.ADC_HwAvgSel;
   \   0000001C   0xF89D 0x0038      LDRB     R0,[SP, #+56]
   \   00000020   0xF88D 0x0001      STRB     R0,[SP, #+1]
     54            uint8 muxab = adc_init_structure.ADC_MuxSel;
   \   00000024   0xF89D 0x703A      LDRB     R7,[SP, #+58]
     55            uint8 pga = adc_init_structure.ADC_PgaGain;
   \   00000028   0xF89D 0x8039      LDRB     R8,[SP, #+57]
     56            uint8 hwtrg = adc_init_structure.ADC_HwTrgCfg;
   \   0000002C   0xF89D 0x903C      LDRB     R9,[SP, #+60]
     57            ADC_ISR_CALLBACK isr_func = adc_init_structure.ADC_Isr;
   \   00000030   0x9810             LDR      R0,[SP, #+64]
   \   00000032   0x9001             STR      R0,[SP, #+4]
     58            
     59            //@@@@
     60            ASSERT( (diff==ADC_SE)||(diff==ADC_DIFF) );  //@@@@@@
   \   00000034   0xF89D 0x0000      LDRB     R0,[SP, #+0]
   \   00000038   0x2800             CMP      R0,#+0
   \   0000003A   0xD008             BEQ.N    ??LPLD_ADC_Init_0
   \   0000003C   0xF89D 0x0000      LDRB     R0,[SP, #+0]
   \   00000040   0x2820             CMP      R0,#+32
   \   00000042   0xD004             BEQ.N    ??LPLD_ADC_Init_0
   \   00000044   0x213C             MOVS     R1,#+60
   \   00000046   0x.... 0x....      LDR.W    R0,??DataTable10_2
   \   0000004A   0x.... 0x....      BL       assert_failed
     61            ASSERT( mode<=SE_16BIT );       //@@@@@@
   \                     ??LPLD_ADC_Init_0: (+1)
   \   0000004E   0x0028             MOVS     R0,R5
   \   00000050   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   00000052   0x2804             CMP      R0,#+4
   \   00000054   0xDB04             BLT.N    ??LPLD_ADC_Init_1
   \   00000056   0x213D             MOVS     R1,#+61
   \   00000058   0x.... 0x....      LDR.W    R0,??DataTable10_2
   \   0000005C   0x.... 0x....      BL       assert_failed
     62            ASSERT( (time==SAMTIME_SHORT)||(time==SAMTIME_LONG) );  //@@@@@@@@
   \                     ??LPLD_ADC_Init_1: (+1)
   \   00000060   0x4650             MOV      R0,R10
   \   00000062   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   00000064   0x2800             CMP      R0,#+0
   \   00000066   0xD008             BEQ.N    ??LPLD_ADC_Init_2
   \   00000068   0x4650             MOV      R0,R10
   \   0000006A   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   0000006C   0x2810             CMP      R0,#+16
   \   0000006E   0xD004             BEQ.N    ??LPLD_ADC_Init_2
   \   00000070   0x213E             MOVS     R1,#+62
   \   00000072   0x.... 0x....      LDR.W    R0,??DataTable10_2
   \   00000076   0x.... 0x....      BL       assert_failed
     63            ASSERT( ltime<=LSAMTIME_2EX );  //@@@@@@@
   \                     ??LPLD_ADC_Init_2: (+1)
   \   0000007A   0x0030             MOVS     R0,R6
   \   0000007C   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   0000007E   0x2804             CMP      R0,#+4
   \   00000080   0xDB04             BLT.N    ??LPLD_ADC_Init_3
   \   00000082   0x213F             MOVS     R1,#+63
   \   00000084   0x.... 0x....      LDR.W    R0,??DataTable10_2
   \   00000088   0x.... 0x....      BL       assert_failed
     64            ASSERT( (avg&0x3)<=(HW_32AVG&0x3) );  //@@@@@@
   \                     ??LPLD_ADC_Init_3: (+1)
   \   0000008C   0xF89D 0x0001      LDRB     R0,[SP, #+1]
   \   00000090   0xF010 0x0003      ANDS     R0,R0,#0x3
   \   00000094   0x2804             CMP      R0,#+4
   \   00000096   0xD304             BCC.N    ??LPLD_ADC_Init_4
   \   00000098   0x2140             MOVS     R1,#+64
   \   0000009A   0x.... 0x....      LDR.W    R0,??DataTable10_2
   \   0000009E   0x.... 0x....      BL       assert_failed
     65            ASSERT( (muxab==MUX_ADXXA)||(muxab==MUX_ADXXB) );  //@@ADC@@AB@@
   \                     ??LPLD_ADC_Init_4: (+1)
   \   000000A2   0x0038             MOVS     R0,R7
   \   000000A4   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   000000A6   0x2800             CMP      R0,#+0
   \   000000A8   0xD008             BEQ.N    ??LPLD_ADC_Init_5
   \   000000AA   0x0038             MOVS     R0,R7
   \   000000AC   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   000000AE   0x2810             CMP      R0,#+16
   \   000000B0   0xD004             BEQ.N    ??LPLD_ADC_Init_5
   \   000000B2   0x2141             MOVS     R1,#+65
   \   000000B4   0x.... 0x....      LDR.W    R0,??DataTable10_2
   \   000000B8   0x.... 0x....      BL       assert_failed
     66            ASSERT( (pga&0x7)<=(LSAMTIME_2EX&0x7));  //@@PGA
   \                     ??LPLD_ADC_Init_5: (+1)
   \   000000BC   0x4640             MOV      R0,R8
   \   000000BE   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   000000C0   0xF010 0x0007      ANDS     R0,R0,#0x7
   \   000000C4   0x2804             CMP      R0,#+4
   \   000000C6   0xDB04             BLT.N    ??LPLD_ADC_Init_6
   \   000000C8   0x2142             MOVS     R1,#+66
   \   000000CA   0x.... 0x....      LDR.W    R0,??DataTable10_2
   \   000000CE   0x.... 0x....      BL       assert_failed
     67            
     68            //@@ADC@@
     69            if(adcx == ADC0)
   \                     ??LPLD_ADC_Init_6: (+1)
   \   000000D2   0x.... 0x....      LDR.W    R0,??DataTable10_3  ;; 0x4003b000
   \   000000D6   0x4284             CMP      R4,R0
   \   000000D8   0xD158             BNE.N    ??LPLD_ADC_Init_7
     70            {
     71              i=0;
   \   000000DA   0xF05F 0x0B00      MOVS     R11,#+0
     72              SIM->SCGC6 |= SIM_SCGC6_ADC0_MASK;   // @@ADC0@@
   \   000000DE   0x.... 0x....      LDR.W    R0,??DataTable10_4  ;; 0x4004803c
   \   000000E2   0x6800             LDR      R0,[R0, #+0]
   \   000000E4   0xF050 0x6000      ORRS     R0,R0,#0x8000000
   \   000000E8   0x.... 0x....      LDR.W    R1,??DataTable10_4  ;; 0x4004803c
   \   000000EC   0x6008             STR      R0,[R1, #+0]
     73            }
     74            else if(adcx == ADC1)
     75            {
     76              i=1;
     77              SIM->SCGC3 |= SIM_SCGC3_ADC1_MASK;   // @@ADC1@@
     78            }
     79          #if defined(CPU_MK60F12) || defined(CPU_MK60F15)
     80            else if(adcx == ADC2)
     81            {
     82              i=2;
     83              SIM->SCGC6 |= SIM_SCGC6_ADC2_MASK;   // @@ADC1@@
     84            }
     85            else if(adcx == ADC3)
     86            {
     87              i=3;
     88              SIM->SCGC3 |= SIM_SCGC3_ADC3_MASK;   // @@ADC1@@
     89            }
     90          #endif
     91            else 
     92            {
     93              return 0;
     94            }
     95          
     96            if(adc_init_structure.ADC_CalEnable == TRUE)
   \                     ??LPLD_ADC_Init_8: (+1)
   \   000000EE   0xF89D 0x003B      LDRB     R0,[SP, #+59]
   \   000000F2   0x2801             CMP      R0,#+1
   \   000000F4   0xD102             BNE.N    ??LPLD_ADC_Init_9
     97              LPLD_ADC_Cal(adcx);  //@@ADC@@
   \   000000F6   0x0020             MOVS     R0,R4
   \   000000F8   0x.... 0x....      BL       LPLD_ADC_Cal
     98            
     99            //@@ADCCFG1@@@
    100            adcx->CFG1  =  0& (~ADC_CFG1_ADLPC_MASK)         // @@@@@@@@@@@
    101                            | ADC_CFG1_ADIV(ADIV_1)          // ADC@@@@@@@ 1
    102                            | time                           // @@@@@@@@@@
    103                            | ADC_CFG1_ADICLK(ADICLK_BUS_2)  // ADC@@@@@@ BusClk
    104                            | ADC_CFG1_MODE(mode);           //@@ADC@@@@
   \                     ??LPLD_ADC_Init_9: (+1)
   \   000000FC   0xFA5F 0xFA8A      UXTB     R10,R10          ;; ZeroExt  R10,R10,#+24,#+24
   \   00000100   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   00000102   0x00AD             LSLS     R5,R5,#+2
   \   00000104   0xF015 0x050C      ANDS     R5,R5,#0xC
   \   00000108   0xEA55 0x050A      ORRS     R5,R5,R10
   \   0000010C   0xF055 0x0501      ORRS     R5,R5,#0x1
   \   00000110   0x60A5             STR      R5,[R4, #+8]
    105          
    106            //@@ADCCFG2@@@
    107            adcx->CFG2 = 0 & (~ADC_CFG2_ADACKEN_MASK)   //@@@@@@@@
    108                           | muxab        // ADC@@@@
    109                           | ADC_CFG2_ADHSC_MASK        // @@@@
    110                           | ADC_CFG2_ADLSTS(ltime);    // @@@@@@@@@@@
   \   00000112   0xB2FF             UXTB     R7,R7            ;; ZeroExt  R7,R7,#+24,#+24
   \   00000114   0xB2F6             UXTB     R6,R6            ;; ZeroExt  R6,R6,#+24,#+24
   \   00000116   0xF016 0x0603      ANDS     R6,R6,#0x3
   \   0000011A   0x433E             ORRS     R6,R6,R7
   \   0000011C   0xF056 0x0604      ORRS     R6,R6,#0x4
   \   00000120   0x60E6             STR      R6,[R4, #+12]
    111                                                        // @@@@@@K60@@@@ page:840
    112            //@@@@@@
    113            adcx->CV1  = 0x1234u ; 
   \   00000122   0xF241 0x2034      MOVW     R0,#+4660
   \   00000126   0x61A0             STR      R0,[R4, #+24]
    114            adcx->CV2  = 0x5678u ;
   \   00000128   0xF245 0x6078      MOVW     R0,#+22136
   \   0000012C   0x61E0             STR      R0,[R4, #+28]
    115            
    116            adcx->SC2  = 0 | (hwtrg & ADC_SC2_ADTRG_MASK) //@@@@@@
    117                           & (~ADC_SC2_ACFE_MASK)         //@@@@@@
    118                           & (~ADC_SC2_DMAEN_MASK)        //@@DMA
    119                           |  ADC_SC2_ACREN_MASK          //@@@@@@
    120                           |  ADC_SC2_ACFGT_MASK          //@@@@@@@@
    121                           |  ADC_SC2_REFSEL(REFSEL_EXT); //@@@@@@@VREFH@VREFL
   \   0000012E   0x4648             MOV      R0,R9
   \   00000130   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   00000132   0xF010 0x0040      ANDS     R0,R0,#0x40
   \   00000136   0xF050 0x0018      ORRS     R0,R0,#0x18
   \   0000013A   0x6220             STR      R0,[R4, #+32]
    122            
    123            if(adc_init_structure.ADC_DmaEnable == TRUE) 
   \   0000013C   0xF89D 0x003D      LDRB     R0,[SP, #+61]
   \   00000140   0x2801             CMP      R0,#+1
   \   00000142   0xD103             BNE.N    ??LPLD_ADC_Init_10
    124              adcx->SC2  |= ADC_SC2_DMAEN_MASK;   //@@DMA
   \   00000144   0x6A20             LDR      R0,[R4, #+32]
   \   00000146   0xF050 0x0004      ORRS     R0,R0,#0x4
   \   0000014A   0x6220             STR      R0,[R4, #+32]
    125          
    126            adcx->SC3  = 0 & (~ADC_SC3_CAL_MASK)          //@@@@
    127                           & (~ADC_SC3_ADCO_MASK)         //@@@@@@
    128                           |  avg;        //@@@@
   \                     ??LPLD_ADC_Init_10: (+1)
   \   0000014C   0xF89D 0x0001      LDRB     R0,[SP, #+1]
   \   00000150   0x6260             STR      R0,[R4, #+36]
    129            
    130            adcx->PGA  = pga<<ADC_PGA_PGAG_SHIFT; 
   \   00000152   0xFA5F 0xF888      UXTB     R8,R8            ;; ZeroExt  R8,R8,#+24,#+24
   \   00000156   0xEA5F 0x4808      LSLS     R8,R8,#+16
   \   0000015A   0xF8C4 0x8050      STR      R8,[R4, #+80]
    131            
    132            //@@@@@@@@@@@ADC@@@
    133            //adcx->SC1[0] = ADC_SC1_ADCH(AD31);    //@@SC1
    134            adcx->SC1[hwtrg & 0x01] = diff;         //@@@@@@@@@
   \   0000015E   0xF89D 0x0000      LDRB     R0,[SP, #+0]
   \   00000162   0xFA5F 0xF989      UXTB     R9,R9            ;; ZeroExt  R9,R9,#+24,#+24
   \   00000166   0xF019 0x0901      ANDS     R9,R9,#0x1
   \   0000016A   0xF844 0x0029      STR      R0,[R4, R9, LSL #+2]
    135            
    136            if(isr_func!= NULL)
   \   0000016E   0x9801             LDR      R0,[SP, #+4]
   \   00000170   0x2800             CMP      R0,#+0
   \   00000172   0xD006             BEQ.N    ??LPLD_ADC_Init_11
    137            {
    138              ADC_ISR[i] = isr_func;
   \   00000174   0x9801             LDR      R0,[SP, #+4]
   \   00000176   0x.... 0x....      LDR.W    R1,??DataTable10_5
   \   0000017A   0xFA5F 0xFB8B      UXTB     R11,R11          ;; ZeroExt  R11,R11,#+24,#+24
   \   0000017E   0xF841 0x002B      STR      R0,[R1, R11, LSL #+2]
    139            }
    140            
    141            return 1;
   \                     ??LPLD_ADC_Init_11: (+1)
   \   00000182   0x2001             MOVS     R0,#+1
   \                     ??LPLD_ADC_Init_12: (+1)
   \   00000184   0xE8BD 0x0FFE      POP      {R1-R11}
   \   00000188   0xF85D 0xFB14      LDR      PC,[SP], #+20    ;; return
   \                     ??LPLD_ADC_Init_7: (+1)
   \   0000018C   0x.... 0x....      LDR.W    R0,??DataTable10_6  ;; 0x400bb000
   \   00000190   0x4284             CMP      R4,R0
   \   00000192   0xD10A             BNE.N    ??LPLD_ADC_Init_13
   \   00000194   0xF05F 0x0B01      MOVS     R11,#+1
   \   00000198   0x.... 0x....      LDR.W    R0,??DataTable10_7  ;; 0x40048030
   \   0000019C   0x6800             LDR      R0,[R0, #+0]
   \   0000019E   0xF050 0x6000      ORRS     R0,R0,#0x8000000
   \   000001A2   0x.... 0x....      LDR.W    R1,??DataTable10_7  ;; 0x40048030
   \   000001A6   0x6008             STR      R0,[R1, #+0]
   \   000001A8   0xE7A1             B.N      ??LPLD_ADC_Init_8
   \                     ??LPLD_ADC_Init_13: (+1)
   \   000001AA   0x2000             MOVS     R0,#+0
   \   000001AC   0xE7EA             B.N      ??LPLD_ADC_Init_12
    142          }
    143          
    144          /*
    145           * LPLD_ADC_Deinit
    146           * ADC@@@@@@@@@ADC@@
    147           * 
    148           * @@:
    149           *    adc_init_structure--ADC@@@@@@@
    150           *                        @@@@@ADC_InitTypeDef
    151           *
    152           * @@:
    153           *    0--@@@@
    154           *    1--@@@@
    155           */

   \                                 In section .text, align 2, keep-with-next
    156          uint8 LPLD_ADC_Deinit(ADC_InitTypeDef adc_init_structure)
    157          {
   \                     LPLD_ADC_Deinit: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
    158            ADC_Type *adcx = adc_init_structure.ADC_Adcx;
   \   00000002   0x9800             LDR      R0,[SP, #+0]
    159            uint8 hwtrg = adc_init_structure.ADC_HwTrgCfg;
   \   00000004   0xF89D 0x100C      LDRB     R1,[SP, #+12]
    160            
    161            adcx->SC1[hwtrg & 0x01] = ADC_SC1_ADCH(AD31);    //@@SC1
   \   00000008   0x221F             MOVS     R2,#+31
   \   0000000A   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   0000000C   0xF011 0x0101      ANDS     R1,R1,#0x1
   \   00000010   0xF840 0x2021      STR      R2,[R0, R1, LSL #+2]
    162            
    163            //@@ADC@@
    164            if(adcx == ADC0)
   \   00000014   0x.... 0x....      LDR.W    R1,??DataTable10_3  ;; 0x4003b000
   \   00000018   0x4288             CMP      R0,R1
   \   0000001A   0xD10A             BNE.N    ??LPLD_ADC_Deinit_0
    165            {
    166              SIM->SCGC6 &= ~(SIM_SCGC6_ADC0_MASK);   // @@ADC0@@
   \   0000001C   0x.... 0x....      LDR.W    R0,??DataTable10_4  ;; 0x4004803c
   \   00000020   0x6800             LDR      R0,[R0, #+0]
   \   00000022   0xF030 0x6000      BICS     R0,R0,#0x8000000
   \   00000026   0x.... 0x....      LDR.W    R1,??DataTable10_4  ;; 0x4004803c
   \   0000002A   0x6008             STR      R0,[R1, #+0]
    167            }
    168            else if(adcx == ADC1)
    169            {
    170              SIM->SCGC3 &= ~(SIM_SCGC3_ADC1_MASK);   // @@ADC1@@
    171            }
    172          #if defined(CPU_MK60F12) || defined(CPU_MK60F15)
    173            else if(adcx == ADC2)
    174            {
    175              SIM->SCGC3 &= ~(SIM_SCGC6_ADC2_MASK);   // @@ADC1@@
    176            }
    177            else if(adcx == ADC3)
    178            {
    179              SIM->SCGC3 &= ~(SIM_SCGC3_ADC3_MASK);   // @@ADC1@@
    180            }
    181          #endif
    182            else 
    183            {
    184              return 0;
    185            }
    186            
    187            return 1;
   \                     ??LPLD_ADC_Deinit_1: (+1)
   \   0000002C   0x2001             MOVS     R0,#+1
   \                     ??LPLD_ADC_Deinit_2: (+1)
   \   0000002E   0xB004             ADD      SP,SP,#+16
   \   00000030   0x4770             BX       LR               ;; return
   \                     ??LPLD_ADC_Deinit_0: (+1)
   \   00000032   0x.... 0x....      LDR.W    R1,??DataTable10_6  ;; 0x400bb000
   \   00000036   0x4288             CMP      R0,R1
   \   00000038   0xD108             BNE.N    ??LPLD_ADC_Deinit_3
   \   0000003A   0x.... 0x....      LDR.W    R0,??DataTable10_7  ;; 0x40048030
   \   0000003E   0x6800             LDR      R0,[R0, #+0]
   \   00000040   0xF030 0x6000      BICS     R0,R0,#0x8000000
   \   00000044   0x.... 0x....      LDR.W    R1,??DataTable10_7  ;; 0x40048030
   \   00000048   0x6008             STR      R0,[R1, #+0]
   \   0000004A   0xE7EF             B.N      ??LPLD_ADC_Deinit_1
   \                     ??LPLD_ADC_Deinit_3: (+1)
   \   0000004C   0x2000             MOVS     R0,#+0
   \   0000004E   0xE7EE             B.N      ??LPLD_ADC_Deinit_2
    188          }
    189          
    190          /*
    191           * LPLD_ADC_Get
    192           * @@@@@@@@AD@@@@
    193           * 
    194           * @@:
    195           *    adcx--ADCx@@@
    196           *      |__ADC0          --ADC0
    197           *      |__ADC1          --ADC1
    198           *      <@:@@MK60F@@@@ADC2,ADC3>
    199           *      |__ADC2          --ADC2
    200           *      |__ADC3          --ADC3
    201           *    chn--ADC@@@@@@,@@@@@@K60P144M100SF2RM@118@
    202           *      ADC0
    203           *      |__DAD0          --@@(ADC0_DP0@ADC0_DM0)/@@(ADC0_DP0)
    204           *      |__DAD1          --@@(ADC0_DP1@ADC0_DM1)/@@(ADC0_DP1)
    205           *      |__DAD2          --@@(PGA0_DP@PGA0_DM)/@@(PGA0_DP)
    206           *      |__DAD3          --@@(ADC0_DP3@ADC0_DM3)/@@(ADC0_DP3)
    207           *      |__AD4           --@@A(@@)/@@B(ADC0_SE4b--PTC2)
    208           *      |__AD5           --@@A(@@)/@@B(ADC0_SE5b--PTD1)
    209           *      |__AD6           --@@A(@@)/@@B(ADC0_SE6b--PTD5)
    210           *      |__AD7           --@@A(@@)/@@B(ADC0_SE7b--PTD6)
    211           *      |__AD8           --@@(ADC0_SE8--PTB0)
    212           *      |__AD9           --@@(ADC0_SE9--PTB1)
    213           *      |__AD10          --@@(ADC0_SE10--PTA7)
    214           *      |__AD11          --@@(ADC0_SE11--PTA8)
    215           *      |__AD12          --@@(ADC0_SE12--PTB2)
    216           *      |__AD13          --@@(ADC0_SE13--PTB3)
    217           *      |__AD14          --@@(ADC0_SE14--PTC0)
    218           *      |__AD15          --@@(ADC0_SE15--PTC1)
    219           *      |__AD16          --@@(ADC0_SE16)
    220           *      |__AD17          --@@(ADC0_SE17-PTE24)
    221           *      |__AD18          --@@(ADC0_SE18--PTE25)
    222           *      |__AD19          --@@(ADC0_DM0)
    223           *      |__AD20          --@@(ADC0_DM1)
    224           *      |__AD23          --@@(DAC0)
    225           *      |__AD26          --@@@@@
    226           *      |__AD27          --Bandgap
    227           *      |__AD29          --@@(-VREFH)/@@(VREFH)
    228           *      |__AD30          --@@(VREFL)
    229           *      ADC1
    230           *      |__DAD0          --@@(ADC1_DP0@ADC1_DM0)/@@(ADC1_DP0)
    231           *      |__DAD1          --@@(ADC1_DP1@ADC1_DM1)/@@(ADC1_DP1)
    232           *      |__DAD2          --@@(PGA1_DP@PGA1_DM)/@@(PGA1_DP)
    233           *      |__DAD3          --@@(ADC1_DP3@ADC1_DM3)/@@(ADC1_DP3)
    234           *      |__AD4           --@@A(ADC1_SE4a--PTE0)/@@B(ADC1_SE4b--PTC8)
    235           *      |__AD5           --@@A(ADC1_SE5a--PTE1)/@@B(ADC1_SE5b--PTC9)
    236           *      |__AD6           --@@A(ADC1_SE6a--PTE2)/@@B(ADC1_SE6b--PTC10)
    237           *      |__AD7           --@@A(ADC1_SE7a--PTE3)/@@B(ADC1_SE7b--PTC11)
    238           *      |__AD8           --@@(ADC1_SE8--PTB0)
    239           *      |__AD9           --@@(ADC1_SE9--PTB1)
    240           *      |__AD10          --@@(ADC1_SE10--PTB4)
    241           *      |__AD11          --@@(ADC1_SE11--PTB5)
    242           *      |__AD12          --@@(ADC1_SE12--PTB6)
    243           *      |__AD13          --@@(ADC1_SE13--PTB7)
    244           *      |__AD14          --@@(ADC1_SE14--PTB10)
    245           *      |__AD15          --@@(ADC1_SE15--PTB11)
    246           *      |__AD16          --@@(ADC1_SE16)
    247           *      |__AD17          --@@(ADC1_SE17--PTA17)
    248           *      |__AD18          --@@(VREF)
    249           *      |__AD19          --@@(ADC1_DM0)
    250           *      |__AD20          --@@(ADC1_DM1)
    251           *      |__AD23          --@@(DAC1)
    252           *      |__AD26          --@@@@@
    253           *      |__AD27          --Bandgap
    254           *      |__AD29          --@@(-VREFH)/@@(VREFH)
    255           *      |__AD30          --@@(VREFL)
    256           *      <@:@@MK60F@@@@ADC2,ADC3>
    257           *          @@@@@@K60P144M120SF2RM@131@
    258           *      ADC2      
    259           *      |__DAD0          --@@(ADC2_DP0@ADC2_DM0)/@@(ADC2_DP0)
    260           *      |__DAD1          --@@(ADC2_DP1@ADC2_DM1)/@@(ADC2_DP1)
    261           *      |__DAD2          --@@(PGA2_DP@PGA2_DM)/@@(PGA2_DP)
    262           *      |__DAD3          --@@(ADC2_DP3@ADC2_DM3)/@@(ADC2_DP3)
    263           *      |__AD4           --@@A(ADC2_SE4a--PTB20)/@@B(@@)
    264           *      |__AD5           --@@A(ADC2_SE5a--PTB21)/@@B(@@)
    265           *      |__AD6           --@@A(@@)/@@B(@@)
    266           *      |__AD7           --@@A(@@)/@@B(@@)
    267           *      |__AD8           --@@(ADC2_SE8--PTB0)
    268           *      |__AD9           --@@(ADC2_SE9--PTB1)
    269           *      |__AD10          --@@(ADC2_SE10)
    270           *      |__AD11          --@@(ADC2_SE11)
    271           *      |__AD12          --@@(ADC2_SE12--PTA29)
    272           *      |__AD13          --@@(ADC2_SE13--PTA28)
    273           *      |__AD14          --@@(ADC2_SE14--PTA27)
    274           *      |__AD15          --@@(ADC2_SE15--PTA26)
    275           *      |__AD16          --@@(ADC2_SE16--PTE8)
    276           *      |__AD17          --@@(ADC2_SE17--PTE9)
    277           *      |__AD18          --@@(ADC2_SE18)
    278           *      |__AD19          --@@(ADC2_DM0)
    279           *      |__AD20          --@@(ADC2_DM1)
    280           *      |__AD23          --@@(DAC2)
    281           *      |__AD26          --@@@@@
    282           *      |__AD27          --Bandgap
    283           *      |__AD29          --@@(-VREFH)/@@(VREFH)
    284           *      |__AD30          --@@(VREFL)
    285           *      ADC3
    286           *      |__DAD0          --@@(ADC3_DP0@ADC3_DM0)/@@(ADC3_DP0)
    287           *      |__DAD1          --@@(ADC3_DP1@ADC3_DM1)/@@(ADC3_DP1)
    288           *      |__DAD2          --@@(PGA3_DP@PGA3_DM)/@@(PGA3_DP)
    289           *      |__DAD3          --@@(ADC3_DP3@ADC3_DM3)/@@(ADC3_DP3)
    290           *      |__AD4           --@@A(ADC3_SE4a--PTA10)/@@B(ADC3_SE4b--PTE27)
    291           *      |__AD5           --@@A(ADC3_SE5a--PTA9)/@@B(ADC3_SE5b--PTE26)
    292           *      |__AD6           --@@A(ADC3_SE6a--PTA6)/@@B(@@)
    293           *      |__AD7           --@@A(ADC3_SE7a--PTE28)/@@B(@@)
    294           *      |__AD8           --@@(ADC3_SE8--PTB0)
    295           *      |__AD9           --@@(ADC3_SE9--PTB1)
    296           *      |__AD10          --@@(ADC3_SE10)
    297           *      |__AD11          --@@(ADC3_SE11)
    298           *      |__AD12          --@@(ADC3_SE12)
    299           *      |__AD13          --@@(ADC3_SE13)
    300           *      |__AD14          --@@(ADC3_SE14)
    301           *      |__AD15          --@@(ADC3_SE15--PTA11)
    302           *      |__AD16          --@@(ADC3_SE16--PTE11)
    303           *      |__AD17          --@@(ADC3_SE17--PTE12)
    304           *      |__AD18          --@@(VREF)
    305           *      |__AD19          --@@(ADC3_DM0)
    306           *      |__AD20          --@@(ADC3_DM1)
    307           *      |__AD23          --@@(DAC3)
    308           *      |__AD26          --@@@@@
    309           *      |__AD27          --Bandgap
    310           *      |__AD29          --@@(-VREFH)/@@(VREFH)
    311           *      |__AD30          --@@(VREFL)
    312           * @@:
    313           *    AD@@@@@(@@@)@@@@@@@@@@@@@@@@@@@(@@@@@@int16)
    314           *
    315           */

   \                                 In section .text, align 2, keep-with-next
    316          uint16 LPLD_ADC_Get(ADC_Type *adcx, AdcChnEnum_Type chn)
    317          {
    318            adcx->SC1[0] &= ~(ADC_SC1_AIEN_MASK);
   \                     LPLD_ADC_Get: (+1)
   \   00000000   0x6802             LDR      R2,[R0, #+0]
   \   00000002   0xF032 0x0240      BICS     R2,R2,#0x40
   \   00000006   0x6002             STR      R2,[R0, #+0]
    319            adcx->SC1[0] &= ~(ADC_SC1_ADCH_MASK);
   \   00000008   0x6802             LDR      R2,[R0, #+0]
   \   0000000A   0x0952             LSRS     R2,R2,#+5
   \   0000000C   0x0152             LSLS     R2,R2,#+5
   \   0000000E   0x6002             STR      R2,[R0, #+0]
    320            adcx->SC1[0] |= ADC_SC1_ADCH(chn);
   \   00000010   0x6802             LDR      R2,[R0, #+0]
   \   00000012   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000014   0xF011 0x011F      ANDS     R1,R1,#0x1F
   \   00000018   0x4311             ORRS     R1,R1,R2
   \   0000001A   0x6001             STR      R1,[R0, #+0]
    321            while((adcx->SC1[0]&ADC_SC1_COCO_MASK) == 0); //@@@@@@  
   \                     ??LPLD_ADC_Get_0: (+1)
   \   0000001C   0x6801             LDR      R1,[R0, #+0]
   \   0000001E   0x0609             LSLS     R1,R1,#+24
   \   00000020   0xD5FC             BPL.N    ??LPLD_ADC_Get_0
    322            return adcx->R[0];
   \   00000022   0x6900             LDR      R0,[R0, #+16]
   \   00000024   0xB280             UXTH     R0,R0            ;; ZeroExt  R0,R0,#+16,#+16
   \   00000026   0x4770             BX       LR               ;; return
    323          }
    324          
    325          /*
    326           * LPLD_ADC_EnableConversion
    327           * @@ADCx@@@@@@@@@@@@@@@@@@@
    328           * 
    329           * @@:
    330           *    adcx--ADCx@@@
    331           *      |__ADC0          --ADC0
    332           *      |__ADC1          --ADC1
    333           *      <@:@@MK60F@@@@ADC2,ADC3>
    334           *      |__ADC2          --ADC2
    335           *      |__ADC3          --ADC3
    336           *    chn--ADC@@@@@@,@@@@@@K60P144M100SF2RM@118@
    337           *      @@@LPLD_ADC_Get@@chn
    338           *      <@:@@MK60F@@@@ADC2,ADC3>
    339           *          MK60F@@@@@@K60P144M120SF2RM@131@
    340           *    ab--SC1@@@A@B@@@@
    341           *      |__0          --A@@@@
    342           *      |__1          --B@@@@
    343           *    irq--@@@@@@@@@@
    344           *      |__TRUE       --@@@@@@@@
    345           *      |__FALSE      --@@@@@@@@
    346           *
    347           * @@:
    348           *    @
    349           *
    350           */

   \                                 In section .text, align 2, keep-with-next
    351          void LPLD_ADC_EnableConversion(ADC_Type *adcx, AdcChnEnum_Type chn, uint8 ab, boolean irq)
    352          {
   \                     LPLD_ADC_EnableConversion: (+1)
   \   00000000   0xB5F8             PUSH     {R3-R7,LR}
   \   00000002   0x0006             MOVS     R6,R0
   \   00000004   0x000C             MOVS     R4,R1
   \   00000006   0x0015             MOVS     R5,R2
   \   00000008   0x001F             MOVS     R7,R3
    353            //@@@@
    354            ASSERT( ab<=1 );  //@@AB@@@@@
   \   0000000A   0x0028             MOVS     R0,R5
   \   0000000C   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   0000000E   0x2802             CMP      R0,#+2
   \   00000010   0xDB05             BLT.N    ??LPLD_ADC_EnableConversion_0
   \   00000012   0xF44F 0x71B1      MOV      R1,#+354
   \   00000016   0x.... 0x....      LDR.W    R0,??DataTable10_2
   \   0000001A   0x.... 0x....      BL       assert_failed
    355            ASSERT( irq<=1 );  //@@@@@@@@
   \                     ??LPLD_ADC_EnableConversion_0: (+1)
   \   0000001E   0x0038             MOVS     R0,R7
   \   00000020   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   00000022   0x2802             CMP      R0,#+2
   \   00000024   0xDB05             BLT.N    ??LPLD_ADC_EnableConversion_1
   \   00000026   0xF240 0x1163      MOVW     R1,#+355
   \   0000002A   0x.... 0x....      LDR.W    R0,??DataTable10_2
   \   0000002E   0x.... 0x....      BL       assert_failed
    356            if(irq == TRUE)
   \                     ??LPLD_ADC_EnableConversion_1: (+1)
   \   00000032   0xB2FF             UXTB     R7,R7            ;; ZeroExt  R7,R7,#+24,#+24
   \   00000034   0x2F01             CMP      R7,#+1
   \   00000036   0xD109             BNE.N    ??LPLD_ADC_EnableConversion_2
    357            {
    358              adcx->SC1[ab] |= (ADC_SC1_AIEN_MASK);
   \   00000038   0x0028             MOVS     R0,R5
   \   0000003A   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   0000003C   0xF856 0x0020      LDR      R0,[R6, R0, LSL #+2]
   \   00000040   0xF050 0x0040      ORRS     R0,R0,#0x40
   \   00000044   0x0029             MOVS     R1,R5
   \   00000046   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000048   0xF846 0x0021      STR      R0,[R6, R1, LSL #+2]
    359            }
    360            adcx->SC1[ab] &= ~(ADC_SC1_ADCH_MASK);
   \                     ??LPLD_ADC_EnableConversion_2: (+1)
   \   0000004C   0x0028             MOVS     R0,R5
   \   0000004E   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   00000050   0xF856 0x0020      LDR      R0,[R6, R0, LSL #+2]
   \   00000054   0x0940             LSRS     R0,R0,#+5
   \   00000056   0x0140             LSLS     R0,R0,#+5
   \   00000058   0x0029             MOVS     R1,R5
   \   0000005A   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   0000005C   0xF846 0x0021      STR      R0,[R6, R1, LSL #+2]
    361            adcx->SC1[ab] |= ADC_SC1_ADCH(chn);
   \   00000060   0x0028             MOVS     R0,R5
   \   00000062   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   00000064   0xF856 0x0020      LDR      R0,[R6, R0, LSL #+2]
   \   00000068   0xB2E4             UXTB     R4,R4            ;; ZeroExt  R4,R4,#+24,#+24
   \   0000006A   0xF014 0x041F      ANDS     R4,R4,#0x1F
   \   0000006E   0x4304             ORRS     R4,R4,R0
   \   00000070   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   00000072   0xF846 0x4025      STR      R4,[R6, R5, LSL #+2]
    362          }
   \   00000076   0xBDF1             POP      {R0,R4-R7,PC}    ;; return
    363          
    364          /*
    365           * LPLD_ADC_GetResult
    366           * @@AD@@@@
    367           * 
    368           * @@:
    369           *    adcx--ADCx@@@
    370           *      |__ADC0          --ADC0
    371           *      |__ADC1          --ADC1
    372           *      <@:@@MK60F@@@@ADC2,ADC3>
    373           *      |__ADC2          --ADC2
    374           *      |__ADC3          --ADC3
    375           *    ab--SC1@@@A@B@@@@
    376           *      |__0          --A@@@@
    377           *      |__1          --B@@@@
    378           *
    379           * @@:
    380           *    AD@@@@@(@@@)@@@@@@@@@@@@@@@@@@@(@@@@@@int16)
    381           *
    382           */

   \                                 In section .text, align 2, keep-with-next
    383          uint16 LPLD_ADC_GetResult(ADC_Type *adcx, uint8 ab)
    384          {
   \                     LPLD_ADC_GetResult: (+1)
   \   00000000   0xB538             PUSH     {R3-R5,LR}
   \   00000002   0x0004             MOVS     R4,R0
   \   00000004   0x000D             MOVS     R5,R1
    385            //@@@@
    386            ASSERT( ab<=1 );  //@@AB@@@@@
   \   00000006   0x0028             MOVS     R0,R5
   \   00000008   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   0000000A   0x2802             CMP      R0,#+2
   \   0000000C   0xDB05             BLT.N    ??LPLD_ADC_GetResult_0
   \   0000000E   0xF44F 0x71C1      MOV      R1,#+386
   \   00000012   0x.... 0x....      LDR.W    R0,??DataTable10_2
   \   00000016   0x.... 0x....      BL       assert_failed
    387            return adcx->R[ab];
   \                     ??LPLD_ADC_GetResult_0: (+1)
   \   0000001A   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   0000001C   0xEB04 0x0085      ADD      R0,R4,R5, LSL #+2
   \   00000020   0x6900             LDR      R0,[R0, #+16]
   \   00000022   0xB280             UXTH     R0,R0            ;; ZeroExt  R0,R0,#+16,#+16
   \   00000024   0xBD32             POP      {R1,R4,R5,PC}    ;; return
    388          }
    389          
    390          /*
    391           * LPLD_ADC_GetSC1nCOCO
    392           * @@SC1@@@@COCO@@1@@@
    393           * 
    394           * @@:
    395           *    adcx--ADCx@@@
    396           *      |__ADC0          --ADC0
    397           *      |__ADC1          --ADC1
    398           *      <@:@@MK60F@@@@ADC2,ADC3>
    399           *      |__ADC2          --ADC2
    400           *      |__ADC3          --ADC3
    401           *
    402           * @@:
    403          *    0--SC1A@@@COCO@@1
    404          *    1--SC1B@@@COCO@@1
    405           *
    406           */

   \                                 In section .text, align 2, keep-with-next
    407          uint8 LPLD_ADC_GetSC1nCOCO(ADC_Type *adcx)
    408          {
    409            if(adcx->SC1[0] & ADC_SC1_COCO_MASK)
   \                     LPLD_ADC_GetSC1nCOCO: (+1)
   \   00000000   0x6801             LDR      R1,[R0, #+0]
   \   00000002   0x0609             LSLS     R1,R1,#+24
   \   00000004   0xD501             BPL.N    ??LPLD_ADC_GetSC1nCOCO_0
    410              return 0;
   \   00000006   0x2000             MOVS     R0,#+0
   \   00000008   0xE005             B.N      ??LPLD_ADC_GetSC1nCOCO_1
    411            if(adcx->SC1[1] & ADC_SC1_COCO_MASK)
   \                     ??LPLD_ADC_GetSC1nCOCO_0: (+1)
   \   0000000A   0x6840             LDR      R0,[R0, #+4]
   \   0000000C   0x0600             LSLS     R0,R0,#+24
   \   0000000E   0xD501             BPL.N    ??LPLD_ADC_GetSC1nCOCO_2
    412              return 1;
   \   00000010   0x2001             MOVS     R0,#+1
   \   00000012   0xE000             B.N      ??LPLD_ADC_GetSC1nCOCO_1
    413            return -1;
   \                     ??LPLD_ADC_GetSC1nCOCO_2: (+1)
   \   00000014   0x20FF             MOVS     R0,#+255
   \                     ??LPLD_ADC_GetSC1nCOCO_1: (+1)
   \   00000016   0x4770             BX       LR               ;; return
    414          }
    415          
    416          /*
    417           * LPLD_ADC_EnableIrq
    418           * @@ADCx@@
    419           * 
    420           * @@:
    421           *    adc_init_structure--PIT@@@@@@@
    422           *                        @@@@@ADC_InitTypeDef
    423           *
    424           * @@:
    425           *    0--@@@@
    426           *    1--@@@@
    427           *
    428           */

   \                                 In section .text, align 2, keep-with-next
    429          uint8 LPLD_ADC_EnableIrq(ADC_InitTypeDef adc_init_structure)
    430          {
   \                     LPLD_ADC_EnableIrq: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
   \   00000002   0xB580             PUSH     {R7,LR}
    431            uint8 i;
    432            ADC_Type *adcx = adc_init_structure.ADC_Adcx;
   \   00000004   0x9802             LDR      R0,[SP, #+8]
    433            
    434            if(adcx == ADC0)
   \   00000006   0x....             LDR.N    R1,??DataTable10_3  ;; 0x4003b000
   \   00000008   0x4288             CMP      R0,R1
   \   0000000A   0xD108             BNE.N    ??LPLD_ADC_EnableIrq_0
    435              i=0;
   \   0000000C   0x2000             MOVS     R0,#+0
    436            else if(adcx == ADC1)
    437              i=1;
    438          #if defined(CPU_MK60F12) || defined(CPU_MK60F15)
    439            else if(adcx == ADC2)
    440              i=2;
    441            else if(adcx == ADC3)
    442              i=3;
    443          #endif
    444            else
    445              return 0;
    446          
    447            enable_irq((IRQn_Type)(ADC0_IRQn + i));
   \                     ??LPLD_ADC_EnableIrq_1: (+1)
   \   0000000E   0x3039             ADDS     R0,R0,#+57
   \   00000010   0xB240             SXTB     R0,R0            ;; SignExt  R0,R0,#+24,#+24
   \   00000012   0x.... 0x....      BL       __NVIC_EnableIRQ
    448            
    449            return 1;
   \   00000016   0x2001             MOVS     R0,#+1
   \                     ??LPLD_ADC_EnableIrq_2: (+1)
   \   00000018   0xBC02             POP      {R1}
   \   0000001A   0xF85D 0xFB14      LDR      PC,[SP], #+20    ;; return
   \                     ??LPLD_ADC_EnableIrq_0: (+1)
   \   0000001E   0x....             LDR.N    R1,??DataTable10_6  ;; 0x400bb000
   \   00000020   0x4288             CMP      R0,R1
   \   00000022   0xD101             BNE.N    ??LPLD_ADC_EnableIrq_3
   \   00000024   0x2001             MOVS     R0,#+1
   \   00000026   0xE7F2             B.N      ??LPLD_ADC_EnableIrq_1
   \                     ??LPLD_ADC_EnableIrq_3: (+1)
   \   00000028   0x2000             MOVS     R0,#+0
   \   0000002A   0xE7F5             B.N      ??LPLD_ADC_EnableIrq_2
    450          }
    451          
    452          /*
    453           * LPLD_ADC_DisableIrq
    454           * @@ADCx@@
    455           * 
    456           * @@:
    457           *    adc_init_structure--PIT@@@@@@@
    458           *                        @@@@@ADC_InitTypeDef
    459           *
    460           * @@:
    461           *    0--@@@@
    462           *    1--@@@@
    463           *
    464           */

   \                                 In section .text, align 2, keep-with-next
    465          uint8 LPLD_ADC_DisableIrq(ADC_InitTypeDef adc_init_structure)
    466          {
   \                     LPLD_ADC_DisableIrq: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
   \   00000002   0xB580             PUSH     {R7,LR}
    467            uint8 i;
    468            ADC_Type *adcx = adc_init_structure.ADC_Adcx;
   \   00000004   0x9802             LDR      R0,[SP, #+8]
    469            
    470            if(adcx == ADC0)
   \   00000006   0x....             LDR.N    R1,??DataTable10_3  ;; 0x4003b000
   \   00000008   0x4288             CMP      R0,R1
   \   0000000A   0xD108             BNE.N    ??LPLD_ADC_DisableIrq_0
    471              i=0;
   \   0000000C   0x2000             MOVS     R0,#+0
    472            else if(adcx == ADC1)
    473              i=1;
    474          #if defined(CPU_MK60F12) || defined(CPU_MK60F15)
    475            else if(adcx == ADC2)
    476              i=2;
    477            else if(adcx == ADC3)
    478              i=3;
    479          #endif
    480            else
    481              return 0;
    482          
    483            disable_irq((IRQn_Type)(ADC0_IRQn + i));
   \                     ??LPLD_ADC_DisableIrq_1: (+1)
   \   0000000E   0x3039             ADDS     R0,R0,#+57
   \   00000010   0xB240             SXTB     R0,R0            ;; SignExt  R0,R0,#+24,#+24
   \   00000012   0x.... 0x....      BL       __NVIC_DisableIRQ
    484            
    485            return 1;
   \   00000016   0x2001             MOVS     R0,#+1
   \                     ??LPLD_ADC_DisableIrq_2: (+1)
   \   00000018   0xBC02             POP      {R1}
   \   0000001A   0xF85D 0xFB14      LDR      PC,[SP], #+20    ;; return
   \                     ??LPLD_ADC_DisableIrq_0: (+1)
   \   0000001E   0x....             LDR.N    R1,??DataTable10_6  ;; 0x400bb000
   \   00000020   0x4288             CMP      R0,R1
   \   00000022   0xD101             BNE.N    ??LPLD_ADC_DisableIrq_3
   \   00000024   0x2001             MOVS     R0,#+1
   \   00000026   0xE7F2             B.N      ??LPLD_ADC_DisableIrq_1
   \                     ??LPLD_ADC_DisableIrq_3: (+1)
   \   00000028   0x2000             MOVS     R0,#+0
   \   0000002A   0xE7F5             B.N      ??LPLD_ADC_DisableIrq_2
    486          }
    487          
    488          /*
    489           * LPLD_ADC_Chn_Enable
    490           * @@ADCx@@@@@@@AD@@@@
    491           * 
    492           * @@:
    493           *    adcx--ADCx@@@
    494           *      |__ADC0          --ADC0
    495           *      |__ADC1          --ADC1
    496           *      <@:@@MK60F@@@@ADC2,ADC3>
    497           *      |__ADC2          --ADC2
    498           *      |__ADC3          --ADC3
    499           *    chn--ADC@@@@@@,@@@@@@K60P144M100SF2RM@118@
    500           *      ADC0
    501           *      |__DAD0          --@@(ADC0_DP0@ADC0_DM0)/@@(ADC0_DP0)
    502           *      |__DAD1          --@@(ADC0_DP1@ADC0_DM1)/@@(ADC0_DP1)
    503           *      |__DAD2          --@@(PGA0_DP@PGA0_DM)/@@(PGA0_DP)
    504           *      |__DAD3          --@@(ADC0_DP3@ADC0_DM3)/@@(ADC0_DP3)
    505           *      |__AD4           --@@A(@@)/@@B(ADC0_SE4b--PTC2)
    506           *      |__AD5           --@@A(@@)/@@B(ADC0_SE5b--PTD1)
    507           *      |__AD6           --@@A(@@)/@@B(ADC0_SE6b--PTD5)
    508           *      |__AD7           --@@A(@@)/@@B(ADC0_SE7b--PTD6)
    509           *      |__AD8           --@@(ADC0_SE8--PTB0)
    510           *      |__AD9           --@@(ADC0_SE9--PTB1)
    511           *      |__AD10          --@@(ADC0_SE10--PTA7)
    512           *      |__AD11          --@@(ADC0_SE11--PTA8)
    513           *      |__AD12          --@@(ADC0_SE12--PTB2)
    514           *      |__AD13          --@@(ADC0_SE13--PTB3)
    515           *      |__AD14          --@@(ADC0_SE14--PTC0)
    516           *      |__AD15          --@@(ADC0_SE15--PTC1)
    517           *      |__AD16          --@@(ADC0_SE16)
    518           *      |__AD17          --@@(ADC0_SE17-PTE24)
    519           *      |__AD18          --@@(ADC0_SE18--PTE25)
    520           *      |__AD19          --@@(ADC0_DM0)
    521           *      |__AD20          --@@(ADC0_DM1)
    522           *      |__AD23          --@@(DAC0)
    523           *      |__AD26          --@@@@@
    524           *      |__AD27          --Bandgap
    525           *      |__AD29          --@@(-VREFH)/@@(VREFH)
    526           *      |__AD30          --@@(VREFL)
    527           *      ADC1
    528           *      |__DAD0          --@@(ADC1_DP0@ADC1_DM0)/@@(ADC1_DP0)
    529           *      |__DAD1          --@@(ADC1_DP1@ADC1_DM1)/@@(ADC1_DP1)
    530           *      |__DAD2          --@@(PGA1_DP@PGA1_DM)/@@(PGA1_DP)
    531           *      |__DAD3          --@@(ADC1_DP3@ADC1_DM3)/@@(ADC1_DP3)
    532           *      |__AD4           --@@A(ADC1_SE4a--PTE0)/@@B(ADC1_SE4b--PTC8)
    533           *      |__AD5           --@@A(ADC1_SE5a--PTE1)/@@B(ADC1_SE5b--PTC9)
    534           *      |__AD6           --@@A(ADC1_SE6a--PTE2)/@@B(ADC1_SE6b--PTC10)
    535           *      |__AD7           --@@A(ADC1_SE7a--PTE3)/@@B(ADC1_SE7b--PTC11)
    536           *      |__AD8           --@@(ADC1_SE8--PTB0)
    537           *      |__AD9           --@@(ADC1_SE9--PTB1)
    538           *      |__AD10          --@@(ADC1_SE10--PTB4)
    539           *      |__AD11          --@@(ADC1_SE11--PTB5)
    540           *      |__AD12          --@@(ADC1_SE12--PTB6)
    541           *      |__AD13          --@@(ADC1_SE13--PTB7)
    542           *      |__AD14          --@@(ADC1_SE14--PTB10)
    543           *      |__AD15          --@@(ADC1_SE15--PTB11)
    544           *      |__AD16          --@@(ADC1_SE16)
    545           *      |__AD17          --@@(ADC1_SE17--PTA17)
    546           *      |__AD18          --@@(VREF)
    547           *      |__AD19          --@@(ADC1_DM0)
    548           *      |__AD20          --@@(ADC1_DM1)
    549           *      |__AD23          --@@(DAC1)
    550           *      |__AD26          --@@@@@
    551           *      |__AD27          --Bandgap
    552           *      |__AD29          --@@(-VREFH)/@@(VREFH)
    553           *      |__AD30          --@@(VREFL)
    554           *      <@:@@MK60F@@@@ADC2,ADC3>
    555           *          @@@@@@K60P144M120SF2RM@131@
    556           *      ADC2      
    557           *      |__DAD0          --@@(ADC2_DP0@ADC2_DM0)/@@(ADC2_DP0)
    558           *      |__DAD1          --@@(ADC2_DP1@ADC2_DM1)/@@(ADC2_DP1)
    559           *      |__DAD2          --@@(PGA2_DP@PGA2_DM)/@@(PGA2_DP)
    560           *      |__DAD3          --@@(ADC2_DP3@ADC2_DM3)/@@(ADC2_DP3)
    561           *      |__AD4           --@@A(ADC2_SE4a--PTB20)/@@B(@@)
    562           *      |__AD5           --@@A(ADC2_SE5a--PTB21)/@@B(@@)
    563           *      |__AD6           --@@A(@@)/@@B(@@)
    564           *      |__AD7           --@@A(@@)/@@B(@@)
    565           *      |__AD8           --@@(ADC2_SE8--PTB0)
    566           *      |__AD9           --@@(ADC2_SE9--PTB1)
    567           *      |__AD10          --@@(ADC2_SE10)
    568           *      |__AD11          --@@(ADC2_SE11)
    569           *      |__AD12          --@@(ADC2_SE12--PTA29)
    570           *      |__AD13          --@@(ADC2_SE13--PTA28)
    571           *      |__AD14          --@@(ADC2_SE14--PTA27)
    572           *      |__AD15          --@@(ADC2_SE15--PTA26)
    573           *      |__AD16          --@@(ADC2_SE16--PTE8)
    574           *      |__AD17          --@@(ADC2_SE17--PTE9)
    575           *      |__AD18          --@@(ADC2_SE18)
    576           *      |__AD19          --@@(ADC2_DM0)
    577           *      |__AD20          --@@(ADC2_DM1)
    578           *      |__AD23          --@@(DAC2)
    579           *      |__AD26          --@@@@@
    580           *      |__AD27          --Bandgap
    581           *      |__AD29          --@@(-VREFH)/@@(VREFH)
    582           *      |__AD30          --@@(VREFL)
    583           *      ADC3
    584           *      |__DAD0          --@@(ADC3_DP0@ADC3_DM0)/@@(ADC3_DP0)
    585           *      |__DAD1          --@@(ADC3_DP1@ADC3_DM1)/@@(ADC3_DP1)
    586           *      |__DAD2          --@@(PGA3_DP@PGA3_DM)/@@(PGA3_DP)
    587           *      |__DAD3          --@@(ADC3_DP3@ADC3_DM3)/@@(ADC3_DP3)
    588           *      |__AD4           --@@A(ADC3_SE4a--PTA10)/@@B(ADC3_SE4b--PTE27)
    589           *      |__AD5           --@@A(ADC3_SE5a--PTA9)/@@B(ADC3_SE5b--PTE26)
    590           *      |__AD6           --@@A(ADC3_SE6a--PTA6)/@@B(@@)
    591           *      |__AD7           --@@A(ADC3_SE7a--PTE28)/@@B(@@)
    592           *      |__AD8           --@@(ADC3_SE8--PTB0)
    593           *      |__AD9           --@@(ADC3_SE9--PTB1)
    594           *      |__AD10          --@@(ADC3_SE10)
    595           *      |__AD11          --@@(ADC3_SE11)
    596           *      |__AD12          --@@(ADC3_SE12)
    597           *      |__AD13          --@@(ADC3_SE13)
    598           *      |__AD14          --@@(ADC3_SE14)
    599           *      |__AD15          --@@(ADC3_SE15--PTA11)
    600           *      |__AD16          --@@(ADC3_SE16--PTE11)
    601           *      |__AD17          --@@(ADC3_SE17--PTE12)
    602           *      |__AD18          --@@(VREF)
    603           *      |__AD19          --@@(ADC3_DM0)
    604           *      |__AD20          --@@(ADC3_DM1)
    605           *      |__AD23          --@@(DAC3)
    606           *      |__AD26          --@@@@@
    607           *      |__AD27          --Bandgap
    608           *      |__AD29          --@@(-VREFH)/@@(VREFH)
    609           *      |__AD30          --@@(VREFL)
    610           * @@:
    611           *    0--@@@@
    612           *    1--@@@@
    613           *
    614           */

   \                                 In section .text, align 2, keep-with-next
    615          uint8 LPLD_ADC_Chn_Enable(ADC_Type *adcx, AdcChnEnum_Type chn)
    616          {
    617            //@@@@@@@a@b
    618            uint8 mux = (adcx->CFG2 & ADC_CFG2_MUXSEL_MASK)>>ADC_CFG2_MUXSEL_SHIFT;
   \                     LPLD_ADC_Chn_Enable: (+1)
   \   00000000   0x68C2             LDR      R2,[R0, #+12]
   \   00000002   0xF3C2 0x1200      UBFX     R2,R2,#+4,#+1
    619              
    620            if(chn > AD30)
   \   00000006   0x000B             MOVS     R3,R1
   \   00000008   0xB2DB             UXTB     R3,R3            ;; ZeroExt  R3,R3,#+24,#+24
   \   0000000A   0x2B1F             CMP      R3,#+31
   \   0000000C   0xDB01             BLT.N    ??LPLD_ADC_Chn_Enable_0
    621              return 0;
   \   0000000E   0x2000             MOVS     R0,#+0
   \   00000010   0xE02C             B.N      ??LPLD_ADC_Chn_Enable_1
    622            
    623            //@@@@@@@@@@@@@@@@@@@@@@
    624            if(adcx == ADC0)
   \                     ??LPLD_ADC_Chn_Enable_0: (+1)
   \   00000012   0x....             LDR.N    R3,??DataTable10_3  ;; 0x4003b000
   \   00000014   0x4298             CMP      R0,R3
   \   00000016   0xD16E             BNE.N    ??LPLD_ADC_Chn_Enable_2
    625            {
    626              switch(chn)
   \   00000018   0x0008             MOVS     R0,R1
   \   0000001A   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   0000001C   0x2800             CMP      R0,#+0
   \   0000001E   0x2803             CMP      R0,#+3
   \   00000020   0xD923             BLS.N    ??LPLD_ADC_Chn_Enable_3
   \   00000022   0x1F00             SUBS     R0,R0,#+4
   \   00000024   0xD023             BEQ.N    ??LPLD_ADC_Chn_Enable_4
   \   00000026   0x1E40             SUBS     R0,R0,#+1
   \   00000028   0xD028             BEQ.N    ??LPLD_ADC_Chn_Enable_5
   \   0000002A   0x1E40             SUBS     R0,R0,#+1
   \   0000002C   0x2801             CMP      R0,#+1
   \   0000002E   0xD92C             BLS.N    ??LPLD_ADC_Chn_Enable_6
   \   00000030   0x1E80             SUBS     R0,R0,#+2
   \   00000032   0x2801             CMP      R0,#+1
   \   00000034   0xD934             BLS.N    ??LPLD_ADC_Chn_Enable_7
   \   00000036   0x1E80             SUBS     R0,R0,#+2
   \   00000038   0x2801             CMP      R0,#+1
   \   0000003A   0xD939             BLS.N    ??LPLD_ADC_Chn_Enable_8
   \   0000003C   0x1E80             SUBS     R0,R0,#+2
   \   0000003E   0x2801             CMP      R0,#+1
   \   00000040   0xD93E             BLS.N    ??LPLD_ADC_Chn_Enable_9
   \   00000042   0x1E80             SUBS     R0,R0,#+2
   \   00000044   0x2801             CMP      R0,#+1
   \   00000046   0xD943             BLS.N    ??LPLD_ADC_Chn_Enable_10
   \   00000048   0x1E80             SUBS     R0,R0,#+2
   \   0000004A   0xD049             BEQ.N    ??LPLD_ADC_Chn_Enable_11
   \   0000004C   0x1E40             SUBS     R0,R0,#+1
   \   0000004E   0x2801             CMP      R0,#+1
   \   00000050   0xD947             BLS.N    ??LPLD_ADC_Chn_Enable_12
   \   00000052   0x1E80             SUBS     R0,R0,#+2
   \   00000054   0x2801             CMP      R0,#+1
   \   00000056   0xD94B             BLS.N    ??LPLD_ADC_Chn_Enable_13
   \   00000058   0x1F00             SUBS     R0,R0,#+4
   \   0000005A   0xD049             BEQ.N    ??LPLD_ADC_Chn_Enable_13
   \   0000005C   0x1EC0             SUBS     R0,R0,#+3
   \   0000005E   0x2801             CMP      R0,#+1
   \   00000060   0xD946             BLS.N    ??LPLD_ADC_Chn_Enable_13
   \   00000062   0x1EC0             SUBS     R0,R0,#+3
   \   00000064   0x2801             CMP      R0,#+1
   \   00000066   0xD943             BLS.N    ??LPLD_ADC_Chn_Enable_13
   \   00000068   0xE043             B.N      ??LPLD_ADC_Chn_Enable_14
    627              {
    628                case DAD0:   //ADC0_DP0 -- PGA0_DP
    629                case DAD1:   //ADC0_DP1 -- PGA2_DP
    630                case DAD2:   //PGA0_DP
    631                case DAD3:   //ADC0_DP3 -- PGA1_DP
    632                  break;
    633                case AD4:   //ADC0_SE4b -- PTC2     
    634                  if(mux == 1)    //b
    635                    PORTC->PCR[2] =  PORT_PCR_MUX(0);
    636                  break;
    637                case AD5:   //ADC0_SE5b -- PTD1     
    638                  if(mux == 1)    //b
    639                    PORTD->PCR[1] =  PORT_PCR_MUX(0);
    640                  break;
    641                case AD6:   //ADC0_SE6b -- PTD5
    642                case AD7:   //ADC0_SE7b -- PTD6     
    643                  if(mux == 1)    //b
    644                    PORTD->PCR[chn-1] =  PORT_PCR_MUX(0);
    645                  break;
    646                case AD8:  //ADC0_SE8 -- PTB0
    647                case AD9:  //ADC0_SE9 -- PTB1
    648                  PORTB->PCR[chn-8] =  PORT_PCR_MUX(0);
    649                  break;
    650                case AD10:  //ADC0_SE10 -- PTA7
    651                case AD11:  //ADC0_SE11 -- PTA8
    652                  PORTA->PCR[chn-3] =  PORT_PCR_MUX(0);
    653                  break;
    654                case AD12:  //ADC0_SE12 -- PTB2
    655                case AD13:  //ADC0_SE13 -- PTB3
    656                  PORTB->PCR[chn-10] =  PORT_PCR_MUX(0);
    657                  break;
    658                case AD14:  //ADC0_SE14 -- PTC0
    659                case AD15:  //ADC0_SE15 -- PTC1
    660                  PORTC->PCR[chn-14] =  PORT_PCR_MUX(0);
    661                  break;
    662                case AD16:   //ADC0_SE16
    663                  break;
    664                case AD17:   //ADC0_SE17 -- PTE24
    665                case AD18:   //ADC0_SE18 -- PTE25
    666                  PORTE->PCR[chn+7] =  PORT_PCR_MUX(0);
    667                  break;
    668                case AD19:   //ADC0_DM0 -- PGA0_DM
    669                case AD20:   //ADC0_DM1 -- PGA2_DM
    670                case AD23:   //ADC0_SE23 -- DAC0_OUT
    671                case AD26:   //Temperature Sensor (S.E)
    672                case AD27:   //Bandgap (S.E)
    673                case AD29:   //VREFH (S.E)
    674                case AD30:   //VREFL
    675                  break;
    676                default:
    677                  return 0;  
    678              }
    679            }
    680            else if(adcx == ADC1)
    681            {
    682              switch(chn)
    683              {
    684                case DAD0:   //ADC1_DP0 -- PGA1_DP
    685                case DAD1:   //ADC1_DP1 -- PGA3_DP
    686                case DAD2:   //PGA1_DP 
    687                case DAD3:   //ADC1_DP3 -- PGA0_DP
    688                  break;
    689                case AD4:   //ADC1_SE4a -- PTE0     //ADC1_SE4b -- PTC8
    690                case AD5:   //ADC1_SE5a -- PTE1     //ADC1_SE5b -- PTC9
    691                case AD6:   //ADC1_SE6a -- PTE2     //ADC1_SE6b -- PTC10
    692                case AD7:   //ADC1_SE7a -- PTE3     //ADC1_SE7b -- PTC11
    693                  if(mux == 0)    //a
    694                    PORTE->PCR[chn-4] =  PORT_PCR_MUX(0);
    695                  else            //b
    696                    PORTC->PCR[chn+4] =  PORT_PCR_MUX(0);
    697                  break;
    698                case AD8:  //ADC1_SE8 -- PTB0
    699                case AD9:  //ADC1_SE9 -- PTB1
    700                  PORTB->PCR[chn-8] =  PORT_PCR_MUX(0);
    701                  break;
    702                case AD10:  //ADC1_SE10 -- PTB4
    703                case AD11:  //ADC1_SE11 -- PTB5
    704                case AD12:  //ADC1_SE12 -- PTB6
    705                case AD13:  //ADC1_SE13 -- PTB7
    706                  PORTB->PCR[chn-6] =  PORT_PCR_MUX(0);
    707                  break;
    708                case AD14:  //ADC1_SE14 -- PTB10
    709                case AD15:  //ADC1_SE15 -- PTB11
    710                  PORTB->PCR[chn-4] =  PORT_PCR_MUX(0);
    711                  break;
    712                case AD16:   //ADC1_SE16
    713                  break;
    714                case AD17:  //ADC1_SE17 -- PTA17
    715                  PORTA->PCR[chn] =  PORT_PCR_MUX(0);
    716                  break;
    717                case AD18:   //VREF Output
    718                case AD19:   //ADC1_DM0 -- PGA1_DM
    719                case AD20:   //ADC1_DM1 -- PGA3_DM
    720                case AD23:   //DAC1_OUT 
    721                case AD26:   //Temperature Sensor (S.E)
    722                case AD27:   //Bandgap (S.E)
    723                case AD29:   //VREFH (S.E)
    724                case AD30:   //VREFL
    725                  break;
    726                default:
    727                  return 0;  
    728              }
    729            }
    730          #if defined(CPU_MK60F12) || defined(CPU_MK60F15)
    731            else if(adcx == ADC2)
    732            {
    733              switch(chn)
    734              {
    735                case DAD0:   //ADC2_DP0 -- PGA1_DP
    736                case DAD1:   //ADC2_DP1 -- PGA3_DP
    737                case DAD2:   //PGA2_DP 
    738                case DAD3:   //ADC2_DP3 -- PGA0_DP
    739                  break;
    740                case AD4:   //ADC2_SE4a -- PTB20     
    741                case AD5:   //ADC2_SE5a -- PTB21
    742                  if(mux == 0)    //a
    743                    PORTB->PCR[chn+16] =  PORT_PCR_MUX(0);
    744                  //else            //b
    745                    //PORTC->PCR[chn+4] =  PORT_PCR_MUX(0);
    746                  break;
    747                case AD6:  //ADC1_SE6      
    748                case AD7:  //ADC1_SE7
    749                  break;        
    750                case AD8:  //ADC2_SE8 -- PTB0
    751                case AD9:  //ADC2_SE9 -- PTB1
    752                  PORTB->PCR[chn-8] =  PORT_PCR_MUX(0);
    753                  break;
    754                case AD10:  //ADC1_SE10
    755                case AD11:  //ADC1_SE11
    756                  break;
    757                case AD12:  //ADC2_SE12 -- PTA29
    758                case AD13:  //ADC2_SE13 -- PTA28
    759                case AD14:  //ADC2_SE14 -- PTA27
    760                case AD15:  //ADC2_SE15 -- PTA26
    761                  PORTA->PCR[41-chn] =  PORT_PCR_MUX(0);
    762                  break;
    763                case AD16:   //ADC2_SE16 -- PTE8
    764                case AD17:   //ADC2_SE17 -- PTE9
    765                  PORTE->PCR[chn-8] =  PORT_PCR_MUX(0);
    766                  break;
    767                case AD18:   //VREF Output
    768                case AD19:   //ADC1_DM0 -- PGA1_DM
    769                case AD20:   //ADC1_DM1 -- PGA3_DM
    770                case AD23:   //DAC1_OUT 
    771                case AD26:   //Temperature Sensor (S.E)
    772                case AD27:   //Bandgap (S.E)
    773                case AD29:   //VREFH (S.E)
    774                case AD30:   //VREFL
    775                  break;
    776                default:
    777                  return 0;  
    778              }
    779            }
    780            else if(adcx == ADC3)
    781            {
    782              switch(chn)
    783              {
    784                case DAD0:   //ADC3_DP0 -- PGA1_DP
    785                case DAD1:   //ADC3_DP1 -- PGA3_DP
    786                case DAD2:   //PGA3_DP 
    787                case DAD3:   //ADC3_DP3 -- PGA0_DP
    788                  break;
    789                case AD4:   //ADC3_SE4a -- PTA10  //ADC3_SE4b -- PTE27   
    790                case AD5:   //ADC3_SE5a -- PTA9   //ADC3_SE5b -- PTE26
    791                  if(mux == 0)    //a
    792                    PORTA->PCR[14 - chn] =  PORT_PCR_MUX(0);
    793                  else            //b
    794                    PORTE->PCR[31 - chn] =  PORT_PCR_MUX(0);
    795                  break;
    796                case AD6:   //ADC3_SE6a--PTA6
    797                  PORTA->PCR[6] =  PORT_PCR_MUX(0);
    798                  break;     
    799                case AD7:   //ADC3_SE7a--PTE28
    800                  PORTE->PCR[28] =  PORT_PCR_MUX(0);
    801                  break;       
    802                case AD8:  //ADC3_SE8 -- PTB0
    803                case AD9:  //ADC3_SE9 -- PTB1
    804                  PORTB->PCR[chn-8] =  PORT_PCR_MUX(0);
    805                  break;
    806                case AD10:  //ADC3_SE10
    807                case AD11:  //ADC3_SE11
    808                case AD12:  //ADC3_SE12 
    809                case AD13:  //ADC3_SE13 
    810                case AD14:  //ADC3_SE14 
    811                  break;
    812                case AD15:  //ADC3_SE15 -- PTA11
    813                  PORTA->PCR[11] =  PORT_PCR_MUX(0);
    814                  break;
    815                case AD16:   //ADC3_SE16 -- PTE11
    816                case AD17:   //ADC3_SE17 -- PTE12
    817                  PORTE->PCR[chn-5] =  PORT_PCR_MUX(0);
    818                  break;
    819                case AD18:   //VREF Output
    820                case AD19:   //ADC1_DM0 -- PGA1_DM
    821                case AD20:   //ADC1_DM1 -- PGA3_DM
    822                case AD23:   //DAC1_OUT 
    823                case AD26:   //Temperature Sensor (S.E)
    824                case AD27:   //Bandgap (S.E)
    825                case AD29:   //VREFH (S.E)
    826                case AD30:   //VREFL
    827                  break;
    828                default:
    829                  return 0;  
    830              }
    831            }
    832          #endif
    833            else
    834            {
    835              return 0;
    836            }
    837            
    838            return 1;
   \                     ??LPLD_ADC_Chn_Enable_3: (+1)
   \                     ??LPLD_ADC_Chn_Enable_15: (+1)
   \   0000006A   0x2001             MOVS     R0,#+1
   \                     ??LPLD_ADC_Chn_Enable_1: (+1)
   \   0000006C   0x4770             BX       LR               ;; return
   \                     ??LPLD_ADC_Chn_Enable_4: (+1)
   \   0000006E   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000070   0x2A01             CMP      R2,#+1
   \   00000072   0xD102             BNE.N    ??LPLD_ADC_Chn_Enable_16
   \   00000074   0x2000             MOVS     R0,#+0
   \   00000076   0x....             LDR.N    R1,??DataTable10_8  ;; 0x4004b008
   \   00000078   0x6008             STR      R0,[R1, #+0]
   \                     ??LPLD_ADC_Chn_Enable_16: (+1)
   \   0000007A   0xE7F6             B.N      ??LPLD_ADC_Chn_Enable_15
   \                     ??LPLD_ADC_Chn_Enable_5: (+1)
   \   0000007C   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   0000007E   0x2A01             CMP      R2,#+1
   \   00000080   0xD102             BNE.N    ??LPLD_ADC_Chn_Enable_17
   \   00000082   0x2000             MOVS     R0,#+0
   \   00000084   0x....             LDR.N    R1,??DataTable10_9  ;; 0x4004c004
   \   00000086   0x6008             STR      R0,[R1, #+0]
   \                     ??LPLD_ADC_Chn_Enable_17: (+1)
   \   00000088   0xE7EF             B.N      ??LPLD_ADC_Chn_Enable_15
   \                     ??LPLD_ADC_Chn_Enable_6: (+1)
   \   0000008A   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   0000008C   0x2A01             CMP      R2,#+1
   \   0000008E   0xD106             BNE.N    ??LPLD_ADC_Chn_Enable_18
   \   00000090   0x2000             MOVS     R0,#+0
   \   00000092   0x....             LDR.N    R2,??DataTable10_10  ;; 0x4004c000
   \   00000094   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000096   0xEB02 0x0181      ADD      R1,R2,R1, LSL #+2
   \   0000009A   0xF841 0x0C04      STR      R0,[R1, #-4]
   \                     ??LPLD_ADC_Chn_Enable_18: (+1)
   \   0000009E   0xE7E4             B.N      ??LPLD_ADC_Chn_Enable_15
   \                     ??LPLD_ADC_Chn_Enable_7: (+1)
   \   000000A0   0x2000             MOVS     R0,#+0
   \   000000A2   0x....             LDR.N    R2,??DataTable10_11  ;; 0x4004a000
   \   000000A4   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   000000A6   0xEB02 0x0181      ADD      R1,R2,R1, LSL #+2
   \   000000AA   0xF841 0x0C20      STR      R0,[R1, #-32]
   \   000000AE   0xE7DC             B.N      ??LPLD_ADC_Chn_Enable_15
   \                     ??LPLD_ADC_Chn_Enable_8: (+1)
   \   000000B0   0x2000             MOVS     R0,#+0
   \   000000B2   0x....             LDR.N    R2,??DataTable10_12  ;; 0x40049000
   \   000000B4   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   000000B6   0xEB02 0x0181      ADD      R1,R2,R1, LSL #+2
   \   000000BA   0xF841 0x0C0C      STR      R0,[R1, #-12]
   \   000000BE   0xE7D4             B.N      ??LPLD_ADC_Chn_Enable_15
   \                     ??LPLD_ADC_Chn_Enable_9: (+1)
   \   000000C0   0x2000             MOVS     R0,#+0
   \   000000C2   0x....             LDR.N    R2,??DataTable10_11  ;; 0x4004a000
   \   000000C4   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   000000C6   0xEB02 0x0181      ADD      R1,R2,R1, LSL #+2
   \   000000CA   0xF841 0x0C28      STR      R0,[R1, #-40]
   \   000000CE   0xE7CC             B.N      ??LPLD_ADC_Chn_Enable_15
   \                     ??LPLD_ADC_Chn_Enable_10: (+1)
   \   000000D0   0x2000             MOVS     R0,#+0
   \   000000D2   0x....             LDR.N    R2,??DataTable10_13  ;; 0x4004b000
   \   000000D4   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   000000D6   0xEB02 0x0181      ADD      R1,R2,R1, LSL #+2
   \   000000DA   0xF841 0x0C38      STR      R0,[R1, #-56]
   \   000000DE   0xE7C4             B.N      ??LPLD_ADC_Chn_Enable_15
   \                     ??LPLD_ADC_Chn_Enable_11: (+1)
   \   000000E0   0xE7C3             B.N      ??LPLD_ADC_Chn_Enable_15
   \                     ??LPLD_ADC_Chn_Enable_12: (+1)
   \   000000E2   0x2000             MOVS     R0,#+0
   \   000000E4   0x....             LDR.N    R2,??DataTable10_14  ;; 0x4004d000
   \   000000E6   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   000000E8   0xEB02 0x0181      ADD      R1,R2,R1, LSL #+2
   \   000000EC   0x61C8             STR      R0,[R1, #+28]
   \   000000EE   0xE7BC             B.N      ??LPLD_ADC_Chn_Enable_15
   \                     ??LPLD_ADC_Chn_Enable_13: (+1)
   \   000000F0   0xE7BB             B.N      ??LPLD_ADC_Chn_Enable_15
   \                     ??LPLD_ADC_Chn_Enable_14: (+1)
   \   000000F2   0x2000             MOVS     R0,#+0
   \   000000F4   0xE7BA             B.N      ??LPLD_ADC_Chn_Enable_1
   \                     ??LPLD_ADC_Chn_Enable_2: (+1)
   \   000000F6   0x....             LDR.N    R3,??DataTable10_6  ;; 0x400bb000
   \   000000F8   0x4298             CMP      R0,R3
   \   000000FA   0xD155             BNE.N    ??LPLD_ADC_Chn_Enable_19
   \   000000FC   0x0008             MOVS     R0,R1
   \   000000FE   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   00000100   0x2800             CMP      R0,#+0
   \   00000102   0x2803             CMP      R0,#+3
   \   00000104   0xD91B             BLS.N    ??LPLD_ADC_Chn_Enable_20
   \   00000106   0x1F00             SUBS     R0,R0,#+4
   \   00000108   0x2803             CMP      R0,#+3
   \   0000010A   0xD919             BLS.N    ??LPLD_ADC_Chn_Enable_21
   \   0000010C   0x1F00             SUBS     R0,R0,#+4
   \   0000010E   0x2801             CMP      R0,#+1
   \   00000110   0xD928             BLS.N    ??LPLD_ADC_Chn_Enable_22
   \   00000112   0x1E80             SUBS     R0,R0,#+2
   \   00000114   0x2803             CMP      R0,#+3
   \   00000116   0xD92D             BLS.N    ??LPLD_ADC_Chn_Enable_23
   \   00000118   0x1F00             SUBS     R0,R0,#+4
   \   0000011A   0x2801             CMP      R0,#+1
   \   0000011C   0xD932             BLS.N    ??LPLD_ADC_Chn_Enable_24
   \   0000011E   0x1E80             SUBS     R0,R0,#+2
   \   00000120   0xD038             BEQ.N    ??LPLD_ADC_Chn_Enable_25
   \   00000122   0x1E40             SUBS     R0,R0,#+1
   \   00000124   0xD037             BEQ.N    ??LPLD_ADC_Chn_Enable_26
   \   00000126   0x1E40             SUBS     R0,R0,#+1
   \   00000128   0x2802             CMP      R0,#+2
   \   0000012A   0xD93A             BLS.N    ??LPLD_ADC_Chn_Enable_27
   \   0000012C   0x1F40             SUBS     R0,R0,#+5
   \   0000012E   0xD038             BEQ.N    ??LPLD_ADC_Chn_Enable_27
   \   00000130   0x1EC0             SUBS     R0,R0,#+3
   \   00000132   0x2801             CMP      R0,#+1
   \   00000134   0xD935             BLS.N    ??LPLD_ADC_Chn_Enable_27
   \   00000136   0x1EC0             SUBS     R0,R0,#+3
   \   00000138   0x2801             CMP      R0,#+1
   \   0000013A   0xD932             BLS.N    ??LPLD_ADC_Chn_Enable_27
   \   0000013C   0xE032             B.N      ??LPLD_ADC_Chn_Enable_28
   \                     ??LPLD_ADC_Chn_Enable_20: (+1)
   \   0000013E   0xE794             B.N      ??LPLD_ADC_Chn_Enable_15
   \                     ??LPLD_ADC_Chn_Enable_21: (+1)
   \   00000140   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000142   0x2A00             CMP      R2,#+0
   \   00000144   0xD107             BNE.N    ??LPLD_ADC_Chn_Enable_29
   \   00000146   0x2000             MOVS     R0,#+0
   \   00000148   0x....             LDR.N    R2,??DataTable10_14  ;; 0x4004d000
   \   0000014A   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   0000014C   0xEB02 0x0181      ADD      R1,R2,R1, LSL #+2
   \   00000150   0xF841 0x0C10      STR      R0,[R1, #-16]
   \   00000154   0xE005             B.N      ??LPLD_ADC_Chn_Enable_30
   \                     ??LPLD_ADC_Chn_Enable_29: (+1)
   \   00000156   0x2000             MOVS     R0,#+0
   \   00000158   0x....             LDR.N    R2,??DataTable10_13  ;; 0x4004b000
   \   0000015A   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   0000015C   0xEB02 0x0181      ADD      R1,R2,R1, LSL #+2
   \   00000160   0x6108             STR      R0,[R1, #+16]
   \                     ??LPLD_ADC_Chn_Enable_30: (+1)
   \   00000162   0xE782             B.N      ??LPLD_ADC_Chn_Enable_15
   \                     ??LPLD_ADC_Chn_Enable_22: (+1)
   \   00000164   0x2000             MOVS     R0,#+0
   \   00000166   0x....             LDR.N    R2,??DataTable10_11  ;; 0x4004a000
   \   00000168   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   0000016A   0xEB02 0x0181      ADD      R1,R2,R1, LSL #+2
   \   0000016E   0xF841 0x0C20      STR      R0,[R1, #-32]
   \   00000172   0xE77A             B.N      ??LPLD_ADC_Chn_Enable_15
   \                     ??LPLD_ADC_Chn_Enable_23: (+1)
   \   00000174   0x2000             MOVS     R0,#+0
   \   00000176   0x....             LDR.N    R2,??DataTable10_11  ;; 0x4004a000
   \   00000178   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   0000017A   0xEB02 0x0181      ADD      R1,R2,R1, LSL #+2
   \   0000017E   0xF841 0x0C18      STR      R0,[R1, #-24]
   \   00000182   0xE772             B.N      ??LPLD_ADC_Chn_Enable_15
   \                     ??LPLD_ADC_Chn_Enable_24: (+1)
   \   00000184   0x2000             MOVS     R0,#+0
   \   00000186   0x....             LDR.N    R2,??DataTable10_11  ;; 0x4004a000
   \   00000188   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   0000018A   0xEB02 0x0181      ADD      R1,R2,R1, LSL #+2
   \   0000018E   0xF841 0x0C10      STR      R0,[R1, #-16]
   \   00000192   0xE76A             B.N      ??LPLD_ADC_Chn_Enable_15
   \                     ??LPLD_ADC_Chn_Enable_25: (+1)
   \   00000194   0xE769             B.N      ??LPLD_ADC_Chn_Enable_15
   \                     ??LPLD_ADC_Chn_Enable_26: (+1)
   \   00000196   0x2000             MOVS     R0,#+0
   \   00000198   0x....             LDR.N    R2,??DataTable10_12  ;; 0x40049000
   \   0000019A   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   0000019C   0xF842 0x0021      STR      R0,[R2, R1, LSL #+2]
   \   000001A0   0xE763             B.N      ??LPLD_ADC_Chn_Enable_15
   \                     ??LPLD_ADC_Chn_Enable_27: (+1)
   \   000001A2   0xE762             B.N      ??LPLD_ADC_Chn_Enable_15
   \                     ??LPLD_ADC_Chn_Enable_28: (+1)
   \   000001A4   0x2000             MOVS     R0,#+0
   \   000001A6   0xE761             B.N      ??LPLD_ADC_Chn_Enable_1
   \                     ??LPLD_ADC_Chn_Enable_19: (+1)
   \   000001A8   0x2000             MOVS     R0,#+0
   \   000001AA   0xE75F             B.N      ??LPLD_ADC_Chn_Enable_1
    839          }
    840          
    841          /*
    842           * ADC_Cal
    843           * ADC@@@@@@@@@@@
    844           * 
    845           * @@:
    846           *    adcx--ADC@@@
    847           *      |__ADC0         -ADC0@@
    848           *      |__ADC1         -ADC1@@
    849           *      <@:@@MK60F@@@@ADC2,ADC3>
    850           *      |__ADC2         -ADC0@@
    851           *      |__ADC3         -ADC1@@
    852           * @@:
    853           *    0--@@@@
    854           *    1--@@@@
    855           */

   \                                 In section .text, align 2, keep-with-next
    856          static uint8 LPLD_ADC_Cal(ADC_Type *adcx)
    857          {
    858            uint16 cal_var;
    859              
    860            //@@@@@@@@@
    861            //@@@@@@@@@@@@@
    862            //32@@@@@@ADCK@@@4MHz
    863            //@@@=Vdda@@@@@@@
    864            //@@@@@@@
    865            //@@@@@@@@@@@@@@@@@@@@@@@@@@
    866            //@@ADCCFG1@@@
    867            adcx->CFG1  = 0 &(~ADC_CFG1_ADLPC_MASK)          // @@@@@@
    868                            | ADC_CFG1_ADIV(ADIV_8)          // ADC@@@@@@@8
    869                            | ADC_CFG1_ADLSMP_MASK           // @@@@@@@@@
    870                            | ADC_CFG1_ADICLK(ADICLK_BUS_2); // ADC@@@@@@ BusClk/2
   \                     LPLD_ADC_Cal: (+1)
   \   00000000   0x2171             MOVS     R1,#+113
   \   00000002   0x6081             STR      R1,[R0, #+8]
    871          
    872            //@@ADCCFG2@@@
    873            adcx->CFG2 = 0 & (~ADC_CFG2_ADACKEN_MASK)
    874                           | ADC_CFG2_ADHSC_MASK         // @@@@
    875                           | ADC_CFG2_ADLSTS(LSAMTIME_20EX); // @@@@@@@@@@@ @@20@@@@@@@24@ADCK@@
   \   00000004   0x2104             MOVS     R1,#+4
   \   00000006   0x60C1             STR      R1,[R0, #+12]
    876                                                         // @@@@@@K60@@@@ page:840
    877            //@@@@@@
    878            adcx->CV1  = 0x1234u ; 
   \   00000008   0xF241 0x2134      MOVW     R1,#+4660
   \   0000000C   0x6181             STR      R1,[R0, #+24]
    879            adcx->CV2  = 0x5678u ;
   \   0000000E   0xF245 0x6178      MOVW     R1,#+22136
   \   00000012   0x61C1             STR      R1,[R0, #+28]
    880            
    881            adcx->SC2 = 0 & (~ADC_SC2_ADTRG_MASK)        //@@@@@@@@@@
    882                          | ADC_SC2_REFSEL(REFSEL_EXT);  //@@@@@@@VREFH@VREFL
   \   00000014   0x2100             MOVS     R1,#+0
   \   00000016   0x6201             STR      R1,[R0, #+32]
    883              
    884            adcx->SC3 &= ( ~ADC_SC3_ADCO_MASK & ~ADC_SC3_AVGS_MASK );  //@@@@@@@@@@@@@
   \   00000018   0x6A41             LDR      R1,[R0, #+36]
   \   0000001A   0xF031 0x010B      BICS     R1,R1,#0xB
   \   0000001E   0x6241             STR      R1,[R0, #+36]
    885            adcx->SC3 |= ( ADC_SC3_AVGE_MASK | ADC_SC3_AVGS(HW_32AVG) );//@@@@@@@@@@@@@@@@
   \   00000020   0x6A41             LDR      R1,[R0, #+36]
   \   00000022   0xF051 0x0107      ORRS     R1,R1,#0x7
   \   00000026   0x6241             STR      R1,[R0, #+36]
    886            
    887            adcx->SC3 |= ADC_SC3_CAL_MASK ;                            //@@@@
   \   00000028   0x6A41             LDR      R1,[R0, #+36]
   \   0000002A   0xF051 0x0180      ORRS     R1,R1,#0x80
   \   0000002E   0x6241             STR      R1,[R0, #+36]
    888            
    889            while((adcx->SC1[0] & ADC_SC1_COCO_MASK)== 0x00 );         //@@@@@@
   \                     ??LPLD_ADC_Cal_0: (+1)
   \   00000030   0x6801             LDR      R1,[R0, #+0]
   \   00000032   0x0609             LSLS     R1,R1,#+24
   \   00000034   0xD5FC             BPL.N    ??LPLD_ADC_Cal_0
    890            	
    891            if ((adcx->SC3& ADC_SC3_CALF_MASK) == ADC_SC3_CALF_MASK )
   \   00000036   0x6A41             LDR      R1,[R0, #+36]
   \   00000038   0x0649             LSLS     R1,R1,#+25
   \   0000003A   0xD501             BPL.N    ??LPLD_ADC_Cal_1
    892            {  
    893             return 0;    //@@@@@@@@@@@@
   \   0000003C   0x2000             MOVS     R0,#+0
   \   0000003E   0xE02C             B.N      ??LPLD_ADC_Cal_2
    894            }
    895            // Calculate plus-side calibration
    896            cal_var  = 0x00;
   \                     ??LPLD_ADC_Cal_1: (+1)
   \   00000040   0x2100             MOVS     R1,#+0
    897            cal_var  = adcx->CLP0;       
   \   00000042   0x6CC2             LDR      R2,[R0, #+76]
    898            cal_var += adcx->CLP1;      
   \   00000044   0x6C81             LDR      R1,[R0, #+72]
   \   00000046   0x188A             ADDS     R2,R1,R2
    899            cal_var += adcx->CLP2;      
   \   00000048   0x6C41             LDR      R1,[R0, #+68]
   \   0000004A   0x188A             ADDS     R2,R1,R2
    900            cal_var += adcx->CLP3;      
   \   0000004C   0x6C01             LDR      R1,[R0, #+64]
   \   0000004E   0x188A             ADDS     R2,R1,R2
    901            cal_var += adcx->CLP4;      
   \   00000050   0x6BC1             LDR      R1,[R0, #+60]
   \   00000052   0x188A             ADDS     R2,R1,R2
    902            cal_var += adcx->CLPS;      
   \   00000054   0x6B81             LDR      R1,[R0, #+56]
   \   00000056   0x188A             ADDS     R2,R1,R2
    903            cal_var  = cal_var/2;
   \   00000058   0xB292             UXTH     R2,R2            ;; ZeroExt  R2,R2,#+16,#+16
   \   0000005A   0x2102             MOVS     R1,#+2
   \   0000005C   0xFB92 0xF1F1      SDIV     R1,R2,R1
    904            cal_var |= 0x8000; // Set MSB
   \   00000060   0xF451 0x4100      ORRS     R1,R1,#0x8000
    905            
    906            adcx->PG = ADC_PG_PG(cal_var);
   \   00000064   0xB289             UXTH     R1,R1            ;; ZeroExt  R1,R1,#+16,#+16
   \   00000066   0x62C1             STR      R1,[R0, #+44]
    907          
    908            // Calculate minus-side calibration
    909            cal_var = 0x00;
   \   00000068   0x2100             MOVS     R1,#+0
    910            cal_var =  adcx->CLM0; 
   \   0000006A   0x6EC2             LDR      R2,[R0, #+108]
    911            cal_var += adcx->CLM1;
   \   0000006C   0x6E81             LDR      R1,[R0, #+104]
   \   0000006E   0x188A             ADDS     R2,R1,R2
    912            cal_var += adcx->CLM2;
   \   00000070   0x6E41             LDR      R1,[R0, #+100]
   \   00000072   0x188A             ADDS     R2,R1,R2
    913            cal_var += adcx->CLM3;
   \   00000074   0x6E01             LDR      R1,[R0, #+96]
   \   00000076   0x188A             ADDS     R2,R1,R2
    914            cal_var += adcx->CLM4;
   \   00000078   0x6DC1             LDR      R1,[R0, #+92]
   \   0000007A   0x188A             ADDS     R2,R1,R2
    915            cal_var += adcx->CLMS;
   \   0000007C   0x6D81             LDR      R1,[R0, #+88]
   \   0000007E   0x188A             ADDS     R2,R1,R2
    916            cal_var = cal_var/2;
   \   00000080   0xB292             UXTH     R2,R2            ;; ZeroExt  R2,R2,#+16,#+16
   \   00000082   0x2102             MOVS     R1,#+2
   \   00000084   0xFB92 0xF1F1      SDIV     R1,R2,R1
    917            cal_var |= 0x8000; // Set MSB
   \   00000088   0xF451 0x4100      ORRS     R1,R1,#0x8000
    918          
    919            adcx->MG   = ADC_MG_MG(cal_var); 
   \   0000008C   0xB289             UXTH     R1,R1            ;; ZeroExt  R1,R1,#+16,#+16
   \   0000008E   0x6301             STR      R1,[R0, #+48]
    920            adcx->SC3 &= ~ADC_SC3_CAL_MASK ; //@@@@@@
   \   00000090   0x6A41             LDR      R1,[R0, #+36]
   \   00000092   0xF031 0x0180      BICS     R1,R1,#0x80
   \   00000096   0x6241             STR      R1,[R0, #+36]
    921            
    922            return 1;
   \   00000098   0x2001             MOVS     R0,#+1
   \                     ??LPLD_ADC_Cal_2: (+1)
   \   0000009A   0x4770             BX       LR               ;; return
    923          }
    924          
    925          /*
    926           * ADC0--ADC1@@@@@@
    927           * @@@@@startup_K60.s@@@@@@@@@
    928           * @@@@@@@@@@@@@@@@@@@@@
    929           */
    930          

   \                                 In section .text, align 2, keep-with-next
    931          void ADC0_IRQHandler(void)
    932          {
   \                     ADC0_IRQHandler: (+1)
   \   00000000   0xB580             PUSH     {R7,LR}
    933          #if (UCOS_II > 0u)
    934            OS_CPU_SR  cpu_sr = 0u;
    935            OS_ENTER_CRITICAL(); //@@@@@@@@@@@@@@@@@@
    936            OSIntEnter();
    937            OS_EXIT_CRITICAL();
    938          #endif
    939            
    940            //@@@@@@@@@@@
    941            ADC_ISR[0]();  
   \   00000002   0x....             LDR.N    R0,??DataTable10_5
   \   00000004   0x6800             LDR      R0,[R0, #+0]
   \   00000006   0x4780             BLX      R0
    942            
    943          #if (UCOS_II > 0u)
    944            OSIntExit();          //@@@@@@@@@@@@@@@@@
    945          #endif
    946          }
   \   00000008   0xBD01             POP      {R0,PC}          ;; return
    947          

   \                                 In section .text, align 2, keep-with-next
    948          void ADC1_IRQHandler(void)
    949          {
   \                     ADC1_IRQHandler: (+1)
   \   00000000   0xB580             PUSH     {R7,LR}
    950          #if (UCOS_II > 0u)
    951            OS_CPU_SR  cpu_sr = 0u;
    952            OS_ENTER_CRITICAL(); //@@@@@@@@@@@@@@@@@@
    953            OSIntEnter();
    954            OS_EXIT_CRITICAL();
    955          #endif
    956            
    957            //@@@@@@@@@@@
    958            ADC_ISR[1]();  
   \   00000002   0x....             LDR.N    R0,??DataTable10_5
   \   00000004   0x6840             LDR      R0,[R0, #+4]
   \   00000006   0x4780             BLX      R0
    959            
    960          #if (UCOS_II > 0u)
    961            OSIntExit();          //@@@@@@@@@@@@@@@@@
    962          #endif
    963          }
   \   00000008   0xBD01             POP      {R0,PC}          ;; return

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10:
   \   00000000   0xE000E100         DC32     0xe000e100

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_1:
   \   00000000   0xE000E180         DC32     0xe000e180

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_2:
   \   00000000   0x........         DC32     ?_0

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_3:
   \   00000000   0x4003B000         DC32     0x4003b000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_4:
   \   00000000   0x4004803C         DC32     0x4004803c

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_5:
   \   00000000   0x........         DC32     ADC_ISR

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_6:
   \   00000000   0x400BB000         DC32     0x400bb000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_7:
   \   00000000   0x40048030         DC32     0x40048030

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_8:
   \   00000000   0x4004B008         DC32     0x4004b008

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_9:
   \   00000000   0x4004C004         DC32     0x4004c004

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_10:
   \   00000000   0x4004C000         DC32     0x4004c000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_11:
   \   00000000   0x4004A000         DC32     0x4004a000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_12:
   \   00000000   0x40049000         DC32     0x40049000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_13:
   \   00000000   0x4004B000         DC32     0x4004b000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_14:
   \   00000000   0x4004D000         DC32     0x4004d000

   \                                 In section .rodata, align 4
   \                     ?_0:
   \   00000000   0x44 0x3A          DC8 44H, 3AH, 5CH, 77H, 6FH, 72H, 6BH, 73H
   \              0x5C 0x77    
   \              0x6F 0x72    
   \              0x6B 0x73    
   \   00000008   0x70 0x61          DC8 70H, 61H, 63H, 65H, 5CH, 4CH, 50H, 4CH
   \              0x63 0x65    
   \              0x5C 0x4C    
   \              0x50 0x4C    
   \   00000010   0x44 0x5F          DC8 44H, 5FH, 4FH, 53H, 4BH, 69H, 6EH, 65H
   \              0x4F 0x53    
   \              0x4B 0x69    
   \              0x6E 0x65    
   \   00000018   0x74 0x69          DC8 74H, 69H, 73H, 5FH, 56H, 33H, 5CH, 6CH
   \              0x73 0x5F    
   \              0x56 0x33    
   \              0x5C 0x6C    
   \   00000020   0x69 0x62          DC8 69H, 62H, 5CH, 4CH, 50H, 4CH, 44H, 5CH
   \              0x5C 0x4C    
   \              0x50 0x4C    
   \              0x44 0x5C    
   \   00000028   0x48 0x57          DC8 48H, 57H, 5CH, 48H, 57H, 5FH, 41H, 44H
   \              0x5C 0x48    
   \              0x57 0x5F    
   \              0x41 0x44    
   \   00000030   0x43 0x2E          DC8 43H, 2EH, 63H, 0
   \              0x63 0x00    
    964          
    965          #if defined(CPU_MK60F12) || defined(CPU_MK60F15)
    966          void ADC2_IRQHandler(void)
    967          {
    968          #if (UCOS_II > 0u)
    969            OS_CPU_SR  cpu_sr = 0u;
    970            OS_ENTER_CRITICAL(); //@@@@@@@@@@@@@@@@@@
    971            OSIntEnter();
    972            OS_EXIT_CRITICAL();
    973          #endif
    974            
    975            //@@@@@@@@@@@
    976            ADC_ISR[2]();  
    977            
    978          #if (UCOS_II > 0u)
    979            OSIntExit();          //@@@@@@@@@@@@@@@@@
    980          #endif
    981          }
    982          
    983          void ADC3_IRQHandler(void)
    984          {
    985          #if (UCOS_II > 0u)
    986            OS_CPU_SR  cpu_sr = 0u;
    987            OS_ENTER_CRITICAL(); //@@@@@@@@@@@@@@@@@@
    988            OSIntEnter();
    989            OS_EXIT_CRITICAL();
    990          #endif
    991            
    992            //@@@@@@@@@@@
    993            ADC_ISR[2]();  
    994            
    995          #if (UCOS_II > 0u)
    996            OSIntExit();          //@@@@@@@@@@@@@@@@@
    997          #endif
    998          }
    999          #endif
   1000          

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       8   ADC0_IRQHandler
         8   -- Indirect call
       8   ADC1_IRQHandler
         8   -- Indirect call
       0   LPLD_ADC_Cal
       0   LPLD_ADC_Chn_Enable
      16   LPLD_ADC_Deinit
      24   LPLD_ADC_DisableIrq
        24   -> __NVIC_DisableIRQ
      24   LPLD_ADC_EnableConversion
        24   -> assert_failed
      24   LPLD_ADC_EnableIrq
        24   -> __NVIC_EnableIRQ
       0   LPLD_ADC_Get
      16   LPLD_ADC_GetResult
        16   -> assert_failed
       0   LPLD_ADC_GetSC1nCOCO
      64   LPLD_ADC_Init
        64   -> LPLD_ADC_Cal
        64   -> assert_failed
       0   __NVIC_DisableIRQ
       0   __NVIC_EnableIRQ


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable10
       4  ??DataTable10_1
       4  ??DataTable10_10
       4  ??DataTable10_11
       4  ??DataTable10_12
       4  ??DataTable10_13
       4  ??DataTable10_14
       4  ??DataTable10_2
       4  ??DataTable10_3
       4  ??DataTable10_4
       4  ??DataTable10_5
       4  ??DataTable10_6
       4  ??DataTable10_7
       4  ??DataTable10_8
       4  ??DataTable10_9
      52  ?_0
      10  ADC0_IRQHandler
      10  ADC1_IRQHandler
       8  ADC_ISR
     156  LPLD_ADC_Cal
     428  LPLD_ADC_Chn_Enable
      80  LPLD_ADC_Deinit
      44  LPLD_ADC_DisableIrq
     120  LPLD_ADC_EnableConversion
      44  LPLD_ADC_EnableIrq
      40  LPLD_ADC_Get
      38  LPLD_ADC_GetResult
      24  LPLD_ADC_GetSC1nCOCO
     430  LPLD_ADC_Init
      30  __NVIC_DisableIRQ
      30  __NVIC_EnableIRQ

 
     8 bytes in section .bss
    52 bytes in section .rodata
 1 544 bytes in section .text
 
 1 544 bytes of CODE  memory
    52 bytes of CONST memory
     8 bytes of DATA  memory

Errors: none
Warnings: 1
