// Seed: 1169907923
module module_0 (
    output supply0 id_0,
    output wire id_1,
    input wand id_2,
    output tri1 id_3,
    output uwire id_4
);
endmodule
module module_1 #(
    parameter id_17 = 32'd22
) (
    output tri1 id_0,
    input uwire id_1,
    output wire id_2,
    output wor id_3,
    input wor id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input wor id_8,
    input tri id_9,
    input tri0 id_10,
    input uwire id_11[id_17 : 1],
    input wor id_12,
    input uwire id_13,
    input wire id_14,
    input tri id_15,
    input wand id_16
    , id_23,
    input tri0 _id_17,
    input wor id_18,
    input tri id_19,
    input supply1 id_20,
    input uwire id_21
);
  logic id_24;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_13,
      id_3,
      id_3
  );
  logic id_25;
  ;
  assign id_2 = id_17;
  wire id_26, id_27;
endmodule
