- ğŸ‘‹ Hi, We are team of three who are passionate towards their career goal realizing in VLSI Field
- ğŸ‘€ We interested in RTL designing of VLSI subsystems and FPGA prototyping using verilog HDL.
- ğŸŒ± We currently learning what needed to achieve our career goal on the path we choose.
- ğŸ’ï¸ We looking for opportunities by which we can aquire knowledge with which our planned goals can be achieved ...
- ğŸ“« Reach out us at dhanunjayaxzxc@gmail.com ...

<!---
TechFrnds/TechFrnds is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
