
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035378                       # Number of seconds simulated
sim_ticks                                 35378231628                       # Number of ticks simulated
final_tick                               563294488287                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 312175                       # Simulator instruction rate (inst/s)
host_op_rate                                   393981                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3345460                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902152                       # Number of bytes of host memory used
host_seconds                                 10575.00                       # Real time elapsed on the host
sim_insts                                  3301247930                       # Number of instructions simulated
sim_ops                                    4166351467                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1056640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       693760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1929984                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3685504                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1676800                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1676800                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8255                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5420                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15078                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28793                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13100                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13100                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        47035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29866954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50653                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19609799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     54552868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               104174342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        47035                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50653                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47035                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             144722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47396377                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47396377                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47396377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        47035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29866954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50653                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19609799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     54552868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              151570719                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84839885                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31069522                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25283327                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2074705                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13105664                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12237381                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3194256                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91665                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34328524                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169695020                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31069522                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15431637                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35646307                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10652403                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5225221                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           11                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16778416                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       830314                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83742631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.495854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.301127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48096324     57.43%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1919736      2.29%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2503026      2.99%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3775218      4.51%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3669459      4.38%     71.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2788218      3.33%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651465      1.97%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2483278      2.97%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16855907     20.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83742631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366214                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.000180                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35467816                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5108383                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34355569                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268531                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8542326                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5259890                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          292                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202983750                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1339                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8542326                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37345963                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1025093                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1343621                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32702049                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2783574                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197070967                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          871                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1204076                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       874072                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           58                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274614703                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917777579                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917777579                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103865656                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41619                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23451                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7872862                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18260101                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9680121                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187063                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3017520                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183182788                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147559851                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       272676                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59576349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181114504                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6259                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83742631                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762064                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898509                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28976015     34.60%     34.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18443531     22.02%     56.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11869436     14.17%     70.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8146927      9.73%     80.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7617579      9.10%     89.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4056151      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2990737      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       896866      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       745389      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83742631                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         724697     69.08%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             8      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149092     14.21%     83.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175217     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122779283     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2085564      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14562087      9.87%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8116248      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147559851                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739275                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1049014                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007109                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380184017                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242799560                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143416917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148608865                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       500960                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6992170                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2227                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          865                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2457675                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          112                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8542326                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         600243                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98316                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183222384                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1227852                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18260101                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9680121                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22927                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74320                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          865                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269620                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1170491                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2440111                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144730174                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13710063                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2829671                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21642375                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20271306                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7932312                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.705921                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143455033                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143416917                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92143350                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258725347                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.690442                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356143                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60318109                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2108878                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75200305                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.634361                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.155108                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28860101     38.38%     38.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21662510     28.81%     67.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7989878     10.62%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4573752      6.08%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3810270      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1857331      2.47%     91.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1879221      2.50%     93.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       800096      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3767146      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75200305                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3767146                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254655691                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374991845                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32980                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1097254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848399                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848399                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.178691                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.178691                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651306893                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198080901                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187516289                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84839885                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31390663                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25593791                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2097201                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13191048                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12252901                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3383406                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92908                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31410659                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172476463                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31390663                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15636307                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38292038                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11144868                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5199622                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15502515                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1014979                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83924177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45632139     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2533152      3.02%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4718718      5.62%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4719210      5.62%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2921701      3.48%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2338979      2.79%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1459786      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1369324      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18231168     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83924177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369999                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.032964                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32745701                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5142284                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36789393                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       225436                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9021352                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5309397                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          522                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     206920523                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2408                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9021352                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35120109                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         995631                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       894020                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34595197                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3297858                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199557803                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1370372                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1009401                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280305196                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    930961662                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    930961662                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173209716                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107095459                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35527                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17055                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9184950                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18442543                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9429064                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       117913                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3333281                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188093900                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34109                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149805898                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       296154                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63644984                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194672076                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83924177                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785015                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897081                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28619181     34.10%     34.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18254740     21.75%     55.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12132781     14.46%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7913022      9.43%     79.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8336639      9.93%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4010730      4.78%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3193148      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       724052      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       739884      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83924177                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         934375     72.61%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176609     13.73%     86.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175774     13.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125309706     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2011856      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17055      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14495285      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7971996      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149805898                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.765748                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1286758                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008590                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385118882                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    251773315                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146371689                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151092656                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       467104                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7150852                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1907                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          323                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2275783                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9021352                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         516353                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90197                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188128010                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       376180                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18442543                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9429064                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17055                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         70765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          323                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1312633                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1163987                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2476620                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147819264                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13829555                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1986631                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21614226                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20959696                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7784671                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.742332                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146417830                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146371689                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93280069                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        267702966                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.725270                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348446                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100876757                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124209212                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63919235                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34108                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2122288                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74902825                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658271                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149982                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28286361     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21042046     28.09%     65.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8742837     11.67%     77.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4362336      5.82%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4349046      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1761458      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1766867      2.36%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       945184      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3646690      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74902825                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100876757                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124209212                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18444969                       # Number of memory references committed
system.switch_cpus1.commit.loads             11291688                       # Number of loads committed
system.switch_cpus1.commit.membars              17054                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17928216                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111903093                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2561865                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3646690                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           259384582                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          385284106                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 915708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100876757                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124209212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100876757                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841025                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841025                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.189025                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.189025                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       664013232                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203361446                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      190084316                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34108                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84839885                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30719575                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24970993                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2092060                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12722309                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11980780                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3236907                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88551                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30796065                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170339877                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30719575                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15217687                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37460136                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11250707                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6170904                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15082560                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       899266                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83539500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.519467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.307672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46079364     55.16%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3290446      3.94%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2651501      3.17%     62.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6470981      7.75%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1751866      2.10%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2244603      2.69%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1626930      1.95%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          913920      1.09%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18509889     22.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83539500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.362089                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.007781                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32218769                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5983083                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36020950                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       244766                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9071928                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5242945                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        40789                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203685289                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        73084                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9071928                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34578122                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1336598                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1164396                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33850512                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3537940                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196504273                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        31444                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1463660                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1101992                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         2034                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275097461                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    917331033                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    917331033                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168601592                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106495835                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39956                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22311                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9715531                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18331292                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9333468                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       145743                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3064955                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185825609                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38350                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147567230                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       284106                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64237003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196255471                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5686                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83539500                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.766437                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.887428                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28869237     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18011911     21.56%     56.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11826284     14.16%     70.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8737386     10.46%     80.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7512768      8.99%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3905005      4.67%     94.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3337283      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       626210      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       713416      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83539500                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         862485     70.90%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             3      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        178971     14.71%     85.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175107     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122964461     83.33%     83.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2100367      1.42%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16332      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14635987      9.92%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7850083      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147567230                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.739362                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1216566                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008244                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380174631                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250101590                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143814961                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148783796                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       554087                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7235015                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2909                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          630                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2393786                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9071928                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         546084                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        80169                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185863961                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       397521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18331292                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9333468                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22018                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71868                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          630                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1246783                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1183122                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2429905                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145224546                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13737481                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2342683                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21382100                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20489072                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7644619                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.711749                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143910162                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143814961                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93730592                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        264678424                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.695134                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354130                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98773560                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121303443                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64561272                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32664                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2097480                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74467572                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628943                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.141256                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28816934     38.70%     38.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20694212     27.79%     66.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8413281     11.30%     77.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4735927      6.36%     84.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3873163      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1569666      2.11%     91.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1871435      2.51%     93.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       938336      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3554618      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74467572                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98773560                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121303443                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18035959                       # Number of memory references committed
system.switch_cpus2.commit.loads             11096277                       # Number of loads committed
system.switch_cpus2.commit.membars              16332                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17429113                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109298682                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2469557                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3554618                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           256777669                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          380807234                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42362                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1300385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98773560                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121303443                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98773560                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.858933                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.858933                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.164235                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.164235                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       653279068                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198766122                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      187913610                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32664                       # number of misc regfile writes
system.l2.replacements                          28794                       # number of replacements
system.l2.tagsinuse                      32767.978749                       # Cycle average of tags in use
system.l2.total_refs                          1705842                       # Total number of references to valid blocks.
system.l2.sampled_refs                          61562                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.709334                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1199.828731                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.697764                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3642.998648                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.685117                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2359.967037                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.678847                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5309.381692                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7627.362636                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5696.964627                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6898.413651                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.036616                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000357                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.111175                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000326                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.072020                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000326                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.162029                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.232769                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.173858                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.210523                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        44020                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33771                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        56716                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  134507                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            56266                       # number of Writeback hits
system.l2.Writeback_hits::total                 56266                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        44020                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33771                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        56716                       # number of demand (read+write) hits
system.l2.demand_hits::total                   134507                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        44020                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33771                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        56716                       # number of overall hits
system.l2.overall_hits::total                  134507                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8251                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5420                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15078                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 28789                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8255                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5420                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15078                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28793                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8255                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5420                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15078                       # number of overall misses
system.l2.overall_misses::total                 28793                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       521369                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    434633538                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       625029                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    300960379                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       581554                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    779702251                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1517024120                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       231007                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        231007                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       521369                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    434864545                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       625029                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    300960379                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       581554                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    779702251                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1517255127                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       521369                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    434864545                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       625029                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    300960379                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       581554                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    779702251                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1517255127                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52271                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39191                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        71794                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              163296                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        56266                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             56266                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52275                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39191                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        71794                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               163300                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52275                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39191                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        71794                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              163300                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.157850                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.138297                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.210018                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.176299                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.157915                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.138297                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.210018                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.176320                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.157915                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.138297                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.210018                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.176320                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40105.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 52676.468064                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44644.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55527.745203                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44734.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 51711.251559                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52694.575011                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 57751.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 57751.750000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40105.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 52678.927317                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44644.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55527.745203                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44734.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 51711.251559                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52695.277567                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40105.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 52678.927317                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44644.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55527.745203                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44734.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 51711.251559                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52695.277567                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13100                       # number of writebacks
system.l2.writebacks::total                     13100                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8251                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5420                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15078                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            28789                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28793                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28793                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       446568                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    386632635                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       544912                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    269679301                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       504350                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    692377926                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1350185692                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       207174                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       207174                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       446568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    386839809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       544912                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    269679301                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       504350                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    692377926                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1350392866                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       446568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    386839809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       544912                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    269679301                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       504350                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    692377926                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1350392866                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.157850                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.138297                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.210018                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.176299                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.157915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.138297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.210018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.176320                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.157915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.138297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.210018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.176320                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34351.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46858.881954                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38922.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49756.328598                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38796.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 45919.745722                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46899.360589                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 51793.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51793.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34351.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 46861.273047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38922.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49756.328598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38796.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 45919.745722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46900.040496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34351.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 46861.273047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38922.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49756.328598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38796.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 45919.745722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46900.040496                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996911                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016786014                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049971.802419                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996911                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16778397                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16778397                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16778397                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16778397                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16778397                       # number of overall hits
system.cpu0.icache.overall_hits::total       16778397                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       743860                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       743860                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       743860                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       743860                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       743860                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       743860                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16778416                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16778416                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16778416                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16778416                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16778416                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16778416                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 39150.526316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 39150.526316                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 39150.526316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 39150.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 39150.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 39150.526316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       537153                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       537153                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       537153                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       537153                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       537153                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       537153                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41319.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41319.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41319.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41319.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41319.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41319.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52275                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173622634                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52531                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3305.146180                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.271547                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.728453                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911217                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088783                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10430096                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10430096                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185103                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185103                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17597                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17597                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17615199                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17615199                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17615199                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17615199                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       132533                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       132533                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2999                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2999                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       135532                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        135532                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       135532                       # number of overall misses
system.cpu0.dcache.overall_misses::total       135532                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4264977365                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4264977365                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    174568585                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    174568585                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4439545950                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4439545950                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4439545950                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4439545950                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10562629                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10562629                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17597                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17597                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17750731                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17750731                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17750731                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17750731                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012547                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012547                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000417                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000417                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007635                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007635                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007635                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007635                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32180.493651                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32180.493651                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 58208.931310                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58208.931310                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32756.440914                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32756.440914                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32756.440914                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32756.440914                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       430366                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 35863.833333                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24645                       # number of writebacks
system.cpu0.dcache.writebacks::total            24645                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80262                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80262                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2995                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2995                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83257                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83257                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83257                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83257                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52271                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52271                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52275                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52275                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    838121332                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    838121332                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       235007                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       235007                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    838356339                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    838356339                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    838356339                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    838356339                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16034.155306                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16034.155306                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 58751.750000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58751.750000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16037.423989                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16037.423989                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16037.423989                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16037.423989                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996496                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015252760                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192770.539957                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996496                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15502499                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15502499                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15502499                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15502499                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15502499                       # number of overall hits
system.cpu1.icache.overall_hits::total       15502499                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       804987                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       804987                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       804987                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       804987                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       804987                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       804987                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15502515                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15502515                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15502515                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15502515                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15502515                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15502515                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50311.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50311.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50311.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50311.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50311.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50311.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       666243                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       666243                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       666243                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       666243                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       666243                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       666243                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47588.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47588.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47588.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47588.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47588.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47588.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39191                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169317973                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39447                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4292.290238                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.521977                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.478023                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904383                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095617                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10553340                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10553340                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7119721                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7119721                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17055                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17055                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17054                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17054                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17673061                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17673061                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17673061                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17673061                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       102381                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       102381                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       102381                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        102381                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       102381                       # number of overall misses
system.cpu1.dcache.overall_misses::total       102381                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3239595997                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3239595997                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3239595997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3239595997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3239595997                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3239595997                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10655721                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10655721                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7119721                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7119721                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17055                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17055                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17054                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17054                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17775442                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17775442                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17775442                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17775442                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009608                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009608                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005760                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005760                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005760                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005760                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31642.550835                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31642.550835                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31642.550835                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31642.550835                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31642.550835                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31642.550835                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10494                       # number of writebacks
system.cpu1.dcache.writebacks::total            10494                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63190                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63190                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63190                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63190                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63190                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63190                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39191                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39191                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39191                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39191                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39191                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39191                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    555927967                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    555927967                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    555927967                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    555927967                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    555927967                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    555927967                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003678                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003678                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002205                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002205                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002205                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002205                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14185.092674                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14185.092674                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14185.092674                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14185.092674                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14185.092674                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14185.092674                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996548                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016945161                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050292.663306                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996548                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15082544                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15082544                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15082544                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15082544                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15082544                       # number of overall hits
system.cpu2.icache.overall_hits::total       15082544                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       773434                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       773434                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       773434                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       773434                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       773434                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       773434                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15082560                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15082560                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15082560                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15082560                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15082560                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15082560                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48339.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48339.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48339.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48339.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48339.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48339.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       608243                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       608243                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       608243                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       608243                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       608243                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       608243                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46787.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46787.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46787.923077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46787.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46787.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46787.923077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71794                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180624347                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72050                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2506.930562                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.476545                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.523455                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900299                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099701                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10436315                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10436315                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6907018                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6907018                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21672                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21672                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16332                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16332                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17343333                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17343333                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17343333                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17343333                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       150267                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       150267                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       150267                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        150267                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       150267                       # number of overall misses
system.cpu2.dcache.overall_misses::total       150267                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4605730794                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4605730794                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4605730794                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4605730794                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4605730794                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4605730794                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10586582                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10586582                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6907018                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6907018                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16332                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16332                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17493600                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17493600                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17493600                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17493600                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014194                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014194                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008590                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008590                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008590                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008590                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30650.314400                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30650.314400                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30650.314400                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30650.314400                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30650.314400                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30650.314400                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21127                       # number of writebacks
system.cpu2.dcache.writebacks::total            21127                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        78473                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        78473                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        78473                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        78473                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        78473                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        78473                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71794                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71794                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71794                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71794                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71794                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71794                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1287573760                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1287573760                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1287573760                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1287573760                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1287573760                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1287573760                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006782                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006782                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004104                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004104                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17934.280859                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17934.280859                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17934.280859                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17934.280859                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17934.280859                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17934.280859                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
