m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/gowin_workfile
T_opt
!s110 1725169517
V98EoYM6zz1CS;anNCkP5C0
04 6 4 work tb_top fast 0
=1-60189527dbd9-66d3ff6d-1ac-9c90
o-quiet -auto_acc_if_foreign -work work +acc
n@_opt
OL;O;10.4;61
vALU
Z1 !s110 1725169504
!i10b 1
!s100 U4cX7?<z`ddJe0^2cDhNH0
IHI0ijVPS^e`<L[<O2IN1f3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1725123157
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/ALU.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/ALU.v
L0 3
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1725169504.309000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/ALU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/ALU.v|
!i113 0
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@a@l@u
vALU54D
Z5 !s110 1725169502
!i10b 1
!s100 RcX4M>>CYVNn=OLUKEo6E1
Ifb5F<AX]_G`TDY9Lm6h;22
R2
R0
Z6 w1693818766
Z7 8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/gowin_workfile/prim_sim.v
Z8 FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/gowin_workfile/prim_sim.v
L0 12363
R3
r1
!s85 0
31
Z9 !s108 1725169502.026000
Z10 !s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/gowin_workfile/prim_sim.v|
Z11 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/gowin_workfile/prim_sim.v|
!i113 0
R4
n@a@l@u54@d
vBuffer
R5
!i10b 1
!s100 IjS8]e^;:L7oCnl;YhSb@3
IAFRA]]T7UjA0_S@N2cT=Y3
R2
R0
w1725039380
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Buffer.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Buffer.v
L0 1
R3
r1
!s85 0
31
!s108 1725169502.717000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Buffer.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Buffer.v|
!i113 0
R4
n@buffer
vBUFG
R5
!i10b 1
!s100 ;e^DYDOK0b6]FD;>>l>8n2
IX`:<FeQf[CJ3eXABgA@6C3
R2
R0
R6
R7
R8
L0 12719
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@b@u@f@g
vBUFS
R5
!i10b 1
!s100 `9fNQmSS<57NJ1OEP;0lL1
I:Mb3KiWBPRk>lb6gzEg<73
R2
R0
R6
R7
R8
L0 12729
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@b@u@f@s
vBUS
R5
!i10b 1
!s100 EhgA1R61JEdno@]`HA@bT2
IVh>YW@dVbGPX:jBC>QF;>1
R2
R0
w1725038582
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/BUS.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/BUS.v
L0 3
R3
r1
!s85 0
31
!s108 1725169502.775000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/BUS.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/BUS.v|
!i113 0
R4
n@b@u@s
vButtom
R5
!i10b 1
!s100 JCi@=FnPm_^@@`h_lYBQA0
IeGbAX=IU7Ee?jgJIPR2f<1
R2
R0
w1725038907
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Buttom.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Buttom.v
L0 3
R3
r1
!s85 0
31
!s108 1725169502.830000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Buttom.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Buttom.v|
!i113 0
R4
n@buttom
vCLKDIV
R5
!i10b 1
!s100 @1n5K6aN2:DcA8Lfm7oEI2
I@bUELOCE9=IU3c?65Kb5C1
R2
R0
R6
R7
R8
L0 13494
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@c@l@k@d@i@v
vCLKDIV2
R5
!i10b 1
!s100 55>65ZNCe`AmKEQU9a3NY1
IKB<Y41^meg1?=N`n:7Th[2
R2
R0
R6
R7
R8
L0 14799
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@c@l@k@d@i@v2
vCLKDIVG
R5
!i10b 1
!s100 m0ecD2E:Fd234]3b;o8a81
I;9OZn89B3>6k5j[OghoFT0
R2
R0
R6
R7
R8
L0 15485
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@c@l@k@d@i@v@g
vCMP
Z12 !s110 1725169503
!i10b 1
!s100 ;z4NR6B?:_>K4S::7HL^K2
Id]LWUAW6Jk:ZAmPD;9`H=3
R2
R0
w1725112079
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/CMP.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/CMP.v
L0 3
R3
r1
!s85 0
31
!s108 1725169503.674000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/CMP.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/CMP.v|
!i113 0
R4
n@c@m@p
vCounter
R5
!i10b 1
!s100 C=nXNMgNOnYQX7lgV3z8_3
I=5ThY<i?cRb_Hz`bhVaL02
R2
R0
w1725038056
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Counter.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Counter.v
L0 1
R3
r1
!s85 0
31
!s108 1725169502.885000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Counter.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Counter.v|
!i113 0
R4
n@counter
vCPU
R12
!i10b 1
!s100 JNXcnXmb4^oYA3Mz7Tk<k0
IbGj6ja=nI:PdnCDzm3V@m1
R2
R0
w1725125726
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/CPU.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/CPU.v
L0 3
R3
r1
!s85 0
31
!s108 1725169503.732000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/CPU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/CPU.v|
!i113 0
R4
n@c@p@u
vdata_mem
R5
!i10b 1
!s100 I:>hW=QO9_0=gDY4nCGTM0
IeP>;AJHL?WTXP@P>PU:zT0
R2
R0
w1724652459
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/gowin_sp/data_mem.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/gowin_sp/data_mem.v
Z13 L0 10
R3
r1
!s85 0
31
!s108 1725169502.561000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/gowin_sp/data_mem.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/gowin_sp/data_mem.v|
!i113 0
R4
vDCS
R5
!i10b 1
!s100 TDVQmA;Dka8T@cfDbS5;Z3
I:^fa=R7>5:Te4eW8G<a<Q1
R2
R0
R6
R7
R8
L0 14529
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@c@s
vDeviceclk
R5
!i10b 1
!s100 oGX6TImOFC>En1bERh0[^1
IK[dP9`nV2QBCMGUjQ[@PV2
R2
R0
w1725039436
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Deviceclk.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Deviceclk.v
L0 2
R3
r1
!s85 0
31
!s108 1725169502.940000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Deviceclk.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Deviceclk.v|
!i113 0
R4
n@deviceclk
vDFF
R5
!i10b 1
!s100 e7G?_3_5A3Dd>ce]WERUj0
I8Q;azBUV2b8bLfYJXEVVc3
R2
R0
R6
R7
R8
L0 386
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f
vDFFC
R5
!i10b 1
!s100 j]:E[`:NG5_@<hYcabQKH1
IckAiQzoOGn^=eMd?hIzdA3
R2
R0
R6
R7
R8
L0 621
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@c
vDFFCE
R5
!i10b 1
!s100 ;E^6Le9]j[eA>gPKL;0ad2
IQOVOXb0OAE5dSTBcQc^Fo1
R2
R0
R6
R7
R8
L0 650
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@c@e
vDFFE
R5
!i10b 1
!s100 7P@?aG5DHFzY;jBZczJ]f0
IL8N[5=@fBmiBJJmU2CTH52
R2
R0
R6
R7
R8
L0 413
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@e
vDFFN
R5
!i10b 1
!s100 >PMeQ_JHQPJBGl690Y[?Q1
IdN[caFe:iNKWeVjkh74Ok0
R2
R0
R6
R7
R8
L0 680
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@n
vDFFNC
R5
!i10b 1
!s100 U;oK0HzbM_<@:mPZER:;_1
I8C7H9CM;C2di61MDJNm3:1
R2
R0
R6
R7
R8
L0 915
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@n@c
vDFFNCE
R5
!i10b 1
!s100 L3b=dfMi_W^KJk0Hm9KK<2
IDlSmXkN=`55h]h47BZ1n43
R2
R0
R6
R7
R8
L0 944
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@n@c@e
vDFFNE
R5
!i10b 1
!s100 XRUGf;RR`NTce_ZXdeI>11
I0_IF<>OT=41V[LcF[fY?_1
R2
R0
R6
R7
R8
L0 707
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@n@e
vDFFNP
R5
!i10b 1
!s100 Lmi7Sib2hh[e7EVAZ8AhC1
I<g:n=6G=?IUQfz5=RZ]UG1
R2
R0
R6
R7
R8
L0 856
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@n@p
vDFFNPE
R5
!i10b 1
!s100 ldMUYm;fTV20fP7]S[IQF0
INM^CHdge7Qo`kc>m;TcPd2
R2
R0
R6
R7
R8
L0 885
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@n@p@e
vDFFNR
R5
!i10b 1
!s100 EhjQj[4HQ2YzGH3^eRDFD3
I^_X3O82`MXHKhAV`W:Jz53
R2
R0
R6
R7
R8
L0 796
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@n@r
vDFFNRE
R5
!i10b 1
!s100 QkdTU]c;O<Q2?`eBz]QB90
ILhaJ7odOkCMl=0IDb@J[A0
R2
R0
R6
R7
R8
L0 826
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@n@r@e
vDFFNS
R5
!i10b 1
!s100 n;8JT3@<El0eBVIQRXkiG2
IMIokI9HS@]VWe7oJo9WO:2
R2
R0
R6
R7
R8
L0 736
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@n@s
vDFFNSE
R5
!i10b 1
!s100 IXzkc1AbTK:<RHUkLl1?h1
I[JlEiPVB<_:a5OQ66`UgT1
R2
R0
R6
R7
R8
L0 766
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@n@s@e
vDFFP
R5
!i10b 1
!s100 z:zNF]fJCg:9?ZGE@]5Vi3
IOC=iZ`A20Ika7M7MLUKVz0
R2
R0
R6
R7
R8
L0 562
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@p
vDFFPE
R5
!i10b 1
!s100 MIB=i05G?_h]<CiEGd]5N0
IFXijKziQ0UH_Vfij:ii0M3
R2
R0
R6
R7
R8
L0 591
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@p@e
vDFFR
R5
!i10b 1
!s100 [oe2`L3TaCnQ=OLdEDjFQ1
Io7b[Uj9Ha>YUSJ3=5C4Im0
R2
R0
R6
R7
R8
L0 502
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@r
vDFFRE
R5
!i10b 1
!s100 TQ6DE;IlEm[U4Jc1LA>[`1
I^Db3c`FA8GmbNnUM2gMgO3
R2
R0
R6
R7
R8
L0 532
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@r@e
vDFFS
R5
!i10b 1
!s100 PEPbjSM3ezGV8>_WlYDDA1
IGHTcX]?`=GGHnEAbX_=Q]3
R2
R0
R6
R7
R8
L0 442
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@s
vDFFSE
R5
!i10b 1
!s100 mnLj:oYlX83PkYbCR3ABk2
I@PK0l;LfiJ1AeWV;X]CRl2
R2
R0
R6
R7
R8
L0 472
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@f@f@s@e
vDHCEN
R5
!i10b 1
!s100 o6;bP8f?K75NDe`R_zeX>0
IeiQ9d7BfC>K`Z9^eGR4EO0
R2
R0
R6
R7
R8
L0 13655
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@h@c@e@n
vDL
R5
!i10b 1
!s100 ooT:Mk7EMD3_P`Zf=n5^g3
I?6nSAW4mmO[AoR06UL[H;3
R2
R0
R6
R7
R8
L0 975
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@l
vDLC
R5
!i10b 1
!s100 h7gHMGi?md]CL>dOz?fk01
IJcR^ni@S=HSF3N3zG6mkD0
R2
R0
R6
R7
R8
L0 1021
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@l@c
vDLCE
R5
!i10b 1
!s100 o=?W^b0bjVJg@GFUF9@7C3
IMZM@`@k3L;lQ]jA]hL^QM1
R2
R0
R6
R7
R8
L0 1046
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@l@c@e
vDLE
R5
!i10b 1
!s100 iUgzETgBdFLLiBXO>0ozO3
IG:mj4bcKVA=eB4LH=[TdV1
R2
R0
R6
R7
R8
L0 998
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@l@e
vDLL
R5
!i10b 1
!s100 He8E8;2h^d0f4DUW[jgQe0
IzaS:U?IC<Oo4U5KT8?c@B3
R2
R0
R6
R7
R8
L0 13361
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@l@l
vDLLDLY
R5
!i10b 1
!s100 IQ0I3RDK7nnOnD`=>Zc5T0
I;jOcW86D;<AFAl]1zSRRB1
R2
R0
R6
R7
R8
L0 14420
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@l@l@d@l@y
vDLN
R5
!i10b 1
!s100 m^0=_=LJkPoUUo4`SaHOG2
I9_z0:5SLOPn>TkQb>HQlh3
R2
R0
R6
R7
R8
L0 1121
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@l@n
vDLNC
R5
!i10b 1
!s100 j4N6<XEI=A]8A52b87bMe0
I6i7VFQoz7Ahb^h5^akF4Y1
R2
R0
R6
R7
R8
L0 1167
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@l@n@c
vDLNCE
R5
!i10b 1
!s100 =hXXAeW@<n]c0Q`n[[NRB2
IOS`fREll1z58RTeW[K1Ed3
R2
R0
R6
R7
R8
L0 1192
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@l@n@c@e
vDLNE
R5
!i10b 1
!s100 cS<3BB2BbCgJdElNR<B`F2
Ik:@@KP1?VaOjmOLE:`o:Y0
R2
R0
R6
R7
R8
L0 1144
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@l@n@e
vDLNP
R5
!i10b 1
!s100 @5M2Nk1C;m>`=iBHYHelP3
I8`PYGEJlCF;0EBN2?=T@g1
R2
R0
R6
R7
R8
L0 1217
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@l@n@p
vDLNPE
R5
!i10b 1
!s100 Y478BA^H470M><dgWKJL:3
IJ:JajkX0dBlUC[hk:@ECS2
R2
R0
R6
R7
R8
L0 1242
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@l@n@p@e
vDLP
R5
!i10b 1
!s100 M[:eQERVloQ1hj0S3fdh_0
IKRhin^C5nJ^daPnUmA?i31
R2
R0
R6
R7
R8
L0 1071
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@l@p
vDLPE
R5
!i10b 1
!s100 YnPcA>CC1081m0BR<Q4650
IHbPJf?klkT5c0658PR8i?3
R2
R0
R6
R7
R8
L0 1096
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@l@p@e
vDP
R5
!i10b 1
!s100 ;PkH7@EF7F7FAHK6ialGN2
I[jY<D?1:ACi`a5LU9l98V1
R2
R0
R6
R7
R8
L0 5411
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@p
vDPB
R5
!i10b 1
!s100 JJ]jk7biSE`:MoA4_P4Ui0
I;cKFMa8Q:7R>bfUb?QM0T3
R2
R0
R6
R7
R8
L0 8288
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@p@b
vDPX9
R5
!i10b 1
!s100 iAf^2ac]nSh1B?aK:zFGo0
I63X=T2N3BJDPnRT8?mO@J0
R2
R0
R6
R7
R8
L0 5801
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@p@x9
vDPX9B
R5
!i10b 1
!s100 @:lRWEkbEWKDdCGecOD>j1
IAi7]?h12;WGBJ8WG:VPm82
R2
R0
R6
R7
R8
L0 8686
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@p@x9@b
vDQCE
R5
!i10b 1
!s100 9@=jjTB=]CbGmnWO1z<B;3
I_TdXVb5=K6BoEaTN=L0dz3
R2
R0
R6
R7
R8
L0 14784
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@q@c@e
vDQS
R5
!i10b 1
!s100 7clI?EjST[c3e9S_njF<_2
IH6_[W]3iFiLo8TUm:=l<Z3
R2
R0
R6
R7
R8
L0 13674
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@d@q@s
vELVDS_IBUF
R5
!i10b 1
!s100 ?Zmh2k6RKQ^G0O0dK8e0C1
IeW=oI^7a<dO1U[_a?e3aR3
R2
R0
R6
R7
R8
L0 13312
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@e@l@v@d@s_@i@b@u@f
vELVDS_IBUF_MIPI
R5
!i10b 1
!s100 WY_AIZAeO;]^Y8bORc6h10
I[RKi_FKUdaB;M6gf164?`1
R2
R0
R6
R7
R8
L0 16684
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@e@l@v@d@s_@i@b@u@f_@m@i@p@i
vELVDS_IBUF_R
R5
!i10b 1
!s100 <dnZR@3I;]k@R?G6gYICm3
IaPNj[V;jI[2K8FcA@Y17G1
R2
R0
R6
R7
R8
L0 15409
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@e@l@v@d@s_@i@b@u@f_@r
vELVDS_IOBUF
R5
!i10b 1
!s100 1HU@[i?F23Z2W:;^c^ZcZ2
I6^6;Ifb7WIbz^BY1kR5fG3
R2
R0
R6
R7
R8
L0 13343
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@e@l@v@d@s_@i@o@b@u@f
vELVDS_IOBUF_R
R5
!i10b 1
!s100 _YN50GbXfO<XW_`]]:5?c0
IPD?94D;N3Wk2iHm9`j4;g2
R2
R0
R6
R7
R8
L0 15426
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@e@l@v@d@s_@i@o@b@u@f_@r
vELVDS_OBUF
R5
!i10b 1
!s100 j]g=iA7[=@4iVF[CPTPen1
I?1JV>^Ybg3zzW><OD^92B0
R2
R0
R6
R7
R8
L0 13327
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@e@l@v@d@s_@o@b@u@f
vELVDS_TBUF
R5
!i10b 1
!s100 ERR39jz2@HKV<5nzmj55<1
IH_j0En8ed]]3`MJcKzgk03
R2
R0
R6
R7
R8
L0 13336
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@e@l@v@d@s_@t@b@u@f
vEX
R12
!i10b 1
!s100 Yaedf_5KIW]2YLbIH5hh61
IfDzT4Xaih8QUOL9REY8N12
R2
R0
w1725121594
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/EX.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/EX.v
L0 3
R3
r1
!s85 0
31
!s108 1725169503.842000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/EX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/EX.v|
!i113 0
R4
n@e@x
vGND
R5
!i10b 1
!s100 O6E4R3h<51_G@X8@@hPnL0
IRVI5A0:QiiRGAEz`G<7GV0
R2
R0
R6
R7
R8
L0 12740
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@g@n@d
vGSR
R5
!i10b 1
!s100 gHB8dZNF^95a:9@><Kd]40
I:E>:S_@`9jN<TGJmj_A@O0
R2
R0
R6
R7
R8
L0 12762
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@g@s@r
vI3C_IOBUF
R5
!i10b 1
!s100 2SYTZmM@O1GXVeGGRFIz]1
Ig]2UK_5Wz^SB[di>GE5J50
R2
R0
R6
R7
R8
L0 16744
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@i3@c_@i@o@b@u@f
vIBUF
R5
!i10b 1
!s100 fGbo3>7FG3HB:O<0Ni3Mc3
I[ATcP9Vn<T>>fbU9ad@6Y1
R2
R0
R6
R7
R8
L0 1276
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@i@b@u@f
vIBUF_R
R5
!i10b 1
!s100 Kk6ELco4ECZ<GPcTcIYIO3
IWdK3nlUFT[;3RjA_Ck0le2
R2
R0
R6
R7
R8
L0 15385
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@i@b@u@f_@r
vID
R12
!i10b 1
!s100 8PoVCXjlK8H8j6Z3EC=ME3
IAeM7Go3ZkO?=>Xf[_dHT;1
R2
R0
w1725122798
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/ID.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/ID.v
L0 3
R3
r1
!s85 0
31
!s108 1725169503.901000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/ID.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/ID.v|
!i113 0
R4
n@i@d
vID_EX
R12
!i10b 1
!s100 [Ua^e1c980cQcVoTOkd9H0
IBBV40YZVg@j_6EzoFORKI3
R2
R0
w1725167750
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/ID_EX.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/ID_EX.v
L0 3
R3
r1
!s85 0
31
!s108 1725169503.960000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/ID_EX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/ID_EX.v|
!i113 0
R4
n@i@d_@e@x
vIDDR
R5
!i10b 1
!s100 8R<5gm<=3V;NBO_FYo7e_3
I[]PJ<Tb30Q=ie8E<69Fm81
R2
R0
R6
R7
R8
L0 1318
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@i@d@d@r
vIDDR_MEM
R5
!i10b 1
!s100 Ra^6ScI_NK7RKeE]gc5Eb0
I16cg4Kea9o486Hn[mAE9M1
R2
R0
R6
R7
R8
L0 1429
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@i@d@d@r_@m@e@m
vIDDRC
R5
!i10b 1
!s100 UNVQC0m26XKO3DBF5]D^b2
ImdbbL:0I`48f`fB]6aKMB2
R2
R0
R6
R7
R8
L0 1370
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@i@d@d@r@c
vIDES10
R5
!i10b 1
!s100 @d:79bBGS[Q98XC2JO5OA3
Il7QLfcjTdTSPHc_W8O9Q82
R2
R0
R6
R7
R8
L0 2603
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@i@d@e@s10
vIDES4
R5
!i10b 1
!s100 jWFg6d[0klfo8ASJO`>EX1
IQAm`]6MJ<YaQQfB6H@FYA0
R2
R0
R6
R7
R8
L0 1750
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@i@d@e@s4
vIDES4_MEM
R5
!i10b 1
!s100 HA;IWma[hU<G8D><N6`o[0
I__o]>nP9g4n`;54ggF4eC0
R2
R0
R6
R7
R8
L0 1906
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@i@d@e@s4_@m@e@m
vIDES8
R5
!i10b 1
!s100 @Ldc26ca51z:_Lcid0AWE1
Ii?LBJT`hgJlCegVT>XDLF3
R2
R0
R6
R7
R8
L0 2232
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@i@d@e@s8
vIDES8_MEM
R5
!i10b 1
!s100 ln4>@RPlH54cK93TE2e`=2
IOHC?8SURdP^;63>oH5P6A1
R2
R0
R6
R7
R8
L0 2412
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@i@d@e@s8_@m@e@m
vIEM
R5
!i10b 1
!s100 2J@eGWRjcDOodKQKak78=0
Ie]=>[GbO2@0g]K<S=zBGP0
R2
R0
R6
R7
R8
L0 3978
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@i@e@m
vIF
R1
!i10b 1
!s100 3LPMEk5?SHS0H7en4lh3<1
IleAEDWRImnkeR?VgNUe7R2
R2
R0
w1725111749
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/IF.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/IF.v
L0 1
R3
r1
!s85 0
31
!s108 1725169504.016000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/IF.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/IF.v|
!i113 0
R4
n@i@f
vIF_ID
R1
!i10b 1
!s100 1B8XQial:]0g?XXR31cKi3
IaejJ2TVJATEg1acm2jGWL2
R2
R0
w1725125886
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/IF_ID.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/IF_ID.v
L0 3
R3
r1
!s85 0
31
!s108 1725169504.070000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/IF_ID.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/IF_ID.v|
!i113 0
R4
n@i@f_@i@d
vInCtrl_LED
R12
!i10b 1
!s100 L]@a;mAJJ45TAMjlG6@2U1
ID;OBD[Yj:H=Z2]P=1`6TU3
R2
R0
w1725038087
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/InCtrl_LED.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/InCtrl_LED.v
L0 1
R3
r1
!s85 0
31
!s108 1725169502.993000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/InCtrl_LED.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/InCtrl_LED.v|
!i113 0
R4
n@in@ctrl_@l@e@d
vInCtrl_Tube
R12
!i10b 1
!s100 lcc_R?3NC3zKYZ0bmI7W03
IT]4RH`in?<0]RbnCn@ZLU0
R2
R0
w1725039512
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/InCtrl_Tube.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/InCtrl_Tube.v
L0 2
R3
r1
!s85 0
31
!s108 1725169503.047000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/InCtrl_Tube.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/InCtrl_Tube.v|
!i113 0
R4
n@in@ctrl_@tube
vinst_mem
R5
!i10b 1
!s100 GIn=[7k=hY8P_m^KBRC:V2
Ij?Z>HBc_hggB9kDELPjJN2
R2
R0
w1725039705
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/gowin_rom16/inst_mem.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/gowin_rom16/inst_mem.v
R13
R3
r1
!s85 0
31
!s108 1725169502.615000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/gowin_rom16/inst_mem.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/gowin_rom16/inst_mem.v|
!i113 0
R4
vINV
R5
!i10b 1
!s100 BVXc1jBTnOdQd6M`zzb>b3
IOMEVGOkCAd>NlQ5::Ka>;2
R2
R0
R6
R7
R8
L0 1267
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@i@n@v
vIOBUF
R5
!i10b 1
!s100 g3:JZ^K4NRUfdc0Z6]cYB0
IkY;CJ>Q@HQLHeeoZ[<Jk12
R2
R0
R6
R7
R8
L0 1306
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@i@o@b@u@f
vIOBUF_R
R5
!i10b 1
!s100 2^S:0o`]IleA`h9<NHW0c2
IL8^:n`1ZhP?JH14@T4nz41
R2
R0
R6
R7
R8
L0 15396
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@i@o@b@u@f_@r
vIODELAY
R5
!i10b 1
!s100 WoXg>YVd<]aSV3NNkfYOU2
IfY`>8BVLVdce6<ChB5g2U3
R2
R0
R6
R7
R8
L0 3923
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@i@o@d@e@l@a@y
vIODELAYA
R5
!i10b 1
!s100 2ZFK6X:]?n2b1mJF6CTTI2
IUQ]L:T^<KTHWg3AoH8mRA3
R2
R0
R6
R7
R8
L0 14842
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@i@o@d@e@l@a@y@a
vIVIDEO
R5
!i10b 1
!s100 FQ[6@EANb^8GCmnA;PoZW2
IF1E`Q840NL;k>`A?6><ZY0
R2
R0
R6
R7
R8
L0 2072
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@i@v@i@d@e@o
vLED
R12
!i10b 1
!s100 I9@ke>;U@XDE:[A>CjFUe3
I[66:gh5LmYXKC0CBmiPjU1
R2
R0
w1725038914
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/LED.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/LED.v
L0 3
R3
r1
!s85 0
31
!s108 1725169503.101000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/LED.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/LED.v|
!i113 0
R4
n@l@e@d
vLUT1
R5
!i10b 1
!s100 KLEMKbk^02HM?TF>X9S[F0
IN?gkod>aBzF<m[0IJ2o[F3
R2
R0
R6
R7
R8
L0 185
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@l@u@t1
vLUT2
R5
!i10b 1
!s100 FlUX5Fe61F>ZnM4k;8J4]2
I@Q4=M@Ffe<?c6EP19]fAE0
R2
R0
R6
R7
R8
L0 197
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@l@u@t2
vLUT3
R5
!i10b 1
!s100 E1DS43;CGMXVJ>G_aYTVk1
I<EBa^e`TDLl^E8Ia73Wc33
R2
R0
R6
R7
R8
L0 209
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@l@u@t3
vLUT4
R5
!i10b 1
!s100 UVCn=Y3iL7VSooUeX?O3_3
IEnLnOL=mQV@KSlFL]TJJJ0
R2
R0
R6
R7
R8
L0 221
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@l@u@t4
vLUT5
R5
!i10b 1
!s100 nSi:BRJ1[gHjI7AM4gQ@:0
I^6z[hB6PfM>4k>38@6>>L2
R2
R0
R6
R7
R8
L0 233
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@l@u@t5
vLUT6
R5
!i10b 1
!s100 ;]l5SmL>I^oC?94`cIlM;3
I6amgYY?I<TI1Og8A[PRHV3
R2
R0
R6
R7
R8
L0 245
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@l@u@t6
vLUT7
R5
!i10b 1
!s100 Ic@eDj5gFK4GX0Sd>7j@81
IlfZA?IYKJJ<9Z52K;T8GP1
R2
R0
R6
R7
R8
L0 265
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@l@u@t7
vLUT8
R5
!i10b 1
!s100 Pf]_d9L;BDjEo>keA;EXh2
IWK7l<[gbe2ODJ3f>6OaFX1
R2
R0
R6
R7
R8
L0 285
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@l@u@t8
vMIPI_IBUF
R5
!i10b 1
!s100 jNOQGSPE]o@7;3Xl?57^M2
IGkT5RHVja]ekCP:L4P`YF2
R2
R0
R6
R7
R8
L0 16711
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@i@p@i_@i@b@u@f
vMULT18X18
R5
!i10b 1
!s100 ;KK55P>i61a>kBmYLgVik0
IC`4zXLRcb54afj^E7`2_02
R2
R0
R6
R7
R8
L0 9696
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@u@l@t18@x18
vMULT36X36
R5
!i10b 1
!s100 :GFhSJf[<M18K@kQ`HM`O2
I10gMF[a`c4>9TZ<a:390l2
R2
R0
R6
R7
R8
L0 10057
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@u@l@t36@x36
vMULT9X9
R5
!i10b 1
!s100 7jfMYE7QB@cMLJM=LkZ8M3
I@O=UdJ8P<9TN_zObDOVf52
R2
R0
R6
R7
R8
L0 9339
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@u@l@t9@x9
vMULTADDALU18X18
R5
!i10b 1
!s100 Iid:S6m:_h3aI10Ya8OZS3
I7^1?AAzWRgfRQW0RQ]n:H3
R2
R0
R6
R7
R8
L0 10915
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@u@l@t@a@d@d@a@l@u18@x18
vMULTALU18X18
R5
!i10b 1
!s100 ^>6oAMPViPQ7jleNQ>6m[2
I;[PC@SVOeRF7joYO6@no;3
R2
R0
R6
R7
R8
L0 11765
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@u@l@t@a@l@u18@x18
vMULTALU36X18
R5
!i10b 1
!s100 Q;VS6AS_OIeI9NB1D7IW02
I5mkBVM52f[OSGD2:_cRU_0
R2
R0
R6
R7
R8
L0 10435
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@u@l@t@a@l@u36@x18
vMUX16
R5
!i10b 1
!s100 kWkDgdB=:;9[[EI?Bj@EU0
I0OmaiX=j_f:J?nM0J]F0W0
R2
R0
R6
R7
R8
L0 150
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@u@x16
vMUX2
R5
!i10b 1
!s100 z2z2;`HNKk`1B]44K1o]U3
IXfiN7g2KS:V>^mk[26RcU3
R2
R0
R6
R7
R8
L0 41
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@u@x2
Umux2
R5
!i10b 1
!s100 [f8k]@dXL6afITfFO?P8T3
IBBXd=A`B9nC4859TzLi@10
R2
R0
R6
R7
R8
L0 20
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
vMUX2_LUT5
R5
!i10b 1
!s100 6Gjfnz@le7];h3^WX9MY40
ICb7aED`JC9N4Aze15;>N^1
R2
R0
R6
R7
R8
L0 51
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@u@x2_@l@u@t5
vMUX2_LUT6
R5
!i10b 1
!s100 C<Hc;kbZkGzHZQMgP=VbI2
IH`14<b3U1iPYPkJkW89DD1
R2
R0
R6
R7
R8
L0 61
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@u@x2_@l@u@t6
vMUX2_LUT7
R5
!i10b 1
!s100 1;@Q[dVS[G=lO[:i@1YFo2
I:Nm8[9kT;cF6<f5TcYoL43
R2
R0
R6
R7
R8
L0 71
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@u@x2_@l@u@t7
vMUX2_LUT8
R5
!i10b 1
!s100 GZnc<IWZ=i4YTBGV3_A^=0
Ia2DBCS;Y1CKU;CkL`o?a<0
R2
R0
R6
R7
R8
L0 81
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@u@x2_@l@u@t8
vMUX2_MUX16
R5
!i10b 1
!s100 b]R7d58P?W7Q5:IZNnRo[2
IoTneO4AY9blbQ[iUafd[01
R2
R0
R6
R7
R8
L0 101
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@u@x2_@m@u@x16
vMUX2_MUX32
R5
!i10b 1
!s100 jOh<YkkElaf@2Z6zdEdeR1
IICMXgbUM5@;lo3b<PV]nh0
R2
R0
R6
R7
R8
L0 111
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@u@x2_@m@u@x32
vMUX2_MUX8
R5
!i10b 1
!s100 3L6zjh6lZX6Ae6biDjKVl3
Ig<:P4BoVWcH1;<_niaPcc2
R2
R0
R6
R7
R8
L0 91
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@u@x2_@m@u@x8
vMUX32
R5
!i10b 1
!s100 4LV9_HW7?F3T]2jZ?9e2A3
IWWhCz9:iD6l<]o@TccU7`3
R2
R0
R6
R7
R8
L0 166
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@u@x32
vMUX4
R5
!i10b 1
!s100 o`^8G0R2<flnf:8JaS`M52
IT8mL6VW^cD;FNg]a07bJ`3
R2
R0
R6
R7
R8
L0 121
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@u@x4
vMUX8
R5
!i10b 1
!s100 dE=QOE^A3FQ:`=mO_@?L;2
ITol?Lc1cQmce5W@9[KZUR2
R2
R0
R6
R7
R8
L0 135
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@m@u@x8
vOBUF
R5
!i10b 1
!s100 ^KSbg3AL]O208g1z`EPH=0
I3D66HhWY3[P1KM73IH`260
R2
R0
R6
R7
R8
L0 1286
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@o@b@u@f
vODDR
R5
!i10b 1
!s100 N@R4l0KX@af>G5bhYN`1f1
IUJ0B]dSHbm<OoL[S@D^3E3
R2
R0
R6
R7
R8
L0 1488
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@o@d@d@r
vODDR_MEM
R5
!i10b 1
!s100 Xm?@I[4If>I<4U=1l5ZBD3
IG8;>_TA;K_MjAo?Z`VkWG0
R2
R0
R6
R7
R8
L0 1660
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@o@d@d@r_@m@e@m
vODDRC
R5
!i10b 1
!s100 ]c?1C`6:A09dQzI1bzBPG3
I`QlDnEYTm[iV1d3dWOTTh1
R2
R0
R6
R7
R8
L0 1569
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@o@d@d@r@c
vOSC
R5
!i10b 1
!s100 O?9mPCMGklIZC7V:QWMH^1
I^TJ`QM2heMRnN6<[D<<YZ0
R2
R0
R6
R7
R8
L0 12773
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@o@s@c
vOSCW
R5
!i10b 1
!s100 <CU6`jhG<2k::`2JCk5^R1
INUI5IfCkdI[>DlnTD_Vjd2
R2
R0
R6
R7
R8
L0 15446
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@o@s@c@w
vOSER10
R5
!i10b 1
!s100 =:W0CLU5HKBdNG`i@f?7c3
Izg10;[[L;iL3a<ffKoH6l0
R2
R0
R6
R7
R8
L0 3775
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@o@s@e@r10
vOSER4
R5
!i10b 1
!s100 W@:2:D36J;?2G`h6H4f`O0
IQ@d^U9b4;aLRK:[eLQ@lK1
R2
R0
R6
R7
R8
L0 2803
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@o@s@e@r4
vOSER4_MEM
R5
!i10b 1
!s100 6E?I4N=<<a=S?ZneaE>e=2
IbX=b`1fVlh3PYmVXCHz8H2
R2
R0
R6
R7
R8
L0 2976
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@o@s@e@r4_@m@e@m
vOSER8
R5
!i10b 1
!s100 Zd5@6zV75hWIl:IOEK`3I3
I>XZ2TIUReF_?GUYJPSnbL2
R2
R0
R6
R7
R8
L0 3380
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@o@s@e@r8
vOSER8_MEM
R5
!i10b 1
!s100 OOVM9I]gOd@igJoRh_Z`K0
I>d@ncY<6k5b5<IEPM@_DV1
R2
R0
R6
R7
R8
L0 3562
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@o@s@e@r8_@m@e@m
vOTP
R5
!i10b 1
!s100 9TgX3]Po?4>DOi_lRTla90
IPogh4Ge2:X0>@a1M7UMX?3
R2
R0
R6
R7
R8
L0 15471
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@o@t@p
vOutCtrl_Buttom
R12
!i10b 1
!s100 hf`6XPaMJYoSo86liliNc0
ILfHgIkdJ2f9[XT>2ZAfRH2
R2
R0
w1725039524
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/OutCtrl_Buttom.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/OutCtrl_Buttom.v
L0 1
R3
r1
!s85 0
31
!s108 1725169503.159000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/OutCtrl_Buttom.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/OutCtrl_Buttom.v|
!i113 0
R4
n@out@ctrl_@buttom
vOutCtrl_Switch
R12
!i10b 1
!s100 2FOW_l2j^3oT<HS5XE3Qb1
IZ_b]=kKIQHHo7?HFJoQF]0
R2
R0
w1725038209
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/OutCtrl_Switch.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/OutCtrl_Switch.v
L0 1
R3
r1
!s85 0
31
!s108 1725169503.214000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/OutCtrl_Switch.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/OutCtrl_Switch.v|
!i113 0
R4
n@out@ctrl_@switch
vOVIDEO
R5
!i10b 1
!s100 VWi<G2`fDQ0koS_omXZUn0
IRD<<Hagf^g`nX`:P^K`A?2
R2
R0
R6
R7
R8
L0 3183
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@o@v@i@d@e@o
vPADD18
R5
!i10b 1
!s100 @ijOAHZ4MF2HQHV;gi`5Y3
I5fDV[a]3;j3I@ok30<:2G0
R2
R0
R6
R7
R8
L0 9043
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@p@a@d@d18
vPADD9
R5
!i10b 1
!s100 KMnCWSg07:E:0Tbdc;f[F1
IG3SU4<XR0Eb4k3iOU^<ZO1
R2
R0
R6
R7
R8
L0 9191
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@p@a@d@d9
vPLL
R5
!i10b 1
!s100 agXk[9Jf@2VcSQ02nHil13
IAW^8RPegihQQ^T^W08kDO0
R2
R0
R6
R7
R8
L0 12799
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@p@l@l
vPLLO
R5
!i10b 1
!s100 F]:U2`eoBaBAlAWkUV]Ch3
Id>zRnV2DHHTZczBLezgJ`3
R2
R0
R6
R7
R8
L0 15646
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@p@l@l@o
vpROM
R5
!i10b 1
!s100 3L]08;fd0mJ;FXZQAXf9^2
INL7CL8J7hG5aai3^8RMVY2
R2
R0
R6
R7
R8
L0 7417
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
np@r@o@m
vpROMX9
R5
!i10b 1
!s100 N2nQSCin^_2hG^RXL1fUH3
IL5e1BoBSi5kz>0hLo>L9F1
R2
R0
R6
R7
R8
L0 7607
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
np@r@o@m@x9
vRAM
R12
!i10b 1
!s100 gmZiiP6mE7UmF5;];BG1O3
I@g<<?egW>Qa@2c?VTngCl3
R2
R0
w1725038240
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/RAM.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/RAM.v
L0 3
R3
r1
!s85 0
31
!s108 1725169503.272000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/RAM.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/RAM.v|
!i113 0
R4
n@r@a@m
vRAM16S1
R5
!i10b 1
!s100 JZmae04?5A3UBO8G<o=IR3
IVn@jm028W>n9PjH;`WWjS1
R2
R0
R6
R7
R8
L0 4108
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@r@a@m16@s1
vRAM16S2
R5
!i10b 1
!s100 oQ`H<LDXdRd1:e]W`AN[b0
I3^gMU6@c`fM1?3@bjYD[A3
R2
R0
R6
R7
R8
L0 4132
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@r@a@m16@s2
vRAM16S4
R5
!i10b 1
!s100 <_am]mlmS]WeU>6^S>oeZ1
IFTRAQ=m0jWVeXlHlfR[9W1
R2
R0
R6
R7
R8
L0 4165
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@r@a@m16@s4
vRAM16SDP1
R5
!i10b 1
!s100 D07[2^H@i154i?`ZjU`LT0
I?NQFo4O;?3M7ghKY0jen43
R2
R0
R6
R7
R8
L0 4208
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@r@a@m16@s@d@p1
vRAM16SDP2
R5
!i10b 1
!s100 ;T^3gZck:C7DnGfo7@KQh2
IJOJco2oY9b]]U]jgzI`@Z3
R2
R0
R6
R7
R8
L0 4233
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@r@a@m16@s@d@p2
vRAM16SDP4
R5
!i10b 1
!s100 ZcM:f_j34@4M0U7Qf0hea1
IS][IgTaJ=FCeea^NXEY[K3
R2
R0
R6
R7
R8
L0 4266
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@r@a@m16@s@d@p4
vREG
R1
!i10b 1
!s100 o`>BFLl0A^UVWnSEHn:[32
IOC9E[VgdllK3C>Agc3<aP0
R2
R0
w1725125630
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/REG.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/REG.v
L0 3
R3
r1
!s85 0
31
!s108 1725169504.125000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/REG.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/REG.v|
!i113 0
R4
n@r@e@g
vROM
R5
!i10b 1
!s100 @?<>Fk_KVXJFN^nG_L6^z3
IY:W]B9EOg5Jb1P5j=@NaU0
R2
R0
R6
R7
R8
L0 6149
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@r@o@m
vROM16
R5
!i10b 1
!s100 kF7`RMAfz4K?UPdCVA4Ln1
Im<>TUMTDVFJG5fTRhYTTK2
R2
R0
R6
R7
R8
L0 4310
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@r@o@m16
vROMX9
R5
!i10b 1
!s100 2J0JgSfH3Dbod2b<W@?5<1
IEKX6]LziHne2CPl]5OUf>1
R2
R0
R6
R7
R8
L0 6352
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@r@o@m@x9
vrPLL
R5
!i10b 1
!s100 7T=bCj_0L5GQ8P4PVefB43
I:j@2]lXe7gFTgGHd<ozRT0
R2
R0
R6
R7
R8
L0 14915
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
nr@p@l@l
vrROM
R5
!i10b 1
!s100 i]0WXP2G>@R?;;3JMAMHD0
I1@;hD[cUG0d[@U2k]Z7nY3
R2
R0
R6
R7
R8
L0 7033
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
nr@r@o@m
vrROMX9
R5
!i10b 1
!s100 SF6]_nLn0:O^ad_DNSi;61
IeGMaHoU<gd=Ei@<Wo]43h1
R2
R0
R6
R7
R8
L0 7236
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
nr@r@o@m@x9
vrSDP
R5
!i10b 1
!s100 2V`T_LE=C>IHU_MTC>=R52
ICLIYCVVk6AI`gPa9IX<f>0
R2
R0
R6
R7
R8
L0 6534
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
nr@s@d@p
vrSDPX9
R5
!i10b 1
!s100 e;HgR9SzTJVX;WzE7<Ag_3
I7HiFiF1obZJY49Z5SjUm[0
R2
R0
R6
R7
R8
L0 6803
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
nr@s@d@p@x9
vSAMB
R5
!i10b 1
!s100 [mjM6::JR65;Iib1m9N>I2
IYQHMz<^e3IfC9:YKQ29_60
R2
R0
R6
R7
R8
L0 15478
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@s@a@m@b
vSDP
R5
!i10b 1
!s100 =4hoIUh?J6nMFHRj][KIO2
I2g^hNB48e]73PMgJZjQP00
R2
R0
R6
R7
R8
L0 4908
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@s@d@p
vSDPB
R5
!i10b 1
!s100 [bLOdL[NCYeZ7I1U:LGhi3
IRTMa^z<c1W0;W_X^L@Xe:0
R2
R0
R6
R7
R8
L0 7775
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@s@d@p@b
vSDPX9
R5
!i10b 1
!s100 [7M^CPP`>FcAoPSf9a9fb2
IJYfM`deD^<bRZj=N[aBNj0
R2
R0
R6
R7
R8
L0 5179
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@s@d@p@x9
vSDPX9B
R5
!i10b 1
!s100 9FCVih5F5l;U`H7mT:=Tg2
IIBk^>O6_ogUMJTBUOVe]X0
R2
R0
R6
R7
R8
L0 8052
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@s@d@p@x9@b
vSP
R5
!i10b 1
!s100 YTJTEd]>A@ZA]@P93<>0L3
IFmo4a0ZRUBSNK=m:3@?3>0
R2
R0
R6
R7
R8
L0 4330
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@s@p
vSPX9
R5
!i10b 1
!s100 9@6[4XTJSa?3DgP@KO>913
InzXgjPeLlg8ClVPWdcNUD3
R2
R0
R6
R7
R8
L0 4628
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@s@p@x9
vSwitch
R12
!i10b 1
!s100 RJK;FX^IHI]F08j9ANe;e2
I0zWA6[<z3i:gLl`NlkP873
R2
R0
w1725038920
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Switch.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Switch.v
L0 3
R3
r1
!s85 0
31
!s108 1725169503.326000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Switch.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Switch.v|
!i113 0
R4
n@switch
vtb_top
R5
!i10b 1
!s100 W4i6`CWi>ag8Eafg[SjNW2
IB<gF7Tb7zC@Bo]^1eg6912
R2
R0
w1724953057
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/gowin_workfile/tb_top.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/gowin_workfile/tb_top.v
L0 3
R3
r1
!s85 0
31
!s108 1725169502.505000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/gowin_workfile/tb_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/gowin_workfile/tb_top.v|
!i113 0
R4
vTBUF
R5
!i10b 1
!s100 ?Id]TK_MLe>DPYQnY9oEF0
ILXhP:@^ccGcTRkPHJmdRQ3
R2
R0
R6
R7
R8
L0 1296
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@t@b@u@f
vTimer
R12
!i10b 1
!s100 KR@zSFLMbOcbYfJMA]RYf3
I_4WzG_e7Na7a7C[gX_WWJ1
R2
R0
w1725038923
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Timer.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Timer.v
L0 3
R3
r1
!s85 0
31
!s108 1725169503.380000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Timer.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Timer.v|
!i113 0
R4
n@timer
vTLVDS_IBUF
R5
!i10b 1
!s100 INJ3OT<z=Y=_3cQ8_3E`00
Ib07KbG?:`SJAG22W3f@682
R2
R0
R6
R7
R8
L0 13263
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@t@l@v@d@s_@i@b@u@f
vTLVDS_IOBUF
R5
!i10b 1
!s100 K6]HcWj>@Yz`0CXch?IUT0
I42<XK>4:0dz1K^ECa<8_U0
R2
R0
R6
R7
R8
L0 13294
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@t@l@v@d@s_@i@o@b@u@f
vTLVDS_OBUF
R5
!i10b 1
!s100 FNF_AcYjRECOkXY=ELmFI0
Im?lNGb;D2z9S4ZKU^AdfZ1
R2
R0
R6
R7
R8
L0 13278
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@t@l@v@d@s_@o@b@u@f
vTLVDS_TBUF
R5
!i10b 1
!s100 [d=R;E9U]R;meb^O_5Mh=2
IWW>W:g2WRVn5F73IP^:J90
R2
R0
R6
R7
R8
L0 13287
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@t@l@v@d@s_@t@b@u@f
vtop
R1
!i10b 1
!s100 deIH[@hKP?b5V5lHYLY=:0
IZei?h=jaEnX^K?:`hBOFk3
R2
R0
w1725112355
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/top.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/top.v
L0 3
R3
r1
!s85 0
31
!s108 1725169504.415000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/top.v|
!i113 0
R4
vTube
R12
!i10b 1
!s100 kEXTRjk0:Pnac0<ZcKcFc3
I]zOF2Jki4SdlM?18E_[SK1
R2
R0
w1725038329
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Tube.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Tube.v
L0 3
R3
r1
!s85 0
31
!s108 1725169503.436000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Tube.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/Tube.v|
!i113 0
R4
n@tube
vUART
R12
!i10b 1
!s100 BPCijOiXg]2Gz8R:N;Db>2
Ii:iGzJKjeKQ;d5lgRz[Oa1
R2
R0
w1725039573
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/UART.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/UART.v
L0 3
R3
r1
!s85 0
31
!s108 1725169503.492000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/UART.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/UART.v|
!i113 0
R4
n@u@a@r@t
vuart_recv
R12
!i10b 1
!s100 ^Ve:QlL<FCb?8n48D<kM[0
Ib:FI15G`igO[MobC<01Cc2
R2
R0
w1725038746
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/uart_recv.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/uart_recv.v
L0 1
R3
r1
!s85 0
31
!s108 1725169503.558000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/uart_recv.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/uart_recv.v|
!i113 0
R4
vuart_send
R12
!i10b 1
!s100 O24=`BICDFB0XlF>n0j=81
IJeS6aaSY3MfHgf]G?lScI2
R2
R0
w1725038780
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/uart_send.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/uart_send.v
L0 1
R3
r1
!s85 0
31
!s108 1725169503.619000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/uart_send.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/bus/uart_send.v|
!i113 0
R4
vVCC
R5
!i10b 1
!s100 =[KzQ1AZM6YnXZf7I8>6V1
I8i6J]gPoJ]H_j5PA1ziXR3
R2
R0
R6
R7
R8
L0 12751
R3
r1
!s85 0
31
R9
R10
R11
!i113 0
R4
n@v@c@c
vWB
R1
!i10b 1
!s100 jK[F;YgnL8Aj;;^N4Ngl;3
IY]j95YaGbo6ziH4R7o]C<1
R2
R0
w1725120429
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/WB.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/WB.v
L0 3
R3
r1
!s85 0
31
!s108 1725169504.257000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/WB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL/src/cpu/WB.v|
!i113 0
R4
n@w@b
