library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity PuenteAPB2 is
	port(                    
			 addr     : in  std_logic_vector(31 downto 0); 
			 d_in     : in  std_logic_vector(31 downto 0);  
			 we,re    : in  std_logic; 
			 PRDATA0,PRDATA1,PRDATA2,PRDATA3: in std_logic_vector(7 downto 0);
			 PADDR    : out  std_logic_vector(3 downto 0); 
			 PSEL0,PSEL1,PSEL2,PSEL3: out  std_logic;
			 PWRITE,PENABLE: out  std_logic;
			 PWDATA   : out std_logic_vector(31 downto 0));
			 dato_val : out  std_logic;
			 d_out    : out std_logic_vector(31 downto 0));
			 clk, reset_n: in std_logic);
end Pract5;

architecture structural of PuenteAPB2 is 

signal dato_val_p: std_logic;
signal d_out_p:std_logic_vector(31 downto 0));

begin



end structural;