Timing Analyzer report for COD-serial
Wed Nov 16 10:11:09 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; COD-serial                                          ;
; Device Family         ; Cyclone IV GX                                       ;
; Device Name           ; EP4CGX15BF14C6                                      ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 537.06 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -0.862 ; -4.553             ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.341 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -15.000                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.862 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.065     ; 1.792      ;
; -0.700 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.065     ; 1.630      ;
; -0.586 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.065     ; 1.516      ;
; -0.531 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.805      ;
; -0.530 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.804      ;
; -0.530 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.804      ;
; -0.517 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.791      ;
; -0.506 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.780      ;
; -0.490 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.764      ;
; -0.470 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.744      ;
; -0.469 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.743      ;
; -0.468 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.742      ;
; -0.468 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.742      ;
; -0.449 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.723      ;
; -0.448 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.722      ;
; -0.448 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.722      ;
; -0.447 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.721      ;
; -0.409 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.683      ;
; -0.407 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.681      ;
; -0.356 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.630      ;
; -0.255 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.529      ;
; -0.254 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.528      ;
; -0.254 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.528      ;
; -0.241 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.515      ;
; -0.170 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.444      ;
; -0.169 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.443      ;
; -0.144 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.418      ;
; -0.094 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; clk          ; clk         ; 1.000        ; -0.065     ; 1.024      ;
; -0.064 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 0.994      ;
; -0.036 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.310      ;
; -0.018 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.065     ; 0.948      ;
; 0.054  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 0.876      ;
; 0.088  ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.186      ;
; 0.088  ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.186      ;
; 0.091  ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.279      ; 1.183      ;
; 0.150  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; clk          ; clk         ; 1.000        ; -0.065     ; 0.780      ;
; 0.150  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; clk          ; clk         ; 1.000        ; -0.065     ; 0.780      ;
; 0.257  ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.079     ; 0.659      ;
; 0.257  ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.079     ; 0.659      ;
; 0.257  ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.079     ; 0.659      ;
; 0.257  ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.079     ; 0.659      ;
; 0.257  ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.079     ; 0.659      ;
; 0.257  ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.079     ; 0.659      ;
; 0.257  ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.079     ; 0.659      ;
; 0.271  ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.065     ; 0.659      ;
; 0.271  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; clk          ; clk         ; 1.000        ; -0.065     ; 0.659      ;
; 0.271  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; clk          ; clk         ; 1.000        ; -0.065     ; 0.659      ;
; 0.271  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; clk          ; clk         ; 1.000        ; -0.065     ; 0.659      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.079      ; 0.577      ;
; 0.355 ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; clk          ; clk         ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; clk          ; clk         ; 0.000        ; 0.065      ; 0.577      ;
; 0.358 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; clk          ; clk         ; 0.000        ; 0.065      ; 0.580      ;
; 0.373 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 0.953      ;
; 0.427 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.007      ;
; 0.430 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.010      ;
; 0.431 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.011      ;
; 0.440 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; clk          ; clk         ; 0.000        ; 0.065      ; 0.662      ;
; 0.440 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; clk          ; clk         ; 0.000        ; 0.065      ; 0.662      ;
; 0.449 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.029      ;
; 0.488 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.068      ;
; 0.490 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.070      ;
; 0.490 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.070      ;
; 0.528 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.108      ;
; 0.551 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; clk          ; clk         ; 0.000        ; 0.065      ; 0.773      ;
; 0.602 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.182      ;
; 0.607 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.187      ;
; 0.618 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.198      ;
; 0.639 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; clk          ; clk         ; 0.000        ; 0.065      ; 0.861      ;
; 0.640 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; clk          ; clk         ; 0.000        ; 0.065      ; 0.862      ;
; 0.645 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.065      ; 0.867      ;
; 0.653 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.233      ;
; 0.659 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.239      ;
; 0.662 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.242      ;
; 0.663 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.243      ;
; 0.671 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.251      ;
; 0.676 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.256      ;
; 0.705 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.285      ;
; 0.713 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.293      ;
; 0.725 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.305      ;
; 0.726 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.306      ;
; 0.731 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.065      ; 0.953      ;
; 0.748 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.328      ;
; 0.752 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.332      ;
; 0.809 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.389      ;
; 0.844 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.424      ;
; 0.864 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.444      ;
; 0.898 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.423      ; 1.478      ;
; 0.929 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.065      ; 1.151      ;
; 0.931 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.065      ; 1.153      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 604.96 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.653 ; -2.984            ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.297 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -15.000                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.653 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.057     ; 1.591      ;
; -0.515 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.057     ; 1.453      ;
; -0.410 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.057     ; 1.348      ;
; -0.366 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.618      ;
; -0.365 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.617      ;
; -0.365 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.617      ;
; -0.339 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.591      ;
; -0.326 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.578      ;
; -0.322 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.574      ;
; -0.321 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.573      ;
; -0.321 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.573      ;
; -0.310 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.562      ;
; -0.294 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.546      ;
; -0.285 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.537      ;
; -0.276 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.528      ;
; -0.276 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.528      ;
; -0.276 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.528      ;
; -0.239 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.491      ;
; -0.239 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.491      ;
; -0.201 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.453      ;
; -0.111 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.363      ;
; -0.111 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.363      ;
; -0.110 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.362      ;
; -0.096 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.348      ;
; -0.029 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.281      ;
; -0.029 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.281      ;
; -0.011 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.263      ;
; 0.028  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; clk          ; clk         ; 1.000        ; -0.057     ; 0.910      ;
; 0.054  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; clk          ; clk         ; 1.000        ; -0.057     ; 0.884      ;
; 0.091  ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.161      ;
; 0.093  ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.057     ; 0.845      ;
; 0.153  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; clk          ; clk         ; 1.000        ; -0.057     ; 0.785      ;
; 0.192  ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.060      ;
; 0.192  ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.060      ;
; 0.194  ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.257      ; 1.058      ;
; 0.236  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; clk          ; clk         ; 1.000        ; -0.057     ; 0.702      ;
; 0.238  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; clk          ; clk         ; 1.000        ; -0.057     ; 0.700      ;
; 0.342  ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.070     ; 0.583      ;
; 0.342  ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.070     ; 0.583      ;
; 0.342  ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.070     ; 0.583      ;
; 0.342  ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.070     ; 0.583      ;
; 0.342  ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.070     ; 0.583      ;
; 0.342  ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.070     ; 0.583      ;
; 0.342  ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.070     ; 0.583      ;
; 0.355  ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; clk          ; clk         ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; clk          ; clk         ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; clk          ; clk         ; 1.000        ; -0.057     ; 0.583      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.310 ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; clk          ; clk         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; clk          ; clk         ; 0.000        ; 0.057      ; 0.511      ;
; 0.318 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; clk          ; clk         ; 0.000        ; 0.057      ; 0.519      ;
; 0.332 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 0.860      ;
; 0.390 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 0.918      ;
; 0.394 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 0.922      ;
; 0.395 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 0.923      ;
; 0.395 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; clk          ; clk         ; 0.000        ; 0.057      ; 0.596      ;
; 0.397 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; clk          ; clk         ; 0.000        ; 0.057      ; 0.598      ;
; 0.397 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 0.925      ;
; 0.440 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 0.968      ;
; 0.442 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 0.970      ;
; 0.442 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 0.970      ;
; 0.488 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.016      ;
; 0.505 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; clk          ; clk         ; 0.000        ; 0.057      ; 0.706      ;
; 0.540 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.068      ;
; 0.543 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.071      ;
; 0.564 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.092      ;
; 0.573 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.057      ; 0.774      ;
; 0.582 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; clk          ; clk         ; 0.000        ; 0.057      ; 0.783      ;
; 0.582 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; clk          ; clk         ; 0.000        ; 0.057      ; 0.783      ;
; 0.584 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.112      ;
; 0.597 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.125      ;
; 0.601 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.129      ;
; 0.602 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.130      ;
; 0.610 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.138      ;
; 0.616 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.144      ;
; 0.635 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.163      ;
; 0.645 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.173      ;
; 0.649 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.177      ;
; 0.649 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.177      ;
; 0.658 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.057      ; 0.859      ;
; 0.674 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.202      ;
; 0.678 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.206      ;
; 0.731 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.259      ;
; 0.751 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.279      ;
; 0.784 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.312      ;
; 0.813 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.384      ; 1.341      ;
; 0.830 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.057      ; 1.031      ;
; 0.841 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.057      ; 1.042      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.051 ; -0.051            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.178 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -15.513                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.051 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.001      ;
; 0.046  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.037     ; 0.904      ;
; 0.098  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.037     ; 0.852      ;
; 0.131  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.149      ; 1.005      ;
; 0.132  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.149      ; 1.004      ;
; 0.133  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.149      ; 1.003      ;
; 0.136  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.150      ; 1.001      ;
; 0.146  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.150      ; 0.991      ;
; 0.157  ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.150      ; 0.980      ;
; 0.167  ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.150      ; 0.970      ;
; 0.169  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.149      ; 0.967      ;
; 0.170  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.149      ; 0.966      ;
; 0.170  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.149      ; 0.966      ;
; 0.179  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.150      ; 0.958      ;
; 0.179  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.150      ; 0.958      ;
; 0.179  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.150      ; 0.958      ;
; 0.180  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.150      ; 0.957      ;
; 0.202  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.150      ; 0.935      ;
; 0.203  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.150      ; 0.934      ;
; 0.233  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.150      ; 0.904      ;
; 0.280  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.149      ; 0.856      ;
; 0.281  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.149      ; 0.855      ;
; 0.282  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.149      ; 0.854      ;
; 0.285  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.150      ; 0.852      ;
; 0.332  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.150      ; 0.805      ;
; 0.332  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.150      ; 0.805      ;
; 0.349  ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.150      ; 0.788      ;
; 0.384  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.566      ;
; 0.400  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.550      ;
; 0.406  ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.150      ; 0.731      ;
; 0.428  ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.037     ; 0.522      ;
; 0.470  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.480      ;
; 0.478  ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.149      ; 0.658      ;
; 0.479  ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.149      ; 0.657      ;
; 0.481  ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; 0.149      ; 0.655      ;
; 0.519  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.431      ;
; 0.520  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.430      ;
; 0.583  ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.045     ; 0.359      ;
; 0.583  ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.045     ; 0.359      ;
; 0.583  ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.045     ; 0.359      ;
; 0.584  ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.044     ; 0.359      ;
; 0.584  ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.044     ; 0.359      ;
; 0.584  ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.044     ; 0.359      ;
; 0.584  ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.044     ; 0.359      ;
; 0.591  ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.359      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.510      ;
; 0.229 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.544      ;
; 0.233 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.548      ;
; 0.234 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.549      ;
; 0.236 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.357      ;
; 0.238 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.553      ;
; 0.240 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.361      ;
; 0.245 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.560      ;
; 0.246 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.561      ;
; 0.247 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.562      ;
; 0.274 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.589      ;
; 0.291 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.412      ;
; 0.312 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.627      ;
; 0.327 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.642      ;
; 0.334 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.649      ;
; 0.338 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.459      ;
; 0.341 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.656      ;
; 0.347 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.468      ;
; 0.349 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.470      ;
; 0.350 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.665      ;
; 0.355 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y6|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.670      ;
; 0.356 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.671      ;
; 0.360 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.675      ;
; 0.361 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.676      ;
; 0.372 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.687      ;
; 0.379 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.694      ;
; 0.380 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.695      ;
; 0.380 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y1|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.695      ;
; 0.390 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y4|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.705      ;
; 0.391 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[1] ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.512      ;
; 0.394 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y5|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.709      ;
; 0.441 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y0|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.756      ;
; 0.459 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y2|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.774      ;
; 0.468 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.783      ;
; 0.481 ; flipFlopD:block_ffD|Q                                                 ; calc_y:block_calc_y7|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.796      ;
; 0.499 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[2] ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.620      ;
; 0.500 ; control_unit:block_control_unit|counter_3bit:Block_Counter|s_count[0] ; calc_y:block_calc_y3|flipFlopD:Block1_flipFlopD|Q                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.621      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.862 ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -0.862 ; 0.178 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -4.553 ; 0.0   ; 0.0      ; 0.0     ; -15.513             ;
;  clk             ; -4.553 ; 0.000 ; N/A      ; N/A     ; -15.513             ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Y[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Y[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Y[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Y[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Y[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Y[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Y[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Y[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; rstGr          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; m              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Y[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; Y[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; Y[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; Y[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; Y[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; Y[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; Y[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; Y[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.76e-09 V                   ; 2.4 V               ; -0.034 V            ; 0.102 V                              ; 0.065 V                              ; 2.49e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.76e-09 V                  ; 2.4 V              ; -0.034 V           ; 0.102 V                             ; 0.065 V                             ; 2.49e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.0335 V           ; 0.156 V                              ; 0.089 V                              ; 2.68e-10 s                  ; 2.6e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.0335 V          ; 0.156 V                             ; 0.089 V                             ; 2.68e-10 s                 ; 2.6e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Y[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; Y[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; Y[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; Y[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; Y[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; Y[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; Y[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; Y[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.93e-07 V                   ; 2.37 V              ; -0.0278 V           ; 0.106 V                              ; 0.115 V                              ; 2.69e-10 s                  ; 4.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.93e-07 V                  ; 2.37 V             ; -0.0278 V          ; 0.106 V                             ; 0.115 V                             ; 2.69e-10 s                 ; 4.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.76e-07 V                   ; 2.36 V              ; -0.00524 V          ; 0.088 V                              ; 0.006 V                              ; 4.05e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.76e-07 V                  ; 2.36 V             ; -0.00524 V         ; 0.088 V                             ; 0.006 V                             ; 4.05e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Y[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; Y[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; Y[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; Y[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; Y[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; Y[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; Y[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; Y[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0548 V           ; 0.144 V                              ; 0.087 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0548 V          ; 0.144 V                             ; 0.087 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 85       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 85       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; m          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstGr      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Y[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Y[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Y[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Y[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Y[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Y[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Y[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Y[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; m          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstGr      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Y[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Y[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Y[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Y[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Y[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Y[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Y[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Y[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Nov 16 10:11:07 2022
Info: Command: quartus_sta COD-serial -c COD-serial
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'COD-serial.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.862
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.862              -4.553 clk 
Info (332146): Worst-case hold slack is 0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.341               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.653
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.653              -2.984 clk 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.051
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.051              -0.051 clk 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.513 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4763 megabytes
    Info: Processing ended: Wed Nov 16 10:11:09 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


