Line 246: Tx slot0 Start: FBRX status=0x%08X 
Line 366: RF_MIPI_status_check MIPI write fail: MIPI_buffer_status(0x%x) buffer_check(0x%x) MIPI_buffer_read_fail_count=%d 
Line 473: TPC debug: TPC cmd=%d failCnt_tpcRdTimeout=%d Pre_slot_TPC=%d tpcRdNoWaitCnt=%d count=%d delayCpx8=%d isAsipAccessEn =%d
Line 499: ERROR: Check that SW_Interrupt_Mode %d is correct.
Line 561: PD_READ[%d]: GPADC_Data=%d ILPC->PDValue=%d RFIC_version=%d FBRX_PATH=%d
Line 577: Int0_Start=%d Int0_Mid=%d Int0_End=%d
Line 582: ERROR: Check that SW_Interrupt_Mode %d is correct.
Line 605: start_Int: Chip_time_start = %d time_table_index=%d
Line 678: CL_AIT: update_key = %d
Line 722: FBRX PD Skip AMR Slot_Dec_Flag=%d pd_SPI_StatusFlag=%d
Line 849: N=%d Weight=%d Input=%d OffsetB=%d Offset_A=%d OffsetB_M=%d Offset_A_M=%d
Line 901: pd_trans_low_check=%d pd_trans_low=%d pd_trans_high_check=%d pd_trans_high=%d dsp_rf_ctrl_2=%d Range_ctrl_en=%d Extension_SW=%d
Line 974: Bypass DGC setting : m_bHSDTXOn_DSP=%d iDTX_DPCCH
Line 1000: PD mode is %d and AMR slot mode enabled, Use current PD_DGC
Line 1047: DGC_3: PD_ERROR=%d PD_DGC=%d SUM_DGC=%d DGC_Check=%d PD_HS_OFFSET=%d ByPass=%d DPD_output_gain=%d
Line 1048: Detector: pdPower=%d Tx_Pow_CL=%d Compared_Pow=%d PD_CTRL=%d pdValue=%d ChipVer=0x%x RFFE_PowOffset=%d
Line 1096: PD_MEASURE[FBRX_CL_AIT]: [DO_NOT_MEASUREMENT_PD] FBRX_MODE %d
Line 1116: PD_MEASURE[FBRX]: Slot_Dec_Flag %d PD_Enable %d pd_SPI_StatusFlag=%d
Line 1202: PD_MEASURE[FBRX_PD]: READ_PD_LIN %d READ_PD_dB %d Cal_PD_Pow %d PDPower %d RFIC_version=%d FBRX_PATH =%d
Line 1265: RFIC_version=%d FBRX_PATH=%d FBRX DCR HOLD ACCUM value=0x%08X
Line 1311: RFIC_version=%d FBRX_PATH=%d FBRX DCR RESUME ACCUM value=0x%08X
Line 1392: FBRX_PD_On_Off: On_Size=%d Off_Size=%d PD_On0=0x%08X PD_On1=0x%08X PD_Off0=0x%08X PD_Off1=0x%08X SwitcH=%d
Line 1393: FBRX_PD_On_Off Addr: PD_On0_addr=0x%08X PD_On1_addr=0x%08X PD_Off0_addr=0x%08X PD_Off1_addr=0x%08X
Line 1991: ilpc_init_count=%d
Line 2029: apply_slot=%d CL_ILPC_time=%d Cal_Point==%d hs_subframe=%d
Line 2057: TPC_Step_Dbg: TPC_step_SHM=%d RCV_TPC_step_SHM=%d TPC_step=%d TPC_step_check=%d
Line 2288: TPC_Final: Mode_On = %d
Line 2453: INIT power %d
Line 2466: DELTA_PILOT=%d InnerLpAdj=%d ILPC->apply_slot=%d ILPC->DeltaPilotUpdSlot=%d
Line 2530:  Tx_ILPC_Power_Set DesiredPow set =%d InnerLpAdj=%d
Line 2936: PA mode is incorrect:  PA mode=%d ET_enable=%d RFFE_TxPow=%d PA_ths_LR=%d PA_ths_LF=%d PA_ths_HR=%d PA_ths_HF=%d
Line 3592: Phase discontinuity: Phase_Comp_Val 0x%08X ETAPT_mode_prv %d et_active %d et_enable %d Phase_Comp_Val_A2E 0x%08X Phase_Comp_Val_E2A 0x%08X Phase_Discont_A2E 0x%08X
Line 3622: Phase discontinuity: Phase_Comp_Val 0x%08X pa_mode_prv %d pa_mode %d
Line 3689: RFIC_Phase: RFIC_Phase_State=%d Prev_RFIC_Phase_State=%d RFIC_Phase_Comp_Init=%d Ceil_Desired_Pow = %d
Line 3697: No_RFIC_Phase: RFIC_Phase_Comp_Val=%d
Line 3724: PAM_Phase_En=%d PAM_Phase_Val=%d RFIC_Phase_En=%d RFIC_Phase_Val=%d Sum_Phase_Val=%d, CurSlot_Phase_Val=%d, NextSlot_Phase_Val=%d
Line 3819: RF_MIPI_Config_check: RFD_RFCTRL_MIPI_RFFE_MAIN_CTL =0x%x RFD_RFCTRL_MIPI_RFFE_ARBITER_CTL_MAIN_CTL0=0x%x RFD_RFCTRL_MIPI_RFFE_FORMAT_GEN_MAIN_CTL=0x%x PAM_MIPI_path=%d SM_MIPI_path=%d
Line 3828: RF_Set_MIPI_Word: Type=%d Data_Num=%d 
Line 3920: MIPI WORD:W=0x%x W=0x%x W=0x%x W=0x%x W=0x%x W=0x%x W=0x%x
Line 3954: (RF_Set_SwHispd) Caller: RF_Set_Transmission_Gap data=0x%08X, addr=0x%X
Line 4088: GPIO PAM is not supported in 3GF PHY, PAM type=%d
Line 4250: Main1: Tx_Pow=%d RFFE_TxPow=%d TPC=%d Pow_Off_Adj=%d Max=%d Min=%d ulpc_time=%d
Line 4251: Main2: UL_CH=%d DSP_STOP=%d Tx_Off=%d Tx_Init=%d ILPC_status=%d time_slot=%d slot0_End_Time=%d
Line 4252: CM: CM_GAP=%d TG_START=%d TG_END=%d Resume_slot=%d RCV_PRD=%d CM_TYPE=%d CM_RF_CTRL=%d
Line 4253: ET/SAPT: ET_SAPT_Active=%d ET_Active_SHM =%d ET_Enable=%d TPC_FIANL=%d Tx_Path=%d, TxAnt_Idx =%d RFFE_PowOffset=%d
Line 4254: PA: PA_MODE=%d HR=%d HF=%d LR=%d LF=%d slot=%d APT_Act=%d
Line 4255: Index: Integer=%d APT_Index=%d ET_Index=%d St_H=%d St_M=%d St_L=%d MAX_OFFSET=%d
Line 4256: DPD: DPD_SHM=0x%08X DPD_IN=0x%08X DPD_OUT=0x%08X DPD_SEL=0x%08X DPD_Index=%d DPD_INT_Index=%d DPD_DEC_Index=%d
Line 4257: SF: Gain=0x%08X SEL=0x%08X Offset=0x%08X SF_Index=%d
Line 4258: CFR: Val=0x%08X ul_ch_info=%d ul_ch_info_mon=%d slot_cnt=%d
Line 4259: SM: Mode#1 =0x%08X VCC#1=0x%08X Num_mode_word=%d Num_VCC_word=%d SM_trigger_EN=%d index=%d SM_trigger_Delay=%d
Line 4260: DGC_1: DGC_SHM=%d DGC_SHM_Index=%d PD_DGC=%d SUM_DGC=%d DGC_idx=%d DGC=%d
Line 4261: DGC_2: OP_MAX=%d OP_MAX_OFFSET=%d DEC_dB=%d flag_RbTestMode=%d hsDPDgain_adjust_txPower =%d et_maxindex_offset =%d
Line 4262: RFIC: RFIC_Gain=0x%08X RFIC_index=%d RFIC_Gain_addr=0x%08X latchMode_data=0x%08X latchMode_addr=0x%08X
Line 4263: PAM: PA_MODE=0x%08X PA_BIAS=0x%08X PA_BIAS1=0x%08X PA_BIAS_INDEX=%d PA_TRIGGER=0x%08X  10* MIPI_SEL_PAM + PAM_MIPI_WORD_NUM=%d PAM_EN_DIS_WORD=0x%08X
Line 4264: ET_DAC: ETDAC_CTL=0x%08X ETDAC_DIGI_IN=0x%08X DAC_FIFO_EN=0x%08X INNER_LP_EN=%d VCC#2 =0x%08X SM Mode#2 =0x%08X MIPI_SEL_SM=%d 
Line 4922: HSPA_TX_LOG: txpow=%d pdPow=%d (tx_hs_offset + 10dB)|FBRX CL-AIT|DTX_DPCCH|TPC=0x%08X RFIC_Gain =0x%08X (PD_DGC + 5dB)|(DGC_SHM+10dB)=0x%08X UL0_DGC_GAIN0|DAC_RMS_DA0=%d time_slot/Tx_Off/ILPC_status/CM_GAP/ET_ENABLE(4/1/2/1/1)=%d
Line 4928: Phase Value is not updated: RFD_UL0_DMIXER_PHASE_OFFSET=%d Desired Phase value=%d Phase error count
Line 5356: SlotDecFlag = %d SlotDecOpFlag = %d SlotDecRegVal = %d
Line 5404: Mutex[%d]: Input Error. p0=%d p1=%d
Line 5428: DSP_Mutex[%d]: wait_cnt=%d turn=%d owner_flag[0]=%d owner_flag[1]=%d p0=%d p1=%d
Line 5446: SAR: SAR_Slot=%d Power_Lin=%d
Line 1644: RFIC_Phase: RFIC_Phase_En=%d Pow_HPM=%d Pow_MPM=%d Pow_LPM=%d H2L_Val=%d L2H_Val=%d
Line 1779: ILPC_Init: DspRfCtl=0x%08X PdOffsetPAHigh=0x%08X PdOffsetPAMid=0x%08X PdOffsetPALow=0x%08X PAM_ON_CTRL_MODE=%d PAM_ON_CTRL_OFFSET=%d RfCtlSeq=0x%08X
