Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jul 11 16:17:14 2025
| Host         : DESKTOP-K4298A2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_micro_control_sets_placed.rpt
| Design       : top_micro
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             181 |           45 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              22 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal               |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | u_btnD/btn_state                           | reset_IBUF                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_btnL/btn_state                           | reset_IBUF                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_btnR/btn_state                           | reset_IBUF                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_btnU/btn_state                           | reset_IBUF                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_btnC/btn_state                           | reset_IBUF                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | fnd_micro/u_fnd_digit_select/r_digit_sel_0 | reset_IBUF                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_time_counter/total_seconds[12]_i_1_n_0   | reset_IBUF                       |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG |                                            | u_done_timer/counter[28]_i_2_n_0 |                7 |             30 |         4.29 |
|  clk_IBUF_BUFG |                                            | reset_IBUF                       |               38 |            151 |         3.97 |
+----------------+--------------------------------------------+----------------------------------+------------------+----------------+--------------+


