
Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri Mar 17 23:14:40 2023
viaInitial ends at Fri Mar 17 23:14:40 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.03min, mem=28.0M, fe_cpu=0.34min, fe_real=0.47min, fe_mem=740.8M) ***
#% Begin Load netlist data ... (date=03/17 23:14:42, mem=510.0M)
*** Begin netlist parsing (mem=740.8M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn/fullchip.out.v'

*** Memory Usage v#1 (Current mem = 764.762M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.6, real=0:00:01.0, mem=764.8M) ***
#% End Load netlist data ... (date=03/17 23:14:43, total cpu=0:00:00.6, real=0:00:01.0, peak res=548.0M, current mem=548.0M)
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1658 modules.
** info: there are 57733 stdCell insts.

*** Memory Usage v#1 (Current mem = 848.688M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:22.5, real=0:00:31.0, peak res=792.6M, current mem=792.6M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=836.8M, current mem=836.8M)
Current (total cpu=0:00:22.7, real=0:00:31.0, peak res=836.8M, current mem=836.8M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
*** Message Summary: 1633 warning(s), 0 error(s)

##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Adjusting core size to PlacementGrid : width :747.6 height : 745.2
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
57733 new pwr-pin connections were made to global net 'VDD'.
57733 new gnd-pin connections were made to global net 'VSS'.
#% Begin addRing (date=03/17 23:14:45, mem=841.6M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1077.0M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/17 23:14:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=843.9M, current mem=843.9M)
Stripe will break at block ring.
#% Begin addStripe (date=03/17 23:14:45, mem=843.9M)

Initialize fgc environment(mem: 1078.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1078.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1078.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1078.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1078.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1078.0M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1078.0M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1078.0M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1078.0M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1078.0M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1078.0M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1078.0M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1078.0M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1078.0M)
Stripe generation is complete.
vias are now being generated.
addStripe created 40 wires.
ViaGen created 240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       80       |        0       |
|  VIA2  |       80       |        0       |
|  VIA3  |       80       |        0       |
|   M4   |       40       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/17 23:14:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=844.9M, current mem=844.9M)
#% Begin sroute (date=03/17 23:14:45, mem=844.9M)
*** Begin SPECIAL ROUTE on Fri Mar 17 23:14:45 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-04.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2097.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 202 used
Read in 202 components
  202 core components: 202 unplaced, 0 placed, 0 fixed
Read in 536 logical pins
Read in 1 blockages
Read in 536 nets
Read in 2 special nets, 2 routed
Read in 404 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 942
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 471
End power routing: cpu: 0:00:02, real: 0:00:01, peak: 2125.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 1413 wires.
ViaGen created 23938 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |      1413      |       NA       |
|  VIA1  |      8474      |        0       |
|  VIA2  |      7732      |        0       |
|  VIA3  |      7732      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/17 23:14:47, total cpu=0:00:02.0, real=0:00:02.0, peak res=881.3M, current mem=864.5M)
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1189.87 CPU=0:00:00.3 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1198.69)
Total number of fetched objects 59448
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1323.12 CPU=0:00:06.6 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1296.04 CPU=0:00:08.3 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:11.7 real=0:00:12.0 totSessionCpu=0:00:39.5 mem=1296.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.451  | -0.015  |  0.341  | -0.451  |
|           TNS (ns):|-251.371 | -1.026  |  0.000  |-250.695 |
|    Violating Paths:|  2603   |   387   |    0    |  2320   |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

Density: 55.539%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 16.53 sec
Total Real time: 17.0 sec
Total Memory Usage: 1231.519531 Mbytes
Successfully spread [136] pins.
editPin : finished (cpu = 0:00:01.2 real = 0:00:01.0, mem = 1268.5M).
Successfully spread [400] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1268.5M).
#% Begin save design ... (date=03/17 23:15:05, mem=984.3M)
% Begin Save ccopt configuration ... (date=03/17 23:15:05, mem=987.3M)
% End Save ccopt configuration ... (date=03/17 23:15:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=988.1M, current mem=988.1M)
% Begin Save netlist data ... (date=03/17 23:15:05, mem=988.1M)
Writing Binary DB to floorplan.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/17 23:15:05, total cpu=0:00:00.2, real=0:00:00.0, peak res=988.8M, current mem=988.8M)
Saving congestion map file floorplan.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/17 23:15:06, mem=990.1M)
Saving AAE Data ...
% End Save AAE data ... (date=03/17 23:15:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=990.1M, current mem=990.1M)
% Begin Save clock tree data ... (date=03/17 23:15:06, mem=990.5M)
% End Save clock tree data ... (date=03/17 23:15:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=990.5M, current mem=990.5M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/17 23:15:06, mem=991.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/17 23:15:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=991.2M, current mem=991.2M)
Saving PG file floorplan.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1265.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/17 23:15:07, mem=991.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/17 23:15:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=991.3M, current mem=991.3M)
% Begin Save routing data ... (date=03/17 23:15:07, mem=991.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1265.5M) ***
% End Save routing data ... (date=03/17 23:15:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=991.7M, current mem=991.7M)
Saving property file floorplan.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1268.5M) ***
% Begin Save power constraints data ... (date=03/17 23:15:07, mem=992.2M)
% End Save power constraints data ... (date=03/17 23:15:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=992.3M, current mem=992.3M)
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/17 23:15:09, total cpu=0:00:02.4, real=0:00:04.0, peak res=994.5M, current mem=994.5M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
#optDebug: fT-E <X 2 3 1 0>
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 758 instances (buffers/inverters) removed
*       :      1 instance  of type 'INVD6' removed
*       :      1 instance  of type 'INVD4' removed
*       :      6 instances of type 'INVD3' removed
*       :     12 instances of type 'INVD2' removed
*       :     82 instances of type 'INVD1' removed
*       :     84 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND8' removed
*       :      1 instance  of type 'CKND6' removed
*       :      1 instance  of type 'CKND3' removed
*       :     17 instances of type 'CKND2' removed
*       :      4 instances of type 'CKBD6' removed
*       :     21 instances of type 'CKBD4' removed
*       :      5 instances of type 'CKBD3' removed
*       :     11 instances of type 'CKBD2' removed
*       :    168 instances of type 'CKBD1' removed
*       :     14 instances of type 'BUFFD8' removed
*       :      7 instances of type 'BUFFD6' removed
*       :     11 instances of type 'BUFFD4' removed
*       :     30 instances of type 'BUFFD3' removed
*       :    162 instances of type 'BUFFD2' removed
*       :      2 instances of type 'BUFFD16' removed
*       :      3 instances of type 'BUFFD12' removed
*       :    106 instances of type 'BUFFD1' removed
*       :      8 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:03.4) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk2(1000MHz) CK: assigning clock clk2 to net clk2
clk1(1000MHz) CK: assigning clock clk1 to net clk1

Starting Levelizing
2023-Mar-17 23:15:19 (2023-Mar-18 06:15:19 GMT)
2023-Mar-17 23:15:19 (2023-Mar-18 06:15:19 GMT): 10%
2023-Mar-17 23:15:19 (2023-Mar-18 06:15:19 GMT): 20%
2023-Mar-17 23:15:19 (2023-Mar-18 06:15:19 GMT): 30%
2023-Mar-17 23:15:19 (2023-Mar-18 06:15:19 GMT): 40%
2023-Mar-17 23:15:19 (2023-Mar-18 06:15:19 GMT): 50%
2023-Mar-17 23:15:19 (2023-Mar-18 06:15:19 GMT): 60%
2023-Mar-17 23:15:19 (2023-Mar-18 06:15:19 GMT): 70%
2023-Mar-17 23:15:19 (2023-Mar-18 06:15:19 GMT): 80%
2023-Mar-17 23:15:19 (2023-Mar-18 06:15:19 GMT): 90%

Finished Levelizing
2023-Mar-17 23:15:19 (2023-Mar-18 06:15:19 GMT)

Starting Activity Propagation
2023-Mar-17 23:15:19 (2023-Mar-18 06:15:19 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-17 23:15:20 (2023-Mar-18 06:15:20 GMT): 10%
2023-Mar-17 23:15:20 (2023-Mar-18 06:15:20 GMT): 20%

Finished Activity Propagation
2023-Mar-17 23:15:21 (2023-Mar-18 06:15:21 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 44994 (76.7%) nets
3		: 6968 (11.9%) nets
4     -	14	: 5216 (8.9%) nets
15    -	39	: 1268 (2.2%) nets
40    -	79	: 52 (0.1%) nets
80    -	159	: 89 (0.2%) nets
160   -	319	: 89 (0.2%) nets
320   -	639	: 4 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 2 (0.0%) nets
2560  -	5119	: 4 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=56999 (0 fixed + 56999 movable) #buf cell=0 #inv cell=4064 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=58686 #term=217141 #term/net=3.70, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=530
stdCell: 56999 single + 0 double + 0 multi
Total standard cell length = 153.9888 (mm), area = 0.2772 (mm^2)
Average module density = 0.556.
Density for the design = 0.556.
       = stdcell_area 769944 sites (277180 um^2) / alloc_area 1384317 sites (498354 um^2).
Pin Density = 0.1403.
            = total # of pins 217141 / total area 1547532.
=== lastAutoLevel = 10 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.068e+05 (1.30e+05 2.77e+05)
              Est.  stn bbox = 4.332e+05 (1.45e+05 2.89e+05)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 1459.5M
Iteration  2: Total net bbox = 4.068e+05 (1.30e+05 2.77e+05)
              Est.  stn bbox = 4.332e+05 (1.45e+05 2.89e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1459.5M
*** Finished SKP initialization (cpu=0:00:16.8, real=0:00:17.0)***
Iteration  3: Total net bbox = 3.653e+05 (1.20e+05 2.45e+05)
              Est.  stn bbox = 4.817e+05 (1.71e+05 3.11e+05)
              cpu = 0:00:51.7 real = 0:00:52.0 mem = 1787.3M
Iteration  4: Total net bbox = 5.697e+05 (2.33e+05 3.37e+05)
              Est.  stn bbox = 7.174e+05 (2.97e+05 4.21e+05)
              cpu = 0:01:12 real = 0:01:11 mem = 1922.9M
Iteration  5: Total net bbox = 5.697e+05 (2.33e+05 3.37e+05)
              Est.  stn bbox = 7.174e+05 (2.97e+05 4.21e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1922.9M
Iteration  6: Total net bbox = 6.643e+05 (2.81e+05 3.84e+05)
              Est.  stn bbox = 9.234e+05 (4.06e+05 5.17e+05)
              cpu = 0:01:01 real = 0:01:01 mem = 1796.5M

Iteration  7: Total net bbox = 7.034e+05 (3.16e+05 3.87e+05)
              Est.  stn bbox = 9.622e+05 (4.42e+05 5.20e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1796.5M
Iteration  8: Total net bbox = 7.034e+05 (3.16e+05 3.87e+05)
              Est.  stn bbox = 9.622e+05 (4.42e+05 5.20e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1796.5M
Iteration  9: Total net bbox = 7.502e+05 (3.51e+05 3.99e+05)
              Est.  stn bbox = 1.039e+06 (4.96e+05 5.43e+05)
              cpu = 0:01:06 real = 0:01:06 mem = 1765.9M
Iteration 10: Total net bbox = 7.502e+05 (3.51e+05 3.99e+05)
              Est.  stn bbox = 1.039e+06 (4.96e+05 5.43e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1765.9M
Iteration 11: Total net bbox = 7.778e+05 (3.65e+05 4.13e+05)
              Est.  stn bbox = 1.080e+06 (5.14e+05 5.65e+05)
              cpu = 0:01:01 real = 0:01:02 mem = 1768.1M
Iteration 12: Total net bbox = 7.778e+05 (3.65e+05 4.13e+05)
              Est.  stn bbox = 1.080e+06 (5.14e+05 5.65e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1768.1M
Iteration 13: Total net bbox = 8.296e+05 (3.91e+05 4.39e+05)
              Est.  stn bbox = 1.133e+06 (5.43e+05 5.91e+05)
              cpu = 0:01:45 real = 0:01:45 mem = 1774.0M
Iteration 14: Total net bbox = 8.296e+05 (3.91e+05 4.39e+05)
              Est.  stn bbox = 1.133e+06 (5.43e+05 5.91e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1774.0M
Iteration 15: Total net bbox = 8.746e+05 (4.05e+05 4.70e+05)
              Est.  stn bbox = 1.169e+06 (5.49e+05 6.20e+05)
              cpu = 0:01:38 real = 0:01:38 mem = 1799.3M
Iteration 16: Total net bbox = 8.746e+05 (4.05e+05 4.70e+05)
              Est.  stn bbox = 1.169e+06 (5.49e+05 6.20e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1799.3M
Iteration 17: Total net bbox = 8.746e+05 (4.05e+05 4.70e+05)
              Est.  stn bbox = 1.169e+06 (5.49e+05 6.20e+05)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1799.3M
Finished Global Placement (cpu=0:08:41, real=0:08:42, mem=1799.3M)
0 delay mode for cte disabled.
Info: 24 clock gating cells identified, 24 (on average) moved 192/8
net ignore based on current view = 0
*** Starting refinePlace (0:09:42 mem=1799.3M) ***
Total net bbox length = 8.746e+05 (4.045e+05 4.701e+05) (ext = 9.121e+04)
Move report: Detail placement moves 56999 insts, mean move: 1.46 um, max move: 49.50 um
	Max move on inst (U52164): (559.60, 143.90) --> (513.00, 146.80)
	Runtime: CPU: 0:00:12.5 REAL: 0:00:13.0 MEM: 1799.3MB
Summary Report:
Instances move: 56999 (out of 56999 movable)
Instances flipped: 0
Mean displacement: 1.46 um
Max displacement: 49.50 um (Instance: U52164) (559.601, 143.902) -> (513, 146.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
Total net bbox length = 8.352e+05 (3.631e+05 4.721e+05) (ext = 9.107e+04)
Runtime: CPU: 0:00:12.6 REAL: 0:00:13.0 MEM: 1799.3MB
*** Finished refinePlace (0:09:54 mem=1799.3M) ***
*** Finished Initial Placement (cpu=0:08:55, real=0:08:56, mem=1793.3M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39854
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=58686  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 58686 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 58686 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.172300e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.73 seconds, mem = 1793.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 216611
[NR-eGR]     M2  (2V) length: 4.999463e+05um, number of vias: 333643
[NR-eGR]     M3  (3H) length: 5.046933e+05um, number of vias: 11532
[NR-eGR]     M4  (4V) length: 1.434715e+05um, number of vias: 2090
[NR-eGR]     M5  (5H) length: 4.308350e+04um, number of vias: 629
[NR-eGR]     M6  (6V) length: 1.860610e+04um, number of vias: 36
[NR-eGR]     M7  (7H) length: 1.126000e+03um, number of vias: 32
[NR-eGR]     M8  (8V) length: 2.010400e+03um, number of vias: 0
[NR-eGR] Total length: 1.212937e+06um, number of vias: 564573
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.323100e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.50 seconds, mem = 1559.3M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:03.3, real=0:00:04.0)***
***** Total cpu  0:9:12
***** Total real time  0:9:14
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 9:13, real = 0: 9:14, mem = 1546.3M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1224.6M, totSessionCpu=0:09:59 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1302.8M, totSessionCpu=0:10:06 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1623.06 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39854
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=58686  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 58686 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 58686 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.191715e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 216611
[NR-eGR]     M2  (2V) length: 5.026782e+05um, number of vias: 333009
[NR-eGR]     M3  (3H) length: 5.118038e+05um, number of vias: 12459
[NR-eGR]     M4  (4V) length: 1.482837e+05um, number of vias: 2476
[NR-eGR]     M5  (5H) length: 4.689520e+04um, number of vias: 721
[NR-eGR]     M6  (6V) length: 1.961431e+04um, number of vias: 36
[NR-eGR]     M7  (7H) length: 1.276800e+03um, number of vias: 40
[NR-eGR]     M8  (8V) length: 2.291200e+03um, number of vias: 0
[NR-eGR] Total length: 1.232843e+06um, number of vias: 565352
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.690780e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.38 sec, Real: 3.38 sec, Curr Mem: 1673.06 MB )
Extraction called for design 'fullchip' of instances=56999 and nets=58946 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:00.0  MEM: 1657.062M)
** Profile ** Start :  cpu=0:00:00.0, mem=1657.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=1663.1M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1688.93)
Total number of fetched objects 58714
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1756.13 CPU=0:00:08.5 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1756.13 CPU=0:00:11.1 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:14.6 real=0:00:14.0 totSessionCpu=0:10:26 mem=1756.1M)
** Profile ** Overall slacks :  cpu=0:00:15.1, mem=1756.1M
** Profile ** DRVs :  cpu=0:00:01.7, mem=1756.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -28.342 |
|           TNS (ns):|-1.12e+05|
|    Violating Paths:|  28684  |
|          All Paths:|  39578  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    674 (674)     |   -0.738   |    698 (698)     |
|   max_tran     |   4279 (42938)   |  -24.638   |   4279 (43055)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.267%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1756.1M
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 1381.8M, totSessionCpu=0:10:28 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1714.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1714.1M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1401.39MB/2859.64MB/1584.01MB)

Begin Processing Timing Window Data for Power Calculation

clk2(1000MHz) CK: assigning clock clk2 to net clk2
clk1(1000MHz) CK: assigning clock clk1 to net clk1
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1401.40MB/2859.64MB/1584.01MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1401.41MB/2859.64MB/1584.01MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-17 23:24:56 (2023-Mar-18 06:24:56 GMT)
2023-Mar-17 23:24:56 (2023-Mar-18 06:24:56 GMT): 10%
2023-Mar-17 23:24:56 (2023-Mar-18 06:24:56 GMT): 20%
2023-Mar-17 23:24:56 (2023-Mar-18 06:24:56 GMT): 30%
2023-Mar-17 23:24:56 (2023-Mar-18 06:24:56 GMT): 40%
2023-Mar-17 23:24:56 (2023-Mar-18 06:24:56 GMT): 50%
2023-Mar-17 23:24:56 (2023-Mar-18 06:24:56 GMT): 60%
2023-Mar-17 23:24:56 (2023-Mar-18 06:24:56 GMT): 70%
2023-Mar-17 23:24:56 (2023-Mar-18 06:24:56 GMT): 80%
2023-Mar-17 23:24:56 (2023-Mar-18 06:24:56 GMT): 90%

Finished Levelizing
2023-Mar-17 23:24:56 (2023-Mar-18 06:24:56 GMT)

Starting Activity Propagation
2023-Mar-17 23:24:56 (2023-Mar-18 06:24:56 GMT)
2023-Mar-17 23:24:57 (2023-Mar-18 06:24:57 GMT): 10%
2023-Mar-17 23:24:57 (2023-Mar-18 06:24:57 GMT): 20%

Finished Activity Propagation
2023-Mar-17 23:24:58 (2023-Mar-18 06:24:58 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1404.42MB/2861.90MB/1584.01MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-17 23:24:58 (2023-Mar-18 06:24:58 GMT)
 ... Calculating switching power
2023-Mar-17 23:24:59 (2023-Mar-18 06:24:59 GMT): 10%
2023-Mar-17 23:24:59 (2023-Mar-18 06:24:59 GMT): 20%
2023-Mar-17 23:24:59 (2023-Mar-18 06:24:59 GMT): 30%
2023-Mar-17 23:24:59 (2023-Mar-18 06:24:59 GMT): 40%
2023-Mar-17 23:24:59 (2023-Mar-18 06:24:59 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-17 23:25:00 (2023-Mar-18 06:25:00 GMT): 60%
2023-Mar-17 23:25:01 (2023-Mar-18 06:25:01 GMT): 70%
2023-Mar-17 23:25:02 (2023-Mar-18 06:25:02 GMT): 80%
2023-Mar-17 23:25:03 (2023-Mar-18 06:25:03 GMT): 90%

Finished Calculating power
2023-Mar-17 23:25:04 (2023-Mar-18 06:25:04 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1404.77MB/2861.90MB/1584.01MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1404.77MB/2861.90MB/1584.01MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=1404.82MB/2861.90MB/1584.01MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1404.83MB/2861.90MB/1584.01MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-17 23:25:04 (2023-Mar-18 06:25:04 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*       Power View : WC_VIEW
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      151.88611615 	   79.1555%
Total Switching Power:      38.22083034 	   19.9188%
Total Leakage Power:         1.77631995 	    0.9257%
Total Power:               191.88326617
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         129.6       6.048       1.201       136.9       71.32
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   7.593e-07
Combinational                      22.25       32.17      0.5753          55       28.66
Clock (Combinational)            0.03013           0   0.0001938     0.03033      0.0158
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              151.9       38.22       1.776       191.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      151.9       38.22       1.776       191.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                             0.01507           0   9.691e-05     0.01516    0.007902
clk1                             0.01507           0   9.691e-05     0.01516    0.007902
-----------------------------------------------------------------------------------------
Total                            0.03013           0   0.0001938     0.03033      0.0158
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                    U37068 (MUX2ND4):          0.06013
*              Highest Leakage Power: DP_OP_3314J1_144_9298_U67 (CMPE42D1):        0.0002413
*                Total Cap:      3.43722e-10 F
*                Total instances in design: 56999
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=1418.50MB/2874.15MB/1584.01MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -28.342 ns

 142 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0        142          0        142

 142 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:19.0 real=0:00:19.0 mem=1777.5M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 26 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:50.1/0:10:58.8 (1.0), mem = 1777.5M
(I,S,L,T): WC_VIEW: 147.831, 37.9466, 1.74404, 187.521

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.1 (mem :1873.2M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1873.2M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1873.2M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1873.2M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1873.2M)
CPU of: netlist preparation :0:00:00.1 (mem :1873.2M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1873.2M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 147.831, 37.9466, 1.74404, 187.521
*** AreaOpt [finish] : cpu/real = 0:00:06.9/0:00:06.9 (1.0), totSession cpu/real = 0:10:57.0/0:11:05.7 (1.0), mem = 1854.1M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 26 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:59.0/0:11:07.8 (1.0), mem = 1788.8M
(I,S,L,T): WC_VIEW: 147.831, 37.9466, 1.74404, 187.521
(I,S,L,T): WC_VIEW: 147.831, 37.9466, 1.74404, 187.521
*** DrvOpt [finish] : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:11:05.7/0:11:14.5 (1.0), mem = 1788.8M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 26 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:05.9/0:11:14.7 (1.0), mem = 1788.8M
(I,S,L,T): WC_VIEW: 147.831, 37.9466, 1.74404, 187.521
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  5125| 51301|   -24.78|  1135|  1135|    -0.75|     0|     0|     0|     0|   -28.34|-1.12e+05|       0|       0|       0|  55.20|          |         |
|     7|   108|    -0.10|     6|     6|    -0.01|     0|     0|     0|     0|    -5.61|-22394.11|     580|      35|    1041|  55.65| 0:00:19.0|  1904.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.61|-22344.54|       4|       0|       7|  55.66| 0:00:00.0|  1904.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:21.3 real=0:00:21.0 mem=1904.1M) ***

(I,S,L,T): WC_VIEW: 145.977, 38.2532, 1.77354, 186.004
*** DrvOpt [finish] : cpu/real = 0:00:26.9/0:00:26.8 (1.0), totSession cpu/real = 0:11:32.8/0:11:41.5 (1.0), mem = 1885.0M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:34, real = 0:01:34, mem = 1516.5M, totSessionCpu=0:11:33 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
Info: 26 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:33.8/0:11:42.5 (1.0), mem = 1844.8M
(I,S,L,T): WC_VIEW: 145.977, 38.2532, 1.77354, 186.004
*info: 26 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -5.606  TNS Slack -22344.543 
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -5.606|-22344.543|    55.66%|   0:00:00.0| 1882.6M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_4_/D         |
|  -4.572| -8732.772|    55.98%|   0:00:38.0| 2006.9M|   WC_VIEW|  default| core_instance_1_norm_instance_out_reg_0_/D         |
|  -4.439| -4887.554|    56.76%|   0:00:32.0| 2056.1M|   WC_VIEW|  default| core_instance_1_norm_instance_out_reg_0_/D         |
|  -4.439| -4887.554|    56.76%|   0:00:03.0| 2078.1M|   WC_VIEW|  default| core_instance_1_norm_instance_out_reg_0_/D         |
|  -3.764| -1939.589|    57.18%|   0:00:56.0| 2078.1M|   WC_VIEW|  default| core_instance_1_norm_instance_out_reg_0_/D         |
|  -3.129| -1351.005|    57.44%|   0:00:34.0| 2094.1M|   WC_VIEW|  default| core_instance_1_norm_instance_out_reg_0_/D         |
|  -3.095| -1118.486|    57.67%|   0:00:19.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -3.095| -1118.486|    57.67%|   0:00:01.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -2.437|  -524.188|    57.95%|   0:00:17.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -2.196|  -439.521|    58.04%|   0:00:18.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -2.188|  -404.477|    58.08%|   0:00:07.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -2.188|  -404.477|    58.08%|   0:00:01.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -2.017|  -330.213|    58.22%|   0:00:10.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.940|  -318.741|    58.26%|   0:00:09.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_14_/D        |
|  -1.940|  -318.468|    58.27%|   0:00:04.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_14_/D        |
|  -1.940|  -318.468|    58.27%|   0:00:01.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_14_/D        |
|  -1.808|  -287.088|    58.36%|   0:00:05.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_14_/D        |
|  -1.800|  -285.007|    58.38%|   0:00:07.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_14_/D        |
|  -1.762|  -283.849|    58.39%|   0:00:02.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_14_/D        |
|  -1.762|  -283.849|    58.39%|   0:00:01.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_14_/D        |
|  -1.703|  -272.765|    58.44%|   0:00:05.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_14_/D        |
|  -1.689|  -271.356|    58.45%|   0:00:05.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.689|  -271.082|    58.46%|   0:00:02.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.689|  -271.082|    58.46%|   0:00:00.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_0_/D         |
|  -1.685|  -263.416|    58.49%|   0:00:03.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_14_/D        |
|  -1.685|  -263.505|    58.49%|   0:00:04.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_14_/D        |
|  -1.682|  -263.069|    58.50%|   0:00:02.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_14_/D        |
|  -1.682|  -263.069|    58.50%|   0:00:00.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_14_/D        |
|  -1.679|  -260.907|    58.53%|   0:00:03.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_14_/D        |
|  -1.671|  -262.053|    58.53%|   0:00:08.0| 2094.1M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_14_/D        |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:04:57 real=0:04:57 mem=2094.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:04:57 real=0:04:57 mem=2094.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.671  TNS Slack -262.053 
(I,S,L,T): WC_VIEW: 150.46, 41.6224, 2.07189, 194.154
*** SetupOpt [finish] : cpu/real = 0:05:09.1/0:05:08.8 (1.0), totSession cpu/real = 0:16:42.8/0:16:51.3 (1.0), mem = 2059.0M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -1.671
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -noLeakageDegrade -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 26 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:45.0/0:16:53.5 (1.0), mem = 1945.1M
(I,S,L,T): WC_VIEW: 150.46, 41.6224, 2.07189, 194.154
Reclaim Optimization WNS Slack -1.671  TNS Slack -262.053 Density 58.53
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.53%|        -|  -1.671|-262.053|   0:00:00.0| 1947.9M|
|    58.50%|      211|  -1.665|-261.239|   0:00:11.0| 1988.1M|
|    58.50%|        7|  -1.665|-261.828|   0:00:02.0| 1988.1M|
|    58.50%|        0|  -1.665|-261.828|   0:00:01.0| 1988.1M|
|    58.41%|      165|  -1.665|-261.892|   0:00:04.0| 1988.1M|
|    57.85%|     2269|  -1.630|-258.966|   0:00:21.0| 1988.1M|
|    57.76%|      484|  -1.630|-259.124|   0:00:05.0| 1988.1M|
|    57.75%|       61|  -1.630|-259.124|   0:00:02.0| 1988.1M|
|    57.75%|        2|  -1.630|-259.124|   0:00:01.0| 1988.1M|
|    57.75%|        0|  -1.630|-259.124|   0:00:00.0| 1988.1M|
|    57.75%|        0|  -1.630|-259.124|   0:00:01.0| 1988.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.630  TNS Slack -259.124 Density 57.75
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:52.0) (real = 0:00:52.0) **
(I,S,L,T): WC_VIEW: 149.852, 41.1891, 2.00349, 193.045
*** AreaOpt [finish] : cpu/real = 0:00:51.4/0:00:51.3 (1.0), totSession cpu/real = 0:17:36.4/0:17:44.8 (1.0), mem = 1988.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:53, real=0:00:52, mem=1909.98M, totSessionCpu=0:17:37).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39854
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=60586  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 60570 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 60570 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.181768e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.99 seconds, mem = 1960.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:09.0, real=0:00:09.0)***
Iteration  8: Total net bbox = 8.373e+05 (3.85e+05 4.52e+05)
              Est.  stn bbox = 1.145e+06 (5.40e+05 6.05e+05)
              cpu = 0:00:53.3 real = 0:00:53.0 mem = 2205.0M
Iteration  9: Total net bbox = 8.796e+05 (4.09e+05 4.70e+05)
              Est.  stn bbox = 1.191e+06 (5.66e+05 6.25e+05)
              cpu = 0:02:33 real = 0:02:33 mem = 2196.9M
Iteration 10: Total net bbox = 8.903e+05 (4.15e+05 4.76e+05)
              Est.  stn bbox = 1.199e+06 (5.70e+05 6.29e+05)
              cpu = 0:00:52.5 real = 0:00:53.0 mem = 2205.0M
Iteration 11: Total net bbox = 9.330e+05 (4.33e+05 5.00e+05)
              Est.  stn bbox = 1.239e+06 (5.86e+05 6.54e+05)
              cpu = 0:00:45.3 real = 0:00:45.0 mem = 2212.0M
Iteration 12: Total net bbox = 9.284e+05 (4.27e+05 5.02e+05)
              Est.  stn bbox = 1.232e+06 (5.78e+05 6.54e+05)
              cpu = 0:00:25.3 real = 0:00:25.0 mem = 2218.3M
Move report: Timing Driven Placement moves 58899 insts, mean move: 14.31 um, max move: 232.75 um
	Max move on inst (FE_OFC2080_n45250): (582.20, 398.80) --> (601.71, 612.04)

Finished Incremental Placement (cpu=0:05:54, real=0:05:54, mem=2212.3M)
*** Starting refinePlace (0:23:36 mem=2218.3M) ***
Total net bbox length = 9.528e+05 (4.501e+05 5.027e+05) (ext = 9.100e+04)
Move report: Detail placement moves 58899 insts, mean move: 0.95 um, max move: 34.77 um
	Max move on inst (FE_OFC906_n13900): (648.51, 289.94) --> (614.60, 290.80)
	Runtime: CPU: 0:00:10.1 REAL: 0:00:11.0 MEM: 2218.3MB
Summary Report:
Instances move: 58899 (out of 58899 movable)
Instances flipped: 0
Mean displacement: 0.95 um
Max displacement: 34.77 um (Instance: FE_OFC906_n13900) (648.511, 289.945) -> (614.6, 290.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
Total net bbox length = 9.137e+05 (4.063e+05 5.074e+05) (ext = 9.080e+04)
Runtime: CPU: 0:00:10.3 REAL: 0:00:11.0 MEM: 2218.3MB
*** Finished refinePlace (0:23:46 mem=2218.3M) ***
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39854
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=60586  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 60586 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 60586 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.175436e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.86 seconds, mem = 2218.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 220410
[NR-eGR]     M2  (2V) length: 5.024770e+05um, number of vias: 338643
[NR-eGR]     M3  (3H) length: 5.036399e+05um, number of vias: 11125
[NR-eGR]     M4  (4V) length: 1.435420e+05um, number of vias: 2108
[NR-eGR]     M5  (5H) length: 4.249990e+04um, number of vias: 717
[NR-eGR]     M6  (6V) length: 1.790608e+04um, number of vias: 141
[NR-eGR]     M7  (7H) length: 3.501400e+03um, number of vias: 197
[NR-eGR]     M8  (8V) length: 2.747800e+03um, number of vias: 0
[NR-eGR] Total length: 1.216314e+06um, number of vias: 573341
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.471860e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.62 seconds, mem = 2127.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:06:12, real=0:06:11)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2121.3M)
Extraction called for design 'fullchip' of instances=58899 and nets=60846 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2121.254M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:13:54, real = 0:13:54, mem = 1503.8M, totSessionCpu=0:23:53 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1943.28)
Total number of fetched objects 60614
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1992.95 CPU=0:00:08.5 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1992.95 CPU=0:00:11.2 REAL=0:00:12.0)
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 26 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:12.3/0:24:20.5 (1.0), mem = 1992.9M
(I,S,L,T): WC_VIEW: 149.805, 40.2906, 2.00349, 192.099
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     2|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.63|  -496.18|       0|       0|       0|  57.75|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.63|  -496.06|       0|       0|       1|  57.75| 0:00:00.0|  2018.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.63|  -496.06|       0|       0|       0|  57.75| 0:00:00.0|  2018.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=2018.1M) ***

(I,S,L,T): WC_VIEW: 149.805, 40.2906, 2.0035, 192.099
*** DrvOpt [finish] : cpu/real = 0:00:10.6/0:00:10.6 (1.0), totSession cpu/real = 0:24:23.0/0:24:31.1 (1.0), mem = 1999.0M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:14:24, real = 0:14:24, mem = 1563.5M, totSessionCpu=0:24:23 **
*** Timing NOT met, worst failing slack is -1.629
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
Info: 26 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:27.8/0:24:36.0 (1.0), mem = 1957.7M
(I,S,L,T): WC_VIEW: 149.805, 40.2906, 2.0035, 192.099
*info: 26 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.629 TNS Slack -496.060 Density 57.75
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.255| -57.378|
|reg2cgate | 0.253|   0.000|
|reg2reg   |-1.629|-447.825|
|HEPG      |-1.629|-447.825|
|All Paths |-1.629|-496.060|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.629|   -1.629|-447.825| -496.060|    57.75%|   0:00:00.0| 1992.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -1.583|   -1.583|-446.684| -494.919|    57.75%|   0:00:01.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -1.577|   -1.577|-446.448| -494.683|    57.75%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -1.561|   -1.561|-446.089| -494.324|    57.75%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -1.547|   -1.547|-445.804| -494.039|    57.75%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -1.515|   -1.515|-444.836| -493.071|    57.75%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_11_/D        |
|  -1.507|   -1.507|-444.392| -492.627|    57.75%|   0:00:01.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_11_/D        |
|  -1.482|   -1.482|-443.808| -492.043|    57.75%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.469|   -1.469|-443.231| -491.466|    57.75%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.454|   -1.454|-442.868| -491.103|    57.75%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.448|   -1.448|-442.092| -490.327|    57.75%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.442|   -1.442|-441.556| -489.791|    57.75%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.437|   -1.437|-441.548| -489.783|    57.75%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.425|   -1.425|-441.025| -489.260|    57.75%|   0:00:01.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.414|   -1.414|-440.848| -489.083|    57.76%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.400|   -1.400|-440.614| -488.849|    57.76%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.382|   -1.382|-440.348| -488.583|    57.76%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.372|   -1.372|-440.014| -488.250|    57.76%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -1.362|   -1.362|-439.034| -487.270|    57.76%|   0:00:01.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -1.358|   -1.358|-438.922| -487.157|    57.76%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -1.349|   -1.349|-438.709| -486.944|    57.76%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -1.340|   -1.340|-438.096| -486.331|    57.76%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -1.334|   -1.334|-437.546| -485.781|    57.76%|   0:00:01.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -1.325|   -1.325|-437.337| -485.572|    57.76%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -1.320|   -1.320|-436.785| -485.020|    57.77%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -1.304|   -1.304|-436.515| -484.750|    57.77%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -1.301|   -1.301|-435.935| -484.171|    57.77%|   0:00:01.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -1.288|   -1.288|-435.659| -483.894|    57.77%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -1.272|   -1.272|-434.921| -483.156|    57.77%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -1.263|   -1.263|-434.513| -482.748|    57.78%|   0:00:01.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_1_/D         |
|  -1.255|   -1.255|-434.013| -482.248|    57.78%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_1_/D         |
|  -1.243|   -1.243|-433.628| -481.863|    57.78%|   0:00:01.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_1_/D         |
|  -1.232|   -1.232|-433.208| -481.443|    57.78%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_7_/D         |
|  -1.228|   -1.228|-432.980| -481.215|    57.78%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_7_/D         |
|  -1.219|   -1.219|-432.590| -480.826|    57.78%|   0:00:01.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_7_/D         |
|  -1.210|   -1.210|-432.106| -480.341|    57.78%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_7_/D         |
|  -1.196|   -1.196|-431.658| -479.893|    57.79%|   0:00:01.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_7_/D         |
|  -1.192|   -1.192|-431.298| -479.533|    57.79%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_7_/D         |
|  -1.187|   -1.187|-430.961| -479.196|    57.79%|   0:00:01.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_7_/D         |
|  -1.174|   -1.174|-430.668| -478.903|    57.79%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_7_/D         |
|  -1.168|   -1.168|-430.357| -478.592|    57.79%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_7_/D         |
|  -1.162|   -1.162|-430.099| -478.334|    57.79%|   0:00:01.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_15_/D        |
|  -1.153|   -1.153|-429.733| -477.968|    57.80%|   0:00:00.0| 2032.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_15_/D        |
|  -1.146|   -1.146|-429.189| -477.424|    57.80%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_14_/D        |
|  -1.139|   -1.139|-428.845| -477.080|    57.80%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_14_/D        |
|  -1.130|   -1.130|-428.448| -476.683|    57.80%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.127|   -1.127|-428.290| -476.525|    57.80%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.126|   -1.126|-427.773| -476.008|    57.80%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.126|   -1.126|-427.770| -476.005|    57.81%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.126|   -1.126|-427.716| -475.951|    57.81%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.116|   -1.116|-427.693| -475.928|    57.81%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.110|   -1.110|-427.473| -475.708|    57.81%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.110|   -1.110|-426.889| -475.124|    57.81%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.092|   -1.092|-426.862| -475.097|    57.82%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.087|   -1.087|-426.625| -474.861|    57.82%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.087|   -1.087|-426.362| -474.597|    57.82%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.086|   -1.086|-426.356| -474.591|    57.82%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.086|   -1.086|-425.846| -474.082|    57.82%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.072|   -1.072|-425.828| -474.064|    57.82%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.062|   -1.062|-425.673| -473.908|    57.82%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.062|   -1.062|-425.314| -473.549|    57.83%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.062|   -1.062|-425.118| -473.353|    57.83%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.045|   -1.045|-424.817| -473.052|    57.83%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -1.036|   -1.036|-424.429| -472.664|    57.84%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.036|   -1.036|-424.201| -472.436|    57.84%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.036|   -1.036|-424.045| -472.280|    57.84%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.032|   -1.032|-423.842| -472.078|    57.84%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.029|   -1.029|-423.671| -471.906|    57.84%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.029|   -1.029|-423.409| -471.645|    57.84%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.021|   -1.021|-423.232| -471.467|    57.85%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.021|   -1.021|-422.793| -471.028|    57.85%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -1.003|   -1.003|-422.643| -470.878|    57.85%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_15_/D        |
|  -0.999|   -0.999|-422.405| -470.641|    57.85%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_15_/D        |
|  -0.996|   -0.996|-422.138| -470.374|    57.85%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.996|   -0.996|-421.968| -470.212|    57.86%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.996|   -0.996|-421.821| -470.065|    57.86%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.989|   -0.989|-421.521| -469.765|    57.86%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_1_/D         |
|  -0.982|   -0.982|-421.375| -469.619|    57.86%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.983|   -0.983|-421.255| -469.499|    57.86%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.983|   -0.983|-421.231| -469.475|    57.86%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.968|   -0.968|-420.992| -469.236|    57.87%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.967|   -0.967|-420.829| -469.073|    57.87%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.967|   -0.967|-420.680| -468.924|    57.87%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.967|   -0.967|-420.608| -468.852|    57.87%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.961|   -0.961|-420.401| -468.646|    57.88%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.957|   -0.957|-420.281| -468.525|    57.88%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.957|   -0.957|-420.189| -468.433|    57.88%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.956|   -0.956|-419.977| -468.221|    57.88%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.952|   -0.952|-419.901| -468.145|    57.88%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.952|   -0.952|-419.838| -468.082|    57.89%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.952|   -0.952|-419.808| -468.052|    57.89%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.948|   -0.948|-419.739| -467.983|    57.89%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.945|   -0.945|-419.554| -467.807|    57.89%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.945|   -0.945|-419.352| -467.604|    57.89%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.939|   -0.939|-419.292| -467.544|    57.89%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.936|   -0.936|-419.094| -467.347|    57.89%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.936|   -0.936|-418.971| -467.224|    57.90%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.936|   -0.936|-418.959| -467.212|    57.90%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.931|   -0.931|-418.975| -467.228|    57.90%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.931|   -0.931|-418.716| -466.968|    57.90%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.931|   -0.931|-418.627| -466.880|    57.90%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.922|   -0.922|-418.534| -466.787|    57.91%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.922|   -0.922|-418.443| -466.696|    57.91%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.922|   -0.922|-418.435| -466.688|    57.91%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.915|   -0.915|-418.216| -466.469|    57.91%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.916|   -0.916|-418.210| -466.463|    57.91%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.913|   -0.913|-418.138| -466.391|    57.92%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.902|   -0.902|-417.928| -466.181|    57.93%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.900|   -0.900|-417.885| -466.138|    57.93%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.895|   -0.895|-417.749| -466.002|    57.93%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.892|   -0.892|-417.613| -465.866|    57.93%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.893|   -0.893|-417.387| -465.640|    57.93%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.888|   -0.888|-417.201| -465.453|    57.93%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.884|   -0.884|-417.110| -465.363|    57.93%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.879|   -0.879|-417.042| -465.294|    57.94%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.879|   -0.879|-416.981| -465.244|    57.94%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.876|   -0.876|-416.859| -465.122|    57.95%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.877|   -0.877|-416.588| -464.851|    57.95%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.872|   -0.872|-416.362| -464.624|    57.95%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.872|   -0.872|-416.284| -464.546|    57.95%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.865|   -0.865|-416.094| -464.357|    57.96%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.865|   -0.865|-416.061| -464.323|    57.96%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.862|   -0.862|-416.003| -464.265|    57.97%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.860|   -0.860|-415.984| -464.246|    57.97%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.858|   -0.858|-415.901| -464.164|    57.97%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.858|   -0.858|-415.880| -464.142|    57.97%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.858|   -0.858|-415.813| -464.075|    57.97%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.853|   -0.853|-415.518| -463.790|    57.97%|   0:00:00.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.853|   -0.853|-415.353| -463.624|    57.97%|   0:00:01.0| 2040.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.848|   -0.848|-415.189| -463.460|    57.98%|   0:00:00.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.845|   -0.845|-415.196| -463.468|    57.98%|   0:00:01.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.841|   -0.841|-415.093| -463.365|    57.98%|   0:00:00.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.841|   -0.841|-415.066| -463.338|    57.98%|   0:00:01.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.831|   -0.831|-414.706| -462.978|    57.99%|   0:00:00.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.831|   -0.831|-414.562| -462.834|    57.99%|   0:00:01.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.827|   -0.827|-414.246| -462.518|    57.99%|   0:00:00.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.827|   -0.827|-414.180| -462.452|    57.99%|   0:00:00.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.822|   -0.822|-414.060| -462.331|    57.99%|   0:00:01.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.817|   -0.817|-413.940| -462.211|    57.99%|   0:00:00.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.815|   -0.815|-413.730| -462.002|    58.00%|   0:00:01.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.815|   -0.815|-413.723| -461.994|    58.00%|   0:00:01.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.810|   -0.810|-413.654| -461.925|    58.00%|   0:00:00.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_2_/D         |
|  -0.808|   -0.808|-413.508| -461.780|    58.00%|   0:00:00.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.808|   -0.808|-413.503| -461.775|    58.00%|   0:00:00.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.808|   -0.808|-413.368| -461.640|    58.01%|   0:00:00.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.808|   -0.808|-413.346| -461.617|    58.01%|   0:00:00.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.804|   -0.804|-413.062| -461.333|    58.01%|   0:00:01.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.804|   -0.804|-412.929| -461.201|    58.01%|   0:00:00.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.798|   -0.798|-412.877| -461.148|    58.02%|   0:00:01.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.798|   -0.798|-412.720| -460.992|    58.02%|   0:00:00.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_6_/D         |
|  -0.795|   -0.795|-412.552| -460.823|    58.03%|   0:00:01.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.795|   -0.795|-412.499| -460.771|    58.03%|   0:00:00.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.794|   -0.794|-412.498| -460.769|    58.03%|   0:00:00.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.790|   -0.790|-412.491| -460.763|    58.03%|   0:00:01.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.785|   -0.785|-412.414| -460.685|    58.03%|   0:00:00.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.779|   -0.779|-412.112| -460.383|    58.03%|   0:00:01.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.775|   -0.775|-411.462| -459.733|    58.04%|   0:00:01.0| 2078.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.776|   -0.776|-411.459| -459.730|    58.04%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.775|   -0.775|-411.436| -459.707|    58.04%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.769|   -0.769|-411.374| -459.646|    58.04%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.766|   -0.766|-411.204| -459.475|    58.05%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.766|   -0.766|-411.168| -459.439|    58.05%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.755|   -0.755|-410.923| -459.195|    58.06%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.750|   -0.750|-410.785| -459.057|    58.06%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.753|   -0.753|-410.749| -459.020|    58.06%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.750|   -0.750|-410.635| -458.906|    58.07%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.748|   -0.748|-410.588| -458.860|    58.07%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.747|   -0.747|-410.570| -458.841|    58.07%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.743|   -0.743|-410.506| -458.778|    58.08%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.743|   -0.743|-410.248| -458.520|    58.08%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.743|   -0.743|-410.231| -458.502|    58.09%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.740|   -0.740|-410.164| -458.435|    58.09%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.737|   -0.737|-410.073| -458.344|    58.10%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.736|   -0.736|-409.978| -458.250|    58.10%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.736|   -0.736|-409.966| -458.238|    58.10%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.734|   -0.734|-409.933| -458.204|    58.11%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.732|   -0.732|-409.837| -458.109|    58.11%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.732|   -0.732|-409.833| -458.105|    58.12%|   0:00:02.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.731|   -0.731|-409.815| -458.087|    58.12%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.731|   -0.731|-409.516| -457.788|    58.13%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.731|   -0.731|-409.426| -457.698|    58.13%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.731|   -0.731|-409.422| -457.693|    58.13%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.731|   -0.731|-409.415| -457.686|    58.13%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.729|   -0.729|-409.234| -457.506|    58.13%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.729|   -0.729|-409.178| -457.449|    58.14%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.729|   -0.729|-409.143| -457.415|    58.14%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.729|   -0.729|-409.127| -457.398|    58.14%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.729|   -0.729|-409.087| -457.358|    58.14%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.729|   -0.729|-409.084| -457.356|    58.14%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.729|   -0.729|-408.897| -457.169|    58.15%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.729|   -0.729|-408.794| -457.066|    58.15%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.729|   -0.729|-408.726| -456.997|    58.15%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.729|   -0.729|-408.603| -456.874|    58.15%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.729|   -0.729|-408.563| -456.835|    58.15%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.729|   -0.729|-408.299| -456.571|    58.15%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.729|   -0.729|-408.252| -456.523|    58.15%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.729|   -0.729|-408.189| -456.460|    58.16%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.729|   -0.729|-408.158| -456.430|    58.16%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.730|   -0.730|-408.126| -456.397|    58.16%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.730|   -0.730|-408.105| -456.377|    58.17%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.730|   -0.730|-407.963| -456.235|    58.17%|   0:00:01.0| 2078.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.730|   -0.730|-407.899| -456.171|    58.17%|   0:00:00.0| 2078.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.730|   -0.730|-407.846| -456.118|    58.17%|   0:00:00.0| 2078.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.733|   -0.733|-407.683| -455.955|    58.18%|   0:00:02.0| 2078.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_19_/D        |
|  -0.734|   -0.734|-407.657| -455.929|    58.18%|   0:00:01.0| 2078.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_19_/D        |
|  -0.734|   -0.734|-407.452| -455.724|    58.19%|   0:00:01.0| 2078.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-407.202| -455.474|    58.19%|   0:00:02.0| 2078.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-407.195| -455.466|    58.19%|   0:00:00.0| 2078.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-406.925| -455.197|    58.19%|   0:00:00.0| 2078.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-406.588| -454.859|    58.19%|   0:00:01.0| 2078.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-406.576| -454.848|    58.20%|   0:00:00.0| 2078.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-406.560| -454.832|    58.20%|   0:00:01.0| 2078.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-406.508| -454.779|    58.20%|   0:00:00.0| 2078.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-406.484| -454.756|    58.20%|   0:00:00.0| 2078.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-406.388| -454.659|    58.20%|   0:00:01.0| 2078.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-406.261| -454.532|    58.21%|   0:00:00.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-406.190| -454.462|    58.21%|   0:00:01.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-406.130| -454.402|    58.21%|   0:00:00.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-406.116| -454.387|    58.21%|   0:00:01.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-406.032| -454.304|    58.21%|   0:00:00.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-406.031| -454.303|    58.21%|   0:00:00.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-405.902| -454.173|    58.21%|   0:00:01.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-405.883| -454.155|    58.21%|   0:00:00.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-405.854| -454.125|    58.22%|   0:00:00.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-405.807| -454.078|    58.22%|   0:00:01.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-405.692| -453.963|    58.22%|   0:00:00.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-405.643| -453.915|    58.22%|   0:00:01.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-405.553| -453.824|    58.22%|   0:00:00.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-405.504| -453.776|    58.22%|   0:00:00.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-405.385| -453.657|    58.23%|   0:00:01.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-404.912| -453.183|    58.23%|   0:00:01.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-404.650| -452.921|    58.23%|   0:00:00.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-404.637| -452.908|    58.23%|   0:00:00.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-404.628| -452.899|    58.23%|   0:00:00.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-404.476| -452.748|    58.24%|   0:00:00.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.734|   -0.734|-391.822| -440.094|    58.24%|   0:00:01.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-391.699| -439.970|    58.24%|   0:00:00.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-391.680| -439.952|    58.24%|   0:00:01.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-391.553| -439.825|    58.24%|   0:00:00.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-391.463| -439.735|    58.24%|   0:00:00.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-391.421| -439.693|    58.24%|   0:00:00.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-391.250| -439.521|    58.25%|   0:00:01.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-391.170| -439.442|    58.25%|   0:00:00.0| 2097.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-391.152| -439.424|    58.25%|   0:00:01.0| 2078.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.982| -439.254|    58.26%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.969| -439.241|    58.26%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.962| -439.234|    58.26%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.918| -439.190|    58.26%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.912| -439.184|    58.26%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.894| -439.166|    58.26%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.857| -439.129|    58.26%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.850| -439.122|    58.26%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.831| -439.102|    58.26%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.778| -439.049|    58.26%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.758| -439.030|    58.26%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.749| -439.021|    58.26%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.674| -438.946|    58.27%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.641| -438.913|    58.27%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.615| -438.887|    58.27%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.542| -438.814|    58.27%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.410| -438.682|    58.27%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.410| -438.682|    58.27%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.327| -438.598|    58.27%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.232| -438.504|    58.27%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.201| -438.473|    58.28%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.131| -438.402|    58.28%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.085| -438.357|    58.28%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.081| -438.352|    58.28%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_3_/D         |
|  -0.734|   -0.734|-390.067| -438.338|    58.28%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_22_/D        |
|  -0.734|   -0.734|-388.471| -436.742|    58.28%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_9_/D         |
|  -0.734|   -0.734|-388.443| -436.715|    58.28%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_13_/D        |
|  -0.734|   -0.734|-388.440| -436.712|    58.28%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.734|   -0.734|-388.409| -436.681|    58.29%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.734|   -0.734|-388.404| -436.676|    58.29%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_11_/D        |
|  -0.734|   -0.734|-387.879| -436.151|    58.29%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_15_/D        |
|  -0.734|   -0.734|-387.480| -435.751|    58.29%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_4_/D         |
|  -0.734|   -0.734|-387.456| -435.728|    58.29%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_4_/D         |
|  -0.734|   -0.734|-386.296| -434.567|    58.29%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_11_/D      |
|  -0.734|   -0.734|-380.111| -428.383|    58.29%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_15_/D      |
|  -0.734|   -0.734|-377.154| -425.425|    58.29%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_11_/D      |
|  -0.734|   -0.734|-374.180| -422.452|    58.29%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_11_/D      |
|  -0.734|   -0.734|-372.559| -420.830|    58.29%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_14_/D      |
|  -0.734|   -0.734|-370.006| -418.278|    58.29%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_13_/D      |
|  -0.734|   -0.734|-353.160| -401.431|    58.29%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_15_/D      |
|  -0.734|   -0.734|-350.510| -398.782|    58.30%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_11_/D      |
|  -0.734|   -0.734|-349.081| -397.352|    58.30%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q6_reg_5_/D                                      |
|  -0.734|   -0.734|-347.473| -395.745|    58.30%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q6_reg_4_/D                                      |
|  -0.734|   -0.734|-339.891| -388.163|    58.30%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_9_/D                                      |
|  -0.734|   -0.734|-334.811| -383.083|    58.30%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_10_/D                                     |
|  -0.734|   -0.734|-333.147| -381.418|    58.30%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q7_reg_4_/D                                      |
|  -0.734|   -0.734|-328.416| -376.688|    58.30%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_15_/D      |
|  -0.734|   -0.734|-328.184| -376.456|    58.31%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_15_/D      |
|  -0.734|   -0.734|-328.064| -376.336|    58.31%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_15_/D      |
|  -0.734|   -0.734|-319.164| -367.435|    58.31%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_15_/D      |
|  -0.734|   -0.734|-315.970| -364.241|    58.31%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_15_/D      |
|  -0.734|   -0.734|-315.908| -364.179|    58.31%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_15_/D      |
|  -0.734|   -0.734|-315.503| -363.774|    58.31%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_15_/D      |
|  -0.734|   -0.734|-306.708| -354.980|    58.32%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_15_/D      |
|  -0.734|   -0.734|-304.214| -352.486|    58.32%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_13_/D      |
|  -0.734|   -0.734|-303.509| -351.781|    58.32%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_13_/D      |
|  -0.734|   -0.734|-300.841| -349.500|    58.33%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_11_/D      |
|  -0.734|   -0.734|-295.380| -344.039|    58.33%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_13_/D      |
|  -0.734|   -0.734|-288.773| -337.432|    58.34%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_11_/D      |
|  -0.734|   -0.734|-285.791| -334.449|    58.34%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_7_/D                                     |
|  -0.734|   -0.734|-285.137| -333.795|    58.34%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q7_reg_2_/D                                      |
|  -0.734|   -0.734|-283.260| -331.919|    58.34%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_13_/D      |
|  -0.734|   -0.734|-280.726| -329.384|    58.34%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_13_/D      |
|  -0.734|   -0.734|-276.132| -324.791|    58.35%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_8_/D                                     |
|  -0.734|   -0.734|-274.147| -322.806|    58.35%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_13_/D      |
|  -0.734|   -0.734|-272.894| -321.552|    58.35%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_10_/D                                    |
|  -0.734|   -0.734|-270.804| -319.463|    58.36%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_10_/D                                    |
|  -0.734|   -0.734|-267.681| -316.339|    58.36%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_10_/D                                    |
|  -0.734|   -0.734|-264.907| -313.565|    58.36%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_8_/D                                     |
|  -0.734|   -0.734|-263.762| -312.421|    58.36%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_9_/D                                     |
|  -0.734|   -0.734|-262.901| -311.560|    58.36%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_10_/D                                    |
|  -0.734|   -0.734|-258.618| -307.276|    58.36%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_10_/D                                    |
|  -0.734|   -0.734|-258.281| -306.940|    58.37%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_6_/D                                     |
|  -0.734|   -0.734|-258.267| -306.926|    58.37%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_6_/D                                     |
|  -0.734|   -0.734|-258.204| -306.862|    58.37%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_6_/D                                     |
|  -0.734|   -0.734|-233.347| -282.005|    58.38%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_2_/D                                      |
|  -0.734|   -0.734|-233.311| -281.969|    58.38%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_2_/D                                      |
|  -0.734|   -0.734|-231.018| -279.676|    58.39%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_2_/D                                      |
|  -0.734|   -0.734|-230.940| -279.598|    58.39%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_2_/D                                      |
|  -0.734|   -0.734|-222.791| -271.450|    58.39%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_2_/D                                      |
|  -0.734|   -0.734|-220.617| -269.276|    58.40%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_2_/D                                      |
|  -0.734|   -0.734|-218.762| -267.420|    58.40%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_2_/D                                      |
|  -0.734|   -0.734|-217.169| -265.827|    58.40%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_2_/D                                      |
|  -0.734|   -0.734|-186.661| -209.878|    58.41%|   0:00:02.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q6_reg_3_/D                                      |
|  -0.734|   -0.734|-183.648| -206.866|    58.41%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q6_reg_3_/D                                      |
|  -0.734|   -0.734|-183.456| -206.674|    58.41%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q6_reg_3_/D                                      |
|  -0.734|   -0.734|-183.424| -206.642|    58.41%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q6_reg_3_/D                                      |
|  -0.734|   -0.734|-164.600| -187.818|    58.42%|   0:00:02.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q1_reg_11_/D                                     |
|  -0.734|   -0.734|-164.142| -187.359|    58.42%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q1_reg_11_/D                                     |
|  -0.734|   -0.734|-157.340| -180.558|    58.43%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q1_reg_11_/D                                     |
|  -0.734|   -0.734|-156.767| -179.985|    58.43%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q1_reg_11_/D                                     |
|  -0.734|   -0.734|-155.166| -178.384|    58.43%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q1_reg_11_/D                                     |
|  -0.734|   -0.734|-133.595| -156.827|    58.45%|   0:00:02.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q6_reg_5_/D                                      |
|  -0.734|   -0.734|-128.548| -151.779|    58.45%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q6_reg_5_/D                                      |
|  -0.734|   -0.734|-127.797| -151.028|    58.45%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q6_reg_5_/D                                      |
|  -0.734|   -0.734|-107.758| -131.087|    58.47%|   0:00:03.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q8_reg_1_/D                                      |
|  -0.734|   -0.734|-105.854| -129.183|    58.47%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_9_/D                                      |
|  -0.734|   -0.734|-105.083| -128.412|    58.48%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_9_/D                                      |
|  -0.734|   -0.734|-105.059| -128.388|    58.48%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_9_/D                                      |
|  -0.734|   -0.734|-105.005| -128.334|    58.48%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_9_/D                                      |
|  -0.734|   -0.734| -97.564| -120.887|    58.50%|   0:00:03.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q6_reg_5_/D                                      |
|  -0.734|   -0.734| -96.945| -120.268|    58.50%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q6_reg_5_/D                                      |
|  -0.734|   -0.734| -94.944| -118.267|    58.51%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q6_reg_5_/D                                      |
|  -0.734|   -0.734| -94.869| -118.192|    58.51%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q6_reg_5_/D                                      |
|  -0.734|   -0.734| -88.620| -111.881|    58.54%|   0:00:05.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_8_/D                                     |
|  -0.734|   -0.734| -88.264| -111.524|    58.54%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_8_/D                                     |
|  -0.734|   -0.734| -87.161| -110.422|    58.55%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_8_/D                                     |
|  -0.734|   -0.734| -86.945| -110.205|    58.55%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_8_/D                                     |
|  -0.734|   -0.734| -86.817| -110.077|    58.55%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_8_/D                                     |
|  -0.734|   -0.734| -86.350| -109.611|    58.55%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_mac_array_instance_col_idx_5__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_mac_8in_instance_product1_reg_reg_7_/D    |
|  -0.734|   -0.734| -86.334| -109.595|    58.56%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_mac_array_instance_col_idx_5__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_mac_8in_instance_product1_reg_reg_7_/D    |
|  -0.734|   -0.734| -86.320| -109.581|    58.56%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_mac_array_instance_col_idx_5__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_mac_8in_instance_product1_reg_reg_7_/D    |
|  -0.734|   -0.734| -86.318| -109.578|    58.56%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_mac_array_instance_col_idx_5__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_mac_8in_instance_product1_reg_reg_7_/D    |
|  -0.734|   -0.734| -86.297| -109.558|    58.56%|   0:00:01.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_mem_instance_Q_reg_167_/D     |
|  -0.734|   -0.734| -86.296| -109.556|    58.56%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q6_reg_6_/D                                      |
|  -0.734|   -0.734| -86.296| -109.556|    58.56%|   0:00:00.0| 2097.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:31 real=0:02:31 mem=2097.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:31 real=0:02:31 mem=2097.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.218| -23.260|
|reg2cgate | 0.253|   0.000|
|reg2reg   |-0.734| -86.296|
|HEPG      |-0.734| -86.296|
|All Paths |-0.734|-109.556|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.734 TNS Slack -109.556 Density 58.56
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:10.3/0:27:18.4 (1.0), mem = 2097.9M
(I,S,L,T): WC_VIEW: 151.991, 42.1556, 2.07042, 196.217
Reclaim Optimization WNS Slack -0.734  TNS Slack -109.556 Density 58.56
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.56%|        -|  -0.734|-109.556|   0:00:00.0| 2097.9M|
|    58.54%|       52|  -0.743|-109.777|   0:00:04.0| 2097.9M|
|    58.38%|      965|  -0.717|-108.532|   0:00:15.0| 2097.9M|
|    58.37%|       66|  -0.717|-108.385|   0:00:01.0| 2097.9M|
|    58.37%|        5|  -0.717|-108.385|   0:00:01.0| 2097.9M|
|    58.37%|        0|  -0.717|-108.385|   0:00:01.0| 2097.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.717  TNS Slack -108.385 Density 58.37
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:24.0) (real = 0:00:24.0) **
(I,S,L,T): WC_VIEW: 151.629, 41.9361, 2.05377, 195.619
*** AreaOpt [finish] : cpu/real = 0:00:24.4/0:00:24.3 (1.0), totSession cpu/real = 0:27:34.7/0:27:42.7 (1.0), mem = 2097.9M
End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:24, mem=2042.87M, totSessionCpu=0:27:35).
** GigaOpt Optimizer WNS Slack -0.717 TNS Slack -108.385 Density 58.37
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.217| -23.284|
|reg2cgate | 0.253|   0.000|
|reg2reg   |-0.717| -85.115|
|HEPG      |-0.717| -85.115|
|All Paths |-0.717|-108.385|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:02:57 real=0:02:57 mem=2042.9M) ***

(I,S,L,T): WC_VIEW: 151.629, 41.9361, 2.05377, 195.619
*** SetupOpt [finish] : cpu/real = 0:03:08.4/0:03:08.3 (1.0), totSession cpu/real = 0:27:36.2/0:27:44.2 (1.0), mem = 2007.8M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39854
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=60988  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 60985 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 60985 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.178555e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.87 seconds, mem = 2014.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:09.6, real=0:00:09.0)***
Iteration  8: Total net bbox = 8.432e+05 (3.89e+05 4.54e+05)
              Est.  stn bbox = 1.147e+06 (5.42e+05 6.06e+05)
              cpu = 0:00:18.6 real = 0:00:19.0 mem = 2246.3M
Iteration  9: Total net bbox = 8.805e+05 (4.09e+05 4.72e+05)
              Est.  stn bbox = 1.190e+06 (5.64e+05 6.26e+05)
              cpu = 0:01:06 real = 0:01:06 mem = 2241.7M
Iteration 10: Total net bbox = 8.910e+05 (4.14e+05 4.77e+05)
              Est.  stn bbox = 1.198e+06 (5.67e+05 6.30e+05)
              cpu = 0:00:24.8 real = 0:00:25.0 mem = 2253.6M
Iteration 11: Total net bbox = 9.275e+05 (4.27e+05 5.00e+05)
              Est.  stn bbox = 1.230e+06 (5.78e+05 6.52e+05)
              cpu = 0:00:23.5 real = 0:00:23.0 mem = 2260.9M
Iteration 12: Total net bbox = 9.301e+05 (4.27e+05 5.04e+05)
              Est.  stn bbox = 1.231e+06 (5.76e+05 6.55e+05)
              cpu = 0:00:17.0 real = 0:00:17.0 mem = 2266.3M
Move report: Timing Driven Placement moves 59301 insts, mean move: 7.63 um, max move: 96.36 um
	Max move on inst (FE_OCPC5135_inst1_q_1): (174.80, 357.40) --> (237.62, 323.86)

Finished Incremental Placement (cpu=0:02:56, real=0:02:56, mem=2260.2M)
*** Starting refinePlace (0:30:36 mem=2266.3M) ***
Total net bbox length = 9.549e+05 (4.502e+05 5.047e+05) (ext = 9.091e+04)
Move report: Detail placement moves 59301 insts, mean move: 0.95 um, max move: 41.47 um
	Max move on inst (U52017): (456.90, 558.03) --> (416.40, 559.00)
	Runtime: CPU: 0:00:10.5 REAL: 0:00:11.0 MEM: 2266.3MB
Summary Report:
Instances move: 59301 (out of 59301 movable)
Instances flipped: 0
Mean displacement: 0.95 um
Max displacement: 41.47 um (Instance: U52017) (456.904, 558.034) -> (416.4, 559)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
Total net bbox length = 9.154e+05 (4.061e+05 5.093e+05) (ext = 9.067e+04)
Runtime: CPU: 0:00:10.7 REAL: 0:00:11.0 MEM: 2266.3MB
*** Finished refinePlace (0:30:47 mem=2266.3M) ***
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39854
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=60988  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 60988 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 60988 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.177835e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.61 seconds, mem = 2266.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 221295
[NR-eGR]     M2  (2V) length: 5.073102e+05um, number of vias: 340154
[NR-eGR]     M3  (3H) length: 5.093991e+05um, number of vias: 11122
[NR-eGR]     M4  (4V) length: 1.411459e+05um, number of vias: 2042
[NR-eGR]     M5  (5H) length: 3.737540e+04um, number of vias: 671
[NR-eGR]     M6  (6V) length: 1.703506e+04um, number of vias: 145
[NR-eGR]     M7  (7H) length: 3.420800e+03um, number of vias: 198
[NR-eGR]     M8  (8V) length: 2.901000e+03um, number of vias: 0
[NR-eGR] Total length: 1.218587e+06um, number of vias: 575627
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.504660e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.65 seconds, mem = 2170.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:03:13, real=0:03:13)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2164.2M)
Extraction called for design 'fullchip' of instances=59301 and nets=61248 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2164.238M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:20:55, real = 0:20:54, mem = 1521.8M, totSessionCpu=0:30:54 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1973.32)
Total number of fetched objects 61016
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2032.54 CPU=0:00:08.8 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2032.54 CPU=0:00:11.7 REAL=0:00:12.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -0.896
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
Info: 26 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:31:14.1/0:31:21.9 (1.0), mem = 2032.5M
(I,S,L,T): WC_VIEW: 151.638, 41.9102, 2.05377, 195.602
*info: 26 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.896 TNS Slack -197.939 Density 58.37
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.188| -30.701|
|reg2cgate | 0.284|   0.000|
|reg2reg   |-0.896|-167.839|
|HEPG      |-0.896|-167.839|
|All Paths |-0.896|-197.939|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.896|   -0.896|-167.839| -197.939|    58.37%|   0:00:00.0| 2073.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.846|   -0.846|-166.756| -196.855|    58.37%|   0:00:00.0| 2073.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.839|   -0.839|-166.555| -196.655|    58.37%|   0:00:00.0| 2073.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.821|   -0.821|-166.199| -196.298|    58.38%|   0:00:01.0| 2073.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.806|   -0.806|-165.871| -195.971|    58.38%|   0:00:00.0| 2073.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.792|   -0.792|-165.520| -195.620|    58.38%|   0:00:00.0| 2073.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.783|   -0.783|-165.363| -195.462|    58.38%|   0:00:00.0| 2073.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.768|   -0.768|-165.073| -195.173|    58.38%|   0:00:01.0| 2073.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.758|   -0.758|-164.820| -194.919|    58.39%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.754|   -0.754|-164.788| -194.888|    58.39%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.739|   -0.739|-164.418| -194.517|    58.39%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.731|   -0.731|-164.187| -194.286|    58.39%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.725|   -0.725|-163.854| -193.954|    58.40%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.724|   -0.724|-163.853| -193.953|    58.40%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.725|   -0.725|-163.825| -193.924|    58.40%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.718|   -0.718|-163.868| -193.967|    58.40%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.708|   -0.708|-163.696| -193.796|    58.40%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.697|   -0.697|-163.349| -193.448|    58.40%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.697|   -0.697|-163.247| -193.347|    58.40%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.688|   -0.688|-163.217| -193.316|    58.41%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.680|   -0.680|-162.887| -192.987|    58.41%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.680|   -0.680|-162.879| -192.978|    58.41%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.672|   -0.672|-162.624| -192.724|    58.41%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.671|   -0.671|-162.463| -192.562|    58.41%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.658|   -0.658|-162.434| -192.533|    58.41%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.657|   -0.657|-162.304| -192.403|    58.42%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.657|   -0.657|-162.264| -192.363|    58.42%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.650|   -0.650|-162.275| -192.374|    58.42%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.649|   -0.649|-162.195| -192.294|    58.43%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.640|   -0.640|-161.989| -192.089|    58.43%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.637|   -0.637|-161.880| -191.980|    58.43%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.634|   -0.634|-161.706| -191.805|    58.44%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.634|   -0.634|-161.636| -191.736|    58.44%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.626|   -0.626|-161.629| -191.729|    58.44%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.621|   -0.621|-161.555| -191.654|    58.45%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.617|   -0.617|-161.440| -191.540|    58.45%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.616|   -0.616|-161.413| -191.512|    58.45%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.604|   -0.604|-161.139| -191.239|    58.46%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.601|   -0.601|-161.063| -191.162|    58.46%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.601|   -0.601|-161.063| -191.162|    58.47%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.595|   -0.595|-160.898| -190.997|    58.48%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.594|   -0.594|-160.915| -191.014|    58.48%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.586|   -0.586|-160.705| -190.804|    58.48%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.588|   -0.588|-160.703| -190.802|    58.49%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.579|   -0.579|-160.565| -190.664|    58.49%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.576|   -0.576|-160.456| -190.555|    58.51%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.574|   -0.574|-160.423| -190.522|    58.51%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.573|   -0.573|-160.381| -190.494|    58.51%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.567|   -0.567|-160.258| -190.371|    58.51%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.566|   -0.566|-160.197| -190.310|    58.52%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.558|   -0.558|-160.011| -190.124|    58.52%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_11_/D        |
|  -0.558|   -0.558|-159.792| -189.905|    58.52%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_11_/D        |
|  -0.558|   -0.558|-159.783| -189.896|    58.52%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_11_/D        |
|  -0.550|   -0.550|-159.552| -189.666|    58.53%|   0:00:01.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.550|   -0.550|-159.201| -189.314|    58.53%|   0:00:00.0| 2081.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.546|   -0.546|-159.174| -189.287|    58.54%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.543|   -0.543|-159.023| -189.136|    58.55%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.538|   -0.538|-158.999| -189.113|    58.55%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.538|   -0.538|-158.692| -188.805|    58.55%|   0:00:00.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.535|   -0.535|-158.550| -188.663|    58.56%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.535|   -0.535|-158.480| -188.593|    58.56%|   0:00:00.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.528|   -0.528|-158.463| -188.576|    58.56%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.528|   -0.528|-158.438| -188.551|    58.57%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.528|   -0.528|-158.427| -188.540|    58.57%|   0:00:00.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.522|   -0.522|-158.290| -188.403|    58.57%|   0:00:00.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.522|   -0.522|-158.121| -188.234|    58.57%|   0:00:00.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.518|   -0.518|-158.011| -188.125|    58.58%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.518|   -0.518|-157.809| -187.922|    58.58%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.514|   -0.514|-157.723| -187.836|    58.59%|   0:00:00.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.514|   -0.514|-157.684| -187.798|    58.59%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.514|   -0.514|-157.665| -187.778|    58.59%|   0:00:00.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.510|   -0.510|-157.589| -187.702|    58.60%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.510|   -0.510|-157.583| -187.696|    58.60%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.508|   -0.508|-157.550| -187.663|    58.61%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.507|   -0.507|-157.240| -187.353|    58.61%|   0:00:00.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.501|   -0.501|-157.102| -187.215|    58.61%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.501|   -0.501|-156.948| -187.061|    58.61%|   0:00:00.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.499|   -0.499|-156.976| -187.089|    58.62%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.498|   -0.498|-156.846| -186.959|    58.63%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.498|   -0.498|-156.788| -186.902|    58.63%|   0:00:00.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.496|   -0.496|-156.766| -186.879|    58.63%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.490|   -0.490|-156.754| -186.867|    58.63%|   0:00:00.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.490|   -0.490|-156.577| -186.690|    58.63%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.490|   -0.490|-156.576| -186.689|    58.63%|   0:00:00.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_23_/D        |
|  -0.485|   -0.485|-156.412| -186.525|    58.64%|   0:00:00.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.485|   -0.485|-156.236| -186.349|    58.64%|   0:00:02.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.476|   -0.476|-156.194| -186.307|    58.64%|   0:00:00.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_6_/D         |
|  -0.476|   -0.476|-155.841| -185.969|    58.64%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.476|   -0.476|-155.813| -185.940|    58.65%|   0:00:00.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.473|   -0.473|-155.747| -185.874|    58.65%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.469|   -0.469|-155.716| -185.844|    58.66%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.469|   -0.469|-155.658| -185.786|    58.66%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.466|   -0.466|-155.639| -185.766|    58.66%|   0:00:00.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_13_/D        |
|  -0.464|   -0.464|-155.348| -185.476|    58.67%|   0:00:01.0| 2110.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_13_/D        |
|  -0.461|   -0.461|-155.268| -185.396|    58.67%|   0:00:04.0| 2129.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.457|   -0.457|-155.132| -185.259|    58.67%|   0:00:00.0| 2129.4M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.454|   -0.454|-155.084| -185.212|    58.67%|   0:00:19.0| 2139.0M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.447|   -0.447|-154.819| -184.947|    58.67%|   0:00:00.0| 2139.0M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_1_/D         |
|  -0.444|   -0.444|-154.664| -184.791|    58.67%|   0:00:01.0| 2139.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_13_/D        |
|  -0.439|   -0.439|-154.404| -184.531|    58.67%|   0:00:01.0| 2139.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_13_/D        |
|  -0.431|   -0.431|-154.109| -184.237|    58.67%|   0:00:00.0| 2139.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_13_/D        |
|  -0.428|   -0.428|-153.781| -183.908|    58.68%|   0:00:02.0| 2139.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.426|   -0.426|-153.701| -183.828|    58.68%|   0:00:22.0| 2120.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.426|   -0.426|-153.452| -183.579|    58.68%|   0:00:05.0| 2120.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.419|   -0.419|-153.401| -183.528|    58.68%|   0:00:01.0| 2120.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.414|   -0.414|-153.235| -183.363|    58.69%|   0:00:02.0| 2120.0M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_14_/D        |
|  -0.414|   -0.414|-152.976| -183.103|    58.69%|   0:00:06.0| 2120.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.412|   -0.412|-152.869| -182.997|    58.69%|   0:00:01.0| 2120.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.410|   -0.410|-152.828| -182.956|    58.69%|   0:00:03.0| 2120.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.410|   -0.410|-152.827| -182.955|    58.69%|   0:00:01.0| 2120.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.408|   -0.408|-152.812| -182.940|    58.70%|   0:00:04.0| 2139.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.403|   -0.403|-152.704| -182.832|    58.70%|   0:00:01.0| 2139.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.399|   -0.399|-152.341| -182.468|    58.70%|   0:00:01.0| 2139.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.399|   -0.399|-152.349| -182.476|    58.70%|   0:00:08.0| 2139.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.399|   -0.399|-152.327| -182.455|    58.70%|   0:00:01.0| 2139.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.397|   -0.397|-152.325| -182.453|    58.71%|   0:00:01.0| 2139.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.395|   -0.395|-151.993| -182.120|    58.71%|   0:00:01.0| 2139.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.391|   -0.391|-151.970| -182.098|    58.71%|   0:00:00.0| 2139.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.390|   -0.390|-151.972| -182.100|    58.71%|   0:00:02.0| 2139.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.390|   -0.390|-151.906| -182.034|    58.71%|   0:00:03.0| 2139.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.388|   -0.388|-151.892| -182.019|    58.72%|   0:00:00.0| 2139.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_17_/D        |
|  -0.383|   -0.383|-151.755| -181.883|    58.72%|   0:00:01.0| 2139.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.382|   -0.382|-151.654| -181.782|    58.72%|   0:00:02.0| 2139.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_17_/D        |
|  -0.382|   -0.382|-151.626| -181.754|    58.72%|   0:00:02.0| 2139.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_13_/D        |
|  -0.381|   -0.381|-151.469| -181.597|    58.73%|   0:00:00.0| 2139.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.379|   -0.379|-151.373| -181.500|    58.73%|   0:00:06.0| 2120.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.379|   -0.379|-151.365| -181.493|    58.73%|   0:00:00.0| 2120.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.375|   -0.375|-151.199| -181.327|    58.73%|   0:00:01.0| 2120.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.375|   -0.375|-151.172| -181.299|    58.73%|   0:00:11.0| 2139.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.366|   -0.366|-151.098| -181.226|    58.74%|   0:00:00.0| 2139.2M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_4_/D         |
|  -0.364|   -0.364|-150.885| -181.012|    58.75%|   0:00:01.0| 2139.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.363|   -0.363|-150.524| -180.652|    58.75%|   0:00:04.0| 2139.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.356|   -0.356|-150.487| -180.615|    58.75%|   0:00:07.0| 2139.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.355|   -0.355|-150.210| -180.338|    58.75%|   0:00:05.0| 2139.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.355|   -0.355|-150.156| -180.283|    58.75%|   0:00:01.0| 2139.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.348|   -0.348|-150.116| -180.243|    58.76%|   0:00:00.0| 2139.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.348|   -0.348|-150.102| -180.230|    58.76%|   0:00:02.0| 2139.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.348|   -0.348|-150.001| -180.129|    58.76%|   0:00:02.0| 2139.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.346|   -0.346|-149.810| -179.938|    58.77%|   0:00:00.0| 2139.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.346|   -0.346|-149.625| -179.753|    58.77%|   0:00:04.0| 2120.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.339|   -0.339|-149.563| -179.691|    58.77%|   0:00:00.0| 2120.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_13_/D        |
|  -0.335|   -0.335|-149.253| -179.381|    58.78%|   0:00:02.0| 2120.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.335|   -0.335|-149.250| -179.378|    58.78%|   0:00:01.0| 2120.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.330|   -0.330|-149.204| -179.332|    58.78%|   0:00:00.0| 2120.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_3_/D         |
|  -0.326|   -0.326|-148.865| -178.992|    58.78%|   0:00:03.0| 2120.2M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.325|   -0.325|-148.724| -178.852|    58.79%|   0:00:01.0| 2120.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.325|   -0.325|-148.667| -178.794|    58.79%|   0:00:06.0| 2120.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.325|   -0.325|-148.658| -178.786|    58.79%|   0:00:00.0| 2120.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.318|   -0.318|-148.582| -178.710|    58.80%|   0:00:01.0| 2120.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.317|   -0.317|-148.285| -178.413|    58.80%|   0:00:09.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.316|   -0.316|-148.266| -178.394|    58.80%|   0:00:03.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.314|   -0.314|-148.252| -178.380|    58.80%|   0:00:00.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.314|   -0.314|-148.243| -178.371|    58.80%|   0:00:04.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.316|   -0.316|-148.137| -178.264|    58.82%|   0:00:01.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.311|   -0.311|-148.119| -178.247|    58.82%|   0:00:00.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.309|   -0.309|-147.858| -177.986|    58.82%|   0:00:04.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.309|   -0.309|-147.858| -177.986|    58.82%|   0:00:01.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.306|   -0.306|-147.807| -177.934|    58.83%|   0:00:03.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.305|   -0.305|-147.683| -177.811|    58.83%|   0:00:02.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.302|   -0.302|-147.693| -177.821|    58.83%|   0:00:01.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.302|   -0.302|-147.688| -177.816|    58.83%|   0:00:03.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.301|   -0.301|-147.656| -177.784|    58.84%|   0:00:00.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.299|   -0.299|-147.469| -177.597|    58.84%|   0:00:01.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.299|   -0.299|-147.245| -177.373|    58.84%|   0:00:02.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.292|   -0.292|-147.227| -177.354|    58.84%|   0:00:01.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.289|   -0.289|-147.120| -177.248|    58.85%|   0:00:01.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.286|   -0.286|-146.874| -177.002|    58.85%|   0:00:03.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_17_/D        |
|  -0.285|   -0.285|-146.758| -176.886|    58.85%|   0:00:09.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.285|   -0.285|-146.639| -176.767|    58.85%|   0:00:00.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.278|   -0.278|-146.601| -176.729|    58.85%|   0:00:01.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_17_/D        |
|  -0.275|   -0.275|-146.435| -176.563|    58.86%|   0:00:06.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.275|   -0.275|-146.296| -176.423|    58.86%|   0:00:06.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.272|   -0.272|-146.280| -176.407|    58.87%|   0:00:01.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.268|   -0.268|-146.100| -176.228|    58.87%|   0:00:02.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.268|   -0.268|-145.956| -176.084|    58.87%|   0:00:04.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.268|   -0.268|-145.938| -176.066|    58.87%|   0:00:01.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.265|   -0.265|-145.911| -176.039|    58.87%|   0:00:00.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.265|   -0.265|-145.862| -175.990|    58.87%|   0:00:03.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.265|   -0.265|-145.811| -175.939|    58.87%|   0:00:00.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.260|   -0.260|-145.726| -175.854|    58.88%|   0:00:01.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.258|   -0.258|-145.592| -175.720|    58.88%|   0:00:03.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.258|   -0.258|-145.557| -175.684|    58.88%|   0:00:10.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.255|   -0.255|-145.499| -175.627|    58.89%|   0:00:01.0| 2139.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_17_/D        |
|  -0.253|   -0.253|-145.283| -175.411|    58.89%|   0:00:04.0| 2120.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.253|   -0.253|-145.257| -175.384|    58.89%|   0:00:03.0| 2120.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.253|   -0.253|-145.252| -175.380|    58.89%|   0:00:00.0| 2120.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.249|   -0.249|-145.240| -175.367|    58.90%|   0:00:01.0| 2120.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.249|   -0.249|-145.236| -175.364|    58.90%|   0:00:02.0| 2120.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.249|   -0.249|-145.111| -175.238|    58.90%|   0:00:01.0| 2120.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.249|   -0.249|-144.970| -175.098|    58.90%|   0:00:06.0| 2120.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.243|   -0.243|-144.972| -175.100|    58.90%|   0:00:00.0| 2120.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.241|   -0.241|-144.766| -174.893|    58.91%|   0:00:10.0| 2120.3M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.240|   -0.240|-144.760| -174.887|    58.91%|   0:00:04.0| 2120.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.237|   -0.237|-144.713| -174.841|    58.92%|   0:00:02.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_5_/D         |
|  -0.236|   -0.236|-144.531| -174.658|    58.92%|   0:00:05.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.236|   -0.236|-144.529| -174.657|    58.92%|   0:00:02.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.230|   -0.230|-144.478| -174.606|    58.92%|   0:00:00.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.230|   -0.230|-144.326| -174.454|    58.93%|   0:00:11.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.225|   -0.225|-143.999| -174.127|    58.93%|   0:00:00.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.225|   -0.225|-143.956| -174.084|    58.93%|   0:00:02.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.220|   -0.220|-143.697| -173.825|    58.94%|   0:00:01.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.220|   -0.220|-143.657| -173.785|    58.94%|   0:00:03.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.220|   -0.220|-143.680| -173.808|    58.95%|   0:00:01.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.217|   -0.217|-143.574| -173.702|    58.96%|   0:00:02.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.215|   -0.215|-143.344| -173.472|    58.96%|   0:00:05.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.212|   -0.212|-143.331| -173.458|    58.96%|   0:00:01.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.210|   -0.210|-143.305| -173.433|    58.96%|   0:00:02.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.210|   -0.210|-143.134| -173.261|    58.96%|   0:00:04.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.210|   -0.210|-143.070| -173.197|    58.97%|   0:00:05.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.203|   -0.203|-143.052| -173.179|    58.97%|   0:00:00.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_11_/D        |
|  -0.200|   -0.200|-142.761| -172.889|    58.97%|   0:00:04.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.199|   -0.199|-142.636| -172.764|    58.97%|   0:00:01.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.199|   -0.199|-142.608| -172.736|    58.97%|   0:00:03.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.194|   -0.194|-142.521| -172.649|    58.98%|   0:00:00.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.194|   -0.194|-142.303| -172.431|    58.98%|   0:00:04.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.192|   -0.192|-142.301| -172.429|    58.99%|   0:00:01.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.192|   -0.192|-142.282| -172.410|    58.99%|   0:00:07.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.191|   -0.191|-142.263| -172.391|    58.99%|   0:00:00.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.188|   -0.188|-142.250| -172.378|    58.99%|   0:00:01.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_11_/D        |
|  -0.188|   -0.188|-142.206| -172.334|    58.99%|   0:00:01.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.186|   -0.188|-142.202| -172.330|    58.99%|   0:00:01.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.186|   -0.188|-142.188| -172.316|    59.00%|   0:00:02.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.182|   -0.188|-141.852| -171.980|    59.01%|   0:00:00.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.182|   -0.188|-141.827| -171.955|    59.01%|   0:00:05.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.178|   -0.188|-141.723| -171.850|    59.02%|   0:00:00.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.178|   -0.188|-141.693| -171.821|    59.02%|   0:00:02.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.178|   -0.188|-141.668| -171.796|    59.02%|   0:00:01.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.173|   -0.188|-141.559| -171.686|    59.02%|   0:00:00.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.171|   -0.188|-141.318| -171.446|    59.02%|   0:00:06.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.171|   -0.188|-141.242| -171.370|    59.03%|   0:00:06.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.162|   -0.188|-141.059| -171.187|    59.03%|   0:00:01.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.160|   -0.188|-140.835| -170.963|    59.04%|   0:00:02.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.160|   -0.188|-140.770| -170.897|    59.04%|   0:00:07.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.159|   -0.188|-140.683| -170.811|    59.06%|   0:00:00.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.156|   -0.188|-140.654| -170.781|    59.06%|   0:00:01.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.152|   -0.188|-140.608| -170.736|    59.06%|   0:00:01.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.152|   -0.188|-140.481| -170.608|    59.06%|   0:00:06.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.152|   -0.188|-140.351| -170.479|    59.06%|   0:00:01.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.148|   -0.188|-140.326| -170.454|    59.07%|   0:00:00.0| 2101.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.147|   -0.188|-139.645| -169.772|    59.07%|   0:00:07.0| 2101.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.147|   -0.188|-139.623| -169.750|    59.07%|   0:00:05.0| 2120.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.146|   -0.188|-139.459| -169.587|    59.08%|   0:00:04.0| 2120.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.146|   -0.188|-139.404| -169.532|    59.08%|   0:00:03.0| 2120.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.142|   -0.188|-139.400| -169.528|    59.09%|   0:00:01.0| 2120.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.142|   -0.188|-139.285| -169.413|    59.09%|   0:00:04.0| 2120.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.142|   -0.188|-139.277| -169.404|    59.09%|   0:00:03.0| 2120.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.142|   -0.188|-139.279| -169.407|    59.10%|   0:00:01.0| 2120.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.155|   -0.188|-139.628| -169.756|    59.20%|   0:00:20.0| 2120.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.155|   -0.188|-139.628| -169.756|    59.20%|   0:00:00.0| 2120.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:56 real=0:07:56 mem=2120.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.188|   -0.188| -30.729| -169.756|    59.20%|   0:00:00.0| 2120.5M|   WC_VIEW|  default| core_instance_2_norm_out_merged_reg_143_/D         |
|  -0.105|   -0.155| -29.909| -168.935|    59.20%|   0:00:00.0| 2120.5M|   WC_VIEW|  default| core_instance_2_norm_out_merged_reg_143_/D         |
|  -0.089|   -0.155| -29.828| -168.855|    59.20%|   0:00:00.0| 2120.5M|   WC_VIEW|  default| core_instance_2_norm_out_merged_reg_158_/D         |
|  -0.074|   -0.155| -28.650| -167.677|    59.20%|   0:00:01.0| 2120.5M|   WC_VIEW|  default| core_instance_2_norm_out_merged_reg_143_/D         |
|  -0.068|   -0.155| -27.623| -166.650|    59.21%|   0:00:00.0| 2120.5M|   WC_VIEW|  default| core_instance_2_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_4_/E                                     |
|  -0.058|   -0.155| -21.702| -160.729|    59.21%|   0:00:00.0| 2120.5M|   WC_VIEW|  default| core_instance_1_norm_out_merged_reg_131_/D         |
|  -0.048|   -0.155| -21.718| -160.745|    59.21%|   0:00:00.0| 2120.5M|   WC_VIEW|  default| core_instance_2_norm_instance_out_reg_23_/E        |
|  -0.041|   -0.154| -19.443| -158.467|    59.21%|   0:00:00.0| 2120.5M|   WC_VIEW|  default| core_instance_1_norm_out_merged_reg_185_/D         |
|  -0.033|   -0.154|  -8.511| -147.489|    59.21%|   0:00:01.0| 2120.5M|   WC_VIEW|  default| core_instance_2_count_add_reg_2_/D                 |
|  -0.025|   -0.154|  -4.422| -143.398|    59.21%|   0:00:00.0| 2120.5M|   WC_VIEW|  default| core_instance_1_norm_out_merged_reg_155_/D         |
|  -0.018|   -0.154|  -2.882| -141.980|    59.21%|   0:00:00.0| 2120.5M|   WC_VIEW|  default| core_instance_2_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q9_reg_4_/E                                      |
|  -0.010|   -0.154|  -0.157| -139.316|    59.22%|   0:00:01.0| 2120.5M|   WC_VIEW|  default| core_instance_2_pmem_instance_Q_reg_2_/D           |
|  -0.003|   -0.154|  -0.091| -139.081|    59.22%|   0:00:00.0| 2120.5M|   WC_VIEW|  default| core_instance_1_norm_out_merged_reg_72_/E          |
|  -0.003|   -0.154|  -0.057| -139.047|    59.22%|   0:00:00.0| 2120.5M|   WC_VIEW|  default| core_instance_1_norm_out_merged_reg_72_/E          |
|   0.004|   -0.154|   0.000| -138.992|    59.22%|   0:00:00.0| 2120.5M|   WC_VIEW|  default| core_instance_2_ofifo_inst_col_idx_6__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q8_reg_7_/E                                      |
|   0.005|   -0.154|   0.000| -138.938|    59.22%|   0:00:01.0| 2120.5M|   WC_VIEW|  default| core_instance_2_mac_array_instance_col_idx_5__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_key_q_reg_9_/E                            |
|   0.010|   -0.154|   0.000| -138.938|    59.23%|   0:00:00.0| 2120.5M|   WC_VIEW|  default| core_instance_2_norm_instance_fifo_top_instance_fi |
|        |         |        |         |          |            |        |          |         | fo_instance_q56_reg_1_/E                           |
|   0.014|   -0.154|   0.000| -138.938|    59.23%|   0:00:01.0| 2120.5M|   WC_VIEW|  default| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_3_/E                                     |
|   0.019|   -0.154|   0.000| -138.952|    59.23%|   0:00:00.0| 2120.5M|   WC_VIEW|  default| core_instance_2_norm_instance_fifo_top_instance_fi |
|        |         |        |         |          |            |        |          |         | fo_instance_q56_reg_1_/E                           |
|   0.019|   -0.154|   0.000| -138.952|    59.23%|   0:00:00.0| 2120.5M|   WC_VIEW|  default| core_instance_2_norm_instance_fifo_top_instance_fi |
|        |         |        |         |          |            |        |          |         | fo_instance_q56_reg_1_/E                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.4 real=0:00:05.0 mem=2120.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:02 real=0:08:01 mem=2120.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.019|   0.000|
|reg2cgate | 0.284|   0.000|
|reg2reg   |-0.154|-138.952|
|HEPG      |-0.154|-138.952|
|All Paths |-0.154|-138.952|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.154 TNS Slack -138.952 Density 59.23
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:39:30.4/0:39:37.7 (1.0), mem = 2120.5M
(I,S,L,T): WC_VIEW: 154.313, 44.3197, 2.10652, 200.74
Reclaim Optimization WNS Slack -0.154  TNS Slack -138.952 Density 59.23
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.23%|        -|  -0.154|-138.952|   0:00:00.0| 2120.5M|
|    59.22%|       45|  -0.154|-138.931|   0:00:04.0| 2120.5M|
|    59.06%|      854|  -0.134|-138.341|   0:00:15.0| 2120.5M|
|    59.05%|       26|  -0.134|-138.332|   0:00:01.0| 2120.5M|
|    59.05%|        2|  -0.134|-138.336|   0:00:01.0| 2120.5M|
|    59.05%|        0|  -0.134|-138.336|   0:00:01.0| 2120.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.134  TNS Slack -138.336 Density 59.05
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 225 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:24.4) (real = 0:00:25.0) **
(I,S,L,T): WC_VIEW: 153.982, 44.0552, 2.09306, 200.131
*** AreaOpt [finish] : cpu/real = 0:00:24.8/0:00:24.7 (1.0), totSession cpu/real = 0:39:55.1/0:40:02.4 (1.0), mem = 2120.5M
End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:25, mem=2084.50M, totSessionCpu=0:39:55).
*** Starting refinePlace (0:39:56 mem=2084.5M) ***
Total net bbox length = 9.196e+05 (4.089e+05 5.107e+05) (ext = 9.067e+04)
Move report: Timing Driven Placement moves 5818 insts, mean move: 5.43 um, max move: 28.00 um
	Max move on inst (FE_RC_1007_0): (686.60, 371.80) --> (683.80, 346.60)
	Runtime: CPU: 0:00:06.9 REAL: 0:00:07.0 MEM: 2155.7MB
Move report: Detail placement moves 4227 insts, mean move: 0.53 um, max move: 4.20 um
	Max move on inst (core_instance_2_norm_instance_fifo_top_instance_fifo_instance_q28_reg_6_): (652.00, 249.40) --> (651.40, 245.80)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2155.7MB
Summary Report:
Instances move: 7434 (out of 59784 movable)
Instances flipped: 43
Mean displacement: 4.38 um
Max displacement: 28.00 um (Instance: FE_RC_1007_0) (686.6, 371.8) -> (683.8, 346.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 9.231e+05 (4.124e+05 5.108e+05) (ext = 9.067e+04)
Runtime: CPU: 0:00:08.5 REAL: 0:00:08.0 MEM: 2155.7MB
*** Finished refinePlace (0:40:04 mem=2155.7M) ***
Finished re-routing un-routed nets (0:00:00.1 2155.7M)


Density : 0.5905
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:10.6 real=0:00:11.0 mem=2155.7M) ***
** GigaOpt Optimizer WNS Slack -0.164 TNS Slack -139.083 Density 59.05
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.003|   0.000|
|reg2cgate | 0.284|   0.000|
|reg2reg   |-0.164|-139.083|
|HEPG      |-0.164|-139.083|
|All Paths |-0.164|-139.083|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.164|   -0.164|-139.083| -139.083|    59.05%|   0:00:01.0| 2155.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.155|   -0.155|-138.925| -138.925|    59.05%|   0:00:00.0| 2155.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.147|   -0.147|-138.734| -138.734|    59.05%|   0:00:00.0| 2155.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.142|   -0.142|-138.627| -138.627|    59.06%|   0:00:01.0| 2155.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.133|   -0.133|-138.343| -138.343|    59.06%|   0:00:04.0| 2193.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.129|   -0.129|-136.914| -136.914|    59.06%|   0:00:06.0| 2193.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.127|   -0.127|-137.322| -137.322|    59.07%|   0:00:08.0| 2193.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.124|   -0.124|-137.250| -137.250|    59.07%|   0:00:06.0| 2193.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.120|   -0.120|-136.378| -136.378|    59.07%|   0:00:07.0| 2193.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_12_/D        |
|  -0.119|   -0.119|-136.007| -136.007|    59.07%|   0:00:16.0| 2193.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.115|   -0.115|-135.923| -135.923|    59.07%|   0:00:08.0| 2193.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.115|   -0.115|-135.872| -135.872|    59.08%|   0:00:02.0| 2193.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.114|   -0.114|-135.772| -135.772|    59.09%|   0:00:00.0| 2193.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.109|   -0.109|-135.671| -135.671|    59.09%|   0:00:01.0| 2193.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.109|   -0.109|-135.452| -135.452|    59.09%|   0:00:04.0| 2193.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.103|   -0.103|-135.179| -135.179|    59.11%|   0:00:01.0| 2193.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.103|   -0.103|-134.022| -134.022|    59.11%|   0:00:03.0| 2193.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.097|   -0.097|-133.846| -133.846|    59.13%|   0:00:01.0| 2193.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.093|   -0.093|-132.248| -132.248|    59.13%|   0:00:03.0| 2193.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_6_/D         |
|  -0.094|   -0.094|-123.265| -123.265|    59.14%|   0:00:04.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_6_/D         |
|  -0.090|   -0.090|-122.243| -122.243|    59.16%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.089|   -0.089|-121.011| -121.011|    59.16%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.089|   -0.089|-119.778| -119.778|    59.16%|   0:00:00.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.088|   -0.088|-120.051| -120.051|    59.18%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.088|   -0.088|-118.387| -118.387|    59.18%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.084|   -0.084|-118.192| -118.192|    59.19%|   0:00:00.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_6_/D                                     |
|  -0.083|   -0.083|-116.002| -116.002|    59.20%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_6_/D                                     |
|  -0.083|   -0.083|-114.630| -114.630|    59.20%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_6_/D                                     |
|  -0.083|   -0.083|-114.319| -114.319|    59.20%|   0:00:00.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_6_/D                                     |
|  -0.080|   -0.080|-115.090| -115.090|    59.21%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_5_/D                                     |
|  -0.080|   -0.080|-113.908| -113.908|    59.21%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_6_/D                                     |
|  -0.082|   -0.082|-112.881| -112.881|    59.22%|   0:00:02.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_6_/D                                     |
|  -0.076|   -0.076|-112.267| -112.267|    59.22%|   0:00:00.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_6_/D                                     |
|  -0.076|   -0.076|-111.090| -111.090|    59.22%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_6_/D                                     |
|  -0.075|   -0.075|-107.753| -107.753|    59.23%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_3_/D                                     |
|  -0.073|   -0.073|-106.708| -106.708|    59.23%|   0:00:00.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_2_/D                                      |
|  -0.073|   -0.073|-104.862| -104.862|    59.24%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_2_/D                                      |
|  -0.073|   -0.073|-104.782| -104.782|    59.24%|   0:00:00.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_2_/D                                      |
|  -0.070|   -0.070|-104.442| -104.442|    59.26%|   0:00:03.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.071|   -0.071|-102.095| -102.095|    59.26%|   0:00:00.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_3_/D                                     |
|  -0.071|   -0.071|-101.745| -101.745|    59.26%|   0:00:00.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_3_/D                                     |
|  -0.068|   -0.068|-101.129| -101.129|    59.27%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.068|   -0.068|-100.955| -100.955|    59.27%|   0:00:00.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_2_/D                                     |
|  -0.068|   -0.068|-100.854| -100.854|    59.27%|   0:00:00.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_2_/D                                     |
|  -0.067|   -0.067| -99.936|  -99.936|    59.28%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_7_/D                                     |
|  -0.065|   -0.065| -96.160|  -96.160|    59.28%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.065|   -0.065| -93.109|  -93.109|    59.28%|   0:00:00.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.062|   -0.062| -92.775|  -92.775|    59.30%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_11_/D                                    |
|  -0.062|   -0.062| -92.448|  -92.448|    59.30%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_11_/D                                    |
|  -0.062|   -0.062| -92.447|  -92.447|    59.30%|   0:00:00.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_11_/D                                    |
|  -0.061|   -0.061| -90.179|  -90.179|    59.31%|   0:00:00.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_6_/D                                     |
|  -0.061|   -0.061| -90.072|  -90.072|    59.31%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_2_/D                                     |
|  -0.060|   -0.060| -90.579|  -90.579|    59.32%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_7_/D                                      |
|  -0.057|   -0.057| -77.464|  -77.464|    59.33%|   0:00:01.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.057|   -0.057| -76.291|  -76.291|    59.33%|   0:00:00.0| 2191.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.055|   -0.055| -76.005|  -76.005|    59.34%|   0:00:03.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_3_/D                                     |
|  -0.054|   -0.054| -74.153|  -74.153|    59.34%|   0:00:00.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_3_/D                                     |
|  -0.054|   -0.054| -72.563|  -72.563|    59.35%|   0:00:01.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_3_/D                                     |
|  -0.054|   -0.054| -72.416|  -72.416|    59.35%|   0:00:00.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_3_/D                                     |
|  -0.050|   -0.050| -70.456|  -70.456|    59.36%|   0:00:01.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_3_/D                                     |
|  -0.050|   -0.050| -68.503|  -68.503|    59.36%|   0:00:03.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_3_/D                                     |
|  -0.050|   -0.050| -68.177|  -68.177|    59.36%|   0:00:01.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_3_/D                                     |
|  -0.049|   -0.049| -67.781|  -67.781|    59.39%|   0:00:03.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_2_/D                                     |
|  -0.049|   -0.049| -65.891|  -65.891|    59.39%|   0:00:01.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_2_/D                                     |
|  -0.046|   -0.046| -64.638|  -64.638|    59.40%|   0:00:00.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_6_/D                                     |
|  -0.046|   -0.046| -60.865|  -60.865|    59.40%|   0:00:01.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_6_/D                                     |
|  -0.046|   -0.046| -60.724|  -60.724|    59.40%|   0:00:00.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_6_/D                                     |
|  -0.043|   -0.043| -58.851|  -58.851|    59.42%|   0:00:01.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_6_/D                                      |
|  -0.044|   -0.044| -57.164|  -57.164|    59.42%|   0:00:02.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.044|   -0.044| -56.892|  -56.892|    59.42%|   0:00:00.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.045|   -0.045| -56.063|  -56.063|    59.44%|   0:00:02.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.041|   -0.041| -55.905|  -55.905|    59.44%|   0:00:02.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_8_/D                                     |
|  -0.041|   -0.041| -54.701|  -54.701|    59.44%|   0:00:01.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_8_/D                                     |
|  -0.040|   -0.040| -53.417|  -53.417|    59.45%|   0:00:02.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_2_/D                                     |
|  -0.040|   -0.040| -52.254|  -52.254|    59.45%|   0:00:01.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_2_/D                                     |
|  -0.040|   -0.040| -52.000|  -52.000|    59.45%|   0:00:00.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_2_/D                                     |
|  -0.039|   -0.039| -49.711|  -49.711|    59.46%|   0:00:01.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.039|   -0.039| -46.382|  -46.382|    59.46%|   0:00:01.0| 2189.9M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_7_/D         |
|  -0.036|   -0.036| -45.575|  -45.575|    59.47%|   0:00:03.0| 2209.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.036|   -0.036| -43.420|  -43.420|    59.48%|   0:00:02.0| 2209.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.036|   -0.036| -43.104|  -43.104|    59.48%|   0:00:00.0| 2209.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_16_/D        |
|  -0.032|   -0.032| -41.331|  -41.331|    59.49%|   0:00:02.0| 2209.0M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_6_/D                                     |
|  -0.032|   -0.032| -37.656|  -37.656|    59.49%|   0:00:02.0| 2209.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.032|   -0.032| -37.650|  -37.650|    59.50%|   0:00:01.0| 2209.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.030|   -0.030| -35.861|  -35.861|    59.53%|   0:00:22.0| 2209.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.031|   -0.031| -31.775|  -31.775|    59.53%|   0:00:01.0| 2209.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.031|   -0.031| -31.066|  -31.066|    59.53%|   0:00:01.0| 2209.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.028|   -0.028| -30.565|  -30.565|    59.54%|   0:00:03.0| 2209.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.027|   -0.027| -28.906|  -28.906|    59.55%|   0:00:02.0| 2209.0M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q9_reg_11_/D                                     |
|  -0.027|   -0.027| -27.699|  -27.699|    59.55%|   0:00:00.0| 2209.0M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q9_reg_11_/D                                     |
|  -0.024|   -0.024| -26.141|  -26.141|    59.56%|   0:00:11.0| 2209.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.025|   -0.025| -23.210|  -23.210|    59.56%|   0:00:02.0| 2209.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.025|   -0.025| -23.041|  -23.041|    59.56%|   0:00:00.0| 2209.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.022|   -0.022| -22.274|  -22.274|    59.58%|   0:00:05.0| 2209.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.023|   -0.023| -19.651|  -19.651|    59.58%|   0:00:03.0| 2209.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.022|   -0.022| -18.241|  -18.241|    59.60%|   0:00:03.0| 2209.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.020|   -0.020| -17.948|  -17.948|    59.61%|   0:00:05.0| 2204.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.020|   -0.020| -16.786|  -16.786|    59.62%|   0:00:12.0| 2200.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.021|   -0.021| -16.587|  -16.587|    59.62%|   0:00:01.0| 2200.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.020|   -0.020| -16.305|  -16.305|    59.63%|   0:00:01.0| 2200.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.020|   -0.020| -15.003|  -15.003|    59.64%|   0:00:00.0| 2200.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.019|   -0.019| -14.956|  -14.956|    59.64%|   0:00:01.0| 2200.0M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_5_/D                                     |
|  -0.018|   -0.018| -13.233|  -13.233|    59.64%|   0:00:02.0| 2200.0M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_9_/D                                      |
|  -0.017|   -0.017| -12.368|  -12.368|    59.64%|   0:00:04.0| 2184.0M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
|  -0.016|   -0.016| -10.790|  -10.790|    59.65%|   0:00:06.0| 2184.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.016|   -0.016|  -8.505|   -8.505|    59.65%|   0:00:03.0| 2184.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.016|   -0.016|  -8.483|   -8.483|    59.65%|   0:00:00.0| 2184.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.017|   -0.017|  -7.719|   -7.719|    59.67%|   0:00:01.0| 2184.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.017|   -0.017|  -7.559|   -7.559|    59.67%|   0:00:01.0| 2184.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.017|   -0.017|  -7.547|   -7.547|    59.67%|   0:00:00.0| 2184.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.020|   -0.020|  -7.564|   -7.564|    59.76%|   0:00:32.0| 2203.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.019|   -0.019|  -7.552|   -7.552|    59.76%|   0:00:02.0| 2200.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.019|   -0.019|  -7.550|   -7.550|    59.76%|   0:00:11.0| 2190.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.019|   -0.019|  -7.549|   -7.549|    59.76%|   0:00:01.0| 2190.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.019|   -0.019|  -7.542|   -7.542|    59.77%|   0:00:01.0| 2190.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.020|   -0.020|  -7.548|   -7.548|    59.79%|   0:00:04.0| 2190.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:38 real=0:04:38 mem=2190.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.003|   -0.020|   0.000|   -7.548|    59.79%|   0:00:01.0| 2190.0M|   WC_VIEW|  default| core_instance_2_mac_array_instance_col_idx_1__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_key_q_reg_16_/E                           |
|   0.008|   -0.020|   0.000|   -7.548|    59.79%|   0:00:01.0| 2190.0M|   WC_VIEW|  default| core_instance_2_norm_instance_fifo_top_instance_fi |
|        |         |        |         |          |            |        |          |         | fo_instance_q18_reg_0_/E                           |
|   0.009|   -0.020|   0.000|   -7.548|    59.79%|   0:00:00.0| 2190.0M|   WC_VIEW|  default| core_instance_2_norm_instance_fifo_top_instance_fi |
|        |         |        |         |          |            |        |          |         | fo_instance_q21_reg_7_/E                           |
|   0.013|   -0.020|   0.000|   -7.548|    59.79%|   0:00:00.0| 2190.0M|   WC_VIEW|  default| core_instance_2_norm_instance_fifo_top_instance_fi |
|        |         |        |         |          |            |        |          |         | fo_instance_q22_reg_2_/E                           |
|   0.018|   -0.020|   0.000|   -7.542|    59.80%|   0:00:01.0| 2190.0M|   WC_VIEW|  default| pmem_out1[43]                                      |
|   0.018|   -0.020|   0.000|   -7.542|    59.80%|   0:00:00.0| 2190.0M|   WC_VIEW|  default| pmem_out1[43]                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:03.0 mem=2190.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:41 real=0:04:41 mem=2190.0M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.018| 0.000|
|reg2cgate | 0.284| 0.000|
|reg2reg   |-0.020|-7.542|
|HEPG      |-0.020|-7.542|
|All Paths |-0.020|-7.542|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.020 TNS Slack -7.542 Density 59.80
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:44:47.2/0:44:54.3 (1.0), mem = 2190.0M
(I,S,L,T): WC_VIEW: 155.863, 45.6979, 2.14009, 203.701
Reclaim Optimization WNS Slack -0.020  TNS Slack -7.542 Density 59.80
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.80%|        -|  -0.020|  -7.542|   0:00:00.0| 2190.0M|
|    59.76%|      122|  -0.018|  -7.364|   0:00:05.0| 2190.0M|
|    59.58%|      845|  -0.013|  -7.116|   0:00:14.0| 2190.0M|
|    59.57%|       63|  -0.013|  -7.114|   0:00:02.0| 2190.0M|
|    59.57%|        2|  -0.013|  -7.114|   0:00:00.0| 2190.0M|
|    59.57%|        0|  -0.013|  -7.114|   0:00:01.0| 2190.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.013  TNS Slack -7.114 Density 59.57
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 281 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:24.3) (real = 0:00:24.0) **
(I,S,L,T): WC_VIEW: 155.268, 45.3373, 2.12251, 202.728
*** AreaOpt [finish] : cpu/real = 0:00:24.8/0:00:24.7 (1.0), totSession cpu/real = 0:45:12.0/0:45:19.0 (1.0), mem = 2190.0M
End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:24, mem=2133.04M, totSessionCpu=0:45:12).
*** Starting refinePlace (0:45:13 mem=2133.0M) ***
Total net bbox length = 9.248e+05 (4.136e+05 5.112e+05) (ext = 9.075e+04)
Move report: Timing Driven Placement moves 3111 insts, mean move: 2.14 um, max move: 16.00 um
	Max move on inst (FE_RC_1332_0): (734.60, 350.20) --> (739.80, 361.00)
	Runtime: CPU: 0:00:05.6 REAL: 0:00:06.0 MEM: 2206.3MB
Move report: Detail placement moves 5725 insts, mean move: 0.60 um, max move: 5.60 um
	Max move on inst (U29485): (752.20, 281.80) --> (750.20, 285.40)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2206.3MB
Summary Report:
Instances move: 7213 (out of 59964 movable)
Instances flipped: 10
Mean displacement: 1.29 um
Max displacement: 16.00 um (Instance: FE_RC_1332_0) (734.6, 350.2) -> (739.8, 361)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 9.260e+05 (4.143e+05 5.117e+05) (ext = 9.075e+04)
Runtime: CPU: 0:00:07.3 REAL: 0:00:07.0 MEM: 2206.3MB
*** Finished refinePlace (0:45:20 mem=2206.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2206.3M)


Density : 0.5957
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:09.5 real=0:00:10.0 mem=2206.3M) ***
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -7.249 Density 59.57
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.004| 0.000|
|reg2cgate | 0.284| 0.000|
|reg2reg   |-0.017|-7.249|
|HEPG      |-0.017|-7.249|
|All Paths |-0.017|-7.249|
+----------+------+------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.017|   -0.017|  -7.249|   -7.249|    59.57%|   0:00:00.0| 2206.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.013|   -0.013|  -6.809|   -6.809|    59.58%|   0:01:25.0| 2260.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_sum_q_reg_14_/D      |
|  -0.011|   -0.011|  -3.609|   -3.609|    59.58%|   0:00:23.0| 2260.6M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q0_reg_2_/D                                      |
|  -0.010|   -0.010|  -2.398|   -2.398|    59.59%|   0:00:14.0| 2260.6M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_6_/D                                     |
|  -0.010|   -0.010|  -2.152|   -2.152|    59.59%|   0:00:04.0| 2260.6M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_6_/D                                     |
|  -0.027|   -0.027|  -1.567|   -1.567|    59.63%|   0:00:02.0| 2260.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.022|   -0.022|  -1.470|   -1.470|    59.64%|   0:00:00.0| 2260.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.021|   -0.021|  -1.445|   -1.445|    59.64%|   0:00:00.0| 2260.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.021|   -0.021|  -1.441|   -1.441|    59.71%|   0:00:33.0| 2260.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.021|   -0.021|  -1.436|   -1.436|    59.71%|   0:00:20.0| 2256.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.018|   -0.018|  -1.425|   -1.425|    59.72%|   0:00:03.0| 2254.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.016|   -0.016|  -1.409|   -1.409|    59.72%|   0:00:10.0| 2245.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.009|   -0.009|  -1.330|   -1.330|    59.73%|   0:00:08.0| 2245.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.009|   -0.009|  -0.557|   -0.557|    59.74%|   0:00:14.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.009|   -0.009|  -0.556|   -0.556|    59.74%|   0:00:00.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.004|   -0.004|  -0.335|   -0.335|    59.75%|   0:00:01.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
|  -0.002|   -0.002|  -0.142|   -0.142|    59.76%|   0:00:22.0| 2259.7M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q15_reg_8_/D                                     |
|  -0.001|   -0.001|  -0.033|   -0.033|    59.77%|   0:00:25.0| 2259.7M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_6_/D                                     |
|  -0.001|   -0.001|  -0.013|   -0.013|    59.77%|   0:00:05.0| 2257.7M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
|  -0.001|   -0.001|  -0.013|   -0.013|    59.78%|   0:00:02.0| 2257.7M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
|  -0.001|   -0.001|  -0.001|   -0.001|    59.80%|   0:00:01.0| 2257.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|   0.002|    0.002|   0.000|    0.000|    59.81%|   0:00:01.0| 2241.7M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_4_/D                                     |
|   0.003|    0.003|   0.000|    0.000|    59.82%|   0:00:03.0| 2241.7M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_4_/D                                     |
|   0.004|    0.004|   0.000|    0.000|    59.82%|   0:00:03.0| 2241.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_11_/D      |
|   0.004|    0.004|   0.000|    0.000|    59.82%|   0:00:07.0| 2241.7M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
|   0.002|    0.002|   0.000|    0.000|    59.85%|   0:00:02.0| 2241.7M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
|   0.003|    0.003|   0.000|    0.000|    59.85%|   0:00:00.0| 2241.7M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:48 real=0:04:48 mem=2241.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|    0.003|   0.000|    0.000|    59.85%|   0:00:00.0| 2241.7M|   WC_VIEW|  default| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q14_reg_0_/E                                     |
|   0.006|    0.002|   0.000|    0.000|    59.85%|   0:00:01.0| 2241.7M|   WC_VIEW|  default| core_instance_1_mac_array_instance_col_idx_1__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_cnt_q_reg_1_/E                            |
|   0.015|    0.002|   0.000|    0.000|    59.85%|   0:00:00.0| 2241.7M|   WC_VIEW|  default| core_instance_1_mac_array_instance_col_idx_4__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_key_q_reg_6_/E                            |
|   0.015|    0.003|   0.000|    0.000|    59.85%|   0:00:00.0| 2241.7M|   WC_VIEW|  default| core_instance_1_mac_array_instance_col_idx_4__mac_ |
|        |         |        |         |          |            |        |          |         | col_inst_key_q_reg_6_/E                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2241.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:50 real=0:04:49 mem=2241.7M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.015|0.000|
|reg2cgate |0.284|0.000|
|reg2reg   |0.003|0.000|
|HEPG      |0.003|0.000|
|All Paths |0.003|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.003 TNS Slack 0.000 Density 59.85
*** Starting refinePlace (0:50:13 mem=2241.7M) ***
Total net bbox length = 9.277e+05 (4.153e+05 5.125e+05) (ext = 9.075e+04)
Move report: Timing Driven Placement moves 2662 insts, mean move: 7.86 um, max move: 32.80 um
	Max move on inst (U17131): (702.40, 445.60) --> (711.80, 469.00)
	Runtime: CPU: 0:00:06.3 REAL: 0:00:06.0 MEM: 2241.7MB
Move report: Detail placement moves 3936 insts, mean move: 0.59 um, max move: 4.80 um
	Max move on inst (U19935): (683.00, 328.60) --> (681.80, 332.20)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2241.7MB
Summary Report:
Instances move: 5511 (out of 60165 movable)
Instances flipped: 15
Mean displacement: 4.13 um
Max displacement: 32.80 um (Instance: U17131) (702.4, 445.6) -> (711.8, 469)
	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D0
Total net bbox length = 9.309e+05 (4.169e+05 5.140e+05) (ext = 9.075e+04)
Runtime: CPU: 0:00:08.2 REAL: 0:00:08.0 MEM: 2241.7MB
*** Finished refinePlace (0:50:21 mem=2241.7M) ***
Finished re-routing un-routed nets (0:00:00.1 2241.7M)


Density : 0.5985
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:11.0 real=0:00:11.0 mem=2241.7M) ***
** GigaOpt Optimizer WNS Slack -0.061 TNS Slack -1.044 Density 59.85
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.015| 0.000|
|reg2cgate | 0.284| 0.000|
|reg2reg   |-0.061|-1.044|
|HEPG      |-0.061|-1.044|
|All Paths |-0.061|-1.044|
+----------+------+------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.061|   -0.061|  -1.044|   -1.044|    59.85%|   0:00:00.0| 2241.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.049|   -0.049|  -0.802|   -0.802|    59.85%|   0:00:01.0| 2241.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.038|   -0.038|  -0.496|   -0.496|    59.85%|   0:00:00.0| 2241.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.027|   -0.027|  -0.333|   -0.333|    59.85%|   0:00:09.0| 2241.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.024|   -0.024|  -0.250|   -0.250|    59.85%|   0:00:28.0| 2241.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.019|   -0.019|  -0.171|   -0.171|    59.85%|   0:00:03.0| 2241.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.018|   -0.018|  -0.116|   -0.116|    59.86%|   0:00:09.0| 2223.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.017|   -0.017|  -0.085|   -0.085|    59.86%|   0:00:06.0| 2223.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.006|   -0.006|  -0.014|   -0.014|    59.87%|   0:00:02.0| 2223.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.006|   -0.006|  -0.016|   -0.016|    59.88%|   0:00:08.0| 2223.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.002|   -0.002|  -0.002|   -0.002|    59.90%|   0:00:02.0| 2223.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_11_/D        |
|  -0.002|   -0.002|  -0.002|   -0.002|    59.90%|   0:00:07.0| 2223.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_11_/D        |
|  -0.001|   -0.001|  -0.003|   -0.003|    59.91%|   0:00:01.0| 2223.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_11_/D        |
|   0.001|    0.001|   0.000|    0.000|    59.91%|   0:00:00.0| 2204.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_11_/D        |
|   0.002|    0.002|   0.000|    0.000|    59.93%|   0:00:06.0| 2223.7M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
|   0.004|    0.004|   0.000|    0.000|    59.94%|   0:00:04.0| 2223.7M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q2_reg_7_/D                                      |
|   0.005|    0.005|   0.000|    0.000|    59.94%|   0:00:02.0| 2223.7M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
|   0.009|    0.009|   0.000|    0.000|    59.97%|   0:00:04.0| 2223.7M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
|   0.010|    0.010|   0.000|    0.000|    60.02%|   0:00:13.0| 2223.7M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_1_/D                                     |
|   0.008|    0.008|   0.000|    0.000|    60.04%|   0:00:25.0| 2251.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
|   0.008|    0.008|   0.000|    0.000|    60.04%|   0:00:00.0| 2251.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:10 real=0:02:10 mem=2251.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:10 real=0:02:10 mem=2251.8M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.015|0.000|
|reg2cgate |0.284|0.000|
|reg2reg   |0.008|0.000|
|HEPG      |0.008|0.000|
|All Paths |0.008|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.008 TNS Slack 0.000 Density 60.04
*** Starting refinePlace (0:52:35 mem=2251.8M) ***
Total net bbox length = 9.327e+05 (4.179e+05 5.147e+05) (ext = 9.075e+04)
Move report: Timing Driven Placement moves 4940 insts, mean move: 3.93 um, max move: 36.60 um
	Max move on inst (FE_RC_1518_0): (686.60, 339.40) --> (719.60, 343.00)
	Runtime: CPU: 0:00:07.7 REAL: 0:00:07.0 MEM: 2269.1MB
Move report: Detail placement moves 4093 insts, mean move: 0.65 um, max move: 4.40 um
	Max move on inst (core_instance_2_norm_mem_instance_memory1_reg_45_): (606.00, 220.60) --> (603.40, 222.40)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2269.1MB
Summary Report:
Instances move: 6514 (out of 60233 movable)
Instances flipped: 13
Mean displacement: 3.16 um
Max displacement: 36.60 um (Instance: FE_RC_1518_0) (686.6, 339.4) -> (719.6, 343)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 9.334e+05 (4.190e+05 5.144e+05) (ext = 9.075e+04)
Runtime: CPU: 0:00:09.5 REAL: 0:00:10.0 MEM: 2269.1MB
*** Finished refinePlace (0:52:44 mem=2269.1M) ***
Finished re-routing un-routed nets (0:00:00.1 2269.1M)


Density : 0.6004
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:11.9 real=0:00:12.0 mem=2269.1M) ***
** GigaOpt Optimizer WNS Slack 0.002 TNS Slack 0.000 Density 60.04
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.015|0.000|
|reg2cgate |0.284|0.000|
|reg2reg   |0.002|0.000|
|HEPG      |0.002|0.000|
|All Paths |0.002|0.000|
+----------+-----+-----+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|    0.002|   0.000|    0.000|    60.04%|   0:00:00.0| 2269.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|   0.006|    0.006|   0.000|    0.000|    60.04%|   0:00:31.0| 2269.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|   0.007|    0.007|   0.000|    0.000|    60.04%|   0:00:19.0| 2269.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|   0.010|    0.010|   0.000|    0.000|    60.04%|   0:00:04.0| 2269.1M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
|   0.013|    0.013|   0.000|    0.000|    60.05%|   0:00:22.0| 2269.1M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.51498)
 ** Useful skew failure reasons **
The sequential element core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_out1_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_out2_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_out2_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_out2_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_out1_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_out1_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_out1_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_out1_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_out1_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_out1_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_out2_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_ofifo_inst_col_idx_0__fifo_instance_wr_ptr_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_out2_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_out1_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_out1_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_out2_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_out2_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_out2_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_out1_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_out1_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_out1_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_out1_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_out1_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_out1_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_out2_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_ofifo_inst_col_idx_0__fifo_instance_wr_ptr_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_out2_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_out1_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_out1_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_out2_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_out2_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_out2_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_out1_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_out1_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_out1_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_out1_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_out1_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_out1_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_out2_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_2_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_out2_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_ofifo_inst_col_idx_0__fifo_instance_wr_ptr_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_out2_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_1_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_out1_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|   0.013|    0.013|   0.000|    0.000|    60.07%|   0:00:14.0| 2288.1M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
|   0.013|    0.013|   0.000|    0.000|    60.07%|   0:00:01.0| 2288.1M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_3_/D                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:31 real=0:01:31 mem=2288.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:31 real=0:01:31 mem=2288.1M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.015|0.000|
|reg2cgate |0.284|0.000|
|reg2reg   |0.013|0.000|
|HEPG      |0.013|0.000|
|All Paths |0.013|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 60.07
*** Starting refinePlace (0:54:19 mem=2288.1M) ***
Total net bbox length = 9.337e+05 (4.191e+05 5.146e+05) (ext = 9.075e+04)
Move report: Detail placement moves 879 insts, mean move: 0.55 um, max move: 3.40 um
	Max move on inst (U27596): (370.80, 560.80) --> (369.20, 559.00)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 2288.1MB
Summary Report:
Instances move: 879 (out of 60262 movable)
Instances flipped: 3955
Mean displacement: 0.55 um
Max displacement: 3.40 um (Instance: U27596) (370.8, 560.8) -> (369.2, 559)
	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
Total net bbox length = 9.340e+05 (4.193e+05 5.147e+05) (ext = 9.075e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:03.0 MEM: 2288.1MB
*** Finished refinePlace (0:54:23 mem=2288.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2288.1M)


Density : 0.6007
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.0 real=0:00:06.0 mem=2288.1M) ***
** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 60.07
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.015|0.000|
|reg2cgate |0.284|0.000|
|reg2reg   |0.013|0.000|
|HEPG      |0.013|0.000|
|All Paths |0.013|0.000|
+----------+-----+-----+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 305 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:22:57 real=0:22:56 mem=2288.1M) ***

(I,S,L,T): WC_VIEW: 156.504, 46.6916, 2.15563, 205.351
*** SetupOpt [finish] : cpu/real = 0:23:11.6/0:23:10.2 (1.0), totSession cpu/real = 0:54:25.7/0:54:32.1 (1.0), mem = 2253.1M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.1)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 26 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:54:27.4/0:54:33.7 (1.0), mem = 2156.9M
(I,S,L,T): WC_VIEW: 156.504, 46.6916, 2.15563, 205.351
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.07
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.07%|        -|   0.000|   0.000|   0:00:00.0| 2156.9M|
|    60.07%|      186|  -0.001|  -0.003|   0:00:03.0| 2195.0M|
|    59.97%|      281|  -0.001|  -0.010|   0:00:05.0| 2197.1M|
|    59.47%|     2158|  -0.000|  -0.000|   0:00:24.0| 2216.1M|
|    59.41%|      315|  -0.000|  -0.000|   0:00:06.0| 2216.1M|
|    59.41%|       35|  -0.000|  -0.000|   0:00:01.0| 2216.1M|
|    59.40%|       11|  -0.000|  -0.000|   0:00:01.0| 2216.1M|
|    59.40%|        1|  -0.000|  -0.000|   0:00:01.0| 2216.1M|
|    59.40%|       11|  -0.001|  -0.001|   0:00:01.0| 2216.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 59.40
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 108 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:44.5) (real = 0:00:45.0) **
*** Starting refinePlace (0:55:13 mem=2232.1M) ***
Total net bbox length = 9.332e+05 (4.190e+05 5.142e+05) (ext = 9.075e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2232.1MB
Summary Report:
Instances move: 0 (out of 59975 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.332e+05 (4.190e+05 5.142e+05) (ext = 9.075e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2232.1MB
*** Finished refinePlace (0:55:15 mem=2232.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2232.1M)


Density : 0.5940
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.2 real=0:00:04.0 mem=2232.1M) ***
(I,S,L,T): WC_VIEW: 154.813, 45.742, 2.10422, 202.66
*** AreaOpt [finish] : cpu/real = 0:00:49.1/0:00:49.0 (1.0), totSession cpu/real = 0:55:16.4/0:55:22.7 (1.0), mem = 2232.1M
End: Area Reclaim Optimization (cpu=0:00:49, real=0:00:49, mem=2136.05M, totSessionCpu=0:55:17).
GigaOpt: WNS changes during reclaim: 0.000 -> -0.001 (bump 0.001, threshold 0.145) 1
GigaOpt: TNS changes during reclaim: 0.000 -> -0.002 (bump 0.0, threshold 2.0) 0
GigaOpt: TNS changes during reclaim: 0.000 -> -0.002 (bump 0.002, threshold 72.5) 0
GigaOpt: TNS changes during reclaim: 0.000 -> -0.002 (bump 0.0, threshold 2.0) 0
GigaOpt: TNS changes during reclaim: 0.000 -> -0.002 (bump 0.002, threshold 72.5) 0
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -preCTS -max_fanout
Info: 26 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:55:18.3/0:55:24.6 (1.0), mem = 2138.8M
(I,S,L,T): WC_VIEW: 154.813, 45.742, 2.10422, 202.66
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    15|   299|    -0.29|    14|    14|    -0.02|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0|  59.40|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       4|       0|      11|  59.41| 0:00:01.0|  2215.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0|  59.41| 0:00:00.0|  2215.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 108 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=2215.1M) ***

*** Starting refinePlace (0:55:27 mem=2231.1M) ***
Total net bbox length = 9.332e+05 (4.190e+05 5.142e+05) (ext = 9.075e+04)
Move report: Detail placement moves 10 insts, mean move: 1.66 um, max move: 3.80 um
	Max move on inst (FE_OFC3552_n17161): (651.20, 366.40) --> (647.40, 366.40)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2231.1MB
Summary Report:
Instances move: 10 (out of 59979 movable)
Instances flipped: 0
Mean displacement: 1.66 um
Max displacement: 3.80 um (Instance: FE_OFC3552_n17161) (651.2, 366.4) -> (647.4, 366.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 9.332e+05 (4.190e+05 5.142e+05) (ext = 9.075e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2231.1MB
*** Finished refinePlace (0:55:29 mem=2231.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2231.1M)


Density : 0.5941
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.0 real=0:00:04.0 mem=2231.1M) ***
(I,S,L,T): WC_VIEW: 154.694, 45.7429, 2.10452, 202.541
*** DrvOpt [finish] : cpu/real = 0:00:12.7/0:00:12.6 (1.0), totSession cpu/real = 0:55:31.0/0:55:37.3 (1.0), mem = 2196.0M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.001 -> -0.001 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.002 -> -0.002
Begin: GigaOpt TNS non-legal recovery
GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
Info: 26 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:55:33.6/0:55:39.9 (1.0), mem = 2196.0M
(I,S,L,T): WC_VIEW: 154.694, 45.7429, 2.10452, 202.541
*info: 26 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.002 Density 59.41
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.002| 0.000|
|reg2cgate | 0.284| 0.000|
|reg2reg   |-0.001|-0.002|
|HEPG      |-0.001|-0.002|
|All Paths |-0.001|-0.002|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.001|   -0.001|  -0.002|   -0.002|    59.41%|   0:00:00.0| 2231.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|   0.000|    0.000|   0.000|    0.000|    59.41%|   0:00:24.0| 2253.3M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:24.9 real=0:00:24.0 mem=2253.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:25.0 real=0:00:25.0 mem=2253.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.002|0.000|
|reg2cgate |0.284|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.41
*** Starting refinePlace (0:56:11 mem=2253.3M) ***
Total net bbox length = 9.332e+05 (4.190e+05 5.142e+05) (ext = 9.075e+04)
Move report: Detail placement moves 2 insts, mean move: 1.30 um, max move: 2.20 um
	Max move on inst (FE_RC_2451_0): (674.80, 305.20) --> (677.00, 305.20)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2253.3MB
Summary Report:
Instances move: 2 (out of 59979 movable)
Instances flipped: 0
Mean displacement: 1.30 um
Max displacement: 2.20 um (Instance: FE_RC_2451_0) (674.8, 305.2) -> (677, 305.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 9.332e+05 (4.190e+05 5.142e+05) (ext = 9.075e+04)
Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 2253.3MB
*** Finished refinePlace (0:56:13 mem=2253.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2253.3M)


Density : 0.5941
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.4 real=0:00:04.0 mem=2253.3M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.41
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.002|0.000|
|reg2cgate |0.284|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 108 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:31.0 real=0:00:31.0 mem=2253.3M) ***

(I,S,L,T): WC_VIEW: 154.691, 45.7446, 2.10445, 202.54
*** SetupOpt [finish] : cpu/real = 0:00:41.9/0:00:41.9 (1.0), totSession cpu/real = 0:56:15.5/0:56:21.7 (1.0), mem = 2218.2M
End: GigaOpt TNS non-legal recovery
**optDesign ... cpu = 0:46:21, real = 0:46:18, mem = 1745.5M, totSessionCpu=0:56:19 **
**optDesign ... cpu = 0:46:21, real = 0:46:18, mem = 1743.5M, totSessionCpu=0:56:20 **
** Profile ** Start :  cpu=0:00:00.0, mem=2137.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=2137.2M
** Profile ** Overall slacks :  cpu=0:00:01.5, mem=2147.2M
** Profile ** DRVs :  cpu=0:00:01.9, mem=2147.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.284  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.406%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2147.2M
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -preCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
Info: 26 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1746.13MB/3290.09MB/1923.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1746.39MB/3290.09MB/1923.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1746.39MB/3290.09MB/1923.20MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 00:10:47 (2023-Mar-18 07:10:47 GMT)
2023-Mar-18 00:10:47 (2023-Mar-18 07:10:47 GMT): 10%
2023-Mar-18 00:10:47 (2023-Mar-18 07:10:47 GMT): 20%
2023-Mar-18 00:10:47 (2023-Mar-18 07:10:47 GMT): 30%
2023-Mar-18 00:10:47 (2023-Mar-18 07:10:47 GMT): 40%
2023-Mar-18 00:10:47 (2023-Mar-18 07:10:47 GMT): 50%
2023-Mar-18 00:10:47 (2023-Mar-18 07:10:47 GMT): 60%
2023-Mar-18 00:10:47 (2023-Mar-18 07:10:47 GMT): 70%
2023-Mar-18 00:10:47 (2023-Mar-18 07:10:47 GMT): 80%
2023-Mar-18 00:10:47 (2023-Mar-18 07:10:47 GMT): 90%

Finished Levelizing
2023-Mar-18 00:10:47 (2023-Mar-18 07:10:47 GMT)

Starting Activity Propagation
2023-Mar-18 00:10:47 (2023-Mar-18 07:10:47 GMT)
2023-Mar-18 00:10:48 (2023-Mar-18 07:10:48 GMT): 10%
2023-Mar-18 00:10:49 (2023-Mar-18 07:10:49 GMT): 20%

Finished Activity Propagation
2023-Mar-18 00:10:50 (2023-Mar-18 07:10:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1748.85MB/3290.09MB/1923.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 00:10:50 (2023-Mar-18 07:10:50 GMT)
 ... Calculating switching power
2023-Mar-18 00:10:50 (2023-Mar-18 07:10:50 GMT): 10%
2023-Mar-18 00:10:50 (2023-Mar-18 07:10:50 GMT): 20%
2023-Mar-18 00:10:50 (2023-Mar-18 07:10:50 GMT): 30%
2023-Mar-18 00:10:51 (2023-Mar-18 07:10:51 GMT): 40%
2023-Mar-18 00:10:51 (2023-Mar-18 07:10:51 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 00:10:52 (2023-Mar-18 07:10:52 GMT): 60%
2023-Mar-18 00:10:52 (2023-Mar-18 07:10:52 GMT): 70%
2023-Mar-18 00:10:54 (2023-Mar-18 07:10:54 GMT): 80%
2023-Mar-18 00:10:55 (2023-Mar-18 07:10:55 GMT): 90%

Finished Calculating power
2023-Mar-18 00:10:56 (2023-Mar-18 07:10:56 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1748.86MB/3290.09MB/1923.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1748.86MB/3290.09MB/1923.20MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=1748.86MB/3290.09MB/1923.20MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1748.86MB/3290.09MB/1923.20MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 00:10:56 (2023-Mar-18 07:10:56 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*       Power View : WC_VIEW
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      153.13856571 	   76.2720%
Total Switching Power:      45.46738816 	   22.6454%
Total Leakage Power:         2.17363110 	    1.0826%
Total Power:               200.77958434
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         123.6       5.897       1.215       130.7       65.09
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   7.257e-07
Combinational                      29.54       39.57       0.958       70.07        34.9
Clock (Combinational)             0.0303           0   0.0001938     0.03049     0.01519
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              153.1       45.47       2.174       200.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      153.1       45.47       2.174       200.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                             0.01512           0   9.691e-05     0.01522     0.00758
clk1                             0.01517           0   9.691e-05     0.01527    0.007606
-----------------------------------------------------------------------------------------
Total                             0.0303           0   0.0001938     0.03049     0.01519
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:        FE_OCPC4873_n45206 (CKND16):          0.08483
*              Highest Leakage Power:                    U17714 (FA1D4):        0.0002603
*                Total Cap:      3.81741e-10 F
*                Total instances in design: 59979
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=1764.32MB/3297.09MB/1923.20MB)


Doing global timing/power optimization, Phase 1 
.........
Phase 1 finished in (cpu = 0:00:22.8) (real = 0:00:22.0) **

Finished Timing Update in (cpu = 0:00:28.3) (real = 0:00:28.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 0.9 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC 
........................................
...................................Checking setup slack degradation ...

End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC 
........................................
..Checking setup slack degradation ...

End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (0:58:15 mem=2258.2M) ***
Total net bbox length = 9.333e+05 (4.190e+05 5.142e+05) (ext = 9.075e+04)
Move report: Detail placement moves 487 insts, mean move: 1.84 um, max move: 13.60 um
	Max move on inst (FE_RC_303_0): (737.20, 233.20) --> (734.40, 244.00)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2258.2MB
Summary Report:
Instances move: 487 (out of 59979 movable)
Instances flipped: 0
Mean displacement: 1.84 um
Max displacement: 13.60 um (Instance: FE_RC_303_0) (737.2, 233.2) -> (734.4, 244)
	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
Total net bbox length = 9.341e+05 (4.193e+05 5.148e+05) (ext = 9.075e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2258.2MB
*** Finished refinePlace (0:58:16 mem=2258.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2258.2M)


Density : 0.5941
Max route overflow : 0.0000

Checking setup slack degradation ...
Checking setup slack degradation ...
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:58:18.9/0:58:25.0 (1.0), mem = 2258.2M
(I,S,L,T): WC_VIEW: 153.812, 45.0305, 2.10018, 200.942
Reclaim Optimization WNS Slack -0.009  TNS Slack -0.382 Density 59.41
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.41%|        -|  -0.009|  -0.382|   0:00:00.0| 2258.2M|
|    59.41%|        0|  -0.009|  -0.382|   0:00:01.0| 2258.2M|
|    59.41%|      349|  -0.009|  -0.405|   0:00:12.0| 2296.4M|
|    59.40%|      102|  -0.009|  -0.501|   0:00:12.0| 2294.4M|
|    59.40%|        3|  -0.009|  -0.501|   0:00:02.0| 2294.4M|
|    59.39%|      240|  -0.009|  -0.501|   0:00:13.0| 2294.4M|
|    59.39%|      133|  -0.009|  -0.500|   0:00:13.0| 2294.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.009  TNS Slack -0.500 Density 59.39
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 108 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:57.5) (real = 0:00:58.0) **
(I,S,L,T): WC_VIEW: 153.708, 44.9269, 2.09786, 200.732
*** PowerOpt [finish] : cpu/real = 0:00:58.0/0:00:57.9 (1.0), totSession cpu/real = 0:59:16.9/0:59:22.9 (1.0), mem = 2294.4M
*** Starting refinePlace (0:59:18 mem=2294.4M) ***
Total net bbox length = 9.340e+05 (4.194e+05 5.146e+05) (ext = 9.075e+04)
Move report: Detail placement moves 46 insts, mean move: 0.80 um, max move: 5.00 um
	Max move on inst (U19757): (670.40, 274.60) --> (669.00, 278.20)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2294.4MB
Summary Report:
Instances move: 46 (out of 59868 movable)
Instances flipped: 0
Mean displacement: 0.80 um
Max displacement: 5.00 um (Instance: U19757) (670.4, 274.6) -> (669, 278.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 9.340e+05 (4.194e+05 5.146e+05) (ext = 9.075e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2294.4MB
*** Finished refinePlace (0:59:20 mem=2294.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2294.4M)


Density : 0.5939
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.1 real=0:00:04.0 mem=2294.4M) ***
Checking setup slack degradation ...
GigaOpt Checkpoint: Internal hardenOpt -bandMultiplier 5 -allEndPoints -postEco -postEcoLefSafe -maxLocalDensity 0.98 -numThreads 1 -maxIter 1 
Info: 26 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:59:24.6/0:59:30.7 (1.0), mem = 2294.4M
(I,S,L,T): WC_VIEW: 153.708, 44.9269, 2.09786, 200.732
Info: 26 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.009|   -0.009|  -0.500|   -0.500|    59.39%|   0:00:00.0| 2303.9M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_2_/D                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=2335.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=2335.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 108 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 153.708, 44.9269, 2.09786, 200.732
*** SetupOpt [finish] : cpu/real = 0:00:12.7/0:00:12.6 (1.0), totSession cpu/real = 0:59:37.3/0:59:43.3 (1.0), mem = 2326.3M
Executing incremental physical updates
*** Starting refinePlace (0:59:38 mem=2326.3M) ***
Total net bbox length = 9.340e+05 (4.194e+05 5.146e+05) (ext = 9.075e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2326.3MB
Summary Report:
Instances move: 0 (out of 59868 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.340e+05 (4.194e+05 5.146e+05) (ext = 9.075e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2326.3MB
*** Finished refinePlace (0:59:40 mem=2326.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2326.3M)


Density : 0.5939
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.2 real=0:00:04.0 mem=2326.3M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1829.09MB/3469.38MB/1923.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1829.09MB/3469.38MB/1923.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1829.09MB/3469.38MB/1923.20MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 00:14:04 (2023-Mar-18 07:14:04 GMT)
2023-Mar-18 00:14:04 (2023-Mar-18 07:14:04 GMT): 10%
2023-Mar-18 00:14:04 (2023-Mar-18 07:14:04 GMT): 20%
2023-Mar-18 00:14:04 (2023-Mar-18 07:14:04 GMT): 30%
2023-Mar-18 00:14:04 (2023-Mar-18 07:14:04 GMT): 40%
2023-Mar-18 00:14:05 (2023-Mar-18 07:14:05 GMT): 50%
2023-Mar-18 00:14:05 (2023-Mar-18 07:14:05 GMT): 60%
2023-Mar-18 00:14:05 (2023-Mar-18 07:14:05 GMT): 70%
2023-Mar-18 00:14:05 (2023-Mar-18 07:14:05 GMT): 80%
2023-Mar-18 00:14:05 (2023-Mar-18 07:14:05 GMT): 90%

Finished Levelizing
2023-Mar-18 00:14:05 (2023-Mar-18 07:14:05 GMT)

Starting Activity Propagation
2023-Mar-18 00:14:05 (2023-Mar-18 07:14:05 GMT)
2023-Mar-18 00:14:06 (2023-Mar-18 07:14:06 GMT): 10%
2023-Mar-18 00:14:06 (2023-Mar-18 07:14:06 GMT): 20%

Finished Activity Propagation
2023-Mar-18 00:14:07 (2023-Mar-18 07:14:07 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1829.88MB/3469.38MB/1923.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 00:14:07 (2023-Mar-18 07:14:07 GMT)
 ... Calculating switching power
2023-Mar-18 00:14:08 (2023-Mar-18 07:14:08 GMT): 10%
2023-Mar-18 00:14:08 (2023-Mar-18 07:14:08 GMT): 20%
2023-Mar-18 00:14:08 (2023-Mar-18 07:14:08 GMT): 30%
2023-Mar-18 00:14:08 (2023-Mar-18 07:14:08 GMT): 40%
2023-Mar-18 00:14:08 (2023-Mar-18 07:14:08 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 00:14:09 (2023-Mar-18 07:14:09 GMT): 60%
2023-Mar-18 00:14:10 (2023-Mar-18 07:14:10 GMT): 70%
2023-Mar-18 00:14:12 (2023-Mar-18 07:14:12 GMT): 80%
2023-Mar-18 00:14:13 (2023-Mar-18 07:14:13 GMT): 90%

Finished Calculating power
2023-Mar-18 00:14:14 (2023-Mar-18 07:14:14 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:06, mem(process/total/peak)=1829.88MB/3469.38MB/1923.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1829.88MB/3469.38MB/1923.20MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=1829.88MB/3469.38MB/1923.20MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1829.88MB/3469.38MB/1923.20MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 00:14:14 (2023-Mar-18 07:14:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*       Power View : WC_VIEW
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      152.42638664 	   76.3995%
Total Switching Power:      44.91970368 	   22.5148%
Total Leakage Power:         2.16620334 	    1.0857%
Total Power:               199.51229302
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         123.5       5.913       1.215       130.7        65.5
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   7.303e-07
Combinational                      28.85       39.01       0.951       68.81       34.49
Clock (Combinational)             0.0303           0   0.0001938     0.03049     0.01528
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              152.4       44.92       2.166       199.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      152.4       44.92       2.166       199.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                             0.01512           0   9.691e-05     0.01522    0.007629
clk1                             0.01517           0   9.691e-05     0.01527    0.007654
-----------------------------------------------------------------------------------------
Total                             0.0303           0   0.0001938     0.03049     0.01528
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:        FE_OCPC4873_n45206 (CKND16):          0.09267
*              Highest Leakage Power:                    U17714 (FA1D4):        0.0002603
*                Total Cap:      3.81086e-10 F
*                Total instances in design: 59868
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=1831.68MB/3469.38MB/1923.20MB)

** Power Reclaim End WNS Slack -0.009  TNS Slack -0.500 
End: Power Optimization (cpu=0:03:18, real=0:03:17, mem=2139.96M, totSessionCpu=0:59:55).
**optDesign ... cpu = 0:49:56, real = 0:49:53, mem = 1744.6M, totSessionCpu=0:59:55 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=59868 and nets=61814 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2125.172M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39854
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=61554  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 61554 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 108 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.788400e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 61446 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.196689e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.10 sec, Real: 2.11 sec, Curr Mem: 2182.45 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2172.45)
Total number of fetched objects 61581
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2220.12 CPU=0:00:09.9 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2220.12 CPU=0:00:12.8 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:16.8 real=0:00:16.0 totSessionCpu=1:00:19 mem=2220.1M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1833.31MB/3363.20MB/1923.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1833.31MB/3363.20MB/1923.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1833.31MB/3363.20MB/1923.20MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 00:14:42 (2023-Mar-18 07:14:42 GMT)
2023-Mar-18 00:14:42 (2023-Mar-18 07:14:42 GMT): 10%
2023-Mar-18 00:14:42 (2023-Mar-18 07:14:42 GMT): 20%
2023-Mar-18 00:14:42 (2023-Mar-18 07:14:42 GMT): 30%
2023-Mar-18 00:14:42 (2023-Mar-18 07:14:42 GMT): 40%
2023-Mar-18 00:14:42 (2023-Mar-18 07:14:42 GMT): 50%
2023-Mar-18 00:14:42 (2023-Mar-18 07:14:42 GMT): 60%
2023-Mar-18 00:14:42 (2023-Mar-18 07:14:42 GMT): 70%
2023-Mar-18 00:14:42 (2023-Mar-18 07:14:42 GMT): 80%
2023-Mar-18 00:14:42 (2023-Mar-18 07:14:42 GMT): 90%

Finished Levelizing
2023-Mar-18 00:14:43 (2023-Mar-18 07:14:43 GMT)

Starting Activity Propagation
2023-Mar-18 00:14:43 (2023-Mar-18 07:14:43 GMT)
2023-Mar-18 00:14:44 (2023-Mar-18 07:14:44 GMT): 10%
2023-Mar-18 00:14:44 (2023-Mar-18 07:14:44 GMT): 20%

Finished Activity Propagation
2023-Mar-18 00:14:45 (2023-Mar-18 07:14:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=1834.99MB/3363.20MB/1923.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 00:14:45 (2023-Mar-18 07:14:45 GMT)
 ... Calculating switching power
2023-Mar-18 00:14:46 (2023-Mar-18 07:14:46 GMT): 10%
2023-Mar-18 00:14:46 (2023-Mar-18 07:14:46 GMT): 20%
2023-Mar-18 00:14:46 (2023-Mar-18 07:14:46 GMT): 30%
2023-Mar-18 00:14:46 (2023-Mar-18 07:14:46 GMT): 40%
2023-Mar-18 00:14:46 (2023-Mar-18 07:14:46 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 00:14:47 (2023-Mar-18 07:14:47 GMT): 60%
2023-Mar-18 00:14:48 (2023-Mar-18 07:14:48 GMT): 70%
2023-Mar-18 00:14:50 (2023-Mar-18 07:14:50 GMT): 80%
2023-Mar-18 00:14:50 (2023-Mar-18 07:14:50 GMT): 90%

Finished Calculating power
2023-Mar-18 00:14:52 (2023-Mar-18 07:14:52 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=1834.99MB/3363.20MB/1923.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1834.99MB/3363.20MB/1923.20MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=1834.99MB/3363.20MB/1923.20MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1834.99MB/3363.20MB/1923.20MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 00:14:52 (2023-Mar-18 07:14:52 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*       Power View : WC_VIEW
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      152.42630051 	   76.3995%
Total Switching Power:      44.91970368 	   22.5148%
Total Leakage Power:         2.16620334 	    1.0857%
Total Power:               199.51220688
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         123.5       5.913       1.215       130.7        65.5
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   7.303e-07
Combinational                      28.85       39.01       0.951       68.81       34.49
Clock (Combinational)             0.0303           0   0.0001938     0.03049     0.01528
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              152.4       44.92       2.166       199.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      152.4       44.92       2.166       199.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                             0.01512           0   9.691e-05     0.01522    0.007629
clk1                             0.01517           0   9.691e-05     0.01527    0.007654
-----------------------------------------------------------------------------------------
Total                             0.0303           0   0.0001938     0.03049     0.01528
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Total leakage power = 2.1662 mW
Cell usage statistics:  
Library tcbn65gpluswc , 59868 cells ( 100.000000%) , 2.1662 mW ( 100.000000%  ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=1837.59MB/3363.20MB/1923.20MB)


Output file is ./timingReports/fullchip_preCTS.power
**optDesign ... cpu = 0:50:34, real = 0:50:31, mem = 1751.9M, totSessionCpu=1:00:32 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:50:34, real = 0:50:31, mem = 1741.7M, totSessionCpu=1:00:32 **
** Profile ** Start :  cpu=0:00:00.0, mem=2134.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2134.1M
** Profile ** Overall slacks :  cpu=0:00:01.6, mem=2144.1M
** Profile ** Total reports :  cpu=0:00:00.7, mem=2136.1M
** Profile ** DRVs :  cpu=0:00:03.4, mem=2134.1M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.019  | -0.019  |  0.284  |  0.002  |
|           TNS (ns):| -0.752  | -0.752  |  0.000  |  0.000  |
|    Violating Paths:|   231   |   231   |    0    |    0    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.390%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2134.1M
**optDesign ... cpu = 0:50:39, real = 0:50:38, mem = 1726.3M, totSessionCpu=1:00:38 **
*** Finished optDesign ***
cleaningup cpe interface
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:59:53, real = 0:59:52, mem = 2071.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 0 error(s)

#% Begin save design ... (date=03/18 00:15:01, mem=1646.3M)
% Begin Save ccopt configuration ... (date=03/18 00:15:01, mem=1646.3M)
% End Save ccopt configuration ... (date=03/18 00:15:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1646.5M, current mem=1646.5M)
% Begin Save netlist data ... (date=03/18 00:15:01, mem=1646.5M)
Writing Binary DB to placement.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/18 00:15:01, total cpu=0:00:00.2, real=0:00:00.0, peak res=1646.5M, current mem=1646.5M)
Saving congestion map file placement.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/18 00:15:02, mem=1647.7M)
Saving AAE Data ...
% End Save AAE data ... (date=03/18 00:15:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1647.7M, current mem=1647.7M)
% Begin Save clock tree data ... (date=03/18 00:15:03, mem=1648.0M)
% End Save clock tree data ... (date=03/18 00:15:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1648.0M, current mem=1648.0M)
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/18 00:15:03, mem=1648.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/18 00:15:03, total cpu=0:00:00.2, real=0:00:00.0, peak res=1648.1M, current mem=1648.1M)
Saving PG file placement.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=2071.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/18 00:15:04, mem=1648.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/18 00:15:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1648.1M, current mem=1648.1M)
% Begin Save routing data ... (date=03/18 00:15:04, mem=1648.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=2071.1M) ***
% End Save routing data ... (date=03/18 00:15:05, total cpu=0:00:00.7, real=0:00:01.0, peak res=1648.9M, current mem=1648.9M)
Saving property file placement.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2074.1M) ***
Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/18 00:15:05, mem=1648.9M)
% End Save power constraints data ... (date=03/18 00:15:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1648.9M, current mem=1648.9M)
Generated self-contained design placement.enc.dat.tmp
#% End save design ... (date=03/18 00:15:07, total cpu=0:00:04.3, real=0:00:06.0, peak res=1648.9M, current mem=1645.9M)
*** Message Summary: 0 warning(s), 0 error(s)

Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./fullchip.ccopt
#% Begin ccopt_design (date=03/18 00:15:12, mem=1604.3M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk2...
  clock_tree clk2 contains 10264 sinks and 0 clock gates.
  Extraction for clk2 complete.
Extracting original clock gating for clk2 done.
Extracting original clock gating for clk1...
  clock_tree clk1 contains 10264 sinks and 0 clock gates.
  Extraction for clk1 complete.
Extracting original clock gating for clk1 done.
The skew group clk1/CON was created. It contains 10264 sinks and 1 sources.
The skew group clk2/CON was created. It contains 10264 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2086.6M, init mem=2092.6M)
*info: Placed = 59868         
*info: Unplaced = 0           
Placement Density:59.39%(297858/501528)
Placement Density (including fixed std cells):59.39%(297858/501528)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2086.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 501527.520um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------
Cell       Instance count    Source         Eligible library cells
------------------------------------------------------------------
CKAN2D0          24          library set    {CKAN2D1 CKAN2D0}
------------------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       10264
  Delay constrained sinks:     10264
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       10264
  Delay constrained sinks:     10264
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 10264 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.6 real=0:00:02.6)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.2 real=0:00:03.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.2 real=0:00:03.2)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-18 00:15:25 (2023-Mar-18 07:15:25 GMT)
2023-Mar-18 00:15:26 (2023-Mar-18 07:15:26 GMT): 10%
2023-Mar-18 00:15:26 (2023-Mar-18 07:15:26 GMT): 20%

Finished Activity Propagation
2023-Mar-18 00:15:27 (2023-Mar-18 07:15:27 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 20528 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 20528 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39854
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=61554  numIgnoredNets=0
[NR-eGR] There are 26 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 61554 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 108 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.788400e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 61446 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.196689e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 222946
[NR-eGR]     M2  (2V) length: 5.052319e+05um, number of vias: 343439
[NR-eGR]     M3  (3H) length: 5.180122e+05um, number of vias: 12572
[NR-eGR]     M4  (4V) length: 1.461623e+05um, number of vias: 2932
[NR-eGR]     M5  (5H) length: 4.050170e+04um, number of vias: 1358
[NR-eGR]     M6  (6V) length: 1.544366e+04um, number of vias: 831
[NR-eGR]     M7  (7H) length: 5.145000e+03um, number of vias: 1096
[NR-eGR]     M8  (8V) length: 8.062345e+03um, number of vias: 0
[NR-eGR] Total length: 1.238559e+06um, number of vias: 585174
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.504600e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.73 sec, Real: 3.74 sec, Curr Mem: 2124.85 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:03.9 real=0:00:03.9)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.5 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 501527.520um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------
Cell       Instance count    Source         Eligible library cells
------------------------------------------------------------------
CKAN2D0          24          library set    {CKAN2D1 CKAN2D0}
------------------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       10264
  Delay constrained sinks:     10264
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       10264
  Delay constrained sinks:     10264
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 10264 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.5 real=0:00:02.5)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:09.2 real=0:00:09.2)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=24, total=24
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=51.840um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5995.200um, total=5995.200um
    Clock DAG library cell distribution before merging {count}:
     Logics: CKAN2D0: 24 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                             24
    Globally unique logic expressions              24
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  24
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.8 real=0:00:00.8)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=24, total=24
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=51.840um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5995.200um, total=5995.200um
    Clock DAG library cell distribution before clustering {count}:
     Logics: CKAN2D1: 24 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk2...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clustering clock_tree clk2 done.
    Clustering clock_tree clk1...
    Clustering clock_tree clk1 done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=272, i=0, icg=0, nicg=0, l=24, total=296
      cell areas       : b=2737.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2789.280um^2
      hp wire lengths  : top=0.000um, trunk=9110.800um, leaf=22392.600um, total=31503.400um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 270 CKBD12: 2 
     Logics: CKAN2D1: 24 
    Bottom-up phase done. (took cpu=0:00:10.7 real=0:00:10.6)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (1:01:26 mem=2200.0M) ***
Total net bbox length = 9.600e+05 (4.324e+05 5.276e+05) (ext = 9.145e+04)
Move report: Detail placement moves 2488 insts, mean move: 1.29 um, max move: 7.60 um
	Max move on inst (CTS_ccl_a_buf_00225): (465.20, 359.20) --> (472.80, 359.20)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2200.0MB
Summary Report:
Instances move: 2488 (out of 60140 movable)
Instances flipped: 0
Mean displacement: 1.29 um
Max displacement: 7.60 um (Instance: CTS_ccl_a_buf_00225) (465.2, 359.2) -> (472.8, 359.2)
	Length: 28 sites, height: 1 rows, site name: core, cell type: CKBD16
Total net bbox length = 9.615e+05 (4.331e+05 5.284e+05) (ext = 9.146e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2200.0MB
*** Finished refinePlace (1:01:29 mem=2200.0M) ***
    Moved 1221, flipped 350 and cell swapped 0 of 20824 clock instance(s) during refinement.
    The largest move was 7.6 microns for CTS_ccl_a_buf_00225.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.0 real=0:00:04.0)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,0.94)              1
    [0.94,1.68)             2
    [1.68,2.42)             2
    [2.42,3.16)             0
    [3.16,3.9)             56
    [3.9,4.64)              0
    [4.64,5.38)             0
    [5.38,6.12)             1
    [6.12,6.86)             0
    [6.86,7.6)              4
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
         7.6         (465.200,359.200)    (472.800,359.200)    CTS_ccl_a_buf_00225 (a lib_cell CKBD16) at (472.800,359.200), in power domain auto-default
         7.2         (465.200,359.200)    (465.200,366.400)    CTS_ccl_a_buf_00222 (a lib_cell CKBD16) at (465.200,366.400), in power domain auto-default
         7.2         (243.200,497.800)    (243.200,505.000)    CTS_ccl_a_buf_00832 (a lib_cell CKBD16) at (243.200,505.000), in power domain auto-default
         7.2         (243.200,355.600)    (243.200,348.400)    CTS_ccl_buf_00868 (a lib_cell CKBD16) at (243.200,348.400), in power domain auto-default
         5.4         (465.200,357.400)    (465.200,362.800)    CTS_ccl_a_buf_00201 (a lib_cell CKBD16) at (465.200,362.800), in power domain auto-default
         3.8         (548.200,134.200)    (544.400,134.200)    cell U52164 (a lib_cell CKAN2D1) at (544.400,134.200), in power domain auto-default
         3.6         (243.200,355.600)    (243.200,359.200)    CTS_ccl_a_buf_00675 (a lib_cell CKBD16) at (243.200,359.200), in power domain auto-default
         3.6         (243.200,181.000)    (243.200,184.600)    CTS_ccl_a_buf_00572 (a lib_cell CKBD16) at (243.200,184.600), in power domain auto-default
         3.6         (465.200,415.000)    (465.200,411.400)    CTS_ccl_buf_00450 (a lib_cell CKBD16) at (465.200,411.400), in power domain auto-default
         3.6         (355.800,636.400)    (355.800,640.000)    CTS_ccl_buf_00451 (a lib_cell CKBD16) at (355.800,640.000), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:05.8 real=0:00:05.8)
    Clock DAG stats after 'Clustering':
      cell counts      : b=272, i=0, icg=0, nicg=0, l=24, total=296
      cell areas       : b=2737.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2789.280um^2
      cell capacitance : b=1.494pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.511pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.919pF, leaf=13.226pF, total=15.145pF
      wire lengths     : top=0.000um, trunk=12492.795um, leaf=77080.248um, total=89573.043um
      hp wire lengths  : top=0.000um, trunk=9379.000um, leaf=22442.200um, total=31821.200um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=79 avg=0.053ns sd=0.022ns min=0.012ns max=0.089ns {43 <= 0.063ns, 34 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.089ns sd=0.006ns min=0.069ns max=0.104ns {0 <= 0.063ns, 47 <= 0.084ns, 136 <= 0.094ns, 32 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 270 CKBD12: 2 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.285, max=0.393, avg=0.358, sd=0.030], skew [0.107 vs 0.057*], 84.5% {0.342, 0.393} (wid=0.043 ws=0.035) (gid=0.373 gs=0.102)
    Skew group summary after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.285, max=0.393, avg=0.358, sd=0.030], skew [0.107 vs 0.057*], 84.5% {0.342, 0.393} (wid=0.043 ws=0.035) (gid=0.373 gs=0.102)
      skew_group clk2/CON: insertion delay [min=0.392, max=0.450, avg=0.425, sd=0.015], skew [0.058 vs 0.057*], 100% {0.392, 0.450} (wid=0.057 ws=0.039) (gid=0.410 gs=0.066)
    Legalizer API calls during this step: 4425 succeeded with high effort: 4425 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:17.2 real=0:00:17.1)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       298 (unrouted=298, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 61788 (unrouted=284, trialRouted=61504, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=260, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 298 nets for routing of which 298 have one or more fixed wires.
(ccopt eGR): Start to route 298 all nets
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 71686
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=61826  numIgnoredNets=61528
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 298 clock nets ( 298 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 298 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 298 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 8.698860e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 214 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 214 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.567980e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 148 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 148 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.058750e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 63 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 63 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.461788e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 223442
[NR-eGR]     M2  (2V) length: 4.857620e+05um, number of vias: 330664
[NR-eGR]     M3  (3H) length: 5.187604e+05um, number of vias: 22505
[NR-eGR]     M4  (4V) length: 1.705253e+05um, number of vias: 4638
[NR-eGR]     M5  (5H) length: 4.569230e+04um, number of vias: 2333
[NR-eGR]     M6  (6V) length: 1.767226e+04um, number of vias: 831
[NR-eGR]     M7  (7H) length: 5.145000e+03um, number of vias: 1096
[NR-eGR]     M8  (8V) length: 8.062345e+03um, number of vias: 0
[NR-eGR] Total length: 1.251620e+06um, number of vias: 585509
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.836780e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 21120
[NR-eGR]     M2  (2V) length: 2.053440e+04um, number of vias: 26029
[NR-eGR]     M3  (3H) length: 3.574520e+04um, number of vias: 10263
[NR-eGR]     M4  (4V) length: 2.466900e+04um, number of vias: 1706
[NR-eGR]     M5  (5H) length: 5.190600e+03um, number of vias: 975
[NR-eGR]     M6  (6V) length: 2.228600e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.836780e+04um, number of vias: 60093
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8.836780e+04um, number of vias: 60093
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.25 sec, Real: 2.25 sec, Curr Mem: 2140.95 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_9957_ieng6-ece-04.ucsd.edu_rkarki_1rBDy7/.rgf7iYY00
      Early Global Route - eGR->NR step done. (took cpu=0:00:02.6 real=0:00:02.6)
    Routing using eGR only done.
Net route status summary:
  Clock:       298 (unrouted=0, trialRouted=0, noStatus=0, routed=298, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 61788 (unrouted=284, trialRouted=61504, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=260, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39854
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 298  Num Prerouted Wires = 60495
[NR-eGR] Read numTotalNets=61826  numIgnoredNets=298
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 61528 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 108 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.786600e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 61420 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.131095e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 2.18 seconds, mem = 2192.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 223490
[NR-eGR]     M2  (2V) length: 4.612665e+05um, number of vias: 326693
[NR-eGR]     M3  (3H) length: 4.919824e+05um, number of vias: 27325
[NR-eGR]     M4  (4V) length: 1.806769e+05um, number of vias: 7211
[NR-eGR]     M5  (5H) length: 7.419060e+04um, number of vias: 2839
[NR-eGR]     M6  (6V) length: 3.303817e+04um, number of vias: 843
[NR-eGR]     M7  (7H) length: 5.314000e+03um, number of vias: 1105
[NR-eGR]     M8  (8V) length: 8.425745e+03um, number of vias: 0
[NR-eGR] Total length: 1.254894e+06um, number of vias: 589506
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.48 seconds, mem = 2158.3M
End of congRepair (cpu=0:00:03.7, real=0:00:04.0)
    Congestion Repair done. (took cpu=0:00:03.8 real=0:00:03.8)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:07.6 real=0:00:07.6)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=60140 and nets=62086 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 2164.340M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.2 real=0:00:01.2)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=272, i=0, icg=0, nicg=0, l=24, total=296
    cell areas       : b=2737.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2789.280um^2
    cell capacitance : b=1.494pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.511pF
    sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.958pF, leaf=13.470pF, total=15.428pF
    wire lengths     : top=0.000um, trunk=12492.795um, leaf=77080.248um, total=89573.043um
    hp wire lengths  : top=0.000um, trunk=9379.000um, leaf=22442.200um, total=31821.200um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=79 avg=0.053ns sd=0.022ns min=0.012ns max=0.090ns {43 <= 0.063ns, 34 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=219 avg=0.090ns sd=0.006ns min=0.070ns max=0.105ns {0 <= 0.063ns, 40 <= 0.084ns, 137 <= 0.094ns, 38 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 270 CKBD12: 2 
   Logics: CKAN2D1: 24 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.286, max=0.393, avg=0.358, sd=0.030], skew [0.107 vs 0.057*], 84.5% {0.344, 0.393} (wid=0.043 ws=0.035) (gid=0.373 gs=0.102)
  Skew group summary after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.286, max=0.393, avg=0.358, sd=0.030], skew [0.107 vs 0.057*], 84.5% {0.344, 0.393} (wid=0.043 ws=0.035) (gid=0.373 gs=0.102)
    skew_group clk2/CON: insertion delay [min=0.396, max=0.452, avg=0.428, sd=0.015], skew [0.056 vs 0.057], 100% {0.396, 0.452} (wid=0.058 ws=0.040) (gid=0.412 gs=0.064)
  CongRepair After Initial Clustering done. (took cpu=0:00:10.5 real=0:00:10.5)
  Stage::Clustering done. (took cpu=0:00:27.8 real=0:00:27.7)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=272, i=0, icg=0, nicg=0, l=24, total=296
      cell areas       : b=2737.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2789.280um^2
      cell capacitance : b=1.494pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.511pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.958pF, leaf=13.470pF, total=15.428pF
      wire lengths     : top=0.000um, trunk=12492.795um, leaf=77080.248um, total=89573.043um
      hp wire lengths  : top=0.000um, trunk=9379.000um, leaf=22442.200um, total=31821.200um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=79 avg=0.053ns sd=0.022ns min=0.012ns max=0.090ns {43 <= 0.063ns, 34 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.090ns sd=0.006ns min=0.070ns max=0.105ns {0 <= 0.063ns, 40 <= 0.084ns, 137 <= 0.094ns, 38 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 270 CKBD12: 2 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.286, max=0.393], skew [0.107 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.286, max=0.393], skew [0.107 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.396, max=0.452], skew [0.056 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.4 real=0:00:00.4)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=272, i=0, icg=0, nicg=0, l=24, total=296
      cell areas       : b=2737.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2789.280um^2
      cell capacitance : b=1.494pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.511pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.958pF, leaf=13.470pF, total=15.428pF
      wire lengths     : top=0.000um, trunk=12492.795um, leaf=77080.248um, total=89573.043um
      hp wire lengths  : top=0.000um, trunk=9379.000um, leaf=22442.200um, total=31821.200um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=79 avg=0.053ns sd=0.022ns min=0.012ns max=0.090ns {43 <= 0.063ns, 34 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.090ns sd=0.006ns min=0.070ns max=0.105ns {0 <= 0.063ns, 40 <= 0.084ns, 137 <= 0.094ns, 38 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 270 CKBD12: 2 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.286, max=0.393, avg=0.358, sd=0.030], skew [0.107 vs 0.057*], 84.5% {0.344, 0.393} (wid=0.043 ws=0.035) (gid=0.373 gs=0.102)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.286, max=0.393, avg=0.358, sd=0.030], skew [0.107 vs 0.057*], 84.5% {0.344, 0.393} (wid=0.043 ws=0.035) (gid=0.373 gs=0.102)
      skew_group clk2/CON: insertion delay [min=0.396, max=0.452, avg=0.428, sd=0.015], skew [0.056 vs 0.057], 100% {0.396, 0.452} (wid=0.058 ws=0.040) (gid=0.412 gs=0.064)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::DRV Fixing done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2705.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2756.880um^2
      cell capacitance : b=1.476pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.493pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.945pF, leaf=13.470pF, total=15.415pF
      wire lengths     : top=0.000um, trunk=12422.896um, leaf=77080.248um, total=89503.144um
      hp wire lengths  : top=0.000um, trunk=9109.400um, leaf=22442.200um, total=31551.600um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=76 avg=0.056ns sd=0.023ns min=0.022ns max=0.098ns {38 <= 0.063ns, 33 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.090ns sd=0.006ns min=0.070ns max=0.105ns {0 <= 0.063ns, 40 <= 0.084ns, 137 <= 0.094ns, 38 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 266 CKBD12: 3 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.246, max=0.367], skew [0.122 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.246, max=0.367], skew [0.122 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.312, max=0.414], skew [0.102 vs 0.057*]
    Legalizer API calls during this step: 57 succeeded with high effort: 57 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.4 real=0:00:00.4)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2705.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2756.880um^2
      cell capacitance : b=1.476pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.493pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.945pF, leaf=13.470pF, total=15.415pF
      wire lengths     : top=0.000um, trunk=12422.896um, leaf=77080.248um, total=89503.144um
      hp wire lengths  : top=0.000um, trunk=9109.400um, leaf=22442.200um, total=31551.600um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=76 avg=0.056ns sd=0.023ns min=0.022ns max=0.098ns {38 <= 0.063ns, 33 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.090ns sd=0.006ns min=0.070ns max=0.105ns {0 <= 0.063ns, 40 <= 0.084ns, 137 <= 0.094ns, 38 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 266 CKBD12: 3 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.246, max=0.367], skew [0.122 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.246, max=0.367], skew [0.122 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.312, max=0.414], skew [0.102 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.2 real=0:00:00.2)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=270, i=0, icg=0, nicg=0, l=24, total=294
      cell areas       : b=2708.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2760.120um^2
      cell capacitance : b=1.478pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.495pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.946pF, leaf=13.470pF, total=15.417pF
      wire lengths     : top=0.000um, trunk=12431.296um, leaf=77080.248um, total=89511.544um
      hp wire lengths  : top=0.000um, trunk=9116.600um, leaf=22442.200um, total=31558.800um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=77 avg=0.055ns sd=0.023ns min=0.022ns max=0.098ns {40 <= 0.063ns, 33 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.090ns sd=0.006ns min=0.070ns max=0.105ns {0 <= 0.063ns, 40 <= 0.084ns, 137 <= 0.094ns, 38 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 266 CKBD12: 3 CKBD4: 1 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.246, max=0.366], skew [0.120 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.246, max=0.366], skew [0.120 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.312, max=0.414], skew [0.102 vs 0.057*]
    Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2698.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2750.040um^2
      cell capacitance : b=1.473pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.490pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.944pF, leaf=13.470pF, total=15.414pF
      wire lengths     : top=0.000um, trunk=12415.195um, leaf=77080.248um, total=89495.444um
      hp wire lengths  : top=0.000um, trunk=9098.000um, leaf=22442.200um, total=31540.200um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=76 avg=0.056ns sd=0.023ns min=0.022ns max=0.098ns {38 <= 0.063ns, 32 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.090ns sd=0.006ns min=0.070ns max=0.105ns {0 <= 0.063ns, 40 <= 0.084ns, 137 <= 0.094ns, 38 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 265 CKBD12: 3 CKBD4: 1 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.246, max=0.364], skew [0.118 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.246, max=0.364], skew [0.118 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.312, max=0.414], skew [0.102 vs 0.057*]
    Legalizer API calls during this step: 63 succeeded with high effort: 63 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:01.0 real=0:00:01.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2696.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2748.240um^2
      cell capacitance : b=1.472pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.488pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.938pF, leaf=13.471pF, total=15.409pF
      wire lengths     : top=0.000um, trunk=12382.796um, leaf=77085.446um, total=89468.243um
      hp wire lengths  : top=0.000um, trunk=9091.400um, leaf=22452.400um, total=31543.800um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=76 avg=0.055ns sd=0.023ns min=0.022ns max=0.098ns {40 <= 0.063ns, 31 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.090ns sd=0.006ns min=0.070ns max=0.105ns {0 <= 0.063ns, 40 <= 0.084ns, 136 <= 0.094ns, 39 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 264 CKBD12: 3 CKBD8: 2 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.245, max=0.339, avg=0.310, sd=0.026], skew [0.094 vs 0.057*], 84.5% {0.295, 0.339} (wid=0.048 ws=0.033) (gid=0.313 gs=0.096)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.245, max=0.339, avg=0.310, sd=0.026], skew [0.094 vs 0.057*], 84.5% {0.295, 0.339} (wid=0.048 ws=0.033) (gid=0.313 gs=0.096)
      skew_group clk2/CON: insertion delay [min=0.312, max=0.402, avg=0.378, sd=0.022], skew [0.090 vs 0.057*], 84.9% {0.358, 0.402} (wid=0.058 ws=0.036) (gid=0.365 gs=0.102)
    Legalizer API calls during this step: 533 succeeded with high effort: 533 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:05.0 real=0:00:05.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:07.0 real=0:00:07.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:35.8 real=0:00:35.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2696.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2748.240um^2
      cell capacitance : b=1.472pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.488pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.924pF, leaf=13.471pF, total=15.395pF
      wire lengths     : top=0.000um, trunk=12286.898um, leaf=77085.446um, total=89372.344um
      hp wire lengths  : top=0.000um, trunk=9096.000um, leaf=22452.400um, total=31548.400um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=76 avg=0.055ns sd=0.023ns min=0.021ns max=0.098ns {40 <= 0.063ns, 31 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.090ns sd=0.006ns min=0.070ns max=0.105ns {0 <= 0.063ns, 40 <= 0.084ns, 136 <= 0.094ns, 39 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 264 CKBD12: 3 CKBD8: 2 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.246, max=0.335], skew [0.089 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.246, max=0.335], skew [0.089 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.312, max=0.402], skew [0.089 vs 0.057*]
    Legalizer API calls during this step: 167 succeeded with high effort: 167 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2460.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2512.800um^2
      cell capacitance : b=1.345pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.362pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.912pF, leaf=13.469pF, total=15.381pF
      wire lengths     : top=0.000um, trunk=12215.598um, leaf=77076.745um, total=89292.343um
      hp wire lengths  : top=0.000um, trunk=9096.000um, leaf=22452.400um, total=31548.400um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=76 avg=0.061ns sd=0.021ns min=0.021ns max=0.097ns {37 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.091ns sd=0.006ns min=0.073ns max=0.105ns {0 <= 0.063ns, 21 <= 0.084ns, 142 <= 0.094ns, 45 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 212 CKBD12: 30 CKBD8: 3 CKBD6: 6 CKBD4: 2 CKBD3: 6 CKBD2: 10 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.259, max=0.337], skew [0.078 vs 0.057*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.259, max=0.337], skew [0.078 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.335, max=0.402], skew [0.067 vs 0.057*]
    Legalizer API calls during this step: 694 succeeded with high effort: 694 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:04.5 real=0:00:04.5)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2458.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2510.640um^2
      cell capacitance : b=1.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.361pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.935pF, leaf=13.469pF, total=15.404pF
      wire lengths     : top=0.000um, trunk=12369.696um, leaf=77076.745um, total=89446.441um
      hp wire lengths  : top=0.000um, trunk=9305.000um, leaf=22452.400um, total=31757.400um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=76 avg=0.062ns sd=0.022ns min=0.021ns max=0.102ns {36 <= 0.063ns, 25 <= 0.084ns, 11 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.091ns sd=0.006ns min=0.073ns max=0.105ns {0 <= 0.063ns, 21 <= 0.084ns, 142 <= 0.094ns, 45 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 211 CKBD12: 31 CKBD8: 3 CKBD6: 6 CKBD4: 2 CKBD3: 6 CKBD2: 10 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.281, max=0.337, avg=0.322, sd=0.015], skew [0.056 vs 0.057], 100% {0.281, 0.337} (wid=0.053 ws=0.043) (gid=0.320 gs=0.079)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.281, max=0.337, avg=0.322, sd=0.015], skew [0.056 vs 0.057], 100% {0.281, 0.337} (wid=0.053 ws=0.043) (gid=0.320 gs=0.079)
      skew_group clk2/CON: insertion delay [min=0.346, max=0.401, avg=0.384, sd=0.012], skew [0.054 vs 0.057], 100% {0.346, 0.401} (wid=0.063 ws=0.042) (gid=0.362 gs=0.055)
    Legalizer API calls during this step: 139 succeeded with high effort: 139 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:01.5 real=0:00:01.5)
  Stage::Reducing Power done. (took cpu=0:00:06.7 real=0:00:06.6)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:02.2 real=0:00:02.2)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.8 real=0:00:00.8)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 296 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
          cell areas       : b=2458.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2510.640um^2
          cell capacitance : b=1.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.361pF
          sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.935pF, leaf=13.469pF, total=15.404pF
          wire lengths     : top=0.000um, trunk=12369.696um, leaf=77076.745um, total=89446.441um
          hp wire lengths  : top=0.000um, trunk=9305.000um, leaf=22452.400um, total=31757.400um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=76 avg=0.062ns sd=0.022ns min=0.021ns max=0.102ns {36 <= 0.063ns, 25 <= 0.084ns, 11 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=219 avg=0.091ns sd=0.006ns min=0.073ns max=0.105ns {0 <= 0.063ns, 21 <= 0.084ns, 142 <= 0.094ns, 45 <= 0.100ns, 11 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 211 CKBD12: 31 CKBD8: 3 CKBD6: 6 CKBD4: 2 CKBD3: 6 CKBD2: 10 
         Logics: CKAN2D1: 24 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.3 real=0:00:00.3)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
          cell areas       : b=2458.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2510.640um^2
          cell capacitance : b=1.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.361pF
          sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.935pF, leaf=13.469pF, total=15.404pF
          wire lengths     : top=0.000um, trunk=12369.696um, leaf=77076.745um, total=89446.441um
          hp wire lengths  : top=0.000um, trunk=9305.000um, leaf=22452.400um, total=31757.400um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=76 avg=0.062ns sd=0.022ns min=0.021ns max=0.102ns {36 <= 0.063ns, 25 <= 0.084ns, 11 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=219 avg=0.091ns sd=0.006ns min=0.073ns max=0.105ns {0 <= 0.063ns, 21 <= 0.084ns, 142 <= 0.094ns, 45 <= 0.100ns, 11 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 211 CKBD12: 31 CKBD8: 3 CKBD6: 6 CKBD4: 2 CKBD3: 6 CKBD2: 10 
         Logics: CKAN2D1: 24 
        Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:02.5 real=0:00:02.5)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
          cell areas       : b=2458.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2510.640um^2
          cell capacitance : b=1.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.361pF
          sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.935pF, leaf=13.469pF, total=15.404pF
          wire lengths     : top=0.000um, trunk=12369.696um, leaf=77076.745um, total=89446.441um
          hp wire lengths  : top=0.000um, trunk=9305.000um, leaf=22452.400um, total=31757.400um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=76 avg=0.062ns sd=0.022ns min=0.021ns max=0.102ns {36 <= 0.063ns, 25 <= 0.084ns, 11 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=219 avg=0.091ns sd=0.006ns min=0.073ns max=0.105ns {0 <= 0.063ns, 21 <= 0.084ns, 142 <= 0.094ns, 45 <= 0.100ns, 11 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 211 CKBD12: 31 CKBD8: 3 CKBD6: 6 CKBD4: 2 CKBD3: 6 CKBD2: 10 
         Logics: CKAN2D1: 24 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2458.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2510.640um^2
      cell capacitance : b=1.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.361pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.935pF, leaf=13.469pF, total=15.404pF
      wire lengths     : top=0.000um, trunk=12369.696um, leaf=77076.745um, total=89446.441um
      hp wire lengths  : top=0.000um, trunk=9305.000um, leaf=22452.400um, total=31757.400um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=76 avg=0.062ns sd=0.022ns min=0.021ns max=0.102ns {36 <= 0.063ns, 25 <= 0.084ns, 11 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.091ns sd=0.006ns min=0.073ns max=0.105ns {0 <= 0.063ns, 21 <= 0.084ns, 142 <= 0.094ns, 45 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 211 CKBD12: 31 CKBD8: 3 CKBD6: 6 CKBD4: 2 CKBD3: 6 CKBD2: 10 
     Logics: CKAN2D1: 24 
    Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:06.3 real=0:00:06.3)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
    cell areas       : b=2458.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2510.640um^2
    cell capacitance : b=1.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.361pF
    sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.935pF, leaf=13.469pF, total=15.404pF
    wire lengths     : top=0.000um, trunk=12369.696um, leaf=77076.745um, total=89446.441um
    hp wire lengths  : top=0.000um, trunk=9305.000um, leaf=22452.400um, total=31757.400um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=76 avg=0.062ns sd=0.022ns min=0.021ns max=0.102ns {36 <= 0.063ns, 25 <= 0.084ns, 11 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=219 avg=0.091ns sd=0.006ns min=0.073ns max=0.105ns {0 <= 0.063ns, 21 <= 0.084ns, 142 <= 0.094ns, 45 <= 0.100ns, 11 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 211 CKBD12: 31 CKBD8: 3 CKBD6: 6 CKBD4: 2 CKBD3: 6 CKBD2: 10 
   Logics: CKAN2D1: 24 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.281, max=0.337], skew [0.056 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.281, max=0.337], skew [0.056 vs 0.057]
    skew_group clk2/CON: insertion delay [min=0.346, max=0.401], skew [0.054 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2458.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2510.640um^2
      cell capacitance : b=1.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.361pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.935pF, leaf=13.469pF, total=15.404pF
      wire lengths     : top=0.000um, trunk=12369.696um, leaf=77076.745um, total=89446.441um
      hp wire lengths  : top=0.000um, trunk=9305.000um, leaf=22452.400um, total=31757.400um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=76 avg=0.062ns sd=0.022ns min=0.021ns max=0.102ns {36 <= 0.063ns, 25 <= 0.084ns, 11 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.091ns sd=0.006ns min=0.073ns max=0.105ns {0 <= 0.063ns, 21 <= 0.084ns, 142 <= 0.094ns, 45 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 211 CKBD12: 31 CKBD8: 3 CKBD6: 6 CKBD4: 2 CKBD3: 6 CKBD2: 10 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.281, max=0.337], skew [0.056 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.281, max=0.337], skew [0.056 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.346, max=0.401], skew [0.054 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.6 real=0:00:00.6)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:01.2 real=0:00:01.2)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
          cell areas       : b=2458.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2510.640um^2
          cell capacitance : b=1.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.361pF
          sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.935pF, leaf=13.469pF, total=15.404pF
          wire lengths     : top=0.000um, trunk=12369.696um, leaf=77076.745um, total=89446.441um
          hp wire lengths  : top=0.000um, trunk=9305.000um, leaf=22452.400um, total=31757.400um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=76 avg=0.062ns sd=0.022ns min=0.021ns max=0.102ns {36 <= 0.063ns, 25 <= 0.084ns, 11 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=219 avg=0.091ns sd=0.006ns min=0.073ns max=0.105ns {0 <= 0.063ns, 21 <= 0.084ns, 142 <= 0.094ns, 45 <= 0.100ns, 11 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 211 CKBD12: 31 CKBD8: 3 CKBD6: 6 CKBD4: 2 CKBD3: 6 CKBD2: 10 
         Logics: CKAN2D1: 24 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2458.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2510.640um^2
      cell capacitance : b=1.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.361pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.935pF, leaf=13.469pF, total=15.404pF
      wire lengths     : top=0.000um, trunk=12369.696um, leaf=77076.745um, total=89446.441um
      hp wire lengths  : top=0.000um, trunk=9305.000um, leaf=22452.400um, total=31757.400um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=76 avg=0.062ns sd=0.022ns min=0.021ns max=0.102ns {36 <= 0.063ns, 25 <= 0.084ns, 11 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.091ns sd=0.006ns min=0.073ns max=0.105ns {0 <= 0.063ns, 21 <= 0.084ns, 142 <= 0.094ns, 45 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 211 CKBD12: 31 CKBD8: 3 CKBD6: 6 CKBD4: 2 CKBD3: 6 CKBD2: 10 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.281, max=0.337], skew [0.056 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.281, max=0.337], skew [0.056 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.346, max=0.401], skew [0.054 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:01.8 real=0:00:01.8)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2458.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2510.640um^2
      cell capacitance : b=1.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.361pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.935pF, leaf=13.469pF, total=15.404pF
      wire lengths     : top=0.000um, trunk=12369.696um, leaf=77076.745um, total=89446.441um
      hp wire lengths  : top=0.000um, trunk=9305.000um, leaf=22452.400um, total=31757.400um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=76 avg=0.062ns sd=0.022ns min=0.021ns max=0.102ns {36 <= 0.063ns, 25 <= 0.084ns, 11 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.091ns sd=0.006ns min=0.073ns max=0.105ns {0 <= 0.063ns, 21 <= 0.084ns, 142 <= 0.094ns, 45 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 211 CKBD12: 31 CKBD8: 3 CKBD6: 6 CKBD4: 2 CKBD3: 6 CKBD2: 10 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.281, max=0.337], skew [0.056 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.281, max=0.337], skew [0.056 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.346, max=0.401], skew [0.054 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2458.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2510.640um^2
      cell capacitance : b=1.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.361pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.935pF, leaf=13.469pF, total=15.404pF
      wire lengths     : top=0.000um, trunk=12369.696um, leaf=77076.745um, total=89446.441um
      hp wire lengths  : top=0.000um, trunk=9305.000um, leaf=22452.400um, total=31757.400um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=76 avg=0.062ns sd=0.022ns min=0.021ns max=0.102ns {36 <= 0.063ns, 25 <= 0.084ns, 11 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.091ns sd=0.006ns min=0.073ns max=0.105ns {0 <= 0.063ns, 21 <= 0.084ns, 142 <= 0.094ns, 45 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 211 CKBD12: 31 CKBD8: 3 CKBD6: 6 CKBD4: 2 CKBD3: 6 CKBD2: 10 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.281, max=0.337, avg=0.322, sd=0.015], skew [0.056 vs 0.057], 100% {0.281, 0.337} (wid=0.053 ws=0.043) (gid=0.320 gs=0.079)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.281, max=0.337, avg=0.322, sd=0.015], skew [0.056 vs 0.057], 100% {0.281, 0.337} (wid=0.053 ws=0.043) (gid=0.320 gs=0.079)
      skew_group clk2/CON: insertion delay [min=0.346, max=0.401, avg=0.384, sd=0.012], skew [0.054 vs 0.057], 100% {0.346, 0.401} (wid=0.063 ws=0.042) (gid=0.362 gs=0.055)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Balancing done. (took cpu=0:00:09.9 real=0:00:09.9)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
    Tried: 296 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2458.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2510.640um^2
      cell capacitance : b=1.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.361pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.935pF, leaf=13.469pF, total=15.404pF
      wire lengths     : top=0.000um, trunk=12369.696um, leaf=77076.745um, total=89446.441um
      hp wire lengths  : top=0.000um, trunk=9305.000um, leaf=22452.400um, total=31757.400um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=76 avg=0.062ns sd=0.022ns min=0.021ns max=0.102ns {36 <= 0.063ns, 25 <= 0.084ns, 11 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.091ns sd=0.006ns min=0.073ns max=0.105ns {0 <= 0.063ns, 21 <= 0.084ns, 142 <= 0.094ns, 45 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 211 CKBD12: 31 CKBD8: 3 CKBD6: 6 CKBD4: 2 CKBD3: 6 CKBD2: 10 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.282, max=0.338], skew [0.056 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.282, max=0.338], skew [0.056 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.345, max=0.402], skew [0.056 vs 0.057]
    BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk1/CON,WC: 0.338 -> 0.338, clk2/CON,WC: 0.401 -> 0.402}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:01.2 real=0:00:01.2)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2458.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2510.640um^2
      cell capacitance : b=1.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.361pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.935pF, leaf=13.469pF, total=15.404pF
      wire lengths     : top=0.000um, trunk=12369.696um, leaf=77076.745um, total=89446.441um
      hp wire lengths  : top=0.000um, trunk=9305.000um, leaf=22452.400um, total=31757.400um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=76 avg=0.062ns sd=0.022ns min=0.021ns max=0.102ns {36 <= 0.063ns, 25 <= 0.084ns, 11 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.091ns sd=0.006ns min=0.073ns max=0.105ns {0 <= 0.063ns, 21 <= 0.084ns, 142 <= 0.094ns, 45 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 211 CKBD12: 31 CKBD8: 3 CKBD6: 6 CKBD4: 2 CKBD3: 6 CKBD2: 10 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.282, max=0.338, avg=0.323, sd=0.015], skew [0.056 vs 0.057], 100% {0.282, 0.338} (wid=0.054 ws=0.043) (gid=0.322 gs=0.080)
    Skew group summary after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.282, max=0.338, avg=0.323, sd=0.015], skew [0.056 vs 0.057], 100% {0.282, 0.338} (wid=0.054 ws=0.043) (gid=0.322 gs=0.080)
      skew_group clk2/CON: insertion delay [min=0.345, max=0.402, avg=0.384, sd=0.012], skew [0.056 vs 0.057], 100% {0.345, 0.402} (wid=0.062 ws=0.042) (gid=0.362 gs=0.056)
    BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk1/CON,WC: 0.338 -> 0.338, clk2/CON,WC: 0.401 -> 0.402}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=19.757pF fall=19.691pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=19.749pF fall=19.683pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2443.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2495.160um^2
      cell capacitance : b=1.336pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.353pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.935pF, leaf=13.469pF, total=15.404pF
      wire lengths     : top=0.000um, trunk=12369.496um, leaf=77070.645um, total=89440.141um
      hp wire lengths  : top=0.000um, trunk=9305.000um, leaf=22452.400um, total=31757.400um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=76 avg=0.062ns sd=0.022ns min=0.021ns max=0.102ns {35 <= 0.063ns, 27 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.092ns sd=0.005ns min=0.073ns max=0.105ns {0 <= 0.063ns, 16 <= 0.084ns, 142 <= 0.094ns, 48 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 205 CKBD12: 37 CKBD8: 2 CKBD6: 6 CKBD4: 3 CKBD3: 6 CKBD2: 10 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.282, max=0.338, avg=0.324, sd=0.015], skew [0.056 vs 0.057], 100% {0.282, 0.338} (wid=0.054 ws=0.043) (gid=0.322 gs=0.080)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.282, max=0.338, avg=0.324, sd=0.015], skew [0.056 vs 0.057], 100% {0.282, 0.338} (wid=0.054 ws=0.043) (gid=0.322 gs=0.080)
      skew_group clk2/CON: insertion delay [min=0.345, max=0.402, avg=0.384, sd=0.012], skew [0.056 vs 0.057], 100% {0.345, 0.402} (wid=0.062 ws=0.042) (gid=0.363 gs=0.056)
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk1/CON,WC: 0.338 -> 0.338, clk2/CON,WC: 0.401 -> 0.402}Legalizer API calls during this step: 643 succeeded with high effort: 643 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:04.4 real=0:00:04.4)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2443.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2495.160um^2
      cell capacitance : b=1.336pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.353pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.935pF, leaf=13.469pF, total=15.404pF
      wire lengths     : top=0.000um, trunk=12369.496um, leaf=77070.645um, total=89440.141um
      hp wire lengths  : top=0.000um, trunk=9305.000um, leaf=22452.400um, total=31757.400um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=76 avg=0.062ns sd=0.022ns min=0.021ns max=0.102ns {35 <= 0.063ns, 27 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.092ns sd=0.005ns min=0.073ns max=0.105ns {0 <= 0.063ns, 16 <= 0.084ns, 142 <= 0.094ns, 48 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 205 CKBD12: 37 CKBD8: 2 CKBD6: 6 CKBD4: 3 CKBD3: 6 CKBD2: 10 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.282, max=0.338, avg=0.324, sd=0.015], skew [0.056 vs 0.057], 100% {0.282, 0.338} (wid=0.054 ws=0.043) (gid=0.322 gs=0.080)
    Skew group summary after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.282, max=0.338, avg=0.324, sd=0.015], skew [0.056 vs 0.057], 100% {0.282, 0.338} (wid=0.054 ws=0.043) (gid=0.322 gs=0.080)
      skew_group clk2/CON: insertion delay [min=0.345, max=0.402, avg=0.384, sd=0.012], skew [0.056 vs 0.057], 100% {0.345, 0.402} (wid=0.062 ws=0.042) (gid=0.363 gs=0.056)
    BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk1/CON,WC: 0.338 -> 0.338, clk2/CON,WC: 0.401 -> 0.402}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.5 real=0:00:00.5)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        BalancingStep Artificially removing short and long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk1/CON,WC: 0.338 -> 0.338, clk2/CON,WC: 0.401 -> 0.402}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires A0...
        BalancingStep Global shorten wires A0 has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk1/CON,WC: 0.338 -> 0.338, clk2/CON,WC: 0.401 -> 0.402}Legalizer API calls during this step: 212 succeeded with high effort: 212 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.3 real=0:00:00.3)
      Move For Wirelength - core...
        Move for wirelength. considered=295, filtered=295, permitted=293, cannotCompute=0, computed=293, moveTooSmall=42, resolved=241, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=29, ignoredLeafDriver=0, worse=144, accepted=68
        Max accepted move=128.400um, total accepted move=1623.000um, average move=23.867um
        Move for wirelength. considered=295, filtered=295, permitted=293, cannotCompute=0, computed=293, moveTooSmall=68, resolved=201, predictFail=11, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=45, ignoredLeafDriver=0, worse=108, accepted=37
        Max accepted move=181.200um, total accepted move=682.200um, average move=18.438um
        Move for wirelength. considered=295, filtered=295, permitted=293, cannotCompute=0, computed=293, moveTooSmall=97, resolved=156, predictFail=10, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=60, ignoredLeafDriver=0, worse=55, accepted=31
        Max accepted move=53.400um, total accepted move=362.200um, average move=11.684um
        Legalizer API calls during this step: 577 succeeded with high effort: 577 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:07.2 real=0:00:07.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 213 succeeded with high effort: 213 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=295, filtered=295, permitted=293, cannotCompute=0, computed=293, moveTooSmall=38, resolved=20, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=2, accepted=7
        Max accepted move=22.400um, total accepted move=69.000um, average move=9.857um
        Move for wirelength. considered=295, filtered=295, permitted=293, cannotCompute=0, computed=293, moveTooSmall=30, resolved=6, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=0, accepted=1
        Max accepted move=3.600um, total accepted move=3.600um, average move=3.600um
        Move for wirelength. considered=295, filtered=295, permitted=293, cannotCompute=0, computed=293, moveTooSmall=15, resolved=2, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:02.7 real=0:00:02.7)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 1245 succeeded with high effort: 1245 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:03.2 real=0:00:03.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=295, filtered=295, permitted=293, cannotCompute=0, computed=293, moveTooSmall=0, resolved=56, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=40, accepted=15
        Max accepted move=7.600um, total accepted move=18.200um, average move=1.213um
        Move for wirelength. considered=295, filtered=295, permitted=293, cannotCompute=0, computed=293, moveTooSmall=0, resolved=46, predictFail=39, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=6, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 63 succeeded with high effort: 63 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.4 real=0:00:00.4)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
        cell areas       : b=2443.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2495.160um^2
        cell capacitance : b=1.336pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.353pF
        sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=1.628pF, leaf=13.474pF, total=15.103pF
        wire lengths     : top=0.000um, trunk=10390.293um, leaf=77104.257um, total=87494.549um
        hp wire lengths  : top=0.000um, trunk=8146.000um, leaf=22815.700um, total=30961.700um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=76 avg=0.057ns sd=0.020ns min=0.023ns max=0.101ns {46 <= 0.063ns, 22 <= 0.084ns, 7 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
        Leaf  : target=0.105ns count=219 avg=0.093ns sd=0.005ns min=0.073ns max=0.105ns {0 <= 0.063ns, 15 <= 0.084ns, 134 <= 0.094ns, 53 <= 0.100ns, 17 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 205 CKBD12: 37 CKBD8: 2 CKBD6: 6 CKBD4: 3 CKBD3: 6 CKBD2: 10 
       Logics: CKAN2D1: 24 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.281, max=0.336, avg=0.314, sd=0.014], skew [0.055 vs 0.057], 100% {0.281, 0.336} (wid=0.052 ws=0.042) (gid=0.308 gs=0.067)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.281, max=0.336, avg=0.314, sd=0.014], skew [0.055 vs 0.057], 100% {0.281, 0.336} (wid=0.052 ws=0.042) (gid=0.308 gs=0.067)
        skew_group clk2/CON: insertion delay [min=0.344, max=0.399, avg=0.377, sd=0.013], skew [0.055 vs 0.057], 100% {0.344, 0.399} (wid=0.055 ws=0.035) (gid=0.361 gs=0.055)
      Legalizer API calls during this step: 2338 succeeded with high effort: 2338 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:14.8 real=0:00:14.8)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 296 , Succeeded = 53 , Wirelength increased = 240 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.6 real=0:00:00.6)
    Optimizing orientation done. (took cpu=0:00:00.6 real=0:00:00.6)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2443.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2495.160um^2
      cell capacitance : b=1.336pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.353pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.608pF, leaf=13.471pF, total=15.080pF
      wire lengths     : top=0.000um, trunk=10257.394um, leaf=77079.555um, total=87336.949um
      hp wire lengths  : top=0.000um, trunk=8146.000um, leaf=22815.700um, total=30961.700um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=76 avg=0.057ns sd=0.020ns min=0.023ns max=0.101ns {47 <= 0.063ns, 21 <= 0.084ns, 7 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.092ns sd=0.005ns min=0.073ns max=0.105ns {0 <= 0.063ns, 15 <= 0.084ns, 135 <= 0.094ns, 52 <= 0.100ns, 17 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 205 CKBD12: 37 CKBD8: 2 CKBD6: 6 CKBD4: 3 CKBD3: 6 CKBD2: 10 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.280, max=0.335, avg=0.313, sd=0.014], skew [0.055 vs 0.057], 100% {0.280, 0.335} (wid=0.052 ws=0.042) (gid=0.306 gs=0.066)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.280, max=0.335, avg=0.313, sd=0.014], skew [0.055 vs 0.057], 100% {0.280, 0.335} (wid=0.052 ws=0.042) (gid=0.306 gs=0.066)
      skew_group clk2/CON: insertion delay [min=0.343, max=0.399, avg=0.375, sd=0.013], skew [0.057 vs 0.057], 100% {0.343, 0.399} (wid=0.055 ws=0.035) (gid=0.361 gs=0.056)
    Legalizer API calls during this step: 2338 succeeded with high effort: 2338 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:16.8 real=0:00:16.7)
  Total capacitance is (rise=34.829pF fall=34.763pF), of which (rise=15.080pF fall=15.080pF) is wire, and (rise=19.749pF fall=19.683pF) is gate.
  Stage::Polishing done. (took cpu=0:00:23.5 real=0:00:23.4)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (1:02:31 mem=2205.5M) ***
Total net bbox length = 9.604e+05 (4.325e+05 5.280e+05) (ext = 9.098e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2205.5MB
Summary Report:
Instances move: 0 (out of 60137 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.604e+05 (4.325e+05 5.280e+05) (ext = 9.098e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2205.5MB
*** Finished refinePlace (1:02:32 mem=2205.5M) ***
  Moved 0, flipped 0 and cell swapped 0 of 20821 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Updating netlist done. (took cpu=0:00:01.3 real=0:00:01.3)
  CCOpt::Phase::Implementation done. (took cpu=0:00:41.3 real=0:00:41.3)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       295 (unrouted=295, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 61788 (unrouted=284, trialRouted=61504, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=260, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 295 nets for routing of which 295 have one or more fixed wires.
(ccopt eGR): Start to route 295 all nets
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 71686
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=61823  numIgnoredNets=61528
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 295 clock nets ( 295 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 295 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 295 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 8.507520e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 209 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 209 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.524744e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 136 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 136 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.971882e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 62 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 62 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.365830e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 223436
[NR-eGR]     M2  (2V) length: 4.604145e+05um, number of vias: 326390
[NR-eGR]     M3  (3H) length: 4.912933e+05um, number of vias: 27679
[NR-eGR]     M4  (4V) length: 1.798407e+05um, number of vias: 7087
[NR-eGR]     M5  (5H) length: 7.250570e+04um, number of vias: 2779
[NR-eGR]     M6  (6V) length: 3.271177e+04um, number of vias: 843
[NR-eGR]     M7  (7H) length: 5.314000e+03um, number of vias: 1105
[NR-eGR]     M8  (8V) length: 8.425745e+03um, number of vias: 0
[NR-eGR] Total length: 1.250506e+06um, number of vias: 589319
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.637100e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 21114
[NR-eGR]     M2  (2V) length: 1.988400e+04um, number of vias: 25774
[NR-eGR]     M3  (3H) length: 3.546830e+04um, number of vias: 10653
[NR-eGR]     M4  (4V) length: 2.476760e+04um, number of vias: 1604
[NR-eGR]     M5  (5H) length: 4.264500e+03um, number of vias: 919
[NR-eGR]     M6  (6V) length: 1.986600e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.637100e+04um, number of vias: 60064
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8.637100e+04um, number of vias: 60064
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.26 sec, Real: 2.26 sec, Curr Mem: 2157.50 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_9957_ieng6-ece-04.ucsd.edu_rkarki_1rBDy7/.rgftNo6zA
        Early Global Route - eGR->NR step done. (took cpu=0:00:02.6 real=0:00:02.6)
Set FIXED routing status on 295 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       295 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=295, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 61788 (unrouted=284, trialRouted=61504, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=260, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.1 real=0:00:03.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=60137 and nets=62083 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 2162.668M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.2 real=0:00:01.2)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
        Reset bufferability constraints done. (took cpu=0:00:00.7 real=0:00:00.7)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
          cell areas       : b=2443.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2495.160um^2
          cell capacitance : b=1.336pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.353pF
          sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.595pF, leaf=13.425pF, total=15.020pF
          wire lengths     : top=0.000um, trunk=10316.400um, leaf=76054.600um, total=86371.000um
          hp wire lengths  : top=0.000um, trunk=8146.000um, leaf=22815.700um, total=30961.700um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=76 avg=0.056ns sd=0.020ns min=0.022ns max=0.102ns {47 <= 0.063ns, 22 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=219 avg=0.092ns sd=0.005ns min=0.073ns max=0.105ns {0 <= 0.063ns, 13 <= 0.084ns, 145 <= 0.094ns, 43 <= 0.100ns, 18 <= 0.105ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 205 CKBD12: 37 CKBD8: 2 CKBD6: 6 CKBD4: 3 CKBD3: 6 CKBD2: 10 
         Logics: CKAN2D1: 24 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.278, max=0.335, avg=0.312, sd=0.015], skew [0.057 vs 0.057], 100% {0.278, 0.335} (wid=0.050 ws=0.041) (gid=0.306 gs=0.066)
        Skew group summary eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.278, max=0.335, avg=0.312, sd=0.015], skew [0.057 vs 0.057], 100% {0.278, 0.335} (wid=0.050 ws=0.041) (gid=0.306 gs=0.066)
          skew_group clk2/CON: insertion delay [min=0.344, max=0.396, avg=0.375, sd=0.013], skew [0.052 vs 0.057], 100% {0.344, 0.396} (wid=0.052 ws=0.033) (gid=0.359 gs=0.053)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.2 real=0:00:00.2)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
          cell areas       : b=2443.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2495.160um^2
          cell capacitance : b=1.336pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.353pF
          sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.595pF, leaf=13.425pF, total=15.020pF
          wire lengths     : top=0.000um, trunk=10316.400um, leaf=76054.600um, total=86371.000um
          hp wire lengths  : top=0.000um, trunk=8146.000um, leaf=22815.700um, total=30961.700um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=76 avg=0.056ns sd=0.020ns min=0.022ns max=0.102ns {47 <= 0.063ns, 22 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=219 avg=0.092ns sd=0.005ns min=0.073ns max=0.105ns {0 <= 0.063ns, 13 <= 0.084ns, 145 <= 0.094ns, 43 <= 0.100ns, 18 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 205 CKBD12: 37 CKBD8: 2 CKBD6: 6 CKBD4: 3 CKBD3: 6 CKBD2: 10 
         Logics: CKAN2D1: 24 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.278, max=0.335, avg=0.312, sd=0.015], skew [0.057 vs 0.057], 100% {0.278, 0.335} (wid=0.050 ws=0.041) (gid=0.306 gs=0.066)
        Skew group summary eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.278, max=0.335, avg=0.312, sd=0.015], skew [0.057 vs 0.057], 100% {0.278, 0.335} (wid=0.050 ws=0.041) (gid=0.306 gs=0.066)
          skew_group clk2/CON: insertion delay [min=0.344, max=0.396, avg=0.375, sd=0.013], skew [0.052 vs 0.057], 100% {0.344, 0.396} (wid=0.052 ws=0.033) (gid=0.359 gs=0.053)
        Moving buffers done. (took cpu=0:00:00.8 real=0:00:00.8)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 16, numUnchanged = 54, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 201, numSkippedDueToCloseToSkewTarget = 24
        CCOpt-eGRPC Downsizing: considered: 70, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 70, unsuccessful: 0, sized: 16
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 6, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 8, numSkippedDueToCloseToSkewTarget = 2
        CCOpt-eGRPC Downsizing: considered: 6, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
          cell areas       : b=2421.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2473.200um^2
          cell capacitance : b=1.325pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.342pF
          sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.595pF, leaf=13.425pF, total=15.020pF
          wire lengths     : top=0.000um, trunk=10316.400um, leaf=76054.600um, total=86371.000um
          hp wire lengths  : top=0.000um, trunk=8146.000um, leaf=22815.700um, total=30961.700um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=76 avg=0.060ns sd=0.022ns min=0.022ns max=0.102ns {40 <= 0.063ns, 23 <= 0.084ns, 12 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=219 avg=0.092ns sd=0.005ns min=0.077ns max=0.105ns {0 <= 0.063ns, 11 <= 0.084ns, 147 <= 0.094ns, 43 <= 0.100ns, 18 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 201 CKBD12: 37 CKBD8: 6 CKBD6: 5 CKBD4: 2 CKBD3: 4 CKBD2: 13 CKBD1: 1 
         Logics: CKAN2D1: 24 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.278, max=0.334, avg=0.317, sd=0.016], skew [0.057 vs 0.057], 100% {0.278, 0.334} (wid=0.050 ws=0.041) (gid=0.313 gs=0.073)
        Skew group summary eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.278, max=0.334, avg=0.317, sd=0.016], skew [0.057 vs 0.057], 100% {0.278, 0.334} (wid=0.050 ws=0.041) (gid=0.313 gs=0.073)
          skew_group clk2/CON: insertion delay [min=0.344, max=0.396, avg=0.380, sd=0.012], skew [0.052 vs 0.057], 100% {0.344, 0.396} (wid=0.052 ws=0.033) (gid=0.360 gs=0.053)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.9 real=0:00:01.9)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 295, tested: 295, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
          cell areas       : b=2421.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2473.200um^2
          cell capacitance : b=1.325pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.342pF
          sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.595pF, leaf=13.425pF, total=15.020pF
          wire lengths     : top=0.000um, trunk=10316.400um, leaf=76054.600um, total=86371.000um
          hp wire lengths  : top=0.000um, trunk=8146.000um, leaf=22815.700um, total=30961.700um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=76 avg=0.060ns sd=0.022ns min=0.022ns max=0.102ns {40 <= 0.063ns, 23 <= 0.084ns, 12 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=219 avg=0.092ns sd=0.005ns min=0.077ns max=0.105ns {0 <= 0.063ns, 11 <= 0.084ns, 147 <= 0.094ns, 43 <= 0.100ns, 18 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 201 CKBD12: 37 CKBD8: 6 CKBD6: 5 CKBD4: 2 CKBD3: 4 CKBD2: 13 CKBD1: 1 
         Logics: CKAN2D1: 24 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.278, max=0.334, avg=0.317, sd=0.016], skew [0.057 vs 0.057], 100% {0.278, 0.334} (wid=0.050 ws=0.041) (gid=0.313 gs=0.073)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.278, max=0.334, avg=0.317, sd=0.016], skew [0.057 vs 0.057], 100% {0.278, 0.334} (wid=0.050 ws=0.041) (gid=0.313 gs=0.073)
          skew_group clk2/CON: insertion delay [min=0.344, max=0.396, avg=0.380, sd=0.012], skew [0.052 vs 0.057], 100% {0.344, 0.396} (wid=0.052 ws=0.033) (gid=0.360 gs=0.053)
        Fixing DRVs done. (took cpu=0:00:00.6 real=0:00:00.6)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 79 insts, 158 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
          cell areas       : b=2421.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2473.200um^2
          cell capacitance : b=1.325pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.342pF
          sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.595pF, leaf=13.425pF, total=15.020pF
          wire lengths     : top=0.000um, trunk=10316.400um, leaf=76054.600um, total=86371.000um
          hp wire lengths  : top=0.000um, trunk=8146.000um, leaf=22815.700um, total=30961.700um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=76 avg=0.060ns sd=0.022ns min=0.022ns max=0.102ns {40 <= 0.063ns, 23 <= 0.084ns, 12 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=219 avg=0.092ns sd=0.005ns min=0.077ns max=0.105ns {0 <= 0.063ns, 11 <= 0.084ns, 147 <= 0.094ns, 43 <= 0.100ns, 18 <= 0.105ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 201 CKBD12: 37 CKBD8: 6 CKBD6: 5 CKBD4: 2 CKBD3: 4 CKBD2: 13 CKBD1: 1 
         Logics: CKAN2D1: 24 
        Primary reporting skew groups before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.278, max=0.334, avg=0.317, sd=0.016], skew [0.057 vs 0.057], 100% {0.278, 0.334} (wid=0.050 ws=0.041) (gid=0.313 gs=0.073)
        Skew group summary before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.278, max=0.334, avg=0.317, sd=0.016], skew [0.057 vs 0.057], 100% {0.278, 0.334} (wid=0.050 ws=0.041) (gid=0.313 gs=0.073)
          skew_group clk2/CON: insertion delay [min=0.344, max=0.396, avg=0.380, sd=0.012], skew [0.052 vs 0.057], 100% {0.344, 0.396} (wid=0.052 ws=0.033) (gid=0.360 gs=0.053)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (1:02:42 mem=2200.8M) ***
Total net bbox length = 9.604e+05 (4.325e+05 5.280e+05) (ext = 9.098e+04)
Move report: Detail placement moves 771 insts, mean move: 1.08 um, max move: 4.00 um
	Max move on inst (U47506): (159.20, 199.00) --> (161.40, 197.20)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2200.8MB
Summary Report:
Instances move: 771 (out of 60137 movable)
Instances flipped: 0
Mean displacement: 1.08 um
Max displacement: 4.00 um (Instance: U47506) (159.2, 199) -> (161.4, 197.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 9.609e+05 (4.327e+05 5.282e+05) (ext = 9.099e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2200.8MB
*** Finished refinePlace (1:02:46 mem=2200.8M) ***
  Moved 208, flipped 5 and cell swapped 0 of 20821 clock instance(s) during refinement.
  The largest move was 3.4 microns for core_instance_2_norm_instance_fifo_top_instance_fifo_instance_q41_reg_10_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.6 real=0:00:03.6)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:14.1 real=0:00:14.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       295 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=295, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 61788 (unrouted=284, trialRouted=61504, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=260, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 295 nets for routing of which 295 have one or more fixed wires.
(ccopt eGR): Start to route 295 all nets
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 71686
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=61823  numIgnoredNets=61528
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 295 clock nets ( 295 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 295 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 295 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 8.508060e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 209 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 209 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.524906e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 137 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 137 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.975176e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 64 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 64 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.382120e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 223436
[NR-eGR]     M2  (2V) length: 4.603213e+05um, number of vias: 326385
[NR-eGR]     M3  (3H) length: 4.913479e+05um, number of vias: 27699
[NR-eGR]     M4  (4V) length: 1.798525e+05um, number of vias: 7094
[NR-eGR]     M5  (5H) length: 7.250070e+04um, number of vias: 2791
[NR-eGR]     M6  (6V) length: 3.271677e+04um, number of vias: 843
[NR-eGR]     M7  (7H) length: 5.314000e+03um, number of vias: 1105
[NR-eGR]     M8  (8V) length: 8.425745e+03um, number of vias: 0
[NR-eGR] Total length: 1.250479e+06um, number of vias: 589353
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.634420e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 21114
[NR-eGR]     M2  (2V) length: 1.979080e+04um, number of vias: 25769
[NR-eGR]     M3  (3H) length: 3.552290e+04um, number of vias: 10673
[NR-eGR]     M4  (4V) length: 2.477940e+04um, number of vias: 1611
[NR-eGR]     M5  (5H) length: 4.259500e+03um, number of vias: 931
[NR-eGR]     M6  (6V) length: 1.991600e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.634420e+04um, number of vias: 60098
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8.634420e+04um, number of vias: 60098
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.20 sec, Real: 2.20 sec, Curr Mem: 2157.08 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_9957_ieng6-ece-04.ucsd.edu_rkarki_1rBDy7/.rgf9fcf7E
      Early Global Route - eGR->NR step done. (took cpu=0:00:02.5 real=0:00:02.5)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 295 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 295 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/18 00:17:14, mem=1784.3M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 18 00:17:14 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=62083)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Mar 18 00:17:16 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 62081 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1874.48 (MB), peak = 1951.01 (MB)
#Merging special wires: starts on Sat Mar 18 00:17:45 2023 with memory = 1874.84 (MB), peak = 1951.01 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
#reading routing guides ......
#
#Finished routing data preparation on Sat Mar 18 00:17:45 2023
#
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = 34.75 (MB)
#Total memory = 1875.70 (MB)
#Peak memory = 1951.01 (MB)
#
#
#Start global routing on Sat Mar 18 00:17:45 2023
#
#
#Start global routing initialization on Sat Mar 18 00:17:45 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Mar 18 00:17:45 2023
#
#Start routing resource analysis on Sat Mar 18 00:17:45 2023
#
#Routing resource analysis is done on Sat Mar 18 00:17:46 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3745          80       65280    64.25%
#  M2             V        3754          84       65280     0.89%
#  M3             H        3825           0       65280     0.12%
#  M4             V        3220         618       65280     1.55%
#  M5             H        3825           0       65280     0.00%
#  M6             V        3838           0       65280     0.00%
#  M7             H         956           0       65280     0.00%
#  M8             V         959           0       65280     0.00%
#  --------------------------------------------------------------
#  Total                  24122       2.55%      522240     8.35%
#
#  295 nets (0.48%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Mar 18 00:17:46 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1882.59 (MB), peak = 1951.01 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Sat Mar 18 00:17:47 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1883.16 (MB), peak = 1951.01 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1906.30 (MB), peak = 1951.01 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1910.41 (MB), peak = 1951.01 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 260 (skipped).
#Total number of selected nets for routing = 295.
#Total number of unselected nets (but routable) for routing = 61528 (skipped).
#Total number of nets in the design = 62083.
#
#61528 skipped nets do not have any wires.
#295 routable nets have only global wires.
#295 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                295               0  
#------------------------------------------------
#        Total                295               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                295          108           61420  
#-------------------------------------------------------------
#        Total                295          108           61420  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            4(0.01%)   (0.01%)
#  M3            0(0.00%)   (0.00%)
#  M4           25(0.04%)   (0.04%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     29(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 295
#Total wire length = 82824 um.
#Total half perimeter of net bounding box = 32122 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 18207 um.
#Total wire length on LAYER M3 = 34125 um.
#Total wire length on LAYER M4 = 24573 um.
#Total wire length on LAYER M5 = 3972 um.
#Total wire length on LAYER M6 = 1947 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 46477
#Up-Via Summary (total 46477):
#           
#-----------------------
# M1              21106
# M2              14999
# M3               8235
# M4               1362
# M5                775
#-----------------------
#                 46477 
#
#Total number of involved priority nets 295
#Maximum src to sink distance for priority net 533.8
#Average of max src_to_sink distance for priority net 87.0
#Average of ave src_to_sink distance for priority net 48.5
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.04%.
#
#Global routing statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 35.97 (MB)
#Total memory = 1911.67 (MB)
#Peak memory = 1951.01 (MB)
#
#Finished global routing on Sat Mar 18 00:18:02 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1890.50 (MB), peak = 1951.01 (MB)
#Start Track Assignment.
#Done with 9536 horizontal wires in 2 hboxes and 12315 vertical wires in 2 hboxes.
#Done with 9345 horizontal wires in 2 hboxes and 12053 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 295
#Total wire length = 89771 um.
#Total half perimeter of net bounding box = 32122 um.
#Total wire length on LAYER M1 = 6825 um.
#Total wire length on LAYER M2 = 18007 um.
#Total wire length on LAYER M3 = 33433 um.
#Total wire length on LAYER M4 = 25405 um.
#Total wire length on LAYER M5 = 3996 um.
#Total wire length on LAYER M6 = 2104 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 46477
#Up-Via Summary (total 46477):
#           
#-----------------------
# M1              21106
# M2              14999
# M3               8235
# M4               1362
# M5                775
#-----------------------
#                 46477 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1901.11 (MB), peak = 1951.01 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:49
#Elapsed time = 00:00:49
#Increased memory = 60.39 (MB)
#Total memory = 1901.18 (MB)
#Peak memory = 1951.01 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.8% of the total area was rechecked for DRC, and 69.2% required routing.
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            2        2
#	Totals        2        2
#cpu time = 00:02:24, elapsed time = 00:02:23, memory = 1940.45 (MB), peak = 1951.01 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1942.68 (MB), peak = 1951.01 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 295
#Total wire length = 87982 um.
#Total half perimeter of net bounding box = 32122 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 1325 um.
#Total wire length on LAYER M3 = 39913 um.
#Total wire length on LAYER M4 = 41519 um.
#Total wire length on LAYER M5 = 3899 um.
#Total wire length on LAYER M6 = 1326 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 65745
#Total number of multi-cut vias = 251 (  0.4%)
#Total number of single cut vias = 65494 ( 99.6%)
#Up-Via Summary (total 65745):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             20862 ( 98.8%)       251 (  1.2%)      21113
# M2             21078 (100.0%)         0 (  0.0%)      21078
# M3             22272 (100.0%)         0 (  0.0%)      22272
# M4               995 (100.0%)         0 (  0.0%)        995
# M5               287 (100.0%)         0 (  0.0%)        287
#-----------------------------------------------------------
#                65494 ( 99.6%)       251 (  0.4%)      65745 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:26
#Elapsed time = 00:02:25
#Increased memory = -0.46 (MB)
#Total memory = 1900.73 (MB)
#Peak memory = 1951.01 (MB)
#detailRoute Statistics:
#Cpu time = 00:02:26
#Elapsed time = 00:02:25
#Increased memory = -0.46 (MB)
#Total memory = 1900.73 (MB)
#Peak memory = 1951.01 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:03:18
#Elapsed time = 00:03:18
#Increased memory = 96.11 (MB)
#Total memory = 1880.50 (MB)
#Peak memory = 1951.01 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 18 00:20:31 2023
#
% End globalDetailRoute (date=03/18 00:20:31, total cpu=0:03:18, real=0:03:17, peak res=1942.7M, current mem=1879.0M)
        NanoRoute done. (took cpu=0:03:18 real=0:03:18)
      Clock detailed routing done.
Checking guided vs. routed lengths for 295 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000     100.000          237
       100.000     200.000           41
       200.000     300.000           10
       300.000     400.000            4
       400.000     500.000            2
       500.000     600.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          211
        0.000      5.000           54
        5.000     10.000           20
       10.000     15.000            5
       15.000     20.000            1
       20.000     25.000            1
       25.000     30.000            1
       30.000     35.000            2
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_199 (97 terminals)
    Guided length:  max path =    42.200um, total =   339.600um
    Routed length:  max path =    54.800um, total =   391.870um
    Deviation:      max path =    29.858%,  total =    15.392%

    Net CTS_154 (94 terminals)
    Guided length:  max path =   141.800um, total =   445.200um
    Routed length:  max path =   133.400um, total =   572.560um
    Deviation:      max path =    -5.924%,  total =    28.607%

    Net CTS_239 (101 terminals)
    Guided length:  max path =    70.400um, total =   356.098um
    Routed length:  max path =    69.400um, total =   446.900um
    Deviation:      max path =    -1.420%,  total =    25.499%

    Net CTS_159 (100 terminals)
    Guided length:  max path =    50.200um, total =   331.399um
    Routed length:  max path =    52.800um, total =   413.150um
    Deviation:      max path =     5.179%,  total =    24.668%

    Net CTS_95 (95 terminals)
    Guided length:  max path =   182.000um, total =   433.099um
    Routed length:  max path =   169.000um, total =   539.340um
    Deviation:      max path =    -7.143%,  total =    24.530%

    Net CTS_32 (101 terminals)
    Guided length:  max path =    59.800um, total =   357.700um
    Routed length:  max path =    57.000um, total =   444.560um
    Deviation:      max path =    -4.682%,  total =    24.283%

    Net CTS_173 (101 terminals)
    Guided length:  max path =    67.200um, total =   337.600um
    Routed length:  max path =    72.000um, total =   418.050um
    Deviation:      max path =     7.143%,  total =    23.830%

    Net CTS_23 (101 terminals)
    Guided length:  max path =    58.600um, total =   337.799um
    Routed length:  max path =    57.600um, total =   417.090um
    Deviation:      max path =    -1.706%,  total =    23.473%

    Net CTS_153 (82 terminals)
    Guided length:  max path =    59.399um, total =   289.799um
    Routed length:  max path =    58.200um, total =   356.265um
    Deviation:      max path =    -2.019%,  total =    22.935%

    Net CTS_205 (95 terminals)
    Guided length:  max path =    75.000um, total =   350.200um
    Routed length:  max path =    76.400um, total =   428.870um
    Deviation:      max path =     1.867%,  total =    22.464%

Set FIXED routing status on 295 net(s)
Set FIXED placed status on 293 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2236.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39854
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 295  Num Prerouted Wires = 65742
[NR-eGR] Read numTotalNets=61823  numIgnoredNets=295
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 61528 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 108 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.786600e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 61420 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.131451e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 2.000000e-01um, number of vias: 223483
[NR-eGR]     M2  (2V) length: 4.612204e+05um, number of vias: 324029
[NR-eGR]     M3  (3H) length: 4.928298e+05um, number of vias: 36924
[NR-eGR]     M4  (4V) length: 1.735123e+05um, number of vias: 7039
[NR-eGR]     M5  (5H) length: 7.659090e+04um, number of vias: 2197
[NR-eGR]     M6  (6V) length: 3.760033e+04um, number of vias: 837
[NR-eGR]     M7  (7H) length: 5.213200e+03um, number of vias: 1102
[NR-eGR]     M8  (8V) length: 8.178745e+03um, number of vias: 0
[NR-eGR] Total length: 1.255146e+06um, number of vias: 595611
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.21 sec, Real: 3.21 sec, Curr Mem: 2254.52 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:03.7 real=0:00:03.7)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       295 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=295, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 61788 (unrouted=260, trialRouted=61528, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=260, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:03:25 real=0:03:25)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=60137 and nets=62083 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2241.516M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.1 real=0:00:01.1)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:01.0 real=0:00:01.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
    cell areas       : b=2421.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2473.200um^2
    cell capacitance : b=1.325pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.342pF
    sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.604pF, leaf=13.642pF, total=15.246pF
    wire lengths     : top=0.000um, trunk=10319.800um, leaf=77662.000um, total=87981.800um
    hp wire lengths  : top=0.000um, trunk=8146.000um, leaf=22817.900um, total=30963.900um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=76 avg=0.060ns sd=0.022ns min=0.022ns max=0.102ns {40 <= 0.063ns, 23 <= 0.084ns, 12 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=219 avg=0.093ns sd=0.005ns min=0.079ns max=0.105ns {0 <= 0.063ns, 9 <= 0.084ns, 137 <= 0.094ns, 56 <= 0.100ns, 16 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 201 CKBD12: 37 CKBD8: 6 CKBD6: 5 CKBD4: 2 CKBD3: 4 CKBD2: 13 CKBD1: 1 
   Logics: CKAN2D1: 24 
  Primary reporting skew groups after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.277, max=0.335, avg=0.317, sd=0.015], skew [0.057 vs 0.057*], 100% {0.278, 0.335} (wid=0.049 ws=0.040) (gid=0.315 gs=0.074)
  Skew group summary after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.277, max=0.335, avg=0.317, sd=0.015], skew [0.057 vs 0.057*], 100% {0.278, 0.335} (wid=0.049 ws=0.040) (gid=0.315 gs=0.074)
    skew_group clk2/CON: insertion delay [min=0.344, max=0.396, avg=0.380, sd=0.013], skew [0.052 vs 0.057], 100% {0.344, 0.396} (wid=0.052 ws=0.032) (gid=0.361 gs=0.055)
  CCOpt::Phase::Routing done. (took cpu=0:03:28 real=0:03:28)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 295, tested: 295, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ----------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
    ----------------------------------------------------------------------------------------------------------------------------
    top                0                    0                    0            0                    0                    0
    trunk              0                    0                    0            0                    0                    0
    leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
    ----------------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
    ----------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 2.160um^2 (0.087%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2423.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2475.360um^2
      cell capacitance : b=1.326pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.343pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.604pF, leaf=13.642pF, total=15.246pF
      wire lengths     : top=0.000um, trunk=10319.800um, leaf=77662.000um, total=87981.800um
      hp wire lengths  : top=0.000um, trunk=8146.000um, leaf=22817.900um, total=30963.900um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=76 avg=0.060ns sd=0.022ns min=0.022ns max=0.102ns {40 <= 0.063ns, 23 <= 0.084ns, 12 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.093ns sd=0.005ns min=0.079ns max=0.104ns {0 <= 0.063ns, 10 <= 0.084ns, 137 <= 0.094ns, 56 <= 0.100ns, 16 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 202 CKBD12: 36 CKBD8: 6 CKBD6: 5 CKBD4: 2 CKBD3: 4 CKBD2: 13 CKBD1: 1 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.277, max=0.335, avg=0.317, sd=0.015], skew [0.057 vs 0.057*], 100% {0.278, 0.335} (wid=0.049 ws=0.040) (gid=0.315 gs=0.074)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.277, max=0.335, avg=0.317, sd=0.015], skew [0.057 vs 0.057*], 100% {0.278, 0.335} (wid=0.049 ws=0.040) (gid=0.315 gs=0.074)
      skew_group clk2/CON: insertion delay [min=0.344, max=0.396, avg=0.380, sd=0.013], skew [0.052 vs 0.057], 100% {0.344, 0.396} (wid=0.052 ws=0.032) (gid=0.361 gs=0.055)
    Upsizing to fix DRVs done. (took cpu=0:00:00.8 real=0:00:00.8)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:01.5 real=0:00:01.5)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 295, tested: 295, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2423.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2475.360um^2
      cell capacitance : b=1.326pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.343pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.604pF, leaf=13.642pF, total=15.246pF
      wire lengths     : top=0.000um, trunk=10319.800um, leaf=77662.000um, total=87981.800um
      hp wire lengths  : top=0.000um, trunk=8146.000um, leaf=22817.900um, total=30963.900um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=76 avg=0.060ns sd=0.022ns min=0.022ns max=0.102ns {40 <= 0.063ns, 23 <= 0.084ns, 12 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.093ns sd=0.005ns min=0.079ns max=0.104ns {0 <= 0.063ns, 10 <= 0.084ns, 137 <= 0.094ns, 56 <= 0.100ns, 16 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 202 CKBD12: 36 CKBD8: 6 CKBD6: 5 CKBD4: 2 CKBD3: 4 CKBD2: 13 CKBD1: 1 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.277, max=0.335, avg=0.317, sd=0.015], skew [0.057 vs 0.057*], 100% {0.278, 0.335} (wid=0.049 ws=0.040) (gid=0.315 gs=0.074)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.277, max=0.335, avg=0.317, sd=0.015], skew [0.057 vs 0.057*], 100% {0.278, 0.335} (wid=0.049 ws=0.040) (gid=0.315 gs=0.074)
      skew_group clk2/CON: insertion delay [min=0.344, max=0.396, avg=0.380, sd=0.013], skew [0.052 vs 0.057], 100% {0.344, 0.396} (wid=0.052 ws=0.032) (gid=0.361 gs=0.055)
    Fixing DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 295, nets tested: 295, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2423.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2475.360um^2
      cell capacitance : b=1.326pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.343pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.604pF, leaf=13.642pF, total=15.246pF
      wire lengths     : top=0.000um, trunk=10319.800um, leaf=77662.000um, total=87981.800um
      hp wire lengths  : top=0.000um, trunk=8146.000um, leaf=22817.900um, total=30963.900um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=76 avg=0.060ns sd=0.022ns min=0.022ns max=0.102ns {40 <= 0.063ns, 23 <= 0.084ns, 12 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.093ns sd=0.005ns min=0.079ns max=0.104ns {0 <= 0.063ns, 10 <= 0.084ns, 137 <= 0.094ns, 56 <= 0.100ns, 16 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 202 CKBD12: 36 CKBD8: 6 CKBD6: 5 CKBD4: 2 CKBD3: 4 CKBD2: 13 CKBD1: 1 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.277, max=0.335, avg=0.317, sd=0.015], skew [0.057 vs 0.057*], 100% {0.278, 0.335} (wid=0.049 ws=0.040) (gid=0.315 gs=0.074)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.277, max=0.335, avg=0.317, sd=0.015], skew [0.057 vs 0.057*], 100% {0.278, 0.335} (wid=0.049 ws=0.040) (gid=0.315 gs=0.074)
      skew_group clk2/CON: insertion delay [min=0.344, max=0.396, avg=0.380, sd=0.013], skew [0.052 vs 0.057], 100% {0.344, 0.396} (wid=0.052 ws=0.032) (gid=0.361 gs=0.055)
    Buffering to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
    Fixing Skew by cell sizing...
    Resized 2 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -----------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
    -----------------------------------------------------------------------------------------------------------------------------
    top                0                    0                    0            0                    0                    0
    trunk              1 [33.3%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
    leaf               2 [66.7%]            1 (50.0%)            0            0                    1 (50.0%)            1 (50.0%)
    -----------------------------------------------------------------------------------------------------------------------------
    Total              3 [100.0%]           2 (66.7%)            0            0                    2 (66.7%)            1 (33.3%)
    -----------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 2.520um^2 (0.102%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
      cell areas       : b=2426.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2477.880um^2
      cell capacitance : b=1.327pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.344pF
      sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.604pF, leaf=13.642pF, total=15.246pF
      wire lengths     : top=0.000um, trunk=10319.800um, leaf=77662.000um, total=87981.800um
      hp wire lengths  : top=0.000um, trunk=8146.000um, leaf=22817.900um, total=30963.900um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=76 avg=0.060ns sd=0.022ns min=0.022ns max=0.102ns {41 <= 0.063ns, 22 <= 0.084ns, 12 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=219 avg=0.093ns sd=0.005ns min=0.079ns max=0.104ns {0 <= 0.063ns, 11 <= 0.084ns, 137 <= 0.094ns, 56 <= 0.100ns, 15 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 203 CKBD12: 35 CKBD8: 6 CKBD6: 5 CKBD4: 2 CKBD3: 5 CKBD2: 12 CKBD1: 1 
     Logics: CKAN2D1: 24 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.277, max=0.334, avg=0.317, sd=0.015], skew [0.057 vs 0.057], 100% {0.277, 0.334} (wid=0.049 ws=0.040) (gid=0.315 gs=0.074)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.277, max=0.334, avg=0.317, sd=0.015], skew [0.057 vs 0.057], 100% {0.277, 0.334} (wid=0.049 ws=0.040) (gid=0.315 gs=0.074)
      skew_group clk2/CON: insertion delay [min=0.344, max=0.396, avg=0.380, sd=0.013], skew [0.052 vs 0.057], 100% {0.344, 0.396} (wid=0.052 ws=0.032) (gid=0.361 gs=0.055)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.5 real=0:00:00.5)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (1:06:19 mem=2285.7M) ***
Total net bbox length = 9.609e+05 (4.327e+05 5.282e+05) (ext = 9.099e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2285.7MB
Summary Report:
Instances move: 0 (out of 60137 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.609e+05 (4.327e+05 5.282e+05) (ext = 9.099e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2285.7MB
*** Finished refinePlace (1:06:21 mem=2285.7M) ***
    Moved 0, flipped 0 and cell swapped 0 of 20821 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.3 real=0:00:02.3)
    Set dirty flag on 7 insts, 14 nets
  PostConditioning done.
Net route status summary:
  Clock:       295 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=295, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 61788 (unrouted=260, trialRouted=61528, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=260, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock DAG stats after post-conditioning:
    cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
    cell areas       : b=2426.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2477.880um^2
    cell capacitance : b=1.327pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.344pF
    sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.604pF, leaf=13.642pF, total=15.246pF
    wire lengths     : top=0.000um, trunk=10319.800um, leaf=77662.000um, total=87981.800um
    hp wire lengths  : top=0.000um, trunk=8146.000um, leaf=22817.900um, total=30963.900um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=76 avg=0.060ns sd=0.022ns min=0.022ns max=0.102ns {41 <= 0.063ns, 22 <= 0.084ns, 12 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=219 avg=0.093ns sd=0.005ns min=0.079ns max=0.104ns {0 <= 0.063ns, 11 <= 0.084ns, 137 <= 0.094ns, 56 <= 0.100ns, 15 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 203 CKBD12: 35 CKBD8: 6 CKBD6: 5 CKBD4: 2 CKBD3: 5 CKBD2: 12 CKBD1: 1 
   Logics: CKAN2D1: 24 
  Primary reporting skew groups after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.277, max=0.334, avg=0.317, sd=0.015], skew [0.057 vs 0.057], 100% {0.277, 0.334} (wid=0.049 ws=0.040) (gid=0.315 gs=0.074)
  Skew group summary after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.277, max=0.334, avg=0.317, sd=0.015], skew [0.057 vs 0.057], 100% {0.277, 0.334} (wid=0.049 ws=0.040) (gid=0.315 gs=0.074)
    skew_group clk2/CON: insertion delay [min=0.344, max=0.396, avg=0.380, sd=0.013], skew [0.052 vs 0.057], 100% {0.344, 0.396} (wid=0.052 ws=0.032) (gid=0.361 gs=0.055)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:08.5 real=0:00:08.5)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        269     2426.040       1.327
  Inverters                        0        0.000       0.000
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                     24       51.840       0.017
  All                            293     2477.880       1.344
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     10319.800
  Leaf      77662.000
  Total     87981.800
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       8146.000
  Leaf       22817.900
  Total      30963.900
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------
  Type     Gate      Wire      Total
  -----------------------------------
  Top       0.000     0.000     0.000
  Trunk     1.344     1.604     2.948
  Leaf     18.396    13.642    32.038
  Total    19.740    15.246    34.986
  -----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------------
  Count    Total     Average    Std. Dev.    Min      Max
  ---------------------------------------------------------
  20528    18.396     0.001       0.000      0.001    0.001
  ---------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                   Over Target
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       76      0.060       0.022      0.022    0.102    {41 <= 0.063ns, 22 <= 0.084ns, 12 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}           -
  Leaf        0.105      219      0.093       0.005      0.079    0.104    {0 <= 0.063ns, 11 <= 0.084ns, 137 <= 0.094ns, 56 <= 0.100ns, 15 <= 0.105ns}         -
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------
  Name       Type      Inst     Inst Area 
                       Count    (um^2)
  ----------------------------------------
  CKBD16     buffer     203      2046.240
  CKBD12     buffer      35       277.200
  CKBD8      buffer       6        34.560
  CKBD6      buffer       5        21.600
  CKBD4      buffer       2         6.480
  CKBD3      buffer       5        12.600
  CKBD2      buffer      12        25.920
  CKBD1      buffer       1         1.440
  CKAN2D1    logic       24        51.840
  ----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.277     0.334     0.057       0.057         0.040           0.014           0.317        0.015     100% {0.277, 0.334}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.277     0.334     0.057       0.057         0.040           0.014           0.317        0.015     100% {0.277, 0.334}
  WC:setup.late    clk2/CON      0.344     0.396     0.052       0.057         0.032           0.011           0.380        0.013     100% {0.344, 0.396}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.7 real=0:00:00.7)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:02.0 real=0:00:02.0)
Clock DAG stats after update timingGraph:
  cell counts      : b=269, i=0, icg=0, nicg=0, l=24, total=293
  cell areas       : b=2426.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=51.840um^2, total=2477.880um^2
  cell capacitance : b=1.327pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.017pF, total=1.344pF
  sink capacitance : count=20528, total=18.396pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=1.604pF, leaf=13.642pF, total=15.246pF
  wire lengths     : top=0.000um, trunk=10319.800um, leaf=77662.000um, total=87981.800um
  hp wire lengths  : top=0.000um, trunk=8146.000um, leaf=22817.900um, total=30963.900um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=76 avg=0.060ns sd=0.022ns min=0.022ns max=0.102ns {41 <= 0.063ns, 22 <= 0.084ns, 12 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
  Leaf  : target=0.105ns count=219 avg=0.093ns sd=0.005ns min=0.079ns max=0.104ns {0 <= 0.063ns, 11 <= 0.084ns, 137 <= 0.094ns, 56 <= 0.100ns, 15 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 203 CKBD12: 35 CKBD8: 6 CKBD6: 5 CKBD4: 2 CKBD3: 5 CKBD2: 12 CKBD1: 1 
 Logics: CKAN2D1: 24 
Primary reporting skew groups after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.277, max=0.334, avg=0.317, sd=0.015], skew [0.057 vs 0.057], 100% {0.277, 0.334} (wid=0.049 ws=0.040) (gid=0.315 gs=0.074)
Skew group summary after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.277, max=0.334, avg=0.317, sd=0.015], skew [0.057 vs 0.057], 100% {0.277, 0.334} (wid=0.049 ws=0.040) (gid=0.315 gs=0.074)
  skew_group clk2/CON: insertion delay [min=0.344, max=0.396, avg=0.380, sd=0.013], skew [0.052 vs 0.057], 100% {0.344, 0.396} (wid=0.052 ws=0.032) (gid=0.361 gs=0.055)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.8 real=0:00:02.8)
Runtime done. (took cpu=0:05:39 real=0:05:38)
Runtime Summary
===============
Clock Runtime:  (27%) Core CTS          89.40 (Init 8.71, Construction 22.93, Implementation 40.61, eGRPC 6.65, PostConditioning 6.19, Other 4.32)
Clock Runtime:  (68%) CTS services     220.72 (RefinePlace 10.63, EarlyGlobalClock 8.91, NanoRoute 197.72, ExtractRC 3.45, TimingAnalysis 0.00)
Clock Runtime:   (4%) Other CTS         13.96 (Init 4.44, CongRepair/EGR-DP 7.52, TimingUpdate 2.00, Other 0.00)
Clock Runtime: (100%) Total            324.08

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1839.2M, totSessionCpu=1:06:26 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1839.0M, totSessionCpu=1:06:34 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2242.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=2242.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=2248.6M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2257.79)
Total number of fetched objects 61850
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2317 CPU=0:00:09.1 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2317 CPU=0:00:11.7 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.2 real=0:00:15.0 totSessionCpu=1:06:50 mem=2317.0M)
** Profile ** Overall slacks :  cpu=0:00:16.6, mem=2317.0M
** Profile ** DRVs :  cpu=0:00:02.0, mem=2317.0M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.394  | -0.318  | -0.127  | -0.394  |
|           TNS (ns):|-164.632 | -55.532 | -0.580  |-108.519 |
|    Violating Paths:|  2534   |  2137   |   13    |   384   |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.874%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2317.0M
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1866.3M, totSessionCpu=1:06:54 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 60137

Instance distribution across the VT partitions:

 LVT : inst = 14680 (24.4%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 14680 (24.4%)

 HVT : inst = 45457 (75.6%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 45457 (75.6%)

Reporting took 0 sec
#optDebug: fT-E <X 2 0 0 1>
*** Starting optimizing excluded clock nets MEM= 2266.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2266.0M) ***
*** Starting optimizing excluded clock nets MEM= 2266.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2266.0M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 295 nets with fixed/cover wires excluded.
Info: 295 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:06:56.5/1:07:04.9 (1.0), mem = 2266.0M
(I,S,L,T): WC_VIEW: 152.528, 45.6604, 2.0979, 200.287
(I,S,L,T): WC_VIEW: 152.528, 45.6604, 2.0979, 200.287
*** DrvOpt [finish] : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 1:07:04.7/1:07:13.1 (1.0), mem = 2397.4M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -0.394
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
Info: 295 nets with fixed/cover wires excluded.
Info: 295 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:07:07.8/1:07:16.2 (1.0), mem = 2397.4M
(I,S,L,T): WC_VIEW: 152.528, 45.6604, 2.0979, 200.287
*info: 295 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
*info: 295 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.394 TNS Slack -164.630 Density 59.87
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.394|-108.519|
|reg2cgate |-0.127|  -0.581|
|reg2reg   |-0.318| -55.530|
|HEPG      |-0.318| -56.111|
|All Paths |-0.394|-164.630|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.127ns TNS -0.580ns; reg2reg* WNS -0.318ns TNS -55.532ns; HEPG WNS -0.318ns TNS -55.532ns; all paths WNS -0.394ns TNS -164.632ns; Real time 0:06:32
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.318|   -0.394| -56.111| -164.630|    59.87%|   0:00:00.0| 2432.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.305|   -0.394| -55.864| -164.383|    59.87%|   0:00:01.0| 2432.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_2_/D         |
|  -0.284|   -0.394| -55.774| -164.293|    59.88%|   0:00:01.0| 2432.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.275|   -0.394| -55.538| -164.057|    59.88%|   0:00:00.0| 2432.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.266|   -0.394| -55.410| -163.929|    59.88%|   0:00:01.0| 2451.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.259|   -0.394| -55.253| -163.772|    59.88%|   0:00:01.0| 2451.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_5_/D         |
|  -0.256|   -0.394| -55.248| -163.767|    59.88%|   0:00:01.0| 2451.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.256|   -0.394| -55.029| -163.548|    59.89%|   0:00:01.0| 2451.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.239|   -0.394| -54.882| -163.402|    59.89%|   0:00:00.0| 2451.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.239|   -0.394| -54.775| -163.294|    59.89%|   0:00:01.0| 2451.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.232|   -0.394| -54.646| -163.166|    59.90%|   0:00:01.0| 2451.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.232|   -0.394| -54.591| -163.110|    59.90%|   0:00:03.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.225|   -0.394| -54.452| -162.971|    59.91%|   0:00:01.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.224|   -0.394| -54.398| -162.917|    59.91%|   0:00:01.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.212|   -0.394| -54.235| -162.754|    59.92%|   0:00:00.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.206|   -0.394| -54.103| -162.622|    59.93%|   0:00:01.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.206|   -0.394| -54.086| -162.605|    59.93%|   0:00:01.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.197|   -0.394| -54.016| -162.536|    59.94%|   0:00:00.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.197|   -0.394| -54.011| -162.530|    59.94%|   0:00:01.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.197|   -0.394| -53.976| -162.495|    59.94%|   0:00:00.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.190|   -0.394| -53.936| -162.455|    59.95%|   0:00:00.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.190|   -0.394| -53.934| -162.454|    59.96%|   0:00:04.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.190|   -0.394| -53.933| -162.453|    59.96%|   0:00:00.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.191|   -0.394| -53.915| -162.434|    59.96%|   0:00:01.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.191|   -0.394| -53.908| -162.427|    59.97%|   0:00:00.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.191|   -0.394| -53.887| -162.406|    59.97%|   0:00:00.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_4_/D         |
|  -0.191|   -0.394| -53.455| -161.974|    59.97%|   0:00:00.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_22_/D        |
|  -0.191|   -0.394| -53.450| -161.969|    59.97%|   0:00:00.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_22_/D        |
|  -0.191|   -0.394| -53.381| -161.900|    59.97%|   0:00:01.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_17_/D        |
|  -0.191|   -0.394| -53.179| -161.698|    59.97%|   0:00:00.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.191|   -0.394| -53.010| -161.529|    59.97%|   0:00:00.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.191|   -0.394| -52.707| -161.226|    59.97%|   0:00:00.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_1_/D         |
|  -0.191|   -0.394| -52.504| -161.023|    59.97%|   0:00:01.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.191|   -0.394| -51.450| -159.969|    59.98%|   0:00:01.0| 2470.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.191|   -0.394| -51.333| -159.852|    59.98%|   0:00:01.0| 2478.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_7_/D         |
|  -0.191|   -0.394| -51.303| -159.822|    59.98%|   0:00:01.0| 2478.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_7_/D         |
|  -0.191|   -0.394| -51.084| -159.604|    59.98%|   0:00:00.0| 2478.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.191|   -0.394| -50.011| -158.530|    59.98%|   0:00:01.0| 2478.7M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_7_/D         |
|  -0.191|   -0.394| -48.848| -157.367|    59.98%|   0:00:02.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.191|   -0.394| -48.782| -157.301|    59.98%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.191|   -0.394| -47.878| -156.397|    59.99%|   0:00:01.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.191|   -0.394| -46.481| -155.000|    59.99%|   0:00:01.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.191|   -0.394| -46.479| -154.998|    59.99%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.191|   -0.394| -45.544| -154.063|    59.99%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.191|   -0.394| -43.996| -152.515|    60.00%|   0:00:01.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.191|   -0.394| -42.511| -151.030|    60.01%|   0:00:01.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_2_/D                                     |
|  -0.191|   -0.394| -42.377| -150.896|    60.01%|   0:00:01.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_2_/D                                     |
|  -0.191|   -0.394| -41.592| -150.111|    60.02%|   0:00:01.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_2_/D                                     |
|  -0.191|   -0.394| -41.535| -150.055|    60.02%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_2_/D                                     |
|  -0.191|   -0.394| -41.318| -149.837|    60.02%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_2_/D                                     |
|  -0.191|   -0.394| -40.896| -149.415|    60.03%|   0:00:01.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q10_reg_2_/D                                     |
|  -0.191|   -0.394| -37.330| -145.849|    60.04%|   0:00:02.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q1_reg_6_/D                                      |
|  -0.191|   -0.394| -36.731| -145.250|    60.06%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q1_reg_6_/D                                      |
|  -0.191|   -0.394| -36.716| -145.235|    60.06%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q1_reg_6_/D                                      |
|  -0.191|   -0.394| -36.691| -145.210|    60.06%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q1_reg_6_/D                                      |
|  -0.191|   -0.394| -36.685| -145.204|    60.06%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_7__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q1_reg_6_/D                                      |
|  -0.191|   -0.394| -31.303| -139.822|    60.08%|   0:00:03.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q7_reg_8_/D                                      |
|  -0.191|   -0.394| -31.301| -139.820|    60.08%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q7_reg_8_/D                                      |
|  -0.191|   -0.394| -29.427| -137.946|    60.09%|   0:00:01.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q7_reg_8_/D                                      |
|  -0.191|   -0.394| -29.295| -137.814|    60.09%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q7_reg_8_/D                                      |
|  -0.191|   -0.394| -29.226| -137.745|    60.10%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q7_reg_8_/D                                      |
|  -0.191|   -0.394| -29.178| -137.697|    60.10%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q7_reg_8_/D                                      |
|  -0.191|   -0.394| -29.138| -137.657|    60.10%|   0:00:01.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q7_reg_8_/D                                      |
|  -0.191|   -0.394| -27.785| -136.304|    60.12%|   0:00:02.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_10_/D                                     |
|  -0.191|   -0.394| -27.781| -136.300|    60.12%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_10_/D                                     |
|  -0.191|   -0.394| -27.468| -135.987|    60.13%|   0:00:01.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_10_/D                                     |
|  -0.191|   -0.394| -27.448| -135.967|    60.13%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_10_/D                                     |
|  -0.191|   -0.394| -27.411| -135.930|    60.14%|   0:00:01.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_10_/D                                     |
|  -0.191|   -0.394| -27.409| -135.928|    60.14%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q3_reg_10_/D                                     |
|  -0.191|   -0.394| -27.307| -135.826|    60.14%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q13_reg_2_/D                                     |
|  -0.191|   -0.394| -27.305| -135.824|    60.14%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_2_ofifo_inst_col_idx_5__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q13_reg_2_/D                                     |
|  -0.191|   -0.394| -27.305| -135.824|    60.14%|   0:00:00.0| 2497.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:48.1 real=0:00:48.0 mem=2497.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:48.2 real=0:00:48.0 mem=2497.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.394|-108.519|
|reg2cgate |-0.018|  -0.030|
|reg2reg   |-0.191| -27.275|
|HEPG      |-0.191| -27.305|
|All Paths |-0.394|-135.824|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.018ns TNS -0.030ns; reg2reg* WNS -0.191ns TNS -27.276ns; HEPG WNS -0.191ns TNS -27.276ns; all paths WNS -0.394ns TNS -135.825ns; Real time 0:07:21
** GigaOpt Optimizer WNS Slack -0.394 TNS Slack -135.824 Density 60.14
*** Starting refinePlace (1:08:10 mem=2497.8M) ***
Total net bbox length = 9.613e+05 (4.330e+05 5.283e+05) (ext = 9.099e+04)
Density distribution unevenness ratio = 20.409%
Move report: Detail placement moves 2075 insts, mean move: 0.49 um, max move: 4.00 um
	Max move on inst (FE_RC_598_0): (214.00, 539.20) --> (216.20, 541.00)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 2497.8MB
Summary Report:
Instances move: 2075 (out of 59866 movable)
Instances flipped: 0
Mean displacement: 0.49 um
Max displacement: 4.00 um (Instance: FE_RC_598_0) (214, 539.2) -> (216.2, 541)
	Length: 12 sites, height: 1 rows, site name: core, cell type: OAI22D2
Total net bbox length = 9.617e+05 (4.333e+05 5.284e+05) (ext = 9.099e+04)
Runtime: CPU: 0:00:03.3 REAL: 0:00:04.0 MEM: 2497.8MB
*** Finished refinePlace (1:08:13 mem=2497.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2497.8M)


Density : 0.6014
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.4 real=0:00:05.0 mem=2497.8M) ***
** GigaOpt Optimizer WNS Slack -0.394 TNS Slack -135.824 Density 60.14
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.394|-108.519|
|reg2cgate |-0.018|  -0.030|
|reg2reg   |-0.191| -27.275|
|HEPG      |-0.191| -27.305|
|All Paths |-0.394|-135.824|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 295 constrained nets 
Layer 7 has 106 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:55.7 real=0:00:56.0 mem=2497.8M) ***

(I,S,L,T): WC_VIEW: 153.356, 46.2963, 2.11883, 201.771
*** SetupOpt [finish] : cpu/real = 0:01:07.6/0:01:07.6 (1.0), totSession cpu/real = 1:08:15.3/1:08:23.7 (1.0), mem = 2462.7M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
Info: 295 nets with fixed/cover wires excluded.
Info: 295 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:08:15.8/1:08:24.2 (1.0), mem = 2333.7M
(I,S,L,T): WC_VIEW: 153.356, 46.2963, 2.11883, 201.771
*info: 295 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
*info: 295 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.394 TNS Slack -135.824 Density 60.14
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.394|-108.519|
|reg2cgate |-0.018|  -0.030|
|reg2reg   |-0.191| -27.275|
|HEPG      |-0.191| -27.305|
|All Paths |-0.394|-135.824|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.018ns TNS -0.030ns; reg2reg* WNS -0.191ns TNS -27.276ns; HEPG WNS -0.191ns TNS -27.276ns; all paths WNS -0.394ns TNS -135.825ns; Real time 0:07:39
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.191|   -0.394| -27.305| -135.824|    60.14%|   0:00:00.0| 2373.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_8_/D         |
|  -0.174|   -0.394| -26.980| -135.499|    60.15%|   0:00:03.0| 2413.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.167|   -0.394| -26.815| -135.334|    60.14%|   0:00:18.0| 2455.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.160|   -0.394| -26.616| -135.135|    60.15%|   0:00:08.0| 2455.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.157|   -0.394| -26.571| -135.090|    60.15%|   0:00:11.0| 2455.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.151|   -0.394| -26.458| -134.977|    60.16%|   0:00:09.0| 2455.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.145|   -0.394| -26.317| -134.836|    60.16%|   0:00:30.0| 2474.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.145|   -0.394| -26.316| -134.835|    60.17%|   0:00:21.0| 2474.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.136|   -0.394| -26.120| -134.639|    60.18%|   0:00:03.0| 2474.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.136|   -0.394| -26.113| -134.632|    60.18%|   0:00:11.0| 2474.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.134|   -0.394| -26.106| -134.625|    60.19%|   0:00:02.0| 2474.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.133|   -0.394| -26.092| -134.611|    60.19%|   0:00:01.0| 2474.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.133|   -0.394| -26.089| -134.609|    60.19%|   0:00:04.0| 2474.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.132|   -0.394| -26.065| -134.584|    60.20%|   0:00:01.0| 2474.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.132|   -0.394| -26.065| -134.584|    60.20%|   0:00:01.0| 2474.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.130|   -0.394| -26.014| -134.533|    60.22%|   0:00:01.0| 2474.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.130|   -0.394| -26.013| -134.532|    60.22%|   0:00:00.0| 2474.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.123|   -0.394| -25.851| -134.370|    60.22%|   0:00:00.0| 2474.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.123|   -0.394| -25.851| -134.370|    60.23%|   0:00:03.0| 2474.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.117|   -0.394| -25.694| -134.213|    60.24%|   0:00:01.0| 2474.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.113|   -0.394| -25.555| -134.074|    60.26%|   0:00:02.0| 2474.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.112|   -0.394| -25.524| -134.044|    60.26%|   0:00:01.0| 2474.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.111|   -0.394| -25.547| -134.066|    60.26%|   0:00:06.0| 2506.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.105|   -0.394| -25.422| -133.941|    60.26%|   0:00:08.0| 2506.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.101|   -0.394| -25.335| -133.854|    60.28%|   0:00:04.0| 2506.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.099|   -0.394| -25.283| -133.803|    60.28%|   0:00:01.0| 2506.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.099|   -0.394| -25.282| -133.801|    60.28%|   0:00:06.0| 2506.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.094|   -0.394| -25.156| -133.675|    60.30%|   0:00:01.0| 2506.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.094|   -0.394| -25.134| -133.653|    60.30%|   0:00:01.0| 2506.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.094|   -0.394| -25.132| -133.651|    60.30%|   0:00:01.0| 2506.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.087|   -0.394| -24.998| -133.517|    60.31%|   0:00:01.0| 2506.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.087|   -0.394| -24.998| -133.517|    60.31%|   0:00:01.0| 2506.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|  -0.082|   -0.394| -24.863| -133.382|    60.32%|   0:00:01.0| 2506.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.074|   -0.394| -24.684| -133.203|    60.33%|   0:00:01.0| 2506.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.074|   -0.394| -24.681| -133.200|    60.33%|   0:00:01.0| 2506.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_18_/D        |
|  -0.066|   -0.394| -24.490| -133.009|    60.34%|   0:00:06.0| 2506.5M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.065|   -0.394| -24.548| -133.067|    60.49%|   0:00:47.0| 2502.6M|   WC_VIEW|  default| core_instance_2_norm_instance_fifo_top_instance_fi |
|        |         |        |         |          |            |        |          |         | fo_instance_rd_ptr_reg_0_/Q                        |
|  -0.064|   -0.394| -24.550| -133.069|    60.49%|   0:00:00.0| 2502.6M|   WC_VIEW|  default| core_instance_2_norm_instance_fifo_top_instance_fi |
|        |         |        |         |          |            |        |          |         | fo_instance_rd_ptr_reg_0_/Q                        |
|  -0.064|   -0.394| -24.524| -133.044|    60.49%|   0:00:00.0| 2502.6M|   WC_VIEW|  default| core_instance_2_norm_instance_fifo_top_instance_fi |
|        |         |        |         |          |            |        |          |         | fo_instance_rd_ptr_reg_0_/Q                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 62192
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:08.9 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:11.8 REAL=0:00:11.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:18.3/0:00:18.2 (1.0), mem = 0.0M
_______________________________________________________________________
skewClock sized 8 and inserted 7 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.042|   -0.394|  -1.481| -110.019|    60.49%|   0:00:41.0| 2568.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.036|   -0.394|  -1.414| -109.952|    60.49%|   0:00:03.0| 2568.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.035|   -0.394|  -1.401| -109.939|    60.49%|   0:00:06.0| 2568.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.034|   -0.394|  -1.379| -109.917|    60.50%|   0:00:03.0| 2568.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.034|   -0.394|  -1.359| -109.897|    60.50%|   0:00:02.0| 2568.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.034|   -0.394|  -1.344| -109.883|    60.50%|   0:00:00.0| 2568.0M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.039|   -0.395|  -0.878| -109.454|    60.54%|   0:00:14.0| 2606.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.039|   -0.395|  -0.876| -109.453|    60.54%|   0:00:01.0| 2606.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.040|   -0.395|  -0.903| -109.480|    60.54%|   0:00:03.0| 2606.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:50 real=0:04:50 mem=2606.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.395|   -0.395|-108.577| -109.480|    60.54%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[64]                                      |
|  -0.387|   -0.387|-105.073| -105.976|    60.54%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[106]                                     |
|  -0.368|   -0.368|-101.600| -102.503|    60.55%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[68]                                      |
|  -0.350|   -0.350| -99.089|  -99.991|    60.55%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[68]                                      |
|  -0.341|   -0.341| -98.150|  -99.053|    60.55%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out1[108]                                     |
|  -0.332|   -0.332| -93.800|  -94.703|    60.55%|   0:00:01.0| 2606.6M|   WC_VIEW|  default| pmem_out2[106]                                     |
|  -0.328|   -0.328| -93.325|  -94.228|    60.55%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[106]                                     |
|  -0.315|   -0.315| -90.773|  -91.676|    60.55%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out1[108]                                     |
|  -0.300|   -0.300| -80.884|  -81.787|    60.55%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out1[108]                                     |
|  -0.292|   -0.292| -79.176|  -80.078|    60.55%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[64]                                      |
|  -0.292|   -0.292| -74.558|  -75.461|    60.55%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[12]                                      |
|  -0.290|   -0.290| -74.426|  -75.328|    60.55%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[68]                                      |
|  -0.283|   -0.283| -74.260|  -75.163|    60.55%|   0:00:01.0| 2606.6M|   WC_VIEW|  default| pmem_out2[106]                                     |
|  -0.273|   -0.273| -71.637|  -72.540|    60.55%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[23]                                      |
|  -0.256|   -0.256| -68.818|  -69.721|    60.55%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out1[108]                                     |
|  -0.243|   -0.243| -62.214|  -63.116|    60.55%|   0:00:01.0| 2606.6M|   WC_VIEW|  default| pmem_out2[18]                                      |
|  -0.235|   -0.235| -61.859|  -62.761|    60.55%|   0:00:01.0| 2606.6M|   WC_VIEW|  default| pmem_out2[106]                                     |
|  -0.220|   -0.220| -60.158|  -61.061|    60.55%|   0:00:01.0| 2606.6M|   WC_VIEW|  default| pmem_out2[72]                                      |
|  -0.204|   -0.204| -57.032|  -57.935|    60.56%|   0:00:01.0| 2606.6M|   WC_VIEW|  default| pmem_out2[64]                                      |
|  -0.202|   -0.202| -55.484|  -56.387|    60.56%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[4]                                       |
|  -0.193|   -0.193| -55.174|  -56.077|    60.56%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[106]                                     |
|  -0.193|   -0.193| -53.737|  -54.639|    60.56%|   0:00:01.0| 2606.6M|   WC_VIEW|  default| pmem_out2[121]                                     |
|  -0.194|   -0.194| -53.601|  -54.504|    60.56%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[121]                                     |
|  -0.187|   -0.187| -52.479|  -53.382|    60.56%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[121]                                     |
|  -0.187|   -0.187| -51.700|  -52.603|    60.56%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[121]                                     |
|  -0.179|   -0.179| -51.519|  -52.422|    60.56%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[118]                                     |
|  -0.178|   -0.178| -49.358|  -50.261|    60.57%|   0:00:01.0| 2606.6M|   WC_VIEW|  default| pmem_out2[147]                                     |
|  -0.174|   -0.174| -47.477|  -48.380|    60.57%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.174|   -0.174| -46.725|  -47.628|    60.57%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.167|   -0.167| -46.379|  -47.282|    60.57%|   0:00:01.0| 2606.6M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.163|   -0.163| -45.342|  -46.245|    60.57%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[147]                                     |
|  -0.158|   -0.158| -44.703|  -45.606|    60.57%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[120]                                     |
|  -0.156|   -0.156| -43.596|  -44.499|    60.58%|   0:00:01.0| 2606.6M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.156|   -0.156| -43.096|  -43.999|    60.58%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.156|   -0.156| -43.055|  -43.958|    60.58%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.156|   -0.156| -43.025|  -43.928|    60.58%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.151|   -0.151| -42.607|  -43.510|    60.58%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.146|   -0.146| -40.781|  -41.684|    60.58%|   0:00:01.0| 2606.6M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.142|   -0.142| -37.595|  -38.498|    60.58%|   0:00:01.0| 2606.6M|   WC_VIEW|  default| pmem_out1[55]                                      |
|  -0.134|   -0.134| -36.762|  -37.665|    60.59%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[38]                                      |
|  -0.133|   -0.133| -28.806|  -29.709|    60.59%|   0:00:01.0| 2606.6M|   WC_VIEW|  default| pmem_out1[47]                                      |
|  -0.129|   -0.129| -28.045|  -28.948|    60.59%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out1[32]                                      |
|  -0.127|   -0.127| -27.625|  -28.528|    60.59%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out1[59]                                      |
|  -0.123|   -0.123| -26.073|  -26.976|    60.59%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.124|   -0.124| -23.146|  -24.049|    60.60%|   0:00:02.0| 2606.6M|   WC_VIEW|  default| pmem_out1[3]                                       |
|  -0.120|   -0.120| -23.107|  -24.010|    60.60%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[8]                                       |
|  -0.115|   -0.115| -22.971|  -23.874|    60.60%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[25]                                      |
|  -0.107|   -0.107| -21.846|  -22.749|    60.60%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[77]                                      |
|  -0.100|   -0.100| -20.894|  -21.797|    60.60%|   0:00:00.0| 2606.6M|   WC_VIEW|  default| pmem_out2[25]                                      |
|  -0.094|   -0.094| -19.899|  -20.801|    60.60%|   0:00:01.0| 2625.7M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.094|   -0.094| -19.517|  -20.420|    60.60%|   0:00:03.0| 2625.7M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.090|   -0.090| -18.284|  -19.187|    60.60%|   0:00:01.0| 2625.7M|   WC_VIEW|  default| pmem_out2[8]                                       |
|  -0.087|   -0.087| -18.256|  -19.158|    60.60%|   0:00:00.0| 2625.7M|   WC_VIEW|  default| pmem_out2[68]                                      |
|  -0.079|   -0.079| -14.740|  -15.643|    60.60%|   0:00:02.0| 2625.7M|   WC_VIEW|  default| pmem_out1[29]                                      |
|  -0.072|   -0.072| -14.151|  -15.054|    60.60%|   0:00:00.0| 2625.7M|   WC_VIEW|  default| pmem_out2[84]                                      |
|  -0.069|   -0.069| -12.672|  -13.575|    60.60%|   0:00:02.0| 2625.7M|   WC_VIEW|  default| pmem_out2[8]                                       |
|  -0.067|   -0.067| -12.481|  -13.384|    60.60%|   0:00:00.0| 2625.7M|   WC_VIEW|  default| pmem_out2[82]                                      |
|  -0.066|   -0.066| -11.923|  -12.826|    60.61%|   0:00:00.0| 2625.7M|   WC_VIEW|  default| pmem_out2[84]                                      |
|  -0.064|   -0.064| -11.513|  -12.416|    60.61%|   0:00:01.0| 2625.7M|   WC_VIEW|  default| pmem_out2[24]                                      |
|  -0.062|   -0.062| -11.188|  -12.091|    60.61%|   0:00:01.0| 2625.7M|   WC_VIEW|  default| pmem_out2[8]                                       |
|  -0.062|   -0.062| -11.171|  -12.073|    60.61%|   0:00:01.0| 2625.7M|   WC_VIEW|  default| pmem_out2[8]                                       |
|  -0.060|   -0.060| -10.978|  -11.881|    60.61%|   0:00:00.0| 2625.7M|   WC_VIEW|  default| pmem_out2[8]                                       |
|  -0.060|   -0.060| -10.046|  -10.949|    60.61%|   0:00:01.0| 2625.7M|   WC_VIEW|  default| pmem_out2[8]                                       |
|  -0.054|   -0.054|  -9.908|  -10.811|    60.61%|   0:00:01.0| 2625.7M|   WC_VIEW|  default| pmem_out2[8]                                       |
|  -0.056|   -0.056|  -9.136|  -10.039|    60.62%|   0:00:00.0| 2625.7M|   WC_VIEW|  default| pmem_out2[8]                                       |
|  -0.056|   -0.056|  -9.135|  -10.038|    60.62%|   0:00:00.0| 2625.7M|   WC_VIEW|  default| pmem_out2[8]                                       |
|  -0.055|   -0.055|  -9.132|  -10.035|    60.62%|   0:00:01.0| 2625.7M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.054|   -0.054|  -8.946|   -9.849|    60.62%|   0:00:16.0| 2663.8M|   WC_VIEW|  default| pmem_out2[114]                                     |
|  -0.052|   -0.052|  -8.928|   -9.831|    60.62%|   0:00:00.0| 2663.8M|   WC_VIEW|  default| pmem_out2[99]                                      |
|  -0.051|   -0.051|  -8.653|   -9.555|    60.63%|   0:00:01.0| 2663.8M|   WC_VIEW|  default| pmem_out2[4]                                       |
|  -0.050|   -0.050|  -8.215|   -9.118|    60.63%|   0:00:02.0| 2663.8M|   WC_VIEW|  default| pmem_out2[143]                                     |
|  -0.048|   -0.048|  -8.050|   -8.953|    60.63%|   0:00:00.0| 2663.8M|   WC_VIEW|  default| pmem_out2[8]                                       |
|  -0.048|   -0.048|  -7.822|   -8.725|    60.63%|   0:00:01.0| 2663.8M|   WC_VIEW|  default| pmem_out1[8]                                       |
|  -0.048|   -0.048|  -7.760|   -8.663|    60.63%|   0:00:01.0| 2663.8M|   WC_VIEW|  default| pmem_out1[8]                                       |
|  -0.048|   -0.048|  -6.240|   -7.143|    60.64%|   0:00:00.0| 2663.8M|   WC_VIEW|  default| pmem_out2[8]                                       |
|  -0.041|   -0.041|  -5.425|   -6.327|    60.67%|   0:00:00.0| 2663.8M|   WC_VIEW|  default| pmem_out2[136]                                     |
|  -0.040|   -0.040|  -4.862|   -5.765|    60.67%|   0:00:01.0| 2663.8M|   WC_VIEW|  default| pmem_out2[50]                                      |
|  -0.040|   -0.040|  -4.679|   -5.582|    60.67%|   0:00:01.0| 2663.8M|   WC_VIEW|  default| pmem_out2[50]                                      |
|  -0.041|   -0.041|  -4.499|   -5.402|    60.67%|   0:00:00.0| 2663.8M|   WC_VIEW|  default| pmem_out2[24]                                      |
|  -0.039|   -0.040|  -4.468|   -5.371|    60.67%|   0:00:00.0| 2663.8M|   WC_VIEW|  default| pmem_out2[39]                                      |
|  -0.039|   -0.040|  -4.377|   -5.280|    60.68%|   0:00:01.0| 2663.8M|   WC_VIEW|  default| pmem_out2[39]                                      |
|  -0.039|   -0.040|  -4.325|   -5.227|    60.68%|   0:00:00.0| 2663.8M|   WC_VIEW|  default| pmem_out2[39]                                      |
|  -0.039|   -0.040|  -4.298|   -5.201|    60.68%|   0:00:00.0| 2663.8M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.040|   -0.040|  -4.218|   -5.120|    60.68%|   0:00:01.0| 2663.8M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.043|   -0.043|  -3.779|   -4.682|    60.69%|   0:00:01.0| 2663.8M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.043|   -0.043|  -3.655|   -4.558|    60.70%|   0:00:01.0| 2663.8M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.043|   -0.043|  -3.649|   -4.552|    60.70%|   0:00:00.0| 2663.8M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.043|   -0.043|  -3.650|   -4.552|    60.70%|   0:00:00.0| 2663.8M|   WC_VIEW|  default| pmem_out2[150]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:57.4 real=0:00:57.0 mem=2663.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:48 real=0:05:47 mem=2663.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.043|-3.650|
|reg2cgate |-0.027|-0.058|
|reg2reg   |-0.040|-0.845|
|HEPG      |-0.040|-0.903|
|All Paths |-0.043|-4.552|
+----------+------+------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.027ns TNS -0.057ns; reg2reg* WNS -0.040ns TNS -0.846ns; HEPG WNS -0.040ns TNS -0.846ns; all paths WNS -0.043ns TNS -4.553ns; Real time 0:13:28
** GigaOpt Optimizer WNS Slack -0.043 TNS Slack -4.552 Density 60.70
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:14:15.9/1:14:24.3 (1.0), mem = 2663.8M
(I,S,L,T): WC_VIEW: 155.273, 47.6344, 2.15923, 205.067
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.043  TNS Slack -4.552 Density 60.70
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.70%|        -|  -0.043|  -4.552|   0:00:00.0| 2663.8M|
|    60.67%|       71|  -0.055|  -5.625|   0:00:05.0| 2663.8M|
|    60.50%|      802|  -0.042|  -5.605|   0:00:15.0| 2663.8M|
|    60.50%|       13|  -0.042|  -5.604|   0:00:01.0| 2663.8M|
|    60.50%|        2|  -0.042|  -5.604|   0:00:01.0| 2663.8M|
|    60.50%|        0|  -0.042|  -5.604|   0:00:01.0| 2663.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.042  TNS Slack -5.604 Density 60.50
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 302 constrained nets 
Layer 7 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:24.8) (real = 0:00:25.0) **
(I,S,L,T): WC_VIEW: 154.864, 47.276, 2.14519, 204.285
*** AreaOpt [finish] : cpu/real = 0:00:25.2/0:00:25.2 (1.0), totSession cpu/real = 1:14:41.1/1:14:49.4 (1.0), mem = 2663.8M
End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:25, mem=2551.82M, totSessionCpu=1:14:41).
*** Starting refinePlace (1:14:42 mem=2551.8M) ***
Total net bbox length = 9.646e+05 (4.347e+05 5.298e+05) (ext = 9.108e+04)
Density distribution unevenness ratio = 20.376%
Density distribution unevenness ratio = 20.343%
Move report: Timing Driven Placement moves 5016 insts, mean move: 3.18 um, max move: 31.20 um
	Max move on inst (FE_RC_2840_0): (678.40, 361.00) --> (688.00, 382.60)
	Runtime: CPU: 0:00:06.4 REAL: 0:00:06.0 MEM: 2589.7MB
Move report: Detail placement moves 4632 insts, mean move: 0.66 um, max move: 5.40 um
	Max move on inst (core_instance_2_norm_mem_instance_memory6_reg_92_): (519.40, 154.00) --> (521.20, 150.40)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2589.7MB
Summary Report:
Instances move: 6814 (out of 60270 movable)
Instances flipped: 65
Mean displacement: 2.59 um
Max displacement: 31.20 um (Instance: FE_RC_2840_0) (678.4, 361) -> (688, 382.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 9.643e+05 (4.347e+05 5.296e+05) (ext = 9.109e+04)
Runtime: CPU: 0:00:08.3 REAL: 0:00:08.0 MEM: 2589.7MB
*** Finished refinePlace (1:14:50 mem=2589.7M) ***
Finished re-routing un-routed nets (0:00:00.1 2589.7M)


Density : 0.6051
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:10.6 real=0:00:11.0 mem=2589.7M) ***
** GigaOpt Optimizer WNS Slack -0.042 TNS Slack -5.634 Density 60.51
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.042|-5.093|
|reg2cgate |-0.027|-0.058|
|reg2reg   |-0.025|-0.484|
|HEPG      |-0.027|-0.541|
|All Paths |-0.042|-5.634|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.027ns TNS -0.057ns; reg2reg* WNS -0.025ns TNS -0.484ns; HEPG WNS -0.027ns TNS -0.484ns; all paths WNS -0.042ns TNS -5.635ns; Real time 0:14:05
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.027|   -0.042|  -0.541|   -5.634|    60.51%|   0:00:00.0| 2589.7M|   WC_VIEW|reg2cgate| U52007/A2                                          |
|  -0.019|   -0.042|  -0.396|   -5.489|    60.53%|   0:00:34.0| 2627.8M|   WC_VIEW|reg2cgate| U52007/A2                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.019|   -0.042|  -0.367|   -5.460|    60.54%|   0:00:06.0| 2627.8M|   WC_VIEW|reg2cgate| U52007/A2                                          |
|  -0.019|   -0.042|  -0.367|   -5.460|    60.54%|   0:00:00.0| 2627.8M|   WC_VIEW|reg2cgate| U52007/A2                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:39.7 real=0:00:40.0 mem=2627.8M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.011|   -0.042|  -0.330|   -5.460|    60.54%|   0:00:00.0| 2627.8M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_out_reg_0_/D         |
|  -0.004|   -0.042|  -0.004|   -5.133|    60.64%|   0:01:42.0| 2685.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.001|   -0.042|  -0.001|   -5.131|    60.66%|   0:00:08.0| 2685.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|   0.003|   -0.042|   0.000|   -5.130|    60.68%|   0:00:21.0| 2685.1M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|   0.008|   -0.042|   0.000|   -5.130|    60.72%|   0:00:39.0| 2685.1M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_12_/D      |
|   0.008|   -0.042|   0.000|   -5.130|    60.73%|   0:00:22.0| 2702.2M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_12_/D      |
|   0.009|   -0.042|   0.000|   -5.130|    60.75%|   0:00:04.0| 2702.2M|   WC_VIEW|  reg2reg| core_instance_1_norm_instance_sum_q_reg_12_/D      |
|   0.010|   -0.042|   0.000|   -5.130|    60.76%|   0:00:11.0| 2702.2M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_6_/D                                     |
|   0.012|   -0.042|   0.000|   -5.130|    60.77%|   0:00:06.0| 2702.2M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_6_/D                                     |
|   0.012|   -0.042|   0.000|   -5.130|    60.78%|   0:00:08.0| 2702.2M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_3__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q5_reg_9_/D                                      |
|   0.015|   -0.042|   0.000|   -5.130|    60.79%|   0:00:04.0| 2702.2M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_6_/D                                     |
|   0.015|   -0.042|   0.000|   -5.130|    60.79%|   0:00:00.0| 2702.2M|   WC_VIEW|  reg2reg| core_instance_1_ofifo_inst_col_idx_1__fifo_instanc |
|        |         |        |         |          |            |        |          |         | e_q11_reg_6_/D                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:45 real=0:03:45 mem=2702.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.042|   -0.042|  -5.093|   -5.130|    60.79%|   0:00:00.0| 2702.2M|   WC_VIEW|  default| pmem_out2[150]                                     |
|  -0.036|   -0.036|  -4.362|   -4.398|    60.79%|   0:00:03.0| 2702.2M|   WC_VIEW|  default| pmem_out2[45]                                      |
|  -0.036|   -0.036|  -3.242|   -3.279|    60.80%|   0:00:02.0| 2702.2M|   WC_VIEW|  default| pmem_out2[85]                                      |
|  -0.036|   -0.036|  -3.214|   -3.251|    60.80%|   0:00:01.0| 2702.2M|   WC_VIEW|  default| pmem_out2[85]                                      |
|  -0.034|   -0.034|  -3.210|   -3.247|    60.80%|   0:00:01.0| 2702.2M|   WC_VIEW|  default| pmem_out2[88]                                      |
|  -0.033|   -0.033|  -3.251|   -3.287|    60.80%|   0:00:17.0| 2702.2M|   WC_VIEW|  default| pmem_out2[143]                                     |
|  -0.032|   -0.032|  -3.179|   -3.216|    60.80%|   0:00:00.0| 2702.2M|   WC_VIEW|  default| pmem_out2[161]                                     |
|  -0.032|   -0.032|  -3.138|   -3.175|    60.80%|   0:00:01.0| 2702.2M|   WC_VIEW|  default| pmem_out2[161]                                     |
|  -0.033|   -0.033|  -3.064|   -3.100|    60.80%|   0:00:00.0| 2702.2M|   WC_VIEW|  default| pmem_out2[161]                                     |
|  -0.032|   -0.032|  -3.028|   -3.065|    60.80%|   0:00:00.0| 2702.2M|   WC_VIEW|  default| pmem_out2[181]                                     |
|  -0.026|   -0.026|  -2.928|   -2.965|    60.80%|   0:00:00.0| 2702.2M|   WC_VIEW|  default| pmem_out2[122]                                     |
|  -0.026|   -0.026|  -2.678|   -2.715|    60.80%|   0:00:04.0| 2702.2M|   WC_VIEW|  default| pmem_out2[122]                                     |
|  -0.026|   -0.026|  -2.352|   -2.388|    60.80%|   0:00:00.0| 2702.2M|   WC_VIEW|  default| pmem_out2[122]                                     |
|  -0.025|   -0.025|  -2.320|   -2.357|    60.82%|   0:00:00.0| 2702.2M|   WC_VIEW|  default| pmem_out2[101]                                     |
|  -0.025|   -0.025|  -2.236|   -2.273|    60.82%|   0:00:03.0| 2702.2M|   WC_VIEW|  default| pmem_out2[101]                                     |
|  -0.025|   -0.025|  -2.225|   -2.261|    60.82%|   0:00:00.0| 2702.2M|   WC_VIEW|  default| pmem_out2[101]                                     |
|  -0.025|   -0.025|  -2.209|   -2.245|    60.82%|   0:00:00.0| 2702.2M|   WC_VIEW|  default| pmem_out2[101]                                     |
|  -0.026|   -0.026|  -2.151|   -2.188|    60.82%|   0:00:01.0| 2702.2M|   WC_VIEW|  default| pmem_out2[127]                                     |
|  -0.022|   -0.022|  -2.101|   -2.138|    60.82%|   0:00:00.0| 2702.2M|   WC_VIEW|  default| pmem_out2[114]                                     |
|  -0.022|   -0.022|  -1.895|   -1.932|    60.82%|   0:00:04.0| 2702.2M|   WC_VIEW|  default| pmem_out2[114]                                     |
|  -0.022|   -0.022|  -1.849|   -1.886|    60.82%|   0:00:02.0| 2702.2M|   WC_VIEW|  default| pmem_out2[114]                                     |
|  -0.022|   -0.022|  -1.649|   -1.685|    60.82%|   0:00:01.0| 2702.2M|   WC_VIEW|  default| pmem_out2[114]                                     |
|  -0.022|   -0.022|  -1.630|   -1.666|    60.83%|   0:00:02.0| 2702.2M|   WC_VIEW|  default| pmem_out2[114]                                     |
|  -0.022|   -0.022|  -1.614|   -1.651|    60.84%|   0:00:01.0| 2702.2M|   WC_VIEW|  default| pmem_out2[114]                                     |
|  -0.022|   -0.022|  -1.603|   -1.639|    60.84%|   0:00:04.0| 2702.2M|   WC_VIEW|  default| pmem_out2[109]                                     |
|  -0.022|   -0.022|  -1.588|   -1.625|    60.84%|   0:00:03.0| 2702.2M|   WC_VIEW|  default| pmem_out2[109]                                     |
|  -0.022|   -0.022|  -1.566|   -1.602|    60.85%|   0:00:02.0| 2702.2M|   WC_VIEW|  default| pmem_out2[109]                                     |
|  -0.022|   -0.022|  -1.549|   -1.585|    60.85%|   0:00:00.0| 2702.2M|   WC_VIEW|  default| core_instance_2_pmem_rd_d_reg/Q                    |
|  -0.023|   -0.023|  -1.525|   -1.562|    60.85%|   0:00:03.0| 2702.2M|   WC_VIEW|  default| pmem_out2[109]                                     |
|  -0.023|   -0.023|  -1.423|   -1.460|    60.86%|   0:00:01.0| 2702.2M|   WC_VIEW|  default| pmem_out2[109]                                     |
|  -0.023|   -0.023|  -1.423|   -1.460|    60.86%|   0:00:00.0| 2702.2M|   WC_VIEW|  default| pmem_out2[109]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:56.2 real=0:00:56.0 mem=2702.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:22 real=0:05:21 mem=2702.2M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.023|-1.423|
|reg2cgate |-0.019|-0.037|
|reg2reg   | 0.015| 0.000|
|HEPG      |-0.019|-0.037|
|All Paths |-0.023|-1.460|
+----------+------+------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.019ns TNS -0.037ns; reg2reg* WNS 0.015ns TNS 0.000ns; HEPG WNS -0.019ns TNS -0.037ns; all paths WNS -0.023ns TNS -1.460ns; Real time 0:19:26
** GigaOpt Optimizer WNS Slack -0.023 TNS Slack -1.460 Density 60.86
*** Starting refinePlace (1:20:16 mem=2702.2M) ***
Total net bbox length = 9.662e+05 (4.359e+05 5.302e+05) (ext = 9.127e+04)
Density distribution unevenness ratio = 20.302%
Density distribution unevenness ratio = 20.140%
Move report: Timing Driven Placement moves 6985 insts, mean move: 5.35 um, max move: 76.00 um
	Max move on inst (FE_RC_3331_0): (688.60, 348.40) --> (752.00, 361.00)
	Runtime: CPU: 0:00:07.8 REAL: 0:00:08.0 MEM: 2702.2MB
Move report: Detail placement moves 5643 insts, mean move: 0.61 um, max move: 5.00 um
	Max move on inst (FE_OCPC5409_n43014): (428.80, 260.20) --> (430.20, 263.80)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2702.2MB
Summary Report:
Instances move: 8810 (out of 60520 movable)
Instances flipped: 10
Mean displacement: 4.41 um
Max displacement: 76.00 um (Instance: FE_RC_3331_0) (688.6, 348.4) -> (752, 361)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 9.659e+05 (4.358e+05 5.301e+05) (ext = 9.129e+04)
Runtime: CPU: 0:00:09.6 REAL: 0:00:10.0 MEM: 2702.2MB
*** Finished refinePlace (1:20:25 mem=2702.2M) ***
Finished re-routing un-routed nets (0:00:00.1 2702.2M)


Density : 0.6086
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:12.1 real=0:00:12.0 mem=2702.2M) ***
** GigaOpt Optimizer WNS Slack -0.023 TNS Slack -1.600 Density 60.86
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.023|-1.423|
|reg2cgate |-0.019|-0.037|
|reg2reg   |-0.019|-0.141|
|HEPG      |-0.019|-0.177|
|All Paths |-0.023|-1.600|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2cgate* WNS -0.019ns TNS -0.037ns; reg2reg* WNS -0.019ns TNS -0.141ns; HEPG WNS -0.019ns TNS -0.141ns; all paths WNS -0.023ns TNS -1.600ns; Real time 0:19:40
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.019|   -0.023|  -0.177|   -1.600|    60.86%|   0:00:00.0| 2702.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.005|   -0.023|  -0.005|   -1.429|    60.86%|   0:00:16.0| 2702.2M|   WC_VIEW|  default| core_instance_2_icg_norm_mem_instance_en_neg_reg/Q |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -0.058|   0.000|   -2.644|    60.86%|   0:00:10.0| 2702.2M|   WC_VIEW|reg2cgate| U52030/A2                                          |
|   0.001|   -0.058|   0.000|   -2.644|    60.86%|   0:00:01.0| 2702.2M|   WC_VIEW|reg2cgate| U52030/A2                                          |
|   0.001|   -0.058|   0.000|   -2.644|    60.86%|   0:00:00.0| 2702.2M|   WC_VIEW|reg2cgate| U52030/A2                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:26.7 real=0:00:27.0 mem=2702.2M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.010|   -0.058|   0.000|   -2.644|    60.86%|   0:00:00.0| 2702.2M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|   0.012|   -0.058|   0.000|   -2.644|    60.87%|   0:01:02.0| 2740.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_9_/D         |
|   0.016|   -0.058|   0.000|   -2.644|    60.88%|   0:00:21.0| 2740.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|   0.016|   -0.058|   0.000|   -2.644|    60.88%|   0:00:00.0| 2740.3M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:23 real=0:01:23 mem=2740.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.058|   -0.058|  -2.644|   -2.644|    60.88%|   0:00:00.0| 2740.3M|   WC_VIEW|  default| pmem_out2[5]                                       |
|  -0.032|   -0.032|  -1.893|   -1.893|    60.88%|   0:00:00.0| 2740.3M|   WC_VIEW|  default| pmem_out2[2]                                       |
|  -0.024|   -0.024|  -1.655|   -1.655|    60.88%|   0:00:01.0| 2740.3M|   WC_VIEW|  default| pmem_out2[109]                                     |
|  -0.024|   -0.024|  -1.536|   -1.536|    60.88%|   0:00:04.0| 2740.3M|   WC_VIEW|  default| pmem_out2[109]                                     |
|  -0.024|   -0.024|  -1.550|   -1.550|    60.88%|   0:00:01.0| 2740.3M|   WC_VIEW|  default| pmem_out2[114]                                     |
|  -0.024|   -0.024|  -1.547|   -1.547|    60.88%|   0:00:14.0| 2759.4M|   WC_VIEW|  default| pmem_out2[114]                                     |
|  -0.022|   -0.022|  -1.159|   -1.159|    60.89%|   0:00:00.0| 2759.4M|   WC_VIEW|  default| pmem_out2[153]                                     |
|  -0.019|   -0.019|  -0.868|   -0.868|    60.86%|   0:00:01.0| 2759.4M|   WC_VIEW|  default| pmem_out2[147]                                     |
|  -0.019|   -0.019|  -0.766|   -0.766|    60.86%|   0:00:07.0| 2759.4M|   WC_VIEW|  default| pmem_out2[147]                                     |
|  -0.019|   -0.019|  -0.739|   -0.739|    60.87%|   0:00:00.0| 2759.4M|   WC_VIEW|  default| pmem_out2[147]                                     |
|  -0.014|   -0.014|  -0.640|   -0.640|    60.87%|   0:00:00.0| 2759.4M|   WC_VIEW|  default| pmem_out2[147]                                     |
|  -0.014|   -0.014|  -0.585|   -0.585|    60.87%|   0:00:04.0| 2759.4M|   WC_VIEW|  default| pmem_out2[147]                                     |
|  -0.014|   -0.014|  -0.584|   -0.584|    60.87%|   0:00:00.0| 2759.4M|   WC_VIEW|  default| pmem_out2[147]                                     |
|  -0.014|   -0.014|  -0.575|   -0.575|    60.87%|   0:00:00.0| 2759.4M|   WC_VIEW|  default| pmem_out2[147]                                     |
|  -0.014|   -0.014|  -0.523|   -0.523|    60.87%|   0:00:00.0| 2759.4M|   WC_VIEW|  default| pmem_out2[147]                                     |
|  -0.015|   -0.015|  -0.515|   -0.515|    60.87%|   0:00:01.0| 2759.4M|   WC_VIEW|  default| pmem_out2[147]                                     |
|  -0.011|   -0.011|  -0.518|   -0.518|    60.87%|   0:00:00.0| 2759.4M|   WC_VIEW|  default| pmem_out2[165]                                     |
|  -0.010|   -0.010|  -0.500|   -0.500|    60.87%|   0:00:03.0| 2759.4M|   WC_VIEW|  default| pmem_out2[141]                                     |
|  -0.010|   -0.010|  -0.295|   -0.295|    60.87%|   0:00:01.0| 2759.4M|   WC_VIEW|  default| pmem_out2[141]                                     |
|  -0.010|   -0.010|  -0.290|   -0.290|    60.88%|   0:00:00.0| 2759.4M|   WC_VIEW|  default| pmem_out2[141]                                     |
|  -0.010|   -0.010|  -0.265|   -0.265|    60.88%|   0:00:00.0| 2759.4M|   WC_VIEW|  default| pmem_out2[113]                                     |
|  -0.010|   -0.010|  -0.259|   -0.259|    60.88%|   0:00:00.0| 2759.4M|   WC_VIEW|  default| pmem_out2[113]                                     |
|  -0.011|   -0.011|  -0.259|   -0.259|    60.89%|   0:00:02.0| 2759.4M|   WC_VIEW|  default| pmem_out2[113]                                     |
|  -0.012|   -0.012|  -0.268|   -0.268|    60.90%|   0:00:00.0| 2759.4M|   WC_VIEW|  default| pmem_out2[113]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:39.1 real=0:00:39.0 mem=2759.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:29 real=0:02:29 mem=2759.4M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.012|-0.268|
|reg2cgate | 0.001| 0.000|
|reg2reg   | 0.016| 0.000|
|HEPG      | 0.001| 0.000|
|All Paths |-0.012|-0.268|
+----------+------+------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2cgate* WNS 0.001ns TNS 0.000ns; reg2reg* WNS 0.016ns TNS 0.000ns; HEPG WNS 0.001ns TNS 0.000ns; all paths WNS -0.012ns TNS -0.268ns; Real time 0:22:09
** GigaOpt Optimizer WNS Slack -0.012 TNS Slack -0.268 Density 60.90
*** Starting refinePlace (1:22:59 mem=2759.4M) ***
Total net bbox length = 9.660e+05 (4.358e+05 5.302e+05) (ext = 9.130e+04)
Density distribution unevenness ratio = 20.118%
Move report: Detail placement moves 863 insts, mean move: 0.59 um, max move: 5.00 um
	Max move on inst (U29116): (741.20, 263.80) --> (744.40, 265.60)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2759.4MB
Summary Report:
Instances move: 863 (out of 60508 movable)
Instances flipped: 3778
Mean displacement: 0.59 um
Max displacement: 5.00 um (Instance: U29116) (741.2, 263.8) -> (744.4, 265.6)
	Length: 12 sites, height: 1 rows, site name: core, cell type: AOI22D2
Total net bbox length = 9.662e+05 (4.360e+05 5.302e+05) (ext = 9.129e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2759.4MB
*** Finished refinePlace (1:23:02 mem=2759.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2759.4M)


Density : 0.6090
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.4 real=0:00:06.0 mem=2759.4M) ***
** GigaOpt Optimizer WNS Slack -0.012 TNS Slack -0.268 Density 60.90
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.012|-0.268|
|reg2cgate | 0.001| 0.000|
|reg2reg   | 0.013| 0.000|
|HEPG      | 0.001| 0.000|
|All Paths |-0.012|-0.268|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 303 constrained nets 
Layer 7 has 132 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:14:37 real=0:14:36 mem=2759.4M) ***

(I,S,L,T): WC_VIEW: 155.753, 47.9321, 2.17516, 205.861
*** SetupOpt [finish] : cpu/real = 0:14:48.9/0:14:48.4 (1.0), totSession cpu/real = 1:23:04.7/1:23:12.6 (1.0), mem = 2724.3M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
Info: 295 nets with fixed/cover wires excluded.
Info: 303 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:23:05.1/1:23:13.1 (1.0), mem = 2473.3M
(I,S,L,T): WC_VIEW: 155.753, 47.9321, 2.17516, 205.861
*info: 303 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
*info: 295 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.012 TNS Slack -0.268 Density 60.90
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.012|-0.268|
|reg2cgate | 0.001| 0.000|
|reg2reg   | 0.013| 0.000|
|HEPG      | 0.001| 0.000|
|All Paths |-0.012|-0.268|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS 0.001ns TNS 0.000ns; reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS 0.001ns TNS 0.000ns; all paths WNS -0.012ns TNS -0.268ns; Real time 0:22:28
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -0.012|   0.000|   -0.268|    60.90%|   0:00:00.0| 2513.1M|   WC_VIEW|reg2cgate| U52030/A2                                          |
|   0.001|   -0.012|   0.000|   -0.268|    60.91%|   0:00:24.0| 2592.6M|   WC_VIEW|reg2cgate| U52030/A2                                          |
|   0.001|   -0.012|   0.000|   -0.268|    60.93%|   0:00:06.0| 2630.7M|   WC_VIEW|reg2cgate| U52030/A2                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:29.8 real=0:00:30.0 mem=2630.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:29.9 real=0:00:30.0 mem=2630.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.012|-0.268|
|reg2cgate | 0.001| 0.000|
|reg2reg   | 0.017| 0.000|
|HEPG      | 0.001| 0.000|
|All Paths |-0.012|-0.268|
+----------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS 0.001ns TNS 0.000ns; reg2reg* WNS 0.017ns TNS 0.000ns; HEPG WNS 0.001ns TNS 0.000ns; all paths WNS -0.012ns TNS -0.268ns; Real time 0:22:59
** GigaOpt Optimizer WNS Slack -0.012 TNS Slack -0.268 Density 60.93
*** Starting refinePlace (1:23:48 mem=2630.7M) ***
Total net bbox length = 9.663e+05 (4.360e+05 5.303e+05) (ext = 9.129e+04)
Density distribution unevenness ratio = 20.116%
Move report: Detail placement moves 596 insts, mean move: 0.52 um, max move: 5.20 um
	Max move on inst (U28997): (624.20, 301.60) --> (622.60, 305.20)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2630.7MB
Summary Report:
Instances move: 596 (out of 60526 movable)
Instances flipped: 0
Mean displacement: 0.52 um
Max displacement: 5.20 um (Instance: U28997) (624.2, 301.6) -> (622.6, 305.2)
	Length: 24 sites, height: 1 rows, site name: core, cell type: ND4D4
Total net bbox length = 9.664e+05 (4.361e+05 5.303e+05) (ext = 9.129e+04)
Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 2630.7MB
*** Finished refinePlace (1:23:52 mem=2630.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2630.7M)


Density : 0.6093
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.4 real=0:00:05.0 mem=2630.7M) ***
** GigaOpt Optimizer WNS Slack -0.012 TNS Slack -0.268 Density 60.93
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.012|-0.268|
|reg2cgate | 0.001| 0.000|
|reg2reg   | 0.017| 0.000|
|HEPG      | 0.001| 0.000|
|All Paths |-0.012|-0.268|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 303 constrained nets 
Layer 7 has 132 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:37.3 real=0:00:37.0 mem=2630.7M) ***

(I,S,L,T): WC_VIEW: 155.838, 48.0073, 2.17743, 206.023
*** SetupOpt [finish] : cpu/real = 0:00:48.9/0:00:48.9 (1.0), totSession cpu/real = 1:23:54.1/1:24:02.0 (1.0), mem = 2595.6M
End: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 295 nets with fixed/cover wires excluded.
Info: 303 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:23:55.5/1:24:03.4 (1.0), mem = 2495.4M
(I,S,L,T): WC_VIEW: 155.838, 48.0073, 2.17743, 206.023
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.012  TNS Slack -0.268 Density 60.93
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.93%|        -|  -0.012|  -0.268|   0:00:00.0| 2495.4M|
|    60.91%|      161|  -0.012|  -0.268|   0:00:13.0| 2535.6M|
|    60.91%|        1|  -0.012|  -0.268|   0:00:02.0| 2535.6M|
|    60.91%|       55|  -0.012|  -0.268|   0:00:01.0| 2535.6M|
|    60.84%|      182|  -0.012|  -0.248|   0:00:05.0| 2535.6M|
|    60.63%|      895|  -0.012|  -0.204|   0:00:13.0| 2535.6M|
|    60.59%|      178|  -0.012|  -0.204|   0:00:03.0| 2535.6M|
|    60.59%|       35|  -0.012|  -0.204|   0:00:01.0| 2535.6M|
|    60.58%|        4|  -0.012|  -0.204|   0:00:01.0| 2535.6M|
|    60.58%|        1|  -0.012|  -0.204|   0:00:01.0| 2535.6M|
|    60.58%|       13|  -0.012|  -0.204|   0:00:01.0| 2535.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.011  TNS Slack -0.204 Density 60.58
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 303 constrained nets 
Layer 7 has 60 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:43.9) (real = 0:00:44.0) **
*** Starting refinePlace (1:24:40 mem=2551.6M) ***
Total net bbox length = 9.657e+05 (4.358e+05 5.299e+05) (ext = 9.125e+04)
Move report: Detail placement moves 82 insts, mean move: 1.34 um, max move: 6.40 um
	Max move on inst (FE_OCPC5937_n19554): (626.80, 413.20) --> (625.80, 418.60)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2554.7MB
Summary Report:
Instances move: 82 (out of 60170 movable)
Instances flipped: 0
Mean displacement: 1.34 um
Max displacement: 6.40 um (Instance: FE_OCPC5937_n19554) (626.8, 413.2) -> (625.8, 418.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 9.658e+05 (4.359e+05 5.299e+05) (ext = 9.125e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2554.7MB
*** Finished refinePlace (1:24:42 mem=2554.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2554.7M)


Density : 0.6058
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.0 real=0:00:04.0 mem=2554.7M) ***
(I,S,L,T): WC_VIEW: 154.699, 47.0643, 2.15494, 203.919
*** AreaOpt [finish] : cpu/real = 0:00:48.4/0:00:48.3 (1.0), totSession cpu/real = 1:24:43.9/1:24:51.7 (1.0), mem = 2554.7M
End: Area Reclaim Optimization (cpu=0:00:49, real=0:00:48, mem=2474.62M, totSessionCpu=1:24:44).
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39854
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 295  Num Prerouted Wires = 65834
[NR-eGR] Read numTotalNets=62138  numIgnoredNets=295
[NR-eGR] There are 8 clock nets ( 8 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 61835 
[NR-eGR] Rule id: 1  Nets: 8 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 60 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.425800e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 61783 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.136920e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 2.000000e-01um, number of vias: 224440
[NR-eGR]     M2  (2V) length: 4.637984e+05um, number of vias: 325397
[NR-eGR]     M3  (3H) length: 4.956285e+05um, number of vias: 36910
[NR-eGR]     M4  (4V) length: 1.721713e+05um, number of vias: 6957
[NR-eGR]     M5  (5H) length: 7.793370e+04um, number of vias: 2057
[NR-eGR]     M6  (6V) length: 3.929527e+04um, number of vias: 666
[NR-eGR]     M7  (7H) length: 4.577600e+03um, number of vias: 886
[NR-eGR]     M8  (8V) length: 7.366880e+03um, number of vias: 0
[NR-eGR] Total length: 1.260772e+06um, number of vias: 597313
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9.260000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.17 sec, Real: 4.16 sec, Curr Mem: 2454.46 MB )
Extraction called for design 'fullchip' of instances=60452 and nets=62398 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 2440.461M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2447.48)
Total number of fetched objects 62165
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2506.69 CPU=0:00:09.8 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2506.69 CPU=0:00:13.0 REAL=0:00:13.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS -max_fanout
Info: 295 nets with fixed/cover wires excluded.
Info: 303 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:25:10.7/1:25:18.4 (1.0), mem = 2506.7M
(I,S,L,T): WC_VIEW: 154.713, 47.3156, 2.15494, 204.183
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|    34|    -0.11|     2|     2|    -0.01|     0|     0|     0|     0|    -0.09|    -3.02|       0|       0|       0|  60.58|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -3.01|       0|       0|       2|  60.58| 0:00:00.0|  2531.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -3.01|       0|       0|       0|  60.58| 0:00:00.0|  2531.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 303 constrained nets 
Layer 7 has 39 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=2531.8M) ***

*** Starting refinePlace (1:25:22 mem=2547.8M) ***
Total net bbox length = 9.658e+05 (4.359e+05 5.299e+05) (ext = 9.125e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2547.8MB
Summary Report:
Instances move: 0 (out of 60170 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.658e+05 (4.359e+05 5.299e+05) (ext = 9.125e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2547.8MB
*** Finished refinePlace (1:25:24 mem=2547.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2547.8M)


Density : 0.6058
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.8 real=0:00:04.0 mem=2547.8M) ***
(I,S,L,T): WC_VIEW: 154.698, 47.3157, 2.15495, 204.169
*** DrvOpt [finish] : cpu/real = 0:00:15.3/0:00:15.3 (1.0), totSession cpu/real = 1:25:25.9/1:25:33.7 (1.0), mem = 2512.8M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.001 -> -0.091 (bump = 0.09)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
Info: 295 nets with fixed/cover wires excluded.
Info: 303 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:25:26.8/1:25:34.5 (1.0), mem = 2512.8M
(I,S,L,T): WC_VIEW: 154.698, 47.3157, 2.15495, 204.169
*info: 303 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
*info: 295 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.091 TNS Slack -3.014 Density 60.58
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.025|-1.087|
|reg2cgate |-0.006|-0.006|
|reg2reg   |-0.091|-1.921|
|HEPG      |-0.091|-1.927|
|All Paths |-0.091|-3.014|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.006ns TNS -0.006ns; reg2reg* WNS -0.091ns TNS -1.921ns; HEPG WNS -0.091ns TNS -1.921ns; all paths WNS -0.091ns TNS -3.014ns; Real time 0:24:49
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.091|   -0.091|  -1.927|   -3.014|    60.58%|   0:00:00.0| 2547.8M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.060|   -0.060|  -1.244|   -2.331|    60.59%|   0:01:04.0| 2600.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.054|   -0.054|  -0.989|   -2.076|    60.60%|   0:00:01.0| 2600.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.054|   -0.054|  -0.977|   -2.064|    60.61%|   0:00:09.0| 2600.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.046|   -0.046|  -0.891|   -1.977|    60.61%|   0:00:01.0| 2600.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.045|   -0.045|  -0.878|   -1.965|    60.61%|   0:00:04.0| 2600.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.045|   -0.045|  -0.867|   -1.954|    60.61%|   0:00:15.0| 2600.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.041|   -0.041|  -0.645|   -1.732|    60.63%|   0:00:01.0| 2600.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.041|   -0.041|  -0.640|   -1.727|    60.63%|   0:00:04.0| 2600.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.035|   -0.035|  -0.639|   -1.726|    60.64%|   0:00:01.0| 2600.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.034|   -0.034|  -0.615|   -1.702|    60.64%|   0:00:11.0| 2600.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.041|   -0.041|  -0.513|   -1.600|    60.65%|   0:00:05.0| 2600.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.031|   -0.031|  -0.496|   -1.583|    60.66%|   0:00:00.0| 2600.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.029|   -0.029|  -0.540|   -1.628|    60.66%|   0:00:05.0| 2600.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.031|   -0.031|  -0.524|   -1.611|    60.67%|   0:00:05.0| 2600.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.031|   -0.031|  -0.532|   -1.619|    60.67%|   0:00:01.0| 2600.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:07 real=0:02:07 mem=2600.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.025|   -0.031|  -1.087|   -1.619|    60.67%|   0:00:00.0| 2600.6M|   WC_VIEW|  default| pmem_out2[112]                                     |
|  -0.022|   -0.031|  -0.956|   -1.488|    60.67%|   0:00:06.0| 2584.6M|   WC_VIEW|  default| pmem_out2[112]                                     |
|  -0.020|   -0.031|  -1.094|   -1.626|    60.67%|   0:00:00.0| 2584.6M|   WC_VIEW|  default| pmem_out2[112]                                     |
|  -0.021|   -0.031|  -1.105|   -1.637|    60.67%|   0:00:01.0| 2584.6M|   WC_VIEW|  default| pmem_out2[112]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.7 real=0:00:07.0 mem=2584.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:15 real=0:02:15 mem=2584.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.021|-1.105|
|reg2cgate |-0.006|-0.006|
|reg2reg   |-0.031|-0.526|
|HEPG      |-0.031|-0.532|
|All Paths |-0.031|-1.637|
+----------+------+------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.006ns TNS -0.006ns; reg2reg* WNS -0.031ns TNS -0.526ns; HEPG WNS -0.031ns TNS -0.526ns; all paths WNS -0.031ns TNS -1.637ns; Real time 0:27:04
** GigaOpt Optimizer WNS Slack -0.031 TNS Slack -1.637 Density 60.67
*** Starting refinePlace (1:27:54 mem=2584.6M) ***
Total net bbox length = 9.663e+05 (4.361e+05 5.302e+05) (ext = 9.126e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2584.6MB
Summary Report:
Instances move: 0 (out of 60260 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.663e+05 (4.361e+05 5.302e+05) (ext = 9.126e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2584.6MB
*** Finished refinePlace (1:27:55 mem=2584.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2584.6M)


Density : 0.6067
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.8 real=0:00:04.0 mem=2584.6M) ***
** GigaOpt Optimizer WNS Slack -0.031 TNS Slack -1.637 Density 60.67
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.021|-1.105|
|reg2cgate |-0.006|-0.006|
|reg2reg   |-0.031|-0.526|
|HEPG      |-0.031|-0.532|
|All Paths |-0.031|-1.637|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 303 constrained nets 
Layer 7 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:20 real=0:02:20 mem=2584.6M) ***

(I,S,L,T): WC_VIEW: 155.033, 47.5766, 2.15971, 204.769
*** SetupOpt [finish] : cpu/real = 0:02:31.0/0:02:30.8 (1.0), totSession cpu/real = 1:27:57.8/1:28:05.3 (1.0), mem = 2549.6M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.001 -> -0.030 (bump = 0.029)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.204 -> -1.637
Begin: GigaOpt TNS recovery
GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -postEco
Info: 295 nets with fixed/cover wires excluded.
Info: 303 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:27:59.4/1:28:06.9 (1.0), mem = 2549.6M
(I,S,L,T): WC_VIEW: 155.033, 47.5766, 2.15971, 204.769
*info: 303 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
*info: 295 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.031 TNS Slack -1.637 Density 60.67
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.021|-1.105|
|reg2cgate |-0.006|-0.006|
|reg2reg   |-0.031|-0.526|
|HEPG      |-0.031|-0.532|
|All Paths |-0.031|-1.637|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.006ns TNS -0.006ns; reg2reg* WNS -0.031ns TNS -0.526ns; HEPG WNS -0.031ns TNS -0.526ns; all paths WNS -0.031ns TNS -1.637ns; Real time 0:27:21
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.031|   -0.031|  -0.532|   -1.637|    60.67%|   0:00:00.0| 2584.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.027|   -0.027|  -0.330|   -1.434|    60.68%|   0:00:11.0| 2584.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.027|   -0.027|  -0.317|   -1.422|    60.68%|   0:00:00.0| 2584.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.027|   -0.027|  -0.317|   -1.422|    60.68%|   0:00:01.0| 2584.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.9 real=0:00:12.0 mem=2584.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.021|   -0.027|  -1.105|   -1.422|    60.68%|   0:00:00.0| 2584.6M|   WC_VIEW|  default| pmem_out2[112]                                     |
|  -0.022|   -0.027|  -0.988|   -1.305|    60.68%|   0:00:02.0| 2584.6M|   WC_VIEW|  default| pmem_out2[112]                                     |
|  -0.023|   -0.027|  -0.983|   -1.299|    60.70%|   0:00:01.0| 2584.6M|   WC_VIEW|  default| pmem_out2[112]                                     |
|  -0.023|   -0.027|  -0.961|   -1.278|    60.70%|   0:00:00.0| 2584.6M|   WC_VIEW|  default| pmem_out2[112]                                     |
|  -0.024|   -0.027|  -0.959|   -1.276|    60.70%|   0:00:00.0| 2584.6M|   WC_VIEW|  default| pmem_out2[112]                                     |
|  -0.024|   -0.027|  -0.957|   -1.274|    60.70%|   0:00:01.0| 2584.6M|   WC_VIEW|  default| pmem_out2[70]                                      |
|  -0.024|   -0.027|  -0.957|   -1.273|    60.70%|   0:00:00.0| 2584.6M|   WC_VIEW|  default| pmem_out2[70]                                      |
|  -0.024|   -0.027|  -0.957|   -1.274|    60.70%|   0:00:00.0| 2584.6M|   WC_VIEW|  default| pmem_out2[112]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.6 real=0:00:04.0 mem=2584.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.7 real=0:00:16.0 mem=2584.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.024|-0.957|
|reg2cgate |-0.006|-0.006|
|reg2reg   |-0.027|-0.311|
|HEPG      |-0.027|-0.317|
|All Paths |-0.027|-1.274|
+----------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.006ns TNS -0.006ns; reg2reg* WNS -0.027ns TNS -0.311ns; HEPG WNS -0.027ns TNS -0.311ns; all paths WNS -0.027ns TNS -1.274ns; Real time 0:27:39
** GigaOpt Optimizer WNS Slack -0.027 TNS Slack -1.274 Density 60.70
*** Starting refinePlace (1:28:28 mem=2584.6M) ***
Total net bbox length = 9.664e+05 (4.361e+05 5.303e+05) (ext = 9.126e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2584.6MB
Summary Report:
Instances move: 0 (out of 60272 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.664e+05 (4.361e+05 5.303e+05) (ext = 9.126e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2584.6MB
*** Finished refinePlace (1:28:30 mem=2584.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2584.6M)


Density : 0.6070
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.9 real=0:00:03.0 mem=2584.6M) ***
** GigaOpt Optimizer WNS Slack -0.027 TNS Slack -1.274 Density 60.70
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.024|-0.957|
|reg2cgate |-0.006|-0.006|
|reg2reg   |-0.027|-0.311|
|HEPG      |-0.027|-0.317|
|All Paths |-0.027|-1.274|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 303 constrained nets 
Layer 7 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:22.6 real=0:00:23.0 mem=2584.6M) ***

(I,S,L,T): WC_VIEW: 155.103, 47.6271, 2.16248, 204.892
*** SetupOpt [finish] : cpu/real = 0:00:33.3/0:00:33.2 (1.0), totSession cpu/real = 1:28:32.6/1:28:40.1 (1.0), mem = 2549.6M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.435%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
Info: 295 nets with fixed/cover wires excluded.
Info: 303 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:28:33.0/1:28:40.5 (1.0), mem = 2549.6M
(I,S,L,T): WC_VIEW: 155.103, 47.6271, 2.16248, 204.892
*info: 303 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
*info: 295 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.027 TNS Slack -1.274 Density 60.70
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.024|-0.957|
|reg2cgate |-0.006|-0.006|
|reg2reg   |-0.027|-0.311|
|HEPG      |-0.027|-0.317|
|All Paths |-0.027|-1.274|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.006ns TNS -0.006ns; reg2reg* WNS -0.027ns TNS -0.311ns; HEPG WNS -0.027ns TNS -0.311ns; all paths WNS -0.027ns TNS -1.274ns; Real time 0:27:55
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.027|   -0.027|  -0.317|   -1.274|    60.70%|   0:00:01.0| 2584.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
|  -0.027|   -0.027|  -0.311|   -1.268|    60.70%|   0:00:00.0| 2584.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_14_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=2584.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.024|   -0.027|  -0.957|   -1.268|    60.70%|   0:00:00.0| 2584.6M|   WC_VIEW|  default| pmem_out2[112]                                     |
|  -0.024|   -0.027|  -0.957|   -1.268|    60.70%|   0:00:00.0| 2584.6M|   WC_VIEW|  default| pmem_out2[112]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2584.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.0 real=0:00:01.0 mem=2584.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.024|-0.957|
|reg2cgate |-0.006|-0.006|
|reg2reg   |-0.027|-0.305|
|HEPG      |-0.027|-0.311|
|All Paths |-0.027|-1.268|
+----------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.006ns TNS -0.006ns; reg2reg* WNS -0.027ns TNS -0.305ns; HEPG WNS -0.027ns TNS -0.305ns; all paths WNS -0.027ns TNS -1.268ns; Real time 0:27:57
** GigaOpt Optimizer WNS Slack -0.027 TNS Slack -1.268 Density 60.70
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.024|-0.957|
|reg2cgate |-0.006|-0.006|
|reg2reg   |-0.027|-0.305|
|HEPG      |-0.027|-0.311|
|All Paths |-0.027|-1.268|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 303 constrained nets 
Layer 7 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=2584.6M) ***

(I,S,L,T): WC_VIEW: 155.103, 47.6274, 2.16249, 204.893
*** SetupOpt [finish] : cpu/real = 0:00:13.3/0:00:13.3 (1.0), totSession cpu/real = 1:28:46.3/1:28:53.8 (1.0), mem = 2549.6M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:22:24, real = 0:22:23, mem = 2059.1M, totSessionCpu=1:28:50 **
**optDesign ... cpu = 0:22:24, real = 0:22:23, mem = 2057.1M, totSessionCpu=1:28:50 **
** Profile ** Start :  cpu=0:00:00.0, mem=2463.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=2463.6M
** Profile ** Overall slacks :  cpu=0:00:01.4, mem=2473.6M
** Profile ** DRVs :  cpu=0:00:01.8, mem=2473.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.027  | -0.027  | -0.006  | -0.024  |
|           TNS (ns):| -1.268  | -0.305  | -0.006  | -0.957  |
|    Violating Paths:|   120   |   24    |    2    |   94    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.700%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2473.6M
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -postCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
Info: 295 nets with fixed/cover wires excluded.
Info: 303 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2059.62MB/3624.57MB/2370.94MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2059.62MB/3624.57MB/2370.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2059.62MB/3624.57MB/2370.94MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 00:43:18 (2023-Mar-18 07:43:18 GMT)
2023-Mar-18 00:43:18 (2023-Mar-18 07:43:18 GMT): 10%
2023-Mar-18 00:43:18 (2023-Mar-18 07:43:18 GMT): 20%
2023-Mar-18 00:43:18 (2023-Mar-18 07:43:18 GMT): 30%
2023-Mar-18 00:43:18 (2023-Mar-18 07:43:18 GMT): 40%
2023-Mar-18 00:43:18 (2023-Mar-18 07:43:18 GMT): 50%
2023-Mar-18 00:43:18 (2023-Mar-18 07:43:18 GMT): 60%
2023-Mar-18 00:43:18 (2023-Mar-18 07:43:18 GMT): 70%
2023-Mar-18 00:43:18 (2023-Mar-18 07:43:18 GMT): 80%
2023-Mar-18 00:43:18 (2023-Mar-18 07:43:18 GMT): 90%

Finished Levelizing
2023-Mar-18 00:43:19 (2023-Mar-18 07:43:19 GMT)

Starting Activity Propagation
2023-Mar-18 00:43:19 (2023-Mar-18 07:43:19 GMT)
2023-Mar-18 00:43:19 (2023-Mar-18 07:43:19 GMT): 10%
2023-Mar-18 00:43:20 (2023-Mar-18 07:43:20 GMT): 20%

Finished Activity Propagation
2023-Mar-18 00:43:21 (2023-Mar-18 07:43:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2062.07MB/3624.57MB/2370.94MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 00:43:21 (2023-Mar-18 07:43:21 GMT)
 ... Calculating switching power
2023-Mar-18 00:43:21 (2023-Mar-18 07:43:21 GMT): 10%
2023-Mar-18 00:43:22 (2023-Mar-18 07:43:22 GMT): 20%
2023-Mar-18 00:43:22 (2023-Mar-18 07:43:22 GMT): 30%
2023-Mar-18 00:43:22 (2023-Mar-18 07:43:22 GMT): 40%
2023-Mar-18 00:43:22 (2023-Mar-18 07:43:22 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 00:43:23 (2023-Mar-18 07:43:23 GMT): 60%
2023-Mar-18 00:43:24 (2023-Mar-18 07:43:24 GMT): 70%
2023-Mar-18 00:43:25 (2023-Mar-18 07:43:25 GMT): 80%
2023-Mar-18 00:43:26 (2023-Mar-18 07:43:26 GMT): 90%

Finished Calculating power
2023-Mar-18 00:43:27 (2023-Mar-18 07:43:27 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=2062.08MB/3624.57MB/2370.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2062.08MB/3624.57MB/2370.94MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2062.08MB/3624.57MB/2370.94MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2062.08MB/3624.57MB/2370.94MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 00:43:27 (2023-Mar-18 07:43:27 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*       Power View : WC_VIEW
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      159.36558005 	   69.6310%
Total Switching Power:      67.21395298 	   29.3675%
Total Leakage Power:         2.29216582 	    1.0015%
Total Power:               228.87169854
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         122.4       6.013       1.223       129.6       56.64
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   6.366e-07
Combinational                      31.11        41.6       1.012       73.72       32.21
Clock (Combinational)              5.847        19.6     0.05703        25.5       11.14
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              159.4       67.21       2.292       228.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      159.4       67.21       2.292       228.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.986       9.834      0.0292       12.85       5.614
clk2                               2.861       9.766     0.02783       12.65       5.529
-----------------------------------------------------------------------------------------
Total                              5.847        19.6     0.05703        25.5       11.14
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00782 (CKBD16):           0.1745
*              Highest Leakage Power:                    U17727 (FA1D4):        0.0002606
*                Total Cap:      4.2591e-10 F
*                Total instances in design: 60554
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:01,
mem(process/total/peak)=2079.09MB/3631.57MB/2370.94MB)


Doing global timing/power optimization, Phase 1 
........................................
.
Phase 1 finished in (cpu = 0:01:16) (real = 0:01:16) **

Doing global timing/power optimization, Phase 2 
.........
Phase 2 finished in (cpu = 0:00:19.1) (real = 0:00:19.0) **

Finished Timing Update in (cpu = 0:01:41) (real = 0:01:41) **
OPT: Doing preprocessing before recovery...
skewClock sized 23 and inserted 40 insts
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
GigaOpt Checkpoint: Internal optTiming -setupRecovery -inPostEcoStage -maxLocalDensity 0.9 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC  -lowEffort
........................................
........................................
........Checking setup slack degradation ...
...............................
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 0.9 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC  -inPostEcoStage
........................................
......Checking setup slack degradation ...
..................................
.......................
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:33:00 mem=2671.8M) ***
Total net bbox length = 9.671e+05 (4.366e+05 5.305e+05) (ext = 9.125e+04)
Move report: Detail placement moves 1049 insts, mean move: 2.02 um, max move: 24.00 um
	Max move on inst (FE_RC_304_0): (738.40, 231.40) --> (725.20, 242.20)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2671.8MB
Summary Report:
Instances move: 1049 (out of 60334 movable)
Instances flipped: 0
Mean displacement: 2.02 um
Max displacement: 24.00 um (Instance: FE_RC_304_0) (738.4, 231.4) -> (725.2, 242.2)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKND2D3
Total net bbox length = 9.687e+05 (4.373e+05 5.314e+05) (ext = 9.130e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2671.8MB
*** Finished refinePlace (1:33:02 mem=2671.8M) ***
Finished re-routing un-routed nets (0:00:00.1 2671.8M)


Density : 0.6048
Max route overflow : 0.0000

Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 0.98 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow  -postEcoForPowerRecovery  -useDynPwrCost 
........................Checking setup slack degradation ...
................
..
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 0.85 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow  -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -skipLowEffortCategoryOptimization -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
.....................Checking setup slack degradation ...

End: GigaOpt postEco optimization
*** Starting refinePlace (1:34:16 mem=2748.1M) ***
Total net bbox length = 9.687e+05 (4.373e+05 5.314e+05) (ext = 9.130e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2748.1MB
Summary Report:
Instances move: 0 (out of 60343 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.687e+05 (4.373e+05 5.314e+05) (ext = 9.130e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2748.1MB
*** Finished refinePlace (1:34:18 mem=2748.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2748.1M)


Density : 0.6050
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:34:19.2/1:34:26.5 (1.0), mem = 2748.1M
(I,S,L,T): WC_VIEW: 154.179, 47.0326, 2.13342, 203.345
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.038  TNS Slack -2.517 Density 60.50
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.50%|        -|  -0.038|  -2.517|   0:00:00.0| 2748.1M|
|    60.50%|        0|  -0.038|  -2.516|   0:00:01.0| 2748.1M|
|    60.49%|       46|  -0.038|  -2.516|   0:00:11.0| 2748.1M|
|    60.49%|      223|  -0.038|  -2.511|   0:00:14.0| 2748.1M|
|    60.48%|       71|  -0.038|  -2.509|   0:00:13.0| 2748.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.038  TNS Slack -2.509 Density 60.48
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 343 constrained nets 
Layer 7 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:43.6) (real = 0:00:44.0) **
(I,S,L,T): WC_VIEW: 154.083, 46.9359, 2.13081, 203.149
*** PowerOpt [finish] : cpu/real = 0:00:44.0/0:00:44.0 (1.0), totSession cpu/real = 1:35:03.3/1:35:10.6 (1.0), mem = 2748.1M
*** Starting refinePlace (1:35:04 mem=2748.1M) ***
Total net bbox length = 9.687e+05 (4.373e+05 5.313e+05) (ext = 9.130e+04)
Move report: Detail placement moves 28 insts, mean move: 1.06 um, max move: 4.40 um
	Max move on inst (U41899): (446.60, 508.60) --> (447.40, 512.20)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2748.1MB
Summary Report:
Instances move: 28 (out of 60289 movable)
Instances flipped: 0
Mean displacement: 1.06 um
Max displacement: 4.40 um (Instance: U41899) (446.6, 508.6) -> (447.4, 512.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D0
Total net bbox length = 9.687e+05 (4.373e+05 5.314e+05) (ext = 9.130e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2748.1MB
*** Finished refinePlace (1:35:06 mem=2748.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2748.1M)


Density : 0.6048
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.9 real=0:00:04.0 mem=2748.1M) ***
Checking setup slack degradation ...
GigaOpt: Skipping nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 0.9 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC  -inPostEcoStage
Info: 295 nets with fixed/cover wires excluded.
Info: 343 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:35:10.3/1:35:17.6 (1.0), mem = 2748.1M
(I,S,L,T): WC_VIEW: 154.083, 46.9359, 2.13081, 203.149
Info: 295 nets with fixed/cover wires excluded.
Info: 343 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.038 TNS Slack -2.509 Density 60.48
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.038|-2.345|
|reg2cgate |-0.014|-0.020|
|reg2reg   |-0.029|-0.143|
|HEPG      |-0.029|-0.163|
|All Paths |-0.038|-2.509|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.014ns TNS -0.020ns; reg2reg* WNS -0.029ns TNS -0.143ns; HEPG WNS -0.029ns TNS -0.143ns; all paths WNS -0.038ns TNS -2.509ns; Real time 0:34:31
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.029|   -0.038|  -0.163|   -2.509|    60.48%|   0:00:01.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.025|   -0.038|  -0.118|   -2.463|    60.49%|   0:00:03.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_15_/D        |
|  -0.026|   -0.038|  -0.122|   -2.467|    60.49%|   0:00:00.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.026|   -0.038|  -0.118|   -2.464|    60.49%|   0:00:00.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
|  -0.026|   -0.038|  -0.118|   -2.463|    60.49%|   0:00:00.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.8 real=0:00:04.0 mem=2757.6M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:04.5 real=0:00:05.0 mem=2757.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.038|-2.345|
|reg2cgate |-0.014|-0.020|
|reg2reg   |-0.026|-0.098|
|HEPG      |-0.026|-0.118|
|All Paths |-0.038|-2.463|
+----------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.014ns TNS -0.020ns; reg2reg* WNS -0.026ns TNS -0.098ns; HEPG WNS -0.026ns TNS -0.098ns; all paths WNS -0.038ns TNS -2.464ns; Real time 0:34:36
** GigaOpt Optimizer WNS Slack -0.038 TNS Slack -2.463 Density 60.49
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.038|-2.345|
|reg2cgate |-0.014|-0.020|
|reg2reg   |-0.026|-0.098|
|HEPG      |-0.026|-0.118|
|All Paths |-0.038|-2.463|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 343 constrained nets 
Layer 7 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:06.0 real=0:00:06.0 mem=2757.6M) ***

(I,S,L,T): WC_VIEW: 154.139, 46.9774, 2.13177, 203.248
*** SetupOpt [finish] : cpu/real = 0:00:15.6/0:00:15.6 (1.0), totSession cpu/real = 1:35:25.9/1:35:33.2 (1.0), mem = 2748.1M
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:35:29 mem=2748.1M) ***
Total net bbox length = 9.687e+05 (4.373e+05 5.314e+05) (ext = 9.130e+04)
Move report: Detail placement moves 43 insts, mean move: 2.36 um, max move: 10.40 um
	Max move on inst (U29364): (744.80, 240.40) --> (746.20, 249.40)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2748.1MB
Summary Report:
Instances move: 43 (out of 60289 movable)
Instances flipped: 0
Mean displacement: 2.36 um
Max displacement: 10.40 um (Instance: U29364) (744.8, 240.4) -> (746.2, 249.4)
	Length: 12 sites, height: 1 rows, site name: core, cell type: AOI22D2
Total net bbox length = 9.688e+05 (4.374e+05 5.314e+05) (ext = 9.130e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2748.1MB
*** Finished refinePlace (1:35:31 mem=2748.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2748.1M)


Density : 0.6049
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.2 real=0:00:04.0 mem=2748.1M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 0.98 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow  -postEcoForPowerRecovery   
Info: 295 nets with fixed/cover wires excluded.
Info: 343 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:35:33.6/1:35:40.9 (1.0), mem = 2748.1M
(I,S,L,T): WC_VIEW: 154.139, 46.9775, 2.13177, 203.248
Info: 295 nets with fixed/cover wires excluded.
Info: 343 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.038 TNS Slack -2.469 Density 60.49
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.038|-2.345|
|reg2cgate |-0.014|-0.020|
|reg2reg   |-0.028|-0.103|
|HEPG      |-0.028|-0.123|
|All Paths |-0.038|-2.469|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.014ns TNS -0.020ns; reg2reg* WNS -0.028ns TNS -0.103ns; HEPG WNS -0.028ns TNS -0.103ns; all paths WNS -0.038ns TNS -2.469ns; Real time 0:34:55
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.028|   -0.038|  -0.123|   -2.469|    60.49%|   0:00:00.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.029|   -0.038|  -0.124|   -2.470|    60.50%|   0:00:04.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.028|   -0.038|  -0.123|   -2.469|    60.50%|   0:00:00.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.029|   -0.038|  -0.124|   -2.470|    60.50%|   0:00:00.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.028|   -0.038|  -0.123|   -2.469|    60.50%|   0:00:00.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.029|   -0.038|  -0.124|   -2.470|    60.50%|   0:00:01.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.028|   -0.038|  -0.123|   -2.469|    60.50%|   0:00:00.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.028|   -0.038|  -0.123|   -2.469|    60.50%|   0:00:00.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.028|   -0.038|  -0.123|   -2.469|    60.50%|   0:00:01.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.029|   -0.038|  -0.124|   -2.470|    60.50%|   0:00:00.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.028|   -0.038|  -0.123|   -2.469|    60.50%|   0:00:01.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.029|   -0.038|  -0.124|   -2.470|    60.50%|   0:00:00.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.028|   -0.038|  -0.123|   -2.469|    60.50%|   0:00:00.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.028|   -0.038|  -0.123|   -2.469|    60.50%|   0:00:01.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.028|   -0.038|  -0.123|   -2.469|    60.50%|   0:00:00.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.029|   -0.038|  -0.124|   -2.470|    60.50%|   0:00:01.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.028|   -0.038|  -0.123|   -2.469|    60.50%|   0:00:00.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
|  -0.028|   -0.038|  -0.123|   -2.469|    60.50%|   0:00:00.0| 2757.6M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_10_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.1 real=0:00:09.0 mem=2757.6M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.038|   -0.038|  -2.345|   -2.469|    60.50%|   0:00:00.0| 2757.6M|   WC_VIEW|  default| pmem_out2[29]                                      |
|  -0.035|   -0.035|  -2.141|   -2.264|    60.50%|   0:00:00.0| 2757.6M|   WC_VIEW|  default| pmem_out2[105]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=2757.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.4 real=0:00:11.0 mem=2757.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.035|-2.141|
|reg2cgate |-0.014|-0.020|
|reg2reg   |-0.028|-0.104|
|HEPG      |-0.028|-0.123|
|All Paths |-0.035|-2.264|
+----------+------+------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.014ns TNS -0.020ns; reg2reg* WNS -0.028ns TNS -0.104ns; HEPG WNS -0.028ns TNS -0.104ns; all paths WNS -0.035ns TNS -2.265ns; Real time 0:35:06
** GigaOpt Optimizer WNS Slack -0.035 TNS Slack -2.264 Density 60.50
** GigaOpt Optimizer WNS Slack -0.035 TNS Slack -2.264 Density 60.50
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.035|-2.141|
|reg2cgate |-0.014|-0.020|
|reg2reg   |-0.028|-0.104|
|HEPG      |-0.028|-0.123|
|All Paths |-0.035|-2.264|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 343 constrained nets 
Layer 7 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:12.6 real=0:00:12.0 mem=2757.6M) ***

(I,S,L,T): WC_VIEW: 154.216, 47.0367, 2.13274, 203.385
*** SetupOpt [finish] : cpu/real = 0:00:22.5/0:00:22.5 (1.0), totSession cpu/real = 1:35:56.1/1:36:03.4 (1.0), mem = 2748.1M
End: GigaOpt postEco optimization
Checking setup slack degradation ...
GigaOpt Checkpoint: Internal hardenOpt -bandMultiplier 5 -allEndPoints -postEco -postEcoLefSafe -maxLocalDensity 0.98 -numThreads 1 -maxIter 1 
Info: 295 nets with fixed/cover wires excluded.
Info: 343 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:35:58.7/1:36:06.0 (1.0), mem = 2748.1M
(I,S,L,T): WC_VIEW: 154.216, 47.0367, 2.13274, 203.385
Info: 295 nets with fixed/cover wires excluded.
Info: 343 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.035|   -0.035|  -2.264|   -2.264|    60.50%|   0:00:00.0| 2757.6M|   WC_VIEW|  default| pmem_out2[105]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2757.6M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=2757.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 343 constrained nets 
Layer 7 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 154.216, 47.0367, 2.13274, 203.385
*** SetupOpt [finish] : cpu/real = 0:00:11.7/0:00:11.7 (1.0), totSession cpu/real = 1:36:10.5/1:36:17.7 (1.0), mem = 2748.1M
Executing incremental physical updates
*** Starting refinePlace (1:36:11 mem=2748.1M) ***
Total net bbox length = 9.688e+05 (4.374e+05 5.314e+05) (ext = 9.130e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2748.1MB
Summary Report:
Instances move: 0 (out of 60289 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.688e+05 (4.374e+05 5.314e+05) (ext = 9.130e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2748.1MB
*** Finished refinePlace (1:36:13 mem=2748.1M) ***
Finished re-routing un-routed nets (0:00:00.1 2748.1M)


Density : 0.6050
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.1 real=0:00:04.0 mem=2748.1M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2216.88MB/3899.15MB/2370.94MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2216.88MB/3899.15MB/2370.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2216.88MB/3899.15MB/2370.94MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 00:50:39 (2023-Mar-18 07:50:39 GMT)
2023-Mar-18 00:50:39 (2023-Mar-18 07:50:39 GMT): 10%
2023-Mar-18 00:50:39 (2023-Mar-18 07:50:39 GMT): 20%
2023-Mar-18 00:50:39 (2023-Mar-18 07:50:39 GMT): 30%
2023-Mar-18 00:50:39 (2023-Mar-18 07:50:39 GMT): 40%
2023-Mar-18 00:50:39 (2023-Mar-18 07:50:39 GMT): 50%
2023-Mar-18 00:50:39 (2023-Mar-18 07:50:39 GMT): 60%
2023-Mar-18 00:50:39 (2023-Mar-18 07:50:39 GMT): 70%
2023-Mar-18 00:50:39 (2023-Mar-18 07:50:39 GMT): 80%
2023-Mar-18 00:50:39 (2023-Mar-18 07:50:39 GMT): 90%

Finished Levelizing
2023-Mar-18 00:50:39 (2023-Mar-18 07:50:39 GMT)

Starting Activity Propagation
2023-Mar-18 00:50:39 (2023-Mar-18 07:50:39 GMT)
2023-Mar-18 00:50:40 (2023-Mar-18 07:50:40 GMT): 10%
2023-Mar-18 00:50:41 (2023-Mar-18 07:50:41 GMT): 20%

Finished Activity Propagation
2023-Mar-18 00:50:42 (2023-Mar-18 07:50:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2216.88MB/3899.15MB/2370.94MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 00:50:42 (2023-Mar-18 07:50:42 GMT)
 ... Calculating switching power
2023-Mar-18 00:50:42 (2023-Mar-18 07:50:42 GMT): 10%
2023-Mar-18 00:50:43 (2023-Mar-18 07:50:43 GMT): 20%
2023-Mar-18 00:50:43 (2023-Mar-18 07:50:43 GMT): 30%
2023-Mar-18 00:50:43 (2023-Mar-18 07:50:43 GMT): 40%
2023-Mar-18 00:50:43 (2023-Mar-18 07:50:43 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 00:50:44 (2023-Mar-18 07:50:44 GMT): 60%
2023-Mar-18 00:50:45 (2023-Mar-18 07:50:45 GMT): 70%
2023-Mar-18 00:50:46 (2023-Mar-18 07:50:46 GMT): 80%
2023-Mar-18 00:50:47 (2023-Mar-18 07:50:47 GMT): 90%

Finished Calculating power
2023-Mar-18 00:50:48 (2023-Mar-18 07:50:48 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=2216.88MB/3899.15MB/2370.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2216.88MB/3899.15MB/2370.94MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2216.88MB/3899.15MB/2370.94MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2216.88MB/3899.15MB/2370.94MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 00:50:48 (2023-Mar-18 07:50:48 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*       Power View : WC_VIEW
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      159.23778057 	   69.7395%
Total Switching Power:      66.82845557 	   29.2681%
Total Leakage Power:         2.26613757 	    0.9925%
Total Power:               228.33237343
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         122.4       5.996       1.226       129.6       56.78
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   6.381e-07
Combinational                       30.2       41.04      0.9772       72.22       31.63
Clock (Combinational)               6.62       19.79     0.06325       26.47       11.59
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              159.2       66.83       2.266       228.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      159.2       66.83       2.266       228.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               3.432       9.871     0.03216       13.34        5.84
clk1                               3.187       9.921     0.03109       13.14       5.754
-----------------------------------------------------------------------------------------
Total                               6.62       19.79     0.06325       26.47       11.59
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00786 (CKBD16):            0.173
*              Highest Leakage Power:              FE_RC_2336_0 (BUFFD16):        0.0002557
*                Total Cap:      4.23802e-10 F
*                Total instances in design: 60549
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2217.80MB/3899.15MB/2370.94MB)

** Power Reclaim End WNS Slack -0.035  TNS Slack -2.264 
End: Power Optimization (cpu=0:07:21, real=0:07:21, mem=2515.75M, totSessionCpu=1:36:28).
**optDesign ... cpu = 0:30:02, real = 0:30:01, mem = 2078.0M, totSessionCpu=1:36:28 **
#optDebug: fT-D <X 1 0 0 0>

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=60549 and nets=62495 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 2494.965M)
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39854
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 295  Num Prerouted Wires = 65834
[NR-eGR] Read numTotalNets=62235  numIgnoredNets=295
[NR-eGR] There are 48 clock nets ( 48 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 61892 
[NR-eGR] Rule id: 1  Nets: 48 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.810200e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 48 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.19% V. EstWL: 8.308800e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 61849 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.140023e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.29 sec, Real: 2.28 sec, Curr Mem: 2546.31 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2544.31)
Total number of fetched objects 62262
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2593.98 CPU=0:00:09.8 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2593.98 CPU=0:00:12.9 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:17.7 real=0:00:18.0 totSessionCpu=1:36:50 mem=2594.0M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2156.20MB/3745.03MB/2370.94MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2156.20MB/3745.03MB/2370.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2156.20MB/3745.03MB/2370.94MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 00:51:15 (2023-Mar-18 07:51:15 GMT)
2023-Mar-18 00:51:15 (2023-Mar-18 07:51:15 GMT): 10%
2023-Mar-18 00:51:15 (2023-Mar-18 07:51:15 GMT): 20%
2023-Mar-18 00:51:15 (2023-Mar-18 07:51:15 GMT): 30%
2023-Mar-18 00:51:15 (2023-Mar-18 07:51:15 GMT): 40%
2023-Mar-18 00:51:15 (2023-Mar-18 07:51:15 GMT): 50%
2023-Mar-18 00:51:15 (2023-Mar-18 07:51:15 GMT): 60%
2023-Mar-18 00:51:15 (2023-Mar-18 07:51:15 GMT): 70%
2023-Mar-18 00:51:15 (2023-Mar-18 07:51:15 GMT): 80%
2023-Mar-18 00:51:15 (2023-Mar-18 07:51:15 GMT): 90%

Finished Levelizing
2023-Mar-18 00:51:15 (2023-Mar-18 07:51:15 GMT)

Starting Activity Propagation
2023-Mar-18 00:51:15 (2023-Mar-18 07:51:15 GMT)
2023-Mar-18 00:51:16 (2023-Mar-18 07:51:16 GMT): 10%
2023-Mar-18 00:51:17 (2023-Mar-18 07:51:17 GMT): 20%

Finished Activity Propagation
2023-Mar-18 00:51:18 (2023-Mar-18 07:51:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=2160.21MB/3745.03MB/2370.94MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 00:51:18 (2023-Mar-18 07:51:18 GMT)
 ... Calculating switching power
2023-Mar-18 00:51:18 (2023-Mar-18 07:51:18 GMT): 10%
2023-Mar-18 00:51:18 (2023-Mar-18 07:51:18 GMT): 20%
2023-Mar-18 00:51:19 (2023-Mar-18 07:51:19 GMT): 30%
2023-Mar-18 00:51:19 (2023-Mar-18 07:51:19 GMT): 40%
2023-Mar-18 00:51:19 (2023-Mar-18 07:51:19 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 00:51:20 (2023-Mar-18 07:51:20 GMT): 60%
2023-Mar-18 00:51:20 (2023-Mar-18 07:51:20 GMT): 70%
2023-Mar-18 00:51:22 (2023-Mar-18 07:51:22 GMT): 80%
2023-Mar-18 00:51:23 (2023-Mar-18 07:51:23 GMT): 90%

Finished Calculating power
2023-Mar-18 00:51:24 (2023-Mar-18 07:51:24 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:06, mem(process/total/peak)=2160.22MB/3745.03MB/2370.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2160.22MB/3745.03MB/2370.94MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2160.22MB/3745.03MB/2370.94MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2160.22MB/3745.03MB/2370.94MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 00:51:24 (2023-Mar-18 07:51:24 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*       Power View : WC_VIEW
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      159.23775812 	   69.7395%
Total Switching Power:      66.82845557 	   29.2681%
Total Leakage Power:         2.26613757 	    0.9925%
Total Power:               228.33235099
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         122.4       5.996       1.226       129.6       56.78
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   6.381e-07
Combinational                       30.2       41.04      0.9772       72.22       31.63
Clock (Combinational)               6.62       19.79     0.06325       26.47       11.59
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              159.2       66.83       2.266       228.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      159.2       66.83       2.266       228.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               3.432       9.871     0.03216       13.34        5.84
clk1                               3.187       9.921     0.03109       13.14       5.754
-----------------------------------------------------------------------------------------
Total                               6.62       19.79     0.06325       26.47       11.59
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Total leakage power = 2.26614 mW
Cell usage statistics:  
Library tcbn65gpluswc , 60549 cells ( 100.000000%) , 2.26614 mW ( 100.000000%  ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2164.76MB/3745.03MB/2370.94MB)


Output file is ./timingReports/fullchip_postCTS.power
**optDesign ... cpu = 0:30:38, real = 0:30:36, mem = 2083.6M, totSessionCpu=1:37:04 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:30:38, real = 0:30:36, mem = 2075.6M, totSessionCpu=1:37:04 **
** Profile ** Start :  cpu=0:00:00.0, mem=2505.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=2505.0M
** Profile ** Overall slacks :  cpu=0:00:01.4, mem=2515.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=2507.0M
** Profile ** DRVs :  cpu=0:00:03.4, mem=2505.0M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.037  | -0.031  | -0.014  | -0.037  |
|           TNS (ns):| -2.436  | -0.119  | -0.019  | -2.298  |
|    Violating Paths:|   175   |   10    |    3    |   162   |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.505%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2505.0M
**optDesign ... cpu = 0:30:43, real = 0:30:43, mem = 2061.3M, totSessionCpu=1:37:09 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332      790  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 815 warning(s), 0 error(s)

#% End ccopt_design (date=03/18 00:51:33, total cpu=0:36:22, real=0:36:21, peak res=2373.2M, current mem=1979.2M)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1935.0M, totSessionCpu=1:37:10 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-18 00:51:43 (2023-Mar-18 07:51:43 GMT)
2023-Mar-18 00:51:44 (2023-Mar-18 07:51:44 GMT): 10%
2023-Mar-18 00:51:44 (2023-Mar-18 07:51:44 GMT): 20%

Finished Activity Propagation
2023-Mar-18 00:51:45 (2023-Mar-18 07:51:45 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 2001.7M, totSessionCpu=1:37:28 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2459.5M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 456
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 456
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:37:31 mem=2467.6M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=9.84766)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 62262
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:09.0 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:11.9 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=0:00:35.9 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:20.0 real=0:00:20.0 totSessionCpu=0:00:38.0 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:01.6, mem=0.0M
Done building hold timer [78982 node(s), 94115 edge(s), 1 view(s)] (fixHold) cpu=0:00:24.8 real=0:00:25.0 totSessionCpu=0:00:42.8 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:24.9/0:00:24.8 (1.0), mem = 0.0M
_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2482.85)
Total number of fetched objects 62262
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2542.06 CPU=0:00:09.4 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2542.06 CPU=0:00:12.0 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:15.0 totSessionCpu=1:38:13 mem=2542.1M)
Done building cte setup timing graph (fixHold) cpu=0:00:42.5 real=0:00:44.0 totSessionCpu=1:38:13 mem=2542.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2542.1M
** Profile ** Overall slacks :  cpu=0:00:01.4, mem=2542.1M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=2542.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=2542.1M
** Profile ** DRVs :  cpu=0:00:01.8, mem=2542.1M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.037  | -0.031  | -0.014  | -0.037  |
|           TNS (ns):| -2.436  | -0.119  | -0.019  | -2.298  |
|    Violating Paths:|   175   |   10    |    3    |   162   |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.128  |  0.039  |  0.173  | -0.128  |
|           TNS (ns):| -94.891 |  0.000  |  0.000  | -94.891 |
|    Violating Paths:|  4436   |    0    |    0    |  4436   |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.505%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:10, real = 0:01:10, mem = 2059.6M, totSessionCpu=1:38:20 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:38:20.1/1:38:28.9 (1.0), mem = 2490.1M
(I,S,L,T): WC_VIEW: 154.217, 47.0371, 2.13273, 203.387
*info: Run optDesign holdfix with 1 thread.
Info: 295 nets with fixed/cover wires excluded.
Info: 343 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:54.9 real=0:00:56.0 totSessionCpu=1:38:26 mem=2637.3M density=60.505% ***
** Profile ** Start :  cpu=0:00:00.0, mem=2637.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=2637.3M
** Profile ** Overall slacks :  cpu=0:00:01.5, mem=2637.3M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1282
      TNS :     -94.8939
      #VP :         4433
  Density :      60.505%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:58.1 real=0:00:59.0 totSessionCpu=1:38:29 mem=2637.3M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1282
      TNS :     -94.8939
      #VP :         4433
  Density :      60.505%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:01.0
 accumulated cpu=0:00:58.5 real=0:01:00.0 totSessionCpu=1:38:29 mem=2637.3M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1282
      TNS :     -94.8939
      #VP :         4433
  Density :      60.505%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:58.7 real=0:01:00.0 totSessionCpu=1:38:30 mem=2637.3M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst FE_PHC47857_FE_OFN615_n31219 (BUFFD1)

    Added inst FE_PHC47858_FE_OFN34_n13962 (CKBD2)

    Added inst FE_PHC47859_gate_col_2 (BUFFD3)

    Added inst FE_PHC47860_override_rd (BUFFD12)

    Added inst FE_PHC47861_FE_OFN618_n45213 (BUFFD1)

    Added inst FE_PHC47862_gate_col_0 (CKBD0)

    Added inst FE_PHC47863_gate_col_1 (CKBD2)

    Added inst FE_PHC47864_core_instance_2_controller_inst_N59 (CKBD0)

    Added inst FE_PHC47865_FE_OFN616_n31278 (CKBD6)

    Added inst FE_PHC47866_core_instance_1_controller_inst_N59 (CKBD0)

    Added inst FE_PHC47867_n33017 (CKBD0)

    Added inst FE_PHC47868_n31657 (CKBD0)

    Added inst FE_PHC47869_n32970 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0909
      TNS :     -20.1621
      #VP :         1267
      TNS+:      74.7318/13 improved (5.7486 per commit, 78.753%)
  Density :      60.511%
------------------------------------------------------------------------------------------
 13 buffer added (phase total 13, total 13)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.8 real=0:00:01.0
 accumulated cpu=0:01:00 real=0:01:02 totSessionCpu=1:38:31 mem=2656.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 75.00 %
    there are 15 full evals passed out of 20 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst FE_PHC47870_core_instance_2_controller_inst_N59 (CKBD0)

    Added inst FE_PHC47871_FE_OFN34_n13962 (CKBD2)

    Added inst FE_PHC47872_override_rd (BUFFD8)

    Added inst FE_PHC47873_FE_OCPN47577_n45214 (CKBD0)

    Added inst FE_PHC47874_gate_col_1 (CKBD2)

    Added inst FE_PHC47875_gate_col_2 (BUFFD12)

    Added inst FE_PHC47876_FE_OFN616_n31278 (CKBD6)

    Added inst FE_PHC47877_n20495 (BUFFD1)

    Added inst FE_PHC47878_gate_col_1 (CKBD0)

    Added inst FE_PHC47879_FE_OFN352_core_instance_1_qmem_instance_N117 (BUFFD2)

    Added inst FE_PHC47880_n45893 (CKBD0)
    Committed inst U40859, resized cell NR2XD0 -> cell NR2D0
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0664
      TNS :      -5.6672
      #VP :          604
      TNS+:      14.4949/12 improved (1.2079 per commit, 71.892%)
  Density :      60.517%
------------------------------------------------------------------------------------------
 11 buffer added (phase total 24, total 24)
 1 inst resized (phase total 1, total 1)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.4 real=0:00:02.0
 accumulated cpu=0:01:02 real=0:01:03 totSessionCpu=1:38:33 mem=2656.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 77.78 %
    there are 14 full evals passed out of 18 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst FE_PHC47881_gate_col_1 (CKBD0)

    Added inst FE_PHC47882_FE_OFN616_n31278 (BUFFD8)

    Added inst FE_PHC47883_override_rd (CKBD4)

    Added inst FE_PHC47884_n30856 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0254
      TNS :      -1.5103
      #VP :          365
      TNS+:       4.1569/4 improved (1.0392 per commit, 73.350%)
  Density :      60.519%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 28, total 28)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.9 real=0:00:01.0
 accumulated cpu=0:01:03 real=0:01:04 totSessionCpu=1:38:34 mem=2656.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 62.50 %
    there are 5 full evals passed out of 8 
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...

    Added inst FE_PHC47885_n20506 (CKBD0)

    Added inst FE_PHC47886_n30855 (CKBD0)

    Added inst FE_PHC47887_FE_OFN616_n31278 (CKBD0)

    Added inst FE_PHC47888_n44957 (CKBD0)

    Added inst FE_PHC47889_FE_OFN45632_gate_col_1 (CKBD4)
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0147
      TNS :      -1.0870
      #VP :          282
      TNS+:       0.4233/5 improved (0.0847 per commit, 28.028%)
  Density :      60.521%
------------------------------------------------------------------------------------------
 5 buffer added (phase total 33, total 33)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.7 real=0:00:00.0
 accumulated cpu=0:01:03 real=0:01:05 totSessionCpu=1:38:34 mem=2656.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 71.43 %
    there are 5 full evals passed out of 7 
===========================================================================================

Starting Phase 1 Step 2 Iter 5 ...

    Added inst FE_PHC47890_FE_OFN616_n31278 (BUFFD4)

    Added inst FE_PHC47891_FE_OFN45632_gate_col_1 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0085
      TNS :      -0.9237
      #VP :          235
      TNS+:       0.1633/2 improved (0.0817 per commit, 15.023%)
  Density :      60.522%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 35, total 35)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:01.0
 accumulated cpu=0:01:04 real=0:01:05 totSessionCpu=1:38:35 mem=2656.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 50.00 %
    there are 2 full evals passed out of 4 
===========================================================================================

Starting Phase 1 Step 2 Iter 6 ...

    Added inst FE_PHC47892_FE_OFN616_n31278 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0088
      TNS :      -0.8466
      #VP :          211
      TNS+:       0.0771/1 improved (0.0771 per commit, 8.347%)
  Density :      60.522%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 36, total 36)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:00.0
 accumulated cpu=0:01:04 real=0:01:06 totSessionCpu=1:38:35 mem=2656.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 33.33 %
    there are 1 full evals passed out of 3 
===========================================================================================

Starting Phase 1 Step 2 Iter 7 ...

    Added inst FE_PHC47893_FE_OFN616_n31278 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0089
      TNS :      -0.6913
      #VP :          182
      TNS+:       0.1553/1 improved (0.1553 per commit, 18.344%)
  Density :      60.523%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 37, total 37)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:01.0
 accumulated cpu=0:01:05 real=0:01:06 totSessionCpu=1:38:36 mem=2656.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 33.33 %
    there are 1 full evals passed out of 3 
===========================================================================================

Starting Phase 1 Step 2 Iter 8 ...

    Added inst FE_PHC47894_core_instance_1_kmem_instance_N125 (CKBD4)

    Added inst FE_PHC47895_n13477 (CKBD2)

    Added inst FE_PHC47896_n43057 (CKBD6)

    Added inst FE_PHC47897_n43062 (CKBD4)

    Added inst FE_PHC47898_n43054 (CKBD4)

    Added inst FE_PHC47899_n43055 (CKBD4)
    Committed inst FE_PHC47882_FE_OFN616_n31278, resized cell BUFFD8 -> cell BUFFD0
===========================================================================================
  Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0030
      TNS :      -0.0275
      #VP :           20
      TNS+:       0.6638/7 improved (0.0948 per commit, 96.022%)
  Density :      60.526%
------------------------------------------------------------------------------------------
 6 buffer added (phase total 43, total 43)
 1 inst resized (phase total 2, total 2)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.4 real=0:00:01.0
 accumulated cpu=0:01:06 real=0:01:07 totSessionCpu=1:38:37 mem=2656.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 43.75 %
    there are 7 full evals passed out of 16 
===========================================================================================

Starting Phase 1 Step 2 Iter 9 ...

    Added inst FE_PHC47900_override_wr (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0000
      TNS :       0.0000
      #VP :            0
      TNS+:       0.0275/1 improved (0.0275 per commit, 100.000%)
  Density :      60.526%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 44, total 44)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:01:06 real=0:01:08 totSessionCpu=1:38:37 mem=2656.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 3 full evals passed out of 3 
===========================================================================================


*info:    Total 44 cells added for Phase I
*info:    Total 2 instances resized for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=2656.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=2656.3M
** Profile ** Overall slacks :  cpu=0:00:01.5, mem=2656.3M

*** Finished Core Fixing (fixHold) cpu=0:01:09 real=0:01:10 totSessionCpu=1:38:39 mem=2656.3M density=60.526% ***

*info:
*info: Added a total of 44 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            6 cells of type 'BUFFD1' used
*info:            2 cells of type 'BUFFD12' used
*info:            1 cell  of type 'BUFFD2' used
*info:            1 cell  of type 'BUFFD3' used
*info:            1 cell  of type 'BUFFD4' used
*info:            2 cells of type 'BUFFD8' used
*info:           17 cells of type 'CKBD0' used
*info:            5 cells of type 'CKBD2' used
*info:            6 cells of type 'CKBD4' used
*info:            3 cells of type 'CKBD6' used
*info:
*info: Total 2 instances resized
*info:       in which 0 FF resizing
*info:

*summary:      2 instances changed cell type
*	:      1 instance  changed cell type from 'BUFFD8' to 'BUFFD0'
*	:      1 instance  changed cell type from 'NR2XD0' to 'NR2D0'
*** Starting refinePlace (1:38:40 mem=2672.3M) ***
Total net bbox length = 9.716e+05 (4.389e+05 5.327e+05) (ext = 9.098e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2672.3MB
Summary Report:
Instances move: 0 (out of 60333 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.716e+05 (4.389e+05 5.327e+05) (ext = 9.098e+04)
Runtime: CPU: 0:00:02.1 REAL: 0:00:03.0 MEM: 2672.3MB
*** Finished refinePlace (1:38:42 mem=2672.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2672.3M)


Density : 0.6053
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.1 real=0:00:04.0 mem=2672.3M) ***
** Profile ** Start :  cpu=0:00:00.0, mem=2672.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=2672.3M
** Profile ** Overall slacks :  cpu=0:00:01.4, mem=2672.3M
*** Finish Post CTS Hold Fixing (cpu=0:01:14 real=0:01:15 totSessionCpu=1:38:45 mem=2672.3M density=60.526%) ***
(I,S,L,T): WC_VIEW: 154.244, 47.0911, 2.13438, 203.47
*** HoldOpt [finish] : cpu/real = 0:00:25.3/0:00:25.2 (1.0), totSession cpu/real = 1:38:45.3/1:38:54.1 (1.0), mem = 2637.3M
**INFO: total 45 insts, 0 nets marked don't touch
**INFO: total 45 insts, 0 nets marked don't touch DB property
**INFO: total 45 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 0.989%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -0.031 -> -0.031 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0129
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.031 -> -0.031 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.989%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -0.031 -> -0.031 (bump = 0.0, threshold = 0.0129)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39854
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 295  Num Prerouted Wires = 65834
[NR-eGR] Read numTotalNets=62279  numIgnoredNets=295
[NR-eGR] There are 48 clock nets ( 48 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 61936 
[NR-eGR] Rule id: 1  Nets: 48 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.927200e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 48 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.19% V. EstWL: 8.425800e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 61889 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.142766e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.14 sec, Real: 2.15 sec, Curr Mem: 2592.71 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:41, real = 0:01:42, mem = 2068.0M, totSessionCpu=1:38:51 **
** Profile ** Start :  cpu=0:00:00.0, mem=2519.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=2519.2M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=13.4961)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 62306
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:09.8 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:12.6 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:15.0 totSessionCpu=0:00:59.9 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:16.7, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:20.1/0:00:20.1 (1.0), mem = 0.0M
_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2532.5)
Total number of fetched objects 62306
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2591.71 CPU=0:00:09.8 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2591.71 CPU=0:00:12.6 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:17.3 real=0:00:18.0 totSessionCpu=1:39:28 mem=2591.7M)
** Profile ** Overall slacks :  cpu=0:00:38.1, mem=2591.7M
** Profile ** Total reports :  cpu=0:00:00.5, mem=2537.7M
** Profile ** DRVs :  cpu=0:00:03.6, mem=2535.7M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.037  | -0.031  | -0.014  | -0.037  |
|           TNS (ns):| -2.436  | -0.119  | -0.019  | -2.298  |
|    Violating Paths:|   175   |   10    |    3    |   162   |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.039  |  0.173  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    0    |    1    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.526%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2535.7M
**optDesign ... cpu = 0:02:23, real = 0:02:26, mem = 2112.3M, totSessionCpu=1:39:34 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
#% Begin save design ... (date=03/18 00:54:00, mem=2039.2M)
% Begin Save ccopt configuration ... (date=03/18 00:54:00, mem=2039.2M)
% End Save ccopt configuration ... (date=03/18 00:54:01, total cpu=0:00:00.7, real=0:00:01.0, peak res=2039.4M, current mem=2039.4M)
% Begin Save netlist data ... (date=03/18 00:54:01, mem=2039.4M)
Writing Binary DB to cts.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/18 00:54:01, total cpu=0:00:00.2, real=0:00:00.0, peak res=2039.4M, current mem=2039.4M)
Saving congestion map file cts.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/18 00:54:02, mem=2040.1M)
Saving AAE Data ...
% End Save AAE data ... (date=03/18 00:54:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2040.1M, current mem=2040.1M)
% Begin Save clock tree data ... (date=03/18 00:54:03, mem=2040.2M)
% End Save clock tree data ... (date=03/18 00:54:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2040.2M, current mem=2040.2M)
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/18 00:54:03, mem=2040.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/18 00:54:04, total cpu=0:00:00.2, real=0:00:01.0, peak res=2040.3M, current mem=2040.3M)
Saving PG file cts.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2480.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/18 00:54:04, mem=2040.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/18 00:54:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=2040.3M, current mem=2040.3M)
% Begin Save routing data ... (date=03/18 00:54:04, mem=2040.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=2480.6M) ***
% End Save routing data ... (date=03/18 00:54:05, total cpu=0:00:00.6, real=0:00:01.0, peak res=2040.3M, current mem=2037.0M)
Saving property file cts.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2483.6M) ***
#Saving pin access data to file cts.enc.dat.tmp/fullchip.apa ...
#
Saving rc congestion map cts.enc.dat.tmp/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/18 00:54:06, mem=2037.1M)
% End Save power constraints data ... (date=03/18 00:54:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2037.1M, current mem=2037.1M)
Generated self-contained design cts.enc.dat.tmp
#% End save design ... (date=03/18 00:54:08, total cpu=0:00:06.1, real=0:00:08.0, peak res=2040.3M, current mem=2037.7M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#% Begin routeDesign (date=03/18 00:54:08, mem=2037.7M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2037.67 (MB), peak = 2373.21 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2481.7M, init mem=2487.7M)
*info: Placed = 60593          (Fixed = 260)
*info: Unplaced = 0           
Placement Density:60.53%(303555/501528)
Placement Density (including fixed std cells):60.53%(303555/501528)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=2481.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (295) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2481.7M) ***
#Start route 343 clock and analog nets...
% Begin globalDetailRoute (date=03/18 00:54:09, mem=2026.1M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar 18 00:54:09 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=62196
#need_extraction net=62196 (total=62539)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Mar 18 00:54:13 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 62537 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2085.56 (MB), peak = 2373.21 (MB)
#Merging special wires: starts on Sat Mar 18 00:54:20 2023 with memory = 2087.04 (MB), peak = 2373.21 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
#
#Finished routing data preparation on Sat Mar 18 00:54:20 2023
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 17.05 (MB)
#Total memory = 2087.79 (MB)
#Peak memory = 2373.21 (MB)
#
#
#Start global routing on Sat Mar 18 00:54:20 2023
#
#
#Start global routing initialization on Sat Mar 18 00:54:20 2023
#
#Number of eco nets is 181
#
#Start global routing data preparation on Sat Mar 18 00:54:20 2023
#
#Start routing resource analysis on Sat Mar 18 00:54:20 2023
#
#Routing resource analysis is done on Sat Mar 18 00:54:22 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3745          80       65280    64.52%
#  M2             V        3754          84       65280     0.89%
#  M3             H        3825           0       65280     0.12%
#  M4             V        3220         618       65280     1.55%
#  M5             H        3825           0       65280     0.00%
#  M6             V        3838           0       65280     0.00%
#  M7             H         956           0       65280     0.00%
#  M8             V         959           0       65280     0.00%
#  --------------------------------------------------------------
#  Total                  24122       2.55%      522240     8.38%
#
#  343 nets (0.55%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Mar 18 00:54:22 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2098.71 (MB), peak = 2373.21 (MB)
#
#
#Global routing initialization is done on Sat Mar 18 00:54:22 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2101.09 (MB), peak = 2373.21 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2194.86 (MB), peak = 2373.21 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2194.77 (MB), peak = 2373.21 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2194.89 (MB), peak = 2373.21 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2202.12 (MB), peak = 2373.21 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 260 (skipped).
#Total number of nets with skipped attribute = 61936 (skipped).
#Total number of routable nets = 343.
#Total number of nets in the design = 62539.
#
#229 routable nets have only global wires.
#114 routable nets have only detail routed wires.
#61936 skipped nets have only detail routed wires.
#229 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#114 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                229               0  
#------------------------------------------------
#        Total                229               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                343           47                39           61889  
#-------------------------------------------------------------------------------
#        Total                343           47                39           61889  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            3(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 343
#Total wire length = 88751 um.
#Total half perimeter of net bounding box = 32881 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 1306 um.
#Total wire length on LAYER M3 = 40455 um.
#Total wire length on LAYER M4 = 41767 um.
#Total wire length on LAYER M5 = 3897 um.
#Total wire length on LAYER M6 = 1326 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 65533
#Total number of multi-cut vias = 226 (  0.3%)
#Total number of single cut vias = 65307 ( 99.7%)
#Up-Via Summary (total 65533):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             20854 ( 98.9%)       226 (  1.1%)      21080
# M2             21010 (100.0%)         0 (  0.0%)      21010
# M3             22162 (100.0%)         0 (  0.0%)      22162
# M4               994 (100.0%)         0 (  0.0%)        994
# M5               287 (100.0%)         0 (  0.0%)        287
#-----------------------------------------------------------
#                65307 ( 99.7%)       226 (  0.3%)      65533 
#
#Total number of involved priority nets 229
#Maximum src to sink distance for priority net 531.4
#Average of max src_to_sink distance for priority net 68.9
#Average of ave src_to_sink distance for priority net 39.1
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 115.38 (MB)
#Total memory = 2203.18 (MB)
#Peak memory = 2373.21 (MB)
#
#Finished global routing on Sat Mar 18 00:54:26 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2115.45 (MB), peak = 2373.21 (MB)
#Start Track Assignment.
#Done with 181 horizontal wires in 2 hboxes and 57 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 343
#Total wire length = 89308 um.
#Total half perimeter of net bounding box = 32881 um.
#Total wire length on LAYER M1 = 115 um.
#Total wire length on LAYER M2 = 1306 um.
#Total wire length on LAYER M3 = 40856 um.
#Total wire length on LAYER M4 = 41808 um.
#Total wire length on LAYER M5 = 3897 um.
#Total wire length on LAYER M6 = 1326 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 65533
#Total number of multi-cut vias = 226 (  0.3%)
#Total number of single cut vias = 65307 ( 99.7%)
#Up-Via Summary (total 65533):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             20854 ( 98.9%)       226 (  1.1%)      21080
# M2             21010 (100.0%)         0 (  0.0%)      21010
# M3             22162 (100.0%)         0 (  0.0%)      22162
# M4               994 (100.0%)         0 (  0.0%)        994
# M5               287 (100.0%)         0 (  0.0%)        287
#-----------------------------------------------------------
#                65307 ( 99.7%)       226 (  0.3%)      65533 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2135.20 (MB), peak = 2373.21 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 64.54 (MB)
#Total memory = 2135.28 (MB)
#Peak memory = 2373.21 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 37.5% of the total area was rechecked for DRC, and 21.1% required routing.
#   number of violations = 17
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1           17       17
#	Totals       17       17
#15610 out of 60593 instances (25.8%) need to be verified(marked ipoed), dirty area = 11.9%.
#   number of violations = 30
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   MinCut   Totals
#	M1           22        2        5        1       30
#	Totals       22        2        5        1       30
#cpu time = 00:01:41, elapsed time = 00:01:41, memory = 2147.63 (MB), peak = 2373.21 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2164.59 (MB), peak = 2373.21 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 343
#Total wire length = 90022 um.
#Total half perimeter of net bounding box = 32881 um.
#Total wire length on LAYER M1 = 31 um.
#Total wire length on LAYER M2 = 5634 um.
#Total wire length on LAYER M3 = 40857 um.
#Total wire length on LAYER M4 = 38969 um.
#Total wire length on LAYER M5 = 3501 um.
#Total wire length on LAYER M6 = 1029 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 61875
#Total number of multi-cut vias = 285 (  0.5%)
#Total number of single cut vias = 61590 ( 99.5%)
#Up-Via Summary (total 61875):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             20906 ( 98.7%)       285 (  1.3%)      21191
# M2             20116 (100.0%)         0 (  0.0%)      20116
# M3             19521 (100.0%)         0 (  0.0%)      19521
# M4               819 (100.0%)         0 (  0.0%)        819
# M5               228 (100.0%)         0 (  0.0%)        228
#-----------------------------------------------------------
#                61590 ( 99.5%)       285 (  0.5%)      61875 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:45
#Elapsed time = 00:01:45
#Increased memory = -22.01 (MB)
#Total memory = 2113.27 (MB)
#Peak memory = 2373.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2114.82 (MB), peak = 2373.21 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 343
#Total wire length = 90022 um.
#Total half perimeter of net bounding box = 32881 um.
#Total wire length on LAYER M1 = 31 um.
#Total wire length on LAYER M2 = 5634 um.
#Total wire length on LAYER M3 = 40857 um.
#Total wire length on LAYER M4 = 38969 um.
#Total wire length on LAYER M5 = 3501 um.
#Total wire length on LAYER M6 = 1029 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 61875
#Total number of multi-cut vias = 285 (  0.5%)
#Total number of single cut vias = 61590 ( 99.5%)
#Up-Via Summary (total 61875):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             20906 ( 98.7%)       285 (  1.3%)      21191
# M2             20116 (100.0%)         0 (  0.0%)      20116
# M3             19521 (100.0%)         0 (  0.0%)      19521
# M4               819 (100.0%)         0 (  0.0%)        819
# M5               228 (100.0%)         0 (  0.0%)        228
#-----------------------------------------------------------
#                61590 ( 99.5%)       285 (  0.5%)      61875 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 343
#Total wire length = 90022 um.
#Total half perimeter of net bounding box = 32881 um.
#Total wire length on LAYER M1 = 31 um.
#Total wire length on LAYER M2 = 5634 um.
#Total wire length on LAYER M3 = 40857 um.
#Total wire length on LAYER M4 = 38969 um.
#Total wire length on LAYER M5 = 3501 um.
#Total wire length on LAYER M6 = 1029 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 61875
#Total number of multi-cut vias = 285 (  0.5%)
#Total number of single cut vias = 61590 ( 99.5%)
#Up-Via Summary (total 61875):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             20906 ( 98.7%)       285 (  1.3%)      21191
# M2             20116 (100.0%)         0 (  0.0%)      20116
# M3             19521 (100.0%)         0 (  0.0%)      19521
# M4               819 (100.0%)         0 (  0.0%)        819
# M5               228 (100.0%)         0 (  0.0%)        228
#-----------------------------------------------------------
#                61590 ( 99.5%)       285 (  0.5%)      61875 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:47
#Elapsed time = 00:01:47
#Increased memory = -20.00 (MB)
#Total memory = 2115.29 (MB)
#Peak memory = 2373.21 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:09
#Elapsed time = 00:02:09
#Increased memory = 22.44 (MB)
#Total memory = 2048.54 (MB)
#Peak memory = 2373.21 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 18 00:56:18 2023
#
% End globalDetailRoute (date=03/18 00:56:18, total cpu=0:02:09, real=0:02:09, peak res=2172.7M, current mem=2013.2M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/18 00:56:18, mem=2013.2M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar 18 00:56:18 2023
#
#Generating timing data, please wait...
#62279 total nets, 343 already routed, 343 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 62306
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2580.8 CPU=0:00:09.1 REAL=0:00:09.0)

#Generating timing data took: cpu time = 00:00:24, elapsed time = 00:00:24, memory = 2070.38 (MB), peak = 2373.21 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=62539)
#Start reading timing information from file .timing_file_9957.tif.gz ...
#Read in timing information for 536 ports, 60593 instances from timing file .timing_file_9957.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Start routing data preparation on Sat Mar 18 00:56:48 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 62537 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2079.86 (MB), peak = 2373.21 (MB)
#Merging special wires: starts on Sat Mar 18 00:56:51 2023 with memory = 2081.44 (MB), peak = 2373.21 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
#
#Finished routing data preparation on Sat Mar 18 00:56:51 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 14.65 (MB)
#Total memory = 2082.19 (MB)
#Peak memory = 2373.21 (MB)
#
#
#Start global routing on Sat Mar 18 00:56:51 2023
#
#
#Start global routing initialization on Sat Mar 18 00:56:51 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Mar 18 00:56:51 2023
#
#Start routing resource analysis on Sat Mar 18 00:56:52 2023
#
#Routing resource analysis is done on Sat Mar 18 00:56:53 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3745          80       65280    64.52%
#  M2             V        3754          84       65280     0.89%
#  M3             H        3825           0       65280     0.12%
#  M4             V        3220         618       65280     1.55%
#  M5             H        3825           0       65280     0.00%
#  M6             V        3838           0       65280     0.00%
#  M7             H         956           0       65280     0.00%
#  M8             V         959           0       65280     0.00%
#  --------------------------------------------------------------
#  Total                  24122       2.55%      522240     8.38%
#
#  343 nets (0.55%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Mar 18 00:56:53 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2092.98 (MB), peak = 2373.21 (MB)
#
#
#Global routing initialization is done on Sat Mar 18 00:56:53 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2094.24 (MB), peak = 2373.21 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2208.01 (MB), peak = 2373.21 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2208.01 (MB), peak = 2373.21 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:25, elapsed time = 00:00:24, memory = 2219.25 (MB), peak = 2373.21 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 260 (skipped).
#Total number of routable nets = 62279.
#Total number of nets in the design = 62539.
#
#61936 routable nets have only global wires.
#343 routable nets have only detail routed wires.
#47 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#343 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           47                39           61889  
#------------------------------------------------------------
#        Total           47                39           61889  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                343           47                39           61889  
#-------------------------------------------------------------------------------
#        Total                343           47                39           61889  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          440(0.68%)     79(0.12%)      9(0.01%)   (0.82%)
#  M3            5(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  M4            9(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    454(0.09%)     79(0.02%)      9(0.00%)   (0.11%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.00% H + 0.11% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.44 |          0.44 |
[hotspot] |    M2(V)   |          0.44 |          3.56 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M1)     0.44 | (M2)     3.56 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 343
#Total wire length = 1196022 um.
#Total half perimeter of net bounding box = 1044041 um.
#Total wire length on LAYER M1 = 3409 um.
#Total wire length on LAYER M2 = 393183 um.
#Total wire length on LAYER M3 = 493419 um.
#Total wire length on LAYER M4 = 236384 um.
#Total wire length on LAYER M5 = 54505 um.
#Total wire length on LAYER M6 = 7009 um.
#Total wire length on LAYER M7 = 3405 um.
#Total wire length on LAYER M8 = 4707 um.
#Total number of vias = 402843
#Total number of multi-cut vias = 285 (  0.1%)
#Total number of single cut vias = 402558 ( 99.9%)
#Up-Via Summary (total 402843):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            216134 ( 99.9%)       285 (  0.1%)     216419
# M2            147367 (100.0%)         0 (  0.0%)     147367
# M3             33941 (100.0%)         0 (  0.0%)      33941
# M4              3290 (100.0%)         0 (  0.0%)       3290
# M5               852 (100.0%)         0 (  0.0%)        852
# M6               533 (100.0%)         0 (  0.0%)        533
# M7               441 (100.0%)         0 (  0.0%)        441
#-----------------------------------------------------------
#               402558 ( 99.9%)       285 (  0.1%)     402843 
#
#Max overcon = 6 tracks.
#Total overcon = 0.11%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:36
#Elapsed time = 00:00:36
#Increased memory = 138.16 (MB)
#Total memory = 2220.37 (MB)
#Peak memory = 2373.21 (MB)
#
#Finished global routing on Sat Mar 18 00:57:28 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2144.54 (MB), peak = 2373.21 (MB)
#Start Track Assignment.
#Done with 87917 horizontal wires in 2 hboxes and 92062 vertical wires in 2 hboxes.
#Done with 18849 horizontal wires in 2 hboxes and 18802 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1          3366.46 	  0.00%  	  0.00% 	  0.00%
# M2        387426.52 	  0.03%  	  0.00% 	  0.00%
# M3        447898.25 	  0.06%  	  0.00% 	  0.01%
# M4        197158.91 	  0.04%  	  0.00% 	  0.03%
# M5         51087.83 	  0.00%  	  0.00% 	  0.00%
# M6          5973.71 	  0.00%  	  0.00% 	  0.00%
# M7          3507.81 	  0.03%  	  0.00% 	  0.00%
# M8          4802.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1101221.49  	  0.04% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 343
#Total wire length = 1251908 um.
#Total half perimeter of net bounding box = 1044041 um.
#Total wire length on LAYER M1 = 43808 um.
#Total wire length on LAYER M2 = 392013 um.
#Total wire length on LAYER M3 = 508877 um.
#Total wire length on LAYER M4 = 237068 um.
#Total wire length on LAYER M5 = 54961 um.
#Total wire length on LAYER M6 = 7010 um.
#Total wire length on LAYER M7 = 3426 um.
#Total wire length on LAYER M8 = 4746 um.
#Total number of vias = 402843
#Total number of multi-cut vias = 285 (  0.1%)
#Total number of single cut vias = 402558 ( 99.9%)
#Up-Via Summary (total 402843):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            216134 ( 99.9%)       285 (  0.1%)     216419
# M2            147367 (100.0%)         0 (  0.0%)     147367
# M3             33941 (100.0%)         0 (  0.0%)      33941
# M4              3290 (100.0%)         0 (  0.0%)       3290
# M5               852 (100.0%)         0 (  0.0%)        852
# M6               533 (100.0%)         0 (  0.0%)        533
# M7               441 (100.0%)         0 (  0.0%)        441
#-----------------------------------------------------------
#               402558 ( 99.9%)       285 (  0.1%)     402843 
#
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 2185.06 (MB), peak = 2373.21 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	244       187       431       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:02
#Elapsed time = 00:01:02
#Increased memory = 118.93 (MB)
#Total memory = 2186.46 (MB)
#Peak memory = 2373.21 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 223
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0       30        0       30
#	M2           20       16      153        0        4      193
#	Totals       20       16      153       30        4      223
#cpu time = 00:07:43, elapsed time = 00:07:42, memory = 2243.31 (MB), peak = 2373.21 (MB)
#start 1st optimization iteration ...
#   number of violations = 178
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2           40       15      107        4       12      178
#	Totals       40       15      107        4       12      178
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2248.28 (MB), peak = 2373.21 (MB)
#start 2nd optimization iteration ...
#   number of violations = 172
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        1        0        0        0        1
#	M2           46        7      102        8        8      171
#	Totals       46        8      102        8        8      172
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2247.58 (MB), peak = 2373.21 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2246.12 (MB), peak = 2373.21 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 343
#Total wire length = 1282958 um.
#Total half perimeter of net bounding box = 1044041 um.
#Total wire length on LAYER M1 = 20292 um.
#Total wire length on LAYER M2 = 407081 um.
#Total wire length on LAYER M3 = 483495 um.
#Total wire length on LAYER M4 = 296921 um.
#Total wire length on LAYER M5 = 61069 um.
#Total wire length on LAYER M6 = 7348 um.
#Total wire length on LAYER M7 = 2626 um.
#Total wire length on LAYER M8 = 4125 um.
#Total number of vias = 451516
#Total number of multi-cut vias = 1777 (  0.4%)
#Total number of single cut vias = 449739 ( 99.6%)
#Up-Via Summary (total 451516):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            221667 ( 99.3%)      1578 (  0.7%)     223245
# M2            173691 (100.0%)         0 (  0.0%)     173691
# M3             49374 (100.0%)         0 (  0.0%)      49374
# M4              4227 (100.0%)         0 (  0.0%)       4227
# M5               372 ( 65.1%)       199 ( 34.9%)        571
# M6               220 (100.0%)         0 (  0.0%)        220
# M7               188 (100.0%)         0 (  0.0%)        188
#-----------------------------------------------------------
#               449739 ( 99.6%)      1777 (  0.4%)     451516 
#
#Total number of DRC violations = 0
#Cpu time = 00:08:15
#Elapsed time = 00:08:14
#Increased memory = -27.01 (MB)
#Total memory = 2159.60 (MB)
#Peak memory = 2373.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2161.66 (MB), peak = 2373.21 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 343
#Total wire length = 1282958 um.
#Total half perimeter of net bounding box = 1044041 um.
#Total wire length on LAYER M1 = 20292 um.
#Total wire length on LAYER M2 = 407081 um.
#Total wire length on LAYER M3 = 483495 um.
#Total wire length on LAYER M4 = 296921 um.
#Total wire length on LAYER M5 = 61069 um.
#Total wire length on LAYER M6 = 7348 um.
#Total wire length on LAYER M7 = 2626 um.
#Total wire length on LAYER M8 = 4125 um.
#Total number of vias = 451516
#Total number of multi-cut vias = 1777 (  0.4%)
#Total number of single cut vias = 449739 ( 99.6%)
#Up-Via Summary (total 451516):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            221667 ( 99.3%)      1578 (  0.7%)     223245
# M2            173691 (100.0%)         0 (  0.0%)     173691
# M3             49374 (100.0%)         0 (  0.0%)      49374
# M4              4227 (100.0%)         0 (  0.0%)       4227
# M5               372 ( 65.1%)       199 ( 34.9%)        571
# M6               220 (100.0%)         0 (  0.0%)        220
# M7               188 (100.0%)         0 (  0.0%)        188
#-----------------------------------------------------------
#               449739 ( 99.6%)      1777 (  0.4%)     451516 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 343
#Total wire length = 1282958 um.
#Total half perimeter of net bounding box = 1044041 um.
#Total wire length on LAYER M1 = 20292 um.
#Total wire length on LAYER M2 = 407081 um.
#Total wire length on LAYER M3 = 483495 um.
#Total wire length on LAYER M4 = 296921 um.
#Total wire length on LAYER M5 = 61069 um.
#Total wire length on LAYER M6 = 7348 um.
#Total wire length on LAYER M7 = 2626 um.
#Total wire length on LAYER M8 = 4125 um.
#Total number of vias = 451516
#Total number of multi-cut vias = 1777 (  0.4%)
#Total number of single cut vias = 449739 ( 99.6%)
#Up-Via Summary (total 451516):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            221667 ( 99.3%)      1578 (  0.7%)     223245
# M2            173691 (100.0%)         0 (  0.0%)     173691
# M3             49374 (100.0%)         0 (  0.0%)      49374
# M4              4227 (100.0%)         0 (  0.0%)       4227
# M5               372 ( 65.1%)       199 ( 34.9%)        571
# M6               220 (100.0%)         0 (  0.0%)        220
# M7               188 (100.0%)         0 (  0.0%)        188
#-----------------------------------------------------------
#               449739 ( 99.6%)      1777 (  0.4%)     451516 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#82.55% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:01:07, elapsed time = 00:01:07, memory = 2171.75 (MB), peak = 2373.21 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 343
#Total wire length = 1282958 um.
#Total half perimeter of net bounding box = 1044041 um.
#Total wire length on LAYER M1 = 20292 um.
#Total wire length on LAYER M2 = 407081 um.
#Total wire length on LAYER M3 = 483495 um.
#Total wire length on LAYER M4 = 296921 um.
#Total wire length on LAYER M5 = 61069 um.
#Total wire length on LAYER M6 = 7348 um.
#Total wire length on LAYER M7 = 2626 um.
#Total wire length on LAYER M8 = 4125 um.
#Total number of vias = 451516
#Total number of multi-cut vias = 296613 ( 65.7%)
#Total number of single cut vias = 154903 ( 34.3%)
#Up-Via Summary (total 451516):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            154027 ( 69.0%)     69218 ( 31.0%)     223245
# M2               852 (  0.5%)    172839 ( 99.5%)     173691
# M3                14 (  0.0%)     49360 (100.0%)      49374
# M4                 5 (  0.1%)      4222 ( 99.9%)       4227
# M5                 0 (  0.0%)       571 (100.0%)        571
# M6                 3 (  1.4%)       217 ( 98.6%)        220
# M7                 2 (  1.1%)       186 ( 98.9%)        188
#-----------------------------------------------------------
#               154903 ( 34.3%)    296613 ( 65.7%)     451516 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:45, elapsed time = 00:00:45, memory = 2199.15 (MB), peak = 2373.21 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar 18 01:08:11 2023
#
#
#Start Post Route Wire Spread.
#Done with 13653 horizontal wires in 4 hboxes and 10537 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 343
#Total wire length = 1292580 um.
#Total half perimeter of net bounding box = 1044041 um.
#Total wire length on LAYER M1 = 20310 um.
#Total wire length on LAYER M2 = 409295 um.
#Total wire length on LAYER M3 = 488664 um.
#Total wire length on LAYER M4 = 298975 um.
#Total wire length on LAYER M5 = 61217 um.
#Total wire length on LAYER M6 = 7358 um.
#Total wire length on LAYER M7 = 2631 um.
#Total wire length on LAYER M8 = 4130 um.
#Total number of vias = 451516
#Total number of multi-cut vias = 296613 ( 65.7%)
#Total number of single cut vias = 154903 ( 34.3%)
#Up-Via Summary (total 451516):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            154027 ( 69.0%)     69218 ( 31.0%)     223245
# M2               852 (  0.5%)    172839 ( 99.5%)     173691
# M3                14 (  0.0%)     49360 (100.0%)      49374
# M4                 5 (  0.1%)      4222 ( 99.9%)       4227
# M5                 0 (  0.0%)       571 (100.0%)        571
# M6                 3 (  1.4%)       217 ( 98.6%)        220
# M7                 2 (  1.1%)       186 ( 98.9%)        188
#-----------------------------------------------------------
#               154903 ( 34.3%)    296613 ( 65.7%)     451516 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:47, elapsed time = 00:00:47, memory = 2269.46 (MB), peak = 2373.21 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:01:03, elapsed time = 00:01:03, memory = 2178.79 (MB), peak = 2373.21 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 343
#Total wire length = 1292580 um.
#Total half perimeter of net bounding box = 1044041 um.
#Total wire length on LAYER M1 = 20310 um.
#Total wire length on LAYER M2 = 409295 um.
#Total wire length on LAYER M3 = 488664 um.
#Total wire length on LAYER M4 = 298975 um.
#Total wire length on LAYER M5 = 61217 um.
#Total wire length on LAYER M6 = 7358 um.
#Total wire length on LAYER M7 = 2631 um.
#Total wire length on LAYER M8 = 4130 um.
#Total number of vias = 451516
#Total number of multi-cut vias = 296613 ( 65.7%)
#Total number of single cut vias = 154903 ( 34.3%)
#Up-Via Summary (total 451516):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            154027 ( 69.0%)     69218 ( 31.0%)     223245
# M2               852 (  0.5%)    172839 ( 99.5%)     173691
# M3                14 (  0.0%)     49360 (100.0%)      49374
# M4                 5 (  0.1%)      4222 ( 99.9%)       4227
# M5                 0 (  0.0%)       571 (100.0%)        571
# M6                 3 (  1.4%)       217 ( 98.6%)        220
# M7                 2 (  1.1%)       186 ( 98.9%)        188
#-----------------------------------------------------------
#               154903 ( 34.3%)    296613 ( 65.7%)     451516 
#
#detailRoute Statistics:
#Cpu time = 00:11:25
#Elapsed time = 00:11:24
#Increased memory = -9.55 (MB)
#Total memory = 2177.06 (MB)
#Peak memory = 2373.21 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:13:00
#Elapsed time = 00:12:59
#Increased memory = 53.93 (MB)
#Total memory = 2067.12 (MB)
#Peak memory = 2373.21 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 18 01:09:17 2023
#
% End globalDetailRoute (date=03/18 01:09:17, total cpu=0:13:00, real=0:12:59, peak res=2271.4M, current mem=2064.8M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:15:10, elapsed time = 00:15:09, memory = 2020.09 (MB), peak = 2373.21 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/18 01:09:17, total cpu=0:15:10, real=0:15:08, peak res=2271.4M, current mem=2020.1M)
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60593 and nets=62539 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9957_ieng6-ece-04.ucsd.edu_rkarki_1rBDy7/fullchip_9957_9w1vzF.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2531.5M)
Extracted 10.0003% (CPU Time= 0:00:02.5  MEM= 2613.6M)
Extracted 20.0003% (CPU Time= 0:00:03.1  MEM= 2613.6M)
Extracted 30.0003% (CPU Time= 0:00:03.7  MEM= 2613.6M)
Extracted 40.0003% (CPU Time= 0:00:04.6  MEM= 2617.6M)
Extracted 50.0002% (CPU Time= 0:00:07.2  MEM= 2617.6M)
Extracted 60.0002% (CPU Time= 0:00:07.7  MEM= 2617.6M)
Extracted 70.0002% (CPU Time= 0:00:08.4  MEM= 2617.6M)
Extracted 80.0002% (CPU Time= 0:00:09.0  MEM= 2617.6M)
Extracted 90.0002% (CPU Time= 0:00:10.0  MEM= 2617.6M)
Extracted 100% (CPU Time= 0:00:12.6  MEM= 2617.6M)
Number of Extracted Resistors     : 1153356
Number of Extracted Ground Cap.   : 1137035
Number of Extracted Coupling Cap. : 1845308
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2577.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.5  Real Time: 0:00:16.0  MEM: 2577.613M)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2010.0M, totSessionCpu=1:55:08 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=2590.62 CPU=0:00:00.3 REAL=0:00:01.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2605.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2605.9M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-18 01:09:50 (2023-Mar-18 08:09:50 GMT)
2023-Mar-18 01:09:50 (2023-Mar-18 08:09:50 GMT): 10%
2023-Mar-18 01:09:50 (2023-Mar-18 08:09:50 GMT): 20%
2023-Mar-18 01:09:50 (2023-Mar-18 08:09:50 GMT): 30%
2023-Mar-18 01:09:50 (2023-Mar-18 08:09:50 GMT): 40%
2023-Mar-18 01:09:50 (2023-Mar-18 08:09:50 GMT): 50%
2023-Mar-18 01:09:50 (2023-Mar-18 08:09:50 GMT): 60%
2023-Mar-18 01:09:50 (2023-Mar-18 08:09:50 GMT): 70%
2023-Mar-18 01:09:50 (2023-Mar-18 08:09:50 GMT): 80%
2023-Mar-18 01:09:50 (2023-Mar-18 08:09:50 GMT): 90%

Finished Levelizing
2023-Mar-18 01:09:51 (2023-Mar-18 08:09:51 GMT)

Starting Activity Propagation
2023-Mar-18 01:09:51 (2023-Mar-18 08:09:51 GMT)
2023-Mar-18 01:09:51 (2023-Mar-18 08:09:51 GMT): 10%
2023-Mar-18 01:09:52 (2023-Mar-18 08:09:52 GMT): 20%

Finished Activity Propagation
2023-Mar-18 01:09:53 (2023-Mar-18 08:09:53 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 2103.9M, totSessionCpu=1:55:34 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2624.8M, init mem=2624.8M)
*info: Placed = 60593          (Fixed = 260)
*info: Unplaced = 0           
Placement Density:60.53%(303555/501528)
Placement Density (including fixed std cells):60.53%(303555/501528)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=2618.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 60593

Instance distribution across the VT partitions:

 LVT : inst = 15110 (24.9%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 15110 (24.9%)

 HVT : inst = 45483 (75.1%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 45483 (75.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60593 and nets=62539 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9957_ieng6-ece-04.ucsd.edu_rkarki_1rBDy7/fullchip_9957_9w1vzF.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2615.8M)
Extracted 10.0003% (CPU Time= 0:00:02.5  MEM= 2698.0M)
Extracted 20.0003% (CPU Time= 0:00:03.1  MEM= 2698.0M)
Extracted 30.0003% (CPU Time= 0:00:03.6  MEM= 2698.0M)
Extracted 40.0003% (CPU Time= 0:00:04.5  MEM= 2702.0M)
Extracted 50.0002% (CPU Time= 0:00:07.0  MEM= 2702.0M)
Extracted 60.0002% (CPU Time= 0:00:07.5  MEM= 2702.0M)
Extracted 70.0002% (CPU Time= 0:00:08.2  MEM= 2702.0M)
Extracted 80.0002% (CPU Time= 0:00:08.9  MEM= 2702.0M)
Extracted 90.0002% (CPU Time= 0:00:09.9  MEM= 2702.0M)
Extracted 100% (CPU Time= 0:00:12.4  MEM= 2702.0M)
Number of Extracted Resistors     : 1153356
Number of Extracted Ground Cap.   : 1137035
Number of Extracted Coupling Cap. : 1845308
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2662.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.1  Real Time: 0:00:15.0  MEM: 2661.984M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=9.32031)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 62306. 
Total number of fetched objects 62306
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:10.5 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:12.4 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:16.4 real=0:00:16.0 totSessionCpu=0:01:21 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:19.6 real=0:00:19.0 totSessionCpu=0:01:21 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:22.0/0:00:21.9 (1.0), mem = 0.0M
_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2690.32)
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
Total number of fetched objects 62306
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 62539,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2757.61 CPU=0:00:17.9 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=2730.54 CPU=0:00:19.7 REAL=0:00:20.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2730.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2730.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2669.65)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62306. 
Total number of fetched objects 62306
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 62539,  5.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2675.8 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2675.8 CPU=0:00:03.3 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:34.6 real=0:00:35.0 totSessionCpu=1:56:52 mem=2675.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=2675.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2675.8M
** Profile ** Overall slacks :  cpu=0:00:01.8, mem=2675.8M
** Profile ** DRVs :  cpu=0:00:01.5, mem=2691.1M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.075  | -0.028  |  0.001  | -0.075  |
|           TNS (ns):| -0.805  | -0.193  |  0.000  | -0.612  |
|    Violating Paths:|   73    |   26    |    0    |   47    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.526%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:48, real = 0:01:48, mem = 2262.7M, totSessionCpu=1:56:56 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       343 (unrouted=0, trialRouted=0, noStatus=0, routed=343, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62196 (unrouted=260, trialRouted=0, noStatus=0, routed=61936, fixed=0, [crossesIlmBoundary=0, tooFewTerms=260, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 341 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 501527.520um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------
    Cell       Instance count    Source         Eligible library cells
    ------------------------------------------------------------------
    AN2D4            10          library set    {AN2D4 CKAN2D1}
    CKAN2D1          14          library set    {CKAN2D1}
    ------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       10264
      Delay constrained sinks:     10264
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       10264
      Delay constrained sinks:     10264
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 10264 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock DAG stats PRO initial state:
    cell counts      : b=311, i=6, icg=0, nicg=0, l=24, total=341
    cell areas       : b=2728.800um^2, i=47.520um^2, icg=0.000um^2, nicg=0.000um^2, l=73.440um^2, total=2849.760um^2
    cell capacitance : b=1.486pF, i=0.099pF, icg=0.000pF, nicg=0.000pF, l=0.032pF, total=1.617pF
    sink capacitance : count=20528, total=18.418pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.418pF, leaf=12.984pF, total=14.401pF
    wire lengths     : top=0.000um, trunk=10855.000um, leaf=79226.400um, total=90081.400um
    hp wire lengths  : top=0.000um, trunk=8672.600um, leaf=22917.400um, total=31590.000um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=124 avg=0.042ns sd=0.024ns min=0.010ns max=0.094ns {90 <= 0.063ns, 27 <= 0.084ns, 7 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=219 avg=0.090ns sd=0.006ns min=0.068ns max=0.103ns {0 <= 0.063ns, 32 <= 0.084ns, 153 <= 0.094ns, 30 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 15 CKBD16: 221 CKBD12: 25 CKBD8: 7 BUFFD6: 1 CKBD6: 7 BUFFD4: 1 CKBD4: 2 BUFFD3: 2 CKBD3: 6 CKBD2: 10 BUFFD1: 10 CKBD1: 3 BUFFD0: 1 
     Invs: INVD16: 2 CKND16: 4 
   Logics: AN2D4: 10 CKAN2D1: 14 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.263, max=0.437, avg=0.362, sd=0.051], skew [0.174 vs 0.057*], 49.6% {0.383, 0.437} (wid=0.043 ws=0.035) (gid=0.420 gs=0.192)
    skew_group clk2/CON: insertion delay [min=0.286, max=0.508, avg=0.424, sd=0.063], skew [0.222 vs 0.057*], 33.5% {0.393, 0.450} (wid=0.045 ws=0.029) (gid=0.473 gs=0.221)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:01.6 real=0:00:01.6)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 343, tested: 343, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=311, i=6, icg=0, nicg=0, l=24, total=341
    cell areas       : b=2728.800um^2, i=47.520um^2, icg=0.000um^2, nicg=0.000um^2, l=73.440um^2, total=2849.760um^2
    cell capacitance : b=1.486pF, i=0.099pF, icg=0.000pF, nicg=0.000pF, l=0.032pF, total=1.617pF
    sink capacitance : count=20528, total=18.418pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.418pF, leaf=12.984pF, total=14.401pF
    wire lengths     : top=0.000um, trunk=10855.000um, leaf=79226.400um, total=90081.400um
    hp wire lengths  : top=0.000um, trunk=8672.600um, leaf=22917.400um, total=31590.000um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=124 avg=0.042ns sd=0.024ns min=0.010ns max=0.094ns {90 <= 0.063ns, 27 <= 0.084ns, 7 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=219 avg=0.090ns sd=0.006ns min=0.068ns max=0.103ns {0 <= 0.063ns, 32 <= 0.084ns, 153 <= 0.094ns, 30 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 15 CKBD16: 221 CKBD12: 25 CKBD8: 7 BUFFD6: 1 CKBD6: 7 BUFFD4: 1 CKBD4: 2 BUFFD3: 2 CKBD3: 6 CKBD2: 10 BUFFD1: 10 CKBD1: 3 BUFFD0: 1 
     Invs: INVD16: 2 CKND16: 4 
   Logics: AN2D4: 10 CKAN2D1: 14 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.263, max=0.437, avg=0.362, sd=0.051], skew [0.174 vs 0.057*], 49.6% {0.383, 0.437} (wid=0.043 ws=0.035) (gid=0.420 gs=0.192)
    skew_group clk2/CON: insertion delay [min=0.286, max=0.508, avg=0.424, sd=0.063], skew [0.222 vs 0.057*], 33.5% {0.393, 0.450} (wid=0.045 ws=0.029) (gid=0.473 gs=0.221)
  Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock DAG stats PRO final:
    cell counts      : b=311, i=6, icg=0, nicg=0, l=24, total=341
    cell areas       : b=2728.800um^2, i=47.520um^2, icg=0.000um^2, nicg=0.000um^2, l=73.440um^2, total=2849.760um^2
    cell capacitance : b=1.486pF, i=0.099pF, icg=0.000pF, nicg=0.000pF, l=0.032pF, total=1.617pF
    sink capacitance : count=20528, total=18.418pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.418pF, leaf=12.984pF, total=14.401pF
    wire lengths     : top=0.000um, trunk=10855.000um, leaf=79226.400um, total=90081.400um
    hp wire lengths  : top=0.000um, trunk=8672.600um, leaf=22917.400um, total=31590.000um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=124 avg=0.042ns sd=0.024ns min=0.010ns max=0.094ns {90 <= 0.063ns, 27 <= 0.084ns, 7 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=219 avg=0.090ns sd=0.006ns min=0.068ns max=0.103ns {0 <= 0.063ns, 32 <= 0.084ns, 153 <= 0.094ns, 30 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 15 CKBD16: 221 CKBD12: 25 CKBD8: 7 BUFFD6: 1 CKBD6: 7 BUFFD4: 1 CKBD4: 2 BUFFD3: 2 CKBD3: 6 CKBD2: 10 BUFFD1: 10 CKBD1: 3 BUFFD0: 1 
     Invs: INVD16: 2 CKND16: 4 
   Logics: AN2D4: 10 CKAN2D1: 14 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.263, max=0.437, avg=0.362, sd=0.051], skew [0.174 vs 0.057*], 49.6% {0.383, 0.437} (wid=0.043 ws=0.035) (gid=0.420 gs=0.192)
    skew_group clk2/CON: insertion delay [min=0.286, max=0.508, avg=0.424, sd=0.063], skew [0.222 vs 0.057*], 33.5% {0.393, 0.450} (wid=0.045 ws=0.029) (gid=0.473 gs=0.221)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       343 (unrouted=0, trialRouted=0, noStatus=0, routed=343, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62196 (unrouted=260, trialRouted=0, noStatus=0, routed=61936, fixed=0, [crossesIlmBoundary=0, tooFewTerms=260, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:08.9 real=0:00:08.9)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
**INFO: Start fixing DRV (Mem = 2666.48M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
Info: 343 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:57:13.1/1:57:22.7 (1.0), mem = 2666.5M
(I,S,L,T): WC_VIEW: 154.042, 44.5078, 2.13438, 200.684
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.07|    -0.80|       0|       0|       0|  60.53|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.07|    -0.80|       0|       0|       0|  60.53| 0:00:00.0|  2817.2M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 343 constrained nets 
Layer 7 has 47 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=2817.2M) ***

(I,S,L,T): WC_VIEW: 154.042, 44.5078, 2.13438, 200.684
*** DrvOpt [finish] : cpu/real = 0:00:11.9/0:00:11.9 (1.0), totSession cpu/real = 1:57:25.1/1:57:34.6 (1.0), mem = 2798.2M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:18, real = 0:02:17, mem = 2445.7M, totSessionCpu=1:57:25 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:12, Mem = 2755.17M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2755.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=2755.2M
** Profile ** Overall slacks :  cpu=0:00:01.8, mem=2765.2M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2765.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.21min real=0.20min mem=2755.2M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.075  | -0.028  |  0.001  | -0.075  |
|           TNS (ns):| -0.800  | -0.192  |  0.000  | -0.608  |
|    Violating Paths:|   72    |   26    |    0    |   46    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.526%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2765.2M
**optDesign ... cpu = 0:02:21, real = 0:02:20, mem = 2434.6M, totSessionCpu=1:57:28 **
*** Timing NOT met, worst failing slack is -0.075
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
Info: 343 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:57:30.5/1:57:40.0 (1.0), mem = 2745.6M
(I,S,L,T): WC_VIEW: 154.042, 44.5078, 2.13438, 200.684
*info: 343 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.075 TNS Slack -0.800 Density 60.53
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.075|-0.608|
|reg2cgate | 0.001| 0.000|
|reg2reg   |-0.029|-0.192|
|HEPG      |-0.029|-0.192|
|All Paths |-0.075|-0.800|
+----------+------+------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.029|   -0.075|  -0.192|   -0.800|    60.53%|   0:00:00.0| 2834.4M|   WC_VIEW|  reg2reg| core_instance_2_norm_instance_out_reg_0_/D         |
|  -0.005|   -0.075|  -0.010|   -0.619|    60.54%|   0:00:08.0| 3018.4M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
|  -0.005|   -0.075|  -0.009|   -0.618|    60.54%|   0:00:00.0| 3018.4M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.005|   -0.075|  -0.009|   -0.618|    60.54%|   0:00:03.0| 3061.4M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.1 real=0:00:11.0 mem=3061.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.075|   -0.075|  -0.608|   -0.618|    60.54%|   0:00:00.0| 3061.4M|   WC_VIEW|  default| pmem_out1[180]                                     |
|  -0.013|   -0.013|  -0.080|   -0.090|    60.55%|   0:00:06.0| 3099.5M|   WC_VIEW|  default| pmem_out2[105]                                     |
|  -0.007|   -0.007|  -0.073|   -0.083|    60.55%|   0:00:01.0| 3099.5M|   WC_VIEW|  default| pmem_out2[161]                                     |
|  -0.008|   -0.008|  -0.038|   -0.047|    60.55%|   0:00:06.0| 3118.6M|   WC_VIEW|  default| pmem_out2[120]                                     |
|  -0.007|   -0.007|  -0.020|   -0.029|    60.56%|   0:00:03.0| 3118.6M|   WC_VIEW|  default| pmem_out2[113]                                     |
|  -0.004|   -0.005|  -0.009|   -0.018|    60.56%|   0:00:01.0| 3118.6M|   WC_VIEW|  default| pmem_out2[113]                                     |
|  -0.001|   -0.005|  -0.004|   -0.013|    60.56%|   0:00:02.0| 3118.6M|   WC_VIEW|  default| pmem_out2[113]                                     |
|   0.000|   -0.005|   0.000|   -0.009|    60.56%|   0:00:01.0| 3118.6M|        NA|       NA| NA                                                 |
|   0.000|   -0.005|   0.000|   -0.009|    60.56%|   0:00:00.0| 3118.6M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.4 real=0:00:20.0 mem=3118.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:31.7 real=0:00:31.0 mem=3118.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.000| 0.000|
|reg2cgate | 0.001| 0.000|
|reg2reg   |-0.005|-0.009|
|HEPG      |-0.005|-0.009|
|All Paths |-0.005|-0.009|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.005 TNS Slack -0.009 Density 60.56
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 51 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.009|-0.030|
|reg2cgate | 0.001| 0.000|
|reg2reg   |-0.005|-0.009|
|HEPG      |-0.005|-0.009|
|All Paths |-0.009|-0.040|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 343 constrained nets 
Layer 7 has 50 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:33.0 real=0:00:33.0 mem=3118.6M) ***
(I,S,L,T): WC_VIEW: 154.125, 44.5302, 2.13809, 200.793
*** SetupOpt [finish] : cpu/real = 0:00:48.1/0:00:48.0 (1.0), totSession cpu/real = 1:58:18.6/1:58:28.0 (1.0), mem = 3099.5M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:58:19 mem=3099.5M) ***
Move report: Detail placement moves 29 insts, mean move: 3.30 um, max move: 10.80 um
	Max move on inst (U19249): (571.40, 11.80) --> (569.60, 20.80)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3099.5MB
Summary Report:
Instances move: 29 (out of 60363 movable)
Instances flipped: 0
Mean displacement: 3.30 um
Max displacement: 10.80 um (Instance: U19249) (571.4, 11.8) -> (569.6, 20.8)
	Length: 9 sites, height: 1 rows, site name: core, cell type: NR2D3
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3099.5MB
*** Finished refinePlace (1:58:21 mem=3099.5M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 343 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:58:21.8/1:58:31.2 (1.0), mem = 2901.5M
(I,S,L,T): WC_VIEW: 154.125, 44.5302, 2.13809, 200.793
*info: 343 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.009 TNS Slack -0.040 Density 60.56
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.009|-0.030|
|reg2cgate | 0.001| 0.000|
|reg2reg   |-0.005|-0.009|
|HEPG      |-0.005|-0.009|
|All Paths |-0.009|-0.040|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.005|   -0.009|  -0.009|   -0.040|    60.56%|   0:00:00.0| 2927.3M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
|  -0.005|   -0.009|  -0.009|   -0.040|    60.56%|   0:00:00.0| 2968.5M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2968.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.009|   -0.009|  -0.030|   -0.040|    60.56%|   0:00:00.0| 2968.5M|   WC_VIEW|  default| pmem_out1[76]                                      |
|  -0.001|   -0.005|  -0.001|   -0.011|    60.56%|   0:00:01.0| 3006.7M|   WC_VIEW|  default| pmem_out1[89]                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=3006.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:01.0 mem=3006.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.001|-0.001|
|reg2cgate | 0.001| 0.000|
|reg2reg   |-0.005|-0.009|
|HEPG      |-0.005|-0.009|
|All Paths |-0.005|-0.011|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.005 TNS Slack -0.011 Density 60.56
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 5 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.003|-0.003|
|reg2cgate | 0.001| 0.000|
|reg2reg   |-0.005|-0.009|
|HEPG      |-0.005|-0.009|
|All Paths |-0.005|-0.012|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 343 constrained nets 
Layer 7 has 50 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.6 real=0:00:02.0 mem=3006.7M) ***
(I,S,L,T): WC_VIEW: 154.133, 44.531, 2.13847, 200.803
*** SetupOpt [finish] : cpu/real = 0:00:16.3/0:00:16.2 (1.0), totSession cpu/real = 1:58:38.0/1:58:47.5 (1.0), mem = 2987.6M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:58:38 mem=2987.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2987.6MB
Summary Report:
Instances move: 0 (out of 60363 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2987.6MB
*** Finished refinePlace (1:58:40 mem=2987.6M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:03:34, real = 0:03:33, mem = 2502.1M, totSessionCpu=1:58:42 **
** Profile ** Start :  cpu=0:00:00.0, mem=2899.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=2899.3M
** Profile ** Overall slacks :  cpu=0:00:01.8, mem=2909.4M
** Profile ** DRVs :  cpu=0:00:01.4, mem=2909.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.006  | -0.006  |  0.001  | -0.002  |
|           TNS (ns):| -0.012  | -0.010  |  0.000  | -0.002  |
|    Violating Paths:|    3    |    2    |    0    |    1    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.563%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2909.4M
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noViewPrune -noTimingUpdate -noRouting -useCPE -noDelbuf -noDeclone -total_power -noUpsize -downsize -postRoute -leakage -dynamic -total_power -nativePathGroupFlow
Info: 343 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.
Load RC corner of view WC_VIEW

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2505.29MB/4103.55MB/2759.13MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2505.29MB/4103.55MB/2759.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2505.29MB/4103.55MB/2759.13MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 01:13:11 (2023-Mar-18 08:13:11 GMT)
2023-Mar-18 01:13:11 (2023-Mar-18 08:13:11 GMT): 10%
2023-Mar-18 01:13:12 (2023-Mar-18 08:13:12 GMT): 20%
2023-Mar-18 01:13:12 (2023-Mar-18 08:13:12 GMT): 30%
2023-Mar-18 01:13:12 (2023-Mar-18 08:13:12 GMT): 40%
2023-Mar-18 01:13:12 (2023-Mar-18 08:13:12 GMT): 50%
2023-Mar-18 01:13:12 (2023-Mar-18 08:13:12 GMT): 60%
2023-Mar-18 01:13:12 (2023-Mar-18 08:13:12 GMT): 70%
2023-Mar-18 01:13:12 (2023-Mar-18 08:13:12 GMT): 80%
2023-Mar-18 01:13:12 (2023-Mar-18 08:13:12 GMT): 90%

Finished Levelizing
2023-Mar-18 01:13:12 (2023-Mar-18 08:13:12 GMT)

Starting Activity Propagation
2023-Mar-18 01:13:12 (2023-Mar-18 08:13:12 GMT)
2023-Mar-18 01:13:13 (2023-Mar-18 08:13:13 GMT): 10%
2023-Mar-18 01:13:13 (2023-Mar-18 08:13:13 GMT): 20%

Finished Activity Propagation
2023-Mar-18 01:13:14 (2023-Mar-18 08:13:14 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:03, mem(process/total/peak)=2507.76MB/4103.55MB/2759.13MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 01:13:14 (2023-Mar-18 08:13:14 GMT)
 ... Calculating switching power
2023-Mar-18 01:13:15 (2023-Mar-18 08:13:15 GMT): 10%
2023-Mar-18 01:13:15 (2023-Mar-18 08:13:15 GMT): 20%
2023-Mar-18 01:13:15 (2023-Mar-18 08:13:15 GMT): 30%
2023-Mar-18 01:13:15 (2023-Mar-18 08:13:15 GMT): 40%
2023-Mar-18 01:13:15 (2023-Mar-18 08:13:15 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 01:13:16 (2023-Mar-18 08:13:16 GMT): 60%
2023-Mar-18 01:13:16 (2023-Mar-18 08:13:16 GMT): 70%
2023-Mar-18 01:13:17 (2023-Mar-18 08:13:17 GMT): 80%
2023-Mar-18 01:13:18 (2023-Mar-18 08:13:18 GMT): 90%

Finished Calculating power
2023-Mar-18 01:13:19 (2023-Mar-18 08:13:19 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2508.09MB/4103.55MB/2759.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2508.09MB/4103.55MB/2759.13MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=2508.09MB/4103.55MB/2759.13MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2508.09MB/4103.55MB/2759.13MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 01:13:19 (2023-Mar-18 08:13:19 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*       Power View : WC_VIEW
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      159.22808115 	   70.6820%
Total Switching Power:      63.77374050 	   28.3094%
Total Leakage Power:         2.27199131 	    1.0085%
Total Power:               225.27381276
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         122.4        5.66       1.228       129.3       57.39
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   6.468e-07
Combinational                      30.22       38.87      0.9812       70.07        31.1
Clock (Combinational)              6.617       19.24     0.06325       25.92       11.51
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              159.2       63.77       2.272       225.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      159.2       63.77       2.272       225.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               3.431       9.591     0.03216       13.05       5.795
clk1                               3.186       9.652     0.03109       12.87       5.713
-----------------------------------------------------------------------------------------
Total                              6.617       19.24     0.06325       25.92       11.51
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00782 (CKBD16):           0.1672
*              Highest Leakage Power:              FE_RC_2336_0 (BUFFD16):        0.0002557
*                Total Cap:      3.96593e-10 F
*                Total instances in design: 60623
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2524.07MB/4110.55MB/2759.13MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:58:56.2/1:59:05.6 (1.0), mem = 2935.4M
(I,S,L,T): WC_VIEW: 154.132, 44.5304, 2.13847, 200.801
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.005  TNS Slack -0.012 Density 60.56
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.56%|        -|  -0.005|  -0.012|   0:00:00.0| 2935.4M|
|    60.09%|    11880|  -0.005|  -0.011|   0:02:18.0| 3045.0M|
|    60.04%|     2150|  -0.005|  -0.011|   0:00:33.0| 3045.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.005  TNS Slack -0.011 Density 60.04
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 343 constrained nets 
Layer 7 has 50 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:02:59) (real = 0:02:59) **
(I,S,L,T): WC_VIEW: 152.72, 43.3341, 2.06794, 198.122
*** PowerOpt [finish] : cpu/real = 0:03:00.1/0:02:59.8 (1.0), totSession cpu/real = 2:01:56.3/2:02:05.5 (1.0), mem = 3045.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:01:57 mem=3045.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3045.0MB
Summary Report:
Instances move: 0 (out of 60363 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3045.0MB
*** Finished refinePlace (2:01:59 mem=3045.0M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:06:51, real = 0:06:51, mem = 2559.8M, totSessionCpu=2:01:59 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:02, real=0:00:01, mem=2998.75M, totSessionCpu=2:02:01).
**optDesign ... cpu = 0:06:53, real = 0:06:52, mem = 2559.8M, totSessionCpu=2:02:01 **

Using Power View: WC_VIEW.
Load RC corner of view WC_VIEW

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2559.84MB/4192.94MB/2759.13MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2559.84MB/4192.94MB/2759.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2559.84MB/4192.94MB/2759.13MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 01:16:27 (2023-Mar-18 08:16:27 GMT)
2023-Mar-18 01:16:27 (2023-Mar-18 08:16:27 GMT): 10%
2023-Mar-18 01:16:27 (2023-Mar-18 08:16:27 GMT): 20%
2023-Mar-18 01:16:27 (2023-Mar-18 08:16:27 GMT): 30%
2023-Mar-18 01:16:27 (2023-Mar-18 08:16:27 GMT): 40%
2023-Mar-18 01:16:27 (2023-Mar-18 08:16:27 GMT): 50%
2023-Mar-18 01:16:27 (2023-Mar-18 08:16:27 GMT): 60%
2023-Mar-18 01:16:27 (2023-Mar-18 08:16:27 GMT): 70%
2023-Mar-18 01:16:27 (2023-Mar-18 08:16:27 GMT): 80%
2023-Mar-18 01:16:27 (2023-Mar-18 08:16:27 GMT): 90%

Finished Levelizing
2023-Mar-18 01:16:27 (2023-Mar-18 08:16:27 GMT)

Starting Activity Propagation
2023-Mar-18 01:16:27 (2023-Mar-18 08:16:27 GMT)
2023-Mar-18 01:16:28 (2023-Mar-18 08:16:28 GMT): 10%
2023-Mar-18 01:16:29 (2023-Mar-18 08:16:29 GMT): 20%

Finished Activity Propagation
2023-Mar-18 01:16:30 (2023-Mar-18 08:16:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2562.48MB/4192.94MB/2759.13MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 01:16:30 (2023-Mar-18 08:16:30 GMT)
 ... Calculating switching power
2023-Mar-18 01:16:30 (2023-Mar-18 08:16:30 GMT): 10%
2023-Mar-18 01:16:30 (2023-Mar-18 08:16:30 GMT): 20%
2023-Mar-18 01:16:30 (2023-Mar-18 08:16:30 GMT): 30%
2023-Mar-18 01:16:30 (2023-Mar-18 08:16:30 GMT): 40%
2023-Mar-18 01:16:30 (2023-Mar-18 08:16:30 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 01:16:31 (2023-Mar-18 08:16:31 GMT): 60%
2023-Mar-18 01:16:32 (2023-Mar-18 08:16:32 GMT): 70%
2023-Mar-18 01:16:33 (2023-Mar-18 08:16:33 GMT): 80%
2023-Mar-18 01:16:33 (2023-Mar-18 08:16:33 GMT): 90%

Finished Calculating power
2023-Mar-18 01:16:34 (2023-Mar-18 08:16:34 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2562.49MB/4192.94MB/2759.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2562.49MB/4192.94MB/2759.13MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=2562.49MB/4192.94MB/2759.13MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2562.49MB/4192.94MB/2759.13MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 01:16:34 (2023-Mar-18 08:16:34 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*       Power View : WC_VIEW
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      157.86702236 	   70.9128%
Total Switching Power:      62.57140254 	   28.1067%
Total Leakage Power:         2.18280985 	    0.9805%
Total Power:               222.62123449
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         122.5         5.6       1.225       129.3       58.08
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   6.545e-07
Combinational                      28.78       37.73      0.8943       67.41       30.28
Clock (Combinational)              6.617       19.24     0.06325       25.92       11.64
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              157.9       62.57       2.183       222.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      157.9       62.57       2.183       222.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                3.43       9.588     0.03216       13.05       5.862
clk1                               3.186       9.649     0.03109       12.87        5.78
-----------------------------------------------------------------------------------------
Total                              6.617       19.24     0.06325       25.92       11.64
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00782 (CKBD16):           0.1672
*              Highest Leakage Power:              FE_RC_2336_0 (BUFFD16):        0.0002557
*                Total Cap:      3.89442e-10 F
*                Total instances in design: 60623
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=2579.23MB/4203.44MB/2759.13MB)

** Power Reclaim End WNS Slack -0.005  TNS Slack -0.011 
End: Power Optimization (cpu=0:03:15, real=0:03:15, mem=2899.17M, totSessionCpu=2:02:12).
**optDesign ... cpu = 0:07:04, real = 0:07:03, mem = 2525.3M, totSessionCpu=2:02:12 **
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 456
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 456
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:02:15 mem=2901.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 62336
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 62569,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:16.0 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:18.2 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 62336. 
Total number of fetched objects 62336
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 62569,  0.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:30.2 real=0:00:30.0 totSessionCpu=0:01:55 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:33.4 real=0:00:33.0 totSessionCpu=0:01:55 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:02.0, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_9957_ieng6-ece-04.ucsd.edu_rkarki_1rBDy7/coe_eosdata_Ys3j1R/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [38621 node(s), 41715 edge(s), 1 view(s)] (fixHold) cpu=0:00:38.9 real=0:00:38.0 totSessionCpu=0:02:01 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:39.0/0:00:38.8 (1.0), mem = 0.0M
_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:38.5 real=0:00:40.0 totSessionCpu=2:02:53 mem=2901.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2901.9M
** Profile ** Overall slacks :  cpu=0:00:01.8, mem=2903.9M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_9957_ieng6-ece-04.ucsd.edu_rkarki_1rBDy7/coe_eosdata_Ys3j1R/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=2909.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=2909.3M
** Profile ** DRVs :  cpu=0:00:01.4, mem=2909.3M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.005  | -0.005  |  0.001  | -0.002  |
|           TNS (ns):| -0.011  | -0.009  |  0.000  | -0.002  |
|    Violating Paths:|    3    |    2    |    0    |    1    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.010  |  0.036  |  0.170  | -0.010  |
|           TNS (ns):| -0.179  |  0.000  |  0.000  | -0.179  |
|    Violating Paths:|   51    |    0    |    0    |   51    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.039%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:07:50, real = 0:07:50, mem = 2523.2M, totSessionCpu=2:02:58 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:02:57.6/2:03:07.5 (1.0), mem = 2899.3M
(I,S,L,T): WC_VIEW: 152.72, 43.3341, 2.06794, 198.122
*info: Run optDesign holdfix with 1 thread.
Info: 343 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:46.0 real=0:00:47.0 totSessionCpu=2:03:01 mem=2926.4M density=60.039% ***
** Profile ** Start :  cpu=0:00:00.0, mem=2926.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=2926.4M
** Profile ** Overall slacks :  cpu=0:00:01.8, mem=2936.4M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0097
      TNS :      -0.1787
      #VP :           51
  Density :      60.039%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:49.3 real=0:00:50.0 totSessionCpu=2:03:04 mem=2936.4M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0097
      TNS :      -0.1787
      #VP :           51
  Density :      60.039%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:00:49.3 real=0:00:51.0 totSessionCpu=2:03:04 mem=2955.5M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0097
      TNS :      -0.1787
      #VP :           51
  Density :      60.039%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:49.4 real=0:00:51.0 totSessionCpu=2:03:04 mem=2955.5M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst FE_PHC47931_n45243 (BUFFD1)

    Added inst FE_PHC47932_core_instance_2_controller_inst_N59 (CKBD0)

    Added inst FE_PHC47933_FE_OFN616_n31278 (BUFFD8)

    Added inst FE_PHC47934_gate_col_0 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0027
      TNS :       0.0000
      #VP :            0
      TNS+:       0.1787/4 improved (0.0447 per commit, 100.000%)
  Density :      60.041%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 4, total 4)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:00:49.8 real=0:00:51.0 totSessionCpu=2:03:05 mem=2993.6M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 5 full evals passed out of 5 
===========================================================================================


*info:    Total 4 cells added for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=2993.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=2993.6M
** Profile ** Overall slacks :  cpu=0:00:01.9, mem=2993.6M

*** Finished Core Fixing (fixHold) cpu=0:00:52.2 real=0:00:53.0 totSessionCpu=2:03:07 mem=2993.6M density=60.041% ***

*info:
*info: Added a total of 4 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            2 cells of type 'BUFFD1' used
*info:            1 cell  of type 'BUFFD8' used
*info:            1 cell  of type 'CKBD0' used

*** Finish Post Route Hold Fixing (cpu=0:00:52.2 real=0:00:53.0 totSessionCpu=2:03:07 mem=2993.6M density=60.041%) ***
(I,S,L,T): WC_VIEW: 152.723, 43.3355, 2.0681, 198.126
*** HoldOpt [finish] : cpu/real = 0:00:09.9/0:00:09.9 (1.0), totSession cpu/real = 2:03:07.5/2:03:17.4 (1.0), mem = 2974.6M
**INFO: total 4 insts, 0 nets marked don't touch
**INFO: total 4 insts, 0 nets marked don't touch DB property
**INFO: total 4 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:03:08 mem=2974.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2974.6MB
Summary Report:
Instances move: 0 (out of 60367 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2974.6MB
*** Finished refinePlace (2:03:10 mem=2974.6M) ***
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:08:03, real = 0:08:03, mem = 2526.8M, totSessionCpu=2:03:11 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:03, mem=2902.57M, totSessionCpu=2:03:13).
**optDesign ... cpu = 0:08:06, real = 0:08:06, mem = 2532.6M, totSessionCpu=2:03:13 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -0.005 ns

Start Layer Assignment ...
WNS(-0.005ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 62573.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: -0.0051
        slack threshold: 1.4449
GigaOpt: 336 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1866 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.005 ns

Start Layer Assignment ...
WNS(-0.005ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 62573.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: -0.0051
        slack threshold: 1.4449
GigaOpt: 69 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1866 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2978.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=2978.9M
** Profile ** Overall slacks :  cpu=0:00:01.8, mem=2978.9M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2978.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.005  | -0.005  |  0.001  | -0.002  |
|           TNS (ns):| -0.011  | -0.009  |  0.000  | -0.002  |
|    Violating Paths:|    3    |    2    |    0    |    1    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.041%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2978.9M
**optDesign ... cpu = 0:08:13, real = 0:08:13, mem = 2473.1M, totSessionCpu=2:03:20 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 66
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 66

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sat Mar 18 01:17:46 2023
#
#num needed restored net=0
#need_extraction net=0 (total=62573)
#Processed 5484 dirty instances, 254 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(5440 insts marked dirty, reset pre-exisiting dirty flag on 8790 insts, 14292 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Mar 18 01:17:50 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 62571 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2283.20 (MB), peak = 2759.93 (MB)
#Merging special wires: starts on Sat Mar 18 01:17:55 2023 with memory = 2284.67 (MB), peak = 2759.93 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.7 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 157.12000 354.51000 ) on M1 for NET CTS_121. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 248.40000 435.80000 ) on M1 for NET CTS_83. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 251.20000 419.40000 ) on M1 for NET CTS_83. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 184.20000 379.80000 ) on M1 for NET CTS_99. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 261.40000 462.60000 ) on M1 for NET CTS_87. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 255.39500 461.00000 ) on M1 for NET CTS_87. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 255.80000 457.40000 ) on M1 for NET CTS_87. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 590.72000 72.29000 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 584.32000 72.29000 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 585.72000 66.51000 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 302.79500 306.20000 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 269.72000 293.31000 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 469.72000 122.69000 ) on M1 for NET CTS_185. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 457.72000 122.69000 ) on M1 for NET CTS_185. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 308.99500 495.00000 ) on M1 for NET CTS_84. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 304.32000 494.91000 ) on M1 for NET CTS_84. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 394.12000 212.69000 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 593.32000 47.09000 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 606.52000 11.09000 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CPN at ( 274.08500 579.70000 ) on M1 for NET CTS_91. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#14286 routed nets are extracted.
#    4939 (7.89%) extracted nets are partially routed.
#48023 routed net(s) are imported.
#4 (0.01%) nets are without wires.
#260 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 62573.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat Mar 18 01:17:57 2023
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 19.04 (MB)
#Total memory = 2292.62 (MB)
#Peak memory = 2759.93 (MB)
#
#
#Start global routing on Sat Mar 18 01:17:57 2023
#
#
#Start global routing initialization on Sat Mar 18 01:17:57 2023
#
#Number of eco nets is 4941
#
#Start global routing data preparation on Sat Mar 18 01:17:57 2023
#
#Start routing resource analysis on Sat Mar 18 01:17:58 2023
#
#Routing resource analysis is done on Sat Mar 18 01:18:01 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3745          80       65280    64.39%
#  M2             V        3754          84       65280     0.89%
#  M3             H        3825           0       65280     0.12%
#  M4             V        3220         618       65280     1.55%
#  M5             H        3825           0       65280     0.00%
#  M6             V        3838           0       65280     0.00%
#  M7             H         956           0       65280     0.00%
#  M8             V         959           0       65280     0.00%
#  --------------------------------------------------------------
#  Total                  24122       2.55%      522240     8.37%
#
#  748 nets (1.20%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Mar 18 01:18:01 2023
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2303.05 (MB), peak = 2759.93 (MB)
#
#
#Global routing initialization is done on Sat Mar 18 01:18:01 2023
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2304.93 (MB), peak = 2759.93 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2357.36 (MB), peak = 2759.93 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2364.25 (MB), peak = 2759.93 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2364.31 (MB), peak = 2759.93 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2393.39 (MB), peak = 2759.93 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 260 (skipped).
#Total number of routable nets = 62313.
#Total number of nets in the design = 62573.
#
#4945 routable nets have only global wires.
#57368 routable nets have only detail routed wires.
#237 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#561 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                222           15                12            4708  
#-------------------------------------------------------------------------------
#        Total                222           15                12            4708  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                748           50                42           61515  
#-------------------------------------------------------------------------------
#        Total                748           50                42           61515  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            4(0.01%)      0(0.00%)   (0.01%)
#  M2           23(0.04%)      1(0.00%)   (0.04%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     27(0.01%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 748
#Total wire length = 1292718 um.
#Total half perimeter of net bounding box = 1043950 um.
#Total wire length on LAYER M1 = 20090 um.
#Total wire length on LAYER M2 = 408975 um.
#Total wire length on LAYER M3 = 489293 um.
#Total wire length on LAYER M4 = 298984 um.
#Total wire length on LAYER M5 = 61217 um.
#Total wire length on LAYER M6 = 7358 um.
#Total wire length on LAYER M7 = 2664 um.
#Total wire length on LAYER M8 = 4136 um.
#Total number of vias = 450909
#Total number of multi-cut vias = 295112 ( 65.4%)
#Total number of single cut vias = 155797 ( 34.6%)
#Up-Via Summary (total 450909):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            154116 ( 69.3%)     68421 ( 30.7%)     222537
# M2              1605 (  0.9%)    172152 ( 99.1%)     173757
# M3                35 (  0.1%)     49344 ( 99.9%)      49379
# M4                13 (  0.3%)      4222 ( 99.7%)       4235
# M5                 8 (  1.4%)       571 ( 98.6%)        579
# M6                11 (  4.8%)       217 ( 95.2%)        228
# M7                 9 (  4.6%)       185 ( 95.4%)        194
#-----------------------------------------------------------
#               155797 ( 34.6%)    295112 ( 65.4%)     450909 
#
#Total number of involved priority nets 25
#Maximum src to sink distance for priority net 171.3
#Average of max src_to_sink distance for priority net 86.0
#Average of ave src_to_sink distance for priority net 40.5
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 101.06 (MB)
#Total memory = 2393.82 (MB)
#Peak memory = 2759.93 (MB)
#
#Finished global routing on Sat Mar 18 01:18:09 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2319.89 (MB), peak = 2759.93 (MB)
#Start Track Assignment.
#Done with 416 horizontal wires in 2 hboxes and 239 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 748
#Total wire length = 1294619 um.
#Total half perimeter of net bounding box = 1043950 um.
#Total wire length on LAYER M1 = 20380 um.
#Total wire length on LAYER M2 = 409804 um.
#Total wire length on LAYER M3 = 490054 um.
#Total wire length on LAYER M4 = 298999 um.
#Total wire length on LAYER M5 = 61217 um.
#Total wire length on LAYER M6 = 7358 um.
#Total wire length on LAYER M7 = 2675 um.
#Total wire length on LAYER M8 = 4132 um.
#Total number of vias = 450909
#Total number of multi-cut vias = 295112 ( 65.4%)
#Total number of single cut vias = 155797 ( 34.6%)
#Up-Via Summary (total 450909):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            154116 ( 69.3%)     68421 ( 30.7%)     222537
# M2              1605 (  0.9%)    172152 ( 99.1%)     173757
# M3                35 (  0.1%)     49344 ( 99.9%)      49379
# M4                13 (  0.3%)      4222 ( 99.7%)       4235
# M5                 8 (  1.4%)       571 ( 98.6%)        579
# M6                11 (  4.8%)       217 ( 95.2%)        228
# M7                 9 (  4.6%)       185 ( 95.4%)        194
#-----------------------------------------------------------
#               155797 ( 34.6%)    295112 ( 65.4%)     450909 
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2427.02 (MB), peak = 2759.93 (MB)
#
#number of short segments in preferred routing layers
#	M3        M7        M8        Total 
#	2         5         3         10        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = 154.74 (MB)
#Total memory = 2428.32 (MB)
#Peak memory = 2759.93 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 22.9% of the total area was rechecked for DRC, and 47.1% required routing.
#   number of violations = 186
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1           17        4       12        7        0       40
#	M2           15       10      114        0        5      144
#	M3            1        0        1        0        0        2
#	Totals       33       14      127        7        5      186
#5440 out of 60627 instances (9.0%) need to be verified(marked ipoed), dirty area = 2.7%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 186
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1           17        4       12        7        0       40
#	M2           15       10      114        0        5      144
#	M3            1        0        1        0        0        2
#	Totals       33       14      127        7        5      186
#cpu time = 00:02:26, elapsed time = 00:02:26, memory = 2449.80 (MB), peak = 2759.93 (MB)
#start 1st optimization iteration ...
#   number of violations = 11
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            8        1        0        9
#	M2            0        0        2        2
#	Totals        8        1        2       11
#    number of process antenna violations = 2
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2520.64 (MB), peak = 2759.93 (MB)
#start 2nd optimization iteration ...
#   number of violations = 11
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            8        1        0        9
#	M2            0        0        2        2
#	Totals        8        1        2       11
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2520.98 (MB), peak = 2759.93 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2522.61 (MB), peak = 2759.93 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 748
#Total wire length = 1293703 um.
#Total half perimeter of net bounding box = 1043950 um.
#Total wire length on LAYER M1 = 20320 um.
#Total wire length on LAYER M2 = 408058 um.
#Total wire length on LAYER M3 = 490187 um.
#Total wire length on LAYER M4 = 299719 um.
#Total wire length on LAYER M5 = 61265 um.
#Total wire length on LAYER M6 = 7368 um.
#Total wire length on LAYER M7 = 2661 um.
#Total wire length on LAYER M8 = 4125 um.
#Total number of vias = 455018
#Total number of multi-cut vias = 286499 ( 63.0%)
#Total number of single cut vias = 168519 ( 37.0%)
#Up-Via Summary (total 455018):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158651 ( 71.0%)     64672 ( 29.0%)     223323
# M2              8524 (  4.8%)    167925 ( 95.2%)     176449
# M3              1211 (  2.4%)     48791 ( 97.6%)      50002
# M4               103 (  2.4%)      4150 ( 97.6%)       4253
# M5                 4 (  0.7%)       575 ( 99.3%)        579
# M6                18 (  8.0%)       206 ( 92.0%)        224
# M7                 8 (  4.3%)       180 ( 95.7%)        188
#-----------------------------------------------------------
#               168519 ( 37.0%)    286499 ( 63.0%)     455018 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:42
#Elapsed time = 00:02:42
#Increased memory = -99.70 (MB)
#Total memory = 2328.76 (MB)
#Peak memory = 2759.93 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2330.30 (MB), peak = 2759.93 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 748
#Total wire length = 1293703 um.
#Total half perimeter of net bounding box = 1043950 um.
#Total wire length on LAYER M1 = 20320 um.
#Total wire length on LAYER M2 = 408058 um.
#Total wire length on LAYER M3 = 490187 um.
#Total wire length on LAYER M4 = 299719 um.
#Total wire length on LAYER M5 = 61265 um.
#Total wire length on LAYER M6 = 7368 um.
#Total wire length on LAYER M7 = 2661 um.
#Total wire length on LAYER M8 = 4125 um.
#Total number of vias = 455018
#Total number of multi-cut vias = 286499 ( 63.0%)
#Total number of single cut vias = 168519 ( 37.0%)
#Up-Via Summary (total 455018):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158651 ( 71.0%)     64672 ( 29.0%)     223323
# M2              8524 (  4.8%)    167925 ( 95.2%)     176449
# M3              1211 (  2.4%)     48791 ( 97.6%)      50002
# M4               103 (  2.4%)      4150 ( 97.6%)       4253
# M5                 4 (  0.7%)       575 ( 99.3%)        579
# M6                18 (  8.0%)       206 ( 92.0%)        224
# M7                 8 (  4.3%)       180 ( 95.7%)        188
#-----------------------------------------------------------
#               168519 ( 37.0%)    286499 ( 63.0%)     455018 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 2
#
#
#Total number of nets with non-default rule or having extra spacing = 748
#Total wire length = 1293703 um.
#Total half perimeter of net bounding box = 1043950 um.
#Total wire length on LAYER M1 = 20320 um.
#Total wire length on LAYER M2 = 408058 um.
#Total wire length on LAYER M3 = 490187 um.
#Total wire length on LAYER M4 = 299719 um.
#Total wire length on LAYER M5 = 61265 um.
#Total wire length on LAYER M6 = 7368 um.
#Total wire length on LAYER M7 = 2661 um.
#Total wire length on LAYER M8 = 4125 um.
#Total number of vias = 455018
#Total number of multi-cut vias = 286499 ( 63.0%)
#Total number of single cut vias = 168519 ( 37.0%)
#Up-Via Summary (total 455018):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158651 ( 71.0%)     64672 ( 29.0%)     223323
# M2              8524 (  4.8%)    167925 ( 95.2%)     176449
# M3              1211 (  2.4%)     48791 ( 97.6%)      50002
# M4               103 (  2.4%)      4150 ( 97.6%)       4253
# M5                 4 (  0.7%)       575 ( 99.3%)        579
# M6                18 (  8.0%)       206 ( 92.0%)        224
# M7                 8 (  4.3%)       180 ( 95.7%)        188
#-----------------------------------------------------------
#               168519 ( 37.0%)    286499 ( 63.0%)     455018 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 2
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar 18 01:21:11 2023
#
#
#Start Post Route Wire Spread.
#Done with 1265 horizontal wires in 4 hboxes and 898 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 748
#Total wire length = 1294162 um.
#Total half perimeter of net bounding box = 1043950 um.
#Total wire length on LAYER M1 = 20321 um.
#Total wire length on LAYER M2 = 408178 um.
#Total wire length on LAYER M3 = 490441 um.
#Total wire length on LAYER M4 = 299802 um.
#Total wire length on LAYER M5 = 61267 um.
#Total wire length on LAYER M6 = 7368 um.
#Total wire length on LAYER M7 = 2661 um.
#Total wire length on LAYER M8 = 4125 um.
#Total number of vias = 455018
#Total number of multi-cut vias = 286499 ( 63.0%)
#Total number of single cut vias = 168519 ( 37.0%)
#Up-Via Summary (total 455018):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158651 ( 71.0%)     64672 ( 29.0%)     223323
# M2              8524 (  4.8%)    167925 ( 95.2%)     176449
# M3              1211 (  2.4%)     48791 ( 97.6%)      50002
# M4               103 (  2.4%)      4150 ( 97.6%)       4253
# M5                 4 (  0.7%)       575 ( 99.3%)        579
# M6                18 (  8.0%)       206 ( 92.0%)        224
# M7                 8 (  4.3%)       180 ( 95.7%)        188
#-----------------------------------------------------------
#               168519 ( 37.0%)    286499 ( 63.0%)     455018 
#
#   number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 2412.47 (MB), peak = 2759.93 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 2
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 748
#Total wire length = 1294162 um.
#Total half perimeter of net bounding box = 1043950 um.
#Total wire length on LAYER M1 = 20321 um.
#Total wire length on LAYER M2 = 408178 um.
#Total wire length on LAYER M3 = 490441 um.
#Total wire length on LAYER M4 = 299802 um.
#Total wire length on LAYER M5 = 61267 um.
#Total wire length on LAYER M6 = 7368 um.
#Total wire length on LAYER M7 = 2661 um.
#Total wire length on LAYER M8 = 4125 um.
#Total number of vias = 455018
#Total number of multi-cut vias = 286499 ( 63.0%)
#Total number of single cut vias = 168519 ( 37.0%)
#Up-Via Summary (total 455018):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158651 ( 71.0%)     64672 ( 29.0%)     223323
# M2              8524 (  4.8%)    167925 ( 95.2%)     176449
# M3              1211 (  2.4%)     48791 ( 97.6%)      50002
# M4               103 (  2.4%)      4150 ( 97.6%)       4253
# M5                 4 (  0.7%)       575 ( 99.3%)        579
# M6                18 (  8.0%)       206 ( 92.0%)        224
# M7                 8 (  4.3%)       180 ( 95.7%)        188
#-----------------------------------------------------------
#               168519 ( 37.0%)    286499 ( 63.0%)     455018 
#
#detailRoute Statistics:
#Cpu time = 00:03:06
#Elapsed time = 00:03:06
#Increased memory = -100.80 (MB)
#Total memory = 2327.67 (MB)
#Peak memory = 2759.93 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:03:43
#Elapsed time = 00:03:43
#Increased memory = -210.86 (MB)
#Total memory = 2262.23 (MB)
#Peak memory = 2759.93 (MB)
#Number of warnings = 21
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 18 01:21:29 2023
#
**optDesign ... cpu = 0:11:57, real = 0:11:56, mem = 2209.0M, totSessionCpu=2:07:04 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60627 and nets=62573 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9957_ieng6-ece-04.ucsd.edu_rkarki_1rBDy7/fullchip_9957_9w1vzF.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2773.4M)
Extracted 10.0003% (CPU Time= 0:00:02.6  MEM= 2847.6M)
Extracted 20.0003% (CPU Time= 0:00:03.2  MEM= 2847.6M)
Extracted 30.0003% (CPU Time= 0:00:03.9  MEM= 2847.6M)
Extracted 40.0003% (CPU Time= 0:00:04.8  MEM= 2851.6M)
Extracted 50.0002% (CPU Time= 0:00:07.2  MEM= 2851.6M)
Extracted 60.0002% (CPU Time= 0:00:07.8  MEM= 2851.6M)
Extracted 70.0002% (CPU Time= 0:00:08.4  MEM= 2851.6M)
Extracted 80.0002% (CPU Time= 0:00:09.1  MEM= 2851.6M)
Extracted 90.0002% (CPU Time= 0:00:10.1  MEM= 2851.6M)
Extracted 100% (CPU Time= 0:00:12.5  MEM= 2851.6M)
Number of Extracted Resistors     : 1165495
Number of Extracted Ground Cap.   : 1147572
Number of Extracted Coupling Cap. : 1862808
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2820.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.3  Real Time: 0:00:16.0  MEM: 2818.344M)
**optDesign ... cpu = 0:12:14, real = 0:12:12, mem = 2206.6M, totSessionCpu=2:07:21 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2782.15)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 62340
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 62573,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2841.44 CPU=0:00:17.0 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=2841.44 CPU=0:00:19.7 REAL=0:00:20.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2841.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2841.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2801.56)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62340. 
Total number of fetched objects 62340
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 62573,  9.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2807.71 CPU=0:00:04.7 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2807.71 CPU=0:00:05.0 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:38.5 real=0:00:38.0 totSessionCpu=2:08:00 mem=2807.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=2807.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=2807.7M
** Profile ** Overall slacks :  cpu=0:00:01.8, mem=2807.7M
** Profile ** DRVs :  cpu=0:00:01.4, mem=2823.0M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.007  | -0.004  |  0.000  | -0.007  |
|           TNS (ns):| -0.025  | -0.008  |  0.000  | -0.018  |
|    Violating Paths:|    8    |    2    |    0    |    6    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.041%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2823.0M
**optDesign ... cpu = 0:12:56, real = 0:12:54, mem = 2350.7M, totSessionCpu=2:08:04 **
**optDesign ... cpu = 0:12:56, real = 0:12:54, mem = 2350.7M, totSessionCpu=2:08:04 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.007
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
Info: 343 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:08:04.3/2:08:12.1 (1.0), mem = 2785.0M
(I,S,L,T): WC_VIEW: 152.724, 43.3137, 2.0681, 198.106
*info: 343 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.007 TNS Slack -0.025 Density 60.04
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.007|-0.018|
|reg2cgate | 0.001| 0.000|
|reg2reg   |-0.004|-0.008|
|HEPG      |-0.004|-0.008|
|All Paths |-0.007|-0.025|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.004|   -0.007|  -0.008|   -0.025|    60.04%|   0:00:00.0| 2940.4M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
|  -0.004|   -0.007|  -0.008|   -0.025|    60.04%|   0:00:00.0| 2940.4M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2940.4M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:01.0 mem=2940.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.007|-0.018|
|reg2cgate | 0.001| 0.000|
|reg2reg   |-0.004|-0.008|
|HEPG      |-0.004|-0.008|
|All Paths |-0.007|-0.025|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.007|-0.018|
|reg2cgate | 0.001| 0.000|
|reg2reg   |-0.004|-0.008|
|HEPG      |-0.004|-0.008|
|All Paths |-0.007|-0.025|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 343 constrained nets 
Layer 7 has 50 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=2940.4M) ***
(I,S,L,T): WC_VIEW: 152.724, 43.3137, 2.0681, 198.106
*** SetupOpt [finish] : cpu/real = 0:00:15.6/0:00:15.6 (1.0), totSession cpu/real = 2:08:19.9/2:08:27.8 (1.0), mem = 2921.3M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:13:12, real = 0:13:10, mem = 2562.5M, totSessionCpu=2:08:20 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=2875.02M, totSessionCpu=2:08:22).
**optDesign ... cpu = 0:13:14, real = 0:13:12, mem = 2556.9M, totSessionCpu=2:08:22 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.
Load RC corner of view WC_VIEW

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2557.93MB/4069.67MB/2759.13MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2557.93MB/4069.67MB/2759.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2557.93MB/4069.67MB/2759.13MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 01:22:51 (2023-Mar-18 08:22:51 GMT)
2023-Mar-18 01:22:51 (2023-Mar-18 08:22:51 GMT): 10%
2023-Mar-18 01:22:51 (2023-Mar-18 08:22:51 GMT): 20%
2023-Mar-18 01:22:51 (2023-Mar-18 08:22:51 GMT): 30%
2023-Mar-18 01:22:51 (2023-Mar-18 08:22:51 GMT): 40%
2023-Mar-18 01:22:51 (2023-Mar-18 08:22:51 GMT): 50%
2023-Mar-18 01:22:51 (2023-Mar-18 08:22:51 GMT): 60%
2023-Mar-18 01:22:51 (2023-Mar-18 08:22:51 GMT): 70%
2023-Mar-18 01:22:51 (2023-Mar-18 08:22:51 GMT): 80%
2023-Mar-18 01:22:51 (2023-Mar-18 08:22:51 GMT): 90%

Finished Levelizing
2023-Mar-18 01:22:51 (2023-Mar-18 08:22:51 GMT)

Starting Activity Propagation
2023-Mar-18 01:22:51 (2023-Mar-18 08:22:51 GMT)
2023-Mar-18 01:22:52 (2023-Mar-18 08:22:52 GMT): 10%
2023-Mar-18 01:22:52 (2023-Mar-18 08:22:52 GMT): 20%

Finished Activity Propagation
2023-Mar-18 01:22:53 (2023-Mar-18 08:22:53 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=2560.51MB/4070.93MB/2759.13MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 01:22:54 (2023-Mar-18 08:22:54 GMT)
 ... Calculating switching power
2023-Mar-18 01:22:54 (2023-Mar-18 08:22:54 GMT): 10%
2023-Mar-18 01:22:54 (2023-Mar-18 08:22:54 GMT): 20%
2023-Mar-18 01:22:54 (2023-Mar-18 08:22:54 GMT): 30%
2023-Mar-18 01:22:54 (2023-Mar-18 08:22:54 GMT): 40%
2023-Mar-18 01:22:54 (2023-Mar-18 08:22:54 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 01:22:55 (2023-Mar-18 08:22:55 GMT): 60%
2023-Mar-18 01:22:55 (2023-Mar-18 08:22:55 GMT): 70%
2023-Mar-18 01:22:56 (2023-Mar-18 08:22:56 GMT): 80%
2023-Mar-18 01:22:57 (2023-Mar-18 08:22:57 GMT): 90%

Finished Calculating power
2023-Mar-18 01:22:58 (2023-Mar-18 08:22:58 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:04, mem(process/total/peak)=2560.85MB/4070.93MB/2759.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2560.85MB/4070.93MB/2759.13MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=2560.85MB/4070.93MB/2759.13MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2560.85MB/4070.93MB/2759.13MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 01:22:58 (2023-Mar-18 08:22:58 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*       Power View : WC_VIEW
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      157.87028212 	   70.9203%
Total Switching Power:      62.54902506 	   28.0990%
Total Leakage Power:         2.18297696 	    0.9807%
Total Power:               222.60228385
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         122.5         5.6       1.225       129.3       58.08
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   6.545e-07
Combinational                      28.78       37.71      0.8945       67.39       30.27
Clock (Combinational)              6.616       19.24     0.06325       25.91       11.64
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              157.9       62.55       2.183       222.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      157.9       62.55       2.183       222.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                3.43       9.587     0.03216       13.05       5.862
clk1                               3.186       9.648     0.03109       12.87        5.78
-----------------------------------------------------------------------------------------
Total                              6.616       19.24     0.06325       25.91       11.64
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Total leakage power = 2.18298 mW
Cell usage statistics:  
Library tcbn65gpluswc , 60627 cells ( 100.000000%) , 2.18298 mW ( 100.000000%  ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2575.77MB/4083.18MB/2759.13MB)


Output file is ./timingReports/fullchip_postRoute.power
**optDesign ... cpu = 0:13:29, real = 0:13:26, mem = 2552.2M, totSessionCpu=2:08:36 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:13:29, real = 0:13:27, mem = 2549.1M, totSessionCpu=2:08:36 **
** Profile ** Start :  cpu=0:00:00.0, mem=2877.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=2877.5M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 62340
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 62573,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:16.1 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:18.2 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 62340. 
Total number of fetched objects 62340
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 62573,  0.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:30.4 real=0:00:31.0 totSessionCpu=0:02:34 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:32.4, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:35.9/0:00:35.8 (1.0), mem = 0.0M
_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:37.0, mem=2887.6M
** Profile ** Total reports :  cpu=0:00:00.5, mem=2879.6M
** Profile ** DRVs :  cpu=0:00:02.9, mem=2877.6M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.007  | -0.004  |  0.000  | -0.007  |
|           TNS (ns):| -0.025  | -0.008  |  0.000  | -0.018  |
|    Violating Paths:|    8    |    2    |    0    |    6    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.036  |  0.170  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.041%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2877.6M
**optDesign ... cpu = 0:14:10, real = 0:14:09, mem = 2535.2M, totSessionCpu=2:09:17 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2457.8M, totSessionCpu=2:09:17 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-18 01:23:53 (2023-Mar-18 08:23:53 GMT)
2023-Mar-18 01:23:54 (2023-Mar-18 08:23:54 GMT): 10%
2023-Mar-18 01:23:54 (2023-Mar-18 08:23:54 GMT): 20%

Finished Activity Propagation
2023-Mar-18 01:23:55 (2023-Mar-18 08:23:55 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 2526.1M, totSessionCpu=2:09:36 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2872.2M, init mem=2872.2M)
*info: Placed = 60627          (Fixed = 260)
*info: Unplaced = 0           
Placement Density:60.04%(301125/501528)
Placement Density (including fixed std cells):60.04%(301125/501528)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=2866.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 60627

Instance distribution across the VT partitions:

 LVT : inst = 12945 (21.4%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 12945 (21.4%)

 HVT : inst = 47682 (78.6%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 47682 (78.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60627 and nets=62573 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9957_ieng6-ece-04.ucsd.edu_rkarki_1rBDy7/fullchip_9957_9w1vzF.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2847.2M)
Extracted 10.0003% (CPU Time= 0:00:02.7  MEM= 2921.3M)
Extracted 20.0003% (CPU Time= 0:00:03.3  MEM= 2921.3M)
Extracted 30.0003% (CPU Time= 0:00:03.8  MEM= 2921.3M)
Extracted 40.0003% (CPU Time= 0:00:04.7  MEM= 2925.3M)
Extracted 50.0002% (CPU Time= 0:00:07.2  MEM= 2925.3M)
Extracted 60.0002% (CPU Time= 0:00:07.8  MEM= 2925.3M)
Extracted 70.0002% (CPU Time= 0:00:08.5  MEM= 2925.3M)
Extracted 80.0002% (CPU Time= 0:00:09.1  MEM= 2925.3M)
Extracted 90.0002% (CPU Time= 0:00:10.1  MEM= 2925.3M)
Extracted 100% (CPU Time= 0:00:12.7  MEM= 2925.3M)
Number of Extracted Resistors     : 1165495
Number of Extracted Ground Cap.   : 1147572
Number of Extracted Coupling Cap. : 1862808
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2894.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.4  Real Time: 0:00:16.0  MEM: 2894.070M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2874.34)
Total number of fetched objects 62340
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 62573,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2924.1 CPU=0:00:17.5 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=2924.1 CPU=0:00:19.2 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2924.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2924.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2852.21)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62340. 
Total number of fetched objects 62340
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 62573,  9.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2858.37 CPU=0:00:04.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2858.37 CPU=0:00:05.1 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:37.0 real=0:00:36.0 totSessionCpu=2:10:34 mem=2858.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=2858.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=2858.4M
** Profile ** Overall slacks :  cpu=0:00:01.8, mem=2858.4M
** Profile ** DRVs :  cpu=0:00:01.5, mem=2873.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.007  | -0.004  |  0.000  | -0.007  |
|           TNS (ns):| -0.025  | -0.008  |  0.000  | -0.018  |
|    Violating Paths:|    8    |    2    |    0    |    6    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.041%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2873.6M
**optDesign ... cpu = 0:01:20, real = 0:01:18, mem = 2388.2M, totSessionCpu=2:10:38 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       343 (unrouted=0, trialRouted=0, noStatus=0, routed=343, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62230 (unrouted=260, trialRouted=0, noStatus=0, routed=61970, fixed=0, [crossesIlmBoundary=0, tooFewTerms=260, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 341 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 501527.520um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------
    Cell       Instance count    Source         Eligible library cells
    ------------------------------------------------------------------
    AN2D4            10          library set    {AN2D4 CKAN2D1}
    CKAN2D1          14          library set    {CKAN2D1}
    ------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       10264
      Delay constrained sinks:     10264
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       10264
      Delay constrained sinks:     10264
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 10264 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.0)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock DAG stats PRO initial state:
    cell counts      : b=311, i=6, icg=0, nicg=0, l=24, total=341
    cell areas       : b=2728.800um^2, i=47.520um^2, icg=0.000um^2, nicg=0.000um^2, l=73.440um^2, total=2849.760um^2
    cell capacitance : b=1.486pF, i=0.099pF, icg=0.000pF, nicg=0.000pF, l=0.032pF, total=1.617pF
    sink capacitance : count=20528, total=18.424pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.418pF, leaf=12.980pF, total=14.398pF
    wire lengths     : top=0.000um, trunk=10854.265um, leaf=79239.400um, total=90093.665um
    hp wire lengths  : top=0.000um, trunk=8672.600um, leaf=22917.200um, total=31589.800um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=124 avg=0.042ns sd=0.024ns min=0.010ns max=0.094ns {90 <= 0.063ns, 27 <= 0.084ns, 7 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=219 avg=0.090ns sd=0.006ns min=0.068ns max=0.103ns {0 <= 0.063ns, 32 <= 0.084ns, 153 <= 0.094ns, 30 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 15 CKBD16: 221 CKBD12: 25 CKBD8: 7 BUFFD6: 1 CKBD6: 7 BUFFD4: 1 CKBD4: 2 BUFFD3: 2 CKBD3: 6 CKBD2: 10 BUFFD1: 10 CKBD1: 3 BUFFD0: 1 
     Invs: INVD16: 2 CKND16: 4 
   Logics: AN2D4: 10 CKAN2D1: 14 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.262, max=0.436, avg=0.362, sd=0.051], skew [0.173 vs 0.057*], 49.6% {0.383, 0.436} (wid=0.043 ws=0.035) (gid=0.420 gs=0.192)
    skew_group clk2/CON: insertion delay [min=0.285, max=0.508, avg=0.424, sd=0.063], skew [0.222 vs 0.057*], 33.4% {0.394, 0.451} (wid=0.045 ws=0.029) (gid=0.473 gs=0.221)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:01.7 real=0:00:01.7)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 343, tested: 343, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=311, i=6, icg=0, nicg=0, l=24, total=341
    cell areas       : b=2728.800um^2, i=47.520um^2, icg=0.000um^2, nicg=0.000um^2, l=73.440um^2, total=2849.760um^2
    cell capacitance : b=1.486pF, i=0.099pF, icg=0.000pF, nicg=0.000pF, l=0.032pF, total=1.617pF
    sink capacitance : count=20528, total=18.424pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.418pF, leaf=12.980pF, total=14.398pF
    wire lengths     : top=0.000um, trunk=10854.265um, leaf=79239.400um, total=90093.665um
    hp wire lengths  : top=0.000um, trunk=8672.600um, leaf=22917.200um, total=31589.800um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=124 avg=0.042ns sd=0.024ns min=0.010ns max=0.094ns {90 <= 0.063ns, 27 <= 0.084ns, 7 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=219 avg=0.090ns sd=0.006ns min=0.068ns max=0.103ns {0 <= 0.063ns, 32 <= 0.084ns, 153 <= 0.094ns, 30 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 15 CKBD16: 221 CKBD12: 25 CKBD8: 7 BUFFD6: 1 CKBD6: 7 BUFFD4: 1 CKBD4: 2 BUFFD3: 2 CKBD3: 6 CKBD2: 10 BUFFD1: 10 CKBD1: 3 BUFFD0: 1 
     Invs: INVD16: 2 CKND16: 4 
   Logics: AN2D4: 10 CKAN2D1: 14 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.262, max=0.436, avg=0.362, sd=0.051], skew [0.173 vs 0.057*], 49.6% {0.383, 0.436} (wid=0.043 ws=0.035) (gid=0.420 gs=0.192)
    skew_group clk2/CON: insertion delay [min=0.285, max=0.508, avg=0.424, sd=0.063], skew [0.222 vs 0.057*], 33.4% {0.394, 0.451} (wid=0.045 ws=0.029) (gid=0.473 gs=0.221)
  Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock DAG stats PRO final:
    cell counts      : b=311, i=6, icg=0, nicg=0, l=24, total=341
    cell areas       : b=2728.800um^2, i=47.520um^2, icg=0.000um^2, nicg=0.000um^2, l=73.440um^2, total=2849.760um^2
    cell capacitance : b=1.486pF, i=0.099pF, icg=0.000pF, nicg=0.000pF, l=0.032pF, total=1.617pF
    sink capacitance : count=20528, total=18.424pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.418pF, leaf=12.980pF, total=14.398pF
    wire lengths     : top=0.000um, trunk=10854.265um, leaf=79239.400um, total=90093.665um
    hp wire lengths  : top=0.000um, trunk=8672.600um, leaf=22917.200um, total=31589.800um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=124 avg=0.042ns sd=0.024ns min=0.010ns max=0.094ns {90 <= 0.063ns, 27 <= 0.084ns, 7 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=219 avg=0.090ns sd=0.006ns min=0.068ns max=0.103ns {0 <= 0.063ns, 32 <= 0.084ns, 153 <= 0.094ns, 30 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 15 CKBD16: 221 CKBD12: 25 CKBD8: 7 BUFFD6: 1 CKBD6: 7 BUFFD4: 1 CKBD4: 2 BUFFD3: 2 CKBD3: 6 CKBD2: 10 BUFFD1: 10 CKBD1: 3 BUFFD0: 1 
     Invs: INVD16: 2 CKND16: 4 
   Logics: AN2D4: 10 CKAN2D1: 14 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.262, max=0.436, avg=0.362, sd=0.051], skew [0.173 vs 0.057*], 49.6% {0.383, 0.436} (wid=0.043 ws=0.035) (gid=0.420 gs=0.192)
    skew_group clk2/CON: insertion delay [min=0.285, max=0.508, avg=0.424, sd=0.063], skew [0.222 vs 0.057*], 33.4% {0.394, 0.451} (wid=0.045 ws=0.029) (gid=0.473 gs=0.221)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       343 (unrouted=0, trialRouted=0, noStatus=0, routed=343, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62230 (unrouted=260, trialRouted=0, noStatus=0, routed=61970, fixed=0, [crossesIlmBoundary=0, tooFewTerms=260, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:09.4 real=0:00:09.4)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
**INFO: Start fixing DRV (Mem = 2844.66M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
Info: 343 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:10:55.8/2:11:03.7 (1.0), mem = 2844.7M
(I,S,L,T): WC_VIEW: 152.724, 43.3137, 2.0681, 198.106
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|  60.04|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|  60.04| 0:00:00.0|  3000.1M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 343 constrained nets 
Layer 7 has 50 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=3000.1M) ***

(I,S,L,T): WC_VIEW: 152.724, 43.3137, 2.0681, 198.106
*** DrvOpt [finish] : cpu/real = 0:00:11.7/0:00:11.7 (1.0), totSession cpu/real = 2:11:07.5/2:11:15.4 (1.0), mem = 2981.0M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:50, real = 0:01:48, mem = 2567.5M, totSessionCpu=2:11:08 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:12, Mem = 2924.97M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2925.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=2925.0M
** Profile ** Overall slacks :  cpu=0:00:01.8, mem=2935.0M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2935.0M

------------------------------------------------------------
     SI Timing Summary (cpu=0.20min real=0.20min mem=2925.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.007  | -0.004  |  0.001  | -0.007  |
|           TNS (ns):| -0.026  | -0.008  |  0.000  | -0.018  |
|    Violating Paths:|    8    |    2    |    0    |    6    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.041%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2935.0M
**optDesign ... cpu = 0:01:53, real = 0:01:51, mem = 2554.9M, totSessionCpu=2:11:11 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:56, real = 0:01:54, mem = 2509.9M, totSessionCpu=2:11:13 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2911.17M, totSessionCpu=2:11:15).
**optDesign ... cpu = 0:01:57, real = 0:01:55, mem = 2510.2M, totSessionCpu=2:11:15 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=2911.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=2911.2M
** Profile ** Overall slacks :  cpu=0:00:01.8, mem=2921.2M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2921.2M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.007  | -0.004  |  0.001  | -0.007  |
|           TNS (ns):| -0.026  | -0.008  |  0.000  | -0.018  |
|    Violating Paths:|    8    |    2    |    0    |    6    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.041%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2921.2M
**optDesign ... cpu = 0:02:02, real = 0:02:00, mem = 2510.9M, totSessionCpu=2:11:19 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:11:20 mem=2911.2M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2925.0MB
Summary Report:
Instances move: 0 (out of 60367 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2925.0MB
*** Finished refinePlace (2:11:22 mem=2925.0M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sat Mar 18 01:25:46 2023
#
#num needed restored net=0
#need_extraction net=0 (total=62573)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Mar 18 01:25:50 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 62571 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2445.08 (MB), peak = 2759.93 (MB)
#Merging special wires: starts on Sat Mar 18 01:25:54 2023 with memory = 2446.66 (MB), peak = 2759.93 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.7 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat Mar 18 01:25:55 2023
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 8.36 (MB)
#Total memory = 2447.41 (MB)
#Peak memory = 2759.93 (MB)
#
#
#Start global routing on Sat Mar 18 01:25:55 2023
#
#
#Start global routing initialization on Sat Mar 18 01:25:55 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 8.38 (MB)
#Total memory = 2447.42 (MB)
#Peak memory = 2759.93 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2453.38 (MB), peak = 2759.93 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 748
#Total wire length = 1294162 um.
#Total half perimeter of net bounding box = 1043950 um.
#Total wire length on LAYER M1 = 20321 um.
#Total wire length on LAYER M2 = 408178 um.
#Total wire length on LAYER M3 = 490441 um.
#Total wire length on LAYER M4 = 299802 um.
#Total wire length on LAYER M5 = 61267 um.
#Total wire length on LAYER M6 = 7368 um.
#Total wire length on LAYER M7 = 2661 um.
#Total wire length on LAYER M8 = 4125 um.
#Total number of vias = 455018
#Total number of multi-cut vias = 286499 ( 63.0%)
#Total number of single cut vias = 168519 ( 37.0%)
#Up-Via Summary (total 455018):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158651 ( 71.0%)     64672 ( 29.0%)     223323
# M2              8524 (  4.8%)    167925 ( 95.2%)     176449
# M3              1211 (  2.4%)     48791 ( 97.6%)      50002
# M4               103 (  2.4%)      4150 ( 97.6%)       4253
# M5                 4 (  0.7%)       575 ( 99.3%)        579
# M6                18 (  8.0%)       206 ( 92.0%)        224
# M7                 8 (  4.3%)       180 ( 95.7%)        188
#-----------------------------------------------------------
#               168519 ( 37.0%)    286499 ( 63.0%)     455018 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 4.48 (MB)
#Total memory = 2451.90 (MB)
#Peak memory = 2759.93 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2459.34 (MB), peak = 2759.93 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 748
#Total wire length = 1294162 um.
#Total half perimeter of net bounding box = 1043950 um.
#Total wire length on LAYER M1 = 20321 um.
#Total wire length on LAYER M2 = 408178 um.
#Total wire length on LAYER M3 = 490441 um.
#Total wire length on LAYER M4 = 299802 um.
#Total wire length on LAYER M5 = 61267 um.
#Total wire length on LAYER M6 = 7368 um.
#Total wire length on LAYER M7 = 2661 um.
#Total wire length on LAYER M8 = 4125 um.
#Total number of vias = 455018
#Total number of multi-cut vias = 286499 ( 63.0%)
#Total number of single cut vias = 168519 ( 37.0%)
#Up-Via Summary (total 455018):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158651 ( 71.0%)     64672 ( 29.0%)     223323
# M2              8524 (  4.8%)    167925 ( 95.2%)     176449
# M3              1211 (  2.4%)     48791 ( 97.6%)      50002
# M4               103 (  2.4%)      4150 ( 97.6%)       4253
# M5                 4 (  0.7%)       575 ( 99.3%)        579
# M6                18 (  8.0%)       206 ( 92.0%)        224
# M7                 8 (  4.3%)       180 ( 95.7%)        188
#-----------------------------------------------------------
#               168519 ( 37.0%)    286499 ( 63.0%)     455018 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 2
#
#
#Total number of nets with non-default rule or having extra spacing = 748
#Total wire length = 1294162 um.
#Total half perimeter of net bounding box = 1043950 um.
#Total wire length on LAYER M1 = 20321 um.
#Total wire length on LAYER M2 = 408178 um.
#Total wire length on LAYER M3 = 490441 um.
#Total wire length on LAYER M4 = 299802 um.
#Total wire length on LAYER M5 = 61267 um.
#Total wire length on LAYER M6 = 7368 um.
#Total wire length on LAYER M7 = 2661 um.
#Total wire length on LAYER M8 = 4125 um.
#Total number of vias = 455018
#Total number of multi-cut vias = 286499 ( 63.0%)
#Total number of single cut vias = 168519 ( 37.0%)
#Up-Via Summary (total 455018):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158651 ( 71.0%)     64672 ( 29.0%)     223323
# M2              8524 (  4.8%)    167925 ( 95.2%)     176449
# M3              1211 (  2.4%)     48791 ( 97.6%)      50002
# M4               103 (  2.4%)      4150 ( 97.6%)       4253
# M5                 4 (  0.7%)       575 ( 99.3%)        579
# M6                18 (  8.0%)       206 ( 92.0%)        224
# M7                 8 (  4.3%)       180 ( 95.7%)        188
#-----------------------------------------------------------
#               168519 ( 37.0%)    286499 ( 63.0%)     455018 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 2
#
#detailRoute Statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 12.42 (MB)
#Total memory = 2459.84 (MB)
#Peak memory = 2759.93 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = -114.53 (MB)
#Total memory = 2428.53 (MB)
#Peak memory = 2759.93 (MB)
#Number of warnings = 1
#Total number of warnings = 31
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 18 01:26:14 2023
#
**optDesign ... cpu = 0:02:34, real = 0:02:31, mem = 2425.7M, totSessionCpu=2:11:51 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60627 and nets=62573 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9957_ieng6-ece-04.ucsd.edu_rkarki_1rBDy7/fullchip_9957_9w1vzF.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2911.3M)
Extracted 10.0003% (CPU Time= 0:00:02.6  MEM= 2985.4M)
Extracted 20.0003% (CPU Time= 0:00:03.2  MEM= 2985.4M)
Extracted 30.0002% (CPU Time= 0:00:03.7  MEM= 2985.4M)
Extracted 40.0002% (CPU Time= 0:00:04.6  MEM= 2989.4M)
Extracted 50.0003% (CPU Time= 0:00:07.1  MEM= 2989.4M)
Extracted 60.0003% (CPU Time= 0:00:07.6  MEM= 2989.4M)
Extracted 70.0003% (CPU Time= 0:00:08.3  MEM= 2989.4M)
Extracted 80.0002% (CPU Time= 0:00:08.9  MEM= 2989.4M)
Extracted 90.0002% (CPU Time= 0:00:09.9  MEM= 2989.4M)
Extracted 100% (CPU Time= 0:00:12.4  MEM= 2989.4M)
Number of Extracted Resistors     : 1163826
Number of Extracted Ground Cap.   : 1145903
Number of Extracted Coupling Cap. : 1858232
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2958.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.3  Real Time: 0:00:16.0  MEM: 2958.156M)
**optDesign ... cpu = 0:02:51, real = 0:02:48, mem = 2374.2M, totSessionCpu=2:12:09 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2899.23)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 62340
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 62573,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2958.53 CPU=0:00:17.7 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=2958.53 CPU=0:00:20.4 REAL=0:00:20.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2958.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2958.5M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2917.64)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62340. 
Total number of fetched objects 62340
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 62573,  9.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2923.8 CPU=0:00:04.8 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2923.8 CPU=0:00:05.1 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:39.6 real=0:00:39.0 totSessionCpu=2:12:48 mem=2923.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=2923.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=2923.8M
** Profile ** Overall slacks :  cpu=0:00:01.7, mem=2923.8M
** Profile ** DRVs :  cpu=0:00:01.5, mem=2939.1M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.007  | -0.004  |  0.000  | -0.007  |
|           TNS (ns):| -0.025  | -0.008  |  0.000  | -0.018  |
|    Violating Paths:|    8    |    2    |    0    |    6    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.041%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2939.1M
**optDesign ... cpu = 0:03:35, real = 0:03:31, mem = 2508.8M, totSessionCpu=2:12:52 **
**optDesign ... cpu = 0:03:35, real = 0:03:31, mem = 2508.8M, totSessionCpu=2:12:52 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:39, real = 0:03:35, mem = 2494.5M, totSessionCpu=2:12:56 **
** Profile ** Start :  cpu=0:00:00.0, mem=2901.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2901.1M
** Profile ** Overall slacks :  cpu=0:00:01.8, mem=2911.1M
** Profile ** Total reports :  cpu=0:00:00.5, mem=2903.1M
** Profile ** DRVs :  cpu=0:00:03.1, mem=2901.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.007  | -0.004  |  0.000  | -0.007  |
|           TNS (ns):| -0.025  | -0.008  |  0.000  | -0.018  |
|    Violating Paths:|    8    |    2    |    0    |    6    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.041%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2901.1M
**optDesign ... cpu = 0:03:45, real = 0:03:42, mem = 2489.1M, totSessionCpu=2:13:02 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2407.3M, totSessionCpu=2:13:02 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-18 01:27:36 (2023-Mar-18 08:27:36 GMT)
2023-Mar-18 01:27:36 (2023-Mar-18 08:27:36 GMT): 10%
2023-Mar-18 01:27:36 (2023-Mar-18 08:27:36 GMT): 20%
2023-Mar-18 01:27:36 (2023-Mar-18 08:27:36 GMT): 30%
2023-Mar-18 01:27:36 (2023-Mar-18 08:27:36 GMT): 40%
2023-Mar-18 01:27:36 (2023-Mar-18 08:27:36 GMT): 50%
2023-Mar-18 01:27:36 (2023-Mar-18 08:27:36 GMT): 60%
2023-Mar-18 01:27:36 (2023-Mar-18 08:27:36 GMT): 70%
2023-Mar-18 01:27:36 (2023-Mar-18 08:27:36 GMT): 80%
2023-Mar-18 01:27:36 (2023-Mar-18 08:27:36 GMT): 90%

Finished Levelizing
2023-Mar-18 01:27:36 (2023-Mar-18 08:27:36 GMT)

Starting Activity Propagation
2023-Mar-18 01:27:36 (2023-Mar-18 08:27:36 GMT)
2023-Mar-18 01:27:37 (2023-Mar-18 08:27:37 GMT): 10%
2023-Mar-18 01:27:38 (2023-Mar-18 08:27:38 GMT): 20%

Finished Activity Propagation
2023-Mar-18 01:27:39 (2023-Mar-18 08:27:39 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 2487.4M, totSessionCpu=2:13:22 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2905.7M, init mem=2905.7M)
*info: Placed = 60627          (Fixed = 260)
*info: Unplaced = 0           
Placement Density:60.04%(301125/501528)
Placement Density (including fixed std cells):60.04%(301125/501528)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=2899.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 60627

Instance distribution across the VT partitions:

 LVT : inst = 12945 (21.4%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 12945 (21.4%)

 HVT : inst = 47682 (78.6%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 47682 (78.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60627 and nets=62573 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9957_ieng6-ece-04.ucsd.edu_rkarki_1rBDy7/fullchip_9957_9w1vzF.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2893.7M)
Extracted 10.0003% (CPU Time= 0:00:02.7  MEM= 2967.9M)
Extracted 20.0003% (CPU Time= 0:00:03.3  MEM= 2967.9M)
Extracted 30.0002% (CPU Time= 0:00:03.8  MEM= 2967.9M)
Extracted 40.0002% (CPU Time= 0:00:04.7  MEM= 2971.9M)
Extracted 50.0003% (CPU Time= 0:00:07.2  MEM= 2971.9M)
Extracted 60.0003% (CPU Time= 0:00:07.8  MEM= 2971.9M)
Extracted 70.0003% (CPU Time= 0:00:08.5  MEM= 2971.9M)
Extracted 80.0002% (CPU Time= 0:00:09.1  MEM= 2971.9M)
Extracted 90.0002% (CPU Time= 0:00:10.1  MEM= 2971.9M)
Extracted 100% (CPU Time= 0:00:12.7  MEM= 2971.9M)
Number of Extracted Resistors     : 1163826
Number of Extracted Ground Cap.   : 1145903
Number of Extracted Coupling Cap. : 1858232
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2940.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.5  Real Time: 0:00:17.0  MEM: 2940.609M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 62340. 
Total number of fetched objects 62340
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:10.8 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:12.4 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:16.3 real=0:00:16.0 totSessionCpu=0:02:54 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:19.4 real=0:00:19.0 totSessionCpu=0:02:54 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:21.7/0:00:21.6 (1.0), mem = 0.0M
_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2920.88)
Total number of fetched objects 62340
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 62573,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2980.18 CPU=0:00:17.6 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=2980.18 CPU=0:00:19.3 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2980.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2980.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2897.29)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62340. 
Total number of fetched objects 62340
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 62573,  9.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2903.45 CPU=0:00:04.9 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2903.45 CPU=0:00:05.2 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:35.9 real=0:00:36.0 totSessionCpu=2:14:42 mem=2903.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=2903.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2903.4M
** Profile ** Overall slacks :  cpu=0:00:01.8, mem=2903.4M
** Profile ** DRVs :  cpu=0:00:01.5, mem=2918.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.007  | -0.004  |  0.000  | -0.007  |
|           TNS (ns):| -0.025  | -0.008  |  0.000  | -0.018  |
|    Violating Paths:|    8    |    2    |    0    |    6    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.041%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:44, real = 0:01:43, mem = 2475.8M, totSessionCpu=2:14:46 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -0.007
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow -skipLowEffortCategoryOptimization
Info: 343 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:14:52.4/2:14:58.7 (1.0), mem = 2880.7M
(I,S,L,T): WC_VIEW: 152.724, 43.3178, 2.0681, 198.11
*info: 343 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.007 TNS Slack -0.025 Density 60.04
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.007|-0.018|
|reg2cgate | 0.001| 0.000|
|reg2reg   |-0.004|-0.008|
|HEPG      |-0.004|-0.008|
|All Paths |-0.007|-0.025|
+----------+------+------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.004|   -0.007|  -0.008|   -0.025|    60.04%|   0:00:00.0| 3036.1M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
|  -0.002|   -0.007|  -0.002|   -0.020|    60.04%|   0:00:01.0| 3126.5M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
|  -0.002|   -0.007|  -0.002|   -0.020|    60.04%|   0:00:00.0| 3126.5M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=3126.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=3126.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.007|-0.018|
|reg2cgate | 0.001| 0.000|
|reg2reg   |-0.002|-0.002|
|HEPG      |-0.002|-0.002|
|All Paths |-0.007|-0.020|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.007 TNS Slack -0.020 Density 60.04
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 1 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.007|-0.018|
|reg2cgate | 0.001| 0.000|
|reg2reg   |-0.002|-0.002|
|HEPG      |-0.002|-0.002|
|All Paths |-0.007|-0.020|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 343 constrained nets 
Layer 7 has 50 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=3126.5M) ***
(I,S,L,T): WC_VIEW: 152.726, 43.318, 2.06816, 198.112
*** SetupOpt [finish] : cpu/real = 0:00:19.8/0:00:19.7 (1.0), totSession cpu/real = 2:15:12.1/2:15:18.4 (1.0), mem = 3107.4M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:15:12 mem=3107.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3107.4MB
Summary Report:
Instances move: 0 (out of 60367 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3107.4MB
*** Finished refinePlace (2:15:14 mem=3107.4M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 343 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:15:15.3/2:15:21.6 (1.0), mem = 3023.4M
(I,S,L,T): WC_VIEW: 152.726, 43.318, 2.06816, 198.112
*info: 343 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.007 TNS Slack -0.020 Density 60.04
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.007|-0.018|
|reg2cgate | 0.001| 0.000|
|reg2reg   |-0.002|-0.002|
|HEPG      |-0.002|-0.002|
|All Paths |-0.007|-0.020|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.002|   -0.007|  -0.002|   -0.020|    60.04%|   0:00:00.0| 3047.2M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
|  -0.002|   -0.007|  -0.002|   -0.020|    60.04%|   0:00:00.0| 3090.9M|   WC_VIEW|  reg2reg| core_instance_1_icg_pmem_instance_en_neg_reg/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=3090.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=3090.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.007|-0.018|
|reg2cgate | 0.001| 0.000|
|reg2reg   |-0.002|-0.002|
|HEPG      |-0.002|-0.002|
|All Paths |-0.007|-0.020|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.007 TNS Slack -0.020 Density 60.04
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.007|-0.018|
|reg2cgate | 0.001| 0.000|
|reg2reg   |-0.002|-0.002|
|HEPG      |-0.002|-0.002|
|All Paths |-0.007|-0.020|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 343 constrained nets 
Layer 7 has 50 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=3090.9M) ***
(I,S,L,T): WC_VIEW: 152.726, 43.318, 2.06816, 198.112
*** SetupOpt [finish] : cpu/real = 0:00:15.1/0:00:15.1 (1.0), totSession cpu/real = 2:15:30.4/2:15:36.8 (1.0), mem = 3071.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:15:31 mem=3071.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3071.8MB
Summary Report:
Instances move: 0 (out of 60367 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3071.8MB
*** Finished refinePlace (2:15:33 mem=3071.8M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.002 ns

Start Layer Assignment ...
WNS(-0.002ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 62573.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: -0.0016
        slack threshold: 1.4484
GigaOpt: 7 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1866 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.007 ns

Start Layer Assignment ...
WNS(-0.007ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 2 cadidates out of 62573.
Total Assign Layers on 0 Nets (cpu 0:00:00.7).
GigaOpt: setting up router preferences
        design wns: -0.0069
        slack threshold: 1.4431
GigaOpt: 8 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1866 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=3103.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=3103.6M
** Profile ** Overall slacks :  cpu=0:00:01.9, mem=3103.6M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3103.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.007  | -0.002  |  0.000  | -0.007  |
|           TNS (ns):| -0.020  | -0.002  |  0.000  | -0.018  |
|    Violating Paths:|    8    |    2    |    0    |    6    |
|          All Paths:|  39578  |  38840  |   24    |  16564  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.042%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3103.6M
**optDesign ... cpu = 0:02:39, real = 0:02:38, mem = 2644.9M, totSessionCpu=2:15:41 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 6
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 6

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sat Mar 18 01:30:03 2023
#
#num needed restored net=0
#need_extraction net=0 (total=62573)
#Processed 4 dirty instances, 20 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(4 insts marked dirty, reset pre-exisiting dirty flag on 4 insts, 13 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Mar 18 01:30:08 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 62571 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2447.58 (MB), peak = 2771.05 (MB)
#Merging special wires: starts on Sat Mar 18 01:30:12 2023 with memory = 2449.16 (MB), peak = 2771.05 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.7 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 257.40000 469.80000 ) on M1 for NET CTS_87. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 247.00000 430.20000 ) on M1 for NET core_instance_1_ofifo_inst_col_idx_3__fifo_instance_rd_ptr[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 253.69500 469.88500 ) on M1 for NET core_instance_1_ofifo_inst_col_idx_2__fifo_instance_rd_ptr[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN E at ( 258.69500 469.90000 ) on M1 for NET core_instance_1_ofifo_inst_col_idx_2__fifo_instance_N33. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 258.50500 469.71500 ) on M1 for NET core_instance_1_ofifo_inst_col_idx_2__fifo_instance_N34. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 419.40000 437.40000 ) on M1 for NET n32769. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 423.00000 435.76500 ) on M1 for NET n40015. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 254.03000 498.58500 ) on M1 for NET n31370. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 246.91000 430.25500 ) on M1 for NET FE_RN_1095_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#11 routed nets are extracted.
#    9 (0.01%) extracted nets are partially routed.
#62302 routed net(s) are imported.
#260 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 62573.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat Mar 18 01:30:13 2023
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 11.51 (MB)
#Total memory = 2449.91 (MB)
#Peak memory = 2771.05 (MB)
#
#
#Start global routing on Sat Mar 18 01:30:13 2023
#
#
#Start global routing initialization on Sat Mar 18 01:30:13 2023
#
#Number of eco nets is 14
#
#Start global routing data preparation on Sat Mar 18 01:30:13 2023
#
#Start routing resource analysis on Sat Mar 18 01:30:13 2023
#
#Routing resource analysis is done on Sat Mar 18 01:30:16 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3745          80       65280    64.39%
#  M2             V        3754          84       65280     0.89%
#  M3             H        3825           0       65280     0.12%
#  M4             V        3220         618       65280     1.55%
#  M5             H        3825           0       65280     0.00%
#  M6             V        3838           0       65280     0.00%
#  M7             H         956           0       65280     0.00%
#  M8             V         959           0       65280     0.00%
#  --------------------------------------------------------------
#  Total                  24122       2.55%      522240     8.37%
#
#  763 nets (1.22%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Mar 18 01:30:16 2023
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2460.88 (MB), peak = 2771.05 (MB)
#
#
#Global routing initialization is done on Sat Mar 18 01:30:17 2023
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2462.76 (MB), peak = 2771.05 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2508.33 (MB), peak = 2771.05 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2508.89 (MB), peak = 2771.05 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2511.09 (MB), peak = 2771.05 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2513.40 (MB), peak = 2771.05 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 260 (skipped).
#Total number of routable nets = 62313.
#Total number of nets in the design = 62573.
#
#14 routable nets have only global wires.
#62299 routable nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#812 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              13  
#------------------------------------------------
#        Total                  1              13  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                763           50                42           61500  
#-------------------------------------------------------------------------------
#        Total                763           50                42           61500  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 1294158 um.
#Total half perimeter of net bounding box = 1043953 um.
#Total wire length on LAYER M1 = 20320 um.
#Total wire length on LAYER M2 = 408172 um.
#Total wire length on LAYER M3 = 490444 um.
#Total wire length on LAYER M4 = 299802 um.
#Total wire length on LAYER M5 = 61267 um.
#Total wire length on LAYER M6 = 7368 um.
#Total wire length on LAYER M7 = 2661 um.
#Total wire length on LAYER M8 = 4125 um.
#Total number of vias = 455013
#Total number of multi-cut vias = 286497 ( 63.0%)
#Total number of single cut vias = 168516 ( 37.0%)
#Up-Via Summary (total 455013):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158647 ( 71.0%)     64671 ( 29.0%)     223318
# M2              8525 (  4.8%)    167924 ( 95.2%)     176449
# M3              1211 (  2.4%)     48791 ( 97.6%)      50002
# M4               103 (  2.4%)      4150 ( 97.6%)       4253
# M5                 4 (  0.7%)       575 ( 99.3%)        579
# M6                18 (  8.0%)       206 ( 92.0%)        224
# M7                 8 (  4.3%)       180 ( 95.7%)        188
#-----------------------------------------------------------
#               168516 ( 37.0%)    286497 ( 63.0%)     455013 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 85.7
#Average of max src_to_sink distance for priority net 85.7
#Average of ave src_to_sink distance for priority net 47.7
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 63.48 (MB)
#Total memory = 2513.41 (MB)
#Peak memory = 2771.05 (MB)
#
#Finished global routing on Sat Mar 18 01:30:22 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2472.05 (MB), peak = 2771.05 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 1294160 um.
#Total half perimeter of net bounding box = 1043953 um.
#Total wire length on LAYER M1 = 20320 um.
#Total wire length on LAYER M2 = 408172 um.
#Total wire length on LAYER M3 = 490445 um.
#Total wire length on LAYER M4 = 299802 um.
#Total wire length on LAYER M5 = 61267 um.
#Total wire length on LAYER M6 = 7368 um.
#Total wire length on LAYER M7 = 2661 um.
#Total wire length on LAYER M8 = 4125 um.
#Total number of vias = 455013
#Total number of multi-cut vias = 286497 ( 63.0%)
#Total number of single cut vias = 168516 ( 37.0%)
#Up-Via Summary (total 455013):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158647 ( 71.0%)     64671 ( 29.0%)     223318
# M2              8525 (  4.8%)    167924 ( 95.2%)     176449
# M3              1211 (  2.4%)     48791 ( 97.6%)      50002
# M4               103 (  2.4%)      4150 ( 97.6%)       4253
# M5                 4 (  0.7%)       575 ( 99.3%)        579
# M6                18 (  8.0%)       206 ( 92.0%)        224
# M7                 8 (  4.3%)       180 ( 95.7%)        188
#-----------------------------------------------------------
#               168516 ( 37.0%)    286497 ( 63.0%)     455013 
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2567.68 (MB), peak = 2771.05 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 130.79 (MB)
#Total memory = 2569.20 (MB)
#Peak memory = 2771.05 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.2% of the total area was rechecked for DRC, and 0.3% required routing.
#   number of violations = 0
#4 out of 60627 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2583.20 (MB), peak = 2771.05 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 1294167 um.
#Total half perimeter of net bounding box = 1043953 um.
#Total wire length on LAYER M1 = 20320 um.
#Total wire length on LAYER M2 = 408179 um.
#Total wire length on LAYER M3 = 490445 um.
#Total wire length on LAYER M4 = 299802 um.
#Total wire length on LAYER M5 = 61267 um.
#Total wire length on LAYER M6 = 7368 um.
#Total wire length on LAYER M7 = 2661 um.
#Total wire length on LAYER M8 = 4125 um.
#Total number of vias = 455026
#Total number of multi-cut vias = 286492 ( 63.0%)
#Total number of single cut vias = 168534 ( 37.0%)
#Up-Via Summary (total 455026):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158655 ( 71.0%)     64669 ( 29.0%)     223324
# M2              8534 (  4.8%)    167923 ( 95.2%)     176457
# M3              1212 (  2.4%)     48789 ( 97.6%)      50001
# M4               103 (  2.4%)      4150 ( 97.6%)       4253
# M5                 4 (  0.7%)       575 ( 99.3%)        579
# M6                18 (  8.0%)       206 ( 92.0%)        224
# M7                 8 (  4.3%)       180 ( 95.7%)        188
#-----------------------------------------------------------
#               168534 ( 37.0%)    286492 ( 63.0%)     455026 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = -94.30 (MB)
#Total memory = 2475.05 (MB)
#Peak memory = 2771.05 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2480.71 (MB), peak = 2771.05 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 1294167 um.
#Total half perimeter of net bounding box = 1043953 um.
#Total wire length on LAYER M1 = 20320 um.
#Total wire length on LAYER M2 = 408179 um.
#Total wire length on LAYER M3 = 490445 um.
#Total wire length on LAYER M4 = 299802 um.
#Total wire length on LAYER M5 = 61267 um.
#Total wire length on LAYER M6 = 7368 um.
#Total wire length on LAYER M7 = 2661 um.
#Total wire length on LAYER M8 = 4125 um.
#Total number of vias = 455026
#Total number of multi-cut vias = 286492 ( 63.0%)
#Total number of single cut vias = 168534 ( 37.0%)
#Up-Via Summary (total 455026):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158655 ( 71.0%)     64669 ( 29.0%)     223324
# M2              8534 (  4.8%)    167923 ( 95.2%)     176457
# M3              1212 (  2.4%)     48789 ( 97.6%)      50001
# M4               103 (  2.4%)      4150 ( 97.6%)       4253
# M5                 4 (  0.7%)       575 ( 99.3%)        579
# M6                18 (  8.0%)       206 ( 92.0%)        224
# M7                 8 (  4.3%)       180 ( 95.7%)        188
#-----------------------------------------------------------
#               168534 ( 37.0%)    286492 ( 63.0%)     455026 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 2
#
#
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 1294167 um.
#Total half perimeter of net bounding box = 1043953 um.
#Total wire length on LAYER M1 = 20320 um.
#Total wire length on LAYER M2 = 408179 um.
#Total wire length on LAYER M3 = 490445 um.
#Total wire length on LAYER M4 = 299802 um.
#Total wire length on LAYER M5 = 61267 um.
#Total wire length on LAYER M6 = 7368 um.
#Total wire length on LAYER M7 = 2661 um.
#Total wire length on LAYER M8 = 4125 um.
#Total number of vias = 455026
#Total number of multi-cut vias = 286492 ( 63.0%)
#Total number of single cut vias = 168534 ( 37.0%)
#Up-Via Summary (total 455026):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158655 ( 71.0%)     64669 ( 29.0%)     223324
# M2              8534 (  4.8%)    167923 ( 95.2%)     176457
# M3              1212 (  2.4%)     48789 ( 97.6%)      50001
# M4               103 (  2.4%)      4150 ( 97.6%)       4253
# M5                 4 (  0.7%)       575 ( 99.3%)        579
# M6                18 (  8.0%)       206 ( 92.0%)        224
# M7                 8 (  4.3%)       180 ( 95.7%)        188
#-----------------------------------------------------------
#               168534 ( 37.0%)    286492 ( 63.0%)     455026 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 2
#
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = -88.28 (MB)
#Total memory = 2481.07 (MB)
#Peak memory = 2771.05 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:45
#Elapsed time = 00:00:45
#Increased memory = -218.64 (MB)
#Total memory = 2426.25 (MB)
#Peak memory = 2771.05 (MB)
#Number of warnings = 9
#Total number of warnings = 40
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 18 01:30:49 2023
#
**optDesign ... cpu = 0:03:25, real = 0:03:24, mem = 2377.3M, totSessionCpu=2:16:27 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60627 and nets=62573 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9957_ieng6-ece-04.ucsd.edu_rkarki_1rBDy7/fullchip_9957_9w1vzF.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2901.7M)
Extracted 10.0003% (CPU Time= 0:00:02.5  MEM= 2975.9M)
Extracted 20.0002% (CPU Time= 0:00:03.1  MEM= 2975.9M)
Extracted 30.0002% (CPU Time= 0:00:03.6  MEM= 2975.9M)
Extracted 40.0003% (CPU Time= 0:00:04.5  MEM= 2979.9M)
Extracted 50.0002% (CPU Time= 0:00:07.0  MEM= 2979.9M)
Extracted 60.0002% (CPU Time= 0:00:07.6  MEM= 2979.9M)
Extracted 70.0003% (CPU Time= 0:00:08.3  MEM= 2979.9M)
Extracted 80.0003% (CPU Time= 0:00:08.9  MEM= 2979.9M)
Extracted 90.0002% (CPU Time= 0:00:09.9  MEM= 2979.9M)
Extracted 100% (CPU Time= 0:00:12.5  MEM= 2979.9M)
Number of Extracted Resistors     : 1163845
Number of Extracted Ground Cap.   : 1145921
Number of Extracted Coupling Cap. : 1858264
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2944.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.2  Real Time: 0:00:16.0  MEM: 2944.625M)
**optDesign ... cpu = 0:03:42, real = 0:03:40, mem = 2374.9M, totSessionCpu=2:16:44 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2921.43)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_9957_ieng6-ece-04.ucsd.edu_rkarki_1rBDy7/fullchip_9957_9w1vzF.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_9957_ieng6-ece-04.ucsd.edu_rkarki_1rBDy7/fullchip_9957_9w1vzF.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-3185):	Call extractRC again.
**ERROR: (IMPEXT-3185):	Call extractRC again.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2935.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2935.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2934.16)
**ERROR: (IMPEXT-3185):	Call extractRC again.
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:11.0 totSessionCpu=2:16:56 mem=2934.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=2934.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=2934.2M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=2944.2M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2944.2M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.042%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2944.2M
**optDesign ... cpu = 0:03:56, real = 0:03:53, mem = 2424.7M, totSessionCpu=2:16:58 **
**optDesign ... cpu = 0:03:56, real = 0:03:53, mem = 2424.7M, totSessionCpu=2:16:58 **
Executing marking Critical Nets1
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
Info: 343 clock nets excluded from IPO operation.
**ERROR: (IMPEXT-3185):	Call extractRC again.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:16:58.5/2:17:03.4 (1.0), mem = 2934.2M
(I,S,L,T): WC_VIEW: 153.788, 43.3181, 2.06816, 199.174
*info: 343 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
Info: total 844 nets with RC integrity issues will be excluded from IPO operation.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 60.04
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |    -|0.000|
|reg2cgate |    -|0.000|
|reg2reg   |    -|0.000|
|HEPG      |    -|0.000|
|All Paths |    -|0.000|
+----------+-----+-----+

**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.17/main/lnx86_64_opt/19.17-s077_1/fe/src/coe/coeSetupOptimizer.cpp:24401:getMaxTimingJump]: Assert "viewPrunedAfter || tomIsSlackValid(categorySlackAfter)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.17/main/lnx86_64_opt/19.17-s077_1/fe/src/coe/coeSetupOptimizer.cpp:24401:getMaxTimingJump]: Assert "viewPrunedAfter || tomIsSlackValid(categorySlackAfter)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.17/main/lnx86_64_opt/19.17-s077_1/fe/src/coe/coeSetupOptimizer.cpp:24401:getMaxTimingJump]: Assert "viewPrunedAfter || tomIsSlackValid(categorySlackAfter)"
Checking setup slack degradation ...
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.17/main/lnx86_64_opt/19.17-s077_1/fe/src/coe/coeSetupOptimizer.cpp:24401:getMaxTimingJump]: Assert "viewPrunedAfter || tomIsSlackValid(categorySlackAfter)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.17/main/lnx86_64_opt/19.17-s077_1/fe/src/coe/coeSetupOptimizer.cpp:24401:getMaxTimingJump]: Assert "viewPrunedAfter || tomIsSlackValid(categorySlackAfter)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.17/main/lnx86_64_opt/19.17-s077_1/fe/src/coe/coeSetupOptimizer.cpp:24401:getMaxTimingJump]: Assert "viewPrunedAfter || tomIsSlackValid(categorySlackAfter)"

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=3089.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |    -|0.000|
|reg2cgate |    -|0.000|
|reg2reg   |    -|0.000|
|HEPG      |    -|0.000|
|All Paths |    -|0.000|
+----------+-----+-----+

OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |    -|0.000|
|reg2cgate |    -|0.000|
|reg2reg   |    -|0.000|
|HEPG      |    -|0.000|
|All Paths |    -|0.000|
+----------+-----+-----+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 343 constrained nets 
Layer 7 has 50 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=3089.6M) ***
(I,S,L,T): WC_VIEW: 153.788, 43.3181, 2.06816, 199.174
*** SetupOpt [finish] : cpu/real = 0:00:13.9/0:00:13.8 (1.0), totSession cpu/real = 2:17:12.4/2:17:17.2 (1.0), mem = 3054.5M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:04:10, real = 0:04:08, mem = 2488.9M, totSessionCpu=2:17:12 **
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.17/main/lnx86_64_opt/19.17-s077_1/fe/src/coe/coeSetupOptimizer.cpp:24401:getMaxTimingJump]: Assert "viewPrunedAfter || tomIsSlackValid(categorySlackAfter)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.17/main/lnx86_64_opt/19.17-s077_1/fe/src/coe/coeSetupOptimizer.cpp:24401:getMaxTimingJump]: Assert "viewPrunedAfter || tomIsSlackValid(categorySlackAfter)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.17/main/lnx86_64_opt/19.17-s077_1/fe/src/coe/coeSetupOptimizer.cpp:24401:getMaxTimingJump]: Assert "viewPrunedAfter || tomIsSlackValid(categorySlackAfter)"
Checking setup slack degradation ...
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.17/main/lnx86_64_opt/19.17-s077_1/fe/src/coe/coeSetupOptimizer.cpp:24401:getMaxTimingJump]: Assert "viewPrunedAfter || tomIsSlackValid(categorySlackAfter)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.17/main/lnx86_64_opt/19.17-s077_1/fe/src/coe/coeSetupOptimizer.cpp:24401:getMaxTimingJump]: Assert "viewPrunedAfter || tomIsSlackValid(categorySlackAfter)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.17/main/lnx86_64_opt/19.17-s077_1/fe/src/coe/coeSetupOptimizer.cpp:24401:getMaxTimingJump]: Assert "viewPrunedAfter || tomIsSlackValid(categorySlackAfter)"
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=2983.21M, totSessionCpu=2:17:14).
**optDesign ... cpu = 0:04:12, real = 0:04:10, mem = 2488.9M, totSessionCpu=2:17:14 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:14, real = 0:04:12, mem = 2485.1M, totSessionCpu=2:17:17 **
** Profile ** Start :  cpu=0:00:00.0, mem=2983.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=2983.2M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=2993.2M
** Profile ** Total reports :  cpu=0:00:00.1, mem=2985.2M
** Profile ** DRVs :  cpu=0:00:02.8, mem=2983.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.042%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2983.2M
**optDesign ... cpu = 0:04:18, real = 0:04:17, mem = 2471.7M, totSessionCpu=2:17:21 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/18 01:31:42, mem=2393.7M)
% Begin Save ccopt configuration ... (date=03/18 01:31:43, mem=2393.7M)
% End Save ccopt configuration ... (date=03/18 01:31:43, total cpu=0:00:00.7, real=0:00:00.0, peak res=2394.0M, current mem=2394.0M)
% Begin Save netlist data ... (date=03/18 01:31:43, mem=2394.0M)
Writing Binary DB to route.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/18 01:31:43, total cpu=0:00:00.2, real=0:00:01.0, peak res=2394.0M, current mem=2394.0M)
Saving congestion map file route.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/18 01:31:44, mem=2394.7M)
Saving AAE Data ...
% End Save AAE data ... (date=03/18 01:31:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=2394.7M, current mem=2394.7M)
% Begin Save clock tree data ... (date=03/18 01:31:45, mem=2399.2M)
% End Save clock tree data ... (date=03/18 01:31:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=2399.2M, current mem=2399.2M)
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/18 01:31:45, mem=2399.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/18 01:31:46, total cpu=0:00:00.3, real=0:00:01.0, peak res=2399.3M, current mem=2399.3M)
Saving PG file route.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2921.2M) ***
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 2 antenna drc markers are saved ...
% Begin Save placement data ... (date=03/18 01:31:46, mem=2399.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/18 01:31:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2399.3M, current mem=2399.3M)
% Begin Save routing data ... (date=03/18 01:31:46, mem=2399.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=2921.2M) ***
% End Save routing data ... (date=03/18 01:31:47, total cpu=0:00:01.0, real=0:00:01.0, peak res=2399.6M, current mem=2399.6M)
Saving property file route.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2924.2M) ***
#Saving pin access data to file route.enc.dat.tmp/fullchip.apa ...
#
% Begin Save power constraints data ... (date=03/18 01:31:49, mem=2399.6M)
% End Save power constraints data ... (date=03/18 01:31:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2399.6M, current mem=2399.6M)
Generated self-contained design route.enc.dat.tmp
#% End save design ... (date=03/18 01:31:51, total cpu=0:00:06.6, real=0:00:09.0, peak res=2399.9M, current mem=2399.9M)
*** Message Summary: 0 warning(s), 0 error(s)

 *** Starting Verify Geometry (MEM: 2919.2) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
  VERIFY GEOMETRY ...... SubArea : 1 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 2 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 3 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 4 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 5 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 6 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 7 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 8 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 9 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 10 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  2 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 11 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 12 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 13 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 14 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  1 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 15 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  9 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 16 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 17 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 18 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 19 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 20 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  1 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 21 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 22 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  1 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 23 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 24 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  1 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... SubArea : 25 of 25
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
VG: elapsed time: 35.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 15
  Overlap     : 0
End Summary

  Verification Complete : 15 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:35.4  MEM: 80.1M)

VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Mar 18 01:32:26 2023

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (767.6000, 765.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 01:32:27 **** Processed 5000 nets.
**** 01:32:27 **** Processed 10000 nets.
**** 01:32:27 **** Processed 15000 nets.
**** 01:32:28 **** Processed 20000 nets.
**** 01:32:28 **** Processed 25000 nets.
**** 01:32:28 **** Processed 30000 nets.
**** 01:32:28 **** Processed 35000 nets.
**** 01:32:28 **** Processed 40000 nets.
**** 01:32:29 **** Processed 45000 nets.
**** 01:32:29 **** Processed 50000 nets.
**** 01:32:29 **** Processed 55000 nets.
**** 01:32:29 **** Processed 60000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Mar 18 01:32:30 2023
Time Elapsed: 0:00:04.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:04.2  MEM: -0.262M)

Using Power View: WC_VIEW.
**ERROR: (IMPEXT-3185):	Call extractRC again.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2579.52MB/4150.30MB/2759.13MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=2579.52MB/4150.30MB/2759.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2579.52MB/4150.30MB/2759.13MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 01:32:34 (2023-Mar-18 08:32:34 GMT)
2023-Mar-18 01:32:34 (2023-Mar-18 08:32:34 GMT): 10%
2023-Mar-18 01:32:34 (2023-Mar-18 08:32:34 GMT): 20%
2023-Mar-18 01:32:34 (2023-Mar-18 08:32:34 GMT): 30%
2023-Mar-18 01:32:34 (2023-Mar-18 08:32:34 GMT): 40%
2023-Mar-18 01:32:34 (2023-Mar-18 08:32:34 GMT): 50%
2023-Mar-18 01:32:34 (2023-Mar-18 08:32:34 GMT): 60%
2023-Mar-18 01:32:34 (2023-Mar-18 08:32:34 GMT): 70%
2023-Mar-18 01:32:34 (2023-Mar-18 08:32:34 GMT): 80%
2023-Mar-18 01:32:34 (2023-Mar-18 08:32:34 GMT): 90%

Finished Levelizing
2023-Mar-18 01:32:34 (2023-Mar-18 08:32:34 GMT)

Starting Activity Propagation
2023-Mar-18 01:32:34 (2023-Mar-18 08:32:34 GMT)
2023-Mar-18 01:32:35 (2023-Mar-18 08:32:35 GMT): 10%
2023-Mar-18 01:32:36 (2023-Mar-18 08:32:36 GMT): 20%

Finished Activity Propagation
2023-Mar-18 01:32:37 (2023-Mar-18 08:32:37 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:03, mem(process/total/peak)=2582.04MB/4150.30MB/2759.13MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 01:32:37 (2023-Mar-18 08:32:37 GMT)
 ... Calculating switching power
2023-Mar-18 01:32:37 (2023-Mar-18 08:32:37 GMT): 10%
2023-Mar-18 01:32:37 (2023-Mar-18 08:32:37 GMT): 20%
2023-Mar-18 01:32:37 (2023-Mar-18 08:32:37 GMT): 30%
2023-Mar-18 01:32:37 (2023-Mar-18 08:32:37 GMT): 40%
2023-Mar-18 01:32:38 (2023-Mar-18 08:32:38 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 01:32:38 (2023-Mar-18 08:32:38 GMT): 60%
2023-Mar-18 01:32:39 (2023-Mar-18 08:32:39 GMT): 70%
2023-Mar-18 01:32:40 (2023-Mar-18 08:32:40 GMT): 80%
2023-Mar-18 01:32:40 (2023-Mar-18 08:32:40 GMT): 90%

Finished Calculating power
2023-Mar-18 01:32:41 (2023-Mar-18 08:32:41 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2582.41MB/4150.30MB/2759.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2582.41MB/4150.30MB/2759.13MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=2582.41MB/4150.30MB/2759.13MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2582.41MB/4150.30MB/2759.13MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      160.06208309 	   71.2021%
Total Switching Power:      62.55452705 	   27.8268%
Total Leakage Power:         2.18303319 	    0.9711%
Total Power:               224.79964302
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2587.69MB/4150.30MB/2759.13MB)


Output file is .//fullchip.post_route.power.rpt
Start to collect the design information.
Build netlist information for Cell fullchip.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file fullchip.post_route.summary.rpt.
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          60627

Ports/Pins                           536
    metal layer M2                   400
    metal layer M3                   136

Nets                              707858
    metal layer M1                 20848
    metal layer M2                393338
    metal layer M3                229367
    metal layer M4                 59152
    metal layer M5                  4158
    metal layer M6                   539
    metal layer M7                   324
    metal layer M8                   132

    Via Instances                 455026

Special Nets                        1461
    metal layer M1                  1417
    metal layer M2                     4
    metal layer M4                    40

    Via Instances                  24186

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               62851
    metal layer M1                  3855
    metal layer M2                 45212
    metal layer M3                 12946
    metal layer M4                   747
    metal layer M5                    80
    metal layer M6                     8
    metal layer M7                     3


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
Writing DEF file 'fullchip.def', current time is Sat Mar 18 01:32:45 2023 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'fullchip.def' is written, current time is Sat Mar 18 01:32:47 2023 ...
Writing Netlist "fullchip.pnr.v" ...
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_9957_ieng6-ece-04.ucsd.edu_rkarki_1rBDy7/.mmmcoES4iW/modes/CON/CON.sdc' ...
Current (total cpu=2:18:25, real=2:18:35, peak res=2954.8M, current mem=2235.9M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2252.0M, current mem=2252.0M)
Current (total cpu=2:18:25, real=2:18:36, peak res=2954.8M, current mem=2252.0M)
Reading latency file '/tmp/innovus_temp_9957_ieng6-ece-04.ucsd.edu_rkarki_1rBDy7/.mmmcoES4iW/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
AAE DB initialization (MEM=2860 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2893.85)
Innovus terminated by internal (SEGV) error/signal...
*** Stack trace:
========================================
               pstack
========================================
Thread 18 (Thread 0x7f7d21d07700 (LWP 10032)):
#0  0x00007f7d25a46b43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6
Thread 17 (Thread 0x7f7d1a47b700 (LWP 10033)):
#0  0x00007f7d2655a9dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6
Thread 16 (Thread 0x7f7d19c7a700 (LWP 10034)):
#0  0x00007f7d25a46b43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6
Thread 15 (Thread 0x7f7d19479700 (LWP 10038)):
#0  0x00007f7d2655ae9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6
Thread 14 (Thread 0x7f7d18270700 (LWP 10040)):
#0  0x00007f7d25a169fd in nanosleep () from /lib64/libc.so.6
#1  0x00007f7d25a16894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6
Thread 13 (Thread 0x7f7d17657700 (LWP 10067)):
#0  0x00007f7d25a44ddd in poll () from /lib64/libc.so.6
#1  0x00007f7d2744f022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007f7d27450c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007f7d176aca59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007f7d29f8917a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6
Thread 12 (Thread 0x7f7d10f93700 (LWP 10068)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f7d149c30b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7d149c2c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6
Thread 11 (Thread 0x7f7d10792700 (LWP 10069)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f7d149c30b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7d149c2c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6
Thread 10 (Thread 0x7f7d0ff91700 (LWP 10070)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f7d149c30b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7d149c2c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6
Thread 9 (Thread 0x7f7d0f790700 (LWP 10071)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f7d149c30b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7d149c2c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6
Thread 8 (Thread 0x7f7d0ef8f700 (LWP 10072)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f7d149c30b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7d149c2c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6
Thread 7 (Thread 0x7f7d0e78e700 (LWP 10073)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f7d149c30b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7d149c2c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6
Thread 6 (Thread 0x7f7d0df8d700 (LWP 10074)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f7d149c30b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7d149c2c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6
Thread 5 (Thread 0x7f7d0d78c700 (LWP 10075)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f7d149c30b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7d149c2c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6
Thread 4 (Thread 0x7f7d0c4fd700 (LWP 10102)):
#0  0x00007f7d2655b3c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6
Thread 3 (Thread 0x7f7cf5237700 (LWP 10127)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f7d29f89fbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007f7d29bd5e22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007f7d29f8917a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6
Thread 2 (Thread 0x7f7cc63ac700 (LWP 10475)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6
Thread 1 (Thread 0x7f7d2f520400 (LWP 9957)):
#0  0x00007f7d25a16659 in waitpid () from /lib64/libc.so.6
#1  0x00007f7d25993f62 in do_system () from /lib64/libc.so.6
#2  0x00007f7d25994311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e852f7 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018b133f8 in TclEvalEx ()
#35 0x0000000018b13d26 in Tcl_EvalEx ()
#36 0x0000000018b13dcf in TclNREvalObjEx ()
#37 0x0000000018bc95cb in TclNREvalFile ()
#38 0x0000000018b27021 in TclNRSourceObjCmd ()
#39 0x0000000018b10f27 in TclNRRunCallbacks ()
#40 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#41 0x0000000018baf788 in Tcl_RecordAndEval ()
#42 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#43 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#44 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#45 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#46 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#47 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#48 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#49 0x0000000018c13cf7 in FileHandlerEventProc ()
#50 0x0000000018bd5747 in Tcl_ServiceEvent ()
#51 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#52 0x00007f7d2afbd23a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#53 0x00007f7d2a1660ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#54 0x00007f7d2a16e954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#55 0x00007f7d2afbc897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#56 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#57 0x0000000018bd0287 in Tcl_MainEx ()
#58 0x0000000004a47df3 in child_main(int, char**) ()
#59 0x0000000003fdb69b in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 10475]
[New LWP 10127]
[New LWP 10102]
[New LWP 10075]
[New LWP 10074]
[New LWP 10073]
[New LWP 10072]
[New LWP 10071]
[New LWP 10070]
[New LWP 10069]
[New LWP 10068]
[New LWP 10067]
[New LWP 10040]
[New LWP 10038]
[New LWP 10034]
[New LWP 10033]
[New LWP 10032]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".
0x00007f7d25a16659 in waitpid () from /lib64/libc.so.6

Thread 18 (Thread 0x7f7d21d07700 (LWP 10032)):
#0  0x00007f7d25a46b43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6

Thread 17 (Thread 0x7f7d1a47b700 (LWP 10033)):
#0  0x00007f7d2655a9dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6

Thread 16 (Thread 0x7f7d19c7a700 (LWP 10034)):
#0  0x00007f7d25a46b43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6

Thread 15 (Thread 0x7f7d19479700 (LWP 10038)):
#0  0x00007f7d2655ae9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6

Thread 14 (Thread 0x7f7d18270700 (LWP 10040)):
#0  0x00007f7d25a169fd in nanosleep () from /lib64/libc.so.6
#1  0x00007f7d25a16894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6

Thread 13 (Thread 0x7f7d17657700 (LWP 10067)):
#0  0x00007f7d25a44ddd in poll () from /lib64/libc.so.6
#1  0x00007f7d2744f022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007f7d27450c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007f7d176aca59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007f7d29f8917a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6

Thread 12 (Thread 0x7f7d10f93700 (LWP 10068)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f7d149c30b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7d149c2c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6

Thread 11 (Thread 0x7f7d10792700 (LWP 10069)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f7d149c30b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7d149c2c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6

Thread 10 (Thread 0x7f7d0ff91700 (LWP 10070)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f7d149c30b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7d149c2c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6

Thread 9 (Thread 0x7f7d0f790700 (LWP 10071)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f7d149c30b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7d149c2c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6

Thread 8 (Thread 0x7f7d0ef8f700 (LWP 10072)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f7d149c30b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7d149c2c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6

Thread 7 (Thread 0x7f7d0e78e700 (LWP 10073)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f7d149c30b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7d149c2c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6

Thread 6 (Thread 0x7f7d0df8d700 (LWP 10074)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f7d149c30b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7d149c2c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6

Thread 5 (Thread 0x7f7d0d78c700 (LWP 10075)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f7d149c30b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f7d149c2c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6

Thread 4 (Thread 0x7f7d0c4fd700 (LWP 10102)):
#0  0x00007f7d2655b3c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6

Thread 3 (Thread 0x7f7cf5237700 (LWP 10127)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f7d29f89fbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007f7d29bd5e22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007f7d29f8917a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6

Thread 2 (Thread 0x7f7cc63ac700 (LWP 10475)):
#0  0x00007f7d26557a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f7d26553ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f7d25a4fb0d in clone () from /lib64/libc.so.6

Thread 1 (Thread 0x7f7d2f520400 (LWP 9957)):
#0  0x00007f7d25a16659 in waitpid () from /lib64/libc.so.6
#1  0x00007f7d25993f62 in do_system () from /lib64/libc.so.6
#2  0x00007f7d25994311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e852f7 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018b133f8 in TclEvalEx ()
#35 0x0000000018b13d26 in Tcl_EvalEx ()
#36 0x0000000018b13dcf in TclNREvalObjEx ()
#37 0x0000000018bc95cb in TclNREvalFile ()
#38 0x0000000018b27021 in TclNRSourceObjCmd ()
#39 0x0000000018b10f27 in TclNRRunCallbacks ()
#40 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#41 0x0000000018baf788 in Tcl_RecordAndEval ()
#42 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#43 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#44 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#45 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#46 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#47 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#48 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#49 0x0000000018c13cf7 in FileHandlerEventProc ()
#50 0x0000000018bd5747 in Tcl_ServiceEvent ()
#51 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#52 0x00007f7d2afbd23a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#53 0x00007f7d2a1660ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#54 0x00007f7d2a16e954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#55 0x00007f7d2afbc897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#56 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#57 0x0000000018bd0287 in Tcl_MainEx ()
#58 0x0000000004a47df3 in child_main(int, char**) ()
#59 0x0000000003fdb69b in main ()
A debugging session is active.

	Inferior 1 [process 9957] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 9957) detached]

*** Memory Usage v#1 (Current mem = 2873.852M, initial mem = 283.785M) ***
*** Message Summary: 2506 warning(s), 8 error(s)

--- Ending "Innovus" (totcpu=2:18:30, real=2:19:26, mem=2873.9M) ---

