{"vcs1":{"timestamp_begin":1747650274.852632032, "rt":9.35, "ut":9.53, "st":0.60}}
{"vcselab":{"timestamp_begin":1747650284.281864051, "rt":0.37, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747650284.710956762, "rt":0.52, "ut":0.24, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747650274.176132635}
{"VCS_COMP_START_TIME": 1747650274.176132635}
{"VCS_COMP_END_TIME": 1747650285.395366800}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483640}}
{"vcselab": {"peak_mem": 183884}}
