// Seed: 3766773196
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5
);
  logic id_6;
  type_15 id_7 (
      .id_0(1),
      .id_1(id_1 * 1 & id_1),
      .id_2(id_0),
      .id_3(~1),
      .id_4(!id_5 - 1),
      .id_5(id_2),
      .id_6(id_2 && id_2),
      .id_7(1)
  );
  assign id_7 = id_7;
  assign id_6 = id_2 ? id_4 : id_2 == 1;
  logic id_8;
endmodule
