# Detailed features of Ethernet MAC, MTL, and DMA blocks

**Source**: Page 67, Chunk 274  
**Category**: Detailed features of Ethernet MAC, MTL, and DMA blocks  
**Chunk Index**: 274

---

58.2.2 MAC features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2778
58.2.3 Transaction layer (MTL) features . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2780
58.2.4 DMA block features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2781
58.3 Ethernet pins and internal signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2782
58.4 Ethernet architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2783

---

**AI Reasoning**: The content chunk describes specific features related to Ethernet MAC, MTL, and DMA blocks, which are technical features of the microcontroller. Placing it under 'features' keeps the directory structure simple and aligns with the content's focus on detailed technical specifications.
