// Seed: 1486608609
module module_0 (
    output wand id_0,
    output tri  id_1
);
  module_2 modCall_1 ();
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wand id_5,
    input uwire id_6,
    input uwire id_7,
    input wire id_8,
    input tri1 id_9
);
  logic [-1 'b0] id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_4
  );
  assign modCall_1.id_1 = 0;
  assign id_11.id_6 = id_7;
endmodule
module module_2;
  logic id_1;
  ;
  assign module_0.id_1 = 0;
endmodule
