Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Feb  6 19:41:17 2020
| Host         : desktop running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file dummy_top_timing_summary_routed.rpt -pb dummy_top_timing_summary_routed.pb -rpx dummy_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dummy_top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.036        0.000                      0                  512        0.178        0.000                      0                  512        4.500        0.000                       0                   513  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        33.036        0.000                      0                  512        0.178        0.000                      0                  512        4.500        0.000                       0                   513  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       33.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.036ns  (required time - arrival time)
  Source:                 in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.532ns  (logic 15.258ns (92.296%)  route 1.274ns (7.704%))
  Logic Levels:           123  (CARRY4=123)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 55.049 - 50.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         2.016     5.701    clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     6.157 r  in_reg[21]/Q
                         net (fo=33, routed)          1.245     7.402    in_reg[21]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.076 r  in_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.076    in_reg[20]_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  in_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    in_reg[24]_i_1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  in_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.304    in_reg[28]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.418 r  in_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    in_reg[32]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  in_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    in_reg[36]_i_1_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  in_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.655    in_reg[40]_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.769 r  in_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.769    in_reg[44]_i_1_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  in_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.883    in_reg[48]_i_1_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  in_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.997    in_reg[52]_i_1_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  in_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.111    in_reg[56]_i_1_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  in_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.225    in_reg[60]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  in_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.339    in_reg[64]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  in_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    in_reg[68]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  in_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    in_reg[72]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  in_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    in_reg[76]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  in_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    in_reg[80]_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  in_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    in_reg[84]_i_1_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  in_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    in_reg[88]_i_1_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  in_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    in_reg[92]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  in_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    in_reg[96]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  in_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.365    in_reg[100]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  in_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.479    in_reg[104]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  in_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.593    in_reg[108]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  in_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.707    in_reg[112]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  in_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    in_reg[116]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  in_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.935    in_reg[120]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  in_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    in_reg[124]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  in_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.163    in_reg[128]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  in_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.277    in_reg[132]_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.391 r  in_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.391    in_reg[136]_i_1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.505 r  in_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.506    in_reg[140]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  in_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    in_reg[144]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  in_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    in_reg[148]_i_1_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.848 r  in_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.848    in_reg[152]_i_1_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.962 r  in_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.962    in_reg[156]_i_1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.076 r  in_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.076    in_reg[160]_i_1_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.190 r  in_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.190    in_reg[164]_i_1_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.304 r  in_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    in_reg[168]_i_1_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.418 r  in_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.418    in_reg[172]_i_1_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.532 r  in_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.532    in_reg[176]_i_1_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  in_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.646    in_reg[180]_i_1_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  in_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.760    in_reg[184]_i_1_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  in_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.874    in_reg[188]_i_1_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  in_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.988    in_reg[192]_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  in_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.102    in_reg[196]_i_1_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  in_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.216    in_reg[200]_i_1_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  in_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.330    in_reg[204]_i_1_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  in_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.444    in_reg[208]_i_1_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  in_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.558    in_reg[212]_i_1_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  in_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.672    in_reg[216]_i_1_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  in_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.786    in_reg[220]_i_1_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  in_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.900    in_reg[224]_i_1_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  in_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.014    in_reg[228]_i_1_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  in_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.128    in_reg[232]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  in_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.242    in_reg[236]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  in_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.365    in_reg[240]_i_1_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.479 r  in_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.479    in_reg[244]_i_1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.593 r  in_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.593    in_reg[248]_i_1_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  in_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.707    in_reg[252]_i_1_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  in_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.821    in_reg[256]_i_1_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  in_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.935    in_reg[260]_i_1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.049 r  in_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.049    in_reg[264]_i_1_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.163 r  in_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.163    in_reg[268]_i_1_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.277 r  in_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.277    in_reg[272]_i_1_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.391 r  in_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.391    in_reg[276]_i_1_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.505 r  in_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.505    in_reg[280]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  in_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.619    in_reg[284]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  in_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.733    in_reg[288]_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.847 r  in_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.847    in_reg[292]_i_1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.961 r  in_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.961    in_reg[296]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  in_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.075    in_reg[300]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.189 r  in_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.189    in_reg[304]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  in_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.303    in_reg[308]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  in_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.417    in_reg[312]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.531 r  in_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.531    in_reg[316]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.645 r  in_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.645    in_reg[320]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.759 r  in_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.759    in_reg[324]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.873 r  in_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.873    in_reg[328]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.987 r  in_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.987    in_reg[332]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.101 r  in_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.101    in_reg[336]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.215 r  in_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.216    in_reg[340]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  in_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.330    in_reg[344]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  in_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.444    in_reg[348]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  in_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.558    in_reg[352]_i_1_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  in_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.672    in_reg[356]_i_1_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.786 r  in_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.786    in_reg[360]_i_1_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.900 r  in_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.900    in_reg[364]_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.014 r  in_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.014    in_reg[368]_i_1_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.128 r  in_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.128    in_reg[372]_i_1_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.242 r  in_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.242    in_reg[376]_i_1_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.356 r  in_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.356    in_reg[380]_i_1_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.470 r  in_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.470    in_reg[384]_i_1_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  in_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.584    in_reg[388]_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  in_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.698    in_reg[392]_i_1_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  in_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.812    in_reg[396]_i_1_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  in_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.926    in_reg[400]_i_1_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  in_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.040    in_reg[404]_i_1_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  in_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.154    in_reg[408]_i_1_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.268 r  in_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.268    in_reg[412]_i_1_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  in_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.382    in_reg[416]_i_1_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.496 r  in_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.496    in_reg[420]_i_1_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.610 r  in_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.610    in_reg[424]_i_1_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.724 r  in_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.724    in_reg[428]_i_1_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.838 r  in_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.838    in_reg[432]_i_1_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  in_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.952    in_reg[436]_i_1_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  in_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.075    in_reg[440]_i_1_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.189 r  in_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.189    in_reg[444]_i_1_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  in_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.303    in_reg[448]_i_1_n_0
    SLICE_X51Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.417 r  in_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.417    in_reg[452]_i_1_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.531 r  in_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.531    in_reg[456]_i_1_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.645 r  in_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.645    in_reg[460]_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.759 r  in_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.759    in_reg[464]_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.873 r  in_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.873    in_reg[468]_i_1_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.987 r  in_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.987    in_reg[472]_i_1_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.101 r  in_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.101    in_reg[476]_i_1_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  in_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.215    in_reg[480]_i_1_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  in_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.329    in_reg[484]_i_1_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.443 r  in_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.443    in_reg[488]_i_1_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.557 r  in_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.557    in_reg[492]_i_1_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.671 r  in_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.671    in_reg[496]_i_1_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.785 r  in_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.785    in_reg[500]_i_1_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.899 r  in_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.899    in_reg[504]_i_1_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.233 r  in_reg[508]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.233    in_reg[508]_i_1_n_6
    SLICE_X51Y141        FDRE                                         r  in_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    53.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         1.549    55.049    clk_IBUF_BUFG
    SLICE_X51Y141        FDRE                                         r  in_reg[509]/C
                         clock pessimism              0.193    55.242    
                         clock uncertainty           -0.035    55.207    
    SLICE_X51Y141        FDRE (Setup_fdre_C_D)        0.062    55.269    in_reg[509]
  -------------------------------------------------------------------
                         required time                         55.269    
                         arrival time                         -22.233    
  -------------------------------------------------------------------
                         slack                                 33.036    

Slack (MET) :             33.057ns  (required time - arrival time)
  Source:                 in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.511ns  (logic 15.237ns (92.286%)  route 1.274ns (7.714%))
  Logic Levels:           123  (CARRY4=123)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 55.049 - 50.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         2.016     5.701    clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     6.157 r  in_reg[21]/Q
                         net (fo=33, routed)          1.245     7.402    in_reg[21]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.076 r  in_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.076    in_reg[20]_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  in_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    in_reg[24]_i_1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  in_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.304    in_reg[28]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.418 r  in_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    in_reg[32]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  in_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    in_reg[36]_i_1_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  in_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.655    in_reg[40]_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.769 r  in_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.769    in_reg[44]_i_1_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  in_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.883    in_reg[48]_i_1_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  in_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.997    in_reg[52]_i_1_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  in_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.111    in_reg[56]_i_1_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  in_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.225    in_reg[60]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  in_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.339    in_reg[64]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  in_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    in_reg[68]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  in_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    in_reg[72]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  in_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    in_reg[76]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  in_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    in_reg[80]_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  in_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    in_reg[84]_i_1_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  in_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    in_reg[88]_i_1_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  in_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    in_reg[92]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  in_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    in_reg[96]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  in_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.365    in_reg[100]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  in_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.479    in_reg[104]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  in_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.593    in_reg[108]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  in_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.707    in_reg[112]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  in_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    in_reg[116]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  in_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.935    in_reg[120]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  in_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    in_reg[124]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  in_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.163    in_reg[128]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  in_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.277    in_reg[132]_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.391 r  in_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.391    in_reg[136]_i_1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.505 r  in_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.506    in_reg[140]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  in_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    in_reg[144]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  in_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    in_reg[148]_i_1_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.848 r  in_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.848    in_reg[152]_i_1_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.962 r  in_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.962    in_reg[156]_i_1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.076 r  in_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.076    in_reg[160]_i_1_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.190 r  in_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.190    in_reg[164]_i_1_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.304 r  in_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    in_reg[168]_i_1_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.418 r  in_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.418    in_reg[172]_i_1_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.532 r  in_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.532    in_reg[176]_i_1_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  in_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.646    in_reg[180]_i_1_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  in_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.760    in_reg[184]_i_1_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  in_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.874    in_reg[188]_i_1_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  in_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.988    in_reg[192]_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  in_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.102    in_reg[196]_i_1_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  in_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.216    in_reg[200]_i_1_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  in_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.330    in_reg[204]_i_1_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  in_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.444    in_reg[208]_i_1_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  in_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.558    in_reg[212]_i_1_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  in_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.672    in_reg[216]_i_1_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  in_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.786    in_reg[220]_i_1_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  in_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.900    in_reg[224]_i_1_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  in_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.014    in_reg[228]_i_1_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  in_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.128    in_reg[232]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  in_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.242    in_reg[236]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  in_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.365    in_reg[240]_i_1_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.479 r  in_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.479    in_reg[244]_i_1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.593 r  in_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.593    in_reg[248]_i_1_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  in_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.707    in_reg[252]_i_1_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  in_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.821    in_reg[256]_i_1_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  in_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.935    in_reg[260]_i_1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.049 r  in_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.049    in_reg[264]_i_1_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.163 r  in_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.163    in_reg[268]_i_1_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.277 r  in_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.277    in_reg[272]_i_1_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.391 r  in_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.391    in_reg[276]_i_1_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.505 r  in_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.505    in_reg[280]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  in_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.619    in_reg[284]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  in_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.733    in_reg[288]_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.847 r  in_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.847    in_reg[292]_i_1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.961 r  in_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.961    in_reg[296]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  in_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.075    in_reg[300]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.189 r  in_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.189    in_reg[304]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  in_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.303    in_reg[308]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  in_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.417    in_reg[312]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.531 r  in_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.531    in_reg[316]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.645 r  in_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.645    in_reg[320]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.759 r  in_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.759    in_reg[324]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.873 r  in_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.873    in_reg[328]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.987 r  in_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.987    in_reg[332]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.101 r  in_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.101    in_reg[336]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.215 r  in_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.216    in_reg[340]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  in_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.330    in_reg[344]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  in_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.444    in_reg[348]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  in_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.558    in_reg[352]_i_1_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  in_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.672    in_reg[356]_i_1_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.786 r  in_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.786    in_reg[360]_i_1_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.900 r  in_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.900    in_reg[364]_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.014 r  in_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.014    in_reg[368]_i_1_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.128 r  in_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.128    in_reg[372]_i_1_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.242 r  in_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.242    in_reg[376]_i_1_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.356 r  in_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.356    in_reg[380]_i_1_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.470 r  in_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.470    in_reg[384]_i_1_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  in_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.584    in_reg[388]_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  in_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.698    in_reg[392]_i_1_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  in_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.812    in_reg[396]_i_1_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  in_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.926    in_reg[400]_i_1_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  in_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.040    in_reg[404]_i_1_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  in_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.154    in_reg[408]_i_1_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.268 r  in_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.268    in_reg[412]_i_1_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  in_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.382    in_reg[416]_i_1_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.496 r  in_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.496    in_reg[420]_i_1_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.610 r  in_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.610    in_reg[424]_i_1_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.724 r  in_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.724    in_reg[428]_i_1_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.838 r  in_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.838    in_reg[432]_i_1_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  in_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.952    in_reg[436]_i_1_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  in_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.075    in_reg[440]_i_1_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.189 r  in_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.189    in_reg[444]_i_1_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  in_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.303    in_reg[448]_i_1_n_0
    SLICE_X51Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.417 r  in_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.417    in_reg[452]_i_1_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.531 r  in_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.531    in_reg[456]_i_1_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.645 r  in_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.645    in_reg[460]_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.759 r  in_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.759    in_reg[464]_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.873 r  in_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.873    in_reg[468]_i_1_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.987 r  in_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.987    in_reg[472]_i_1_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.101 r  in_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.101    in_reg[476]_i_1_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  in_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.215    in_reg[480]_i_1_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  in_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.329    in_reg[484]_i_1_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.443 r  in_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.443    in_reg[488]_i_1_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.557 r  in_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.557    in_reg[492]_i_1_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.671 r  in_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.671    in_reg[496]_i_1_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.785 r  in_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.785    in_reg[500]_i_1_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.899 r  in_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.899    in_reg[504]_i_1_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.212 r  in_reg[508]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.212    in_reg[508]_i_1_n_4
    SLICE_X51Y141        FDRE                                         r  in_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    53.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         1.549    55.049    clk_IBUF_BUFG
    SLICE_X51Y141        FDRE                                         r  in_reg[511]/C
                         clock pessimism              0.193    55.242    
                         clock uncertainty           -0.035    55.207    
    SLICE_X51Y141        FDRE (Setup_fdre_C_D)        0.062    55.269    in_reg[511]
  -------------------------------------------------------------------
                         required time                         55.269    
                         arrival time                         -22.212    
  -------------------------------------------------------------------
                         slack                                 33.057    

Slack (MET) :             33.131ns  (required time - arrival time)
  Source:                 in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.437ns  (logic 15.163ns (92.252%)  route 1.274ns (7.749%))
  Logic Levels:           123  (CARRY4=123)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 55.049 - 50.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         2.016     5.701    clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     6.157 r  in_reg[21]/Q
                         net (fo=33, routed)          1.245     7.402    in_reg[21]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.076 r  in_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.076    in_reg[20]_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  in_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    in_reg[24]_i_1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  in_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.304    in_reg[28]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.418 r  in_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    in_reg[32]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  in_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    in_reg[36]_i_1_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  in_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.655    in_reg[40]_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.769 r  in_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.769    in_reg[44]_i_1_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  in_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.883    in_reg[48]_i_1_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  in_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.997    in_reg[52]_i_1_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  in_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.111    in_reg[56]_i_1_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  in_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.225    in_reg[60]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  in_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.339    in_reg[64]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  in_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    in_reg[68]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  in_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    in_reg[72]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  in_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    in_reg[76]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  in_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    in_reg[80]_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  in_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    in_reg[84]_i_1_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  in_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    in_reg[88]_i_1_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  in_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    in_reg[92]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  in_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    in_reg[96]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  in_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.365    in_reg[100]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  in_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.479    in_reg[104]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  in_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.593    in_reg[108]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  in_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.707    in_reg[112]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  in_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    in_reg[116]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  in_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.935    in_reg[120]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  in_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    in_reg[124]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  in_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.163    in_reg[128]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  in_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.277    in_reg[132]_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.391 r  in_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.391    in_reg[136]_i_1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.505 r  in_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.506    in_reg[140]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  in_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    in_reg[144]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  in_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    in_reg[148]_i_1_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.848 r  in_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.848    in_reg[152]_i_1_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.962 r  in_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.962    in_reg[156]_i_1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.076 r  in_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.076    in_reg[160]_i_1_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.190 r  in_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.190    in_reg[164]_i_1_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.304 r  in_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    in_reg[168]_i_1_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.418 r  in_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.418    in_reg[172]_i_1_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.532 r  in_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.532    in_reg[176]_i_1_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  in_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.646    in_reg[180]_i_1_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  in_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.760    in_reg[184]_i_1_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  in_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.874    in_reg[188]_i_1_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  in_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.988    in_reg[192]_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  in_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.102    in_reg[196]_i_1_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  in_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.216    in_reg[200]_i_1_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  in_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.330    in_reg[204]_i_1_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  in_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.444    in_reg[208]_i_1_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  in_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.558    in_reg[212]_i_1_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  in_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.672    in_reg[216]_i_1_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  in_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.786    in_reg[220]_i_1_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  in_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.900    in_reg[224]_i_1_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  in_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.014    in_reg[228]_i_1_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  in_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.128    in_reg[232]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  in_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.242    in_reg[236]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  in_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.365    in_reg[240]_i_1_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.479 r  in_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.479    in_reg[244]_i_1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.593 r  in_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.593    in_reg[248]_i_1_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  in_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.707    in_reg[252]_i_1_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  in_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.821    in_reg[256]_i_1_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  in_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.935    in_reg[260]_i_1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.049 r  in_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.049    in_reg[264]_i_1_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.163 r  in_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.163    in_reg[268]_i_1_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.277 r  in_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.277    in_reg[272]_i_1_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.391 r  in_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.391    in_reg[276]_i_1_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.505 r  in_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.505    in_reg[280]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  in_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.619    in_reg[284]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  in_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.733    in_reg[288]_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.847 r  in_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.847    in_reg[292]_i_1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.961 r  in_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.961    in_reg[296]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  in_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.075    in_reg[300]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.189 r  in_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.189    in_reg[304]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  in_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.303    in_reg[308]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  in_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.417    in_reg[312]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.531 r  in_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.531    in_reg[316]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.645 r  in_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.645    in_reg[320]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.759 r  in_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.759    in_reg[324]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.873 r  in_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.873    in_reg[328]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.987 r  in_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.987    in_reg[332]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.101 r  in_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.101    in_reg[336]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.215 r  in_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.216    in_reg[340]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  in_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.330    in_reg[344]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  in_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.444    in_reg[348]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  in_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.558    in_reg[352]_i_1_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  in_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.672    in_reg[356]_i_1_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.786 r  in_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.786    in_reg[360]_i_1_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.900 r  in_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.900    in_reg[364]_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.014 r  in_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.014    in_reg[368]_i_1_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.128 r  in_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.128    in_reg[372]_i_1_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.242 r  in_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.242    in_reg[376]_i_1_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.356 r  in_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.356    in_reg[380]_i_1_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.470 r  in_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.470    in_reg[384]_i_1_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  in_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.584    in_reg[388]_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  in_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.698    in_reg[392]_i_1_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  in_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.812    in_reg[396]_i_1_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  in_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.926    in_reg[400]_i_1_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  in_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.040    in_reg[404]_i_1_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  in_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.154    in_reg[408]_i_1_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.268 r  in_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.268    in_reg[412]_i_1_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  in_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.382    in_reg[416]_i_1_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.496 r  in_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.496    in_reg[420]_i_1_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.610 r  in_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.610    in_reg[424]_i_1_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.724 r  in_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.724    in_reg[428]_i_1_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.838 r  in_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.838    in_reg[432]_i_1_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  in_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.952    in_reg[436]_i_1_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  in_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.075    in_reg[440]_i_1_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.189 r  in_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.189    in_reg[444]_i_1_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  in_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.303    in_reg[448]_i_1_n_0
    SLICE_X51Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.417 r  in_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.417    in_reg[452]_i_1_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.531 r  in_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.531    in_reg[456]_i_1_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.645 r  in_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.645    in_reg[460]_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.759 r  in_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.759    in_reg[464]_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.873 r  in_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.873    in_reg[468]_i_1_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.987 r  in_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.987    in_reg[472]_i_1_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.101 r  in_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.101    in_reg[476]_i_1_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  in_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.215    in_reg[480]_i_1_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  in_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.329    in_reg[484]_i_1_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.443 r  in_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.443    in_reg[488]_i_1_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.557 r  in_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.557    in_reg[492]_i_1_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.671 r  in_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.671    in_reg[496]_i_1_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.785 r  in_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.785    in_reg[500]_i_1_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.899 r  in_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.899    in_reg[504]_i_1_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.138 r  in_reg[508]_i_1/O[2]
                         net (fo=1, routed)           0.000    22.138    in_reg[508]_i_1_n_5
    SLICE_X51Y141        FDRE                                         r  in_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    53.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         1.549    55.049    clk_IBUF_BUFG
    SLICE_X51Y141        FDRE                                         r  in_reg[510]/C
                         clock pessimism              0.193    55.242    
                         clock uncertainty           -0.035    55.207    
    SLICE_X51Y141        FDRE (Setup_fdre_C_D)        0.062    55.269    in_reg[510]
  -------------------------------------------------------------------
                         required time                         55.269    
                         arrival time                         -22.138    
  -------------------------------------------------------------------
                         slack                                 33.131    

Slack (MET) :             33.147ns  (required time - arrival time)
  Source:                 in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.421ns  (logic 15.147ns (92.244%)  route 1.274ns (7.756%))
  Logic Levels:           123  (CARRY4=123)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 55.049 - 50.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         2.016     5.701    clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     6.157 r  in_reg[21]/Q
                         net (fo=33, routed)          1.245     7.402    in_reg[21]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.076 r  in_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.076    in_reg[20]_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  in_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    in_reg[24]_i_1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  in_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.304    in_reg[28]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.418 r  in_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    in_reg[32]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  in_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    in_reg[36]_i_1_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  in_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.655    in_reg[40]_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.769 r  in_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.769    in_reg[44]_i_1_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  in_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.883    in_reg[48]_i_1_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  in_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.997    in_reg[52]_i_1_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  in_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.111    in_reg[56]_i_1_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  in_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.225    in_reg[60]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  in_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.339    in_reg[64]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  in_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    in_reg[68]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  in_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    in_reg[72]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  in_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    in_reg[76]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  in_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    in_reg[80]_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  in_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    in_reg[84]_i_1_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  in_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    in_reg[88]_i_1_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  in_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    in_reg[92]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  in_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    in_reg[96]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  in_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.365    in_reg[100]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  in_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.479    in_reg[104]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  in_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.593    in_reg[108]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  in_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.707    in_reg[112]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  in_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    in_reg[116]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  in_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.935    in_reg[120]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  in_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    in_reg[124]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  in_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.163    in_reg[128]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  in_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.277    in_reg[132]_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.391 r  in_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.391    in_reg[136]_i_1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.505 r  in_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.506    in_reg[140]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  in_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    in_reg[144]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  in_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    in_reg[148]_i_1_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.848 r  in_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.848    in_reg[152]_i_1_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.962 r  in_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.962    in_reg[156]_i_1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.076 r  in_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.076    in_reg[160]_i_1_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.190 r  in_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.190    in_reg[164]_i_1_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.304 r  in_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    in_reg[168]_i_1_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.418 r  in_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.418    in_reg[172]_i_1_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.532 r  in_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.532    in_reg[176]_i_1_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  in_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.646    in_reg[180]_i_1_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  in_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.760    in_reg[184]_i_1_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  in_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.874    in_reg[188]_i_1_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  in_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.988    in_reg[192]_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  in_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.102    in_reg[196]_i_1_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  in_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.216    in_reg[200]_i_1_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  in_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.330    in_reg[204]_i_1_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  in_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.444    in_reg[208]_i_1_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  in_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.558    in_reg[212]_i_1_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  in_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.672    in_reg[216]_i_1_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  in_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.786    in_reg[220]_i_1_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  in_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.900    in_reg[224]_i_1_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  in_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.014    in_reg[228]_i_1_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  in_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.128    in_reg[232]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  in_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.242    in_reg[236]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  in_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.365    in_reg[240]_i_1_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.479 r  in_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.479    in_reg[244]_i_1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.593 r  in_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.593    in_reg[248]_i_1_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  in_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.707    in_reg[252]_i_1_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  in_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.821    in_reg[256]_i_1_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  in_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.935    in_reg[260]_i_1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.049 r  in_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.049    in_reg[264]_i_1_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.163 r  in_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.163    in_reg[268]_i_1_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.277 r  in_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.277    in_reg[272]_i_1_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.391 r  in_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.391    in_reg[276]_i_1_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.505 r  in_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.505    in_reg[280]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  in_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.619    in_reg[284]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  in_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.733    in_reg[288]_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.847 r  in_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.847    in_reg[292]_i_1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.961 r  in_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.961    in_reg[296]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  in_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.075    in_reg[300]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.189 r  in_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.189    in_reg[304]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  in_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.303    in_reg[308]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  in_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.417    in_reg[312]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.531 r  in_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.531    in_reg[316]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.645 r  in_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.645    in_reg[320]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.759 r  in_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.759    in_reg[324]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.873 r  in_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.873    in_reg[328]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.987 r  in_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.987    in_reg[332]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.101 r  in_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.101    in_reg[336]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.215 r  in_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.216    in_reg[340]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  in_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.330    in_reg[344]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  in_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.444    in_reg[348]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  in_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.558    in_reg[352]_i_1_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  in_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.672    in_reg[356]_i_1_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.786 r  in_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.786    in_reg[360]_i_1_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.900 r  in_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.900    in_reg[364]_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.014 r  in_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.014    in_reg[368]_i_1_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.128 r  in_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.128    in_reg[372]_i_1_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.242 r  in_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.242    in_reg[376]_i_1_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.356 r  in_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.356    in_reg[380]_i_1_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.470 r  in_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.470    in_reg[384]_i_1_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  in_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.584    in_reg[388]_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  in_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.698    in_reg[392]_i_1_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  in_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.812    in_reg[396]_i_1_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  in_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.926    in_reg[400]_i_1_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  in_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.040    in_reg[404]_i_1_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  in_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.154    in_reg[408]_i_1_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.268 r  in_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.268    in_reg[412]_i_1_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  in_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.382    in_reg[416]_i_1_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.496 r  in_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.496    in_reg[420]_i_1_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.610 r  in_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.610    in_reg[424]_i_1_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.724 r  in_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.724    in_reg[428]_i_1_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.838 r  in_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.838    in_reg[432]_i_1_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  in_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.952    in_reg[436]_i_1_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  in_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.075    in_reg[440]_i_1_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.189 r  in_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.189    in_reg[444]_i_1_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  in_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.303    in_reg[448]_i_1_n_0
    SLICE_X51Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.417 r  in_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.417    in_reg[452]_i_1_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.531 r  in_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.531    in_reg[456]_i_1_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.645 r  in_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.645    in_reg[460]_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.759 r  in_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.759    in_reg[464]_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.873 r  in_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.873    in_reg[468]_i_1_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.987 r  in_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.987    in_reg[472]_i_1_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.101 r  in_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.101    in_reg[476]_i_1_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  in_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.215    in_reg[480]_i_1_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  in_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.329    in_reg[484]_i_1_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.443 r  in_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.443    in_reg[488]_i_1_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.557 r  in_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.557    in_reg[492]_i_1_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.671 r  in_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.671    in_reg[496]_i_1_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.785 r  in_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.785    in_reg[500]_i_1_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.899 r  in_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.899    in_reg[504]_i_1_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.122 r  in_reg[508]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.122    in_reg[508]_i_1_n_7
    SLICE_X51Y141        FDRE                                         r  in_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    53.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         1.549    55.049    clk_IBUF_BUFG
    SLICE_X51Y141        FDRE                                         r  in_reg[508]/C
                         clock pessimism              0.193    55.242    
                         clock uncertainty           -0.035    55.207    
    SLICE_X51Y141        FDRE (Setup_fdre_C_D)        0.062    55.269    in_reg[508]
  -------------------------------------------------------------------
                         required time                         55.269    
                         arrival time                         -22.122    
  -------------------------------------------------------------------
                         slack                                 33.147    

Slack (MET) :             33.149ns  (required time - arrival time)
  Source:                 in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.418ns  (logic 15.144ns (92.243%)  route 1.274ns (7.758%))
  Logic Levels:           122  (CARRY4=122)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 55.048 - 50.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         2.016     5.701    clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     6.157 r  in_reg[21]/Q
                         net (fo=33, routed)          1.245     7.402    in_reg[21]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.076 r  in_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.076    in_reg[20]_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  in_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    in_reg[24]_i_1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  in_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.304    in_reg[28]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.418 r  in_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    in_reg[32]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  in_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    in_reg[36]_i_1_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  in_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.655    in_reg[40]_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.769 r  in_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.769    in_reg[44]_i_1_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  in_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.883    in_reg[48]_i_1_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  in_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.997    in_reg[52]_i_1_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  in_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.111    in_reg[56]_i_1_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  in_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.225    in_reg[60]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  in_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.339    in_reg[64]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  in_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    in_reg[68]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  in_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    in_reg[72]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  in_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    in_reg[76]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  in_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    in_reg[80]_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  in_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    in_reg[84]_i_1_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  in_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    in_reg[88]_i_1_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  in_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    in_reg[92]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  in_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    in_reg[96]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  in_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.365    in_reg[100]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  in_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.479    in_reg[104]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  in_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.593    in_reg[108]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  in_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.707    in_reg[112]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  in_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    in_reg[116]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  in_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.935    in_reg[120]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  in_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    in_reg[124]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  in_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.163    in_reg[128]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  in_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.277    in_reg[132]_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.391 r  in_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.391    in_reg[136]_i_1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.505 r  in_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.506    in_reg[140]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  in_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    in_reg[144]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  in_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    in_reg[148]_i_1_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.848 r  in_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.848    in_reg[152]_i_1_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.962 r  in_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.962    in_reg[156]_i_1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.076 r  in_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.076    in_reg[160]_i_1_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.190 r  in_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.190    in_reg[164]_i_1_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.304 r  in_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    in_reg[168]_i_1_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.418 r  in_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.418    in_reg[172]_i_1_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.532 r  in_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.532    in_reg[176]_i_1_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  in_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.646    in_reg[180]_i_1_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  in_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.760    in_reg[184]_i_1_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  in_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.874    in_reg[188]_i_1_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  in_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.988    in_reg[192]_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  in_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.102    in_reg[196]_i_1_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  in_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.216    in_reg[200]_i_1_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  in_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.330    in_reg[204]_i_1_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  in_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.444    in_reg[208]_i_1_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  in_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.558    in_reg[212]_i_1_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  in_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.672    in_reg[216]_i_1_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  in_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.786    in_reg[220]_i_1_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  in_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.900    in_reg[224]_i_1_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  in_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.014    in_reg[228]_i_1_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  in_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.128    in_reg[232]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  in_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.242    in_reg[236]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  in_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.365    in_reg[240]_i_1_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.479 r  in_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.479    in_reg[244]_i_1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.593 r  in_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.593    in_reg[248]_i_1_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  in_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.707    in_reg[252]_i_1_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  in_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.821    in_reg[256]_i_1_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  in_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.935    in_reg[260]_i_1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.049 r  in_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.049    in_reg[264]_i_1_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.163 r  in_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.163    in_reg[268]_i_1_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.277 r  in_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.277    in_reg[272]_i_1_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.391 r  in_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.391    in_reg[276]_i_1_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.505 r  in_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.505    in_reg[280]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  in_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.619    in_reg[284]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  in_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.733    in_reg[288]_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.847 r  in_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.847    in_reg[292]_i_1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.961 r  in_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.961    in_reg[296]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  in_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.075    in_reg[300]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.189 r  in_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.189    in_reg[304]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  in_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.303    in_reg[308]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  in_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.417    in_reg[312]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.531 r  in_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.531    in_reg[316]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.645 r  in_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.645    in_reg[320]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.759 r  in_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.759    in_reg[324]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.873 r  in_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.873    in_reg[328]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.987 r  in_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.987    in_reg[332]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.101 r  in_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.101    in_reg[336]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.215 r  in_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.216    in_reg[340]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  in_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.330    in_reg[344]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  in_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.444    in_reg[348]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  in_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.558    in_reg[352]_i_1_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  in_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.672    in_reg[356]_i_1_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.786 r  in_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.786    in_reg[360]_i_1_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.900 r  in_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.900    in_reg[364]_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.014 r  in_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.014    in_reg[368]_i_1_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.128 r  in_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.128    in_reg[372]_i_1_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.242 r  in_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.242    in_reg[376]_i_1_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.356 r  in_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.356    in_reg[380]_i_1_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.470 r  in_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.470    in_reg[384]_i_1_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  in_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.584    in_reg[388]_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  in_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.698    in_reg[392]_i_1_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  in_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.812    in_reg[396]_i_1_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  in_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.926    in_reg[400]_i_1_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  in_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.040    in_reg[404]_i_1_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  in_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.154    in_reg[408]_i_1_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.268 r  in_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.268    in_reg[412]_i_1_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  in_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.382    in_reg[416]_i_1_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.496 r  in_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.496    in_reg[420]_i_1_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.610 r  in_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.610    in_reg[424]_i_1_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.724 r  in_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.724    in_reg[428]_i_1_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.838 r  in_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.838    in_reg[432]_i_1_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  in_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.952    in_reg[436]_i_1_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  in_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.075    in_reg[440]_i_1_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.189 r  in_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.189    in_reg[444]_i_1_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  in_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.303    in_reg[448]_i_1_n_0
    SLICE_X51Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.417 r  in_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.417    in_reg[452]_i_1_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.531 r  in_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.531    in_reg[456]_i_1_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.645 r  in_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.645    in_reg[460]_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.759 r  in_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.759    in_reg[464]_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.873 r  in_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.873    in_reg[468]_i_1_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.987 r  in_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.987    in_reg[472]_i_1_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.101 r  in_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.101    in_reg[476]_i_1_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  in_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.215    in_reg[480]_i_1_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  in_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.329    in_reg[484]_i_1_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.443 r  in_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.443    in_reg[488]_i_1_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.557 r  in_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.557    in_reg[492]_i_1_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.671 r  in_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.671    in_reg[496]_i_1_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.785 r  in_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.785    in_reg[500]_i_1_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.119 r  in_reg[504]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.119    in_reg[504]_i_1_n_6
    SLICE_X51Y140        FDRE                                         r  in_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    53.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         1.548    55.048    clk_IBUF_BUFG
    SLICE_X51Y140        FDRE                                         r  in_reg[505]/C
                         clock pessimism              0.193    55.241    
                         clock uncertainty           -0.035    55.206    
    SLICE_X51Y140        FDRE (Setup_fdre_C_D)        0.062    55.268    in_reg[505]
  -------------------------------------------------------------------
                         required time                         55.268    
                         arrival time                         -22.119    
  -------------------------------------------------------------------
                         slack                                 33.149    

Slack (MET) :             33.170ns  (required time - arrival time)
  Source:                 in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.397ns  (logic 15.123ns (92.233%)  route 1.274ns (7.768%))
  Logic Levels:           122  (CARRY4=122)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 55.048 - 50.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         2.016     5.701    clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     6.157 r  in_reg[21]/Q
                         net (fo=33, routed)          1.245     7.402    in_reg[21]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.076 r  in_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.076    in_reg[20]_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  in_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    in_reg[24]_i_1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  in_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.304    in_reg[28]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.418 r  in_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    in_reg[32]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  in_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    in_reg[36]_i_1_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  in_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.655    in_reg[40]_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.769 r  in_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.769    in_reg[44]_i_1_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  in_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.883    in_reg[48]_i_1_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  in_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.997    in_reg[52]_i_1_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  in_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.111    in_reg[56]_i_1_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  in_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.225    in_reg[60]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  in_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.339    in_reg[64]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  in_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    in_reg[68]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  in_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    in_reg[72]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  in_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    in_reg[76]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  in_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    in_reg[80]_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  in_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    in_reg[84]_i_1_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  in_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    in_reg[88]_i_1_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  in_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    in_reg[92]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  in_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    in_reg[96]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  in_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.365    in_reg[100]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  in_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.479    in_reg[104]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  in_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.593    in_reg[108]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  in_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.707    in_reg[112]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  in_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    in_reg[116]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  in_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.935    in_reg[120]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  in_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    in_reg[124]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  in_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.163    in_reg[128]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  in_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.277    in_reg[132]_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.391 r  in_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.391    in_reg[136]_i_1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.505 r  in_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.506    in_reg[140]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  in_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    in_reg[144]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  in_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    in_reg[148]_i_1_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.848 r  in_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.848    in_reg[152]_i_1_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.962 r  in_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.962    in_reg[156]_i_1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.076 r  in_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.076    in_reg[160]_i_1_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.190 r  in_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.190    in_reg[164]_i_1_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.304 r  in_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    in_reg[168]_i_1_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.418 r  in_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.418    in_reg[172]_i_1_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.532 r  in_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.532    in_reg[176]_i_1_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  in_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.646    in_reg[180]_i_1_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  in_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.760    in_reg[184]_i_1_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  in_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.874    in_reg[188]_i_1_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  in_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.988    in_reg[192]_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  in_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.102    in_reg[196]_i_1_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  in_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.216    in_reg[200]_i_1_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  in_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.330    in_reg[204]_i_1_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  in_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.444    in_reg[208]_i_1_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  in_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.558    in_reg[212]_i_1_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  in_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.672    in_reg[216]_i_1_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  in_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.786    in_reg[220]_i_1_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  in_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.900    in_reg[224]_i_1_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  in_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.014    in_reg[228]_i_1_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  in_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.128    in_reg[232]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  in_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.242    in_reg[236]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  in_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.365    in_reg[240]_i_1_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.479 r  in_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.479    in_reg[244]_i_1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.593 r  in_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.593    in_reg[248]_i_1_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  in_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.707    in_reg[252]_i_1_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  in_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.821    in_reg[256]_i_1_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  in_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.935    in_reg[260]_i_1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.049 r  in_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.049    in_reg[264]_i_1_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.163 r  in_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.163    in_reg[268]_i_1_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.277 r  in_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.277    in_reg[272]_i_1_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.391 r  in_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.391    in_reg[276]_i_1_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.505 r  in_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.505    in_reg[280]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  in_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.619    in_reg[284]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  in_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.733    in_reg[288]_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.847 r  in_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.847    in_reg[292]_i_1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.961 r  in_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.961    in_reg[296]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  in_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.075    in_reg[300]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.189 r  in_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.189    in_reg[304]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  in_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.303    in_reg[308]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  in_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.417    in_reg[312]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.531 r  in_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.531    in_reg[316]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.645 r  in_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.645    in_reg[320]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.759 r  in_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.759    in_reg[324]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.873 r  in_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.873    in_reg[328]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.987 r  in_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.987    in_reg[332]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.101 r  in_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.101    in_reg[336]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.215 r  in_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.216    in_reg[340]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  in_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.330    in_reg[344]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  in_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.444    in_reg[348]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  in_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.558    in_reg[352]_i_1_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  in_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.672    in_reg[356]_i_1_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.786 r  in_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.786    in_reg[360]_i_1_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.900 r  in_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.900    in_reg[364]_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.014 r  in_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.014    in_reg[368]_i_1_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.128 r  in_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.128    in_reg[372]_i_1_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.242 r  in_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.242    in_reg[376]_i_1_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.356 r  in_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.356    in_reg[380]_i_1_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.470 r  in_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.470    in_reg[384]_i_1_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  in_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.584    in_reg[388]_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  in_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.698    in_reg[392]_i_1_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  in_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.812    in_reg[396]_i_1_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  in_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.926    in_reg[400]_i_1_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  in_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.040    in_reg[404]_i_1_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  in_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.154    in_reg[408]_i_1_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.268 r  in_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.268    in_reg[412]_i_1_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  in_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.382    in_reg[416]_i_1_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.496 r  in_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.496    in_reg[420]_i_1_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.610 r  in_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.610    in_reg[424]_i_1_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.724 r  in_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.724    in_reg[428]_i_1_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.838 r  in_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.838    in_reg[432]_i_1_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  in_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.952    in_reg[436]_i_1_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  in_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.075    in_reg[440]_i_1_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.189 r  in_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.189    in_reg[444]_i_1_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  in_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.303    in_reg[448]_i_1_n_0
    SLICE_X51Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.417 r  in_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.417    in_reg[452]_i_1_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.531 r  in_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.531    in_reg[456]_i_1_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.645 r  in_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.645    in_reg[460]_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.759 r  in_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.759    in_reg[464]_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.873 r  in_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.873    in_reg[468]_i_1_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.987 r  in_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.987    in_reg[472]_i_1_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.101 r  in_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.101    in_reg[476]_i_1_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  in_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.215    in_reg[480]_i_1_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  in_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.329    in_reg[484]_i_1_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.443 r  in_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.443    in_reg[488]_i_1_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.557 r  in_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.557    in_reg[492]_i_1_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.671 r  in_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.671    in_reg[496]_i_1_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.785 r  in_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.785    in_reg[500]_i_1_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.098 r  in_reg[504]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.098    in_reg[504]_i_1_n_4
    SLICE_X51Y140        FDRE                                         r  in_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    53.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         1.548    55.048    clk_IBUF_BUFG
    SLICE_X51Y140        FDRE                                         r  in_reg[507]/C
                         clock pessimism              0.193    55.241    
                         clock uncertainty           -0.035    55.206    
    SLICE_X51Y140        FDRE (Setup_fdre_C_D)        0.062    55.268    in_reg[507]
  -------------------------------------------------------------------
                         required time                         55.268    
                         arrival time                         -22.098    
  -------------------------------------------------------------------
                         slack                                 33.170    

Slack (MET) :             33.244ns  (required time - arrival time)
  Source:                 in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.323ns  (logic 15.049ns (92.197%)  route 1.274ns (7.803%))
  Logic Levels:           122  (CARRY4=122)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 55.048 - 50.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         2.016     5.701    clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     6.157 r  in_reg[21]/Q
                         net (fo=33, routed)          1.245     7.402    in_reg[21]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.076 r  in_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.076    in_reg[20]_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  in_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    in_reg[24]_i_1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  in_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.304    in_reg[28]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.418 r  in_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    in_reg[32]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  in_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    in_reg[36]_i_1_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  in_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.655    in_reg[40]_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.769 r  in_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.769    in_reg[44]_i_1_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  in_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.883    in_reg[48]_i_1_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  in_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.997    in_reg[52]_i_1_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  in_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.111    in_reg[56]_i_1_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  in_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.225    in_reg[60]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  in_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.339    in_reg[64]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  in_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    in_reg[68]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  in_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    in_reg[72]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  in_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    in_reg[76]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  in_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    in_reg[80]_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  in_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    in_reg[84]_i_1_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  in_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    in_reg[88]_i_1_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  in_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    in_reg[92]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  in_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    in_reg[96]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  in_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.365    in_reg[100]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  in_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.479    in_reg[104]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  in_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.593    in_reg[108]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  in_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.707    in_reg[112]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  in_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    in_reg[116]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  in_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.935    in_reg[120]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  in_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    in_reg[124]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  in_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.163    in_reg[128]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  in_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.277    in_reg[132]_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.391 r  in_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.391    in_reg[136]_i_1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.505 r  in_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.506    in_reg[140]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  in_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    in_reg[144]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  in_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    in_reg[148]_i_1_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.848 r  in_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.848    in_reg[152]_i_1_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.962 r  in_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.962    in_reg[156]_i_1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.076 r  in_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.076    in_reg[160]_i_1_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.190 r  in_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.190    in_reg[164]_i_1_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.304 r  in_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    in_reg[168]_i_1_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.418 r  in_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.418    in_reg[172]_i_1_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.532 r  in_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.532    in_reg[176]_i_1_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  in_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.646    in_reg[180]_i_1_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  in_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.760    in_reg[184]_i_1_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  in_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.874    in_reg[188]_i_1_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  in_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.988    in_reg[192]_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  in_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.102    in_reg[196]_i_1_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  in_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.216    in_reg[200]_i_1_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  in_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.330    in_reg[204]_i_1_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  in_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.444    in_reg[208]_i_1_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  in_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.558    in_reg[212]_i_1_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  in_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.672    in_reg[216]_i_1_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  in_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.786    in_reg[220]_i_1_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  in_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.900    in_reg[224]_i_1_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  in_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.014    in_reg[228]_i_1_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  in_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.128    in_reg[232]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  in_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.242    in_reg[236]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  in_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.365    in_reg[240]_i_1_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.479 r  in_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.479    in_reg[244]_i_1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.593 r  in_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.593    in_reg[248]_i_1_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  in_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.707    in_reg[252]_i_1_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  in_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.821    in_reg[256]_i_1_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  in_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.935    in_reg[260]_i_1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.049 r  in_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.049    in_reg[264]_i_1_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.163 r  in_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.163    in_reg[268]_i_1_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.277 r  in_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.277    in_reg[272]_i_1_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.391 r  in_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.391    in_reg[276]_i_1_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.505 r  in_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.505    in_reg[280]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  in_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.619    in_reg[284]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  in_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.733    in_reg[288]_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.847 r  in_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.847    in_reg[292]_i_1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.961 r  in_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.961    in_reg[296]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  in_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.075    in_reg[300]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.189 r  in_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.189    in_reg[304]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  in_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.303    in_reg[308]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  in_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.417    in_reg[312]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.531 r  in_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.531    in_reg[316]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.645 r  in_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.645    in_reg[320]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.759 r  in_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.759    in_reg[324]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.873 r  in_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.873    in_reg[328]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.987 r  in_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.987    in_reg[332]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.101 r  in_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.101    in_reg[336]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.215 r  in_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.216    in_reg[340]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  in_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.330    in_reg[344]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  in_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.444    in_reg[348]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  in_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.558    in_reg[352]_i_1_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  in_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.672    in_reg[356]_i_1_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.786 r  in_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.786    in_reg[360]_i_1_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.900 r  in_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.900    in_reg[364]_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.014 r  in_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.014    in_reg[368]_i_1_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.128 r  in_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.128    in_reg[372]_i_1_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.242 r  in_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.242    in_reg[376]_i_1_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.356 r  in_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.356    in_reg[380]_i_1_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.470 r  in_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.470    in_reg[384]_i_1_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  in_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.584    in_reg[388]_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  in_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.698    in_reg[392]_i_1_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  in_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.812    in_reg[396]_i_1_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  in_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.926    in_reg[400]_i_1_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  in_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.040    in_reg[404]_i_1_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  in_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.154    in_reg[408]_i_1_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.268 r  in_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.268    in_reg[412]_i_1_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  in_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.382    in_reg[416]_i_1_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.496 r  in_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.496    in_reg[420]_i_1_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.610 r  in_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.610    in_reg[424]_i_1_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.724 r  in_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.724    in_reg[428]_i_1_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.838 r  in_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.838    in_reg[432]_i_1_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  in_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.952    in_reg[436]_i_1_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  in_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.075    in_reg[440]_i_1_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.189 r  in_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.189    in_reg[444]_i_1_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  in_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.303    in_reg[448]_i_1_n_0
    SLICE_X51Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.417 r  in_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.417    in_reg[452]_i_1_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.531 r  in_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.531    in_reg[456]_i_1_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.645 r  in_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.645    in_reg[460]_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.759 r  in_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.759    in_reg[464]_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.873 r  in_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.873    in_reg[468]_i_1_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.987 r  in_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.987    in_reg[472]_i_1_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.101 r  in_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.101    in_reg[476]_i_1_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  in_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.215    in_reg[480]_i_1_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  in_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.329    in_reg[484]_i_1_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.443 r  in_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.443    in_reg[488]_i_1_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.557 r  in_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.557    in_reg[492]_i_1_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.671 r  in_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.671    in_reg[496]_i_1_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.785 r  in_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.785    in_reg[500]_i_1_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.024 r  in_reg[504]_i_1/O[2]
                         net (fo=1, routed)           0.000    22.024    in_reg[504]_i_1_n_5
    SLICE_X51Y140        FDRE                                         r  in_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    53.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         1.548    55.048    clk_IBUF_BUFG
    SLICE_X51Y140        FDRE                                         r  in_reg[506]/C
                         clock pessimism              0.193    55.241    
                         clock uncertainty           -0.035    55.206    
    SLICE_X51Y140        FDRE (Setup_fdre_C_D)        0.062    55.268    in_reg[506]
  -------------------------------------------------------------------
                         required time                         55.268    
                         arrival time                         -22.024    
  -------------------------------------------------------------------
                         slack                                 33.244    

Slack (MET) :             33.260ns  (required time - arrival time)
  Source:                 in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[504]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.307ns  (logic 15.033ns (92.190%)  route 1.274ns (7.810%))
  Logic Levels:           122  (CARRY4=122)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 55.048 - 50.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         2.016     5.701    clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     6.157 r  in_reg[21]/Q
                         net (fo=33, routed)          1.245     7.402    in_reg[21]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.076 r  in_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.076    in_reg[20]_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  in_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    in_reg[24]_i_1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  in_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.304    in_reg[28]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.418 r  in_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    in_reg[32]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  in_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    in_reg[36]_i_1_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  in_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.655    in_reg[40]_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.769 r  in_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.769    in_reg[44]_i_1_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  in_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.883    in_reg[48]_i_1_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  in_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.997    in_reg[52]_i_1_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  in_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.111    in_reg[56]_i_1_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  in_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.225    in_reg[60]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  in_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.339    in_reg[64]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  in_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    in_reg[68]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  in_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    in_reg[72]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  in_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    in_reg[76]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  in_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    in_reg[80]_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  in_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    in_reg[84]_i_1_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  in_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    in_reg[88]_i_1_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  in_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    in_reg[92]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  in_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    in_reg[96]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  in_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.365    in_reg[100]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  in_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.479    in_reg[104]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  in_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.593    in_reg[108]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  in_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.707    in_reg[112]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  in_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    in_reg[116]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  in_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.935    in_reg[120]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  in_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    in_reg[124]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  in_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.163    in_reg[128]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  in_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.277    in_reg[132]_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.391 r  in_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.391    in_reg[136]_i_1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.505 r  in_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.506    in_reg[140]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  in_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    in_reg[144]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  in_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    in_reg[148]_i_1_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.848 r  in_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.848    in_reg[152]_i_1_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.962 r  in_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.962    in_reg[156]_i_1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.076 r  in_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.076    in_reg[160]_i_1_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.190 r  in_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.190    in_reg[164]_i_1_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.304 r  in_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    in_reg[168]_i_1_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.418 r  in_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.418    in_reg[172]_i_1_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.532 r  in_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.532    in_reg[176]_i_1_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  in_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.646    in_reg[180]_i_1_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  in_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.760    in_reg[184]_i_1_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  in_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.874    in_reg[188]_i_1_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  in_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.988    in_reg[192]_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  in_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.102    in_reg[196]_i_1_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  in_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.216    in_reg[200]_i_1_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  in_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.330    in_reg[204]_i_1_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  in_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.444    in_reg[208]_i_1_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  in_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.558    in_reg[212]_i_1_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  in_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.672    in_reg[216]_i_1_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  in_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.786    in_reg[220]_i_1_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  in_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.900    in_reg[224]_i_1_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  in_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.014    in_reg[228]_i_1_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  in_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.128    in_reg[232]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  in_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.242    in_reg[236]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  in_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.365    in_reg[240]_i_1_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.479 r  in_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.479    in_reg[244]_i_1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.593 r  in_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.593    in_reg[248]_i_1_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  in_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.707    in_reg[252]_i_1_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  in_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.821    in_reg[256]_i_1_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  in_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.935    in_reg[260]_i_1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.049 r  in_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.049    in_reg[264]_i_1_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.163 r  in_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.163    in_reg[268]_i_1_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.277 r  in_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.277    in_reg[272]_i_1_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.391 r  in_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.391    in_reg[276]_i_1_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.505 r  in_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.505    in_reg[280]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  in_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.619    in_reg[284]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  in_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.733    in_reg[288]_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.847 r  in_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.847    in_reg[292]_i_1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.961 r  in_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.961    in_reg[296]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  in_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.075    in_reg[300]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.189 r  in_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.189    in_reg[304]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  in_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.303    in_reg[308]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  in_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.417    in_reg[312]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.531 r  in_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.531    in_reg[316]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.645 r  in_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.645    in_reg[320]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.759 r  in_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.759    in_reg[324]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.873 r  in_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.873    in_reg[328]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.987 r  in_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.987    in_reg[332]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.101 r  in_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.101    in_reg[336]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.215 r  in_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.216    in_reg[340]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  in_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.330    in_reg[344]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  in_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.444    in_reg[348]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  in_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.558    in_reg[352]_i_1_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  in_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.672    in_reg[356]_i_1_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.786 r  in_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.786    in_reg[360]_i_1_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.900 r  in_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.900    in_reg[364]_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.014 r  in_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.014    in_reg[368]_i_1_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.128 r  in_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.128    in_reg[372]_i_1_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.242 r  in_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.242    in_reg[376]_i_1_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.356 r  in_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.356    in_reg[380]_i_1_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.470 r  in_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.470    in_reg[384]_i_1_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  in_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.584    in_reg[388]_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  in_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.698    in_reg[392]_i_1_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  in_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.812    in_reg[396]_i_1_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  in_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.926    in_reg[400]_i_1_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  in_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.040    in_reg[404]_i_1_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  in_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.154    in_reg[408]_i_1_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.268 r  in_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.268    in_reg[412]_i_1_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  in_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.382    in_reg[416]_i_1_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.496 r  in_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.496    in_reg[420]_i_1_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.610 r  in_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.610    in_reg[424]_i_1_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.724 r  in_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.724    in_reg[428]_i_1_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.838 r  in_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.838    in_reg[432]_i_1_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  in_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.952    in_reg[436]_i_1_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  in_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.075    in_reg[440]_i_1_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.189 r  in_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.189    in_reg[444]_i_1_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  in_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.303    in_reg[448]_i_1_n_0
    SLICE_X51Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.417 r  in_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.417    in_reg[452]_i_1_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.531 r  in_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.531    in_reg[456]_i_1_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.645 r  in_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.645    in_reg[460]_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.759 r  in_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.759    in_reg[464]_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.873 r  in_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.873    in_reg[468]_i_1_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.987 r  in_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.987    in_reg[472]_i_1_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.101 r  in_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.101    in_reg[476]_i_1_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  in_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.215    in_reg[480]_i_1_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  in_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.329    in_reg[484]_i_1_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.443 r  in_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.443    in_reg[488]_i_1_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.557 r  in_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.557    in_reg[492]_i_1_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.671 r  in_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.671    in_reg[496]_i_1_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.785 r  in_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.785    in_reg[500]_i_1_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.008 r  in_reg[504]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.008    in_reg[504]_i_1_n_7
    SLICE_X51Y140        FDRE                                         r  in_reg[504]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    53.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         1.548    55.048    clk_IBUF_BUFG
    SLICE_X51Y140        FDRE                                         r  in_reg[504]/C
                         clock pessimism              0.193    55.241    
                         clock uncertainty           -0.035    55.206    
    SLICE_X51Y140        FDRE (Setup_fdre_C_D)        0.062    55.268    in_reg[504]
  -------------------------------------------------------------------
                         required time                         55.268    
                         arrival time                         -22.008    
  -------------------------------------------------------------------
                         slack                                 33.260    

Slack (MET) :             33.263ns  (required time - arrival time)
  Source:                 in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[501]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.304ns  (logic 15.030ns (92.188%)  route 1.274ns (7.812%))
  Logic Levels:           121  (CARRY4=121)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 55.048 - 50.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         2.016     5.701    clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     6.157 r  in_reg[21]/Q
                         net (fo=33, routed)          1.245     7.402    in_reg[21]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.076 r  in_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.076    in_reg[20]_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  in_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    in_reg[24]_i_1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  in_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.304    in_reg[28]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.418 r  in_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    in_reg[32]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  in_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    in_reg[36]_i_1_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  in_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.655    in_reg[40]_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.769 r  in_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.769    in_reg[44]_i_1_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  in_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.883    in_reg[48]_i_1_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  in_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.997    in_reg[52]_i_1_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  in_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.111    in_reg[56]_i_1_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  in_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.225    in_reg[60]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  in_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.339    in_reg[64]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  in_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    in_reg[68]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  in_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    in_reg[72]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  in_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    in_reg[76]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  in_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    in_reg[80]_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  in_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    in_reg[84]_i_1_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  in_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    in_reg[88]_i_1_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  in_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    in_reg[92]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  in_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    in_reg[96]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  in_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.365    in_reg[100]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  in_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.479    in_reg[104]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  in_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.593    in_reg[108]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  in_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.707    in_reg[112]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  in_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    in_reg[116]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  in_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.935    in_reg[120]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  in_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    in_reg[124]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  in_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.163    in_reg[128]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  in_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.277    in_reg[132]_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.391 r  in_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.391    in_reg[136]_i_1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.505 r  in_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.506    in_reg[140]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  in_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    in_reg[144]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  in_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    in_reg[148]_i_1_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.848 r  in_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.848    in_reg[152]_i_1_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.962 r  in_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.962    in_reg[156]_i_1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.076 r  in_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.076    in_reg[160]_i_1_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.190 r  in_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.190    in_reg[164]_i_1_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.304 r  in_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    in_reg[168]_i_1_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.418 r  in_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.418    in_reg[172]_i_1_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.532 r  in_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.532    in_reg[176]_i_1_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  in_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.646    in_reg[180]_i_1_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  in_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.760    in_reg[184]_i_1_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  in_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.874    in_reg[188]_i_1_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  in_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.988    in_reg[192]_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  in_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.102    in_reg[196]_i_1_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  in_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.216    in_reg[200]_i_1_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  in_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.330    in_reg[204]_i_1_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  in_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.444    in_reg[208]_i_1_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  in_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.558    in_reg[212]_i_1_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  in_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.672    in_reg[216]_i_1_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  in_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.786    in_reg[220]_i_1_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  in_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.900    in_reg[224]_i_1_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  in_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.014    in_reg[228]_i_1_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  in_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.128    in_reg[232]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  in_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.242    in_reg[236]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  in_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.365    in_reg[240]_i_1_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.479 r  in_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.479    in_reg[244]_i_1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.593 r  in_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.593    in_reg[248]_i_1_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  in_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.707    in_reg[252]_i_1_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  in_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.821    in_reg[256]_i_1_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  in_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.935    in_reg[260]_i_1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.049 r  in_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.049    in_reg[264]_i_1_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.163 r  in_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.163    in_reg[268]_i_1_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.277 r  in_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.277    in_reg[272]_i_1_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.391 r  in_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.391    in_reg[276]_i_1_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.505 r  in_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.505    in_reg[280]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  in_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.619    in_reg[284]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  in_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.733    in_reg[288]_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.847 r  in_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.847    in_reg[292]_i_1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.961 r  in_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.961    in_reg[296]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  in_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.075    in_reg[300]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.189 r  in_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.189    in_reg[304]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  in_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.303    in_reg[308]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  in_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.417    in_reg[312]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.531 r  in_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.531    in_reg[316]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.645 r  in_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.645    in_reg[320]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.759 r  in_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.759    in_reg[324]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.873 r  in_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.873    in_reg[328]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.987 r  in_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.987    in_reg[332]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.101 r  in_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.101    in_reg[336]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.215 r  in_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.216    in_reg[340]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  in_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.330    in_reg[344]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  in_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.444    in_reg[348]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  in_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.558    in_reg[352]_i_1_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  in_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.672    in_reg[356]_i_1_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.786 r  in_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.786    in_reg[360]_i_1_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.900 r  in_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.900    in_reg[364]_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.014 r  in_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.014    in_reg[368]_i_1_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.128 r  in_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.128    in_reg[372]_i_1_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.242 r  in_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.242    in_reg[376]_i_1_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.356 r  in_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.356    in_reg[380]_i_1_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.470 r  in_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.470    in_reg[384]_i_1_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  in_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.584    in_reg[388]_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  in_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.698    in_reg[392]_i_1_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  in_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.812    in_reg[396]_i_1_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  in_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.926    in_reg[400]_i_1_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  in_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.040    in_reg[404]_i_1_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  in_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.154    in_reg[408]_i_1_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.268 r  in_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.268    in_reg[412]_i_1_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  in_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.382    in_reg[416]_i_1_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.496 r  in_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.496    in_reg[420]_i_1_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.610 r  in_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.610    in_reg[424]_i_1_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.724 r  in_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.724    in_reg[428]_i_1_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.838 r  in_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.838    in_reg[432]_i_1_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  in_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.952    in_reg[436]_i_1_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  in_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.075    in_reg[440]_i_1_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.189 r  in_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.189    in_reg[444]_i_1_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  in_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.303    in_reg[448]_i_1_n_0
    SLICE_X51Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.417 r  in_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.417    in_reg[452]_i_1_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.531 r  in_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.531    in_reg[456]_i_1_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.645 r  in_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.645    in_reg[460]_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.759 r  in_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.759    in_reg[464]_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.873 r  in_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.873    in_reg[468]_i_1_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.987 r  in_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.987    in_reg[472]_i_1_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.101 r  in_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.101    in_reg[476]_i_1_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  in_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.215    in_reg[480]_i_1_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  in_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.329    in_reg[484]_i_1_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.443 r  in_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.443    in_reg[488]_i_1_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.557 r  in_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.557    in_reg[492]_i_1_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.671 r  in_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.671    in_reg[496]_i_1_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.005 r  in_reg[500]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.005    in_reg[500]_i_1_n_6
    SLICE_X51Y139        FDRE                                         r  in_reg[501]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    53.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         1.548    55.048    clk_IBUF_BUFG
    SLICE_X51Y139        FDRE                                         r  in_reg[501]/C
                         clock pessimism              0.193    55.241    
                         clock uncertainty           -0.035    55.206    
    SLICE_X51Y139        FDRE (Setup_fdre_C_D)        0.062    55.268    in_reg[501]
  -------------------------------------------------------------------
                         required time                         55.268    
                         arrival time                         -22.005    
  -------------------------------------------------------------------
                         slack                                 33.263    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[503]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.283ns  (logic 15.009ns (92.178%)  route 1.274ns (7.822%))
  Logic Levels:           121  (CARRY4=121)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 55.048 - 50.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         2.016     5.701    clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     6.157 r  in_reg[21]/Q
                         net (fo=33, routed)          1.245     7.402    in_reg[21]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.076 r  in_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.076    in_reg[20]_i_1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  in_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    in_reg[24]_i_1_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  in_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.304    in_reg[28]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.418 r  in_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    in_reg[32]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  in_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    in_reg[36]_i_1_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  in_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.655    in_reg[40]_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.769 r  in_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.769    in_reg[44]_i_1_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  in_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.883    in_reg[48]_i_1_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  in_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.997    in_reg[52]_i_1_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  in_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.111    in_reg[56]_i_1_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  in_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.225    in_reg[60]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  in_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.339    in_reg[64]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  in_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    in_reg[68]_i_1_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  in_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    in_reg[72]_i_1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  in_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    in_reg[76]_i_1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  in_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    in_reg[80]_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  in_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    in_reg[84]_i_1_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  in_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    in_reg[88]_i_1_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  in_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    in_reg[92]_i_1_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  in_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    in_reg[96]_i_1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  in_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.365    in_reg[100]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  in_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.479    in_reg[104]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  in_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.593    in_reg[108]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  in_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.707    in_reg[112]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  in_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    in_reg[116]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  in_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.935    in_reg[120]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  in_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    in_reg[124]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  in_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.163    in_reg[128]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  in_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.277    in_reg[132]_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.391 r  in_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.391    in_reg[136]_i_1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.505 r  in_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.506    in_reg[140]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  in_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    in_reg[144]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  in_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    in_reg[148]_i_1_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.848 r  in_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.848    in_reg[152]_i_1_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.962 r  in_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.962    in_reg[156]_i_1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.076 r  in_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.076    in_reg[160]_i_1_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.190 r  in_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.190    in_reg[164]_i_1_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.304 r  in_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    in_reg[168]_i_1_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.418 r  in_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.418    in_reg[172]_i_1_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.532 r  in_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.532    in_reg[176]_i_1_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  in_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.646    in_reg[180]_i_1_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  in_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.760    in_reg[184]_i_1_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  in_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.874    in_reg[188]_i_1_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  in_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.988    in_reg[192]_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  in_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.102    in_reg[196]_i_1_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  in_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.216    in_reg[200]_i_1_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  in_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.330    in_reg[204]_i_1_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  in_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.444    in_reg[208]_i_1_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  in_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.558    in_reg[212]_i_1_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  in_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.672    in_reg[216]_i_1_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  in_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.786    in_reg[220]_i_1_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  in_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.900    in_reg[224]_i_1_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  in_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.014    in_reg[228]_i_1_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  in_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.128    in_reg[232]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  in_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.242    in_reg[236]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  in_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.365    in_reg[240]_i_1_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.479 r  in_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.479    in_reg[244]_i_1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.593 r  in_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.593    in_reg[248]_i_1_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  in_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.707    in_reg[252]_i_1_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  in_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.821    in_reg[256]_i_1_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  in_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.935    in_reg[260]_i_1_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.049 r  in_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.049    in_reg[264]_i_1_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.163 r  in_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.163    in_reg[268]_i_1_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.277 r  in_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.277    in_reg[272]_i_1_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.391 r  in_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.391    in_reg[276]_i_1_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.505 r  in_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.505    in_reg[280]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  in_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.619    in_reg[284]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  in_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.733    in_reg[288]_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.847 r  in_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.847    in_reg[292]_i_1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.961 r  in_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.961    in_reg[296]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  in_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.075    in_reg[300]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.189 r  in_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.189    in_reg[304]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  in_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.303    in_reg[308]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  in_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.417    in_reg[312]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.531 r  in_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.531    in_reg[316]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.645 r  in_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.645    in_reg[320]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.759 r  in_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.759    in_reg[324]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.873 r  in_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.873    in_reg[328]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.987 r  in_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.987    in_reg[332]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.101 r  in_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.101    in_reg[336]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.215 r  in_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.216    in_reg[340]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.330 r  in_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.330    in_reg[344]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  in_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.444    in_reg[348]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  in_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.558    in_reg[352]_i_1_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  in_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.672    in_reg[356]_i_1_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.786 r  in_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.786    in_reg[360]_i_1_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.900 r  in_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.900    in_reg[364]_i_1_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.014 r  in_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.014    in_reg[368]_i_1_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.128 r  in_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.128    in_reg[372]_i_1_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.242 r  in_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.242    in_reg[376]_i_1_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.356 r  in_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.356    in_reg[380]_i_1_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.470 r  in_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.470    in_reg[384]_i_1_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  in_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.584    in_reg[388]_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  in_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.698    in_reg[392]_i_1_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  in_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.812    in_reg[396]_i_1_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  in_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.926    in_reg[400]_i_1_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  in_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.040    in_reg[404]_i_1_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  in_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.154    in_reg[408]_i_1_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.268 r  in_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.268    in_reg[412]_i_1_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  in_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.382    in_reg[416]_i_1_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.496 r  in_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.496    in_reg[420]_i_1_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.610 r  in_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.610    in_reg[424]_i_1_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.724 r  in_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.724    in_reg[428]_i_1_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.838 r  in_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.838    in_reg[432]_i_1_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  in_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.952    in_reg[436]_i_1_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  in_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.075    in_reg[440]_i_1_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.189 r  in_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.189    in_reg[444]_i_1_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  in_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.303    in_reg[448]_i_1_n_0
    SLICE_X51Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.417 r  in_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.417    in_reg[452]_i_1_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.531 r  in_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.531    in_reg[456]_i_1_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.645 r  in_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.645    in_reg[460]_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.759 r  in_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.759    in_reg[464]_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.873 r  in_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.873    in_reg[468]_i_1_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.987 r  in_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.987    in_reg[472]_i_1_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.101 r  in_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.101    in_reg[476]_i_1_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  in_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.215    in_reg[480]_i_1_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  in_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.329    in_reg[484]_i_1_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.443 r  in_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.443    in_reg[488]_i_1_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.557 r  in_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.557    in_reg[492]_i_1_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.671 r  in_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.671    in_reg[496]_i_1_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.984 r  in_reg[500]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.984    in_reg[500]_i_1_n_4
    SLICE_X51Y139        FDRE                                         r  in_reg[503]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    53.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         1.548    55.048    clk_IBUF_BUFG
    SLICE_X51Y139        FDRE                                         r  in_reg[503]/C
                         clock pessimism              0.193    55.241    
                         clock uncertainty           -0.035    55.206    
    SLICE_X51Y139        FDRE (Setup_fdre_C_D)        0.062    55.268    in_reg[503]
  -------------------------------------------------------------------
                         required time                         55.268    
                         arrival time                         -21.984    
  -------------------------------------------------------------------
                         slack                                 33.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 in_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.725     1.670    clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  in_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  in_reg[143]/Q
                         net (fo=33, routed)          0.120     1.931    in_reg[143]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.091 r  in_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.092    in_reg[140]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.146 r  in_reg[144]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.146    in_reg[144]_i_1_n_7
    SLICE_X51Y50         FDRE                                         r  in_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.927     2.120    clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  in_reg[144]/C
                         clock pessimism             -0.257     1.863    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.968    in_reg[144]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 in_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.725     1.670    clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  in_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  in_reg[143]/Q
                         net (fo=33, routed)          0.120     1.931    in_reg[143]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.091 r  in_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.092    in_reg[140]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.157 r  in_reg[144]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.157    in_reg[144]_i_1_n_5
    SLICE_X51Y50         FDRE                                         r  in_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.927     2.120    clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  in_reg[146]/C
                         clock pessimism             -0.257     1.863    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.968    in_reg[146]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 in_reg[343]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[344]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.355ns (71.404%)  route 0.142ns (28.596%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.653     1.598    clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  in_reg[343]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  in_reg[343]/Q
                         net (fo=33, routed)          0.141     1.881    in_reg[343]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.041 r  in_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.041    in_reg[340]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.095 r  in_reg[344]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.095    in_reg[344]_i_1_n_7
    SLICE_X51Y100        FDRE                                         r  in_reg[344]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.857     2.050    clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  in_reg[344]/C
                         clock pessimism             -0.253     1.797    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.902    in_reg[344]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 in_reg[343]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[346]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.366ns (72.023%)  route 0.142ns (27.977%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.653     1.598    clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  in_reg[343]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  in_reg[343]/Q
                         net (fo=33, routed)          0.141     1.881    in_reg[343]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.041 r  in_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.041    in_reg[340]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.106 r  in_reg[344]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.106    in_reg[344]_i_1_n_5
    SLICE_X51Y100        FDRE                                         r  in_reg[346]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.857     2.050    clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  in_reg[346]/C
                         clock pessimism             -0.253     1.797    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.902    in_reg[346]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 in_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.725     1.670    clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  in_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  in_reg[143]/Q
                         net (fo=33, routed)          0.120     1.931    in_reg[143]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.091 r  in_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.092    in_reg[140]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.182 r  in_reg[144]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.182    in_reg[144]_i_1_n_6
    SLICE_X51Y50         FDRE                                         r  in_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.927     2.120    clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  in_reg[145]/C
                         clock pessimism             -0.257     1.863    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.968    in_reg[145]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 in_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.725     1.670    clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  in_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  in_reg[143]/Q
                         net (fo=33, routed)          0.120     1.931    in_reg[143]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.091 r  in_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.092    in_reg[140]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.182 r  in_reg[144]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.182    in_reg[144]_i_1_n_4
    SLICE_X51Y50         FDRE                                         r  in_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.927     2.120    clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  in_reg[147]/C
                         clock pessimism             -0.257     1.863    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.968    in_reg[147]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 in_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.725     1.670    clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  in_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  in_reg[143]/Q
                         net (fo=33, routed)          0.120     1.931    in_reg[143]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.091 r  in_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.092    in_reg[140]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.131 r  in_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.131    in_reg[144]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.185 r  in_reg[148]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.185    in_reg[148]_i_1_n_7
    SLICE_X51Y51         FDRE                                         r  in_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.927     2.120    clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  in_reg[148]/C
                         clock pessimism             -0.257     1.863    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.968    in_reg[148]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 in_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[150]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.725     1.670    clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  in_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  in_reg[143]/Q
                         net (fo=33, routed)          0.120     1.931    in_reg[143]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.091 r  in_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.092    in_reg[140]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.131 r  in_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.131    in_reg[144]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.196 r  in_reg[148]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.196    in_reg[148]_i_1_n_5
    SLICE_X51Y51         FDRE                                         r  in_reg[150]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.927     2.120    clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  in_reg[150]/C
                         clock pessimism             -0.257     1.863    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.968    in_reg[150]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 in_reg[343]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[345]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.391ns (73.335%)  route 0.142ns (26.665%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.653     1.598    clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  in_reg[343]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  in_reg[343]/Q
                         net (fo=33, routed)          0.141     1.881    in_reg[343]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.041 r  in_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.041    in_reg[340]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.131 r  in_reg[344]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.131    in_reg[344]_i_1_n_6
    SLICE_X51Y100        FDRE                                         r  in_reg[345]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.857     2.050    clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  in_reg[345]/C
                         clock pessimism             -0.253     1.797    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.902    in_reg[345]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 in_reg[343]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Destination:            in_reg[347]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.391ns (73.335%)  route 0.142ns (26.665%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.653     1.598    clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  in_reg[343]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  in_reg[343]/Q
                         net (fo=33, routed)          0.141     1.881    in_reg[343]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.041 r  in_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.041    in_reg[340]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.131 r  in_reg[344]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.131    in_reg[344]_i_1_n_4
    SLICE_X51Y100        FDRE                                         r  in_reg[347]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=512, routed)         0.857     2.050    clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  in_reg[347]/C
                         clock pessimism             -0.253     1.797    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.902    in_reg[347]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         50.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X51Y14   in_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X51Y39   in_reg[100]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X51Y39   in_reg[101]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X51Y39   in_reg[102]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X51Y39   in_reg[103]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X51Y40   in_reg[104]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X51Y40   in_reg[105]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X51Y40   in_reg[106]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X51Y38   in_reg[97]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         45.000      44.500     SLICE_X51Y16   in_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         45.000      44.500     SLICE_X51Y16   in_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         45.000      44.500     SLICE_X51Y16   in_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.000      44.500     SLICE_X51Y65   in_reg[204]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.000      44.500     SLICE_X51Y65   in_reg[205]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.000      44.500     SLICE_X51Y65   in_reg[206]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.000      44.500     SLICE_X51Y65   in_reg[207]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.000      44.500     SLICE_X51Y84   in_reg[280]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.000      44.500     SLICE_X51Y84   in_reg[281]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.000      44.500     SLICE_X51Y84   in_reg[282]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y16   in_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y41   in_reg[108]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y41   in_reg[109]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y16   in_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y41   in_reg[110]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y41   in_reg[111]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y42   in_reg[112]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y42   in_reg[113]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y42   in_reg[114]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y42   in_reg[115]/C



