#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffba1addd0 .scope module, "cpu_tb" "cpu_tb" 2 5;
 .timescale -9 -12;
v0x7fffba1d8b60_0 .var "clock", 0 0;
v0x7fffba1d8c20_0 .var "reset", 0 0;
S_0x7fffba1b16d0 .scope module, "uut" "CPU" 2 10, 3 10 0, S_0x7fffba1addd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RDY"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "RST"
    .port_info 3 /INPUT 1 "NMI"
    .port_info 4 /INPUT 1 "SO"
    .port_info 5 /INPUT 1 "IRQ"
    .port_info 6 /OUTPUT 16 "A_BUS"
    .port_info 7 /INOUT 8 "D_BUS"
    .port_info 8 /OUTPUT 1 "RW"
    .port_info 9 /OUTPUT 1 "SYNC"
    .port_info 10 /OUTPUT 1 "PHI_1_OUT"
    .port_info 11 /OUTPUT 1 "PHI_2_OUT"
    .port_info 12 /OUTPUT 8 "SR_OUT"
P_0x7fffba1b7240 .param/l "mc_END" 0 4 3, +C4<00000000000000000000000000000000>;
P_0x7fffba1b7280 .param/l "mc_INC_DEC" 0 4 5, +C4<00000000000000000000000000000010>;
P_0x7fffba1b72c0 .param/l "mc_INC_DEC_OP" 0 4 4, +C4<00000000000000000000000000000001>;
P_0x7fffba1b7300 .param/l "mc_PC_AD" 0 4 7, +C4<00000000000000000000000000000100>;
P_0x7fffba1b7340 .param/l "mc_PC_SRW" 0 4 6, +C4<00000000000000000000000000000011>;
P_0x7fffba1b7380 .param/l "mc_bit_x" 0 3 70, +C4<00000000000000000000000000000000>;
L_0x7fffba1989c0 .functor BUFZ 1, v0x7fffba1d8b60_0, C4<0>, C4<0>, C4<0>;
L_0x7fffba198be0 .functor NOT 1, v0x7fffba1d8b60_0, C4<0>, C4<0>, C4<0>;
v0x7fffba1d6d20_0 .var "ADH", 7 0;
v0x7fffba1d6e00_0 .var "ADL", 7 0;
o0x7f87c76302b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffba1d6ee0_0 .net "A_BUS", 15 0, o0x7f87c76302b8;  0 drivers
o0x7f87c76302e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffba1d6fd0_0 .net "D_BUS", 7 0, o0x7f87c76302e8;  0 drivers
o0x7f87c7630318 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffba1d70b0_0 .net "IRQ", 0 0, o0x7f87c7630318;  0 drivers
v0x7fffba1d71c0_0 .var "MCPC", 3 0;
o0x7f87c7630378 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffba1d72a0_0 .net "NMI", 0 0, o0x7f87c7630378;  0 drivers
v0x7fffba1d7360_0 .var "PCH", 8 0;
v0x7fffba1d7440_0 .var "PCL", 8 0;
v0x7fffba1d7520_0 .net "PHI_1_OUT", 0 0, L_0x7fffba1989c0;  1 drivers
v0x7fffba1d75e0_0 .net "PHI_2_OUT", 0 0, L_0x7fffba198be0;  1 drivers
o0x7f87c7630468 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffba1d76a0_0 .net "RDY", 0 0, o0x7f87c7630468;  0 drivers
v0x7fffba1d7760_0 .net "RST", 0 0, v0x7fffba1d8c20_0;  1 drivers
o0x7f87c76304c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffba1d7820_0 .net "RW", 0 0, o0x7f87c76304c8;  0 drivers
o0x7f87c76304f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffba1d78e0_0 .net "SO", 0 0, o0x7f87c76304f8;  0 drivers
v0x7fffba1d79a0_0 .var "SRWH", 7 0;
v0x7fffba1d7a80_0 .var "SRWL", 7 0;
v0x7fffba1d7b60_0 .net "SR_OUT", 7 0, L_0x7fffba1d8da0;  1 drivers
o0x7f87c76305b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffba1d7c40_0 .net "SYNC", 0 0, o0x7f87c76305b8;  0 drivers
L_0x7f87c75e00a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffba1d7d00_0 .net/2s *"_s10", 31 0, L_0x7f87c75e00a8;  1 drivers
L_0x7f87c75e0018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffba1d7de0_0 .net/2u *"_s4", 0 0, L_0x7f87c75e0018;  1 drivers
L_0x7f87c75e0060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffba1d7ec0_0 .net/2u *"_s6", 0 0, L_0x7f87c75e0060;  1 drivers
v0x7fffba1d7fa0_0 .net "clk", 0 0, v0x7fffba1d8b60_0;  1 drivers
v0x7fffba1d8040_0 .net "inc_dec_in", 15 0, L_0x7fffba1e9250;  1 drivers
v0x7fffba1d8110_0 .net "inc_dec_in_H", 7 0, v0x7fffba1d6d20_0;  1 drivers
v0x7fffba1d81d0_0 .net "inc_dec_in_L", 7 0, v0x7fffba1d6e00_0;  1 drivers
v0x7fffba1d82b0_0 .net "inc_dec_out_H", 7 0, L_0x7fffba1e93e0;  1 drivers
v0x7fffba1d8390_0 .net "inc_dec_out_L", 7 0, L_0x7fffba1e94b0;  1 drivers
v0x7fffba1d8470_0 .net "microcode_out_w", 15 0, v0x7fffba1d6bc0_0;  1 drivers
v0x7fffba1d8560_0 .var "sr_C", 0 0;
v0x7fffba1d8600_0 .var "sr_D", 0 0;
v0x7fffba1d86c0_0 .var "sr_I", 0 0;
v0x7fffba1d8780_0 .var "sr_N", 0 0;
v0x7fffba1d8840_0 .var "sr_V", 0 0;
v0x7fffba1d8900_0 .var "sr_Z", 0 0;
E_0x7fffba19b2b0 .event negedge, v0x7fffba1d6a60_0;
E_0x7fffba19ae60 .event edge, v0x7fffba1d6bc0_0, v0x7fffba1d82b0_0, v0x7fffba1d8390_0;
E_0x7fffba19afd0 .event edge, v0x7fffba1d6bc0_0, v0x7fffba1d7360_0, v0x7fffba1d7440_0;
E_0x7fffba19b420 .event "_s27";
E_0x7fffba1b7c20 .event "_s26";
E_0x7fffba1b80c0 .event "_s25";
LS_0x7fffba1d8da0_0_0 .concat [ 1 1 1 1], v0x7fffba1d8560_0, v0x7fffba1d8900_0, v0x7fffba1d86c0_0, v0x7fffba1d8600_0;
LS_0x7fffba1d8da0_0_4 .concat [ 1 1 1 1], L_0x7f87c75e0060, L_0x7f87c75e0018, v0x7fffba1d8840_0, v0x7fffba1d8780_0;
L_0x7fffba1d8da0 .concat [ 4 4 0 0], LS_0x7fffba1d8da0_0_0, LS_0x7fffba1d8da0_0_4;
L_0x7fffba1e9070 .part L_0x7f87c75e00a8, 0, 10;
L_0x7fffba1e9250 .concat [ 8 8 0 0], v0x7fffba1d6e00_0, v0x7fffba1d6d20_0;
L_0x7fffba1e93e0 .part v0x7fffba1d6520_0, 8, 8;
L_0x7fffba1e94b0 .part v0x7fffba1d6520_0, 0, 8;
L_0x7fffba1e95a0 .part v0x7fffba1d6bc0_0, 1, 1;
S_0x7fffba1ac9d0 .scope module, "inc_dec1" "inc_dec" 3 93, 5 11 0, S_0x7fffba1b16d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 1 "op"
P_0x7fffba1b2c80 .param/l "NBIT" 0 5 12, +C4<00000000000000000000000000010000>;
v0x7fffba1b6480_0 .net "in", 15 0, L_0x7fffba1e9250;  alias, 1 drivers
v0x7fffba1d6460_0 .net "op", 0 0, L_0x7fffba1e95a0;  1 drivers
v0x7fffba1d6520_0 .var "out", 15 0;
E_0x7fffba1a9680 .event edge, v0x7fffba1d6460_0, v0x7fffba1b6480_0;
S_0x7fffba1d6660 .scope module, "microcode" "microcode_rom" 3 71, 6 11 0, S_0x7fffba1b16d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "addr"
    .port_info 2 /OUTPUT 16 "word_out"
P_0x7fffba1b7890 .param/l "ROM_SIZE" 0 6 13, +C4<00000000000000000000010000000000>;
P_0x7fffba1b78d0 .param/l "WORD_SIZE" 0 6 12, +C4<00000000000000000000000000010000>;
v0x7fffba1d6960_0 .net "addr", 9 0, L_0x7fffba1e9070;  1 drivers
v0x7fffba1d6a60_0 .net "clk", 0 0, v0x7fffba1d8b60_0;  alias, 1 drivers
v0x7fffba1d6b20 .array "mem", 0 1023, 15 0;
v0x7fffba1d6bc0_0 .var "word_out", 15 0;
E_0x7fffba1b03d0 .event posedge, v0x7fffba1d6a60_0;
    .scope S_0x7fffba1d6660;
T_0 ;
    %vpi_call 6 25 "$readmemb", "microcode.hex", v0x7fffba1d6b20, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fffba1d6660;
T_1 ;
    %wait E_0x7fffba1b03d0;
    %load/vec4 v0x7fffba1d6960_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffba1d6b20, 4;
    %assign/vec4 v0x7fffba1d6bc0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffba1ac9d0;
T_2 ;
    %wait E_0x7fffba1a9680;
    %load/vec4 v0x7fffba1d6460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fffba1b6480_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fffba1d6520_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffba1b6480_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x7fffba1d6520_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffba1b16d0;
T_3 ;
    %wait E_0x7fffba1b80c0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffba1b16d0;
T_4 ;
    %wait E_0x7fffba1b7c20;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffba1b16d0;
T_5 ;
    %wait E_0x7fffba19b420;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffba1b16d0;
T_6 ;
    %wait E_0x7fffba19afd0;
    %load/vec4 v0x7fffba1d8470_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fffba1d7360_0;
    %pad/u 8;
    %assign/vec4 v0x7fffba1d6d20_0, 0;
    %load/vec4 v0x7fffba1d7440_0;
    %pad/u 8;
    %assign/vec4 v0x7fffba1d6e00_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffba1b16d0;
T_7 ;
    %wait E_0x7fffba19ae60;
    %load/vec4 v0x7fffba1d8470_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fffba1d82b0_0;
    %assign/vec4 v0x7fffba1d79a0_0, 0;
    %load/vec4 v0x7fffba1d8390_0;
    %assign/vec4 v0x7fffba1d7a80_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffba1b16d0;
T_8 ;
    %wait E_0x7fffba1b03d0;
    %load/vec4 v0x7fffba1d7760_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffba1d8470_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffba1d71c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fffba1d71c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fffba1d71c0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffba1b16d0;
T_9 ;
    %wait E_0x7fffba19b2b0;
    %load/vec4 v0x7fffba1d7760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fffba1d7440_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fffba1d7360_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fffba1d8470_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fffba1d7a80_0;
    %pad/u 9;
    %assign/vec4 v0x7fffba1d7440_0, 0;
    %load/vec4 v0x7fffba1d79a0_0;
    %pad/u 9;
    %assign/vec4 v0x7fffba1d7360_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffba1addd0;
T_10 ;
    %vpi_call 2 29 "$dumpfile", "cpu_test.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffba1d8b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffba1d8c20_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x7fffba1addd0;
T_11 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffba1d8c20_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffba1d8c20_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x7fffba1addd0;
T_12 ;
    %delay 100000, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x7fffba1addd0;
T_13 ;
    %delay 2000, 0;
    %load/vec4 v0x7fffba1d8b60_0;
    %nor/r;
    %store/vec4 v0x7fffba1d8b60_0, 0, 1;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "CPU_top.v";
    "./microcode_bitmap.vh";
    "inc_dec.v";
    "microcode_rom.v";
