\subsection{adc\+\_\+data\+\_\+sim Entity Reference}
\label{classadc__data__sim}\index{adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}}


Collaboration diagram for adc\+\_\+data\+\_\+sim\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d2/d0f/classadc__data__sim__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf textio}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf file\+\_\+name} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} file.\+txt \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf data\+\_\+width} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf AI}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf AQ}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf BI}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf BQ}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 17} of file {\bf adc\+\_\+data\+\_\+sim.\+vhd}.



\subsubsection{Member Data Documentation}
\index{adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}!AI@{AI}}
\index{AI@{AI}!adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}}
\paragraph[{AI}]{\setlength{\rightskip}{0pt plus 5cm}{\bf AI} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classadc__data__sim_aa8524f5c0472fef471ba70066b68cd0c}


Definition at line {\bf 26} of file {\bf adc\+\_\+data\+\_\+sim.\+vhd}.

\index{adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}!AQ@{AQ}}
\index{AQ@{AQ}!adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}}
\paragraph[{AQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf AQ} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classadc__data__sim_affc4c21d12ccb10652c28079f60285f4}


Definition at line {\bf 27} of file {\bf adc\+\_\+data\+\_\+sim.\+vhd}.

\index{adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}!BI@{BI}}
\index{BI@{BI}!adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}}
\paragraph[{BI}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BI} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classadc__data__sim_a49581e01167af8f148e247fa2474c3e3}


Definition at line {\bf 28} of file {\bf adc\+\_\+data\+\_\+sim.\+vhd}.

\index{adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}!BQ@{BQ}}
\index{BQ@{BQ}!adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}}
\paragraph[{BQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BQ} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classadc__data__sim_acb642c77e067ace3f40a3aee5100eff6}


Definition at line {\bf 30} of file {\bf adc\+\_\+data\+\_\+sim.\+vhd}.

\index{adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}!clk@{clk}}
\index{clk@{clk}!adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classadc__data__sim_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 23} of file {\bf adc\+\_\+data\+\_\+sim.\+vhd}.

\index{adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}!data\+\_\+width@{data\+\_\+width}}
\index{data\+\_\+width@{data\+\_\+width}!adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}}
\paragraph[{data\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+width} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classadc__data__sim_a767062193f3a56a69d58d31e9a52f103}


Definition at line {\bf 21} of file {\bf adc\+\_\+data\+\_\+sim.\+vhd}.

\index{adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}!en@{en}}
\index{en@{en}!adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}}
\paragraph[{en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classadc__data__sim_adcf9c6f5161d039addbda5819bee64a3}


Definition at line {\bf 25} of file {\bf adc\+\_\+data\+\_\+sim.\+vhd}.

\index{adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}!file\+\_\+name@{file\+\_\+name}}
\index{file\+\_\+name@{file\+\_\+name}!adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}}
\paragraph[{file\+\_\+name}]{\setlength{\rightskip}{0pt plus 5cm}{\bf file\+\_\+name} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} file.\+txt \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classadc__data__sim_a2cda79371e89f05c1987e3e4a8b9ef8a}


Definition at line {\bf 19} of file {\bf adc\+\_\+data\+\_\+sim.\+vhd}.

\index{adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}!ieee@{ieee}}
\index{ieee@{ieee}!adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classadc__data__sim_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 9} of file {\bf adc\+\_\+data\+\_\+sim.\+vhd}.

\index{adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classadc__data__sim_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 11} of file {\bf adc\+\_\+data\+\_\+sim.\+vhd}.

\index{adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classadc__data__sim_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 24} of file {\bf adc\+\_\+data\+\_\+sim.\+vhd}.

\index{adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classadc__data__sim_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 10} of file {\bf adc\+\_\+data\+\_\+sim.\+vhd}.

\index{adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}!textio@{textio}}
\index{textio@{textio}!adc\+\_\+data\+\_\+sim@{adc\+\_\+data\+\_\+sim}}
\paragraph[{textio}]{\setlength{\rightskip}{0pt plus 5cm}{\bf textio}\hspace{0.3cm}{\ttfamily [Package]}}\label{classadc__data__sim_aa8c4e25998323a84db5b1fa701b92fcb}


Definition at line {\bf 12} of file {\bf adc\+\_\+data\+\_\+sim.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/diq2fifo/sim/{\bf adc\+\_\+data\+\_\+sim.\+vhd}\end{DoxyCompactItemize}
