// Seed: 1723996143
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output tri1 id_2,
    input wor id_3,
    input wor id_4
);
  assign id_0 = id_1;
  always id_0 = id_4;
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0(
      id_1, id_2, id_2, id_1
  );
  always begin
    $display;
  end
endmodule
