Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Dec  4 21:53:52 2020
| Host         : DESKTOP-RLIVKHG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 89 register/latch pins with no clock driven by root clock pin: color_blobs/pclk_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 832 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 9296 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.625        0.000                      0                10793        0.018        0.000                      0                10793        3.000        0.000                       0                  9298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.625        0.000                      0                10793        0.150        0.000                      0                10793        6.712        0.000                       0                  9294  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.627        0.000                      0                10793        0.150        0.000                      0                10793        6.712        0.000                       0                  9294  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.625        0.000                      0                10793        0.018        0.000                      0                10793  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.625        0.000                      0                10793        0.018        0.000                      0                10793  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 2.657ns (39.147%)  route 4.130ns (60.853%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.489 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.489    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.823 r  color_blobs/converter/h_top_reg_i_2/O[1]
                         net (fo=1, routed)           1.058     5.882    color_blobs/converter/A[15]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.901    10.506    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 2.522ns (37.378%)  route 4.225ns (62.622%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.688 r  color_blobs/converter/h_top_reg_i_3/O[3]
                         net (fo=1, routed)           1.153     5.842    color_blobs/converter/A[13]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.904    10.503    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.503    
                         arrival time                          -5.842    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 2.448ns (36.288%)  route 4.298ns (63.712%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.614 r  color_blobs/converter/h_top_reg_i_3/O[2]
                         net (fo=1, routed)           1.226     5.840    color_blobs/converter/A[12]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.900    10.507    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.507    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.543ns (38.373%)  route 4.084ns (61.627%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.709 r  color_blobs/converter/h_top_reg_i_3/O[1]
                         net (fo=1, routed)           1.012     5.721    color_blobs/converter/A[11]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.901    10.506    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 2.334ns (35.461%)  route 4.248ns (64.539%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.500 r  color_blobs/converter/h_top_reg_i_4/O[2]
                         net (fo=1, routed)           1.176     5.676    color_blobs/converter/A[8]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.900    10.507    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.507    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 2.429ns (37.294%)  route 4.084ns (62.706%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.595 r  color_blobs/converter/h_top_reg_i_4/O[1]
                         net (fo=1, routed)           1.012     5.607    color_blobs/converter/A[7]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.901    10.506    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 2.431ns (37.314%)  route 4.084ns (62.686%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.597 r  color_blobs/converter/h_top_reg_i_3/O[0]
                         net (fo=1, routed)           1.012     5.609    color_blobs/converter/A[10]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.897    10.510    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.510    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 2.408ns (37.094%)  route 4.084ns (62.906%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.574 r  color_blobs/converter/h_top_reg_i_4/O[3]
                         net (fo=1, routed)           1.012     5.586    color_blobs/converter/A[9]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.904    10.503    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.503    
                         arrival time                          -5.586    
  -------------------------------------------------------------------
                         slack                                  4.917    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 2.545ns (39.238%)  route 3.941ns (60.762%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.489 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.489    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.711 r  color_blobs/converter/h_top_reg_i_2/O[0]
                         net (fo=1, routed)           0.869     5.580    color_blobs/converter/A[14]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.897    10.510    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.510    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 2.317ns (36.198%)  route 4.084ns (63.802%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.483 r  color_blobs/converter/h_top_reg_i_4/O[0]
                         net (fo=1, routed)           1.012     5.495    color_blobs/converter/A[6]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.897    10.510    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.510    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  5.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.408ns (74.460%)  route 0.140ns (25.540%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.569    -0.595    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X42Y99         FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.447 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=2, routed)           0.139    -0.308    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[15]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.098    -0.210 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.210    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[15]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.101 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.100    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.047 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.047    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X42Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.833    -0.840    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X42Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134    -0.197    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.055%)  route 0.115ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.560    -0.604    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/aclk
    SLICE_X49Y105        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.348    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/D[1]
    SLICE_X51Y104        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.829    -0.844    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/aclk
    SLICE_X51Y104        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X51Y104        FDRE (Hold_fdre_C_D)         0.071    -0.498    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.408ns (74.245%)  route 0.142ns (25.755%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.567    -0.597    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X60Y99         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.141    -0.308    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[11]
    SLICE_X60Y99         LUT3 (Prop_lut3_I0_O)        0.098    -0.210 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.210    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[11]
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.101 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.101    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.048 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.048    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[12]
    SLICE_X60Y100        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.832    -0.841    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X60Y100        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.559    -0.605    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLICE_X53Y102        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=1, routed)           0.101    -0.363    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[13]
    SLICE_X55Y102        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.828    -0.844    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X55Y102        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.075    -0.514    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.548    -0.616    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X55Y122        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.374    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/D[2]
    SLICE_X53Y122        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.814    -0.858    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X53Y122        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X53Y122        FDRE (Hold_fdre_C_D)         0.078    -0.525    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.559    -0.605    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X44Y112        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.103    -0.361    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]_0[1]
    SLICE_X43Y112        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.827    -0.845    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X43Y112        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.255    -0.590    
    SLICE_X43Y112        FDRE (Hold_fdre_C_D)         0.076    -0.514    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.566    -0.598    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X33Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.101    -0.356    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]_0[1]
    SLICE_X31Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.837    -0.836    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X31Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.071    -0.511    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.548    -0.616    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X53Y127        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.059    -0.429    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]_0[7]
    SLICE_X52Y127        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.814    -0.858    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X52Y127        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X52Y127        FDRE (Hold_fdre_C_D)         0.018    -0.585    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.561    -0.603    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/aclk
    SLICE_X65Y108        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.101    -0.361    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/D[2]
    SLICE_X67Y108        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.833    -0.840    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/aclk
    SLICE_X67Y108        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.070    -0.517    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.556    -0.608    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X34Y119        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.051    -0.393    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X35Y119        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.825    -0.848    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X35Y119        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X35Y119        FDRE (Hold_fdre_C_D)         0.046    -0.549    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y22     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y22     color_blobs/b_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y23     color_blobs/b_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y22     color_blobs/g_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y23     color_blobs/g_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y21     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y22     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y16     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y17     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y21     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/v_delay_reg[19][5]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/v_delay_reg[19][7]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/h_add_reg[17][6]_srl17/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/h_add_reg[17][7]_srl17/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y93     color_blobs/converter/h_negative_reg[17]_srl17/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y99     color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/v_delay_reg[19][5]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/v_delay_reg[19][7]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/h_add_reg[17][6]_srl17/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/h_add_reg[17][7]_srl17/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y99     color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y99     color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y98     color_blobs/converter/v_delay_reg[19][2]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y98     color_blobs/converter/v_delay_reg[19][2]_srl19/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y98     color_blobs/converter/v_delay_reg[19][3]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y98     color_blobs/converter/v_delay_reg[19][3]_srl19/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y98     color_blobs/converter/v_delay_reg[19][4]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y98     color_blobs/converter/v_delay_reg[19][4]_srl19/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/v_delay_reg[19][5]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/v_delay_reg[19][5]_srl19/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 2.657ns (39.147%)  route 4.130ns (60.853%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.489 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.489    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.823 r  color_blobs/converter/h_top_reg_i_2/O[1]
                         net (fo=1, routed)           1.058     5.882    color_blobs/converter/A[15]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.130    14.409    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.901    10.508    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.508    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 2.522ns (37.378%)  route 4.225ns (62.622%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.688 r  color_blobs/converter/h_top_reg_i_3/O[3]
                         net (fo=1, routed)           1.153     5.842    color_blobs/converter/A[13]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.130    14.409    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.904    10.505    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.505    
                         arrival time                          -5.842    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 2.448ns (36.288%)  route 4.298ns (63.712%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.614 r  color_blobs/converter/h_top_reg_i_3/O[2]
                         net (fo=1, routed)           1.226     5.840    color_blobs/converter/A[12]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.130    14.409    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.900    10.509    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.543ns (38.373%)  route 4.084ns (61.627%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.709 r  color_blobs/converter/h_top_reg_i_3/O[1]
                         net (fo=1, routed)           1.012     5.721    color_blobs/converter/A[11]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.130    14.409    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.901    10.508    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.508    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 2.334ns (35.461%)  route 4.248ns (64.539%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.500 r  color_blobs/converter/h_top_reg_i_4/O[2]
                         net (fo=1, routed)           1.176     5.676    color_blobs/converter/A[8]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.130    14.409    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.900    10.509    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 2.429ns (37.294%)  route 4.084ns (62.706%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.595 r  color_blobs/converter/h_top_reg_i_4/O[1]
                         net (fo=1, routed)           1.012     5.607    color_blobs/converter/A[7]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.130    14.409    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.901    10.508    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.508    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 2.431ns (37.314%)  route 4.084ns (62.686%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.597 r  color_blobs/converter/h_top_reg_i_3/O[0]
                         net (fo=1, routed)           1.012     5.609    color_blobs/converter/A[10]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.130    14.409    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.897    10.512    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.512    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 2.408ns (37.094%)  route 4.084ns (62.906%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.574 r  color_blobs/converter/h_top_reg_i_4/O[3]
                         net (fo=1, routed)           1.012     5.586    color_blobs/converter/A[9]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.130    14.409    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.904    10.505    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.505    
                         arrival time                          -5.586    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 2.545ns (39.238%)  route 3.941ns (60.762%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.489 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.489    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.711 r  color_blobs/converter/h_top_reg_i_2/O[0]
                         net (fo=1, routed)           0.869     5.580    color_blobs/converter/A[14]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.130    14.409    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.897    10.512    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.512    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 2.317ns (36.198%)  route 4.084ns (63.802%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.483 r  color_blobs/converter/h_top_reg_i_4/O[0]
                         net (fo=1, routed)           1.012     5.495    color_blobs/converter/A[6]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.130    14.409    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.897    10.512    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.512    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  5.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.408ns (74.460%)  route 0.140ns (25.540%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.569    -0.595    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X42Y99         FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.447 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=2, routed)           0.139    -0.308    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[15]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.098    -0.210 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.210    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[15]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.101 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.100    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.047 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.047    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X42Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.833    -0.840    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X42Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134    -0.197    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.055%)  route 0.115ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.560    -0.604    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/aclk
    SLICE_X49Y105        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.348    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/D[1]
    SLICE_X51Y104        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.829    -0.844    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/aclk
    SLICE_X51Y104        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X51Y104        FDRE (Hold_fdre_C_D)         0.071    -0.498    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.408ns (74.245%)  route 0.142ns (25.755%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.567    -0.597    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X60Y99         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.141    -0.308    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[11]
    SLICE_X60Y99         LUT3 (Prop_lut3_I0_O)        0.098    -0.210 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.210    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[11]
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.101 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.101    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.048 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.048    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[12]
    SLICE_X60Y100        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.832    -0.841    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X60Y100        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.559    -0.605    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLICE_X53Y102        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=1, routed)           0.101    -0.363    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[13]
    SLICE_X55Y102        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.828    -0.844    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X55Y102        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.075    -0.514    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.548    -0.616    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X55Y122        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.374    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/D[2]
    SLICE_X53Y122        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.814    -0.858    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X53Y122        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X53Y122        FDRE (Hold_fdre_C_D)         0.078    -0.525    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.559    -0.605    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X44Y112        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.103    -0.361    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]_0[1]
    SLICE_X43Y112        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.827    -0.845    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X43Y112        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.255    -0.590    
    SLICE_X43Y112        FDRE (Hold_fdre_C_D)         0.076    -0.514    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.566    -0.598    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X33Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.101    -0.356    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]_0[1]
    SLICE_X31Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.837    -0.836    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X31Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.071    -0.511    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.548    -0.616    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X53Y127        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.059    -0.429    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]_0[7]
    SLICE_X52Y127        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.814    -0.858    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X52Y127        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X52Y127        FDRE (Hold_fdre_C_D)         0.018    -0.585    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.561    -0.603    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/aclk
    SLICE_X65Y108        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.101    -0.361    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/D[2]
    SLICE_X67Y108        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.833    -0.840    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/aclk
    SLICE_X67Y108        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.070    -0.517    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.556    -0.608    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X34Y119        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.051    -0.393    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X35Y119        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.825    -0.848    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X35Y119        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X35Y119        FDRE (Hold_fdre_C_D)         0.046    -0.549    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y22     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y22     color_blobs/b_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y23     color_blobs/b_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y22     color_blobs/g_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y23     color_blobs/g_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y21     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y22     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y16     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y17     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y21     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/v_delay_reg[19][5]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/v_delay_reg[19][7]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/h_add_reg[17][6]_srl17/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/h_add_reg[17][7]_srl17/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y93     color_blobs/converter/h_negative_reg[17]_srl17/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y99     color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/v_delay_reg[19][5]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/v_delay_reg[19][7]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/h_add_reg[17][6]_srl17/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/h_add_reg[17][7]_srl17/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y99     color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y99     color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y98     color_blobs/converter/v_delay_reg[19][2]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y98     color_blobs/converter/v_delay_reg[19][2]_srl19/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y98     color_blobs/converter/v_delay_reg[19][3]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y98     color_blobs/converter/v_delay_reg[19][3]_srl19/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y98     color_blobs/converter/v_delay_reg[19][4]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y98     color_blobs/converter/v_delay_reg[19][4]_srl19/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/v_delay_reg[19][5]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X38Y97     color_blobs/converter/v_delay_reg[19][5]_srl19/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 2.657ns (39.147%)  route 4.130ns (60.853%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.489 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.489    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.823 r  color_blobs/converter/h_top_reg_i_2/O[1]
                         net (fo=1, routed)           1.058     5.882    color_blobs/converter/A[15]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.901    10.506    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 2.522ns (37.378%)  route 4.225ns (62.622%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.688 r  color_blobs/converter/h_top_reg_i_3/O[3]
                         net (fo=1, routed)           1.153     5.842    color_blobs/converter/A[13]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.904    10.503    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.503    
                         arrival time                          -5.842    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 2.448ns (36.288%)  route 4.298ns (63.712%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.614 r  color_blobs/converter/h_top_reg_i_3/O[2]
                         net (fo=1, routed)           1.226     5.840    color_blobs/converter/A[12]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.900    10.507    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.507    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.543ns (38.373%)  route 4.084ns (61.627%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.709 r  color_blobs/converter/h_top_reg_i_3/O[1]
                         net (fo=1, routed)           1.012     5.721    color_blobs/converter/A[11]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.901    10.506    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 2.334ns (35.461%)  route 4.248ns (64.539%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.500 r  color_blobs/converter/h_top_reg_i_4/O[2]
                         net (fo=1, routed)           1.176     5.676    color_blobs/converter/A[8]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.900    10.507    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.507    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 2.429ns (37.294%)  route 4.084ns (62.706%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.595 r  color_blobs/converter/h_top_reg_i_4/O[1]
                         net (fo=1, routed)           1.012     5.607    color_blobs/converter/A[7]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.901    10.506    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 2.431ns (37.314%)  route 4.084ns (62.686%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.597 r  color_blobs/converter/h_top_reg_i_3/O[0]
                         net (fo=1, routed)           1.012     5.609    color_blobs/converter/A[10]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.897    10.510    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.510    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 2.408ns (37.094%)  route 4.084ns (62.906%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.574 r  color_blobs/converter/h_top_reg_i_4/O[3]
                         net (fo=1, routed)           1.012     5.586    color_blobs/converter/A[9]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.904    10.503    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.503    
                         arrival time                          -5.586    
  -------------------------------------------------------------------
                         slack                                  4.917    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 2.545ns (39.238%)  route 3.941ns (60.762%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.489 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.489    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.711 r  color_blobs/converter/h_top_reg_i_2/O[0]
                         net (fo=1, routed)           0.869     5.580    color_blobs/converter/A[14]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.897    10.510    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.510    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 2.317ns (36.198%)  route 4.084ns (63.802%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.483 r  color_blobs/converter/h_top_reg_i_4/O[0]
                         net (fo=1, routed)           1.012     5.495    color_blobs/converter/A[6]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.897    10.510    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.510    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  5.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.408ns (74.460%)  route 0.140ns (25.540%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.569    -0.595    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X42Y99         FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.447 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=2, routed)           0.139    -0.308    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[15]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.098    -0.210 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.210    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[15]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.101 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.100    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.047 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.047    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X42Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.833    -0.840    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X42Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.132    -0.199    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134    -0.065    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.055%)  route 0.115ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.560    -0.604    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/aclk
    SLICE_X49Y105        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.348    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/D[1]
    SLICE_X51Y104        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.829    -0.844    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/aclk
    SLICE_X51Y104        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.132    -0.437    
    SLICE_X51Y104        FDRE (Hold_fdre_C_D)         0.071    -0.366    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.408ns (74.245%)  route 0.142ns (25.755%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.567    -0.597    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X60Y99         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.141    -0.308    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[11]
    SLICE_X60Y99         LUT3 (Prop_lut3_I0_O)        0.098    -0.210 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.210    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[11]
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.101 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.101    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.048 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.048    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[12]
    SLICE_X60Y100        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.832    -0.841    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X60Y100        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134    -0.066    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.559    -0.605    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLICE_X53Y102        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=1, routed)           0.101    -0.363    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[13]
    SLICE_X55Y102        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.828    -0.844    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X55Y102        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.132    -0.457    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.075    -0.382    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.548    -0.616    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X55Y122        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.374    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/D[2]
    SLICE_X53Y122        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.814    -0.858    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X53Y122        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.132    -0.471    
    SLICE_X53Y122        FDRE (Hold_fdre_C_D)         0.078    -0.393    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.559    -0.605    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X44Y112        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.103    -0.361    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]_0[1]
    SLICE_X43Y112        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.827    -0.845    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X43Y112        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.132    -0.458    
    SLICE_X43Y112        FDRE (Hold_fdre_C_D)         0.076    -0.382    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.566    -0.598    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X33Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.101    -0.356    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]_0[1]
    SLICE_X31Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.837    -0.836    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X31Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.132    -0.450    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.071    -0.379    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.548    -0.616    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X53Y127        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.059    -0.429    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]_0[7]
    SLICE_X52Y127        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.814    -0.858    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X52Y127        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.132    -0.471    
    SLICE_X52Y127        FDRE (Hold_fdre_C_D)         0.018    -0.453    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.561    -0.603    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/aclk
    SLICE_X65Y108        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.101    -0.361    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/D[2]
    SLICE_X67Y108        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.833    -0.840    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/aclk
    SLICE_X67Y108        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.132    -0.455    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.070    -0.385    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.556    -0.608    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X34Y119        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.051    -0.393    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X35Y119        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.825    -0.848    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X35Y119        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.132    -0.463    
    SLICE_X35Y119        FDRE (Hold_fdre_C_D)         0.046    -0.417    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.024    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 2.657ns (39.147%)  route 4.130ns (60.853%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.489 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.489    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.823 r  color_blobs/converter/h_top_reg_i_2/O[1]
                         net (fo=1, routed)           1.058     5.882    color_blobs/converter/A[15]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.901    10.506    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 2.522ns (37.378%)  route 4.225ns (62.622%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.688 r  color_blobs/converter/h_top_reg_i_3/O[3]
                         net (fo=1, routed)           1.153     5.842    color_blobs/converter/A[13]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.904    10.503    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.503    
                         arrival time                          -5.842    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 2.448ns (36.288%)  route 4.298ns (63.712%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.614 r  color_blobs/converter/h_top_reg_i_3/O[2]
                         net (fo=1, routed)           1.226     5.840    color_blobs/converter/A[12]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.900    10.507    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.507    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.543ns (38.373%)  route 4.084ns (61.627%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.709 r  color_blobs/converter/h_top_reg_i_3/O[1]
                         net (fo=1, routed)           1.012     5.721    color_blobs/converter/A[11]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.901    10.506    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 2.334ns (35.461%)  route 4.248ns (64.539%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.500 r  color_blobs/converter/h_top_reg_i_4/O[2]
                         net (fo=1, routed)           1.176     5.676    color_blobs/converter/A[8]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.900    10.507    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.507    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 2.429ns (37.294%)  route 4.084ns (62.706%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.595 r  color_blobs/converter/h_top_reg_i_4/O[1]
                         net (fo=1, routed)           1.012     5.607    color_blobs/converter/A[7]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.901    10.506    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 2.431ns (37.314%)  route 4.084ns (62.686%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.597 r  color_blobs/converter/h_top_reg_i_3/O[0]
                         net (fo=1, routed)           1.012     5.609    color_blobs/converter/A[10]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.897    10.510    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.510    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 2.408ns (37.094%)  route 4.084ns (62.906%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.574 r  color_blobs/converter/h_top_reg_i_4/O[3]
                         net (fo=1, routed)           1.012     5.586    color_blobs/converter/A[9]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.904    10.503    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.503    
                         arrival time                          -5.586    
  -------------------------------------------------------------------
                         slack                                  4.917    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 2.545ns (39.238%)  route 3.941ns (60.762%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.489 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.489    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.711 r  color_blobs/converter/h_top_reg_i_2/O[0]
                         net (fo=1, routed)           0.869     5.580    color_blobs/converter/A[14]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.897    10.510    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.510    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 2.317ns (36.198%)  route 4.084ns (63.802%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13.980 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.634    -0.906    color_blobs/converter/clk_out1
    SLICE_X44Y91         FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=16, routed)          0.863     0.413    color_blobs/converter/my_b_delay2[4]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.537 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.537    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.111 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=13, routed)          0.974     2.085    color_blobs/converter/p_2_in
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.310     2.395 r  color_blobs/converter/h_top_reg_i_48/O
                         net (fo=2, routed)           0.716     3.111    color_blobs/converter/h_top_reg_i_48_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=1, routed)           0.519     3.754    color_blobs/converter/p_1_in[3]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.261 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.261    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.483 r  color_blobs/converter/h_top_reg_i_4/O[0]
                         net (fo=1, routed)           1.012     5.495    color_blobs/converter/A[6]
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        1.616    13.980    color_blobs/converter/clk_out1
    DSP48_X0Y36          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.539    
                         clock uncertainty           -0.132    14.407    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.897    10.510    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.510    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  5.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.408ns (74.460%)  route 0.140ns (25.540%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.569    -0.595    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X42Y99         FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.447 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=2, routed)           0.139    -0.308    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[15]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.098    -0.210 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.210    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[15]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.101 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.100    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.047 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.047    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X42Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.833    -0.840    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X42Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.132    -0.199    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134    -0.065    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.055%)  route 0.115ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.560    -0.604    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/aclk
    SLICE_X49Y105        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.348    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/D[1]
    SLICE_X51Y104        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.829    -0.844    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/aclk
    SLICE_X51Y104        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.132    -0.437    
    SLICE_X51Y104        FDRE (Hold_fdre_C_D)         0.071    -0.366    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.408ns (74.245%)  route 0.142ns (25.755%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.567    -0.597    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X60Y99         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.141    -0.308    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[11]
    SLICE_X60Y99         LUT3 (Prop_lut3_I0_O)        0.098    -0.210 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.210    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[11]
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.101 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.101    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.048 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.048    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[12]
    SLICE_X60Y100        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.832    -0.841    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X60Y100        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134    -0.066    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.559    -0.605    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLICE_X53Y102        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=1, routed)           0.101    -0.363    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[13]
    SLICE_X55Y102        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.828    -0.844    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X55Y102        FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.132    -0.457    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.075    -0.382    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.548    -0.616    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X55Y122        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.374    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/D[2]
    SLICE_X53Y122        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.814    -0.858    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X53Y122        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.132    -0.471    
    SLICE_X53Y122        FDRE (Hold_fdre_C_D)         0.078    -0.393    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.559    -0.605    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X44Y112        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.103    -0.361    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]_0[1]
    SLICE_X43Y112        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.827    -0.845    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X43Y112        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.132    -0.458    
    SLICE_X43Y112        FDRE (Hold_fdre_C_D)         0.076    -0.382    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.566    -0.598    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X33Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.101    -0.356    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]_0[1]
    SLICE_X31Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.837    -0.836    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X31Y100        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.132    -0.450    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.071    -0.379    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.548    -0.616    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X53Y127        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.059    -0.429    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]_0[7]
    SLICE_X52Y127        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.814    -0.858    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X52Y127        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.132    -0.471    
    SLICE_X52Y127        FDRE (Hold_fdre_C_D)         0.018    -0.453    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.561    -0.603    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/aclk
    SLICE_X65Y108        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.101    -0.361    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/D[2]
    SLICE_X67Y108        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.833    -0.840    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/aclk
    SLICE_X67Y108        FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.132    -0.455    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.070    -0.385    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.556    -0.608    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X34Y119        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.051    -0.393    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X35Y119        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9296, routed)        0.825    -0.848    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X35Y119        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.132    -0.463    
    SLICE_X35Y119        FDRE (Hold_fdre_C_D)         0.046    -0.417    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.024    





