// Seed: 2077634802
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3, id_4;
  assign id_1 = 1;
  wire id_5, id_6, id_7;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wor id_2,
    input tri1 id_3,
    input wor id_4,
    input supply1 id_5,
    input wor id_6,
    input tri1 id_7
    , id_15,
    output tri id_8,
    input supply1 id_9,
    input wor id_10,
    output uwire id_11,
    input supply1 id_12
    , id_16,
    input wor id_13
);
  module_0(
      id_16, id_15
  );
  assign id_8 = id_13;
  wire id_17;
endmodule
