\doxysection{Mem\+Sys\+Ctl\+\_\+\+Type Struct Reference}
\hypertarget{structMemSysCtl__Type}{}\label{structMemSysCtl__Type}\index{MemSysCtl\_Type@{MemSysCtl\_Type}}


Structure type to access the Memory System Control Registers (MEMSYSCTL).  




{\ttfamily \#include $<$core\+\_\+cm55.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf7ab00e25170faced6023d7f387319c5}{MSCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga173e03baeebcf7476f3f11b19fc6744a}{PFCR}}
\item 
uint32\+\_\+t {\bfseries RESERVED1} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga18d1734811b40e7edf6e5213bf336ca8}{ITCMCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad5a9c8098433fa3ac108487e0ccd9cfc}{DTCMCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4f28bbd8ac5d7711b7eefcd16458eb5a}{PAHBCR}}
\item 
uint32\+\_\+t {\bfseries RESERVED2} \mbox{[}313U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab66c0a54637c8b7d0d4b1cb792744092}{ITGU\+\_\+\+CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga72ea3a63a719b8a7b8f3fe9c2e684124}{ITGU\+\_\+\+CFG}}
\item 
uint32\+\_\+t {\bfseries RESERVED3} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3919fe0388446bfe403cb0ad41bb400e}{ITGU\+\_\+\+LUT}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED4} \mbox{[}44U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga52ece715123311355eb86c601aebf357}{DTGU\+\_\+\+CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga731fe42d219dff4a0e742a50c5503403}{DTGU\+\_\+\+CFG}}
\item 
uint32\+\_\+t {\bfseries RESERVED5} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2ca1f43e85a564e594f65850dd0b2ac0}{DTGU\+\_\+\+LUT}} \mbox{[}16U\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Memory System Control Registers (MEMSYSCTL). 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Term\+Project\+\_\+\+Code/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm55_8h}{core\+\_\+cm55.\+h}}\item 
Term\+Project\+\_\+\+Code/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm85_8h}{core\+\_\+cm85.\+h}}\end{DoxyCompactItemize}
