
*** Running vivado
    with args -log axi_controller_testbench.vds -m64 -mode batch -messageDb vivado.pb -notrace -source axi_controller_testbench.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source axi_controller_testbench.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/parth/F/Parth/vivado/vivado_proj'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/media/parth/F/Parth/vivado/vivado_proj' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/parth/F/Parth/vivado/Vivado/2015.2/data/ip'.
Command: synth_design -top axi_controller_testbench -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_controller_v1_1_M00_AXI with formal parameter declaration list [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1_M00_AXI.v:198]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 950.406 ; gain = 171.562 ; free physical = 815 ; free virtual = 11980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_controller_testbench' [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:30]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_controller_0_0' [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_controller_0_0/synth/design_1_axi_controller_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_controller_v1_1' [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1.v:4]
	Parameter t_0 bound to: 3'b000 
	Parameter t_1 bound to: 3'b001 
	Parameter t_2 bound to: 3'b010 
	Parameter t_3 bound to: 3'b011 
	Parameter t_4 bound to: 3'b100 
	Parameter t_5 bound to: 3'b101 
	Parameter t_6 bound to: 3'b110 
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: -536870912 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 1 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_controller_v1_1_M00_AXI' [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1_M00_AXI.v:4]
	Parameter t_0 bound to: 3'b000 
	Parameter t_1 bound to: 3'b001 
	Parameter t_2 bound to: 3'b010 
	Parameter t_3 bound to: 3'b011 
	Parameter t_4 bound to: 3'b100 
	Parameter t_5 bound to: 3'b101 
	Parameter t_6 bound to: 3'b110 
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: -536870912 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 0 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 12 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 10 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1_M00_AXI.v:398]
WARNING: [Synth 8-3848] Net compare_done in module/entity axi_controller_v1_1_M00_AXI does not have driver. [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1_M00_AXI.v:228]
WARNING: [Synth 8-3848] Net ERROR in module/entity axi_controller_v1_1_M00_AXI does not have driver. [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1_M00_AXI.v:49]
WARNING: [Synth 8-3848] Net start_single_burst_read in module/entity axi_controller_v1_1_M00_AXI does not have driver. [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1_M00_AXI.v:224]
INFO: [Synth 8-256] done synthesizing module 'axi_controller_v1_1_M00_AXI' (1#1) [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1_M00_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_controller_v1_1' (2#1) [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_controller_0_0' (3#1) [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_controller_0_0/synth/design_1_axi_controller_0_0.v:56]
WARNING: [Synth 8-350] instance 'axi_controller_0' of module 'design_1_axi_controller_0_0' requires 42 connections, but only 40 given [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1.v:213]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_1' [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1.v:337]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_O7FAN0' [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1.v:737]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_O7FAN0' (4#1) [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1.v:737]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_1' (5#1) [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1.v:337]
INFO: [Synth 8-256] done synthesizing module 'design_1' (6#1) [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (7#1) [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3848] Net CLK in module/entity axi_controller_testbench does not have driver. [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:32]
WARNING: [Synth 8-3848] Net ARREADY in module/entity axi_controller_testbench does not have driver. [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:43]
WARNING: [Synth 8-3848] Net BID in module/entity axi_controller_testbench does not have driver. [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:57]
WARNING: [Synth 8-3848] Net BRESP in module/entity axi_controller_testbench does not have driver. [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:59]
WARNING: [Synth 8-3848] Net BVALID in module/entity axi_controller_testbench does not have driver. [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:60]
WARNING: [Synth 8-3848] Net RDATA in module/entity axi_controller_testbench does not have driver. [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:61]
WARNING: [Synth 8-3848] Net RID in module/entity axi_controller_testbench does not have driver. [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:62]
WARNING: [Synth 8-3848] Net RLAST in module/entity axi_controller_testbench does not have driver. [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:63]
WARNING: [Synth 8-3848] Net RRESP in module/entity axi_controller_testbench does not have driver. [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:65]
WARNING: [Synth 8-3848] Net RVALID in module/entity axi_controller_testbench does not have driver. [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:66]
INFO: [Synth 8-256] done synthesizing module 'axi_controller_testbench' (8#1) [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.656 ; gain = 240.812 ; free physical = 759 ; free virtual = 11925
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dut:m00_axi_aclk to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_arready to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_bid[0] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_bresp[1] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_bresp[0] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_bvalid to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[31] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[30] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[29] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[28] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[27] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[26] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[25] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[24] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[23] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[22] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[21] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[20] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[19] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[18] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[17] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[16] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[15] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[14] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[13] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[12] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[11] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[10] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[9] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[8] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[7] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[6] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[5] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[4] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[3] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[2] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[1] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rdata[0] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rid[0] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rlast to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rresp[1] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rresp[0] to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
WARNING: [Synth 8-3295] tying undriven pin dut:m_axi_rvalid to constant 0 [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.656 ; gain = 240.812 ; free physical = 758 ; free virtual = 11924
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1287.344 ; gain = 0.000 ; free physical = 609 ; free virtual = 11776
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1287.344 ; gain = 508.500 ; free physical = 581 ; free virtual = 11756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1287.344 ; gain = 508.500 ; free physical = 581 ; free virtual = 11756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for dut/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dut/design_1_i/axi_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dut/design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1287.344 ; gain = 508.500 ; free physical = 579 ; free virtual = 11754
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "axi_awaddr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'next_reg' [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1.v:170]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1287.344 ; gain = 508.500 ; free physical = 559 ; free virtual = 11734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_controller_v1_1_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_controller_v1_1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1287.344 ; gain = 508.500 ; free physical = 585 ; free virtual = 11760
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1287.344 ; gain = 508.500 ; free physical = 585 ; free virtual = 11760
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1287.344 ; gain = 508.500 ; free physical = 585 ; free virtual = 11760

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1287.344 ; gain = 508.500 ; free physical = 569 ; free virtual = 11745
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1287.344 ; gain = 508.500 ; free physical = 569 ; free virtual = 11745

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1287.344 ; gain = 508.500 ; free physical = 569 ; free virtual = 11745
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1287.344 ; gain = 508.500 ; free physical = 527 ; free virtual = 11701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1287.344 ; gain = 508.500 ; free physical = 527 ; free virtual = 11701
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[31] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[30] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[29] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[28] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[27] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[26] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[25] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[24] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[23] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[22] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[21] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[20] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[19] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[18] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[17] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[16] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[14] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[12] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[11] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[10] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[8] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[7] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[5] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[4] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[31] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[30] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[29] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[28] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[27] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[26] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[25] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[24] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[23] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[22] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[21] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[20] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[19] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[18] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[17] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[16] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[8] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[7] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[6] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[5] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[4] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[3] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[2] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_wdata_reg[1] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_arvalid_reg ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module design_1_axi_controller_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/axi_controller_v1_1_M00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module design_1_axi_controller_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1288.352 ; gain = 509.508 ; free physical = 511 ; free virtual = 11685
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m00_axi_aclk to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_arready to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_bid[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_bresp[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_bresp[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_bvalid to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rdata[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rid[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rlast to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rresp[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rresp[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \dut/design_1_i :m_axi_rvalid to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1288.352 ; gain = 509.508 ; free physical = 511 ; free virtual = 11685
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/next[2] with 1st driver pin 'dut/design_1_i/axi_controller_0/inst/next_reg[2]__0/Q' [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1.v:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/next[2] with 2nd driver pin 'dut/design_1_i/axi_controller_0/inst/next_reg[2]/Q' [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1.v:170]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/next[1] with 1st driver pin 'dut/design_1_i/axi_controller_0/inst/next_reg[1]__0/Q' [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1.v:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/next[1] with 2nd driver pin 'dut/design_1_i/axi_controller_0/inst/next_reg[1]/Q' [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1.v:170]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/next[0] with 1st driver pin 'dut/design_1_i/axi_controller_0/inst/next_reg[0]__0/Q' [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1.v:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/next[0] with 2nd driver pin 'dut/design_1_i/axi_controller_0/inst/next_reg[0]/Q' [/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1.v:170]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        3|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1288.352 ; gain = 509.508 ; free physical = 511 ; free virtual = 11685
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'axi_controller_testbench' to reference 'design_1_wrapper' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1288.352 ; gain = 509.508 ; free physical = 511 ; free virtual = 11685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1288.352 ; gain = 509.508 ; free physical = 511 ; free virtual = 11685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1288.352 ; gain = 509.508 ; free physical = 511 ; free virtual = 11685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     2|
|2     |LUT1    |     6|
|3     |LUT2    |     2|
|4     |LUT3    |    10|
|5     |LUT4    |     1|
|6     |LUT5    |     2|
|7     |LUT6    |     2|
|8     |MUXCY_L |    29|
|9     |XORCY   |    30|
|10    |FDRE    |    57|
|11    |LD      |     3|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------------+------------------------------+------+
|      |Instance                                   |Module                        |Cells |
+------+-------------------------------------------+------------------------------+------+
|1     |top                                        |                              |   144|
|2     |  dut                                      |design_1_wrapper              |   144|
|3     |    design_1_i                             |design_1                      |   144|
|4     |      axi_controller_0                     |design_1_axi_controller_0_0   |   144|
|5     |        inst                               |axi_controller_v1_1           |   143|
|6     |          axi_controller_v1_1_M00_AXI_inst |axi_controller_v1_1_M00_AXI   |   130|
|7     |      axi_interconnect_0                   |design_1_axi_interconnect_0_1 |     0|
+------+-------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1288.352 ; gain = 509.508 ; free physical = 511 ; free virtual = 11685
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1288.352 ; gain = 123.289 ; free physical = 511 ; free virtual = 11685
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1288.352 ; gain = 509.508 ; free physical = 511 ; free virtual = 11685
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 104 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1288.352 ; gain = 398.980 ; free physical = 512 ; free virtual = 11686
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1320.367 ; gain = 0.000 ; free physical = 510 ; free virtual = 11684
INFO: [Common 17-206] Exiting Vivado at Thu Mar  1 04:15:54 2018...
