Flow report for MebX_Quartus_Project
Fri Dec 14 21:54:33 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------------+
; Flow Summary                                                                        ;
+-----------------------------------+-------------------------------------------------+
; Flow Status                       ; Successful - Fri Dec 14 21:54:33 2018           ;
; Quartus Prime Version             ; 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Revision Name                     ; MebX_Quartus_Project                            ;
; Top-level Entity Name             ; MebX_TopLevel                                   ;
; Family                            ; Stratix IV                                      ;
; Device                            ; EP4SGX230KF40C2                                 ;
; Timing Models                     ; Final                                           ;
; Logic utilization                 ; 33 %                                            ;
;     Combinational ALUTs           ; 46,842 / 182,400 ( 26 % )                       ;
;     Memory ALUTs                  ; 1,350 / 91,200 ( 1 % )                          ;
;     Dedicated logic registers     ; 42,688 / 182,400 ( 23 % )                       ;
; Total registers                   ; 43976                                           ;
; Total pins                        ; 452 / 888 ( 51 % )                              ;
; Total virtual pins                ; 0                                               ;
; Total block memory bits           ; 9,715,188 / 14,625,792 ( 66 % )                 ;
; DSP block 18-bit elements         ; 8 / 1,288 ( < 1 % )                             ;
; Total GXB Receiver Channel PCS    ; 0 / 24 ( 0 % )                                  ;
; Total GXB Receiver Channel PMA    ; 0 / 36 ( 0 % )                                  ;
; Total GXB Transmitter Channel PCS ; 0 / 24 ( 0 % )                                  ;
; Total GXB Transmitter Channel PMA ; 0 / 36 ( 0 % )                                  ;
; Total PLLs                        ; 2 / 8 ( 25 % )                                  ;
; Total DLLs                        ; 2 / 4 ( 50 % )                                  ;
+-----------------------------------+-------------------------------------------------+


+------------------------------------------+
; Flow Settings                            ;
+-------------------+----------------------+
; Option            ; Setting              ;
+-------------------+----------------------+
; Start date & time ; 12/14/2018 21:19:02  ;
; Main task         ; Compilation          ;
; Revision Name     ; MebX_Quartus_Project ;
+-------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                              ;
+---------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------+-------------------+----------------+
; Assignment Name                                   ; Value                                                                         ; Default Value                        ; Entity Name       ; Section Id     ;
+---------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------+-------------------+----------------+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP               ; On                                                                            ; Off                                  ; --                ; --             ;
; COMPILER_SIGNATURE_ID                             ; 66485671440360.154482953609596                                                ; --                                   ; --                ; --             ;
; ECO_REGENERATE_REPORT                             ; On                                                                            ; Off                                  ; --                ; --             ;
; EDA_OUTPUT_DATA_FORMAT                            ; Vhdl                                                                          ; --                                   ; --                ; eda_simulation ;
; EDA_SIMULATION_TOOL                               ; ModelSim-Altera (VHDL)                                                        ; <None>                               ; --                ; --             ;
; ENABLE_SIGNALTAP                                  ; Off                                                                           ; --                                   ; --                ; --             ;
; FITTER_EFFORT                                     ; Standard Fit                                                                  ; Auto Fit                             ; --                ; --             ;
; MAX_CORE_JUNCTION_TEMP                            ; 85                                                                            ; --                                   ; --                ; --             ;
; MIN_CORE_JUNCTION_TEMP                            ; 0                                                                             ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Qsys_Project/MebX_Qsys_Project/synthesis/../MebX_Qsys_Project.cmp          ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Qsys_Project/MebX_Qsys_Project/synthesis/../../MebX_Qsys_Project.qsys      ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Qsys_Project/MebX_Qsys_Project/synthesis/submodules/alt_mem_ddrx_define.iv ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/pll_125.bsf                                        ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/pll_125_bb.v                                       ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/pll_125.cmp                                        ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/pll_125.ppf                                        ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/FIFO_Codec/fifo_codec.bsf                          ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/FIFO_Codec/fifo_codec_inst.vhd                     ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/FIFO_Codec/fifo_codec.inc                          ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/FIFO_Codec/fifo_codec.cmp                          ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/LVDS/TX_LVDS.bsf                                   ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/LVDS/TX_LVDS_inst.vhd                              ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/LVDS/TX_LVDS.inc                                   ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/LVDS/TX_LVDS.cmp                                   ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/LVDS/TX_LVDS.ppf                                   ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/LVDS/RX_LVDS.bsf                                   ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/LVDS/RX_LVDS_inst.vhd                              ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/LVDS/RX_LVDS.inc                                   ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/LVDS/RX_LVDS.cmp                                   ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/LVDS/RX_LVDS.ppf                                   ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/PLL.bsf                                            ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/PLL_inst.vhd                                       ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/PLL.inc                                            ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/PLL.cmp                                            ; --                                   ; --                ; --             ;
; MISC_FILE                                         ; ../Hardware_Project/IPCore/PLL.ppf                                            ; --                                   ; --                ; --             ;
; MUX_RESTRUCTURE                                   ; Off                                                                           ; Auto                                 ; --                ; --             ;
; NUM_PARALLEL_PROCESSORS                           ; All                                                                           ; --                                   ; --                ; --             ;
; OPTIMIZATION_MODE                                 ; Aggressive Performance                                                        ; Balanced                             ; --                ; --             ;
; OPTIMIZATION_TECHNIQUE                            ; Speed                                                                         ; Balanced                             ; --                ; --             ;
; PARTITION_COLOR                                   ; -- (Not supported for targeted family)                                        ; --                                   ; MebX_TopLevel     ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; -- (Not supported for targeted family)                                        ; --                                   ; MebX_TopLevel     ; Top            ;
; PARTITION_NETLIST_TYPE                            ; -- (Not supported for targeted family)                                        ; --                                   ; MebX_TopLevel     ; Top            ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ; On                                                                            ; Off                                  ; --                ; --             ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                    ; On                                                                            ; Off                                  ; --                ; --             ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION           ; On                                                                            ; Off                                  ; --                ; --             ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING              ; On                                                                            ; Off                                  ; --                ; --             ;
; PLACEMENT_EFFORT_MULTIPLIER                       ; 4.0                                                                           ; 1.0                                  ; --                ; --             ;
; POWER_BOARD_THERMAL_MODEL                         ; None (CONSERVATIVE)                                                           ; --                                   ; --                ; --             ;
; POWER_PRESET_COOLING_SOLUTION                     ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                         ; --                                   ; --                ; --             ;
; PROJECT_IP_REGENERATION_POLICY                    ; ALWAYS_REGENERATE_IP                                                          ; SKIP_REGENERATING_IP_IF_HDL_MODIFIED ; --                ; --             ;
; PROJECT_OUTPUT_DIRECTORY                          ; output_files                                                                  ; --                                   ; --                ; --             ;
; QII_AUTO_PACKED_REGISTERS                         ; Normal                                                                        ; Auto                                 ; --                ; --             ;
; ROUTER_CLOCKING_TOPOLOGY_ANALYSIS                 ; On                                                                            ; Off                                  ; --                ; --             ;
; ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION      ; On                                                                            ; Auto                                 ; --                ; --             ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL                  ; MAXIMUM                                                                       ; Normal                               ; --                ; --             ;
; SLD_FILE                                          ; ../Qsys_Project/MebX_Qsys_Project/synthesis/MebX_Qsys_Project.regmap          ; --                                   ; --                ; --             ;
; SLD_FILE                                          ; ../Qsys_Project/MebX_Qsys_Project/synthesis/MebX_Qsys_Project.debuginfo       ; --                                   ; --                ; --             ;
; SLD_INFO                                          ; QSYS_NAME MebX_Qsys_Project HAS_SOPCINFO 1 GENERATION_ID 1544829272           ; --                                   ; MebX_Qsys_Project ; --             ;
; SMART_RECOMPILE                                   ; On                                                                            ; Off                                  ; --                ; --             ;
; SOPCINFO_FILE                                     ; ../Qsys_Project/MebX_Qsys_Project/synthesis/../../MebX_Qsys_Project.sopcinfo  ; --                                   ; --                ; --             ;
; STATE_MACHINE_PROCESSING                          ; One-Hot                                                                       ; Auto                                 ; --                ; --             ;
; SYNTHESIS_ONLY_QIP                                ; On                                                                            ; --                                   ; --                ; --             ;
; TOP_LEVEL_ENTITY                                  ; MebX_TopLevel                                                                 ; MebX_Quartus_Project                 ; --                ; --             ;
+---------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------+-------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:09:22     ; 1.0                     ; 2989 MB             ; 00:09:49                           ;
; Fitter                    ; 00:21:12     ; 1.2                     ; 3725 MB             ; 00:40:05                           ;
; Assembler                 ; 00:00:34     ; 1.0                     ; 1189 MB             ; 00:00:32                           ;
; TimeQuest Timing Analyzer ; 00:02:07     ; 1.2                     ; 1949 MB             ; 00:02:24                           ;
; EDA Netlist Writer        ; 00:01:28     ; 1.0                     ; 1463 MB             ; 00:01:26                           ;
; Total                     ; 00:34:43     ; --                      ; --                  ; 00:54:16                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; NSEE-H125-01     ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; NSEE-H125-01     ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; NSEE-H125-01     ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; NSEE-H125-01     ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; NSEE-H125-01     ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off MebX_Quartus_Project -c MebX_Quartus_Project
quartus_fit --read_settings_files=off --write_settings_files=off MebX_Quartus_Project -c MebX_Quartus_Project
quartus_asm --read_settings_files=off --write_settings_files=off MebX_Quartus_Project -c MebX_Quartus_Project
quartus_sta MebX_Quartus_Project -c MebX_Quartus_Project
quartus_eda --read_settings_files=off --write_settings_files=off MebX_Quartus_Project -c MebX_Quartus_Project



