
<!DOCTYPE html>
<html>

<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<title>Module ExprPath</title>
<meta name="description" content="Documentation of Coq module ExprPath" />
<link  rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.css">
<script src="https://cdn.jsdelivr.net/npm/markdown-it/dist/markdown-it.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/markdown-it-texmath/texmath.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/darkmode-js@1.5.7/lib/darkmode-js.min.js"></script>
<link href="rocqnavi.css" rel="stylesheet" type="text/css" />
<script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
<script type="text/javascript" src="rocqnavi.js"> </script>
</head>

<body onload="init()">

  <main>
    <div class="sidebar">
      <h2>Files</h2>
      <li><details id="Verilog"><summary>Verilog</summary>
          <ul>
          <li><a href="Verilog.Algo.html">Algo</a></li>
<li><a href="Verilog.Equiv.html">Equiv</a></li>
<li><a href="Verilog.Expr.html">Expr</a></li>
<li><a href="Verilog.ExprPath.html">ExprPath</a></li>
<li><a href="Verilog.Extr.html">Extr</a></li>
<li><a href="Verilog.Path.html">Path</a></li>
<li><a href="Verilog.Spec.html">Spec</a></li>
<li><a href="Verilog.TaggedExpr.html">TaggedExpr</a></li>
<li><a href="Verilog.TaggedExprPath.html">TaggedExprPath</a></li>
<li><a href="Verilog.TypeSystem.html">TypeSystem</a></li>
<li><a href="Verilog.Utils.html">Utils</a></li>
          </ul>
          </details>
          </li>
    </div>

  <div class="coq">

    <div class="content">
      <p><a href="./index.html">Top</a></p>
      <h1 class="title">Module ExprPath</h1>
<span class="vernacular">From</span><span class="id"> Stdlib</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html">Lists</a></span>.<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html">List</a></span>.<br/>
<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html">Expr</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Export</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html">Path</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html">Utils</a></span>.<br/>
<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ListNotations">ListNotations</a></span>.<br/>
<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr">Expr</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path">Path</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils">Utils</a></span>.<br/>
<br/>
<h1> ExprPath Module </h1>
<div class="doc">This module formalizes the notion of *paths* within SystemVerilog expressions.
    A path encodes the position of a subexpression inside a larger expression tree.
    The module defines:
    - a predicate <code class="bracket"><span class="id">IsPath</span></code> relating expressions to valid paths,
    - a function <code class="bracket"><span class="id">sub_expr</span></code> for extracting subexpressions by path,
    - and several lemmas connecting these concepts. </div>
<span class="vernacular">Module</span><span class="id"> </span><span id="ExprPath" class="id"><a name="ExprPath" class="">ExprPath</a></span>.<br/>
<br/>
<div class="doc"><code class="bracket"><span class="id">IsPath</span> <span class="id">e</span> <span class="id">p</span></code> expresses that <code class="bracket"><span class="id">p</span></code> is a valid path within the expression <code class="bracket"><span class="id">e</span></code>.
      Each constructor identifies the subexpression reached by following an index sequence:
      - <code class="bracket">0</code>, <code class="bracket">1</code>, or <code class="bracket">2</code> select specific subfields of binary, unary, or ternary operators;
      - for concatenations, the path uses list indices via <code class="bracket"><span class="id">nth_error</span></code>;
      - the empty path <code class="bracket">[]</code> always denotes the expression itself. </div>
&nbsp;&nbsp;<span class="vernacular">Inductive</span><span class="id"> </span><span id="ExprPath.IsPath_sind" class="id"><span id="ExprPath.IsPath_ind" class="id"><span id="ExprPath.IsPath" class="id"><a name="ExprPath.IsPath_sind" class="">IsPath</a></span></span></span><span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr">Expr</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> Prop</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="ExprPath.P_Empty" class="id"><a name="ExprPath.P_Empty" class="">P_Empty</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:3" class="id"><a name="e:3" class="">e</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#e:3">e</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="ExprPath.P_LhsBinOp" class="id"><a name="ExprPath.P_LhsBinOp" class="">P_LhsBinOp</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="lhs:4" class="id"><a name="lhs:4" class="">lhs</a></span><span class="id"> </span><span id="rhs:5" class="id"><a name="rhs:5" class="">rhs</a></span><span class="id"> </span><span id="p:6" class="id"><a name="p:6" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#lhs:4">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:6">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EBinOp">EBinOp</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#lhs:4">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#rhs:5">rhs</a></span>) (<span class="id">0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#p:6">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="ExprPath.P_RhsBinOp" class="id"><a name="ExprPath.P_RhsBinOp" class="">P_RhsBinOp</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="lhs:7" class="id"><a name="lhs:7" class="">lhs</a></span><span class="id"> </span><span id="rhs:8" class="id"><a name="rhs:8" class="">rhs</a></span><span class="id"> </span><span id="p:9" class="id"><a name="p:9" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#rhs:8">rhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:9">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EBinOp">EBinOp</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#lhs:7">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#rhs:8">rhs</a></span>) (<span class="id">1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#p:9">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="ExprPath.P_UnOpArg" class="id"><a name="ExprPath.P_UnOpArg" class="">P_UnOpArg</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="arg:10" class="id"><a name="arg:10" class="">arg</a></span><span class="id"> </span><span id="p:11" class="id"><a name="p:11" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#arg:10">arg</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:11">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EUnOp">EUnOp</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#arg:10">arg</a></span>) (<span class="id">0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#p:11">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="ExprPath.P_LhsCompOp" class="id"><a name="ExprPath.P_LhsCompOp" class="">P_LhsCompOp</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="lhs:12" class="id"><a name="lhs:12" class="">lhs</a></span><span class="id"> </span><span id="rhs:13" class="id"><a name="rhs:13" class="">rhs</a></span><span class="id"> </span><span id="p:14" class="id"><a name="p:14" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#lhs:12">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:14">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EComp">EComp</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#lhs:12">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#rhs:13">rhs</a></span>) (<span class="id">0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#p:14">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="ExprPath.P_RhsCompOp" class="id"><a name="ExprPath.P_RhsCompOp" class="">P_RhsCompOp</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="lhs:15" class="id"><a name="lhs:15" class="">lhs</a></span><span class="id"> </span><span id="rhs:16" class="id"><a name="rhs:16" class="">rhs</a></span><span class="id"> </span><span id="p:17" class="id"><a name="p:17" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#rhs:16">rhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:17">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EComp">EComp</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#lhs:15">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#rhs:16">rhs</a></span>) (<span class="id">1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#p:17">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="ExprPath.P_LhsLogic" class="id"><a name="ExprPath.P_LhsLogic" class="">P_LhsLogic</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="lhs:18" class="id"><a name="lhs:18" class="">lhs</a></span><span class="id"> </span><span id="rhs:19" class="id"><a name="rhs:19" class="">rhs</a></span><span class="id"> </span><span id="p:20" class="id"><a name="p:20" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#lhs:18">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:20">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.ELogic">ELogic</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#lhs:18">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#rhs:19">rhs</a></span>) (<span class="id">0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#p:20">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="ExprPath.P_RhsLogic" class="id"><a name="ExprPath.P_RhsLogic" class="">P_RhsLogic</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="lhs:21" class="id"><a name="lhs:21" class="">lhs</a></span><span class="id"> </span><span id="rhs:22" class="id"><a name="rhs:22" class="">rhs</a></span><span class="id"> </span><span id="p:23" class="id"><a name="p:23" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#rhs:22">rhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:23">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.ELogic">ELogic</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#lhs:21">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#rhs:22">rhs</a></span>) (<span class="id">1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#p:23">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="ExprPath.P_RedArg" class="id"><a name="ExprPath.P_RedArg" class="">P_RedArg</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="arg:24" class="id"><a name="arg:24" class="">arg</a></span><span class="id"> </span><span id="p:25" class="id"><a name="p:25" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#arg:24">arg</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:25">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EReduction">EReduction</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#arg:24">arg</a></span>) (<span class="id">0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#p:25">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="ExprPath.P_LhsShift" class="id"><a name="ExprPath.P_LhsShift" class="">P_LhsShift</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="lhs:26" class="id"><a name="lhs:26" class="">lhs</a></span><span class="id"> </span><span id="rhs:27" class="id"><a name="rhs:27" class="">rhs</a></span><span class="id"> </span><span id="p:28" class="id"><a name="p:28" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#lhs:26">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:28">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EShift">EShift</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#lhs:26">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#rhs:27">rhs</a></span>) (<span class="id">0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#p:28">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="ExprPath.P_RhsShift" class="id"><a name="ExprPath.P_RhsShift" class="">P_RhsShift</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="lhs:29" class="id"><a name="lhs:29" class="">lhs</a></span><span class="id"> </span><span id="rhs:30" class="id"><a name="rhs:30" class="">rhs</a></span><span class="id"> </span><span id="p:31" class="id"><a name="p:31" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#rhs:30">rhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:31">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EShift">EShift</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#lhs:29">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#rhs:30">rhs</a></span>) (<span class="id">1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#p:31">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="ExprPath.P_AssignArg" class="id"><a name="ExprPath.P_AssignArg" class="">P_AssignArg</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="op:32" class="id"><a name="op:32" class="">op</a></span><span class="id"> </span><span id="arg:33" class="id"><a name="arg:33" class="">arg</a></span><span class="id"> </span><span id="p:34" class="id"><a name="p:34" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#arg:33">arg</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:34">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EAssign">EAssign</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#op:32">op</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#arg:33">arg</a></span>) (<span class="id">0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#p:34">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="ExprPath.P_CondCond" class="id"><a name="ExprPath.P_CondCond" class="">P_CondCond</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="cond:35" class="id"><a name="cond:35" class="">cond</a></span><span class="id"> </span><span id="tb:36" class="id"><a name="tb:36" class="">tb</a></span><span class="id"> </span><span id="fb:37" class="id"><a name="fb:37" class="">fb</a></span><span class="id"> </span><span id="p:38" class="id"><a name="p:38" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#cond:35">cond</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:38">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.ECond">ECond</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#cond:35">cond</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#tb:36">tb</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#fb:37">fb</a></span>) (<span class="id">0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#p:38">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="ExprPath.P_CondTrue" class="id"><a name="ExprPath.P_CondTrue" class="">P_CondTrue</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="cond:39" class="id"><a name="cond:39" class="">cond</a></span><span class="id"> </span><span id="tb:40" class="id"><a name="tb:40" class="">tb</a></span><span class="id"> </span><span id="fb:41" class="id"><a name="fb:41" class="">fb</a></span><span class="id"> </span><span id="p:42" class="id"><a name="p:42" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#tb:40">tb</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:42">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.ECond">ECond</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#cond:39">cond</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#tb:40">tb</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#fb:41">fb</a></span>) (<span class="id">1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#p:42">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="ExprPath.P_CondFalse" class="id"><a name="ExprPath.P_CondFalse" class="">P_CondFalse</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="cond:43" class="id"><a name="cond:43" class="">cond</a></span><span class="id"> </span><span id="tb:44" class="id"><a name="tb:44" class="">tb</a></span><span class="id"> </span><span id="fb:45" class="id"><a name="fb:45" class="">fb</a></span><span class="id"> </span><span id="p:46" class="id"><a name="p:46" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#fb:45">fb</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:46">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.ECond">ECond</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#cond:43">cond</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#tb:44">tb</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#fb:45">fb</a></span>) (<span class="id">2</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#p:46">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="ExprPath.P_ConcatArgs" class="id"><a name="ExprPath.P_ConcatArgs" class="">P_ConcatArgs</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="n:47" class="id"><a name="n:47" class="">n</a></span><span class="id"> </span><span id="args:48" class="id"><a name="args:48" class="">args</a></span><span class="id"> </span><span id="e:49" class="id"><a name="e:49" class="">e</a></span><span class="id"> </span><span id="p:50" class="id"><a name="p:50" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#args:48">args</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#n:47">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#e:49">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#e:49">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:50">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EConcat">EConcat</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#args:48">args</a></span>) (<span class="id"><a href="Verilog.ExprPath.html#n:47">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#p:50">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="ExprPath.P_ReplArg" class="id"><a name="ExprPath.P_ReplArg" class="">P_ReplArg</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="i:51" class="id"><a name="i:51" class="">i</a></span><span class="id"> </span><span id="arg:52" class="id"><a name="arg:52" class="">arg</a></span><span class="id"> </span><span id="p:53" class="id"><a name="p:53" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#arg:52">arg</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:53">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#IsPath:1">IsPath</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.ERepl">ERepl</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#i:51">i</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#arg:52">arg</a></span>) (<span class="id">0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#p:53">p</a></span>)<br/>
&nbsp;&nbsp;.<br/>
<br/>
<div class="doc"><code class="bracket"><span class="id">sub_expr</span> <span class="id">e</span> <span class="id">p</span></code> navigates the expression <code class="bracket"><span class="id">e</span></code> according to path <code class="bracket"><span class="id">p</span></code>
      and returns the corresponding subexpression (if it exists).
      The function returns <code class="bracket"><span class="id">None</span></code> when <code class="bracket"><span class="id">p</span></code> does not correspond to any valid substructure. </div>
&nbsp;&nbsp;<span class="vernacular">Fixpoint</span><span class="id"> </span><span id="ExprPath.sub_expr" class="id"><a name="ExprPath.sub_expr" class="">sub_expr</a></span> (<span id="e:54" class="id"><a name="e:54" class="">e</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr">Expr</a></span>) (<span id="p:55" class="id"><a name="p:55" class="">p</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span>)<span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#e:54">e</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:55">p</a></span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> e,</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#e:54">e</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EBinOp">EBinOp</a></span><span class="id"> lhs</span><span class="id"> _,</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#sub_expr:56">sub_expr</a></span><span class="id"> lhs</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:55">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EBinOp">EBinOp</a></span><span class="id"> _</span><span class="id"> rhs,</span><span class="id"> 1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#sub_expr:56">sub_expr</a></span><span class="id"> rhs</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:55">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EUnOp">EUnOp</a></span><span class="id"> arg,</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#sub_expr:56">sub_expr</a></span><span class="id"> arg</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:55">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EComp">EComp</a></span><span class="id"> lhs</span><span class="id"> _,</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#sub_expr:56">sub_expr</a></span><span class="id"> lhs</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:55">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EComp">EComp</a></span><span class="id"> _</span><span class="id"> rhs,</span><span class="id"> 1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#sub_expr:56">sub_expr</a></span><span class="id"> rhs</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:55">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.ELogic">ELogic</a></span><span class="id"> lhs</span><span class="id"> _,</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#sub_expr:56">sub_expr</a></span><span class="id"> lhs</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:55">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.ELogic">ELogic</a></span><span class="id"> _</span><span class="id"> rhs,</span><span class="id"> 1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#sub_expr:56">sub_expr</a></span><span class="id"> rhs</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:55">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EReduction">EReduction</a></span><span class="id"> arg,</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#sub_expr:56">sub_expr</a></span><span class="id"> arg</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:55">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EShift">EShift</a></span><span class="id"> lhs</span><span class="id"> _,</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#sub_expr:56">sub_expr</a></span><span class="id"> lhs</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:55">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EShift">EShift</a></span><span class="id"> _</span><span class="id"> rhs,</span><span class="id"> 1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#sub_expr:56">sub_expr</a></span><span class="id"> rhs</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:55">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EAssign">EAssign</a></span><span class="id"> _</span><span class="id"> arg,</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#sub_expr:56">sub_expr</a></span><span class="id"> arg</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:55">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.ECond">ECond</a></span><span class="id"> cond</span><span class="id"> _</span><span class="id"> _,</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#sub_expr:56">sub_expr</a></span><span class="id"> cond</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:55">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.ECond">ECond</a></span><span class="id"> _</span><span class="id"> tb</span><span class="id"> _,</span><span class="id"> 1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#sub_expr:56">sub_expr</a></span><span class="id"> tb</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:55">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.ECond">ECond</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> fb,</span><span class="id"> 2</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#sub_expr:56">sub_expr</a></span><span class="id"> fb</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:55">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EConcat">EConcat</a></span><span class="id"> args,</span><span class="id"> i</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> args</span><span class="id"> i</span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> e</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#sub_expr:56">sub_expr</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#e:54">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:55">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#None">None</a></span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#None">None</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.ERepl">ERepl</a></span><span class="id"> _</span><span class="id"> arg,</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#sub_expr:56">sub_expr</a></span><span class="id"> arg</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:55">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span>_<span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#None">None</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;.<br/>
<br/>
<div class="doc">The shorthand <code class="bracket"><span class="id">e</span> @[ <span class="id">p</span> ]</code> denotes <code class="bracket"><span class="id">sub_expr</span> <span class="id">e</span> <span class="id">p</span></code>. </div>
&nbsp;&nbsp;<span class="vernacular">Notation</span> <span id="808855a8f1e3452774832743415486ee" class="id"><a name="808855a8f1e3452774832743415486ee" class="">&quot;e @[ p ]&quot;</a></span><span class="id"> :=</span> (<span class="id"><a href="Verilog.ExprPath.html#ExprPath.sub_expr">sub_expr</a></span><span class="id"> e</span><span class="id"> p</span>) (<span class="gallina-kwd">at</span><span class="id"> level</span><span class="id"> 20</span>).<br/>
<br/>
<div class="doc"><code class="bracket"><span class="id">IsPath_is_sub_expr</span></code>: if <code class="bracket"><span class="id">p</span></code> is a valid path within <code class="bracket"><span class="id">e</span></code>, then following <code class="bracket"><span class="id">p</span></code>
      via <code class="bracket"><span class="id">sub_expr</span></code> yields some subexpression. </div>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="ExprPath.IsPath_is_sub_expr" class="id"><a name="ExprPath.IsPath_is_sub_expr" class="">IsPath_is_sub_expr</a></span><span class="id">:</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:59" class="id"><a name="e:59" class="">e</a></span><span class="id"> </span><span id="p:60" class="id"><a name="p:60" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#e:59">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:60">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="e0:61" class="id"><a name="e0:61" class="">e0</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.ExprPath.html#e:59">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.ExprPath.html#p:60">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#e0:61">e0</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">induction</span><span class="id"> H;</span><span class="id"> try</span> (<span class="id">destruct</span><span class="id"> IHIsPath</span><span class="gallina-kwd"> as</span><span class="id"> [x</span><span class="id"> H1];</span><span class="gallina-kwd"> exists</span><span class="id"> x;</span><span class="id"> assumption</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="gallina-kwd"> exists</span><span class="id"> e;</span><span class="id"> destruct</span><span class="id"> e;</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> IHIsPath</span><span class="gallina-kwd"> as</span><span class="id"> [x</span><span class="id"> H1];</span><span class="gallina-kwd"> exists</span><span class="id"> x</span>. <span class="id">simpl</span>. <span class="id">rewrite</span><span class="id"> H</span>. <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
<div class="doc"><code class="bracket"><span class="id">sub_expr_valid</span></code>: if <code class="bracket"><span class="id">sub_expr</span> <span class="id">e</span> <span class="id">p</span> = <span class="id">Some</span> <span class="id">f</span></code>, then <code class="bracket"><span class="id">p</span></code> is a valid path of <code class="bracket"><span class="id">e</span></code>
      leading to <code class="bracket"><span class="id">f</span></code>. </div>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="ExprPath.sub_expr_valid" class="id"><a name="ExprPath.sub_expr_valid" class="">sub_expr_valid</a></span><span class="id">:</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:62" class="id"><a name="e:62" class="">e</a></span><span class="id"> </span><span id="p:63" class="id"><a name="p:63" class="">p</a></span><span class="id"> </span><span id="f:64" class="id"><a name="f:64" class="">f</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#e:62">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.ExprPath.html#p:63">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#f:64">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#e:62">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:63">p</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">induction</span><span class="id"> e</span><span class="gallina-kwd"> using</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_ind">Expr_ind</a></span><span class="id">;</span><span class="id"> intros;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">try</span> (<span class="id">destruct</span><span class="id"> p</span><span class="gallina-kwd"> as</span><span class="id"> [|[|[|[]]]];</span><span class="id"> simpl</span><span class="gallina-kwd"> in</span><span class="id"> *;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id">constructor;</span><span class="id"> firstorder</span>)<span class="id"> ||</span><span class="id"> congruence</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> p</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> constructor</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> args</span><span class="id"> n</span>)<span class="id"> eqn:H1;</span><span class="id"> simpl</span><span class="gallina-kwd"> in</span><span class="id"> H0;</span><span class="id"> rewrite</span><span class="id"> H1</span><span class="gallina-kwd"> in</span><span class="id"> H0</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">*</span><span class="id"> apply</span> (<span class="id"><a href="Verilog.ExprPath.html#ExprPath.P_ConcatArgs">P_ConcatArgs</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H1</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H1</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H0</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">*</span><span class="id"> congruence</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
<div class="doc"><code class="bracket"><span class="id">IsPath_sub_expr_iff</span></code>: a path is valid for an expression if and only if
      the corresponding subexpression lookup succeeds. </div>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="ExprPath.IsPath_sub_expr_iff" class="id"><a name="ExprPath.IsPath_sub_expr_iff" class="">IsPath_sub_expr_iff</a></span><span class="id">:</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:65" class="id"><a name="e:65" class="">e</a></span><span class="id"> </span><span id="p:66" class="id"><a name="p:66" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#e:65">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:66">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> &lt;-&gt;</a></span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="e0:67" class="id"><a name="e0:67" class="">e0</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.ExprPath.html#e:65">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.ExprPath.html#p:66">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#e0:67">e0</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">split</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> apply</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath_is_sub_expr">IsPath_is_sub_expr</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> intros</span><span class="id"> [?</span><span class="id"> H]</span>. <span class="id">apply</span> (<span class="id"><a href="Verilog.ExprPath.html#ExprPath.sub_expr_valid">sub_expr_valid</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span>).<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
<div class="doc"><code class="bracket"><span class="id">sub_expr_nil</span></code>: the empty path always corresponds to the expression itself. </div>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="ExprPath.sub_expr_nil" class="id"><a name="ExprPath.sub_expr_nil" class="">sub_expr_nil</a></span><span class="id">:</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:68" class="id"><a name="e:68" class="">e</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#e:68">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#e:68">e</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">destruct</span><span class="id"> e;</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
<div class="doc"><code class="bracket"><span class="id">sub_expr_chunk</span></code>: subexpression lookups compose under path concatenation.
      Following <code class="bracket"><span class="id">p</span> ++ <span class="id">q</span></code> is equivalent to first locating the subexpression at <code class="bracket"><span class="id">p</span></code>,
      then following <code class="bracket"><span class="id">q</span></code> within it. </div>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="ExprPath.sub_expr_chunk" class="id"><a name="ExprPath.sub_expr_chunk" class="">sub_expr_chunk</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:69" class="id"><a name="p:69" class="">p</a></span><span class="id"> </span><span id="q:70" class="id"><a name="q:70" class="">q</a></span><span class="id"> </span><span id="e:71" class="id"><a name="e:71" class="">e</a></span><span class="id"> </span><span id="g:72" class="id"><a name="g:72" class="">g</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="gallina-kwd">exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="f:73" class="id"><a name="f:73" class="">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.ExprPath.html#e:71">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.ExprPath.html#p:69">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#f:73">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> </a></span><span class="id"><a href="Verilog.ExprPath.html#f:73">f</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.ExprPath.html#q:70">q</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#g:72">g</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> &lt;-&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> </a></span><span class="id"><a href="Verilog.ExprPath.html#e:71">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.ExprPath.html#p:69">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="Verilog.ExprPath.html#q:70">q</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#g:72">g</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">induction</span><span class="id"> p;</span><span class="id"> split;</span><span class="id"> intros</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> H</span><span class="gallina-kwd"> as</span><span class="id"> [f</span><span class="id"> [H1</span><span class="id"> H2]]</span>. <span class="id">rewrite</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.sub_expr_nil">sub_expr_nil</a></span><span class="gallina-kwd"> in</span><span class="id"> H1</span>. <span class="id">inv</span><span class="id"> H1</span>. <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="gallina-kwd"> exists</span><span class="id"> e</span>. <span class="id">split</span>. <span class="id">apply</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.sub_expr_nil">sub_expr_nil</a></span>. <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> H</span><span class="gallina-kwd"> as</span><span class="id"> [f</span><span class="id"> [H1</span><span class="id"> H2]]</span>. <span class="id">destruct</span><span class="id"> e;</span><span class="id"> simpl</span><span class="gallina-kwd"> in</span><span class="id"> *;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">try</span><span class="id"> congruence;</span><span class="id"> try</span> (<span class="id">destruct</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> _</span><span class="id"> a</span>))<span class="id">;</span><span class="id"> destruct</span><span class="id"> a</span><span class="gallina-kwd"> as</span><span class="id"> [|[|[]]];</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">congruence</span><span class="id"> ||</span> (<span class="id">apply</span><span class="id"> IHp;</span><span class="id"> eexists;</span><span class="id"> intuition;</span><span class="id"> eassumption</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> e;</span><span class="id"> simpl</span><span class="gallina-kwd"> in</span><span class="id"> *;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">try</span><span class="id"> congruence;</span><span class="id"> try</span> (<span class="id">destruct</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> _</span><span class="id"> a</span>))<span class="id">;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span><span class="id"> a</span><span class="gallina-kwd"> as</span><span class="id"> [|[|[]]];</span><span class="id"> congruence</span><span class="id"> ||</span><span class="id"> apply</span><span class="id"> IHp;</span><span class="id"> assumption</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
<div class="doc"><code class="bracket"><span class="id">IsPath_chunk</span></code>: decomposes the validity of a concatenated path <code class="bracket"><span class="id">p</span> ++ <span class="id">c</span></code>
      into a prefix-subexpression relation and a continuation path within that subexpression. </div>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="ExprPath.IsPath_chunk" class="id"><a name="ExprPath.IsPath_chunk" class="">IsPath_chunk</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:74" class="id"><a name="e:74" class="">e</a></span><span class="id"> </span><span id="p:75" class="id"><a name="p:75" class="">p</a></span><span class="id"> </span><span id="c:76" class="id"><a name="c:76" class="">c</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#e:74">e</a></span> (<span class="id"><a href="Verilog.ExprPath.html#p:75">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="Verilog.ExprPath.html#c:76">c</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> &lt;-&gt;</a></span> (<span class="gallina-kwd">exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="f:77" class="id"><a name="f:77" class="">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.ExprPath.html#e:74">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.ExprPath.html#p:75">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#f:77">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> </a></span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#f:77">f</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#c:76">c</a></span>).<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">split;</span><span class="id"> intros</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath_is_sub_expr">IsPath_is_sub_expr</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span>)<span class="gallina-kwd"> as</span><span class="id"> [g</span><span class="id"> H1]</span>. <span class="id">apply</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.sub_expr_chunk">sub_expr_chunk</a></span><span class="gallina-kwd"> in</span><span class="id"> H1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span><span class="id"> H1</span><span class="gallina-kwd"> as</span><span class="id"> [f</span><span class="id"> [H2</span><span class="id"> H3]]</span>. <span class="gallina-kwd">exists</span><span class="id"> f</span>. <span class="id">split</span>. <span class="id">assumption</span>. <span class="id">apply</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath_sub_expr_iff">IsPath_sub_expr_iff</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">exists</span><span class="id"> g</span>. <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> H</span><span class="gallina-kwd"> as</span><span class="id"> [f</span><span class="id"> [H1</span><span class="id"> H2]]</span>. <span class="id">apply</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath_sub_expr_iff">IsPath_sub_expr_iff</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath_sub_expr_iff">IsPath_sub_expr_iff</a></span><span class="gallina-kwd"> in</span><span class="id"> H2</span>. <span class="id">destruct</span><span class="id"> H2</span><span class="gallina-kwd"> as</span><span class="id"> [g</span><span class="id"> H2]</span>. <span class="gallina-kwd">exists</span><span class="id"> g</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.sub_expr_chunk">sub_expr_chunk</a></span>. <span class="gallina-kwd">exists</span><span class="id"> f</span>. <span class="id">intuition</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
<div class="doc"><code class="bracket"><span class="id">IsPath_dec</span></code>: the predicate <code class="bracket"><span class="id">IsPath</span> <span class="id">e</span> <span class="id">p</span></code> is decidable — every path is either
      a valid traversal of <code class="bracket"><span class="id">e</span></code> or not. </div>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="ExprPath.IsPath_dec" class="id"><a name="ExprPath.IsPath_dec" class="">IsPath_dec</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:78" class="id"><a name="e:78" class="">e</a></span><span class="id"> </span><span id="p:79" class="id"><a name="p:79" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da">{</a></span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#e:78">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:79">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da">}</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da"> +</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da"> {</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#63a68285c81db8f9bc456233bb9ed181">~</a></span>(<span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#e:78">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#p:79">p</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da">}</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">destruct</span> (<span class="id">e</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id">p</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span>)<span class="id"> eqn:Hep</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> left</span>. <span class="id">apply</span> (<span class="id"><a href="Verilog.ExprPath.html#ExprPath.sub_expr_valid">sub_expr_valid</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> Hep</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> right</span>. <span class="id">unfold</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#not">not</a></span>. <span class="id">intros</span>. <span class="id">rewrite</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath_sub_expr_iff">IsPath_sub_expr_iff</a></span><span class="gallina-kwd"> in</span><span class="id"> H</span>. <span class="id">destruct</span><span class="id"> H</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">congruence</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<span class="vernacular">End</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath">ExprPath</a></span>.<br/>

      <div class="footer"><hr/>Generated by <a href="https://github.com/affeldt-aist/rocqnavi/">rocqnavi</a></div>
    </div>
  </div>
    </main>
</body>
</html>
