{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478463588360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478463588363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 15:19:48 2016 " "Processing started: Sun Nov 06 15:19:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478463588363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463588363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_BF -c lab6_BF " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_BF -c lab6_BF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463588363 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478463588545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/testbench.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478463594834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463594834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_bf.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_bf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_BF " "Found entity 1: lab6_BF" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478463594835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463594835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_BF " "Elaborating entity \"lab6_BF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478463594850 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_0 lab6_BF.sv(15) " "Verilog HDL or VHDL warning at lab6_BF.sv(15): object \"d_0\" assigned a value but never read" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478463594851 "|lab6_BF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_1 lab6_BF.sv(16) " "Verilog HDL or VHDL warning at lab6_BF.sv(16): object \"d_1\" assigned a value but never read" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478463594851 "|lab6_BF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_2 lab6_BF.sv(17) " "Verilog HDL or VHDL warning at lab6_BF.sv(17): object \"d_2\" assigned a value but never read" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478463594851 "|lab6_BF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_3 lab6_BF.sv(18) " "Verilog HDL or VHDL warning at lab6_BF.sv(18): object \"d_3\" assigned a value but never read" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478463594851 "|lab6_BF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_4 lab6_BF.sv(19) " "Verilog HDL or VHDL warning at lab6_BF.sv(19): object \"d_4\" assigned a value but never read" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478463594851 "|lab6_BF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_5 lab6_BF.sv(20) " "Verilog HDL or VHDL warning at lab6_BF.sv(20): object \"d_5\" assigned a value but never read" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478463594851 "|lab6_BF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_6 lab6_BF.sv(21) " "Verilog HDL or VHDL warning at lab6_BF.sv(21): object \"d_6\" assigned a value but never read" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478463594851 "|lab6_BF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_7 lab6_BF.sv(22) " "Verilog HDL or VHDL warning at lab6_BF.sv(22): object \"d_7\" assigned a value but never read" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478463594851 "|lab6_BF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_8 lab6_BF.sv(23) " "Verilog HDL or VHDL warning at lab6_BF.sv(23): object \"d_8\" assigned a value but never read" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478463594851 "|lab6_BF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_9 lab6_BF.sv(24) " "Verilog HDL or VHDL warning at lab6_BF.sv(24): object \"d_9\" assigned a value but never read" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478463594851 "|lab6_BF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_a lab6_BF.sv(25) " "Verilog HDL or VHDL warning at lab6_BF.sv(25): object \"d_a\" assigned a value but never read" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478463594851 "|lab6_BF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_b lab6_BF.sv(26) " "Verilog HDL or VHDL warning at lab6_BF.sv(26): object \"d_b\" assigned a value but never read" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478463594851 "|lab6_BF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_c lab6_BF.sv(27) " "Verilog HDL or VHDL warning at lab6_BF.sv(27): object \"d_c\" assigned a value but never read" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478463594851 "|lab6_BF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_d lab6_BF.sv(28) " "Verilog HDL or VHDL warning at lab6_BF.sv(28): object \"d_d\" assigned a value but never read" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478463594851 "|lab6_BF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_e lab6_BF.sv(29) " "Verilog HDL or VHDL warning at lab6_BF.sv(29): object \"d_e\" assigned a value but never read" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478463594851 "|lab6_BF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_f lab6_BF.sv(30) " "Verilog HDL or VHDL warning at lab6_BF.sv(30): object \"d_f\" assigned a value but never read" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478463594852 "|lab6_BF"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "aa lab6_BF.sv(32) " "Verilog HDL warning at lab6_BF.sv(32): object aa used but never assigned" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1478463594852 "|lab6_BF"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bb lab6_BF.sv(33) " "Verilog HDL warning at lab6_BF.sv(33): object bb used but never assigned" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1478463594852 "|lab6_BF"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cc lab6_BF.sv(34) " "Verilog HDL warning at lab6_BF.sv(34): object cc used but never assigned" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1478463594852 "|lab6_BF"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dd lab6_BF.sv(35) " "Verilog HDL warning at lab6_BF.sv(35): object dd used but never assigned" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1478463594852 "|lab6_BF"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ee lab6_BF.sv(36) " "Verilog HDL warning at lab6_BF.sv(36): object ee used but never assigned" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 36 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1478463594852 "|lab6_BF"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ff lab6_BF.sv(37) " "Verilog HDL warning at lab6_BF.sv(37): object ff used but never assigned" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1478463594852 "|lab6_BF"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gg lab6_BF.sv(38) " "Verilog HDL warning at lab6_BF.sv(38): object gg used but never assigned" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 38 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1478463594852 "|lab6_BF"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hh lab6_BF.sv(39) " "Verilog HDL warning at lab6_BF.sv(39): object hh used but never assigned" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1478463594852 "|lab6_BF"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab6_BF.sv(98) " "Verilog HDL Case Statement warning at lab6_BF.sv(98): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 98 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1478463594854 "|lab6_BF"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "lab6_BF.sv" "Mod0" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1478463595243 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1478463595243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478463595708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478463595708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478463595708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478463595708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478463595708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478463595708 ""}  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1478463595708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478463595745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463595745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478463595764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463595764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478463595822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463595822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478463595946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463595946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478463595978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463595978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478463595989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463595989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1478463596380 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478463596706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1478463596850 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478463596850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "240 " "Implemented 240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1478463596966 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1478463596966 ""} { "Info" "ICUT_CUT_TM_LCELLS" "182 " "Implemented 182 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1478463596966 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1478463596966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "878 " "Peak virtual memory: 878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478463596983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 15:19:56 2016 " "Processing ended: Sun Nov 06 15:19:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478463596983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478463596983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478463596983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463596983 ""}
