 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FAS
Version: Q-2019.12
Date   : Mon Oct  5 11:44:17 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: data_buffer_reg[0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fir_d_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FAS                tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  data_buffer_reg[0][1]/CK (DFFRX4)                       0.00 #     1.00 r
  data_buffer_reg[0][1]/Q (DFFRX4)                        0.54       1.54 f
  mult_79/a[1] (FAS_DW_mult_tc_87)                        0.00       1.54 f
  mult_79/U242/Y (NAND2X1)                                0.31       1.84 r
  mult_79/U238/Y (INVX3)                                  0.13       1.98 f
  mult_79/U314/Y (AOI21X4)                                0.18       2.15 r
  mult_79/U364/Y (OAI21X4)                                0.15       2.31 f
  mult_79/U304/Y (AOI21X4)                                0.19       2.49 r
  mult_79/U231/Y (INVX8)                                  0.09       2.59 f
  mult_79/U385/Y (AOI21X4)                                0.19       2.78 r
  mult_79/U384/Y (XOR2X4)                                 0.21       2.99 r
  mult_79/product[11] (FAS_DW_mult_tc_87)                 0.00       2.99 r
  add_30_root_add_147/A[11] (FAS_DW01_add_74)             0.00       2.99 r
  add_30_root_add_147/U338/Y (NOR2X4)                     0.16       3.16 f
  add_30_root_add_147/U404/Y (INVX3)                      0.18       3.33 r
  add_30_root_add_147/U405/Y (NAND2X2)                    0.11       3.44 f
  add_30_root_add_147/U365/Y (OA21X4)                     0.23       3.68 f
  add_30_root_add_147/U364/Y (XOR2X4)                     0.15       3.83 f
  add_30_root_add_147/SUM[12] (FAS_DW01_add_74)           0.00       3.83 f
  add_14_root_add_147/A[12] (FAS_DW01_add_68)             0.00       3.83 f
  add_14_root_add_147/U339/Y (NAND2X2)                    0.18       4.00 r
  add_14_root_add_147/U405/Y (OA21X4)                     0.22       4.22 r
  add_14_root_add_147/U404/Y (OAI2BB1X4)                  0.09       4.31 f
  add_14_root_add_147/U356/Y (INVX6)                      0.10       4.41 r
  add_14_root_add_147/U413/Y (OAI2BB1X4)                  0.09       4.50 f
  add_14_root_add_147/U477/Y (AOI21X4)                    0.15       4.65 r
  add_14_root_add_147/U478/Y (XOR2X4)                     0.19       4.85 r
  add_14_root_add_147/SUM[14] (FAS_DW01_add_68)           0.00       4.85 r
  add_6_root_add_147/A[14] (FAS_DW01_add_83)              0.00       4.85 r
  add_6_root_add_147/U266/Y (NOR2X8)                      0.13       4.98 f
  add_6_root_add_147/U389/Y (INVX4)                       0.09       5.07 r
  add_6_root_add_147/U371/Y (NAND2X6)                     0.07       5.13 f
  add_6_root_add_147/U427/Y (XOR2X4)                      0.19       5.33 r
  add_6_root_add_147/SUM[14] (FAS_DW01_add_83)            0.00       5.33 r
  add_2_root_add_147/A[14] (FAS_DW01_add_80)              0.00       5.33 r
  add_2_root_add_147/U478/Y (OR2X8)                       0.22       5.55 r
  add_2_root_add_147/U277/Y (NAND2X8)                     0.07       5.61 f
  add_2_root_add_147/U482/Y (OAI21X4)                     0.17       5.78 r
  add_2_root_add_147/U501/Y (AOI21X4)                     0.16       5.94 f
  add_2_root_add_147/U522/Y (OAI21X4)                     0.20       6.14 r
  add_2_root_add_147/U440/Y (AND2X8)                      0.17       6.30 r
  add_2_root_add_147/U464/Y (NOR2X8)                      0.06       6.37 f
  add_2_root_add_147/U117/Y (OAI21X4)                     0.19       6.56 r
  add_2_root_add_147/U500/Y (AOI21X4)                     0.16       6.71 f
  add_2_root_add_147/U96/Y (OAI21X4)                      0.20       6.92 r
  add_2_root_add_147/U284/Y (INVX6)                       0.10       7.01 f
  add_2_root_add_147/U495/Y (OAI21X4)                     0.13       7.15 r
  add_2_root_add_147/U79/Y (XNOR2X4)                      0.19       7.34 f
  add_2_root_add_147/SUM[25] (FAS_DW01_add_80)            0.00       7.34 f
  add_1_root_add_0_root_add_147/B[25] (FAS_DW01_add_79)
                                                          0.00       7.34 f
  add_1_root_add_0_root_add_147/U525/Y (NAND2X4)          0.14       7.47 r
  add_1_root_add_0_root_add_147/U412/Y (OA21X4)           0.17       7.64 r
  add_1_root_add_0_root_add_147/U411/Y (OAI2BB1X4)        0.11       7.75 f
  add_1_root_add_0_root_add_147/U400/Y (BUFX16)           0.13       7.88 f
  add_1_root_add_0_root_add_147/U421/Y (NAND2X8)          0.07       7.95 r
  add_1_root_add_0_root_add_147/U422/Y (NAND2X8)          0.07       8.02 f
  add_1_root_add_0_root_add_147/U52/Y (AOI21X4)           0.21       8.23 r
  add_1_root_add_0_root_add_147/U349/Y (INVX8)            0.13       8.36 f
  add_1_root_add_0_root_add_147/U468/Y (AOI21X4)          0.14       8.50 r
  add_1_root_add_0_root_add_147/U492/Y (XOR2X4)           0.18       8.67 f
  add_1_root_add_0_root_add_147/SUM[32] (FAS_DW01_add_79)
                                                          0.00       8.67 f
  add_0_root_add_0_root_add_147/B[32] (FAS_DW01_add_78)
                                                          0.00       8.67 f
  add_0_root_add_0_root_add_147/U356/Y (NAND2X2)          0.14       8.81 r
  add_0_root_add_0_root_add_147/U355/Y (OAI21X4)          0.11       8.92 f
  add_0_root_add_0_root_add_147/U367/Y (AOI21X4)          0.16       9.08 r
  add_0_root_add_0_root_add_147/U372/Y (OAI21X4)          0.10       9.17 f
  add_0_root_add_0_root_add_147/U314/Y (XOR2X4)           0.13       9.31 r
  add_0_root_add_0_root_add_147/SUM[35] (FAS_DW01_add_78)
                                                          0.00       9.31 r
  U10826/Y (BUFX20)                                       0.18       9.48 r
  U10244/Y (CLKINVX20)                                    0.09       9.57 f
  U11012/Y (CLKMX2X2)                                     0.23       9.80 r
  fir_d_reg[5]/D (DFFSRHQX2)                              0.00       9.80 r
  data arrival time                                                  9.80

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             1.00      11.00
  clock uncertainty                                      -1.00      10.00
  fir_d_reg[5]/CK (DFFSRHQX2)                             0.00      10.00 r
  library setup time                                     -0.20       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -9.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
