// Seed: 276204431
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    output wand id_2,
    output tri0 id_3,
    input wire id_4,
    input tri1 id_5,
    output uwire id_6,
    input tri1 id_7,
    input uwire id_8,
    input uwire id_9,
    output uwire id_10,
    output wire id_11,
    output wand id_12,
    input tri id_13,
    output uwire id_14,
    output uwire id_15,
    input tri1 id_16,
    output wor id_17,
    output tri id_18
);
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    output wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input tri1 id_7,
    input wor id_8,
    input uwire id_9,
    input wor id_10,
    input uwire id_11,
    output wire id_12,
    input uwire id_13,
    input tri id_14,
    input supply1 id_15,
    input tri id_16,
    output tri0 id_17,
    input wor id_18,
    input supply1 id_19,
    input wor id_20,
    input wire id_21,
    input uwire id_22,
    input supply0 id_23
);
  module_0(
      id_0,
      id_12,
      id_17,
      id_17,
      id_16,
      id_16,
      id_0,
      id_23,
      id_22,
      id_9,
      id_17,
      id_12,
      id_12,
      id_19,
      id_1,
      id_12,
      id_18,
      id_0,
      id_0
  );
  assign id_3 = 1;
  wire id_25;
endmodule
