vendor_name = ModelSim
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/adc/synthesis/adc.qip
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/adc/synthesis/adc.v
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/adc/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/adc/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/adc/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/adc/synthesis/submodules/adc_modular_adc_0.v
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/adc/synthesis/submodules/altera_modular_adc_control.v
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/adc/synthesis/submodules/altera_modular_adc_control_fsm.v
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/adc/synthesis/submodules/altera_modular_adc_control.sdc
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/adc/synthesis/submodules/adc_altpll_0.v
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/SEG7_LUT.sv
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/AdcProject.sv
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/db/scfifo_ds61.tdf
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/db/a_dpfifo_3o41.tdf
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/db/a_fefifo_c6e.tdf
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/db/cntr_337.tdf
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/db/altsyncram_rqn1.tdf
source_file = 1, C:/Users/vik2c/EECS3216-W24-Workspace/AdcProject/db/cntr_n2b.tdf
design_name = AdcProject
instance = comp, \LEDR[0]~output , LEDR[0]~output, AdcProject, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, AdcProject, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, AdcProject, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, AdcProject, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, AdcProject, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, AdcProject, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, AdcProject, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, AdcProject, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, AdcProject, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, AdcProject, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, AdcProject, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, AdcProject, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, AdcProject, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, AdcProject, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, AdcProject, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, AdcProject, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, AdcProject, 1
instance = comp, \HEX0[7]~output , HEX0[7]~output, AdcProject, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, AdcProject, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, AdcProject, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, AdcProject, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, AdcProject, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, AdcProject, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, AdcProject, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, AdcProject, 1
instance = comp, \HEX1[7]~output , HEX1[7]~output, AdcProject, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, AdcProject, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, AdcProject, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, AdcProject, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, AdcProject, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, AdcProject, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, AdcProject, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, AdcProject, 1
instance = comp, \HEX2[7]~output , HEX2[7]~output, AdcProject, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, AdcProject, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, AdcProject, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, AdcProject, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, AdcProject, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, AdcProject, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, AdcProject, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, AdcProject, 1
instance = comp, \HEX3[7]~output , HEX3[7]~output, AdcProject, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, AdcProject, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, AdcProject, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, AdcProject, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, AdcProject, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, AdcProject, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, AdcProject, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, AdcProject, 1
instance = comp, \HEX4[7]~output , HEX4[7]~output, AdcProject, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, AdcProject, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, AdcProject, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, AdcProject, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, AdcProject, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, AdcProject, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, AdcProject, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, AdcProject, 1
instance = comp, \HEX5[7]~output , HEX5[7]~output, AdcProject, 1
instance = comp, \motorPin~output , motorPin~output, AdcProject, 1
instance = comp, \ARDUINO_IO[0]~output , ARDUINO_IO[0]~output, AdcProject, 1
instance = comp, \ARDUINO_IO[1]~output , ARDUINO_IO[1]~output, AdcProject, 1
instance = comp, \ARDUINO_IO[2]~output , ARDUINO_IO[2]~output, AdcProject, 1
instance = comp, \ARDUINO_IO[3]~output , ARDUINO_IO[3]~output, AdcProject, 1
instance = comp, \ARDUINO_IO[4]~output , ARDUINO_IO[4]~output, AdcProject, 1
instance = comp, \ARDUINO_IO[5]~output , ARDUINO_IO[5]~output, AdcProject, 1
instance = comp, \ARDUINO_IO[6]~output , ARDUINO_IO[6]~output, AdcProject, 1
instance = comp, \ARDUINO_IO[7]~output , ARDUINO_IO[7]~output, AdcProject, 1
instance = comp, \ARDUINO_IO[8]~output , ARDUINO_IO[8]~output, AdcProject, 1
instance = comp, \ARDUINO_IO[9]~output , ARDUINO_IO[9]~output, AdcProject, 1
instance = comp, \ARDUINO_IO[10]~output , ARDUINO_IO[10]~output, AdcProject, 1
instance = comp, \ARDUINO_IO[11]~output , ARDUINO_IO[11]~output, AdcProject, 1
instance = comp, \ARDUINO_IO[12]~output , ARDUINO_IO[12]~output, AdcProject, 1
instance = comp, \ARDUINO_IO[13]~output , ARDUINO_IO[13]~output, AdcProject, 1
instance = comp, \ARDUINO_IO[14]~output , ARDUINO_IO[14]~output, AdcProject, 1
instance = comp, \ARDUINO_IO[15]~output , ARDUINO_IO[15]~output, AdcProject, 1
instance = comp, \ARDUINO_RESET_N~output , ARDUINO_RESET_N~output, AdcProject, 1
instance = comp, \~ALTERA_TDO~~obuf , ~ALTERA_TDO~~obuf, AdcProject, 1
instance = comp, \MAX10_CLK1_50~input , MAX10_CLK1_50~input, AdcProject, 1
instance = comp, \u0|altpll_0|sd1|pll7 , u0|altpll_0|sd1|pll7, AdcProject, 1
instance = comp, \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl , u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl, AdcProject, 1
instance = comp, \u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, AdcProject, 1
instance = comp, \u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], AdcProject, 1
instance = comp, \u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, AdcProject, 1
instance = comp, \u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], AdcProject, 1
instance = comp, \u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, AdcProject, 1
instance = comp, \u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|reset_controller_1|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1 , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2 , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~feeder , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~feeder, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3 , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0 , u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0 , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~24 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~24, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0 , u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0 , u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd , u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell , u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell, AdcProject, 1
instance = comp, \~GND , ~GND, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1 , u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12 , u0|modular_adc_0|control_internal|u_control_fsm|WideOr12, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[4] , u0|modular_adc_0|control_internal|u_control_fsm|chsel[4], AdcProject, 1
instance = comp, \SW[0]~input , SW[0]~input, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0 , u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[0] , u0|modular_adc_0|control_internal|u_control_fsm|chsel[0], AdcProject, 1
instance = comp, \SW[1]~input , SW[1]~input, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[1] , u0|modular_adc_0|control_internal|u_control_fsm|chsel[1], AdcProject, 1
instance = comp, \SW[2]~input , SW[2]~input, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[2] , u0|modular_adc_0|control_internal|u_control_fsm|chsel[2], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[3] , u0|modular_adc_0|control_internal|u_control_fsm|chsel[3], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance , u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder , u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1 , u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0] , u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly , u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|soc , u0|modular_adc_0|control_internal|u_control_fsm|soc, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~feeder , u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~feeder, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1 , u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0] , u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly , u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1 , u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1 , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~feeder , u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~feeder, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp , u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|pend~0 , u0|modular_adc_0|control_internal|u_control_fsm|pend~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|pend , u0|modular_adc_0|control_internal|u_control_fsm|pend, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2]~feeder, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0 , u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[2] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[2], AdcProject, 1
instance = comp, \adc_sample_data[2]~feeder , adc_sample_data[2]~feeder, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~0 , u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~0, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid , u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid, AdcProject, 1
instance = comp, \adc_sample_data[2] , adc_sample_data[2], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3]~feeder, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[3] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[3], AdcProject, 1
instance = comp, \adc_sample_data[3]~feeder , adc_sample_data[3]~feeder, AdcProject, 1
instance = comp, \adc_sample_data[3] , adc_sample_data[3], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4], AdcProject, 1
instance = comp, \adc_sample_data[4] , adc_sample_data[4], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5]~feeder, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[5] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[5], AdcProject, 1
instance = comp, \adc_sample_data[5]~feeder , adc_sample_data[5]~feeder, AdcProject, 1
instance = comp, \adc_sample_data[5] , adc_sample_data[5], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6]~feeder, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[6] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[6], AdcProject, 1
instance = comp, \adc_sample_data[6]~feeder , adc_sample_data[6]~feeder, AdcProject, 1
instance = comp, \adc_sample_data[6] , adc_sample_data[6], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7], AdcProject, 1
instance = comp, \adc_sample_data[7]~feeder , adc_sample_data[7]~feeder, AdcProject, 1
instance = comp, \adc_sample_data[7] , adc_sample_data[7], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8], AdcProject, 1
instance = comp, \adc_sample_data[8]~feeder , adc_sample_data[8]~feeder, AdcProject, 1
instance = comp, \adc_sample_data[8] , adc_sample_data[8], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9], AdcProject, 1
instance = comp, \adc_sample_data[9] , adc_sample_data[9], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10]~feeder, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[10] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[10], AdcProject, 1
instance = comp, \adc_sample_data[10]~feeder , adc_sample_data[10]~feeder, AdcProject, 1
instance = comp, \adc_sample_data[10] , adc_sample_data[10], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11], AdcProject, 1
instance = comp, \adc_sample_data[11] , adc_sample_data[11], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[0] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[0], AdcProject, 1
instance = comp, \adc_sample_data[0]~feeder , adc_sample_data[0]~feeder, AdcProject, 1
instance = comp, \adc_sample_data[0] , adc_sample_data[0], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1], AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11, AdcProject, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[1] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[1], AdcProject, 1
instance = comp, \adc_sample_data[1]~feeder , adc_sample_data[1]~feeder, AdcProject, 1
instance = comp, \adc_sample_data[1] , adc_sample_data[1], AdcProject, 1
instance = comp, \SEG7_LUT_v_2|WideOr6~0 , SEG7_LUT_v_2|WideOr6~0, AdcProject, 1
instance = comp, \SEG7_LUT_v_2|WideOr5~0 , SEG7_LUT_v_2|WideOr5~0, AdcProject, 1
instance = comp, \SEG7_LUT_v_2|WideOr4~0 , SEG7_LUT_v_2|WideOr4~0, AdcProject, 1
instance = comp, \SEG7_LUT_v_2|WideOr3~0 , SEG7_LUT_v_2|WideOr3~0, AdcProject, 1
instance = comp, \SEG7_LUT_v_2|WideOr2~0 , SEG7_LUT_v_2|WideOr2~0, AdcProject, 1
instance = comp, \SEG7_LUT_v_2|WideOr1~0 , SEG7_LUT_v_2|WideOr1~0, AdcProject, 1
instance = comp, \SEG7_LUT_v_2|WideOr0~0 , SEG7_LUT_v_2|WideOr0~0, AdcProject, 1
instance = comp, \SEG7_LUT_v_1|WideOr6~0 , SEG7_LUT_v_1|WideOr6~0, AdcProject, 1
instance = comp, \SEG7_LUT_v_1|WideOr5~0 , SEG7_LUT_v_1|WideOr5~0, AdcProject, 1
instance = comp, \SEG7_LUT_v_1|WideOr4~0 , SEG7_LUT_v_1|WideOr4~0, AdcProject, 1
instance = comp, \SEG7_LUT_v_1|WideOr3~0 , SEG7_LUT_v_1|WideOr3~0, AdcProject, 1
instance = comp, \SEG7_LUT_v_1|WideOr2~0 , SEG7_LUT_v_1|WideOr2~0, AdcProject, 1
instance = comp, \SEG7_LUT_v_1|WideOr1~0 , SEG7_LUT_v_1|WideOr1~0, AdcProject, 1
instance = comp, \SEG7_LUT_v_1|WideOr0~0 , SEG7_LUT_v_1|WideOr0~0, AdcProject, 1
instance = comp, \SEG7_LUT_v|WideOr6~0 , SEG7_LUT_v|WideOr6~0, AdcProject, 1
instance = comp, \SEG7_LUT_v|WideOr5~0 , SEG7_LUT_v|WideOr5~0, AdcProject, 1
instance = comp, \SEG7_LUT_v|WideOr4~0 , SEG7_LUT_v|WideOr4~0, AdcProject, 1
instance = comp, \SEG7_LUT_v|WideOr3~0 , SEG7_LUT_v|WideOr3~0, AdcProject, 1
instance = comp, \SEG7_LUT_v|WideOr2~0 , SEG7_LUT_v|WideOr2~0, AdcProject, 1
instance = comp, \SEG7_LUT_v|WideOr1~0 , SEG7_LUT_v|WideOr1~0, AdcProject, 1
instance = comp, \SEG7_LUT_v|WideOr0~0 , SEG7_LUT_v|WideOr0~0, AdcProject, 1
instance = comp, \SEG7_LUT_ch|WideOr6~0 , SEG7_LUT_ch|WideOr6~0, AdcProject, 1
instance = comp, \SEG7_LUT_ch|WideOr5~0 , SEG7_LUT_ch|WideOr5~0, AdcProject, 1
instance = comp, \SEG7_LUT_ch|Decoder0~0 , SEG7_LUT_ch|Decoder0~0, AdcProject, 1
instance = comp, \SEG7_LUT_ch|WideOr3~0 , SEG7_LUT_ch|WideOr3~0, AdcProject, 1
instance = comp, \SEG7_LUT_ch|WideOr2~0 , SEG7_LUT_ch|WideOr2~0, AdcProject, 1
instance = comp, \SEG7_LUT_ch|WideOr1~0 , SEG7_LUT_ch|WideOr1~0, AdcProject, 1
instance = comp, \SEG7_LUT_ch|WideOr0~0 , SEG7_LUT_ch|WideOr0~0, AdcProject, 1
instance = comp, \next_state.HOT~0 , next_state.HOT~0, AdcProject, 1
instance = comp, \next_state.HOT~1 , next_state.HOT~1, AdcProject, 1
instance = comp, \next_state.HOT~2 , next_state.HOT~2, AdcProject, 1
instance = comp, \next_state.HOT~3 , next_state.HOT~3, AdcProject, 1
instance = comp, \next_state.HOT~4 , next_state.HOT~4, AdcProject, 1
instance = comp, \next_state.HOT , next_state.HOT, AdcProject, 1
instance = comp, \current_state.HOT , current_state.HOT, AdcProject, 1
instance = comp, \motorPin~reg0feeder , motorPin~reg0feeder, AdcProject, 1
instance = comp, \motorPin~reg0 , motorPin~reg0, AdcProject, 1
instance = comp, \ADC_CLK_10~input , ADC_CLK_10~input, AdcProject, 1
instance = comp, \MAX10_CLK2_50~input , MAX10_CLK2_50~input, AdcProject, 1
instance = comp, \KEY[0]~input , KEY[0]~input, AdcProject, 1
instance = comp, \KEY[1]~input , KEY[1]~input, AdcProject, 1
instance = comp, \SW[3]~input , SW[3]~input, AdcProject, 1
instance = comp, \SW[4]~input , SW[4]~input, AdcProject, 1
instance = comp, \SW[5]~input , SW[5]~input, AdcProject, 1
instance = comp, \SW[6]~input , SW[6]~input, AdcProject, 1
instance = comp, \SW[7]~input , SW[7]~input, AdcProject, 1
instance = comp, \SW[8]~input , SW[8]~input, AdcProject, 1
instance = comp, \SW[9]~input , SW[9]~input, AdcProject, 1
instance = comp, \ARDUINO_IO[0]~input , ARDUINO_IO[0]~input, AdcProject, 1
instance = comp, \ARDUINO_IO[1]~input , ARDUINO_IO[1]~input, AdcProject, 1
instance = comp, \ARDUINO_IO[2]~input , ARDUINO_IO[2]~input, AdcProject, 1
instance = comp, \ARDUINO_IO[3]~input , ARDUINO_IO[3]~input, AdcProject, 1
instance = comp, \ARDUINO_IO[4]~input , ARDUINO_IO[4]~input, AdcProject, 1
instance = comp, \ARDUINO_IO[5]~input , ARDUINO_IO[5]~input, AdcProject, 1
instance = comp, \ARDUINO_IO[6]~input , ARDUINO_IO[6]~input, AdcProject, 1
instance = comp, \ARDUINO_IO[7]~input , ARDUINO_IO[7]~input, AdcProject, 1
instance = comp, \ARDUINO_IO[8]~input , ARDUINO_IO[8]~input, AdcProject, 1
instance = comp, \ARDUINO_IO[9]~input , ARDUINO_IO[9]~input, AdcProject, 1
instance = comp, \ARDUINO_IO[10]~input , ARDUINO_IO[10]~input, AdcProject, 1
instance = comp, \ARDUINO_IO[11]~input , ARDUINO_IO[11]~input, AdcProject, 1
instance = comp, \ARDUINO_IO[12]~input , ARDUINO_IO[12]~input, AdcProject, 1
instance = comp, \ARDUINO_IO[13]~input , ARDUINO_IO[13]~input, AdcProject, 1
instance = comp, \ARDUINO_IO[14]~input , ARDUINO_IO[14]~input, AdcProject, 1
instance = comp, \ARDUINO_IO[15]~input , ARDUINO_IO[15]~input, AdcProject, 1
instance = comp, \ARDUINO_RESET_N~input , ARDUINO_RESET_N~input, AdcProject, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, AdcProject, 1
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_ADC1IN1~~ibuf , ~ALTERA_ADC1IN1~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_ADC2IN1~~ibuf , ~ALTERA_ADC2IN1~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_ADC1IN2~~ibuf , ~ALTERA_ADC1IN2~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_ADC2IN8~~ibuf , ~ALTERA_ADC2IN8~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_ADC1IN3~~ibuf , ~ALTERA_ADC1IN3~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_ADC2IN3~~ibuf , ~ALTERA_ADC2IN3~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_ADC1IN4~~ibuf , ~ALTERA_ADC1IN4~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_ADC2IN4~~ibuf , ~ALTERA_ADC2IN4~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_ADC1IN5~~ibuf , ~ALTERA_ADC1IN5~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_ADC2IN5~~ibuf , ~ALTERA_ADC2IN5~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_ADC1IN6~~ibuf , ~ALTERA_ADC1IN6~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_ADC2IN6~~ibuf , ~ALTERA_ADC2IN6~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_ADC1IN7~~ibuf , ~ALTERA_ADC1IN7~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_ADC2IN7~~ibuf , ~ALTERA_ADC2IN7~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_ADC1IN8~~ibuf , ~ALTERA_ADC1IN8~~ibuf, AdcProject, 1
instance = comp, \~ALTERA_ADC2IN2~~ibuf , ~ALTERA_ADC2IN2~~ibuf, AdcProject, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, AdcProject, 1
