{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686670262047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686670262048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 17:31:01 2023 " "Processing started: Tue Jun 13 17:31:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686670262048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670262048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670262048 ""}
{ "Info" "IQEXE_INI_FILE" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/quartus.ini " "Using INI file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670262048 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670262395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686670262456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686670262456 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "triangular.qsys " "Elaborating Platform Designer system entity \"triangular.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670276584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:31:23 Progress: Loading triangular/triangular.qsys " "2023.06.13.17:31:23 Progress: Loading triangular/triangular.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670283821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:31:25 Progress: Reading input file " "2023.06.13.17:31:25 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670285492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:31:25 Progress: Adding triangular_internal_inst \[triangular_internal 1.0\] " "2023.06.13.17:31:25 Progress: Adding triangular_internal_inst \[triangular_internal 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670285639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:31:27 Progress: Parameterizing module triangular_internal_inst " "2023.06.13.17:31:27 Progress: Parameterizing module triangular_internal_inst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670287379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:31:27 Progress: Building connections " "2023.06.13.17:31:27 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670287381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:31:27 Progress: Parameterizing connections " "2023.06.13.17:31:27 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670287382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:31:27 Progress: Validating " "2023.06.13.17:31:27 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670287425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:31:27 Progress: Done reading input file " "2023.06.13.17:31:27 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670287563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Triangular: Generating triangular \"triangular\" for QUARTUS_SYNTH " "Triangular: Generating triangular \"triangular\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670288751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Triangular_internal_inst: \"triangular\" instantiated triangular_internal \"triangular_internal_inst\" " "Triangular_internal_inst: \"triangular\" instantiated triangular_internal \"triangular_internal_inst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670292578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Triangular: Done \"triangular\" with 2 modules, 247 files " "Triangular: Done \"triangular\" with 2 modules, 247 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670292753 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "triangular.qsys " "Finished elaborating Platform Designer system entity \"triangular.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670293512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_compile.sv 1 1 " "Found 1 design units, including 1 entities, in source file quartus_compile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quartus_compile " "Found entity 1: quartus_compile" {  } { { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/quartus_compile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_aligned_burst_coalesced_lsu.v 6 6 " "Found 6 design units, including 6 entities, in source file db/ip/triangular/submodules/acl_aligned_burst_coalesced_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_aligned_burst_coalesced_lsu " "Found entity 1: acl_aligned_burst_coalesced_lsu" {  } { { "db/ip/triangular/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_aligned_burst_coalesced_lsu.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293822 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_interface " "Found entity 2: avalon_interface" {  } { { "db/ip/triangular/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_aligned_burst_coalesced_lsu.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293822 ""} { "Info" "ISGN_ENTITY_NAME" "3 valid_generator " "Found entity 3: valid_generator" {  } { { "db/ip/triangular/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_aligned_burst_coalesced_lsu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293822 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_lsu_buffers " "Found entity 4: acl_lsu_buffers" {  } { { "db/ip/triangular/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_aligned_burst_coalesced_lsu.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293822 ""} { "Info" "ISGN_ENTITY_NAME" "5 acl_burst_coalescer " "Found entity 5: acl_burst_coalescer" {  } { { "db/ip/triangular/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_aligned_burst_coalesced_lsu.v" 767 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293822 ""} { "Info" "ISGN_ENTITY_NAME" "6 acl_registered_comparison " "Found entity 6: acl_registered_comparison" {  } { { "db/ip/triangular/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_aligned_burst_coalesced_lsu.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_altera_syncram_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_altera_syncram_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_altera_syncram_wrapped " "Found entity 1: acl_altera_syncram_wrapped" {  } { { "db/ip/triangular/submodules/acl_altera_syncram_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_altera_syncram_wrapped.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_arb2.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/triangular/submodules/acl_arb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb2 " "Found entity 1: acl_arb2" {  } { { "db/ip/triangular/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_arb2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293851 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_pipeline_reg " "Found entity 2: acl_arb_pipeline_reg" {  } { { "db/ip/triangular/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_arb2.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293851 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_arb_staging_reg " "Found entity 3: acl_arb_staging_reg" {  } { { "db/ip/triangular/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_arb2.v" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_arb_intf.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/triangular/submodules/acl_arb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb_data " "Found entity 1: acl_arb_data" {  } { { "db/ip/triangular/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_arb_intf.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293854 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_intf " "Found entity 2: acl_arb_intf" {  } { { "db/ip/triangular/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_arb_intf.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_avm_to_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_avm_to_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_avm_to_ic " "Found entity 1: acl_avm_to_ic" {  } { { "db/ip/triangular/submodules/acl_avm_to_ic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_avm_to_ic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_debug_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_debug_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_debug_mem " "Found entity 1: acl_debug_mem" {  } { { "db/ip/triangular/submodules/acl_debug_mem.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_debug_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "db/ip/triangular/submodules/acl_dspba_buffer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "db/ip/triangular/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_ecc_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/triangular/submodules/acl_ecc_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_decoder " "Found entity 1: acl_ecc_decoder" {  } { { "db/ip/triangular/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ecc_decoder.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293914 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_decoder " "Found entity 2: secded_decoder" {  } { { "db/ip/triangular/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ecc_decoder.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_ecc_encoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/triangular/submodules/acl_ecc_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_encoder " "Found entity 1: acl_ecc_encoder" {  } { { "db/ip/triangular/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ecc_encoder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293924 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_encoder " "Found entity 2: secded_encoder" {  } { { "db/ip/triangular/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ecc_encoder.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_ecc_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/triangular/submodules/acl_ecc_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acl_ecc_pkg (SystemVerilog) (triangular) " "Found design unit 1: acl_ecc_pkg (SystemVerilog) (triangular)" {  } { { "db/ip/triangular/submodules/acl_ecc_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ecc_pkg.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "db/ip/triangular/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_enable_sink.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "db/ip/triangular/submodules/acl_fanout_pipeline.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_ffwddst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_ffwddst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwddst " "Found entity 1: acl_ffwddst" {  } { { "db/ip/triangular/submodules/acl_ffwddst.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ffwddst.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_ffwdsrc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_ffwdsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwdsrc " "Found entity 1: acl_ffwdsrc" {  } { { "db/ip/triangular/submodules/acl_ffwdsrc.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ffwdsrc.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "db/ip/triangular/submodules/acl_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_fifo_stall_valid_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_fifo_stall_valid_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo_stall_valid_lookahead " "Found entity 1: acl_fifo_stall_valid_lookahead" {  } { { "db/ip/triangular/submodules/acl_fifo_stall_valid_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_fifo_stall_valid_lookahead.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_full_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_full_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_full_detector " "Found entity 1: acl_full_detector" {  } { { "db/ip/triangular/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_full_detector.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670293998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670293998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/triangular/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "db/ip/triangular/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_high_speed_fifo.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294019 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "db/ip/triangular/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_high_speed_fifo.sv" 1304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_ic_agent_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_ic_agent_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_endpoint " "Found entity 1: acl_ic_agent_endpoint" {  } { { "db/ip/triangular/submodules/acl_ic_agent_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_agent_endpoint.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_ic_agent_rrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_ic_agent_rrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_rrp " "Found entity 1: acl_ic_agent_rrp" {  } { { "db/ip/triangular/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_agent_rrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_ic_agent_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_ic_agent_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_wrp " "Found entity 1: acl_ic_agent_wrp" {  } { { "db/ip/triangular/submodules/acl_ic_agent_wrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_agent_wrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID id acl_ic_host_endpoint.v(35) " "Verilog HDL Declaration information at acl_ic_host_endpoint.v(35): object \"ID\" differs only in case from object \"id\" in the same scope" {  } { { "db/ip/triangular/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_host_endpoint.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686670294045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_ic_host_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_ic_host_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_host_endpoint " "Found entity 1: acl_ic_host_endpoint" {  } { { "db/ip/triangular/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_host_endpoint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_ic_intf.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/triangular/submodules/acl_ic_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_intf " "Found entity 1: acl_ic_wrp_intf" {  } { { "db/ip/triangular/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_intf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294051 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_ic_rrp_intf " "Found entity 2: acl_ic_rrp_intf" {  } { { "db/ip/triangular/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_intf.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294051 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_ic_host_intf " "Found entity 3: acl_ic_host_intf" {  } { { "db/ip/triangular/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_intf.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_ic_to_avm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_ic_to_avm.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_to_avm " "Found entity 1: acl_ic_to_avm" {  } { { "db/ip/triangular/submodules/acl_ic_to_avm.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_to_avm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_one_ram_fifo " "Found entity 1: acl_latency_one_ram_fifo" {  } { { "db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_latency_zero_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_latency_zero_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_zero_ram_fifo " "Found entity 1: acl_latency_zero_ram_fifo" {  } { { "db/ip/triangular/submodules/acl_latency_zero_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_latency_zero_ram_fifo.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/triangular/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "db/ip/triangular/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_lfsr.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294154 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "db/ip/triangular/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_lfsr.sv" 1621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294154 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "db/ip/triangular/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_lfsr.sv" 1682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "db/ip/triangular/submodules/acl_ll_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ll_fifo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "db/ip/triangular/submodules/acl_ll_ram_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ll_ram_fifo.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_loop_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_loop_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_loop_limiter " "Found entity 1: acl_loop_limiter" {  } { { "db/ip/triangular/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_loop_limiter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "db/ip/triangular/submodules/acl_low_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_low_latency_fifo.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_mid_speed_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_mid_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mid_speed_fifo " "Found entity 1: acl_mid_speed_fifo" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_mlab_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_mlab_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mlab_fifo " "Found entity 1: acl_mlab_fifo" {  } { { "db/ip/triangular/submodules/acl_mlab_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mlab_fifo.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_parameter_assert.svh 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/triangular/submodules/acl_parameter_assert.svh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "db/ip/triangular/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_pipeline.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(62) " "Verilog HDL Declaration information at acl_pop.v(62): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "db/ip/triangular/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_pop.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686670294281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "db/ip/triangular/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_pop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294282 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(147) " "Verilog HDL warning at acl_push.v(147): extended using \"x\" or \"z\"" {  } { { "db/ip/triangular/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_push.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686670294292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "db/ip/triangular/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_push.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_reset_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "db/ip/triangular/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_reset_handler.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_reset_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_reset_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_wire " "Found entity 1: acl_reset_wire" {  } { { "db/ip/triangular/submodules/acl_reset_wire.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_reset_wire.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_scfifo_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_scfifo_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_scfifo_wrapped " "Found entity 1: acl_scfifo_wrapped" {  } { { "db/ip/triangular/submodules/acl_scfifo_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_scfifo_wrapped.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_shift_register_no_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_shift_register_no_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_shift_register_no_reset " "Found entity 1: acl_shift_register_no_reset" {  } { { "db/ip/triangular/submodules/acl_shift_register_no_reset.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_shift_register_no_reset.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "db/ip/triangular/submodules/acl_staging_reg.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_staging_reg.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "db/ip/triangular/submodules/acl_std_synchronizer_nocut.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_std_synchronizer_nocut.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_tessellated_incr_decr_decr.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/triangular/submodules/acl_tessellated_incr_decr_decr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_decr " "Found entity 1: acl_tessellated_incr_decr_decr" {  } { { "db/ip/triangular/submodules/acl_tessellated_incr_decr_decr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_tessellated_incr_decr_decr.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294386 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_tessellated_incr_decr " "Found entity 2: acl_tessellated_incr_decr" {  } { { "db/ip/triangular/submodules/acl_tessellated_incr_decr_decr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_tessellated_incr_decr_decr.sv" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "db/ip/triangular/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_toggle_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_toggle_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_toggle_detect " "Found entity 1: acl_toggle_detect" {  } { { "db/ip/triangular/submodules/acl_toggle_detect.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_toggle_detect.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "db/ip/triangular/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_token_fifo_counter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "db/ip/triangular/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_valid_fifo_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_work_group_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_work_group_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_work_group_limiter " "Found entity 1: acl_work_group_limiter" {  } { { "db/ip/triangular/submodules/acl_work_group_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_work_group_limiter.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_work_group_limiter_dspba.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_work_group_limiter_dspba.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_work_group_limiter_dspba " "Found entity 1: acl_work_group_limiter_dspba" {  } { { "db/ip/triangular/submodules/acl_work_group_limiter_dspba.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_work_group_limiter_dspba.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "db/ip/triangular/submodules/acl_zero_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_zero_latency_fifo.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/dspba_library_ver.sv 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/triangular/submodules/dspba_library_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay_ver " "Found entity 1: dspba_delay_ver" {  } { { "db/ip/triangular/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/dspba_library_ver.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294493 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg_ver " "Found entity 2: dspba_sync_reg_ver" {  } { { "db/ip/triangular/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/dspba_library_ver.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294493 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "db/ip/triangular/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/dspba_library_ver.sv" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294493 ""} { "Info" "ISGN_ENTITY_NAME" "4 dspba_dcfifo_mixed_widths " "Found entity 4: dspba_dcfifo_mixed_widths" {  } { { "db/ip/triangular/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/dspba_library_ver.sv" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294493 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(322) " "Verilog HDL Attribute warning at hld_fifo.sv(322): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 322 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686670294513 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(326) " "Verilog HDL Attribute warning at hld_fifo.sv(326): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 326 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686670294513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "db/ip/triangular/submodules/hld_fifo_zero_width.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo_zero_width.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_global_load_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_global_load_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_global_load_store " "Found entity 1: hld_global_load_store" {  } { { "db/ip/triangular/submodules/hld_global_load_store.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_global_load_store.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_iord.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord " "Found entity 1: hld_iord" {  } { { "db/ip/triangular/submodules/hld_iord.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_iord.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_iord_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_iord_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_latency " "Found entity 1: hld_iord_stall_latency" {  } { { "db/ip/triangular/submodules/hld_iord_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_iord_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_iord_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_iord_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_valid " "Found entity 1: hld_iord_stall_valid" {  } { { "db/ip/triangular/submodules/hld_iord_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_iord_stall_valid.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_iowr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_iowr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr " "Found entity 1: hld_iowr" {  } { { "db/ip/triangular/submodules/hld_iowr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_iowr.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_iowr_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_iowr_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_latency " "Found entity 1: hld_iowr_stall_latency" {  } { { "db/ip/triangular/submodules/hld_iowr_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_iowr_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_iowr_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_iowr_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_valid " "Found entity 1: hld_iowr_stall_valid" {  } { { "db/ip/triangular/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_iowr_stall_valid.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_loop_exit_reorder_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_loop_exit_reorder_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_loop_exit_reorder_counter " "Found entity 1: hld_loop_exit_reorder_counter" {  } { { "db/ip/triangular/submodules/hld_loop_exit_reorder_counter.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_loop_exit_reorder_counter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_loop_profiler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_loop_profiler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_loop_profiler " "Found entity 1: hld_loop_profiler" {  } { { "db/ip/triangular/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_loop_profiler.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu " "Found entity 1: hld_lsu" {  } { { "db/ip/triangular/submodules/hld_lsu.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_lsu.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_lsu_burst_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_lsu_burst_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_burst_coalescer " "Found entity 1: hld_lsu_burst_coalescer" {  } { { "db/ip/triangular/submodules/hld_lsu_burst_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_lsu_burst_coalescer.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_lsu_coalescer_dynamic_timeout.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_lsu_coalescer_dynamic_timeout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_coalescer_dynamic_timeout " "Found entity 1: hld_lsu_coalescer_dynamic_timeout" {  } { { "db/ip/triangular/submodules/hld_lsu_coalescer_dynamic_timeout.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_lsu_coalescer_dynamic_timeout.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_lsu_data_aligner.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_lsu_data_aligner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_data_aligner " "Found entity 1: hld_lsu_data_aligner" {  } { { "db/ip/triangular/submodules/hld_lsu_data_aligner.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_lsu_data_aligner.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_lsu_read_cache.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/triangular/submodules/hld_lsu_read_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_cache " "Found entity 1: hld_lsu_read_cache" {  } { { "db/ip/triangular/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_lsu_read_cache.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294798 ""} { "Info" "ISGN_ENTITY_NAME" "2 hld_lsu_read_cache_simple_dual_port_ram " "Found entity 2: hld_lsu_read_cache_simple_dual_port_ram" {  } { { "db/ip/triangular/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_lsu_read_cache.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_lsu_read_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_lsu_read_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_data_alignment " "Found entity 1: hld_lsu_read_data_alignment" {  } { { "db/ip/triangular/submodules/hld_lsu_read_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_lsu_read_data_alignment.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_lsu_unaligned_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_lsu_unaligned_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_unaligned_controller " "Found entity 1: hld_lsu_unaligned_controller" {  } { { "db/ip/triangular/submodules/hld_lsu_unaligned_controller.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_lsu_unaligned_controller.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_lsu_word_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_lsu_word_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_word_coalescer " "Found entity 1: hld_lsu_word_coalescer" {  } { { "db/ip/triangular/submodules/hld_lsu_word_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_lsu_word_coalescer.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_enable LOAD_ENABLE hld_lsu_write_data_alignment.sv(123) " "Verilog HDL Declaration information at hld_lsu_write_data_alignment.sv(123): object \"load_enable\" differs only in case from object \"LOAD_ENABLE\" in the same scope" {  } { { "db/ip/triangular/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_lsu_write_data_alignment.sv" 123 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686670294903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_lsu_write_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_lsu_write_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_data_alignment " "Found entity 1: hld_lsu_write_data_alignment" {  } { { "db/ip/triangular/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_lsu_write_data_alignment.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_lsu_write_kernel_downstream.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_lsu_write_kernel_downstream.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_kernel_downstream " "Found entity 1: hld_lsu_write_kernel_downstream" {  } { { "db/ip/triangular/submodules/hld_lsu_write_kernel_downstream.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_lsu_write_kernel_downstream.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_memory_depth_quantization_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/triangular/submodules/hld_memory_depth_quantization_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hld_memory_depth_quantization_pkg (SystemVerilog) (triangular) " "Found design unit 1: hld_memory_depth_quantization_pkg (SystemVerilog) (triangular)" {  } { { "db/ip/triangular/submodules/hld_memory_depth_quantization_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_memory_depth_quantization_pkg.sv" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/hld_sim_latency_tracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/hld_sim_latency_tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_sim_latency_tracker " "Found entity 1: hld_sim_latency_tracker" {  } { { "db/ip/triangular/submodules/hld_sim_latency_tracker.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_sim_latency_tracker.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/lsu_atomic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/lsu_atomic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_atomic_pipelined " "Found entity 1: lsu_atomic_pipelined" {  } { { "db/ip/triangular/submodules/lsu_atomic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_atomic.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_basic_coalescer.v(564) " "Verilog HDL Declaration information at lsu_basic_coalescer.v(564): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/triangular/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_basic_coalescer.v" 564 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686670294953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/lsu_basic_coalescer.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/triangular/submodules/lsu_basic_coalescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_basic_coalesced_read " "Found entity 1: lsu_basic_coalesced_read" {  } { { "db/ip/triangular/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_basic_coalescer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294955 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_basic_coalesced_write " "Found entity 2: lsu_basic_coalesced_write" {  } { { "db/ip/triangular/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_basic_coalescer.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294955 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead_fifo " "Found entity 3: lookahead_fifo" {  } { { "db/ip/triangular/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_basic_coalescer.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294955 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_coalescer " "Found entity 4: basic_coalescer" {  } { { "db/ip/triangular/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_basic_coalescer.v" 557 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/lsu_burst_coalesced_pipelined_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/lsu_burst_coalesced_pipelined_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_read " "Found entity 1: lsu_burst_coalesced_pipelined_read" {  } { { "db/ip/triangular/submodules/lsu_burst_coalesced_pipelined_read.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_burst_coalesced_pipelined_read.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670294997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670294997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/lsu_burst_coalesced_pipelined_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/lsu_burst_coalesced_pipelined_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_write " "Found entity 1: lsu_burst_coalesced_pipelined_write" {  } { { "db/ip/triangular/submodules/lsu_burst_coalesced_pipelined_write.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_burst_coalesced_pipelined_write.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/lsu_burst_host.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/lsu_burst_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_read_host " "Found entity 1: lsu_burst_read_host" {  } { { "db/ip/triangular/submodules/lsu_burst_host.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_burst_host.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_OUT time_out lsu_bursting_load_stores.v(1100) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1100): object \"TIME_OUT\" differs only in case from object \"time_out\" in the same scope" {  } { { "db/ip/triangular/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_bursting_load_stores.v" 1100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686670295072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_THREAD max_thread lsu_bursting_load_stores.v(1101) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1101): object \"MAX_THREAD\" differs only in case from object \"max_thread\" in the same scope" {  } { { "db/ip/triangular/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_bursting_load_stores.v" 1101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686670295072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_bursting_load_stores.v(1960) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1960): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/triangular/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_bursting_load_stores.v" 1960 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686670295076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT_NOT_ALL_BE timeout_not_all_be lsu_bursting_load_stores.v(1961) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1961): object \"TIMEOUT_NOT_ALL_BE\" differs only in case from object \"timeout_not_all_be\" in the same scope" {  } { { "db/ip/triangular/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_bursting_load_stores.v" 1961 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686670295076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/lsu_bursting_load_stores.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/triangular/submodules/lsu_bursting_load_stores.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bursting_read " "Found entity 1: lsu_bursting_read" {  } { { "db/ip/triangular/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_bursting_load_stores.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295080 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_io_pipeline " "Found entity 2: acl_io_pipeline" {  } { { "db/ip/triangular/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_bursting_load_stores.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295080 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_bursting_pipelined_read " "Found entity 3: lsu_bursting_pipelined_read" {  } { { "db/ip/triangular/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_bursting_load_stores.v" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295080 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_stall_free_coalescer " "Found entity 4: acl_stall_free_coalescer" {  } { { "db/ip/triangular/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_bursting_load_stores.v" 1085 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295080 ""} { "Info" "ISGN_ENTITY_NAME" "5 lsu_bursting_write " "Found entity 5: lsu_bursting_write" {  } { { "db/ip/triangular/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_bursting_load_stores.v" 1280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295080 ""} { "Info" "ISGN_ENTITY_NAME" "6 lsu_bursting_write_internal " "Found entity 6: lsu_bursting_write_internal" {  } { { "db/ip/triangular/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_bursting_load_stores.v" 1474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295080 ""} { "Info" "ISGN_ENTITY_NAME" "7 bursting_coalescer " "Found entity 7: bursting_coalescer" {  } { { "db/ip/triangular/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_bursting_load_stores.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/lsu_enabled.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/triangular/submodules/lsu_enabled.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_enabled_read " "Found entity 1: lsu_enabled_read" {  } { { "db/ip/triangular/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_enabled.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295090 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_enabled_write " "Found entity 2: lsu_enabled_write" {  } { { "db/ip/triangular/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_enabled.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/lsu_non_aligned_write.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/triangular/submodules/lsu_non_aligned_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_non_aligned_write " "Found entity 1: lsu_non_aligned_write" {  } { { "db/ip/triangular/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_non_aligned_write.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295117 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_non_aligned_write_internal " "Found entity 2: lsu_non_aligned_write_internal" {  } { { "db/ip/triangular/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_non_aligned_write.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/lsu_permute_address.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/lsu_permute_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_permute_address " "Found entity 1: lsu_permute_address" {  } { { "db/ip/triangular/submodules/lsu_permute_address.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_permute_address.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/lsu_pipelined.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/triangular/submodules/lsu_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_pipelined_read " "Found entity 1: lsu_pipelined_read" {  } { { "db/ip/triangular/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_pipelined.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295146 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_pipelined_write " "Found entity 2: lsu_pipelined_write" {  } { { "db/ip/triangular/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_pipelined.v" 591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/lsu_prefetch_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/lsu_prefetch_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_prefetch_block " "Found entity 1: lsu_prefetch_block" {  } { { "db/ip/triangular/submodules/lsu_prefetch_block.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_prefetch_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/lsu_read_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/lsu_read_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_read_cache " "Found entity 1: lsu_read_cache" {  } { { "db/ip/triangular/submodules/lsu_read_cache.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_read_cache.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/lsu_simple.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/triangular/submodules/lsu_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_simple_read " "Found entity 1: lsu_simple_read" {  } { { "db/ip/triangular/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_simple.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295195 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_simple_write " "Found entity 2: lsu_simple_write" {  } { { "db/ip/triangular/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_simple.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295195 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(192) " "Verilog HDL information at lsu_streaming.v(192): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/triangular/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_streaming.v" 192 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686670295206 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(810) " "Verilog HDL information at lsu_streaming.v(810): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/triangular/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_streaming.v" 810 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686670295207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/lsu_streaming.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/triangular/submodules/lsu_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_read " "Found entity 1: lsu_streaming_read" {  } { { "db/ip/triangular/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_streaming.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295209 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_write " "Found entity 2: lsu_streaming_write" {  } { { "db/ip/triangular/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_streaming.v" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/lsu_streaming_prefetch.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/triangular/submodules/lsu_streaming_prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_prefetch_read " "Found entity 1: lsu_streaming_prefetch_read" {  } { { "db/ip/triangular/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_streaming_prefetch.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295234 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_prefetch_fifo " "Found entity 2: lsu_streaming_prefetch_fifo" {  } { { "db/ip/triangular/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_streaming_prefetch.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295234 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_streaming_prefetch_avalon_burst_host " "Found entity 3: lsu_streaming_prefetch_avalon_burst_host" {  } { { "db/ip/triangular/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_streaming_prefetch.v" 638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295234 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(916) " "Verilog HDL warning at lsu_top.v(916): extended using \"x\" or \"z\"" {  } { { "db/ip/triangular/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_top.v" 916 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686670295244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(993) " "Verilog HDL warning at lsu_top.v(993): extended using \"x\" or \"z\"" {  } { { "db/ip/triangular/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_top.v" 993 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686670295245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/lsu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/lsu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_top " "Found entity 1: lsu_top" {  } { { "db/ip/triangular/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_top.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/lsu_wide_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/lsu_wide_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_wide_wrapper " "Found entity 1: lsu_wide_wrapper" {  } { { "db/ip/triangular/submodules/lsu_wide_wrapper.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_wide_wrapper.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_b0_runonce_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_b0_runonce_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_B0_runOnce_branch " "Found entity 1: triangular_B0_runOnce_branch" {  } { { "db/ip/triangular/submodules/triangular_b0_runonce_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_b0_runonce_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_b0_runonce_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_b0_runonce_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_B0_runOnce_merge " "Found entity 1: triangular_B0_runOnce_merge" {  } { { "db/ip/triangular/submodules/triangular_b0_runonce_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_b0_runonce_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_b0_runonce_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_b0_runonce_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_B0_runOnce_merge_reg " "Found entity 1: triangular_B0_runOnce_merge_reg" {  } { { "db/ip/triangular/submodules/triangular_b0_runonce_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_b0_runonce_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_b1_start_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_b1_start_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_B1_start_branch " "Found entity 1: triangular_B1_start_branch" {  } { { "db/ip/triangular/submodules/triangular_b1_start_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_b1_start_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_b1_start_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_b1_start_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_B1_start_merge " "Found entity 1: triangular_B1_start_merge" {  } { { "db/ip/triangular/submodules/triangular_b1_start_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_b1_start_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_b1_start_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_b1_start_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_B1_start_merge_reg " "Found entity 1: triangular_B1_start_merge_reg" {  } { { "db/ip/triangular/submodules/triangular_b1_start_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_b1_start_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_b2_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_b2_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_B2_branch " "Found entity 1: triangular_B2_branch" {  } { { "db/ip/triangular/submodules/triangular_b2_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_b2_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_b2_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_b2_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_B2_merge " "Found entity 1: triangular_B2_merge" {  } { { "db/ip/triangular/submodules/triangular_b2_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_b2_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_b3_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_b3_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_B3_branch " "Found entity 1: triangular_B3_branch" {  } { { "db/ip/triangular/submodules/triangular_b3_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_b3_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_b3_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_b3_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_B3_merge " "Found entity 1: triangular_B3_merge" {  } { { "db/ip/triangular/submodules/triangular_b3_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_b3_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_b3_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_b3_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_B3_merge_reg " "Found entity 1: triangular_B3_merge_reg" {  } { { "db/ip/triangular/submodules/triangular_b3_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_b3_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_b4_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_b4_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_B4_branch " "Found entity 1: triangular_B4_branch" {  } { { "db/ip/triangular/submodules/triangular_b4_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_b4_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_b4_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_b4_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_B4_merge " "Found entity 1: triangular_B4_merge" {  } { { "db/ip/triangular/submodules/triangular_b4_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_b4_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_b4_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_b4_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_B4_merge_reg " "Found entity 1: triangular_B4_merge_reg" {  } { { "db/ip/triangular/submodules/triangular_b4_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_b4_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_b5_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_b5_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_B5_branch " "Found entity 1: triangular_B5_branch" {  } { { "db/ip/triangular/submodules/triangular_b5_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_b5_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_b5_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_b5_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_B5_merge " "Found entity 1: triangular_B5_merge" {  } { { "db/ip/triangular/submodules/triangular_b5_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_b5_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_bb_b0_runonce.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_bb_b0_runonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_bb_B0_runOnce " "Found entity 1: triangular_bb_B0_runOnce" {  } { { "db/ip/triangular/submodules/triangular_bb_b0_runonce.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b0_runonce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_bb_b0_runonce_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_bb_b0_runonce_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_bb_B0_runOnce_stall_region " "Found entity 1: triangular_bb_B0_runOnce_stall_region" {  } { { "db/ip/triangular/submodules/triangular_bb_b0_runonce_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b0_runonce_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_bb_b1_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_bb_b1_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_bb_B1_start " "Found entity 1: triangular_bb_B1_start" {  } { { "db/ip/triangular/submodules/triangular_bb_b1_start.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b1_start.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_bb_B1_start_stall_region " "Found entity 1: triangular_bb_B1_start_stall_region" {  } { { "db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_bb_b2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_bb_b2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_bb_B2 " "Found entity 1: triangular_bb_B2" {  } { { "db/ip/triangular/submodules/triangular_bb_b2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_bb_b2_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_bb_b2_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_bb_B2_sr_0 " "Found entity 1: triangular_bb_B2_sr_0" {  } { { "db/ip/triangular/submodules/triangular_bb_b2_sr_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b2_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_bb_b2_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_bb_b2_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_bb_B2_stall_region " "Found entity 1: triangular_bb_B2_stall_region" {  } { { "db/ip/triangular/submodules/triangular_bb_b2_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b2_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_bb_b3.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_bb_b3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_bb_B3 " "Found entity 1: triangular_bb_B3" {  } { { "db/ip/triangular/submodules/triangular_bb_b3.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b3.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_bb_b3_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_bb_b3_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_bb_B3_sr_1 " "Found entity 1: triangular_bb_B3_sr_1" {  } { { "db/ip/triangular/submodules/triangular_bb_b3_sr_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b3_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_bb_b3_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_bb_b3_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_bb_B3_stall_region " "Found entity 1: triangular_bb_B3_stall_region" {  } { { "db/ip/triangular/submodules/triangular_bb_b3_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b3_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_bb_b4.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_bb_b4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_bb_B4 " "Found entity 1: triangular_bb_B4" {  } { { "db/ip/triangular/submodules/triangular_bb_b4.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_bb_b4_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_bb_b4_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_bb_B4_sr_1 " "Found entity 1: triangular_bb_B4_sr_1" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_sr_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_bb_B4_stall_region " "Found entity 1: triangular_bb_B4_stall_region" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_bb_b5.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_bb_b5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_bb_B5 " "Found entity 1: triangular_bb_B5" {  } { { "db/ip/triangular/submodules/triangular_bb_b5.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b5.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_bb_b5_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_bb_b5_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_bb_B5_sr_0 " "Found entity 1: triangular_bb_B5_sr_0" {  } { { "db/ip/triangular/submodules/triangular_bb_b5_sr_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b5_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_bb_b5_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_bb_b5_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_bb_B5_stall_region " "Found entity 1: triangular_bb_B5_stall_region" {  } { { "db/ip/triangular/submodules/triangular_bb_b5_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b5_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_function " "Found entity 1: triangular_function" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_function_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_function_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_function_wrapper " "Found entity 1: triangular_function_wrapper" {  } { { "db/ip/triangular/submodules/triangular_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function_wrapper.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_iord_bl_call_unnamed_triangular1_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_iord_bl_call_unnamed_triangular1_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_iord_bl_call_unnamed_triangular1_triangular0 " "Found entity 1: triangular_i_iord_bl_call_unnamed_triangular1_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_iord_bl_call_unnamed_triangular1_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_iord_bl_call_unnamed_triangular1_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_iowr_bl_return_unnamed_triangular17_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_iowr_bl_return_unnamed_triangular17_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_iowr_bl_return_unnamed_triangular17_triangular0 " "Found entity 1: triangular_i_iowr_bl_return_unnamed_triangular17_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_iowr_bl_return_unnamed_triangular17_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_iowr_bl_return_unnamed_triangular17_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i1_cmp3420_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i1_cmp3420_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_ffwd_dest_i1_cmp3420_0 " "Found entity 1: triangular_i_llvm_fpga_ffwd_dest_i1_cmp3420_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i1_cmp3420_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i1_cmp3420_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i1_cmp3421_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i1_cmp3421_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_ffwd_dest_i1_cmp3421_0 " "Found entity 1: triangular_i_llvm_fpga_ffwd_dest_i1_cmp3421_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i1_cmp3421_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i1_cmp3421_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i32_n4618_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i32_n4618_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_ffwd_dest_i32_n4618_0 " "Found entity 1: triangular_i_llvm_fpga_ffwd_dest_i32_n4618_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i32_n4618_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i32_n4618_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i32_n4619_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i32_n4619_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_ffwd_dest_i32_n4619_0 " "Found entity 1: triangular_i_llvm_fpga_ffwd_dest_i32_n4619_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i32_n4619_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i32_n4619_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i32_unnamed_9_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i32_unnamed_9_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_ffwd_dest_i32_unnamed_9_triangular0 " "Found entity 1: triangular_i_llvm_fpga_ffwd_dest_i32_unnamed_9_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i32_unnamed_9_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i32_unnamed_9_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i33_unnamed_8_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i33_unnamed_8_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_ffwd_dest_i33_unnamed_8_triangular0 " "Found entity 1: triangular_i_llvm_fpga_ffwd_dest_i33_unnamed_8_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i33_unnamed_8_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i33_unnamed_8_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_0 " "Found entity 1: triangular_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_p1025s_0000ihc_mm_hosts_a4517_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_p1025s_0000ihc_mm_hosts_a4517_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_ffwd_dest_p1025s_0000ihc_mm_hosts_a4517_0 " "Found entity 1: triangular_i_llvm_fpga_ffwd_dest_p1025s_0000ihc_mm_hosts_a4517_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_p1025s_0000ihc_mm_hosts_a4517_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_p1025s_0000ihc_mm_hosts_a4517_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i1_unnamed_5_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i1_unnamed_5_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_ffwd_source_i1_unnamed_5_triangular0 " "Found entity 1: triangular_i_llvm_fpga_ffwd_source_i1_unnamed_5_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i1_unnamed_5_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i1_unnamed_5_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i32_unnamed_3_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i32_unnamed_3_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_ffwd_source_i32_unnamed_3_triangular0 " "Found entity 1: triangular_i_llvm_fpga_ffwd_source_i32_unnamed_3_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i32_unnamed_3_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i32_unnamed_3_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i32_unnamed_6_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i32_unnamed_6_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_ffwd_source_i32_unnamed_6_triangular0 " "Found entity 1: triangular_i_llvm_fpga_ffwd_source_i32_unnamed_6_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i32_unnamed_6_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i32_unnamed_6_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i33_unnamed_7_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i33_unnamed_7_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_ffwd_source_i33_unnamed_7_triangular0 " "Found entity 1: triangular_i_llvm_fpga_ffwd_source_i33_unnamed_7_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i33_unnamed_7_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i33_unnamed_7_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_2_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_2_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_2_triangular0 " "Found entity 1: triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_2_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_2_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_2_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_4_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_4_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_4_triangular0 " "Found entity 1: triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_4_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_4_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_4_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm1_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm1_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_mem_lm1_0 " "Found entity 1: triangular_i_llvm_fpga_mem_lm1_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm1_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm1_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm62_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm62_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_mem_lm62_0 " "Found entity 1: triangular_i_llvm_fpga_mem_lm62_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm62_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm62_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm83_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm83_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_mem_lm83_0 " "Found entity 1: triangular_i_llvm_fpga_mem_lm83_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm83_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm83_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_memdep_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_memdep_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_mem_memdep_0 " "Found entity 1: triangular_i_llvm_fpga_mem_memdep_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_memdep_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_memdep_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going28_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going28_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pipeline_keep_going28_0 " "Found entity 1: triangular_i_llvm_fpga_pipeline_keep_going28_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going28_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going28_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going28_2_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going28_2_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pipeline_keep_going28_2_sr " "Found entity 1: triangular_i_llvm_fpga_pipeline_keep_going28_2_sr" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going28_2_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going28_2_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going28_2_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going28_2_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pipeline_keep_going28_2_valid_fifo " "Found entity 1: triangular_i_llvm_fpga_pipeline_keep_going28_2_valid_fifo" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going28_2_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going28_2_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going32_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going32_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pipeline_keep_going32_0 " "Found entity 1: triangular_i_llvm_fpga_pipeline_keep_going32_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going32_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going32_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going32_2_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going32_2_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pipeline_keep_going32_2_sr " "Found entity 1: triangular_i_llvm_fpga_pipeline_keep_going32_2_sr" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going32_2_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going32_2_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going32_2_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going32_2_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pipeline_keep_going32_2_valid_fifo " "Found entity 1: triangular_i_llvm_fpga_pipeline_keep_going32_2_valid_fifo" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going32_2_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going32_2_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pipeline_keep_going_0 " "Found entity 1: triangular_i_llvm_fpga_pipeline_keep_going_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going_6_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going_6_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pipeline_keep_going_6_sr " "Found entity 1: triangular_i_llvm_fpga_pipeline_keep_going_6_sr" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going_6_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going_6_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pipeline_keep_going_6_valid_fifo " "Found entity 1: triangular_i_llvm_fpga_pipeline_keep_going_6_valid_fifo" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0 " "Found entity 1: triangular_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670295999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670295999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i16_reorder_limiter_count_pop9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i16_reorder_limiter_count_pop9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i16_reorder_limiter_count_pop9_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i16_reorder_limiter_count_pop9_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i16_reorder_limiter_count_pop9_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i16_reorder_limiter_count_pop9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_3_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_3_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_3_reg " "Found entity 1: triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_3_reg" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_3_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_3_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_5_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_5_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_5_reg " "Found entity 1: triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_5_reg" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_5_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_5_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_notcmp2742_pop27_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_notcmp2742_pop27_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i1_notcmp2742_pop27_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i1_notcmp2742_pop27_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_notcmp2742_pop27_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_notcmp2742_pop27_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_pop24_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_pop24_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i1_pop24_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i1_pop24_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_pop24_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_pop24_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_pop26_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_pop26_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i1_pop26_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i1_pop26_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_pop26_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_pop26_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i2_cleanups_pop20_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i2_cleanups_pop20_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i2_cleanups_pop20_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i2_cleanups_pop20_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i2_cleanups_pop20_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i2_cleanups_pop20_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i2_initerations_pop19_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i2_initerations_pop19_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i2_initerations_pop19_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i2_initerations_pop19_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i2_initerations_pop19_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i2_initerations_pop19_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_i_03639_pop23_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_i_03639_pop23_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i32_i_03639_pop23_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i32_i_03639_pop23_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_i_03639_pop23_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_i_03639_pop23_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_i_03639_pop23_6_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_i_03639_pop23_6_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i32_i_03639_pop23_6_reg " "Found entity 1: triangular_i_llvm_fpga_pop_i32_i_03639_pop23_6_reg" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_i_03639_pop23_6_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_i_03639_pop23_6_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_i_036_in_pop12_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_i_036_in_pop12_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i32_i_036_in_pop12_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i32_i_036_in_pop12_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_i_036_in_pop12_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_i_036_in_pop12_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_k_032_pop17_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_k_032_pop17_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i32_k_032_pop17_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i32_k_032_pop17_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_k_032_pop17_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_k_032_pop17_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_k_032_pop17_7_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_k_032_pop17_7_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i32_k_032_pop17_7_reg " "Found entity 1: triangular_i_llvm_fpga_pop_i32_k_032_pop17_7_reg" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_k_032_pop17_7_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_k_032_pop17_7_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_lim_ext35_pop14_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_lim_ext35_pop14_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i32_lim_ext35_pop14_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i32_lim_ext35_pop14_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_lim_ext35_pop14_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_lim_ext35_pop14_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_lim_ext36_pop21_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_lim_ext36_pop21_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i32_lim_ext36_pop21_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i32_lim_ext36_pop21_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_lim_ext36_pop21_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_lim_ext36_pop21_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_0 " "Found entity 1: triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_p1025i32_mptr0000_index41_pop25_8_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_p1025i32_mptr0000_index41_pop25_8_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_p1025i32_mptr0000_index41_pop25_8_reg " "Found entity 1: triangular_i_llvm_fpga_pop_p1025i32_mptr0000_index41_pop25_8_reg" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_p1025i32_mptr0000_index41_pop25_8_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_p1025i32_mptr0000_index41_pop25_8_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_0 " "Found entity 1: triangular_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 " "Found entity 1: triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_3_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_3_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_3_reg " "Found entity 1: triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_3_reg" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_3_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_3_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0 " "Found entity 1: triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg " "Found entity 1: triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push9_0 " "Found entity 1: triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push9_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push9_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_lastiniteration_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_lastiniteration_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i1_lastiniteration_0 " "Found entity 1: triangular_i_llvm_fpga_push_i1_lastiniteration_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_lastiniteration_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_lastiniteration_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_0 " "Found entity 1: triangular_i_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0 " "Found entity 1: triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0_reg " "Found entity 1: triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0_reg" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0 " "Found entity 1: triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi_push18_34_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi_push18_34_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i1_memdep_phi_push18_34_reg " "Found entity 1: triangular_i_llvm_fpga_push_i1_memdep_phi_push18_34_reg" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi_push18_34_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi_push18_34_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notcmp2742_push27_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notcmp2742_push27_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i1_notcmp2742_push27_0 " "Found entity 1: triangular_i_llvm_fpga_push_i1_notcmp2742_push27_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notcmp2742_push27_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notcmp2742_push27_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notexitcond29_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notexitcond29_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i1_notexitcond29_0 " "Found entity 1: triangular_i_llvm_fpga_push_i1_notexitcond29_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notexitcond29_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notexitcond29_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notexitcond33_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notexitcond33_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i1_notexitcond33_0 " "Found entity 1: triangular_i_llvm_fpga_push_i1_notexitcond33_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notexitcond33_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notexitcond33_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notexitcond_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notexitcond_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i1_notexitcond_0 " "Found entity 1: triangular_i_llvm_fpga_push_i1_notexitcond_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notexitcond_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notexitcond_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_push24_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_push24_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i1_push24_0 " "Found entity 1: triangular_i_llvm_fpga_push_i1_push24_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_push24_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_push24_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_push26_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_push26_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i1_push26_0 " "Found entity 1: triangular_i_llvm_fpga_push_i1_push26_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_push26_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_push26_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i2_cleanups_push20_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i2_cleanups_push20_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i2_cleanups_push20_0 " "Found entity 1: triangular_i_llvm_fpga_push_i2_cleanups_push20_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i2_cleanups_push20_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i2_cleanups_push20_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i2_initerations_push19_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i2_initerations_push19_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i2_initerations_push19_0 " "Found entity 1: triangular_i_llvm_fpga_push_i2_initerations_push19_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i2_initerations_push19_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i2_initerations_push19_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_fpga_indvars_iv_push11_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_fpga_indvars_iv_push11_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i32_fpga_indvars_iv_push11_0 " "Found entity 1: triangular_i_llvm_fpga_push_i32_fpga_indvars_iv_push11_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_fpga_indvars_iv_push11_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_fpga_indvars_iv_push11_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_i_03639_push23_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_i_03639_push23_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i32_i_03639_push23_0 " "Found entity 1: triangular_i_llvm_fpga_push_i32_i_03639_push23_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_i_03639_push23_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_i_03639_push23_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_i_03639_push23_14_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_i_03639_push23_14_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i32_i_03639_push23_14_reg " "Found entity 1: triangular_i_llvm_fpga_push_i32_i_03639_push23_14_reg" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_i_03639_push23_14_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_i_03639_push23_14_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_i_036_in_push12_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_i_036_in_push12_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i32_i_036_in_push12_0 " "Found entity 1: triangular_i_llvm_fpga_push_i32_i_036_in_push12_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_i_036_in_push12_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_i_036_in_push12_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_k_032_push17_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_k_032_push17_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i32_k_032_push17_0 " "Found entity 1: triangular_i_llvm_fpga_push_i32_k_032_push17_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_k_032_push17_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_k_032_push17_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_k_032_push17_19_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_k_032_push17_19_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i32_k_032_push17_19_reg " "Found entity 1: triangular_i_llvm_fpga_push_i32_k_032_push17_19_reg" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_k_032_push17_19_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_k_032_push17_19_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_lim_ext35_push14_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_lim_ext35_push14_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i32_lim_ext35_push14_0 " "Found entity 1: triangular_i_llvm_fpga_push_i32_lim_ext35_push14_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_lim_ext35_push14_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_lim_ext35_push14_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_lim_ext36_push21_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_lim_ext36_push21_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i32_lim_ext36_push21_0 " "Found entity 1: triangular_i_llvm_fpga_push_i32_lim_ext36_push21_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_lim_ext36_push21_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_lim_ext36_push21_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_reorder_limiter_enter37_push15_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_reorder_limiter_enter37_push15_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i32_reorder_limiter_enter37_push15_0 " "Found entity 1: triangular_i_llvm_fpga_push_i32_reorder_limiter_enter37_push15_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_reorder_limiter_enter37_push15_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_reorder_limiter_enter37_push15_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_reorder_limiter_enter38_push22_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_reorder_limiter_enter38_push22_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i32_reorder_limiter_enter38_push22_0 " "Found entity 1: triangular_i_llvm_fpga_push_i32_reorder_limiter_enter38_push22_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_reorder_limiter_enter38_push22_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_reorder_limiter_enter38_push22_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i33_fpga_indvars_iv10_push10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i33_fpga_indvars_iv10_push10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i33_fpga_indvars_iv10_push10_0 " "Found entity 1: triangular_i_llvm_fpga_push_i33_fpga_indvars_iv10_push10_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i33_fpga_indvars_iv10_push10_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i33_fpga_indvars_iv10_push10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i33_fpga_indvars_iv7_push16_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i33_fpga_indvars_iv7_push16_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_i33_fpga_indvars_iv7_push16_0 " "Found entity 1: triangular_i_llvm_fpga_push_i33_fpga_indvars_iv7_push16_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i33_fpga_indvars_iv7_push16_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i33_fpga_indvars_iv7_push16_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0 " "Found entity 1: triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_p1025i32_mpt0000ndex41_push25_15_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_p1025i32_mpt0000ndex41_push25_15_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_p1025i32_mpt0000ndex41_push25_15_reg " "Found entity 1: triangular_i_llvm_fpga_push_p1025i32_mpt0000ndex41_push25_15_reg" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_p1025i32_mpt0000ndex41_push25_15_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_p1025i32_mpt0000ndex41_push25_15_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_throttle_push_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_throttle_push_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_token_i1_throttle_push_0 " "Found entity 1: triangular_i_llvm_fpga_push_token_i1_throttle_push_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_token_i1_throttle_push_2_reg " "Found entity 1: triangular_i_llvm_fpga_push_token_i1_throttle_push_2_reg" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_wt_limpush_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_token_i1_wt_limpush_0 " "Found entity 1: triangular_i_llvm_fpga_push_token_i1_wt_limpush_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_push_token_i1_wt_limpush_1_reg " "Found entity 1: triangular_i_llvm_fpga_push_token_i1_wt_limpush_1_reg" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0 " "Found entity 1: triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0 " "Found entity 1: triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_triangular0 " "Found entity 1: triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector " "Found entity 1: triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo " "Found entity 1: triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector " "Found entity 1: triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo " "Found entity 1: triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_triangular0 " "Found entity 1: triangular_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0 " "Found entity 1: triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_llvm_fpga_wg_limiter_exit_unnamed_16_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_llvm_fpga_wg_limiter_exit_unnamed_16_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_llvm_fpga_wg_limiter_exit_unnamed_16_triangular0 " "Found entity 1: triangular_i_llvm_fpga_wg_limiter_exit_unnamed_16_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_wg_limiter_exit_unnamed_16_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_wg_limiter_exit_unnamed_16_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0 " "Found entity 1: triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0 " "Found entity 1: triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0 " "Found entity 1: triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0 " "Found entity 1: triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1 " "Found entity 1: triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1 " "Found entity 1: triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1 " "Found entity 1: triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5 " "Found entity 1: triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/triangular/submodules/triangular_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_internal " "Found entity 1: triangular_internal" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296842 ""} { "Info" "ISGN_ENTITY_NAME" "2 triangular_internal_ic_2279474832706600798 " "Found entity 2: triangular_internal_ic_2279474832706600798" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_loop_limiter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_loop_limiter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_loop_limiter_0 " "Found entity 1: triangular_loop_limiter_0" {  } { { "db/ip/triangular/submodules/triangular_loop_limiter_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_loop_limiter_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_loop_limiter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_loop_limiter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_loop_limiter_1 " "Found entity 1: triangular_loop_limiter_1" {  } { { "db/ip/triangular/submodules/triangular_loop_limiter_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_loop_limiter_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_readdata_reg_lm1_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_readdata_reg_lm1_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_readdata_reg_lm1_1 " "Found entity 1: triangular_readdata_reg_lm1_1" {  } { { "db/ip/triangular/submodules/triangular_readdata_reg_lm1_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_readdata_reg_lm1_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_readdata_reg_lm62_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_readdata_reg_lm62_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_readdata_reg_lm62_0 " "Found entity 1: triangular_readdata_reg_lm62_0" {  } { { "db/ip/triangular/submodules/triangular_readdata_reg_lm62_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_readdata_reg_lm62_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_readdata_reg_lm83_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_readdata_reg_lm83_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_readdata_reg_lm83_2 " "Found entity 1: triangular_readdata_reg_lm83_2" {  } { { "db/ip/triangular/submodules/triangular_readdata_reg_lm83_2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_readdata_reg_lm83_2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/submodules/triangular_wgl_exit_storage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/submodules/triangular_wgl_exit_storage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangular_wgl_exit_storage " "Found entity 1: triangular_wgl_exit_storage" {  } { { "db/ip/triangular/submodules/triangular_wgl_exit_storage.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_wgl_exit_storage.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/triangular/triangular.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/triangular/triangular.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangular " "Found entity 1: triangular" {  } { { "db/ip/triangular/triangular.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/triangular.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670296898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670296898 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lsu_top.v(1054) " "Verilog HDL Instantiation warning at lsu_top.v(1054): instance has no name" {  } { { "db/ip/triangular/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_top.v" 1054 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686670297256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quartus_compile " "Elaborating entity \"quartus_compile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686670297766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular triangular:triangular_inst " "Elaborating entity \"triangular\" for hierarchy \"triangular:triangular_inst\"" {  } { { "quartus_compile.sv" "triangular_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/quartus_compile.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670297804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_internal triangular:triangular_inst\|triangular_internal:triangular_internal_inst " "Elaborating entity \"triangular_internal\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\"" {  } { { "db/ip/triangular/triangular.v" "triangular_internal_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/triangular.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670297819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_function_wrapper triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal " "Elaborating entity \"triangular_function_wrapper\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\"" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "triangular_internal" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670297881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_function triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function " "Elaborating entity \"triangular_function\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\"" {  } { { "db/ip/triangular/submodules/triangular_function_wrapper.sv" "thetriangular_function" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function_wrapper.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670297917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pipeline_keep_going32_2_valid_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_i_llvm_fpga_pipeline_keep_going32_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo " "Elaborating entity \"triangular_i_llvm_fpga_pipeline_keep_going32_2_valid_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_i_llvm_fpga_pipeline_keep_going32_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670298017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_i_llvm_fpga_pipeline_keep_going32_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_i_llvm_fpga_pipeline_keep_going32_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going32_2_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going32_2_valid_fifo.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670298026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_i_llvm_fpga_pipeline_keep_going32_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_i_llvm_fpga_pipeline_keep_going32_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670298050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pipeline_keep_going28_2_valid_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_i_llvm_fpga_pipeline_keep_going28_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going28_triangular2_valid_fifo " "Elaborating entity \"triangular_i_llvm_fpga_pipeline_keep_going28_2_valid_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_i_llvm_fpga_pipeline_keep_going28_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going28_triangular2_valid_fifo\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thei_llvm_fpga_pipeline_keep_going28_triangular2_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670298062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pipeline_keep_going_6_valid_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_i_llvm_fpga_pipeline_keep_going_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_triangular6_valid_fifo " "Elaborating entity \"triangular_i_llvm_fpga_pipeline_keep_going_6_valid_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_i_llvm_fpga_pipeline_keep_going_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_triangular6_valid_fifo\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thei_llvm_fpga_pipeline_keep_going_triangular6_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670298074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_bb_B2_sr_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2_sr_0:thebb_triangular_B2_sr_0_aunroll_x " "Elaborating entity \"triangular_bb_B2_sr_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2_sr_0:thebb_triangular_B2_sr_0_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thebb_triangular_B2_sr_0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670298099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pipeline_keep_going_6_sr triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_triangular6_sr " "Elaborating entity \"triangular_i_llvm_fpga_pipeline_keep_going_6_sr\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_triangular6_sr\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thei_llvm_fpga_pipeline_keep_going_triangular6_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670298111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_bb_B4 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4 " "Elaborating entity \"triangular_bb_B4\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thebb_triangular_B4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670298120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_B4_merge triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_B4_merge:thetriangular_B4_merge " "Elaborating entity \"triangular_B4_merge\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_B4_merge:thetriangular_B4_merge\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4.sv" "thetriangular_B4_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670298199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_bb_B4_stall_region triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region " "Elaborating entity \"triangular_bb_B4_stall_region\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4.sv" "thebb_triangular_B4_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670298224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_B4_merge_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_B4_merge_reg:thetriangular_B4_merge_reg_aunroll_x " "Elaborating entity \"triangular_B4_merge_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_B4_merge_reg:thetriangular_B4_merge_reg_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thetriangular_B4_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 1496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670298923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_0:thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_0:thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670298977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_0:thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5\|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular1 " "Elaborating entity \"acl_pop\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_0:thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5\|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670298993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_5_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_0:thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5\|triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_5_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5_reg " "Elaborating entity \"triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_5_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_0:thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5\|triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_5_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5_reg\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi_pop18_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34 " "Elaborating entity \"triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 1582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1 " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1\|acl_data_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i1_memdep_phi_push18_34_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34\|triangular_i_llvm_fpga_push_i1_memdep_phi_push18_34_reg:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34_reg " "Elaborating entity \"triangular_i_llvm_fpga_push_i1_memdep_phi_push18_34_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34\|triangular_i_llvm_fpga_push_i1_memdep_phi_push18_34_reg:thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34_reg\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi_push18_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 1620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/triangular/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670299203 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670299221 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299238 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686670299302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299317 ""}  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670299317 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_8272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_8272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670299381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_8272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_8272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_8272 " "Found entity 1: altera_syncram_8272" {  } { { "db/altera_syncram_8272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_8272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670299382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670299382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_8272 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated " "Elaborating entity \"altera_syncram_8272\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7b4 " "Found entity 1: altsyncram_j7b4" {  } { { "db/altsyncram_j7b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altsyncram_j7b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670299446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670299446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7b4 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated\|altsyncram_j7b4:altsyncram1 " "Elaborating entity \"altsyncram_j7b4\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated\|altsyncram_j7b4:altsyncram1\"" {  } { { "db/altera_syncram_8272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_8272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/triangular/submodules/acl_lfsr.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_lfsr.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/triangular/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_lfsr.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/triangular/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_lfsr.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670299608 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670299638 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670299668 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thecoalesced_delay_2_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 2148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/triangular/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670299733 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:thecoalesced_delay_2_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299744 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670299746 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:thecoalesced_delay_2_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686670299857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 65 " "Parameter \"width_a\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 65 " "Parameter \"width_b\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670299881 ""}  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670299881 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_o272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_o272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670299934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_o272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_o272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_o272 " "Found entity 1: altera_syncram_o272" {  } { { "db/altera_syncram_o272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_o272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670299934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670299934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_o272 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_o272:auto_generated " "Elaborating entity \"altera_syncram_o272\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_o272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670299937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_38b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_38b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_38b4 " "Found entity 1: altsyncram_38b4" {  } { { "db/altsyncram_38b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altsyncram_38b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670300017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670300017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_38b4 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_o272:auto_generated\|altsyncram_38b4:altsyncram1 " "Elaborating entity \"altsyncram_38b4\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_o272:auto_generated\|altsyncram_38b4:altsyncram1\"" {  } { { "db/altera_syncram_o272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_o272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/triangular/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_lfsr.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/triangular/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_lfsr.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670300154 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:thecoalesced_delay_2_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300174 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670300177 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:thecoalesced_delay_2_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_2_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670300199 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:thecoalesced_delay_2_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_ffwd_dest_i32_n4618_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_ffwd_dest_i32_n4618_0:thei_llvm_fpga_ffwd_dest_i32_n4618_triangular4 " "Elaborating entity \"triangular_i_llvm_fpga_ffwd_dest_i32_n4618_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_ffwd_dest_i32_n4618_0:thei_llvm_fpga_ffwd_dest_i32_n4618_triangular4\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_n4618_triangular4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 2295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_ffwd_dest_i32_n4618_0:thei_llvm_fpga_ffwd_dest_i32_n4618_triangular4\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_n4618_triangular1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_ffwd_dest_i32_n4618_0:thei_llvm_fpga_ffwd_dest_i32_n4618_triangular4\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_n4618_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i32_n4618_0.sv" "thei_llvm_fpga_ffwd_dest_i32_n4618_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i32_n4618_0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_ffwd_dest_i32_n4618_0:thei_llvm_fpga_ffwd_dest_i32_n4618_triangular4\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_n4618_triangular1\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_ffwd_dest_i32_n4618_0:thei_llvm_fpga_ffwd_dest_i32_n4618_triangular4\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_n4618_triangular1\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/triangular/submodules/acl_ffwddst.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ffwddst.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_ffwd_dest_p1025s_0000ihc_mm_hosts_a4517_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_ffwd_dest_p1025s_0000ihc_mm_hosts_a4517_0:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a4517_triangular3 " "Elaborating entity \"triangular_i_llvm_fpga_ffwd_dest_p1025s_0000ihc_mm_hosts_a4517_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_ffwd_dest_p1025s_0000ihc_mm_hosts_a4517_0:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a4517_triangular3\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a4517_triangular3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_ffwd_dest_p1025s_0000ihc_mm_hosts_a4517_0:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a4517_triangular3\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a4517_triangular1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_ffwd_dest_p1025s_0000ihc_mm_hosts_a4517_0:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a4517_triangular3\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a4517_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_p1025s_0000ihc_mm_hosts_a4517_0.sv" "thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a4517_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_p1025s_0000ihc_mm_hosts_a4517_0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_mem_lm83_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30 " "Elaborating entity \"triangular_i_llvm_fpga_mem_lm83_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thei_llvm_fpga_mem_lm83_triangular30" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 3950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_readdata_reg_lm83_2 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|triangular_readdata_reg_lm83_2:thereaddata_reg_lm83_triangular2 " "Elaborating entity \"triangular_readdata_reg_lm83_2\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|triangular_readdata_reg_lm83_2:thereaddata_reg_lm83_triangular2\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm83_0.sv" "thereaddata_reg_lm83_triangular2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm83_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1 " "Elaborating entity \"lsu_top\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm83_0.sv" "thei_llvm_fpga_mem_lm83_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm83_0.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300345 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "db/ip/triangular/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670300354 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "db/ip/triangular/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670300354 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_permute_address triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_permute_address:u_permute_address " "Elaborating entity \"lsu_permute_address\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_permute_address:u_permute_address\"" {  } { { "db/ip/triangular/submodules/lsu_top.v" "u_permute_address" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_top.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_read triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read " "Elaborating entity \"lsu_pipelined_read\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\"" {  } { { "db/ip/triangular/submodules/lsu_top.v" "pipelined_read" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_top.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300401 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usedw_true_width lsu_pipelined.v(156) " "Verilog HDL warning at lsu_pipelined.v(156): object usedw_true_width used but never assigned" {  } { { "db/ip/triangular/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_pipelined.v" 156 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686670300403 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "usedw_true_width 0 lsu_pipelined.v(156) " "Net \"usedw_true_width\" at lsu_pipelined.v(156) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/triangular/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_pipelined.v" 156 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686670300405 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/triangular/submodules/lsu_pipelined.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_pipelined.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\"" {  } { { "db/ip/triangular/submodules/lsu_pipelined.v" "nop_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_pipelined.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670300433 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_latency_one_ram_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst " "Elaborating entity \"acl_latency_one_ram_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\"" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "llram.acl_latency_one_ram_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300449 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_latency_one_ram_fifo.sv(239) " "Verilog HDL assignment warning at acl_latency_one_ram_fifo.sv(239): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670300458 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\"" {  } { { "db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" "gen_mlab.gen_mlab_reg.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Elaborated megafunction instantiation \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\"" {  } { { "db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Instantiated megafunction \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670300709 ""}  } { { "db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670300709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_g432.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_g432.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_g432 " "Found entity 1: dpram_g432" {  } { { "db/dpram_g432.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/dpram_g432.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670300772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670300772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_g432 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\|dpram_g432:auto_generated " "Elaborating entity \"dpram_g432\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\|dpram_g432:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300775 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outclock " "Variable or input pin \"outclock\" is defined but never used." {  } { { "db/dpram_g432.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/dpram_g432.tdf" 30 2 0 } } { "altdpram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } } { "db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } } { "db/ip/triangular/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 767 0 0 } } { "db/ip/triangular/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_pipelined.v" 297 0 0 } } { "db/ip/triangular/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_top.v" 871 0 0 } } { "db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm83_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm83_0.sv" 244 0 0 } } { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 3950 0 0 } } { "db/ip/triangular/submodules/triangular_bb_b4.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4.sv" 314 0 0 } } { "db/ip/triangular/submodules/triangular_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 468 0 0 } } { "db/ip/triangular/submodules/triangular_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function_wrapper.sv" 218 0 0 } } { "db/ip/triangular/submodules/triangular_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 118 0 0 } } { "db/ip/triangular/triangular.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/triangular.v" 40 0 0 } } { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/quartus_compile.sv" 77 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1686670300776 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\"" {  } { { "db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" "m20k_wraddr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/triangular/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_lfsr.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst\"" {  } { { "db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" "gen_occ_gte_three_E.occ_gte_three_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670300844 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_latency_one_ram_fifo.sv" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670300864 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\"" {  } { { "db/ip/triangular/submodules/lsu_pipelined.v" "input_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_pipelined.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670300887 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300905 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670300906 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670300983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670301005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301005 ""}  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670301005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_er32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_er32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_er32 " "Found entity 1: dpram_er32" {  } { { "db/dpram_er32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/dpram_er32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670301072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670301072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_er32 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated " "Elaborating entity \"dpram_er32\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670301075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30\|lsu_top:thei_llvm_fpga_mem_lm83_triangular1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670301205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670301206 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_lm83_0:thei_llvm_fpga_mem_lm83_triangular30|lsu_top:thei_llvm_fpga_mem_lm83_triangular1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_mem_memdep_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33 " "Elaborating entity \"triangular_i_llvm_fpga_mem_memdep_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thei_llvm_fpga_mem_memdep_triangular33" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 4025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670301418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33\|lsu_top:thei_llvm_fpga_mem_memdep_triangular1 " "Elaborating entity \"lsu_top\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33\|lsu_top:thei_llvm_fpga_mem_memdep_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_memdep_0.sv" "thei_llvm_fpga_mem_memdep_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_memdep_0.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670301458 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "db/ip/triangular/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670301470 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "db/ip/triangular/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670301471 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_write triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33\|lsu_top:thei_llvm_fpga_mem_memdep_triangular1\|lsu_pipelined_write:pipelined_write " "Elaborating entity \"lsu_pipelined_write\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33\|lsu_top:thei_llvm_fpga_mem_memdep_triangular1\|lsu_pipelined_write:pipelined_write\"" {  } { { "db/ip/triangular/submodules/lsu_top.v" "pipelined_write" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_top.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670301497 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usedw_true_width lsu_pipelined.v(697) " "Verilog HDL warning at lsu_pipelined.v(697): object usedw_true_width used but never assigned" {  } { { "db/ip/triangular/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_pipelined.v" 697 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686670301499 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "68 64 lsu_pipelined.v(805) " "Verilog HDL assignment warning at lsu_pipelined.v(805): truncated value with size 68 to match size of target (64)" {  } { { "db/ip/triangular/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_pipelined.v" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670301501 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "usedw_true_width 0 lsu_pipelined.v(697) " "Net \"usedw_true_width\" at lsu_pipelined.v(697) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/triangular/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_pipelined.v" 697 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686670301504 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33\|lsu_top:thei_llvm_fpga_mem_memdep_triangular1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33\|lsu_top:thei_llvm_fpga_mem_memdep_triangular1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\"" {  } { { "db/ip/triangular/submodules/lsu_pipelined.v" "data_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/lsu_pipelined.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670301658 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670301659 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33\|lsu_top:thei_llvm_fpga_mem_memdep_triangular1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33\|lsu_top:thei_llvm_fpga_mem_memdep_triangular1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670301678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670301681 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33|lsu_top:thei_llvm_fpga_mem_memdep_triangular1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33\|lsu_top:thei_llvm_fpga_mem_memdep_triangular1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33\|lsu_top:thei_llvm_fpga_mem_memdep_triangular1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670301775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33\|lsu_top:thei_llvm_fpga_mem_memdep_triangular1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33\|lsu_top:thei_llvm_fpga_mem_memdep_triangular1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670301794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33\|lsu_top:thei_llvm_fpga_mem_memdep_triangular1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33\|lsu_top:thei_llvm_fpga_mem_memdep_triangular1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 64 " "Parameter \"width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670301795 ""}  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670301795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_jr32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_jr32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_jr32 " "Found entity 1: dpram_jr32" {  } { { "db/dpram_jr32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/dpram_jr32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670301845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670301845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_jr32 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33\|lsu_top:thei_llvm_fpga_mem_memdep_triangular1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_jr32:auto_generated " "Elaborating entity \"dpram_jr32\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_triangular33\|lsu_top:thei_llvm_fpga_mem_memdep_triangular1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_jr32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670301847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thecoalesced_delay_1_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 4092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670301927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670301941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/triangular/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670301956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670301957 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670301968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670301969 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686670302029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670302038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670302045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 35 " "Parameter \"width_a\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 35 " "Parameter \"width_b\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302046 ""}  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670302046 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_m572.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_m572.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670302099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_m572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_m572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_m572 " "Found entity 1: altera_syncram_m572" {  } { { "db/altera_syncram_m572.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_m572.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670302100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670302100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_m572 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_m572:auto_generated " "Elaborating entity \"altera_syncram_m572\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_m572:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670302102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1bb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bb4 " "Found entity 1: altsyncram_1bb4" {  } { { "db/altsyncram_1bb4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altsyncram_1bb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670302193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670302193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1bb4 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_m572:auto_generated\|altsyncram_1bb4:altsyncram1 " "Elaborating entity \"altsyncram_1bb4\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_m572:auto_generated\|altsyncram_1bb4:altsyncram1\"" {  } { { "db/altera_syncram_m572.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_m572.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670302195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670302247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670302248 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670302271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670302272 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670302291 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670302296 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_valid_fifo_counter:thebubble_out_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_2_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_valid_fifo_counter:thebubble_out_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_2_reg\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thebubble_out_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_2_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 4113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670302313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_valid_fifo_counter:thebubble_out_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_valid_fifo_counter:thebubble_out_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_1_reg\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thebubble_out_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 4134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670302332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x " "Elaborating entity \"triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 4270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670302357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x " "Elaborating entity \"triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1.sv" "thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670302415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670302733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem " "Elaborated megafunction instantiation \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 581 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670302741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem " "Instantiated megafunction \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 31 " "Parameter \"numwords_a\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 31 " "Parameter \"numwords_b\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670302741 ""}  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 581 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670302741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_i362.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_i362.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_i362 " "Found entity 1: altera_syncram_i362" {  } { { "db/altera_syncram_i362.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_i362.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670302823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670302823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_i362 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem\|altera_syncram_i362:auto_generated " "Elaborating entity \"altera_syncram_i362\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem\|altera_syncram_i362:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670302825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5n94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5n94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5n94 " "Found entity 1: altsyncram_5n94" {  } { { "db/altsyncram_5n94.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altsyncram_5n94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670302893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670302893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5n94 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem\|altera_syncram_i362:auto_generated\|altsyncram_5n94:altsyncram1 " "Elaborating entity \"altsyncram_5n94\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem\|altera_syncram_i362:auto_generated\|altsyncram_5n94:altsyncram1\"" {  } { { "db/altera_syncram_i362.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_i362.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670302896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|dspba_delay_ver:redist28_sync_together88_aunroll_x_in_i_valid_64 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|dspba_delay_ver:redist28_sync_together88_aunroll_x_in_i_valid_64\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "redist28_sync_together88_aunroll_x_in_i_valid_64" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670302909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist27_sync_together88_aunroll_x_in_c0_eni13_13_tpl_68_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist27_sync_together88_aunroll_x_in_c0_eni13_13_tpl_68_mem_dmem\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "redist27_sync_together88_aunroll_x_in_c0_eni13_13_tpl_68_mem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist27_sync_together88_aunroll_x_in_c0_eni13_13_tpl_68_mem_dmem " "Elaborated megafunction instantiation \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist27_sync_together88_aunroll_x_in_c0_eni13_13_tpl_68_mem_dmem\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 798 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist27_sync_together88_aunroll_x_in_c0_eni13_13_tpl_68_mem_dmem " "Instantiated megafunction \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist27_sync_together88_aunroll_x_in_c0_eni13_13_tpl_68_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 66 " "Parameter \"numwords_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 66 " "Parameter \"numwords_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303028 ""}  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 798 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670303028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_l462.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_l462.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_l462 " "Found entity 1: altera_syncram_l462" {  } { { "db/altera_syncram_l462.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_l462.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670303079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670303079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_l462 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist27_sync_together88_aunroll_x_in_c0_eni13_13_tpl_68_mem_dmem\|altera_syncram_l462:auto_generated " "Elaborating entity \"altera_syncram_l462\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist27_sync_together88_aunroll_x_in_c0_eni13_13_tpl_68_mem_dmem\|altera_syncram_l462:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8o94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8o94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8o94 " "Found entity 1: altsyncram_8o94" {  } { { "db/altsyncram_8o94.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altsyncram_8o94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670303175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670303175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8o94 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist27_sync_together88_aunroll_x_in_c0_eni13_13_tpl_68_mem_dmem\|altera_syncram_l462:auto_generated\|altsyncram_8o94:altsyncram1 " "Elaborating entity \"altsyncram_8o94\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist27_sync_together88_aunroll_x_in_c0_eni13_13_tpl_68_mem_dmem\|altera_syncram_l462:auto_generated\|altsyncram_8o94:altsyncram1\"" {  } { { "db/altera_syncram_l462.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_l462.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist26_sync_together88_aunroll_x_in_c0_eni13_12_tpl_68_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist26_sync_together88_aunroll_x_in_c0_eni13_12_tpl_68_mem_dmem\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "redist26_sync_together88_aunroll_x_in_c0_eni13_12_tpl_68_mem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist26_sync_together88_aunroll_x_in_c0_eni13_12_tpl_68_mem_dmem " "Elaborated megafunction instantiation \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist26_sync_together88_aunroll_x_in_c0_eni13_12_tpl_68_mem_dmem\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 957 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist26_sync_together88_aunroll_x_in_c0_eni13_12_tpl_68_mem_dmem " "Instantiated megafunction \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist26_sync_together88_aunroll_x_in_c0_eni13_12_tpl_68_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 66 " "Parameter \"numwords_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 66 " "Parameter \"numwords_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303284 ""}  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 957 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670303284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_b462.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_b462.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_b462 " "Found entity 1: altera_syncram_b462" {  } { { "db/altera_syncram_b462.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_b462.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670303340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670303340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_b462 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist26_sync_together88_aunroll_x_in_c0_eni13_12_tpl_68_mem_dmem\|altera_syncram_b462:auto_generated " "Elaborating entity \"altera_syncram_b462\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist26_sync_together88_aunroll_x_in_c0_eni13_12_tpl_68_mem_dmem\|altera_syncram_b462:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_un94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_un94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_un94 " "Found entity 1: altsyncram_un94" {  } { { "db/altsyncram_un94.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altsyncram_un94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670303413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670303413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_un94 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist26_sync_together88_aunroll_x_in_c0_eni13_12_tpl_68_mem_dmem\|altera_syncram_b462:auto_generated\|altsyncram_un94:altsyncram1 " "Elaborating entity \"altsyncram_un94\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist26_sync_together88_aunroll_x_in_c0_eni13_12_tpl_68_mem_dmem\|altera_syncram_b462:auto_generated\|altsyncram_un94:altsyncram1\"" {  } { { "db/altera_syncram_b462.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_b462.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i1_push26_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_push26_0:thei_llvm_fpga_push_i1_push26_triangular36 " "Elaborating entity \"triangular_i_llvm_fpga_push_i1_push26_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_push26_0:thei_llvm_fpga_push_i1_push26_triangular36\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_push_i1_push26_triangular36" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_push26_0:thei_llvm_fpga_push_i1_push26_triangular36\|acl_push:thei_llvm_fpga_push_i1_push26_triangular1 " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_push26_0:thei_llvm_fpga_push_i1_push26_triangular36\|acl_push:thei_llvm_fpga_push_i1_push26_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_push26_0.sv" "thei_llvm_fpga_push_i1_push26_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_push26_0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_push26_0:thei_llvm_fpga_push_i1_push26_triangular36\|acl_push:thei_llvm_fpga_push_i1_push26_triangular1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_push26_0:thei_llvm_fpga_push_i1_push26_triangular36\|acl_push:thei_llvm_fpga_push_i1_push26_triangular1\|acl_data_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303611 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670303613 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|triangular_i_llvm_fpga_push_i1_push26_0:thei_llvm_fpga_push_i1_push26_triangular36|acl_push:thei_llvm_fpga_push_i1_push26_triangular1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670303613 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|triangular_i_llvm_fpga_push_i1_push26_0:thei_llvm_fpga_push_i1_push26_triangular36|acl_push:thei_llvm_fpga_push_i1_push26_triangular1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|dspba_delay_ver:redist22_sync_together88_aunroll_x_in_c0_eni13_8_tpl_68 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|dspba_delay_ver:redist22_sync_together88_aunroll_x_in_c0_eni13_8_tpl_68\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "redist22_sync_together88_aunroll_x_in_c0_eni13_8_tpl_68" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 1702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i1_pop26_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i1_pop26_0:thei_llvm_fpga_pop_i1_pop26_triangular35 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i1_pop26_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i1_pop26_0:thei_llvm_fpga_pop_i1_pop26_triangular35\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_pop_i1_pop26_triangular35" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i32_lim_ext36_push21_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_lim_ext36_push21_0:thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34 " "Elaborating entity \"triangular_i_llvm_fpga_push_i32_lim_ext36_push21_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_lim_ext36_push21_0:thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_lim_ext36_push21_0:thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34\|acl_push:thei_llvm_fpga_push_i32_lim_ext36_push21_triangular1 " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_lim_ext36_push21_0:thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34\|acl_push:thei_llvm_fpga_push_i32_lim_ext36_push21_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_lim_ext36_push21_0.sv" "thei_llvm_fpga_push_i32_lim_ext36_push21_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_lim_ext36_push21_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_lim_ext36_push21_0:thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34\|acl_push:thei_llvm_fpga_push_i32_lim_ext36_push21_triangular1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_lim_ext36_push21_0:thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34\|acl_push:thei_llvm_fpga_push_i32_lim_ext36_push21_triangular1\|acl_data_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303778 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670303781 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|triangular_i_llvm_fpga_push_i32_lim_ext36_push21_0:thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34|acl_push:thei_llvm_fpga_push_i32_lim_ext36_push21_triangular1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670303781 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|triangular_i_llvm_fpga_push_i32_lim_ext36_push21_0:thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34|acl_push:thei_llvm_fpga_push_i32_lim_ext36_push21_triangular1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i32_lim_ext36_pop21_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i32_lim_ext36_pop21_0:thei_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i32_lim_ext36_pop21_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i32_lim_ext36_pop21_0:thei_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i32_lim_ext36_pop21_0:thei_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33\|acl_pop:thei_llvm_fpga_pop_i32_lim_ext36_pop21_triangular1 " "Elaborating entity \"acl_pop\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i32_lim_ext36_pop21_0:thei_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33\|acl_pop:thei_llvm_fpga_pop_i32_lim_ext36_pop21_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_lim_ext36_pop21_0.sv" "thei_llvm_fpga_pop_i32_lim_ext36_pop21_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_lim_ext36_pop21_0.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist7_i_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33_out_data_out_67_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist7_i_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33_out_data_out_67_mem_dmem\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "redist7_i_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33_out_data_out_67_mem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist7_i_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33_out_data_out_67_mem_dmem " "Elaborated megafunction instantiation \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist7_i_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33_out_data_out_67_mem_dmem\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 1939 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist7_i_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33_out_data_out_67_mem_dmem " "Instantiated megafunction \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist7_i_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33_out_data_out_67_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65 " "Parameter \"numwords_a\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65 " "Parameter \"numwords_b\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670303886 ""}  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 1939 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670303886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_9462.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_9462.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_9462 " "Found entity 1: altera_syncram_9462" {  } { { "db/altera_syncram_9462.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_9462.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670303959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670303959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_9462 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist7_i_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33_out_data_out_67_mem_dmem\|altera_syncram_9462:auto_generated " "Elaborating entity \"altera_syncram_9462\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist7_i_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33_out_data_out_67_mem_dmem\|altera_syncram_9462:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670303969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sn94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sn94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sn94 " "Found entity 1: altsyncram_sn94" {  } { { "db/altsyncram_sn94.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altsyncram_sn94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670304078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670304078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sn94 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist7_i_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33_out_data_out_67_mem_dmem\|altera_syncram_9462:auto_generated\|altsyncram_sn94:altsyncram1 " "Elaborating entity \"altsyncram_sn94\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist7_i_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33_out_data_out_67_mem_dmem\|altera_syncram_9462:auto_generated\|altsyncram_sn94:altsyncram1\"" {  } { { "db/altera_syncram_9462.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_9462.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i32_reorder_limiter_enter38_push22_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_reorder_limiter_enter38_push22_0:thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular29 " "Elaborating entity \"triangular_i_llvm_fpga_push_i32_reorder_limiter_enter38_push22_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_reorder_limiter_enter38_push22_0:thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular29\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular29" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_0:thei_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_0:thei_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 2142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist5_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28_out_data_out_64_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist5_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28_out_data_out_64_mem_dmem\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "redist5_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28_out_data_out_64_mem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 2214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist5_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28_out_data_out_64_mem_dmem " "Elaborated megafunction instantiation \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist5_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28_out_data_out_64_mem_dmem\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 2214 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist5_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28_out_data_out_64_mem_dmem " "Instantiated megafunction \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist5_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28_out_data_out_64_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 62 " "Parameter \"numwords_a\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 62 " "Parameter \"numwords_b\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304236 ""}  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 2214 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670304236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_1462.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_1462.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_1462 " "Found entity 1: altera_syncram_1462" {  } { { "db/altera_syncram_1462.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_1462.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670304291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670304291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_1462 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist5_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28_out_data_out_64_mem_dmem\|altera_syncram_1462:auto_generated " "Elaborating entity \"altera_syncram_1462\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist5_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28_out_data_out_64_mem_dmem\|altera_syncram_1462:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kn94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kn94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kn94 " "Found entity 1: altsyncram_kn94" {  } { { "db/altsyncram_kn94.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altsyncram_kn94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670304367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670304367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kn94 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist5_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28_out_data_out_64_mem_dmem\|altera_syncram_1462:auto_generated\|altsyncram_kn94:altsyncram1 " "Elaborating entity \"altsyncram_kn94\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist5_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28_out_data_out_64_mem_dmem\|altera_syncram_1462:auto_generated\|altsyncram_kn94:altsyncram1\"" {  } { { "db/altera_syncram_1462.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_1462.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i1_notcmp2742_push27_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_notcmp2742_push27_0:thei_llvm_fpga_push_i1_notcmp2742_push27_triangular31 " "Elaborating entity \"triangular_i_llvm_fpga_push_i1_notcmp2742_push27_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_notcmp2742_push27_0:thei_llvm_fpga_push_i1_notcmp2742_push27_triangular31\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_push_i1_notcmp2742_push27_triangular31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 2362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_notcmp2742_push27_0:thei_llvm_fpga_push_i1_notcmp2742_push27_triangular31\|acl_push:thei_llvm_fpga_push_i1_notcmp2742_push27_triangular1 " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_notcmp2742_push27_0:thei_llvm_fpga_push_i1_notcmp2742_push27_triangular31\|acl_push:thei_llvm_fpga_push_i1_notcmp2742_push27_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notcmp2742_push27_0.sv" "thei_llvm_fpga_push_i1_notcmp2742_push27_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notcmp2742_push27_0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i1_notcmp2742_pop27_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i1_notcmp2742_pop27_0:thei_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i1_notcmp2742_pop27_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i1_notcmp2742_pop27_0:thei_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 2393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i2_cleanups_push20_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i2_cleanups_push20_0:thei_llvm_fpga_push_i2_cleanups_push20_triangular26 " "Elaborating entity \"triangular_i_llvm_fpga_push_i2_cleanups_push20_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i2_cleanups_push20_0:thei_llvm_fpga_push_i2_cleanups_push20_triangular26\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_push_i2_cleanups_push20_triangular26" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 2590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i2_cleanups_push20_0:thei_llvm_fpga_push_i2_cleanups_push20_triangular26\|acl_push:thei_llvm_fpga_push_i2_cleanups_push20_triangular1 " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i2_cleanups_push20_0:thei_llvm_fpga_push_i2_cleanups_push20_triangular26\|acl_push:thei_llvm_fpga_push_i2_cleanups_push20_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i2_cleanups_push20_0.sv" "thei_llvm_fpga_push_i2_cleanups_push20_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i2_cleanups_push20_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i2_cleanups_push20_0:thei_llvm_fpga_push_i2_cleanups_push20_triangular26\|acl_push:thei_llvm_fpga_push_i2_cleanups_push20_triangular1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i2_cleanups_push20_0:thei_llvm_fpga_push_i2_cleanups_push20_triangular26\|acl_push:thei_llvm_fpga_push_i2_cleanups_push20_triangular1\|acl_data_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670304532 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|triangular_i_llvm_fpga_push_i2_cleanups_push20_0:thei_llvm_fpga_push_i2_cleanups_push20_triangular26|acl_push:thei_llvm_fpga_push_i2_cleanups_push20_triangular1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670304533 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|triangular_i_llvm_fpga_push_i2_cleanups_push20_0:thei_llvm_fpga_push_i2_cleanups_push20_triangular26|acl_push:thei_llvm_fpga_push_i2_cleanups_push20_triangular1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i2_cleanups_pop20_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i2_cleanups_pop20_0:thei_llvm_fpga_pop_i2_cleanups_pop20_triangular2 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i2_cleanups_pop20_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i2_cleanups_pop20_0:thei_llvm_fpga_pop_i2_cleanups_pop20_triangular2\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_pop_i2_cleanups_pop20_triangular2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 2611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i2_cleanups_pop20_0:thei_llvm_fpga_pop_i2_cleanups_pop20_triangular2\|acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop20_triangular1 " "Elaborating entity \"acl_pop\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i2_cleanups_pop20_0:thei_llvm_fpga_pop_i2_cleanups_pop20_triangular2\|acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop20_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i2_cleanups_pop20_0.sv" "thei_llvm_fpga_pop_i2_cleanups_pop20_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i2_cleanups_pop20_0.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i33_fpga_indvars_iv7_push16_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i33_fpga_indvars_iv7_push16_0:thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20 " "Elaborating entity \"triangular_i_llvm_fpga_push_i33_fpga_indvars_iv7_push16_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i33_fpga_indvars_iv7_push16_0:thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 2672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i33_fpga_indvars_iv7_push16_0:thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular1 " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i33_fpga_indvars_iv7_push16_0:thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i33_fpga_indvars_iv7_push16_0.sv" "thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i33_fpga_indvars_iv7_push16_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i33_fpga_indvars_iv7_push16_0:thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i33_fpga_indvars_iv7_push16_0:thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular1\|acl_data_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304608 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670304623 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|triangular_i_llvm_fpga_push_i33_fpga_indvars_iv7_push16_0:thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670304636 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|triangular_i_llvm_fpga_push_i33_fpga_indvars_iv7_push16_0:thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist18_sync_together88_aunroll_x_in_c0_eni13_4_tpl_64_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist18_sync_together88_aunroll_x_in_c0_eni13_4_tpl_64_mem_dmem\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "redist18_sync_together88_aunroll_x_in_c0_eni13_4_tpl_64_mem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 2817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist18_sync_together88_aunroll_x_in_c0_eni13_4_tpl_64_mem_dmem " "Elaborated megafunction instantiation \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist18_sync_together88_aunroll_x_in_c0_eni13_4_tpl_64_mem_dmem\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 2817 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist18_sync_together88_aunroll_x_in_c0_eni13_4_tpl_64_mem_dmem " "Instantiated megafunction \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist18_sync_together88_aunroll_x_in_c0_eni13_4_tpl_64_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 33 " "Parameter \"width_a\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 63 " "Parameter \"numwords_a\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 33 " "Parameter \"width_b\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 63 " "Parameter \"numwords_b\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670304715 ""}  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 2817 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670304715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_5462.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_5462.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_5462 " "Found entity 1: altera_syncram_5462" {  } { { "db/altera_syncram_5462.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_5462.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670304774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670304774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_5462 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist18_sync_together88_aunroll_x_in_c0_eni13_4_tpl_64_mem_dmem\|altera_syncram_5462:auto_generated " "Elaborating entity \"altera_syncram_5462\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist18_sync_together88_aunroll_x_in_c0_eni13_4_tpl_64_mem_dmem\|altera_syncram_5462:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_on94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_on94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_on94 " "Found entity 1: altsyncram_on94" {  } { { "db/altsyncram_on94.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altsyncram_on94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670304861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670304861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_on94 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist18_sync_together88_aunroll_x_in_c0_eni13_4_tpl_64_mem_dmem\|altera_syncram_5462:auto_generated\|altsyncram_on94:altsyncram1 " "Elaborating entity \"altsyncram_on94\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|altera_syncram:redist18_sync_together88_aunroll_x_in_c0_eni13_4_tpl_64_mem_dmem\|altera_syncram_5462:auto_generated\|altsyncram_on94:altsyncram1\"" {  } { { "db/altera_syncram_5462.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_5462.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_triangular16 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_triangular16\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_triangular16" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 2836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_triangular16\|acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_triangular1 " "Elaborating entity \"acl_pop\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_triangular16\|acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_0.sv" "thei_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_0.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i1_push24_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_push24_0:thei_llvm_fpga_push_i1_push24_triangular13 " "Elaborating entity \"triangular_i_llvm_fpga_push_i1_push24_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_push24_0:thei_llvm_fpga_push_i1_push24_triangular13\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_push_i1_push24_triangular13" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 2943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_push24_0:thei_llvm_fpga_push_i1_push24_triangular13\|acl_push:thei_llvm_fpga_push_i1_push24_triangular1 " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_push24_0:thei_llvm_fpga_push_i1_push24_triangular13\|acl_push:thei_llvm_fpga_push_i1_push24_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_push24_0.sv" "thei_llvm_fpga_push_i1_push24_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_push24_0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i1_pop24_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i1_pop24_0:thei_llvm_fpga_pop_i1_pop24_triangular12 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i1_pop24_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i1_pop24_0:thei_llvm_fpga_pop_i1_pop24_triangular12\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_pop_i1_pop24_triangular12" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670304978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0:thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular32 " "Elaborating entity \"triangular_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0:thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular32\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular32" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 3105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_exit_reorder_counter triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0:thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular32\|hld_loop_exit_reorder_counter:thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular1 " "Elaborating entity \"hld_loop_exit_reorder_counter\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0:thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular32\|hld_loop_exit_reorder_counter:thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0.sv" "thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305059 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "GEN_NO_PASSTHROUGH.inner_loop_invocation_count " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"GEN_NO_PASSTHROUGH.inner_loop_invocation_count\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686670305067 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "GEN_NO_PASSTHROUGH.counter_inc_val " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"GEN_NO_PASSTHROUGH.counter_inc_val\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686670305067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0:thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular32\|hld_loop_exit_reorder_counter:thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular1\|acl_reset_handler:GEN_NO_PASSTHROUGH.acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0:thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular32\|hld_loop_exit_reorder_counter:thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular1\|acl_reset_handler:GEN_NO_PASSTHROUGH.acl_reset_handler_inst\"" {  } { { "db/ip/triangular/submodules/hld_loop_exit_reorder_counter.sv" "GEN_NO_PASSTHROUGH.acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_loop_exit_reorder_counter.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_0:thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular15 " "Elaborating entity \"triangular_i_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_0:thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular15\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular15" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_0:thei_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_triangular14 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_0:thei_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_triangular14\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_triangular14" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i1_notexitcond_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_triangular23 " "Elaborating entity \"triangular_i_llvm_fpga_push_i1_notexitcond_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_triangular23\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_push_i1_notexitcond_triangular23" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 3257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i2_initerations_push19_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i2_initerations_push19_0:thei_llvm_fpga_push_i2_initerations_push19_triangular9 " "Elaborating entity \"triangular_i_llvm_fpga_push_i2_initerations_push19_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i2_initerations_push19_0:thei_llvm_fpga_push_i2_initerations_push19_triangular9\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_push_i2_initerations_push19_triangular9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 3320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i2_initerations_push19_0:thei_llvm_fpga_push_i2_initerations_push19_triangular9\|acl_push:thei_llvm_fpga_push_i2_initerations_push19_triangular1 " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i2_initerations_push19_0:thei_llvm_fpga_push_i2_initerations_push19_triangular9\|acl_push:thei_llvm_fpga_push_i2_initerations_push19_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i2_initerations_push19_0.sv" "thei_llvm_fpga_push_i2_initerations_push19_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i2_initerations_push19_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i2_initerations_pop19_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i2_initerations_pop19_0:thei_llvm_fpga_pop_i2_initerations_pop19_triangular7 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i2_initerations_pop19_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i2_initerations_pop19_0:thei_llvm_fpga_pop_i2_initerations_pop19_triangular7\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_pop_i2_initerations_pop19_triangular7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 3338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i1_lastiniteration_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_triangular11 " "Elaborating entity \"triangular_i_llvm_fpga_push_i1_lastiniteration_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_triangular11\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_push_i1_lastiniteration_triangular11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 3376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pipeline_keep_going_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_triangular6 " "Elaborating entity \"triangular_i_llvm_fpga_pipeline_keep_going_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_triangular6\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" "thei_llvm_fpga_pipeline_keep_going_triangular6" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0.sv" 3403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_triangular6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_triangular1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_triangular6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going_0.sv" "thei_llvm_fpga_pipeline_keep_going_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_triangular6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_triangular1\|acl_pop:pop1 " "Elaborating entity \"acl_pop\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_triangular6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_triangular1\|acl_pop:pop1\"" {  } { { "db/ip/triangular/submodules/acl_pipeline.v" "pop1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_triangular6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_triangular1\|acl_push:push " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_triangular6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_triangular1\|acl_push:push\"" {  } { { "db/ip/triangular/submodules/acl_pipeline.v" "push" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_pipeline.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_triangular6\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body40000enter738_triangular0:thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_triangular6\|acl_dspba_buffer:thepassthru\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going_0.sv" "thepassthru" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going_0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x " "Elaborating entity \"triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x " "Elaborating entity \"triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0 " "Elaborating entity \"hld_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo.sv" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670305555 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670305581 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670305584 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686670306032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 320 " "Parameter \"width_a\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 320 " "Parameter \"width_b\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670306134 ""}  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670306134 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_e872.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_e872.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670306212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_e872.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_e872.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_e872 " "Found entity 1: altera_syncram_e872" {  } { { "db/altera_syncram_e872.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_e872.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670306212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670306212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_e872 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_e872:auto_generated " "Elaborating entity \"altera_syncram_e872\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_e872:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdb4 " "Found entity 1: altsyncram_pdb4" {  } { { "db/altsyncram_pdb4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altsyncram_pdb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670306392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670306392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdb4 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_e872:auto_generated\|altsyncram_pdb4:altsyncram1 " "Elaborating entity \"altsyncram_pdb4\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_e872:auto_generated\|altsyncram_pdb4:altsyncram1\"" {  } { { "db/altera_syncram_e872.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_e872.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/triangular/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_lfsr.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/triangular/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_lfsr.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670306673 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670306697 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector " "Elaborating entity \"triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_full_detector triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector " "Elaborating entity \"acl_full_detector\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(174) " "Verilog HDL assignment warning at acl_full_detector.v(174): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_full_detector.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670306744 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_full_detector.v(185) " "Verilog HDL assignment warning at acl_full_detector.v(185): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_full_detector.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670306744 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(187) " "Verilog HDL assignment warning at acl_full_detector.v(187): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_full_detector.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670306748 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_sfc_s_c0_in_for_body4_s_c0_enter738_triangular1:thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit89_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i32_k_032_push17_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i32_k_032_push17_0:thei_llvm_fpga_push_i32_k_032_push17_triangular19 " "Elaborating entity \"triangular_i_llvm_fpga_push_i32_k_032_push17_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i32_k_032_push17_0:thei_llvm_fpga_push_i32_k_032_push17_triangular19\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thei_llvm_fpga_push_i32_k_032_push17_triangular19" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 4322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i32_k_032_push17_0:thei_llvm_fpga_push_i32_k_032_push17_triangular19\|acl_push:thei_llvm_fpga_push_i32_k_032_push17_triangular1 " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i32_k_032_push17_0:thei_llvm_fpga_push_i32_k_032_push17_triangular19\|acl_push:thei_llvm_fpga_push_i32_k_032_push17_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_k_032_push17_0.sv" "thei_llvm_fpga_push_i32_k_032_push17_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_k_032_push17_0.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i32_k_032_push17_0:thei_llvm_fpga_push_i32_k_032_push17_triangular19\|acl_push:thei_llvm_fpga_push_i32_k_032_push17_triangular1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i32_k_032_push17_0:thei_llvm_fpga_push_i32_k_032_push17_triangular19\|acl_push:thei_llvm_fpga_push_i32_k_032_push17_triangular1\|acl_data_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670306808 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_push_i32_k_032_push17_0:thei_llvm_fpga_push_i32_k_032_push17_triangular19|acl_push:thei_llvm_fpga_push_i32_k_032_push17_triangular1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670306815 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_push_i32_k_032_push17_0:thei_llvm_fpga_push_i32_k_032_push17_triangular19|acl_push:thei_llvm_fpga_push_i32_k_032_push17_triangular1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i32_k_032_push17_0:thei_llvm_fpga_push_i32_k_032_push17_triangular19\|acl_push:thei_llvm_fpga_push_i32_k_032_push17_triangular1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i32_k_032_push17_0:thei_llvm_fpga_push_i32_k_032_push17_triangular19\|acl_push:thei_llvm_fpga_push_i32_k_032_push17_triangular1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i32_k_032_push17_0:thei_llvm_fpga_push_i32_k_032_push17_triangular19\|acl_push:thei_llvm_fpga_push_i32_k_032_push17_triangular1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i32_k_032_push17_0:thei_llvm_fpga_push_i32_k_032_push17_triangular19\|acl_push:thei_llvm_fpga_push_i32_k_032_push17_triangular1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i32_k_032_push17_0:thei_llvm_fpga_push_i32_k_032_push17_triangular19\|acl_push:thei_llvm_fpga_push_i32_k_032_push17_triangular1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i32_k_032_push17_0:thei_llvm_fpga_push_i32_k_032_push17_triangular19\|acl_push:thei_llvm_fpga_push_i32_k_032_push17_triangular1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i32_k_032_push17_19_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i32_k_032_push17_0:thei_llvm_fpga_push_i32_k_032_push17_triangular19\|triangular_i_llvm_fpga_push_i32_k_032_push17_19_reg:thei_llvm_fpga_push_i32_k_032_push17_triangular19_reg " "Elaborating entity \"triangular_i_llvm_fpga_push_i32_k_032_push17_19_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i32_k_032_push17_0:thei_llvm_fpga_push_i32_k_032_push17_triangular19\|triangular_i_llvm_fpga_push_i32_k_032_push17_19_reg:thei_llvm_fpga_push_i32_k_032_push17_triangular19_reg\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_k_032_push17_0.sv" "thei_llvm_fpga_push_i32_k_032_push17_triangular19_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_k_032_push17_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i32_k_032_pop17_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_pop_i32_k_032_pop17_0:thei_llvm_fpga_pop_i32_k_032_pop17_triangular7 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i32_k_032_pop17_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_pop_i32_k_032_pop17_0:thei_llvm_fpga_pop_i32_k_032_pop17_triangular7\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thei_llvm_fpga_pop_i32_k_032_pop17_triangular7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 4397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i32_k_032_pop17_7_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_pop_i32_k_032_pop17_0:thei_llvm_fpga_pop_i32_k_032_pop17_triangular7\|triangular_i_llvm_fpga_pop_i32_k_032_pop17_7_reg:thei_llvm_fpga_pop_i32_k_032_pop17_triangular7_reg " "Elaborating entity \"triangular_i_llvm_fpga_pop_i32_k_032_pop17_7_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_pop_i32_k_032_pop17_0:thei_llvm_fpga_pop_i32_k_032_pop17_triangular7\|triangular_i_llvm_fpga_pop_i32_k_032_pop17_7_reg:thei_llvm_fpga_pop_i32_k_032_pop17_triangular7_reg\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_k_032_pop17_0.sv" "thei_llvm_fpga_pop_i32_k_032_pop17_triangular7_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_k_032_pop17_0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i32_i_03639_push23_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i32_i_03639_push23_0:thei_llvm_fpga_push_i32_i_03639_push23_triangular14 " "Elaborating entity \"triangular_i_llvm_fpga_push_i32_i_03639_push23_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i32_i_03639_push23_0:thei_llvm_fpga_push_i32_i_03639_push23_triangular14\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thei_llvm_fpga_push_i32_i_03639_push23_triangular14" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 4818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670306967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i32_i_03639_push23_14_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i32_i_03639_push23_0:thei_llvm_fpga_push_i32_i_03639_push23_triangular14\|triangular_i_llvm_fpga_push_i32_i_03639_push23_14_reg:thei_llvm_fpga_push_i32_i_03639_push23_triangular14_reg " "Elaborating entity \"triangular_i_llvm_fpga_push_i32_i_03639_push23_14_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_i32_i_03639_push23_0:thei_llvm_fpga_push_i32_i_03639_push23_triangular14\|triangular_i_llvm_fpga_push_i32_i_03639_push23_14_reg:thei_llvm_fpga_push_i32_i_03639_push23_triangular14_reg\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_i_03639_push23_0.sv" "thei_llvm_fpga_push_i32_i_03639_push23_triangular14_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_i_03639_push23_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i32_i_03639_pop23_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_pop_i32_i_03639_pop23_0:thei_llvm_fpga_pop_i32_i_03639_pop23_triangular6 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i32_i_03639_pop23_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_pop_i32_i_03639_pop23_0:thei_llvm_fpga_pop_i32_i_03639_pop23_triangular6\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thei_llvm_fpga_pop_i32_i_03639_pop23_triangular6" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 4840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i32_i_03639_pop23_6_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_pop_i32_i_03639_pop23_0:thei_llvm_fpga_pop_i32_i_03639_pop23_triangular6\|triangular_i_llvm_fpga_pop_i32_i_03639_pop23_6_reg:thei_llvm_fpga_pop_i32_i_03639_pop23_triangular6_reg " "Elaborating entity \"triangular_i_llvm_fpga_pop_i32_i_03639_pop23_6_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_pop_i32_i_03639_pop23_0:thei_llvm_fpga_pop_i32_i_03639_pop23_triangular6\|triangular_i_llvm_fpga_pop_i32_i_03639_pop23_6_reg:thei_llvm_fpga_pop_i32_i_03639_pop23_triangular6_reg\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_i_03639_pop23_0.sv" "thei_llvm_fpga_pop_i32_i_03639_pop23_triangular6_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i32_i_03639_pop23_0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|dspba_delay_ver:i_first_cleanup_xor_or_triangular20_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|dspba_delay_ver:i_first_cleanup_xor_or_triangular20_delay\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "i_first_cleanup_xor_or_triangular20_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 4934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15 " "Elaborating entity \"triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 5467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1 " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0.sv" "thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1\|acl_data_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307180 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670307181 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670307182 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_p1025i32_mpt0000ndex41_push25_15_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15\|triangular_i_llvm_fpga_push_p1025i32_mpt0000ndex41_push25_15_reg:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15_reg " "Elaborating entity \"triangular_i_llvm_fpga_push_p1025i32_mpt0000ndex41_push25_15_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15\|triangular_i_llvm_fpga_push_p1025i32_mpt0000ndex41_push25_15_reg:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15_reg\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0.sv" "thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_p1025i32_mpt0000ast_index41_push25_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular8 " "Elaborating entity \"triangular_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular8\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular8" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 5502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_p1025i32_mptr0000_index41_pop25_8_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular8\|triangular_i_llvm_fpga_pop_p1025i32_mptr0000_index41_pop25_8_reg:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular8_reg " "Elaborating entity \"triangular_i_llvm_fpga_pop_p1025i32_mptr0000_index41_pop25_8_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular8\|triangular_i_llvm_fpga_pop_p1025i32_mptr0000_index41_pop25_8_reg:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular8_reg\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_0.sv" "thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular8_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_mem_lm1_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29 " "Elaborating entity \"triangular_i_llvm_fpga_mem_lm1_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thei_llvm_fpga_mem_lm1_triangular29" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 5949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_readdata_reg_lm1_1 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29\|triangular_readdata_reg_lm1_1:thereaddata_reg_lm1_triangular1 " "Elaborating entity \"triangular_readdata_reg_lm1_1\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_triangular29\|triangular_readdata_reg_lm1_1:thereaddata_reg_lm1_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm1_0.sv" "thereaddata_reg_lm1_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm1_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|dspba_delay_ver:i_mul6_triangular31_ma3_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|dspba_delay_ver:i_mul6_triangular31_ma3_cma_delay\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "i_mul6_triangular31_ma3_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 6021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thebubble_out_i_mul6_triangular31_ma3_cma_data_reg " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thebubble_out_i_mul6_triangular31_ma3_cma_data_reg\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thebubble_out_i_mul6_triangular31_ma3_cma_data_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 6058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thebubble_out_i_mul6_triangular31_ma3_cma_data_reg\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thebubble_out_i_mul6_triangular31_ma3_cma_data_reg\|acl_data_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670307867 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:thebubble_out_i_mul6_triangular31_ma3_cma_data_reg|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670307867 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:thebubble_out_i_mul6_triangular31_ma3_cma_data_reg|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thebubble_out_i_mul6_triangular31_ma3_cma_data_reg\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thebubble_out_i_mul6_triangular31_ma3_cma_data_reg\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|dspba_delay_ver:i_mul6_triangular31_im8_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|dspba_delay_ver:i_mul6_triangular31_im8_cma_delay\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "i_mul6_triangular31_im8_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 6100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thebubble_out_i_mul6_triangular31_im8_cma_data_reg " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thebubble_out_i_mul6_triangular31_im8_cma_data_reg\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thebubble_out_i_mul6_triangular31_im8_cma_data_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 6129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thebubble_out_i_mul6_triangular31_im8_cma_data_reg\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thebubble_out_i_mul6_triangular31_im8_cma_data_reg\|acl_data_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670307930 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:thebubble_out_i_mul6_triangular31_im8_cma_data_reg|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670307930 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:thebubble_out_i_mul6_triangular31_im8_cma_data_reg|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thebubble_out_i_mul6_triangular31_im8_cma_data_reg\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thebubble_out_i_mul6_triangular31_im8_cma_data_reg\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|dspba_delay_ver:i_mul6_triangular31_im0_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|dspba_delay_ver:i_mul6_triangular31_im0_cma_delay\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "i_mul6_triangular31_im0_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 6171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thebubble_out_i_mul6_triangular31_im0_cma_data_reg " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thebubble_out_i_mul6_triangular31_im0_cma_data_reg\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thebubble_out_i_mul6_triangular31_im0_cma_data_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 6200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thebubble_out_i_mul6_triangular31_im0_cma_data_reg\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thebubble_out_i_mul6_triangular31_im0_cma_data_reg\|acl_data_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670307989 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670308005 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:thebubble_out_i_mul6_triangular31_im0_cma_data_reg|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670308005 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B4:thebb_triangular_B4|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region|acl_data_fifo:thebubble_out_i_mul6_triangular31_im0_cma_data_reg|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thebubble_out_i_mul6_triangular31_im0_cma_data_reg\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|acl_data_fifo:thebubble_out_i_mul6_triangular31_im0_cma_data_reg\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_mem_lm62_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22 " "Elaborating entity \"triangular_i_llvm_fpga_mem_lm62_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" "thei_llvm_fpga_mem_lm62_triangular22" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4_stall_region.sv" 6359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_readdata_reg_lm62_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22\|triangular_readdata_reg_lm62_0:thereaddata_reg_lm62_triangular0 " "Elaborating entity \"triangular_readdata_reg_lm62_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_bb_B4_stall_region:thebb_triangular_B4_stall_region\|triangular_i_llvm_fpga_mem_lm62_0:thei_llvm_fpga_mem_lm62_triangular22\|triangular_readdata_reg_lm62_0:thereaddata_reg_lm62_triangular0\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm62_0.sv" "thereaddata_reg_lm62_triangular0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_mem_lm62_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_B4_branch triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_B4_branch:thetriangular_B4_branch " "Elaborating entity \"triangular_B4_branch\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4:thebb_triangular_B4\|triangular_B4_branch:thetriangular_B4_branch\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b4.sv" "thetriangular_B4_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b4.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_bb_B4_sr_1 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4_sr_1:thebb_triangular_B4_sr_1_aunroll_x " "Elaborating entity \"triangular_bb_B4_sr_1\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B4_sr_1:thebb_triangular_B4_sr_1_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thebb_triangular_B4_sr_1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_loop_limiter_1 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_loop_limiter_1:theloop_limiter_triangular1 " "Elaborating entity \"triangular_loop_limiter_1\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_loop_limiter_1:theloop_limiter_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "theloop_limiter_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_loop_limiter_1:theloop_limiter_triangular1\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_loop_limiter_1:theloop_limiter_triangular1\|acl_loop_limiter:thelimiter\"" {  } { { "db/ip/triangular/submodules/triangular_loop_limiter_1.sv" "thelimiter" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_loop_limiter_1.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670308496 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_loop_limiter_1:theloop_limiter_triangular1|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(92) " "Verilog HDL assignment warning at acl_loop_limiter.v(92): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_loop_limiter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670308496 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_loop_limiter_1:theloop_limiter_triangular1|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(122) " "Verilog HDL assignment warning at acl_loop_limiter.v(122): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_loop_limiter.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670308497 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_loop_limiter_1:theloop_limiter_triangular1|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(127) " "Verilog HDL assignment warning at acl_loop_limiter.v(127): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_loop_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670308497 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_loop_limiter_1:theloop_limiter_triangular1|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pipeline_keep_going28_2_sr triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_i_llvm_fpga_pipeline_keep_going28_2_sr:thei_llvm_fpga_pipeline_keep_going28_triangular2_sr " "Elaborating entity \"triangular_i_llvm_fpga_pipeline_keep_going28_2_sr\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_i_llvm_fpga_pipeline_keep_going28_2_sr:thei_llvm_fpga_pipeline_keep_going28_triangular2_sr\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thei_llvm_fpga_pipeline_keep_going28_triangular2_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_bb_B5_sr_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5_sr_0:thebb_triangular_B5_sr_0_aunroll_x " "Elaborating entity \"triangular_bb_B5_sr_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5_sr_0:thebb_triangular_B5_sr_0_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thebb_triangular_B5_sr_0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_bb_B2 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2:thebb_triangular_B2 " "Elaborating entity \"triangular_bb_B2\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2:thebb_triangular_B2\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thebb_triangular_B2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_B2_branch triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2:thebb_triangular_B2\|triangular_B2_branch:thetriangular_B2_branch " "Elaborating entity \"triangular_B2_branch\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2:thebb_triangular_B2\|triangular_B2_branch:thetriangular_B2_branch\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b2.sv" "thetriangular_B2_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b2.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_B2_merge triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2:thebb_triangular_B2\|triangular_B2_merge:thetriangular_B2_merge " "Elaborating entity \"triangular_B2_merge\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2:thebb_triangular_B2\|triangular_B2_merge:thetriangular_B2_merge\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b2.sv" "thetriangular_B2_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b2.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_bb_B2_stall_region triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2:thebb_triangular_B2\|triangular_bb_B2_stall_region:thebb_triangular_B2_stall_region " "Elaborating entity \"triangular_bb_B2_stall_region\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2:thebb_triangular_B2\|triangular_bb_B2_stall_region:thebb_triangular_B2_stall_region\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b2.sv" "thebb_triangular_B2_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b2.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2:thebb_triangular_B2\|triangular_bb_B2_stall_region:thebb_triangular_B2_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0 " "Elaborating entity \"triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2:thebb_triangular_B2\|triangular_bb_B2_stall_region:thebb_triangular_B2_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b2_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b2_stall_region.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2:thebb_triangular_B2\|triangular_bb_B2_stall_region:thebb_triangular_B2_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1 " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2:thebb_triangular_B2\|triangular_bb_B2_stall_region:thebb_triangular_B2_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0.sv" "thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2:thebb_triangular_B2\|triangular_bb_B2_stall_region:thebb_triangular_B2_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2:thebb_triangular_B2\|triangular_bb_B2_stall_region:thebb_triangular_B2_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1\|acl_data_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308628 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670308629 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B2:thebb_triangular_B2|triangular_bb_B2_stall_region:thebb_triangular_B2_stall_region|triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670308629 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B2:thebb_triangular_B2|triangular_bb_B2_stall_region:thebb_triangular_B2_stall_region|triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2:thebb_triangular_B2\|triangular_bb_B2_stall_region:thebb_triangular_B2_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2:thebb_triangular_B2\|triangular_bb_B2_stall_region:thebb_triangular_B2_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2:thebb_triangular_B2\|triangular_bb_B2_stall_region:thebb_triangular_B2_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0\|triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0_reg:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0_reg " "Elaborating entity \"triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B2:thebb_triangular_B2\|triangular_bb_B2_stall_region:thebb_triangular_B2_stall_region\|triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0\|triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0_reg:thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0_reg\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0.sv" "thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_memdep_phi4_push13_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_bb_B3 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3 " "Elaborating entity \"triangular_bb_B3\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thebb_triangular_B3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_B3_branch triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_B3_branch:thetriangular_B3_branch " "Elaborating entity \"triangular_B3_branch\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_B3_branch:thetriangular_B3_branch\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b3.sv" "thetriangular_B3_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b3.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_B3_merge triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_B3_merge:thetriangular_B3_merge " "Elaborating entity \"triangular_B3_merge\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_B3_merge:thetriangular_B3_merge\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b3.sv" "thetriangular_B3_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b3.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_bb_B3_stall_region triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region " "Elaborating entity \"triangular_bb_B3_stall_region\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b3.sv" "thebb_triangular_B3_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b3.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_B3_merge_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_B3_merge_reg:thetriangular_B3_merge_reg_aunroll_x " "Elaborating entity \"triangular_B3_merge_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_B3_merge_reg:thetriangular_B3_merge_reg_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b3_stall_region.sv" "thetriangular_B3_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b3_stall_region.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x " "Elaborating entity \"triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b3_stall_region.sv" "thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b3_stall_region.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x " "Elaborating entity \"triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1.sv" "thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670308960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|altera_syncram:redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|altera_syncram:redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|altera_syncram:redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem " "Elaborated megafunction instantiation \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|altera_syncram:redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 397 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|altera_syncram:redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem " "Instantiated megafunction \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|altera_syncram:redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670309123 ""}  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 397 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670309123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_e362.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_e362.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_e362 " "Found entity 1: altera_syncram_e362" {  } { { "db/altera_syncram_e362.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_e362.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670309179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670309179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_e362 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|altera_syncram:redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem\|altera_syncram_e362:auto_generated " "Elaborating entity \"altera_syncram_e362\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|altera_syncram:redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem\|altera_syncram_e362:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1n94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1n94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1n94 " "Found entity 1: altsyncram_1n94" {  } { { "db/altsyncram_1n94.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altsyncram_1n94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670309255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670309255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1n94 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|altera_syncram:redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem\|altera_syncram_e362:auto_generated\|altsyncram_1n94:altsyncram1 " "Elaborating entity \"altsyncram_1n94\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|altera_syncram:redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem\|altera_syncram_e362:auto_generated\|altsyncram_1n94:altsyncram1\"" {  } { { "db/altera_syncram_e362.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/altera_syncram_e362.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i32_reorder_limiter_enter37_push15_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_reorder_limiter_enter37_push15_0:thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular41 " "Elaborating entity \"triangular_i_llvm_fpga_push_i32_reorder_limiter_enter37_push15_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_reorder_limiter_enter37_push15_0:thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular41\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular41" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_reorder_limiter_enter37_push15_0:thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular41\|acl_push:thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular1 " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_reorder_limiter_enter37_push15_0:thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular41\|acl_push:thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_reorder_limiter_enter37_push15_0.sv" "thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_reorder_limiter_enter37_push15_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_0:thei_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_triangular40 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_0:thei_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_triangular40\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "thei_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_triangular40" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i32_lim_ext35_push14_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_lim_ext35_push14_0:thei_llvm_fpga_push_i32_lim_ext35_push14_triangular39 " "Elaborating entity \"triangular_i_llvm_fpga_push_i32_lim_ext35_push14_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_lim_ext35_push14_0:thei_llvm_fpga_push_i32_lim_ext35_push14_triangular39\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "thei_llvm_fpga_push_i32_lim_ext35_push14_triangular39" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i32_lim_ext35_pop14_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i32_lim_ext35_pop14_0:thei_llvm_fpga_pop_i32_lim_ext35_pop14_triangular38 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i32_lim_ext35_pop14_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i32_lim_ext35_pop14_0:thei_llvm_fpga_pop_i32_lim_ext35_pop14_triangular38\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "thei_llvm_fpga_pop_i32_lim_ext35_pop14_triangular38" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_ffwd_dest_i33_unnamed_8_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_ffwd_dest_i33_unnamed_8_triangular0:thei_llvm_fpga_ffwd_dest_i33_unnamed_triangular8_triangular3 " "Elaborating entity \"triangular_i_llvm_fpga_ffwd_dest_i33_unnamed_8_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_ffwd_dest_i33_unnamed_8_triangular0:thei_llvm_fpga_ffwd_dest_i33_unnamed_triangular8_triangular3\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "thei_llvm_fpga_ffwd_dest_i33_unnamed_triangular8_triangular3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_ffwd_dest_i33_unnamed_8_triangular0:thei_llvm_fpga_ffwd_dest_i33_unnamed_triangular8_triangular3\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_triangular8_triangular1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_ffwd_dest_i33_unnamed_8_triangular0:thei_llvm_fpga_ffwd_dest_i33_unnamed_triangular8_triangular3\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_triangular8_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i33_unnamed_8_triangular0.sv" "thei_llvm_fpga_ffwd_dest_i33_unnamed_triangular8_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i33_unnamed_8_triangular0.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i33_fpga_indvars_iv10_push10_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i33_fpga_indvars_iv10_push10_0:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular35 " "Elaborating entity \"triangular_i_llvm_fpga_push_i33_fpga_indvars_iv10_push10_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i33_fpga_indvars_iv10_push10_0:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular35\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular35" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i33_fpga_indvars_iv10_push10_0:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular35\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular1 " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i33_fpga_indvars_iv10_push10_0:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular35\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i33_fpga_indvars_iv10_push10_0.sv" "thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i33_fpga_indvars_iv10_push10_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_triangular4 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_triangular4\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_triangular4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_ffwd_dest_i1_cmp3421_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_ffwd_dest_i1_cmp3421_0:thei_llvm_fpga_ffwd_dest_i1_cmp3421_triangular29 " "Elaborating entity \"triangular_i_llvm_fpga_ffwd_dest_i1_cmp3421_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_ffwd_dest_i1_cmp3421_0:thei_llvm_fpga_ffwd_dest_i1_cmp3421_triangular29\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "thei_llvm_fpga_ffwd_dest_i1_cmp3421_triangular29" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_ffwd_dest_i1_cmp3421_0:thei_llvm_fpga_ffwd_dest_i1_cmp3421_triangular29\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp3421_triangular1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_ffwd_dest_i1_cmp3421_0:thei_llvm_fpga_ffwd_dest_i1_cmp3421_triangular29\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp3421_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i1_cmp3421_0.sv" "thei_llvm_fpga_ffwd_dest_i1_cmp3421_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i1_cmp3421_0.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_ffwd_dest_i32_n4619_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_ffwd_dest_i32_n4619_0:thei_llvm_fpga_ffwd_dest_i32_n4619_triangular9 " "Elaborating entity \"triangular_i_llvm_fpga_ffwd_dest_i32_n4619_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_ffwd_dest_i32_n4619_0:thei_llvm_fpga_ffwd_dest_i32_n4619_triangular9\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "thei_llvm_fpga_ffwd_dest_i32_n4619_triangular9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_ffwd_dest_i32_n4619_0:thei_llvm_fpga_ffwd_dest_i32_n4619_triangular9\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_n4619_triangular1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_ffwd_dest_i32_n4619_0:thei_llvm_fpga_ffwd_dest_i32_n4619_triangular9\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_n4619_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i32_n4619_0.sv" "thei_llvm_fpga_ffwd_dest_i32_n4619_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_dest_i32_n4619_0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i32_i_036_in_push12_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_i_036_in_push12_0:thei_llvm_fpga_push_i32_i_036_in_push12_triangular31 " "Elaborating entity \"triangular_i_llvm_fpga_push_i32_i_036_in_push12_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_i_036_in_push12_0:thei_llvm_fpga_push_i32_i_036_in_push12_triangular31\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "thei_llvm_fpga_push_i32_i_036_in_push12_triangular31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_i_036_in_push12_0:thei_llvm_fpga_push_i32_i_036_in_push12_triangular31\|acl_push:thei_llvm_fpga_push_i32_i_036_in_push12_triangular1 " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_i_036_in_push12_0:thei_llvm_fpga_push_i32_i_036_in_push12_triangular31\|acl_push:thei_llvm_fpga_push_i32_i_036_in_push12_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_i_036_in_push12_0.sv" "thei_llvm_fpga_push_i32_i_036_in_push12_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i32_i_036_in_push12_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i32_i_036_in_pop12_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i32_i_036_in_pop12_0:thei_llvm_fpga_pop_i32_i_036_in_pop12_triangular10 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i32_i_036_in_pop12_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i32_i_036_in_pop12_0:thei_llvm_fpga_pop_i32_i_036_in_pop12_triangular10\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "thei_llvm_fpga_pop_i32_i_036_in_pop12_triangular10" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_triangular25 " "Elaborating entity \"triangular_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_triangular25\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_triangular25" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_ffwd_dest_i1_cmp3420_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_ffwd_dest_i1_cmp3420_0:thei_llvm_fpga_ffwd_dest_i1_cmp3420_triangular22 " "Elaborating entity \"triangular_i_llvm_fpga_ffwd_dest_i1_cmp3420_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_ffwd_dest_i1_cmp3420_0:thei_llvm_fpga_ffwd_dest_i1_cmp3420_triangular22\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "thei_llvm_fpga_ffwd_dest_i1_cmp3420_triangular22" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_ffwd_dest_i32_unnamed_9_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_ffwd_dest_i32_unnamed_9_triangular0:thei_llvm_fpga_ffwd_dest_i32_unnamed_triangular9_triangular6 " "Elaborating entity \"triangular_i_llvm_fpga_ffwd_dest_i32_unnamed_9_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_ffwd_dest_i32_unnamed_9_triangular0:thei_llvm_fpga_ffwd_dest_i32_unnamed_triangular9_triangular6\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "thei_llvm_fpga_ffwd_dest_i32_unnamed_triangular9_triangular6" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i32_fpga_indvars_iv_push11_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_fpga_indvars_iv_push11_0:thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular37 " "Elaborating entity \"triangular_i_llvm_fpga_push_i32_fpga_indvars_iv_push11_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i32_fpga_indvars_iv_push11_0:thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular37\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular37" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 1277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_0:thei_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_triangular7 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_0:thei_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_triangular7\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "thei_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_triangular7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i1_notexitcond29_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_notexitcond29_0:thei_llvm_fpga_push_i1_notexitcond29_triangular33 " "Elaborating entity \"triangular_i_llvm_fpga_push_i1_notexitcond29_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_notexitcond29_0:thei_llvm_fpga_push_i1_notexitcond29_triangular33\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "thei_llvm_fpga_push_i1_notexitcond29_triangular33" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 1417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_notexitcond29_0:thei_llvm_fpga_push_i1_notexitcond29_triangular33\|acl_push:thei_llvm_fpga_push_i1_notexitcond29_triangular1 " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_notexitcond29_0:thei_llvm_fpga_push_i1_notexitcond29_triangular33\|acl_push:thei_llvm_fpga_push_i1_notexitcond29_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notexitcond29_0.sv" "thei_llvm_fpga_push_i1_notexitcond29_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notexitcond29_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pipeline_keep_going28_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going28_0:thei_llvm_fpga_pipeline_keep_going28_triangular2 " "Elaborating entity \"triangular_i_llvm_fpga_pipeline_keep_going28_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going28_0:thei_llvm_fpga_pipeline_keep_going28_triangular2\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" "thei_llvm_fpga_pipeline_keep_going28_triangular2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0.sv" 1444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going28_0:thei_llvm_fpga_pipeline_keep_going28_triangular2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going28_triangular1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going28_0:thei_llvm_fpga_pipeline_keep_going28_triangular2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going28_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going28_0.sv" "thei_llvm_fpga_pipeline_keep_going28_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going28_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309884 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "db/ip/triangular/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670309885 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|triangular_i_llvm_fpga_pipeline_keep_going28_0:thei_llvm_fpga_pipeline_keep_going28_triangular2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going28_triangular1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "db/ip/triangular/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670309885 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|triangular_i_llvm_fpga_pipeline_keep_going28_0:thei_llvm_fpga_pipeline_keep_going28_triangular2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going28_triangular1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going28_0:thei_llvm_fpga_pipeline_keep_going28_triangular2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going28_triangular1\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_for_body_0000enter637_triangular0:thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going28_0:thei_llvm_fpga_pipeline_keep_going28_triangular2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going28_triangular1\|acl_staging_reg:asr\"" {  } { { "db/ip/triangular/submodules/acl_pipeline.v" "asr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x " "Elaborating entity \"triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x " "Elaborating entity \"triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670309967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0 " "Elaborating entity \"hld_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670310025 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670310028 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/triangular/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670310072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670310073 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670310312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670310344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 512 " "Parameter \"width\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670310344 ""}  } { { "db/ip/triangular/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670310344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_1t32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_1t32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_1t32 " "Found entity 1: dpram_1t32" {  } { { "db/dpram_1t32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/dpram_1t32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670310516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670310516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_1t32 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_1t32:auto_generated " "Elaborating entity \"dpram_1t32\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_1t32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670310520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector " "Elaborating entity \"triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_full_detector triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector " "Elaborating entity \"acl_full_detector\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311032 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(174) " "Verilog HDL assignment warning at acl_full_detector.v(174): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_full_detector.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670311035 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_full_detector.v(185) " "Verilog HDL assignment warning at acl_full_detector.v(185): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_full_detector.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670311035 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(187) " "Verilog HDL assignment warning at acl_full_detector.v(187): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_full_detector.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670311035 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B3:thebb_triangular_B3|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region|triangular_i_sfc_s_c0_in_for_body_s_c0_enter637_triangular1:thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out00000_exit67_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_0:thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular3 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_0:thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular3\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b3_stall_region.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_3_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_0:thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular3\|triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_3_reg:thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular3_reg " "Elaborating entity \"triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_3_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3:thebb_triangular_B3\|triangular_bb_B3_stall_region:thebb_triangular_B3_stall_region\|triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_0:thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular3\|triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_3_reg:thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular3_reg\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular3_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i1_memdep_phi4_pop13_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_bb_B3_sr_1 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3_sr_1:thebb_triangular_B3_sr_1_aunroll_x " "Elaborating entity \"triangular_bb_B3_sr_1\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B3_sr_1:thebb_triangular_B3_sr_1_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thebb_triangular_B3_sr_1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_loop_limiter_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_loop_limiter_0:theloop_limiter_triangular0 " "Elaborating entity \"triangular_loop_limiter_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_loop_limiter_0:theloop_limiter_triangular0\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "theloop_limiter_triangular0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pipeline_keep_going32_2_sr triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_i_llvm_fpga_pipeline_keep_going32_2_sr:thei_llvm_fpga_pipeline_keep_going32_triangular2_sr " "Elaborating entity \"triangular_i_llvm_fpga_pipeline_keep_going32_2_sr\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_i_llvm_fpga_pipeline_keep_going32_2_sr:thei_llvm_fpga_pipeline_keep_going32_triangular2_sr\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thei_llvm_fpga_pipeline_keep_going32_triangular2_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_bb_B5 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5 " "Elaborating entity \"triangular_bb_B5\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thebb_triangular_B5" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_B5_branch triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_B5_branch:thetriangular_B5_branch " "Elaborating entity \"triangular_B5_branch\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_B5_branch:thetriangular_B5_branch\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b5.sv" "thetriangular_B5_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b5.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_B5_merge triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_B5_merge:thetriangular_B5_merge " "Elaborating entity \"triangular_B5_merge\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_B5_merge:thetriangular_B5_merge\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b5.sv" "thetriangular_B5_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b5.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_bb_B5_stall_region triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region " "Elaborating entity \"triangular_bb_B5_stall_region\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b5.sv" "thebb_triangular_B5_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b5.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_wg_limiter_exit_unnamed_16_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_llvm_fpga_wg_limiter_exit_unnamed_16_triangular0:thei_llvm_fpga_wg_limiter_exit_unnamed_triangular16_triangular0 " "Elaborating entity \"triangular_i_llvm_fpga_wg_limiter_exit_unnamed_16_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_llvm_fpga_wg_limiter_exit_unnamed_16_triangular0:thei_llvm_fpga_wg_limiter_exit_unnamed_triangular16_triangular0\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b5_stall_region.sv" "thei_llvm_fpga_wg_limiter_exit_unnamed_triangular16_triangular0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b5_stall_region.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_wgl_exit_storage triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_llvm_fpga_wg_limiter_exit_unnamed_16_triangular0:thei_llvm_fpga_wg_limiter_exit_unnamed_triangular16_triangular0\|triangular_wgl_exit_storage:thewgl_exit_storage " "Elaborating entity \"triangular_wgl_exit_storage\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_llvm_fpga_wg_limiter_exit_unnamed_16_triangular0:thei_llvm_fpga_wg_limiter_exit_unnamed_triangular16_triangular0\|triangular_wgl_exit_storage:thewgl_exit_storage\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_wg_limiter_exit_unnamed_16_triangular0.sv" "thewgl_exit_storage" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_wg_limiter_exit_unnamed_16_triangular0.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_token_i1_throttle_push_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_triangular2 " "Elaborating entity \"triangular_i_llvm_fpga_push_token_i1_throttle_push_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_triangular2\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b5_stall_region.sv" "thei_llvm_fpga_push_token_i1_throttle_push_triangular2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b5_stall_region.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_triangular2\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_triangular1 " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_triangular2\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_triangular2\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_triangular1\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_triangular2\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_triangular1\|acl_token_fifo_counter:fifo\"" {  } { { "db/ip/triangular/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_push.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_token_i1_throttle_push_2_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_triangular2\|triangular_i_llvm_fpga_push_token_i1_throttle_push_2_reg:thei_llvm_fpga_push_token_i1_throttle_push_triangular2_reg " "Elaborating entity \"triangular_i_llvm_fpga_push_token_i1_throttle_push_2_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_triangular2\|triangular_i_llvm_fpga_push_token_i1_throttle_push_2_reg:thei_llvm_fpga_push_token_i1_throttle_push_triangular2_reg\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_triangular2_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_iowr_bl_return_unnamed_triangular17_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_iowr_bl_return_unnamed_triangular17_triangular0:thei_iowr_bl_return_triangular_unnamed_triangular17_triangular1 " "Elaborating entity \"triangular_i_iowr_bl_return_unnamed_triangular17_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_iowr_bl_return_unnamed_triangular17_triangular0:thei_iowr_bl_return_triangular_unnamed_triangular17_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b5_stall_region.sv" "thei_iowr_bl_return_triangular_unnamed_triangular17_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b5_stall_region.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_iowr_bl_return_unnamed_triangular17_triangular0:thei_iowr_bl_return_triangular_unnamed_triangular17_triangular1\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_iowr_bl_return_unnamed_triangular17_triangular0:thei_iowr_bl_return_triangular_unnamed_triangular17_triangular1\|hld_iowr:theiowr\"" {  } { { "db/ip/triangular/submodules/triangular_i_iowr_bl_return_unnamed_triangular17_triangular0.sv" "theiowr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_iowr_bl_return_unnamed_triangular17_triangular0.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_iowr_bl_return_unnamed_triangular17_triangular0:thei_iowr_bl_return_triangular_unnamed_triangular17_triangular1\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_iowr_bl_return_unnamed_triangular17_triangular0:thei_iowr_bl_return_triangular_unnamed_triangular17_triangular1\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "db/ip/triangular/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311355 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "db/ip/triangular/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670311357 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B5:thebb_triangular_B5|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region|triangular_i_iowr_bl_return_unnamed_triangular17_triangular0:thei_iowr_bl_return_triangular_unnamed_triangular17_triangular1|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_bb_B1_start triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start " "Elaborating entity \"triangular_bb_B1_start\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thebb_triangular_B1_start" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_B1_start_branch triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_B1_start_branch:thetriangular_B1_start_branch " "Elaborating entity \"triangular_B1_start_branch\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_B1_start_branch:thetriangular_B1_start_branch\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b1_start.sv" "thetriangular_B1_start_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b1_start.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_B1_start_merge triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_B1_start_merge:thetriangular_B1_start_merge " "Elaborating entity \"triangular_B1_start_merge\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_B1_start_merge:thetriangular_B1_start_merge\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b1_start.sv" "thetriangular_B1_start_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b1_start.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_bb_B1_start_stall_region triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region " "Elaborating entity \"triangular_bb_B1_start_stall_region\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b1_start.sv" "thebb_triangular_B1_start_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b1_start.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_ffwd_source_i1_unnamed_5_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_ffwd_source_i1_unnamed_5_triangular0:thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular18 " "Elaborating entity \"triangular_i_llvm_fpga_ffwd_source_i1_unnamed_5_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_ffwd_source_i1_unnamed_5_triangular0:thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular18\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular18" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_ffwd_source_i1_unnamed_5_triangular0:thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular18\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular1 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_ffwd_source_i1_unnamed_5_triangular0:thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular18\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i1_unnamed_5_triangular0.sv" "thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i1_unnamed_5_triangular0.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_ffwd_source_i33_unnamed_7_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_ffwd_source_i33_unnamed_7_triangular0:thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular26 " "Elaborating entity \"triangular_i_llvm_fpga_ffwd_source_i33_unnamed_7_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_ffwd_source_i33_unnamed_7_triangular0:thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular26\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular26" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_ffwd_source_i33_unnamed_7_triangular0:thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular26\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular1 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_ffwd_source_i33_unnamed_7_triangular0:thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular26\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i33_unnamed_7_triangular0.sv" "thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i33_unnamed_7_triangular0.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_ffwd_source_i32_unnamed_3_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_ffwd_source_i32_unnamed_3_triangular0:thei_llvm_fpga_ffwd_source_i32_unnamed_triangular3_triangular16 " "Elaborating entity \"triangular_i_llvm_fpga_ffwd_source_i32_unnamed_3_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_ffwd_source_i32_unnamed_3_triangular0:thei_llvm_fpga_ffwd_source_i32_unnamed_triangular3_triangular16\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_triangular3_triangular16" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_ffwd_source_i32_unnamed_3_triangular0:thei_llvm_fpga_ffwd_source_i32_unnamed_triangular3_triangular16\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_triangular3_triangular1 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_ffwd_source_i32_unnamed_3_triangular0:thei_llvm_fpga_ffwd_source_i32_unnamed_triangular3_triangular16\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_triangular3_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i32_unnamed_3_triangular0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_triangular3_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_ffwd_source_i32_unnamed_3_triangular0.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_ffwd_source_i32_unnamed_6_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_ffwd_source_i32_unnamed_6_triangular0:thei_llvm_fpga_ffwd_source_i32_unnamed_triangular6_triangular19 " "Elaborating entity \"triangular_i_llvm_fpga_ffwd_source_i32_unnamed_6_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_ffwd_source_i32_unnamed_6_triangular0:thei_llvm_fpga_ffwd_source_i32_unnamed_triangular6_triangular19\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_triangular6_triangular19" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_4_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_4_triangular0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_triangular4_triangular17 " "Elaborating entity \"triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_4_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_4_triangular0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_triangular4_triangular17\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_triangular4_triangular17" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_2_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_2_triangular0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_triangular2_triangular11 " "Elaborating entity \"triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_2_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_ffwd_source_p10250000nnamed_2_triangular0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_triangular2_triangular11\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_triangular2_triangular11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8 " "Elaborating entity \"triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" "thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_work_group_limiter_dspba triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8\|acl_work_group_limiter_dspba:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1 " "Elaborating entity \"acl_work_group_limiter_dspba\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8\|acl_work_group_limiter_dspba:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0.sv" "thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_work_group_limiter triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8\|acl_work_group_limiter_dspba:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1\|acl_work_group_limiter:limiter " "Elaborating entity \"acl_work_group_limiter\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8\|acl_work_group_limiter_dspba:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1\|acl_work_group_limiter:limiter\"" {  } { { "db/ip/triangular/submodules/acl_work_group_limiter_dspba.v" "limiter" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_work_group_limiter_dspba.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311795 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_work_group_limiter.v(127) " "Verilog HDL assignment warning at acl_work_group_limiter.v(127): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_work_group_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_work_group_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670311797 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B1_start:thebb_triangular_B1_start|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region|triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8|acl_work_group_limiter_dspba:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1|acl_work_group_limiter:limiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_work_group_limiter.v(148) " "Verilog HDL assignment warning at acl_work_group_limiter.v(148): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_work_group_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_work_group_limiter.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670311797 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B1_start:thebb_triangular_B1_start|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region|triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8|acl_work_group_limiter_dspba:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1|acl_work_group_limiter:limiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_work_group_limiter.v(192) " "Verilog HDL assignment warning at acl_work_group_limiter.v(192): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/triangular/submodules/acl_work_group_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_work_group_limiter.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670311797 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B1_start:thebb_triangular_B1_start|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region|triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8|acl_work_group_limiter_dspba:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1|acl_work_group_limiter:limiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_work_group_limiter.v(196) " "Verilog HDL assignment warning at acl_work_group_limiter.v(196): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/triangular/submodules/acl_work_group_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_work_group_limiter.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670311843 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B1_start:thebb_triangular_B1_start|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region|triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8|acl_work_group_limiter_dspba:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1|acl_work_group_limiter:limiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_work_group_limiter.v(250) " "Verilog HDL assignment warning at acl_work_group_limiter.v(250): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/triangular/submodules/acl_work_group_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_work_group_limiter.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670311850 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B1_start:thebb_triangular_B1_start|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region|triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8|acl_work_group_limiter_dspba:thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1|acl_work_group_limiter:limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x " "Elaborating entity \"triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" "thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" 986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x\|triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0:thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x " "Elaborating entity \"triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x\|triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0:thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5.sv" "thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push9_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x\|triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0:thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push9_0:thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4 " "Elaborating entity \"triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push9_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x\|triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0:thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push9_0:thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0.sv" "thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x\|triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0:thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push9_0:thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4\|acl_push:thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular1 " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x\|triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0:thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push9_0:thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4\|acl_push:thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push9_0.sv" "thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push9_0.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x\|triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0:thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push9_0:thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4\|acl_push:thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x\|triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0:thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push9_0:thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4\|acl_push:thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular1\|acl_data_fifo:fifo\"" {  } { { "db/ip/triangular/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670311970 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670312009 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B1_start:thebb_triangular_B1_start|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0:thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push9_0:thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4|acl_push:thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670312025 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B1_start:thebb_triangular_B1_start|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0:thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push9_0:thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4|acl_push:thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_i16_reorder_limiter_count_pop9_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x\|triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0:thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i16_reorder_limiter_count_pop9_0:thei_llvm_fpga_pop_i16_reorder_limiter_count_pop9_triangular2 " "Elaborating entity \"triangular_i_llvm_fpga_pop_i16_reorder_limiter_count_pop9_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x\|triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0:thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i16_reorder_limiter_count_pop9_0:thei_llvm_fpga_pop_i16_reorder_limiter_count_pop9_triangular2\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0.sv" "thei_llvm_fpga_pop_i16_reorder_limiter_count_pop9_triangular2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x\|triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0:thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i16_reorder_limiter_count_pop9_0:thei_llvm_fpga_pop_i16_reorder_limiter_count_pop9_triangular2\|acl_pop:thei_llvm_fpga_pop_i16_reorder_limiter_count_pop9_triangular1 " "Elaborating entity \"acl_pop\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x\|triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0:thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x\|triangular_i_llvm_fpga_pop_i16_reorder_limiter_count_pop9_0:thei_llvm_fpga_pop_i16_reorder_limiter_count_pop9_triangular2\|acl_pop:thei_llvm_fpga_pop_i16_reorder_limiter_count_pop9_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i16_reorder_limiter_count_pop9_0.sv" "thei_llvm_fpga_pop_i16_reorder_limiter_count_pop9_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_i16_reorder_limiter_count_pop9_0.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_triangular0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1_aunroll_x " "Elaborating entity \"triangular_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_triangular0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_triangular0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_triangular0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_triangular0.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_triangular0.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312108 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670312109 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B1_start:thebb_triangular_B1_start|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_triangular0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670312116 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B1_start:thebb_triangular_B1_start|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region|triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5:thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_triangular0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_B1_start_merge_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_B1_start_merge_reg:thetriangular_B1_start_merge_reg_aunroll_x " "Elaborating entity \"triangular_B1_start_merge_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_B1_start_merge_reg:thetriangular_B1_start_merge_reg_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" "thetriangular_B1_start_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x " "Elaborating entity \"triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" "thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" 1054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0:thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x " "Elaborating entity \"triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0:thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1.sv" "thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pipeline_keep_going32_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0:thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going32_0:thei_llvm_fpga_pipeline_keep_going32_triangular2 " "Elaborating entity \"triangular_i_llvm_fpga_pipeline_keep_going32_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0:thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going32_0:thei_llvm_fpga_pipeline_keep_going32_triangular2\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0.sv" "thei_llvm_fpga_pipeline_keep_going32_triangular2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0:thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going32_0:thei_llvm_fpga_pipeline_keep_going32_triangular2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going32_triangular1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0:thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x\|triangular_i_llvm_fpga_pipeline_keep_going32_0:thei_llvm_fpga_pipeline_keep_going32_triangular2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going32_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going32_0.sv" "thei_llvm_fpga_pipeline_keep_going32_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pipeline_keep_going32_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312206 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "db/ip/triangular/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670312209 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B1_start:thebb_triangular_B1_start|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0:thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x|triangular_i_llvm_fpga_pipeline_keep_going32_0:thei_llvm_fpga_pipeline_keep_going32_triangular2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going32_triangular1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "db/ip/triangular/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670312214 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B1_start:thebb_triangular_B1_start|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0:thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x|triangular_i_llvm_fpga_pipeline_keep_going32_0:thei_llvm_fpga_pipeline_keep_going32_triangular2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going32_triangular1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_i1_notexitcond33_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0:thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_notexitcond33_0:thei_llvm_fpga_push_i1_notexitcond33_triangular3 " "Elaborating entity \"triangular_i_llvm_fpga_push_i1_notexitcond33_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0:thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_notexitcond33_0:thei_llvm_fpga_push_i1_notexitcond33_triangular3\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0.sv" "thei_llvm_fpga_push_i1_notexitcond33_triangular3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0:thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_notexitcond33_0:thei_llvm_fpga_push_i1_notexitcond33_triangular3\|acl_push:thei_llvm_fpga_push_i1_notexitcond33_triangular1 " "Elaborating entity \"acl_push\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x\|triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_triangular0:thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x\|triangular_i_llvm_fpga_push_i1_notexitcond33_0:thei_llvm_fpga_push_i1_notexitcond33_triangular3\|acl_push:thei_llvm_fpga_push_i1_notexitcond33_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notexitcond33_0.sv" "thei_llvm_fpga_push_i1_notexitcond33_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_i1_notexitcond33_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1_aunroll_x " "Elaborating entity \"triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x\|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_triangular0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_triangular0.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670312297 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B1_start:thebb_triangular_B1_start|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670312298 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|triangular_bb_B1_start:thebb_triangular_B1_start|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region|triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter6_triangular1:thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_triangular0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3 " "Elaborating entity \"triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_3_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3\|triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_3_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3_reg " "Elaborating entity \"triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_3_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3\|triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_3_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3_reg\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_iord_bl_call_unnamed_triangular1_triangular0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_iord_bl_call_unnamed_triangular1_triangular0:thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x " "Elaborating entity \"triangular_i_iord_bl_call_unnamed_triangular1_triangular0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_iord_bl_call_unnamed_triangular1_triangular0:thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" "thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b1_start_stall_region.sv" 1202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_iord_bl_call_unnamed_triangular1_triangular0:thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_iord_bl_call_unnamed_triangular1_triangular0:thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x\|hld_iord:theiord\"" {  } { { "db/ip/triangular/submodules/triangular_i_iord_bl_call_unnamed_triangular1_triangular0.sv" "theiord" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_iord_bl_call_unnamed_triangular1_triangular0.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_iord_bl_call_unnamed_triangular1_triangular0:thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_iord_bl_call_unnamed_triangular1_triangular0:thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "db/ip/triangular/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_iord_bl_call_unnamed_triangular1_triangular0:thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B1_start:thebb_triangular_B1_start\|triangular_bb_B1_start_stall_region:thebb_triangular_B1_start_stall_region\|triangular_i_iord_bl_call_unnamed_triangular1_triangular0:thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg\"" {  } { { "db/ip/triangular/submodules/hld_iord_stall_valid.sv" "GEN_DOWN_STAGING_REG.downstream_staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_iord_stall_valid.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_bb_B0_runOnce triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B0_runOnce:thebb_triangular_B0_runOnce " "Elaborating entity \"triangular_bb_B0_runOnce\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B0_runOnce:thebb_triangular_B0_runOnce\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thebb_triangular_B0_runOnce" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_B0_runOnce_branch triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B0_runOnce:thebb_triangular_B0_runOnce\|triangular_B0_runOnce_branch:thetriangular_B0_runOnce_branch " "Elaborating entity \"triangular_B0_runOnce_branch\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B0_runOnce:thebb_triangular_B0_runOnce\|triangular_B0_runOnce_branch:thetriangular_B0_runOnce_branch\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b0_runonce.sv" "thetriangular_B0_runOnce_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b0_runonce.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_bb_B0_runOnce_stall_region triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B0_runOnce:thebb_triangular_B0_runOnce\|triangular_bb_B0_runOnce_stall_region:thebb_triangular_B0_runOnce_stall_region " "Elaborating entity \"triangular_bb_B0_runOnce_stall_region\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B0_runOnce:thebb_triangular_B0_runOnce\|triangular_bb_B0_runOnce_stall_region:thebb_triangular_B0_runOnce_stall_region\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b0_runonce.sv" "thebb_triangular_B0_runOnce_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b0_runonce.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_B0_runOnce_merge_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B0_runOnce:thebb_triangular_B0_runOnce\|triangular_bb_B0_runOnce_stall_region:thebb_triangular_B0_runOnce_stall_region\|triangular_B0_runOnce_merge_reg:thetriangular_B0_runOnce_merge_reg " "Elaborating entity \"triangular_B0_runOnce_merge_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B0_runOnce:thebb_triangular_B0_runOnce\|triangular_bb_B0_runOnce_stall_region:thebb_triangular_B0_runOnce_stall_region\|triangular_B0_runOnce_merge_reg:thetriangular_B0_runOnce_merge_reg\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b0_runonce_stall_region.sv" "thetriangular_B0_runOnce_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b0_runonce_stall_region.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_token_i1_wt_limpush_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B0_runOnce:thebb_triangular_B0_runOnce\|triangular_bb_B0_runOnce_stall_region:thebb_triangular_B0_runOnce_stall_region\|triangular_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_triangular1 " "Elaborating entity \"triangular_i_llvm_fpga_push_token_i1_wt_limpush_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B0_runOnce:thebb_triangular_B0_runOnce\|triangular_bb_B0_runOnce_stall_region:thebb_triangular_B0_runOnce_stall_region\|triangular_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_triangular1\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_triangular1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b0_runonce_stall_region.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_push_token_i1_wt_limpush_1_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B0_runOnce:thebb_triangular_B0_runOnce\|triangular_bb_B0_runOnce_stall_region:thebb_triangular_B0_runOnce_stall_region\|triangular_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_triangular1\|triangular_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_triangular1_reg " "Elaborating entity \"triangular_i_llvm_fpga_push_token_i1_wt_limpush_1_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B0_runOnce:thebb_triangular_B0_runOnce\|triangular_bb_B0_runOnce_stall_region:thebb_triangular_B0_runOnce_stall_region\|triangular_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_triangular1\|triangular_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_triangular1_reg\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_triangular1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B0_runOnce:thebb_triangular_B0_runOnce\|triangular_bb_B0_runOnce_stall_region:thebb_triangular_B0_runOnce_stall_region\|triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_triangular0 " "Elaborating entity \"triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B0_runOnce:thebb_triangular_B0_runOnce\|triangular_bb_B0_runOnce_stall_region:thebb_triangular_B0_runOnce_stall_region\|triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_triangular0\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_triangular0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b0_runonce_stall_region.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B0_runOnce:thebb_triangular_B0_runOnce\|triangular_bb_B0_runOnce_stall_region:thebb_triangular_B0_runOnce_stall_region\|triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_triangular0\|triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_triangular0_reg " "Elaborating entity \"triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B0_runOnce:thebb_triangular_B0_runOnce\|triangular_bb_B0_runOnce_stall_region:thebb_triangular_B0_runOnce_stall_region\|triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_triangular0\|triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_triangular0_reg\"" {  } { { "db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_triangular0_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_B0_runOnce_merge triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B0_runOnce:thebb_triangular_B0_runOnce\|triangular_B0_runOnce_merge:thetriangular_B0_runOnce_merge " "Elaborating entity \"triangular_B0_runOnce_merge\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B0_runOnce:thebb_triangular_B0_runOnce\|triangular_B0_runOnce_merge:thetriangular_B0_runOnce_merge\"" {  } { { "db/ip/triangular/submodules/triangular_bb_b0_runonce.sv" "thetriangular_B0_runOnce_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_bb_b0_runonce.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|hld_loop_profiler:thetriangular_B1_start_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|hld_loop_profiler:thetriangular_B1_start_x\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thetriangular_B1_start_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312585 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/triangular/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670312588 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|hld_loop_profiler:thetriangular_B1_start_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|hld_loop_profiler:thetriangular_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|hld_loop_profiler:thetriangular_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/triangular/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312596 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/triangular/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686670312608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|hld_loop_profiler:thetriangular_B3_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|hld_loop_profiler:thetriangular_B3_x\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thetriangular_B3_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312625 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/triangular/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670312626 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|hld_loop_profiler:thetriangular_B3_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|hld_loop_profiler:thetriangular_B3_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|hld_loop_profiler:thetriangular_B3_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/triangular/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312632 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/triangular/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686670312642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|hld_loop_profiler:thetriangular_B4_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|hld_loop_profiler:thetriangular_B4_x\"" {  } { { "db/ip/triangular/submodules/triangular_function.sv" "thetriangular_B4_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function.sv" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312661 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/triangular/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670312665 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_function_wrapper:triangular_internal|triangular_function:thetriangular_function|hld_loop_profiler:thetriangular_B4_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|hld_loop_profiler:thetriangular_B4_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|hld_loop_profiler:thetriangular_B4_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/triangular/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312675 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/triangular/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686670312686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_wire triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|acl_reset_wire:thereset_wire_inst " "Elaborating entity \"acl_reset_wire\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|acl_reset_wire:thereset_wire_inst\"" {  } { { "db/ip/triangular/submodules/triangular_function_wrapper.sv" "thereset_wire_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_function_wrapper.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_avm_to_ic triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic " "Elaborating entity \"acl_avm_to_ic\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic\"" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "avmm_1_.t\[0\].avmm_1_avm_to_ic" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_internal_ic_2279474832706600798 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw " "Elaborating entity \"triangular_internal_ic_2279474832706600798\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\"" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "avmm_1_.global_icavmm_1_rw" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 triangular_internal.v(370) " "Verilog HDL assignment warning at triangular_internal.v(370): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670312734 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_intf triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_host_intf\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_intf:m\[0\].m_intf\"" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312880 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_host_intf " "Entity \"acl_ic_host_intf\" contains only dangling pins" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 351 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686670312881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312888 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 359 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686670312889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_wrp_intf triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf " "Elaborating entity \"acl_ic_wrp_intf\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf\"" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312897 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_wrp_intf " "Entity \"acl_ic_wrp_intf\" contains only dangling pins" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 363 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686670312897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312903 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 368 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686670312904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[0\].m_endp\"" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "m\[0\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/triangular/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670312934 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[1\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[1\].m_endp\"" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "m\[1\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312953 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/triangular/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670312954 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[1].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[2\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[2\].m_endp\"" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "m\[2\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670312983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/triangular/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670312985 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[2].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[3\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[3\].m_endp\"" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "m\[3\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670313008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/triangular/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670313009 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[3].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_endpoint triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp " "Elaborating entity \"acl_ic_agent_endpoint\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\"" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "s.s_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670313035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_wrp triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp " "Elaborating entity \"acl_ic_agent_wrp\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\"" {  } { { "db/ip/triangular/submodules/acl_ic_agent_endpoint.v" "wrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_agent_endpoint.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670313051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/triangular/submodules/acl_ic_agent_wrp.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_agent_wrp.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670313067 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/triangular/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686670313067 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_wrp:wrp|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_rrp triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp " "Elaborating entity \"acl_ic_agent_rrp\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\"" {  } { { "db/ip/triangular/submodules/acl_ic_agent_endpoint.v" "rrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_agent_endpoint.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670313077 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_agent_rrp.v(219) " "Verilog HDL assignment warning at acl_ic_agent_rrp.v(219): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/triangular/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_agent_rrp.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670313079 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\"" {  } { { "db/ip/triangular/submodules/acl_ic_agent_rrp.v" "read_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_agent_rrp.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670313097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/triangular/submodules/acl_ll_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ll_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670313120 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/triangular/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686670313120 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb2 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb2:a\[0\].a " "Elaborating entity \"acl_arb2\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb2:a\[0\].a\"" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "a\[0\].a" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670313133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_pipeline_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp " "Elaborating entity \"acl_arb_pipeline_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\"" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "dp\[0\].dp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670313189 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "out_intf.req.enable in_intf.req.enable acl_arb2.v(356) " "Bidirectional port \"in_intf.req.enable\" at acl_arb2.v(356) has a one-way connection to bidirectional port \"out_intf.req.enable\"" {  } { { "db/ip/triangular/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_arb2.v" 356 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670313199 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_data triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r " "Elaborating entity \"acl_arb_data\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r\"" {  } { { "db/ip/triangular/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_arb2.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670313219 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_data " "Entity \"acl_arb_data\" contains only dangling pins" {  } { { "db/ip/triangular/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_arb2.v" 389 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686670313222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_staging_reg triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb_staging_reg:sp\[0\].sp " "Elaborating entity \"acl_arb_staging_reg\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb_staging_reg:sp\[0\].sp\"" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "sp\[0\].sp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670313270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_to_avm triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw " "Elaborating entity \"acl_ic_to_avm\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\"" {  } { { "db/ip/triangular/submodules/triangular_internal.v" "avmm_1_.global_out_ic_to_avmavmm_1_rw" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/triangular_internal.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670313304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/triangular/submodules/acl_ic_to_avm.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_ic_to_avm.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670313320 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/triangular/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686670313321 "|quartus_compile|triangular:triangular_inst|triangular_internal:triangular_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686670319014 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "component_partition " "Partition \"component_partition\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686670319014 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1686670319014 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1686670319014 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "90 " "90 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686670329346 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1686670329465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670329637 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "196 " "Implemented 196 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686670329857 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686670329857 ""} { "Info" "ICUT_CUT_TM_LCELLS" "269 " "Implemented 269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686670329857 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1686670329857 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686670329857 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "component_partition " "Starting Logic Optimization and Technology Mapping for Partition component_partition" {  } { { "quartus_compile.sv" "triangular_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/quartus_compile.sv" 77 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670329877 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "triangular:triangular_inst\|avmm_1_rw_address\[0\] GND " "Pin \"triangular:triangular_inst\|avmm_1_rw_address\[0\]\" is stuck at GND" {  } { { "db/ip/triangular/triangular.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/triangular.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670333072 "|quartus_compile|triangular:triangular_inst|avmm_1_rw_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triangular:triangular_inst\|avmm_1_rw_address\[1\] GND " "Pin \"triangular:triangular_inst\|avmm_1_rw_address\[1\]\" is stuck at GND" {  } { { "db/ip/triangular/triangular.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/triangular.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670333072 "|quartus_compile|triangular:triangular_inst|avmm_1_rw_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triangular:triangular_inst\|avmm_1_rw_byteenable\[0\] VCC " "Pin \"triangular:triangular_inst\|avmm_1_rw_byteenable\[0\]\" is stuck at VCC" {  } { { "db/ip/triangular/triangular.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/triangular.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670333072 "|quartus_compile|triangular:triangular_inst|avmm_1_rw_byteenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triangular:triangular_inst\|avmm_1_rw_byteenable\[1\] VCC " "Pin \"triangular:triangular_inst\|avmm_1_rw_byteenable\[1\]\" is stuck at VCC" {  } { { "db/ip/triangular/triangular.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/triangular.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670333072 "|quartus_compile|triangular:triangular_inst|avmm_1_rw_byteenable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triangular:triangular_inst\|avmm_1_rw_byteenable\[2\] VCC " "Pin \"triangular:triangular_inst\|avmm_1_rw_byteenable\[2\]\" is stuck at VCC" {  } { { "db/ip/triangular/triangular.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/triangular.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670333072 "|quartus_compile|triangular:triangular_inst|avmm_1_rw_byteenable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triangular:triangular_inst\|avmm_1_rw_byteenable\[3\] VCC " "Pin \"triangular:triangular_inst\|avmm_1_rw_byteenable\[3\]\" is stuck at VCC" {  } { { "db/ip/triangular/triangular.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/triangular.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670333072 "|quartus_compile|triangular:triangular_inst|avmm_1_rw_byteenable[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686670333072 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "component_partition " "Timing-Driven Synthesis is running on partition \"component_partition\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670333650 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_triangular2\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_triangular1\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"triangular:triangular_inst\|triangular_internal:triangular_internal_inst\|triangular_function_wrapper:triangular_internal\|triangular_function:thetriangular_function\|triangular_bb_B5:thebb_triangular_B5\|triangular_bb_B5_stall_region:thebb_triangular_B5_stall_region\|triangular_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_triangular2\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_triangular1\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "db/ip/triangular/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/db/ip/triangular/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670336189 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1686670336189 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2501 " "2501 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686670336368 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7133 " "Implemented 7133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "196 " "Implemented 196 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686670336603 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686670336603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6228 " "Implemented 6228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686670336603 ""} { "Info" "ICUT_CUT_TM_RAMS" "635 " "Implemented 635 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686670336603 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1686670336603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686670336603 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/quartus_compile.map.smsg " "Generated suppressed messages file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/triangular/test-fpga.prj/quartus/quartus_compile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670337609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5220 " "Peak virtual memory: 5220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686670339844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 17:32:19 2023 " "Processing ended: Tue Jun 13 17:32:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686670339844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686670339844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686670339844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670339844 ""}
