// Seed: 918665757
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_15 = 0;
  wire id_14;
endmodule
module module_1 #(
    parameter id_7 = 32'd26
) (
    output uwire id_0,
    input uwire id_1,
    output wor id_2,
    input wor id_3,
    output uwire id_4,
    output uwire id_5,
    output tri id_6,
    output uwire _id_7,
    input supply0 id_8,
    input tri id_9,
    input tri id_10,
    output supply1 id_11,
    input wire id_12,
    input wire id_13,
    input tri1 id_14,
    input supply1 id_15,
    output tri1 id_16,
    input wand id_17
);
  parameter id_19 = -1'h0 ? 1 : 1;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
  logic [id_7 : -1] id_20;
endmodule
