

================================================================
== Vitis HLS Report for 'proc_1_1_Pipeline_VITIS_LOOP_45_2'
================================================================
* Date:           Tue Oct 11 17:22:07 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        myproj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.398 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_2  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       25|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        7|       70|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_10_fu_69_p2              |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln45_fu_63_p2         |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  25|          10|           8|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |data_channel23_blk_n     |   9|          2|    1|          2|
    |i_8_fu_38                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_8_fu_38                |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  proc_1_1_Pipeline_VITIS_LOOP_45_2|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  proc_1_1_Pipeline_VITIS_LOOP_45_2|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  proc_1_1_Pipeline_VITIS_LOOP_45_2|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  proc_1_1_Pipeline_VITIS_LOOP_45_2|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  proc_1_1_Pipeline_VITIS_LOOP_45_2|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  proc_1_1_Pipeline_VITIS_LOOP_45_2|  return value|
|data_channel23_din             |  out|   32|     ap_fifo|                     data_channel23|       pointer|
|data_channel23_num_data_valid  |   in|    2|     ap_fifo|                     data_channel23|       pointer|
|data_channel23_fifo_cap        |   in|    2|     ap_fifo|                     data_channel23|       pointer|
|data_channel23_full_n          |   in|    1|     ap_fifo|                     data_channel23|       pointer|
|data_channel23_write           |  out|    1|     ap_fifo|                     data_channel23|       pointer|
|p_phi_reload                   |   in|   32|     ap_none|                       p_phi_reload|        scalar|
+-------------------------------+-----+-----+------------+-----------------------------------+--------------+

