`timescale 1ns / 1ps

module top_tb();
reg clk_tb;
wire [7:0] output
top uut(.clk(clk_tb), .filteredOutput(output));
integer i;
initial begin
        clk_tb = 0;
        forever begin
            clk_tb = ~clk_tb;
            #50;
        end
end
always@(posedge clk_tb) begin
    #3000;
end
  

endmodule
