
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//more_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401950 <.init>:
  401950:	stp	x29, x30, [sp, #-16]!
  401954:	mov	x29, sp
  401958:	bl	4037b4 <tigetstr@plt+0x1924>
  40195c:	ldp	x29, x30, [sp], #16
  401960:	ret

Disassembly of section .plt:

0000000000401970 <mbrtowc@plt-0x20>:
  401970:	stp	x16, x30, [sp, #-16]!
  401974:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401978:	ldr	x17, [x16, #4088]
  40197c:	add	x16, x16, #0xff8
  401980:	br	x17
  401984:	nop
  401988:	nop
  40198c:	nop

0000000000401990 <mbrtowc@plt>:
  401990:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401994:	ldr	x17, [x16]
  401998:	add	x16, x16, #0x0
  40199c:	br	x17

00000000004019a0 <memcpy@plt>:
  4019a0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  4019a4:	ldr	x17, [x16, #8]
  4019a8:	add	x16, x16, #0x8
  4019ac:	br	x17

00000000004019b0 <memmove@plt>:
  4019b0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  4019b4:	ldr	x17, [x16, #16]
  4019b8:	add	x16, x16, #0x10
  4019bc:	br	x17

00000000004019c0 <_exit@plt>:
  4019c0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  4019c4:	ldr	x17, [x16, #24]
  4019c8:	add	x16, x16, #0x18
  4019cc:	br	x17

00000000004019d0 <strlen@plt>:
  4019d0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  4019d4:	ldr	x17, [x16, #32]
  4019d8:	add	x16, x16, #0x20
  4019dc:	br	x17

00000000004019e0 <fputs@plt>:
  4019e0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  4019e4:	ldr	x17, [x16, #40]
  4019e8:	add	x16, x16, #0x28
  4019ec:	br	x17

00000000004019f0 <exit@plt>:
  4019f0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  4019f4:	ldr	x17, [x16, #48]
  4019f8:	add	x16, x16, #0x30
  4019fc:	br	x17

0000000000401a00 <dup@plt>:
  401a00:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401a04:	ldr	x17, [x16, #56]
  401a08:	add	x16, x16, #0x38
  401a0c:	br	x17

0000000000401a10 <setupterm@plt>:
  401a10:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401a14:	ldr	x17, [x16, #64]
  401a18:	add	x16, x16, #0x40
  401a1c:	br	x17

0000000000401a20 <sigprocmask@plt>:
  401a20:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401a24:	ldr	x17, [x16, #72]
  401a28:	add	x16, x16, #0x48
  401a2c:	br	x17

0000000000401a30 <__sigsetjmp@plt>:
  401a30:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401a34:	ldr	x17, [x16, #80]
  401a38:	add	x16, x16, #0x50
  401a3c:	br	x17

0000000000401a40 <putp@plt>:
  401a40:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401a44:	ldr	x17, [x16, #88]
  401a48:	add	x16, x16, #0x58
  401a4c:	br	x17

0000000000401a50 <sprintf@plt>:
  401a50:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401a54:	ldr	x17, [x16, #96]
  401a58:	add	x16, x16, #0x60
  401a5c:	br	x17

0000000000401a60 <putc@plt>:
  401a60:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401a64:	ldr	x17, [x16, #104]
  401a68:	add	x16, x16, #0x68
  401a6c:	br	x17

0000000000401a70 <__cxa_atexit@plt>:
  401a70:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401a74:	ldr	x17, [x16, #112]
  401a78:	add	x16, x16, #0x70
  401a7c:	br	x17

0000000000401a80 <fputc@plt>:
  401a80:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401a84:	ldr	x17, [x16, #120]
  401a88:	add	x16, x16, #0x78
  401a8c:	br	x17

0000000000401a90 <kill@plt>:
  401a90:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401a94:	ldr	x17, [x16, #128]
  401a98:	add	x16, x16, #0x80
  401a9c:	br	x17

0000000000401aa0 <fork@plt>:
  401aa0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401aa4:	ldr	x17, [x16, #136]
  401aa8:	add	x16, x16, #0x88
  401aac:	br	x17

0000000000401ab0 <tcgetattr@plt>:
  401ab0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401ab4:	ldr	x17, [x16, #144]
  401ab8:	add	x16, x16, #0x90
  401abc:	br	x17

0000000000401ac0 <fileno@plt>:
  401ac0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401ac4:	ldr	x17, [x16, #152]
  401ac8:	add	x16, x16, #0x98
  401acc:	br	x17

0000000000401ad0 <signal@plt>:
  401ad0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401ad4:	ldr	x17, [x16, #160]
  401ad8:	add	x16, x16, #0xa0
  401adc:	br	x17

0000000000401ae0 <fclose@plt>:
  401ae0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401ae4:	ldr	x17, [x16, #168]
  401ae8:	add	x16, x16, #0xa8
  401aec:	br	x17

0000000000401af0 <fopen@plt>:
  401af0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401af4:	ldr	x17, [x16, #176]
  401af8:	add	x16, x16, #0xb0
  401afc:	br	x17

0000000000401b00 <malloc@plt>:
  401b00:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401b04:	ldr	x17, [x16, #184]
  401b08:	add	x16, x16, #0xb8
  401b0c:	br	x17

0000000000401b10 <wcwidth@plt>:
  401b10:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401b14:	ldr	x17, [x16, #192]
  401b18:	add	x16, x16, #0xc0
  401b1c:	br	x17

0000000000401b20 <open@plt>:
  401b20:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401b24:	ldr	x17, [x16, #200]
  401b28:	add	x16, x16, #0xc8
  401b2c:	br	x17

0000000000401b30 <tparm@plt>:
  401b30:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401b34:	ldr	x17, [x16, #208]
  401b38:	add	x16, x16, #0xd0
  401b3c:	br	x17

0000000000401b40 <sigemptyset@plt>:
  401b40:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401b44:	ldr	x17, [x16, #216]
  401b48:	add	x16, x16, #0xd8
  401b4c:	br	x17

0000000000401b50 <bindtextdomain@plt>:
  401b50:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401b54:	ldr	x17, [x16, #224]
  401b58:	add	x16, x16, #0xe0
  401b5c:	br	x17

0000000000401b60 <__libc_start_main@plt>:
  401b60:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401b64:	ldr	x17, [x16, #232]
  401b68:	add	x16, x16, #0xe8
  401b6c:	br	x17

0000000000401b70 <tigetflag@plt>:
  401b70:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401b74:	ldr	x17, [x16, #240]
  401b78:	add	x16, x16, #0xf0
  401b7c:	br	x17

0000000000401b80 <memset@plt>:
  401b80:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401b84:	ldr	x17, [x16, #248]
  401b88:	add	x16, x16, #0xf8
  401b8c:	br	x17

0000000000401b90 <sleep@plt>:
  401b90:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401b94:	ldr	x17, [x16, #256]
  401b98:	add	x16, x16, #0x100
  401b9c:	br	x17

0000000000401ba0 <realloc@plt>:
  401ba0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401ba4:	ldr	x17, [x16, #264]
  401ba8:	add	x16, x16, #0x108
  401bac:	br	x17

0000000000401bb0 <getc@plt>:
  401bb0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401bb4:	ldr	x17, [x16, #272]
  401bb8:	add	x16, x16, #0x110
  401bbc:	br	x17

0000000000401bc0 <strdup@plt>:
  401bc0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401bc4:	ldr	x17, [x16, #280]
  401bc8:	add	x16, x16, #0x118
  401bcc:	br	x17

0000000000401bd0 <close@plt>:
  401bd0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401bd4:	ldr	x17, [x16, #288]
  401bd8:	add	x16, x16, #0x120
  401bdc:	br	x17

0000000000401be0 <strrchr@plt>:
  401be0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401be4:	ldr	x17, [x16, #296]
  401be8:	add	x16, x16, #0x128
  401bec:	br	x17

0000000000401bf0 <__gmon_start__@plt>:
  401bf0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401bf4:	ldr	x17, [x16, #304]
  401bf8:	add	x16, x16, #0x130
  401bfc:	br	x17

0000000000401c00 <fseek@plt>:
  401c00:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401c04:	ldr	x17, [x16, #312]
  401c08:	add	x16, x16, #0x138
  401c0c:	br	x17

0000000000401c10 <abort@plt>:
  401c10:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401c14:	ldr	x17, [x16, #320]
  401c18:	add	x16, x16, #0x140
  401c1c:	br	x17

0000000000401c20 <feof@plt>:
  401c20:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401c24:	ldr	x17, [x16, #328]
  401c28:	add	x16, x16, #0x148
  401c2c:	br	x17

0000000000401c30 <puts@plt>:
  401c30:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401c34:	ldr	x17, [x16, #336]
  401c38:	add	x16, x16, #0x150
  401c3c:	br	x17

0000000000401c40 <textdomain@plt>:
  401c40:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401c44:	ldr	x17, [x16, #344]
  401c48:	add	x16, x16, #0x158
  401c4c:	br	x17

0000000000401c50 <execvp@plt>:
  401c50:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401c54:	ldr	x17, [x16, #352]
  401c58:	add	x16, x16, #0x160
  401c5c:	br	x17

0000000000401c60 <strcmp@plt>:
  401c60:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401c64:	ldr	x17, [x16, #360]
  401c68:	add	x16, x16, #0x168
  401c6c:	br	x17

0000000000401c70 <warn@plt>:
  401c70:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401c74:	ldr	x17, [x16, #368]
  401c78:	add	x16, x16, #0x170
  401c7c:	br	x17

0000000000401c80 <__ctype_b_loc@plt>:
  401c80:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401c84:	ldr	x17, [x16, #376]
  401c88:	add	x16, x16, #0x178
  401c8c:	br	x17

0000000000401c90 <fread@plt>:
  401c90:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401c94:	ldr	x17, [x16, #384]
  401c98:	add	x16, x16, #0x180
  401c9c:	br	x17

0000000000401ca0 <free@plt>:
  401ca0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401ca4:	ldr	x17, [x16, #392]
  401ca8:	add	x16, x16, #0x188
  401cac:	br	x17

0000000000401cb0 <ungetc@plt>:
  401cb0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401cb4:	ldr	x17, [x16, #400]
  401cb8:	add	x16, x16, #0x190
  401cbc:	br	x17

0000000000401cc0 <__ctype_get_mb_cur_max@plt>:
  401cc0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401cc4:	ldr	x17, [x16, #408]
  401cc8:	add	x16, x16, #0x198
  401ccc:	br	x17

0000000000401cd0 <siglongjmp@plt>:
  401cd0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401cd4:	ldr	x17, [x16, #416]
  401cd8:	add	x16, x16, #0x1a0
  401cdc:	br	x17

0000000000401ce0 <fwrite@plt>:
  401ce0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401ce4:	ldr	x17, [x16, #424]
  401ce8:	add	x16, x16, #0x1a8
  401cec:	br	x17

0000000000401cf0 <fcntl@plt>:
  401cf0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401cf4:	ldr	x17, [x16, #432]
  401cf8:	add	x16, x16, #0x1b0
  401cfc:	br	x17

0000000000401d00 <wait@plt>:
  401d00:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401d04:	ldr	x17, [x16, #440]
  401d08:	add	x16, x16, #0x1b8
  401d0c:	br	x17

0000000000401d10 <dcngettext@plt>:
  401d10:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401d14:	ldr	x17, [x16, #448]
  401d18:	add	x16, x16, #0x1c0
  401d1c:	br	x17

0000000000401d20 <fflush@plt>:
  401d20:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401d24:	ldr	x17, [x16, #456]
  401d28:	add	x16, x16, #0x1c8
  401d2c:	br	x17

0000000000401d30 <warnx@plt>:
  401d30:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401d34:	ldr	x17, [x16, #464]
  401d38:	add	x16, x16, #0x1d0
  401d3c:	br	x17

0000000000401d40 <read@plt>:
  401d40:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401d44:	ldr	x17, [x16, #472]
  401d48:	add	x16, x16, #0x1d8
  401d4c:	br	x17

0000000000401d50 <tcsetattr@plt>:
  401d50:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401d54:	ldr	x17, [x16, #480]
  401d58:	add	x16, x16, #0x1e0
  401d5c:	br	x17

0000000000401d60 <isatty@plt>:
  401d60:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401d64:	ldr	x17, [x16, #488]
  401d68:	add	x16, x16, #0x1e8
  401d6c:	br	x17

0000000000401d70 <dcgettext@plt>:
  401d70:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401d74:	ldr	x17, [x16, #496]
  401d78:	add	x16, x16, #0x1f0
  401d7c:	br	x17

0000000000401d80 <regexec@plt>:
  401d80:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401d84:	ldr	x17, [x16, #504]
  401d88:	add	x16, x16, #0x1f8
  401d8c:	br	x17

0000000000401d90 <regfree@plt>:
  401d90:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401d94:	ldr	x17, [x16, #512]
  401d98:	add	x16, x16, #0x200
  401d9c:	br	x17

0000000000401da0 <regcomp@plt>:
  401da0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401da4:	ldr	x17, [x16, #520]
  401da8:	add	x16, x16, #0x208
  401dac:	br	x17

0000000000401db0 <strncpy@plt>:
  401db0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401db4:	ldr	x17, [x16, #528]
  401db8:	add	x16, x16, #0x210
  401dbc:	br	x17

0000000000401dc0 <sigaddset@plt>:
  401dc0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401dc4:	ldr	x17, [x16, #536]
  401dc8:	add	x16, x16, #0x218
  401dcc:	br	x17

0000000000401dd0 <printf@plt>:
  401dd0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401dd4:	ldr	x17, [x16, #544]
  401dd8:	add	x16, x16, #0x220
  401ddc:	br	x17

0000000000401de0 <__assert_fail@plt>:
  401de0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401de4:	ldr	x17, [x16, #552]
  401de8:	add	x16, x16, #0x228
  401dec:	br	x17

0000000000401df0 <__errno_location@plt>:
  401df0:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401df4:	ldr	x17, [x16, #560]
  401df8:	add	x16, x16, #0x230
  401dfc:	br	x17

0000000000401e00 <regerror@plt>:
  401e00:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401e04:	ldr	x17, [x16, #568]
  401e08:	add	x16, x16, #0x238
  401e0c:	br	x17

0000000000401e10 <getenv@plt>:
  401e10:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401e14:	ldr	x17, [x16, #576]
  401e18:	add	x16, x16, #0x240
  401e1c:	br	x17

0000000000401e20 <__xstat@plt>:
  401e20:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401e24:	ldr	x17, [x16, #584]
  401e28:	add	x16, x16, #0x248
  401e2c:	br	x17

0000000000401e30 <tigetnum@plt>:
  401e30:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401e34:	ldr	x17, [x16, #592]
  401e38:	add	x16, x16, #0x250
  401e3c:	br	x17

0000000000401e40 <fprintf@plt>:
  401e40:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401e44:	ldr	x17, [x16, #600]
  401e48:	add	x16, x16, #0x258
  401e4c:	br	x17

0000000000401e50 <err@plt>:
  401e50:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401e54:	ldr	x17, [x16, #608]
  401e58:	add	x16, x16, #0x260
  401e5c:	br	x17

0000000000401e60 <ioctl@plt>:
  401e60:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401e64:	ldr	x17, [x16, #616]
  401e68:	add	x16, x16, #0x268
  401e6c:	br	x17

0000000000401e70 <setlocale@plt>:
  401e70:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401e74:	ldr	x17, [x16, #624]
  401e78:	add	x16, x16, #0x270
  401e7c:	br	x17

0000000000401e80 <ferror@plt>:
  401e80:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401e84:	ldr	x17, [x16, #632]
  401e88:	add	x16, x16, #0x278
  401e8c:	br	x17

0000000000401e90 <tigetstr@plt>:
  401e90:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401e94:	ldr	x17, [x16, #640]
  401e98:	add	x16, x16, #0x280
  401e9c:	br	x17

Disassembly of section .text:

0000000000401ea0 <.text>:
  401ea0:	sub	sp, sp, #0x830
  401ea4:	mov	x2, #0x6b8                 	// #1720
  401ea8:	add	x3, sp, #0x170
  401eac:	stp	x29, x30, [sp]
  401eb0:	mov	x29, sp
  401eb4:	stp	x19, x20, [sp, #16]
  401eb8:	mov	w20, w0
  401ebc:	mov	x0, x3
  401ec0:	stp	x21, x22, [sp, #32]
  401ec4:	mov	x21, x1
  401ec8:	mov	w1, #0x0                   	// #0
  401ecc:	stp	x23, x24, [sp, #48]
  401ed0:	bl	401b80 <memset@plt>
  401ed4:	mov	x3, x0
  401ed8:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  401edc:	mov	w2, #0x2320                	// #8992
  401ee0:	mov	w5, #0xb                   	// #11
  401ee4:	mov	w4, #0x18                  	// #24
  401ee8:	movk	w2, #0x1050, lsl #16
  401eec:	str	x3, [x0, #712]
  401ef0:	mov	w3, #0x50                  	// #80
  401ef4:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  401ef8:	mov	w0, #0x6                   	// #6
  401efc:	add	x1, x1, #0x28
  401f00:	str	wzr, [sp, #112]
  401f04:	adrp	x19, 407000 <tigetstr@plt+0x5170>
  401f08:	str	w5, [sp, #512]
  401f0c:	add	x19, x19, #0xbe0
  401f10:	str	w4, [sp, #888]
  401f14:	str	w3, [sp, #1024]
  401f18:	str	w2, [sp, #2084]
  401f1c:	bl	401e70 <setlocale@plt>
  401f20:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  401f24:	add	x1, x1, #0xbc8
  401f28:	mov	x0, x19
  401f2c:	bl	401b50 <bindtextdomain@plt>
  401f30:	mov	x0, x19
  401f34:	bl	401c40 <textdomain@plt>
  401f38:	adrp	x0, 403000 <tigetstr@plt+0x1170>
  401f3c:	add	x0, x0, #0xf90
  401f40:	bl	4072b8 <tigetstr@plt+0x5428>
  401f44:	cmp	w20, #0x1
  401f48:	b.le	401f78 <tigetstr@plt+0xe8>
  401f4c:	ldr	x19, [x21, #8]
  401f50:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  401f54:	add	x1, x1, #0xbf0
  401f58:	mov	x0, x19
  401f5c:	bl	401c60 <strcmp@plt>
  401f60:	cbz	w0, 402260 <tigetstr@plt+0x3d0>
  401f64:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  401f68:	mov	x0, x19
  401f6c:	add	x1, x1, #0xf08
  401f70:	bl	401c60 <strcmp@plt>
  401f74:	cbz	w0, 402550 <tigetstr@plt+0x6c0>
  401f78:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  401f7c:	mov	w0, #0x6                   	// #6
  401f80:	add	x1, x1, #0x28
  401f84:	str	x21, [sp, #528]
  401f88:	str	w20, [sp, #536]
  401f8c:	bl	401e70 <setlocale@plt>
  401f90:	add	x1, sp, #0x170
  401f94:	mov	w0, #0x1                   	// #1
  401f98:	bl	401ab0 <tcgetattr@plt>
  401f9c:	ldrb	w1, [sp, #2086]
  401fa0:	bfxil	w1, w0, #0, #1
  401fa4:	strb	w1, [sp, #2086]
  401fa8:	tbz	w1, #0, 4024c0 <tigetstr@plt+0x630>
  401fac:	add	x1, sp, #0x170
  401fb0:	mov	w0, #0x0                   	// #0
  401fb4:	bl	401ab0 <tcgetattr@plt>
  401fb8:	mov	w3, w0
  401fbc:	ldrb	w2, [sp, #2085]
  401fc0:	add	x1, sp, #0x170
  401fc4:	mov	w0, #0x2                   	// #2
  401fc8:	bfi	w2, w3, #7, #1
  401fcc:	strb	w2, [sp, #2085]
  401fd0:	bl	401ab0 <tcgetattr@plt>
  401fd4:	ldr	w0, [sp, #372]
  401fd8:	mov	w3, #0x1800                	// #6144
  401fdc:	ldrb	w1, [sp, #2085]
  401fe0:	and	w0, w0, w3
  401fe4:	ldrb	w2, [sp, #2086]
  401fe8:	cmp	w0, w3
  401fec:	ldr	w3, [sp, #424]
  401ff0:	cset	w0, ne  // ne = any
  401ff4:	str	w3, [sp, #484]
  401ff8:	add	x3, sp, #0x244
  401ffc:	bfi	w1, w0, #2, #1
  402000:	add	x0, sp, #0x244
  402004:	ldp	x4, x5, [sp, #368]
  402008:	stp	x4, x5, [x0, #-152]
  40200c:	ldp	x4, x5, [sp, #400]
  402010:	stp	x4, x5, [x3, #-120]
  402014:	add	x3, sp, #0x240
  402018:	ldp	x6, x7, [sp, #384]
  40201c:	stp	x6, x7, [x0, #-136]
  402020:	ldr	x0, [sp, #416]
  402024:	stur	x0, [x3, #-100]
  402028:	strb	w1, [sp, #2085]
  40202c:	tbnz	w2, #0, 402048 <tigetstr@plt+0x1b8>
  402030:	ldr	w0, [sp, #380]
  402034:	mov	w1, #0xfffffff5            	// #-11
  402038:	mov	w2, #0x100                 	// #256
  40203c:	strh	w2, [sp, #390]
  402040:	and	w0, w0, w1
  402044:	str	w0, [sp, #380]
  402048:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  40204c:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  402050:	add	x1, x1, #0xfd8
  402054:	ldr	x0, [x0, #696]
  402058:	bl	401c60 <strcmp@plt>
  40205c:	cbnz	w0, 40206c <tigetstr@plt+0x1dc>
  402060:	ldrb	w0, [sp, #2085]
  402064:	eor	w0, w0, #0x40
  402068:	strb	w0, [sp, #2085]
  40206c:	ldr	w0, [sp, #1024]
  402070:	ldr	x1, [sp, #880]
  402074:	lsl	w0, w0, #2
  402078:	cmp	x1, w0, sxtw
  40207c:	sxtw	x1, w0
  402080:	b.cc	402234 <tigetstr@plt+0x3a4>  // b.lo, b.ul, b.last
  402084:	ldr	w1, [sp, #888]
  402088:	mov	w2, #0x2                   	// #2
  40208c:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  402090:	add	x0, x0, #0xfe0
  402094:	sdiv	w1, w1, w2
  402098:	sub	w1, w1, #0x1
  40209c:	cmp	w1, #0x0
  4020a0:	csinc	w1, w1, wzr, gt
  4020a4:	str	w1, [sp, #512]
  4020a8:	bl	401e10 <getenv@plt>
  4020ac:	mov	x1, x0
  4020b0:	cbz	x0, 4020bc <tigetstr@plt+0x22c>
  4020b4:	add	x0, sp, #0x170
  4020b8:	bl	403870 <tigetstr@plt+0x19e0>
  4020bc:	ldr	w21, [sp, #536]
  4020c0:	mov	w22, #0x0                   	// #0
  4020c4:	stp	wzr, wzr, [sp, #88]
  4020c8:	sub	w21, w21, #0x1
  4020cc:	str	xzr, [sp, #96]
  4020d0:	str	wzr, [sp, #104]
  4020d4:	cmp	w21, #0x0
  4020d8:	str	w21, [sp, #536]
  4020dc:	b.le	402168 <tigetstr@plt+0x2d8>
  4020e0:	ldr	x0, [sp, #528]
  4020e4:	add	x1, x0, #0x8
  4020e8:	ldr	x19, [x0, #8]
  4020ec:	str	x1, [sp, #528]
  4020f0:	ldrsb	w1, [x19]
  4020f4:	cmp	w1, #0x2d
  4020f8:	b.eq	4024a4 <tigetstr@plt+0x614>  // b.none
  4020fc:	cmp	w1, #0x2b
  402100:	b.ne	402168 <tigetstr@plt+0x2d8>  // b.any
  402104:	ldrsb	w20, [x19, #1]
  402108:	cmp	w20, #0x2f
  40210c:	b.eq	402484 <tigetstr@plt+0x5f4>  // b.none
  402110:	ldr	w0, [sp, #88]
  402114:	add	w0, w0, #0x1
  402118:	str	w0, [sp, #88]
  40211c:	cbz	w20, 4024b8 <tigetstr@plt+0x628>
  402120:	bl	401c80 <__ctype_b_loc@plt>
  402124:	add	x19, x19, #0x1
  402128:	ldr	x3, [x0]
  40212c:	mov	w1, w22
  402130:	add	w0, w1, w1, lsl #2
  402134:	ldrh	w2, [x3, w20, sxtw #1]
  402138:	add	w0, w20, w0, lsl #1
  40213c:	ldrsb	w20, [x19, #1]!
  402140:	sub	w0, w0, #0x30
  402144:	tst	x2, #0x800
  402148:	csel	w1, w0, w1, ne  // ne = any
  40214c:	cbnz	w20, 402130 <tigetstr@plt+0x2a0>
  402150:	sub	w0, w1, #0x1
  402154:	str	w0, [sp, #104]
  402158:	sub	w21, w21, #0x1
  40215c:	str	w21, [sp, #536]
  402160:	cmp	w21, #0x0
  402164:	b.gt	4020e0 <tigetstr@plt+0x250>
  402168:	ldrb	w0, [sp, #2084]
  40216c:	tbz	w0, #2, 4021ac <tigetstr@plt+0x31c>
  402170:	ldr	x0, [sp, #960]
  402174:	cbz	x0, 4025d8 <tigetstr@plt+0x748>
  402178:	ldrsb	w0, [x0]
  40217c:	cbz	w0, 4025d8 <tigetstr@plt+0x748>
  402180:	ldr	x0, [sp, #904]
  402184:	cbz	x0, 4025d8 <tigetstr@plt+0x748>
  402188:	ldrsb	w0, [x0]
  40218c:	cbz	w0, 4025d8 <tigetstr@plt+0x748>
  402190:	ldr	x0, [sp, #1016]
  402194:	cbz	x0, 4025d8 <tigetstr@plt+0x748>
  402198:	ldrsb	w0, [x0]
  40219c:	cbz	w0, 4025d8 <tigetstr@plt+0x748>
  4021a0:	ldrb	w0, [sp, #2085]
  4021a4:	orr	w0, w0, #0x40
  4021a8:	strb	w0, [sp, #2085]
  4021ac:	ldr	w0, [sp, #508]
  4021b0:	cbnz	w0, 4021c0 <tigetstr@plt+0x330>
  4021b4:	ldr	w0, [sp, #888]
  4021b8:	sub	w0, w0, #0x1
  4021bc:	str	w0, [sp, #508]
  4021c0:	ldr	w0, [sp, #508]
  4021c4:	cmp	w21, #0x1
  4021c8:	str	w0, [sp, #108]
  4021cc:	ldrsb	w0, [sp, #2085]
  4021d0:	b.le	40257c <tigetstr@plt+0x6ec>
  4021d4:	mov	w1, #0x1                   	// #1
  4021d8:	str	w1, [sp, #112]
  4021dc:	adrp	x2, 419000 <tigetstr@plt+0x17170>
  4021e0:	ldrb	w1, [sp, #2086]
  4021e4:	ldr	x2, [x2, #688]
  4021e8:	str	x2, [sp, #72]
  4021ec:	tbz	w1, #0, 40306c <tigetstr@plt+0x11dc>
  4021f0:	tbnz	w0, #31, 4033f4 <tigetstr@plt+0x1564>
  4021f4:	add	x0, sp, #0x230
  4021f8:	str	x0, [sp, #80]
  4021fc:	add	x0, sp, #0xa3
  402200:	str	x0, [sp, #120]
  402204:	ldr	w1, [sp, #504]
  402208:	ldr	w0, [sp, #536]
  40220c:	cmp	w1, w0
  402210:	b.lt	4025e8 <tigetstr@plt+0x758>  // b.tstop
  402214:	ldr	x0, [sp, #1032]
  402218:	bl	401ca0 <free@plt>
  40221c:	ldr	x0, [sp, #96]
  402220:	bl	401ca0 <free@plt>
  402224:	ldr	x0, [sp, #872]
  402228:	bl	401ca0 <free@plt>
  40222c:	bl	403d58 <tigetstr@plt+0x1ec8>
  402230:	b	40247c <tigetstr@plt+0x5ec>
  402234:	ldr	x0, [sp, #872]
  402238:	cmp	x1, #0x100
  40223c:	mov	x19, #0x100                 	// #256
  402240:	csel	x19, x1, x19, cs  // cs = hs, nlast
  402244:	add	x20, x19, #0x2
  402248:	mov	x1, x20
  40224c:	bl	401ba0 <realloc@plt>
  402250:	cbz	x0, 403734 <tigetstr@plt+0x18a4>
  402254:	str	x0, [sp, #872]
  402258:	str	x19, [sp, #880]
  40225c:	b	402084 <tigetstr@plt+0x1f4>
  402260:	adrp	x3, 419000 <tigetstr@plt+0x17170>
  402264:	mov	w2, #0x5                   	// #5
  402268:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  40226c:	mov	x0, #0x0                   	// #0
  402270:	ldr	x19, [x3, #680]
  402274:	add	x1, x1, #0xbf8
  402278:	bl	401d70 <dcgettext@plt>
  40227c:	mov	x1, x19
  402280:	bl	4019e0 <fputs@plt>
  402284:	mov	w2, #0x5                   	// #5
  402288:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  40228c:	mov	x0, #0x0                   	// #0
  402290:	add	x1, x1, #0xc08
  402294:	bl	401d70 <dcgettext@plt>
  402298:	mov	x1, x0
  40229c:	adrp	x2, 419000 <tigetstr@plt+0x17170>
  4022a0:	mov	x0, x19
  4022a4:	ldr	x2, [x2, #696]
  4022a8:	bl	401e40 <fprintf@plt>
  4022ac:	mov	x1, x19
  4022b0:	mov	w0, #0xa                   	// #10
  4022b4:	bl	401a80 <fputc@plt>
  4022b8:	mov	w2, #0x5                   	// #5
  4022bc:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4022c0:	mov	x0, #0x0                   	// #0
  4022c4:	add	x1, x1, #0xc28
  4022c8:	bl	401d70 <dcgettext@plt>
  4022cc:	mov	x1, x19
  4022d0:	bl	4019e0 <fputs@plt>
  4022d4:	mov	w2, #0x5                   	// #5
  4022d8:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4022dc:	mov	x0, #0x0                   	// #0
  4022e0:	add	x1, x1, #0xc50
  4022e4:	bl	401d70 <dcgettext@plt>
  4022e8:	mov	x1, x19
  4022ec:	bl	4019e0 <fputs@plt>
  4022f0:	mov	w2, #0x5                   	// #5
  4022f4:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4022f8:	mov	x0, #0x0                   	// #0
  4022fc:	add	x1, x1, #0xc60
  402300:	bl	401d70 <dcgettext@plt>
  402304:	mov	x1, x19
  402308:	bl	4019e0 <fputs@plt>
  40230c:	mov	w2, #0x5                   	// #5
  402310:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  402314:	mov	x0, #0x0                   	// #0
  402318:	add	x1, x1, #0xc98
  40231c:	bl	401d70 <dcgettext@plt>
  402320:	mov	x1, x19
  402324:	bl	4019e0 <fputs@plt>
  402328:	mov	w2, #0x5                   	// #5
  40232c:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  402330:	mov	x0, #0x0                   	// #0
  402334:	add	x1, x1, #0xcd0
  402338:	bl	401d70 <dcgettext@plt>
  40233c:	mov	x1, x19
  402340:	bl	4019e0 <fputs@plt>
  402344:	mov	w2, #0x5                   	// #5
  402348:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  40234c:	mov	x0, #0x0                   	// #0
  402350:	add	x1, x1, #0xd00
  402354:	bl	401d70 <dcgettext@plt>
  402358:	mov	x1, x19
  40235c:	bl	4019e0 <fputs@plt>
  402360:	mov	w2, #0x5                   	// #5
  402364:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  402368:	mov	x0, #0x0                   	// #0
  40236c:	add	x1, x1, #0xd40
  402370:	bl	401d70 <dcgettext@plt>
  402374:	mov	x1, x19
  402378:	bl	4019e0 <fputs@plt>
  40237c:	mov	w2, #0x5                   	// #5
  402380:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  402384:	mov	x0, #0x0                   	// #0
  402388:	add	x1, x1, #0xd80
  40238c:	bl	401d70 <dcgettext@plt>
  402390:	mov	x1, x19
  402394:	bl	4019e0 <fputs@plt>
  402398:	mov	w2, #0x5                   	// #5
  40239c:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4023a0:	mov	x0, #0x0                   	// #0
  4023a4:	add	x1, x1, #0xdb8
  4023a8:	bl	401d70 <dcgettext@plt>
  4023ac:	mov	x1, x19
  4023b0:	bl	4019e0 <fputs@plt>
  4023b4:	mov	w2, #0x5                   	// #5
  4023b8:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4023bc:	mov	x0, #0x0                   	// #0
  4023c0:	add	x1, x1, #0xde0
  4023c4:	bl	401d70 <dcgettext@plt>
  4023c8:	mov	x1, x19
  4023cc:	bl	4019e0 <fputs@plt>
  4023d0:	mov	w2, #0x5                   	// #5
  4023d4:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4023d8:	mov	x0, #0x0                   	// #0
  4023dc:	add	x1, x1, #0xe10
  4023e0:	bl	401d70 <dcgettext@plt>
  4023e4:	mov	x1, x19
  4023e8:	bl	4019e0 <fputs@plt>
  4023ec:	mov	w2, #0x5                   	// #5
  4023f0:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4023f4:	mov	x0, #0x0                   	// #0
  4023f8:	add	x1, x1, #0xe48
  4023fc:	bl	401d70 <dcgettext@plt>
  402400:	mov	x1, x19
  402404:	bl	4019e0 <fputs@plt>
  402408:	mov	x1, x19
  40240c:	mov	w0, #0xa                   	// #10
  402410:	bl	401a80 <fputc@plt>
  402414:	mov	w2, #0x5                   	// #5
  402418:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  40241c:	mov	x0, #0x0                   	// #0
  402420:	add	x1, x1, #0xe88
  402424:	bl	401d70 <dcgettext@plt>
  402428:	mov	x1, x0
  40242c:	adrp	x2, 407000 <tigetstr@plt+0x5170>
  402430:	add	x0, x2, #0xea0
  402434:	bl	401dd0 <printf@plt>
  402438:	mov	w2, #0x5                   	// #5
  40243c:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  402440:	mov	x0, #0x0                   	// #0
  402444:	add	x1, x1, #0xeb8
  402448:	bl	401d70 <dcgettext@plt>
  40244c:	mov	x1, x0
  402450:	adrp	x2, 407000 <tigetstr@plt+0x5170>
  402454:	add	x0, x2, #0xec8
  402458:	bl	401dd0 <printf@plt>
  40245c:	mov	w2, #0x5                   	// #5
  402460:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  402464:	mov	x0, #0x0                   	// #0
  402468:	add	x1, x1, #0xee0
  40246c:	bl	401d70 <dcgettext@plt>
  402470:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  402474:	add	x1, x1, #0xf00
  402478:	bl	401dd0 <printf@plt>
  40247c:	mov	w0, #0x0                   	// #0
  402480:	bl	4019f0 <exit@plt>
  402484:	add	x0, x19, #0x2
  402488:	bl	403b48 <tigetstr@plt+0x1cb8>
  40248c:	ldr	w1, [sp, #92]
  402490:	ldr	w21, [sp, #536]
  402494:	add	w1, w1, #0x1
  402498:	str	w1, [sp, #92]
  40249c:	str	x0, [sp, #96]
  4024a0:	b	402158 <tigetstr@plt+0x2c8>
  4024a4:	add	x1, x19, #0x1
  4024a8:	add	x0, sp, #0x170
  4024ac:	bl	403870 <tigetstr@plt+0x19e0>
  4024b0:	ldr	w21, [sp, #536]
  4024b4:	b	402158 <tigetstr@plt+0x2c8>
  4024b8:	mov	w1, w22
  4024bc:	b	402150 <tigetstr@plt+0x2c0>
  4024c0:	ldrb	w1, [sp, #387]
  4024c4:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  4024c8:	ldrb	w3, [sp, #388]
  4024cc:	add	x0, x0, #0xf18
  4024d0:	cmp	w1, #0xff
  4024d4:	ldrb	w2, [sp, #2084]
  4024d8:	cset	w1, ne  // ne = any
  4024dc:	cmp	w3, #0xff
  4024e0:	cset	w3, ne  // ne = any
  4024e4:	and	w2, w2, #0x3f
  4024e8:	ubfiz	w3, w3, #6, #2
  4024ec:	orr	w1, w3, w1, lsl #7
  4024f0:	orr	w1, w1, w2
  4024f4:	strb	w1, [sp, #2084]
  4024f8:	bl	401e10 <getenv@plt>
  4024fc:	cbz	x0, 4033dc <tigetstr@plt+0x154c>
  402500:	add	x2, sp, #0x94
  402504:	mov	w1, #0x1                   	// #1
  402508:	bl	401a10 <setupterm@plt>
  40250c:	ldr	w0, [sp, #148]
  402510:	cmp	w0, #0x0
  402514:	b.gt	403120 <tigetstr@plt+0x1290>
  402518:	ldrb	w0, [sp, #2084]
  40251c:	mov	w1, #0xffffffd7            	// #-41
  402520:	and	w0, w0, w1
  402524:	orr	w0, w0, #0x8
  402528:	strb	w0, [sp, #2084]
  40252c:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  402530:	add	x0, x0, #0xfc8
  402534:	bl	401e10 <getenv@plt>
  402538:	cmp	x0, #0x0
  40253c:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  402540:	add	x1, x1, #0xfd0
  402544:	csel	x0, x1, x0, eq  // eq = none
  402548:	str	x0, [sp, #544]
  40254c:	b	401fac <tigetstr@plt+0x11c>
  402550:	mov	w2, #0x5                   	// #5
  402554:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  402558:	mov	x0, #0x0                   	// #0
  40255c:	add	x1, x1, #0x2f0
  402560:	bl	401d70 <dcgettext@plt>
  402564:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  402568:	adrp	x2, 407000 <tigetstr@plt+0x5170>
  40256c:	add	x2, x2, #0x300
  402570:	ldr	x1, [x1, #696]
  402574:	bl	401dd0 <printf@plt>
  402578:	b	40247c <tigetstr@plt+0x5ec>
  40257c:	cmp	w21, #0x0
  402580:	ccmp	w0, #0x0, #0x1, eq  // eq = none
  402584:	b.lt	4021dc <tigetstr@plt+0x34c>  // b.tstop
  402588:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  40258c:	add	x1, x1, #0xfe8
  402590:	mov	w2, #0x5                   	// #5
  402594:	mov	x0, #0x0                   	// #0
  402598:	bl	401d70 <dcgettext@plt>
  40259c:	bl	401d30 <warnx@plt>
  4025a0:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  4025a4:	mov	w2, #0x5                   	// #5
  4025a8:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4025ac:	add	x1, x1, #0x330
  4025b0:	ldr	x19, [x0, #672]
  4025b4:	mov	x0, #0x0                   	// #0
  4025b8:	bl	401d70 <dcgettext@plt>
  4025bc:	mov	x1, x0
  4025c0:	adrp	x2, 419000 <tigetstr@plt+0x17170>
  4025c4:	mov	x0, x19
  4025c8:	ldr	x2, [x2, #696]
  4025cc:	bl	401e40 <fprintf@plt>
  4025d0:	mov	w0, #0x1                   	// #1
  4025d4:	bl	4019f0 <exit@plt>
  4025d8:	ldrb	w0, [sp, #2084]
  4025dc:	and	w0, w0, #0xfffffffb
  4025e0:	strb	w0, [sp, #2084]
  4025e4:	b	4021ac <tigetstr@plt+0x31c>
  4025e8:	ldr	x3, [sp, #528]
  4025ec:	add	x2, sp, #0xf0
  4025f0:	mov	w0, #0x0                   	// #0
  4025f4:	ldr	x20, [x3, w1, sxtw #3]
  4025f8:	mov	x1, x20
  4025fc:	bl	401e20 <__xstat@plt>
  402600:	cmn	w0, #0x1
  402604:	b.eq	403660 <tigetstr@plt+0x17d0>  // b.none
  402608:	ldr	w0, [sp, #256]
  40260c:	and	w0, w0, #0xf000
  402610:	cmp	w0, #0x4, lsl #12
  402614:	b.eq	4035d4 <tigetstr@plt+0x1744>  // b.none
  402618:	mov	x0, x20
  40261c:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  402620:	add	x1, x1, #0x30
  402624:	str	xzr, [sp, #488]
  402628:	str	wzr, [sp, #520]
  40262c:	bl	401af0 <fopen@plt>
  402630:	mov	x19, x0
  402634:	cbz	x0, 403620 <tigetstr@plt+0x1790>
  402638:	mov	w2, #0x0                   	// #0
  40263c:	mov	x1, #0x0                   	// #0
  402640:	bl	401c00 <fseek@plt>
  402644:	cbnz	w0, 4026d8 <tigetstr@plt+0x848>
  402648:	mov	x3, x19
  40264c:	add	x0, sp, #0x90
  402650:	mov	x2, #0x1                   	// #1
  402654:	mov	x1, #0x2                   	// #2
  402658:	bl	401c90 <fread@plt>
  40265c:	cmp	x0, #0x1
  402660:	b.ne	4026c8 <tigetstr@plt+0x838>  // b.any
  402664:	ldrsb	w1, [sp, #145]
  402668:	ldrsb	w2, [sp, #144]
  40266c:	add	w1, w2, w1, lsl #8
  402670:	cmp	w1, #0x10b
  402674:	b.gt	4026bc <tigetstr@plt+0x82c>
  402678:	cmp	w1, #0x104
  40267c:	b.le	4026c8 <tigetstr@plt+0x838>
  402680:	sub	w1, w1, #0x105
  402684:	mov	x2, #0x5d                  	// #93
  402688:	lsl	x0, x0, x1
  40268c:	tst	x0, x2
  402690:	b.eq	4026c8 <tigetstr@plt+0x838>  // b.none
  402694:	mov	w2, #0x5                   	// #5
  402698:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  40269c:	mov	x0, #0x0                   	// #0
  4026a0:	add	x1, x1, #0x48
  4026a4:	bl	401d70 <dcgettext@plt>
  4026a8:	mov	x1, x20
  4026ac:	bl	401dd0 <printf@plt>
  4026b0:	mov	x0, x19
  4026b4:	bl	401ae0 <fclose@plt>
  4026b8:	b	4028d4 <tigetstr@plt+0xa44>
  4026bc:	mov	w0, #0x457f                	// #17791
  4026c0:	cmp	w1, w0
  4026c4:	b.eq	402694 <tigetstr@plt+0x804>  // b.none
  4026c8:	mov	x0, x19
  4026cc:	mov	w2, #0x0                   	// #0
  4026d0:	mov	x1, #0x0                   	// #0
  4026d4:	bl	401c00 <fseek@plt>
  4026d8:	mov	x0, x19
  4026dc:	bl	401ac0 <fileno@plt>
  4026e0:	mov	w2, #0x1                   	// #1
  4026e4:	mov	w1, #0x2                   	// #2
  4026e8:	bl	401cf0 <fcntl@plt>
  4026ec:	ldr	x1, [sp, #488]
  4026f0:	mov	x0, x19
  4026f4:	add	x1, x1, #0x1
  4026f8:	str	x1, [sp, #488]
  4026fc:	bl	401bb0 <getc@plt>
  402700:	cmp	w0, #0xc
  402704:	ldr	x2, [sp, #488]
  402708:	cset	w3, eq  // eq = none
  40270c:	mov	x1, x19
  402710:	str	w3, [sp, #116]
  402714:	sub	x2, x2, #0x1
  402718:	str	x2, [sp, #488]
  40271c:	bl	401cb0 <ungetc@plt>
  402720:	str	wzr, [sp, #520]
  402724:	ldr	x1, [sp, #288]
  402728:	add	x3, sp, #0x410
  40272c:	ldrb	w2, [sp, #2085]
  402730:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  402734:	cmp	x1, #0x0
  402738:	csel	x0, x0, x1, eq  // eq = none
  40273c:	stp	xzr, xzr, [x3]
  402740:	str	x0, [sp, #496]
  402744:	tbz	w2, #0, 403378 <tigetstr@plt+0x14e8>
  402748:	ldr	x0, [sp, #80]
  40274c:	mov	w1, #0x1                   	// #1
  402750:	str	x19, [sp, #72]
  402754:	bl	401a30 <__sigsetjmp@plt>
  402758:	ldrb	w0, [sp, #2085]
  40275c:	tbz	w0, #0, 4028f0 <tigetstr@plt+0xa60>
  402760:	and	w0, w0, #0xfffffffe
  402764:	strb	w0, [sp, #2085]
  402768:	ldr	w0, [sp, #92]
  40276c:	cbnz	w0, 402f84 <tigetstr@plt+0x10f4>
  402770:	ldr	w0, [sp, #88]
  402774:	cbnz	w0, 402ffc <tigetstr@plt+0x116c>
  402778:	ldr	w0, [sp, #108]
  40277c:	cbz	w0, 4028a8 <tigetstr@plt+0xa18>
  402780:	ldrb	w0, [sp, #2085]
  402784:	tbnz	w0, #6, 402790 <tigetstr@plt+0x900>
  402788:	ldr	w0, [sp, #116]
  40278c:	cbz	w0, 4027b0 <tigetstr@plt+0x920>
  402790:	ldr	x1, [sp, #496]
  402794:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  402798:	cmp	x1, x0
  40279c:	b.eq	4027b0 <tigetstr@plt+0x920>  // b.none
  4027a0:	ldrb	w0, [sp, #2084]
  4027a4:	tbz	w0, #2, 402f78 <tigetstr@plt+0x10e8>
  4027a8:	ldr	x0, [sp, #960]
  4027ac:	bl	401a40 <putp@plt>
  4027b0:	ldr	w0, [sp, #112]
  4027b4:	cbz	w0, 402898 <tigetstr@plt+0xa08>
  4027b8:	ldrb	w0, [sp, #2084]
  4027bc:	tbz	w0, #0, 4027d0 <tigetstr@plt+0x940>
  4027c0:	ldr	w0, [sp, #516]
  4027c4:	cbz	w0, 4027d0 <tigetstr@plt+0x940>
  4027c8:	add	x0, sp, #0x170
  4027cc:	bl	403f18 <tigetstr@plt+0x2088>
  4027d0:	ldrb	w0, [sp, #2084]
  4027d4:	tbz	w0, #2, 4027e0 <tigetstr@plt+0x950>
  4027d8:	ldr	x0, [sp, #904]
  4027dc:	bl	401a40 <putp@plt>
  4027e0:	adrp	x19, 419000 <tigetstr@plt+0x17170>
  4027e4:	mov	x1, #0x1                   	// #1
  4027e8:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4027ec:	mov	x2, #0xe                   	// #14
  4027f0:	ldr	x3, [x19, #680]
  4027f4:	add	x0, x0, #0x80
  4027f8:	bl	401ce0 <fwrite@plt>
  4027fc:	ldr	w1, [sp, #516]
  402800:	cmp	w1, #0xe
  402804:	b.le	402828 <tigetstr@plt+0x998>
  402808:	ldrb	w0, [sp, #2085]
  40280c:	tbnz	w0, #3, 4034ac <tigetstr@plt+0x161c>
  402810:	ldrb	w0, [sp, #2084]
  402814:	tbnz	w0, #3, 40358c <tigetstr@plt+0x16fc>
  402818:	ldr	x0, [sp, #904]
  40281c:	cbz	x0, 40358c <tigetstr@plt+0x16fc>
  402820:	bl	401a40 <putp@plt>
  402824:	str	wzr, [sp, #516]
  402828:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  40282c:	mov	w0, #0xa                   	// #10
  402830:	ldr	x1, [x1, #680]
  402834:	bl	401a60 <putc@plt>
  402838:	ldrb	w0, [sp, #2084]
  40283c:	tbz	w0, #2, 402848 <tigetstr@plt+0x9b8>
  402840:	ldr	x0, [sp, #904]
  402844:	bl	401a40 <putp@plt>
  402848:	ldrsw	x1, [sp, #504]
  40284c:	ldr	x0, [sp, #528]
  402850:	ldr	x0, [x0, x1, lsl #3]
  402854:	bl	401c30 <puts@plt>
  402858:	ldrb	w0, [sp, #2084]
  40285c:	tbnz	w0, #2, 403424 <tigetstr@plt+0x1594>
  402860:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  402864:	mov	x2, #0xf                   	// #15
  402868:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40286c:	add	x0, x0, #0x90
  402870:	ldr	x3, [x1, #680]
  402874:	mov	x1, #0x1                   	// #1
  402878:	bl	401ce0 <fwrite@plt>
  40287c:	ldr	w0, [sp, #888]
  402880:	ldr	w2, [sp, #108]
  402884:	sub	w1, w0, #0x3
  402888:	cmp	w1, w2
  40288c:	b.gt	402898 <tigetstr@plt+0xa08>
  402890:	sub	w0, w0, #0x4
  402894:	str	w0, [sp, #108]
  402898:	ldrb	w0, [sp, #2086]
  40289c:	tbz	w0, #0, 402fd0 <tigetstr@plt+0x1140>
  4028a0:	ldr	x0, [sp, #72]
  4028a4:	bl	403cf8 <tigetstr@plt+0x1e68>
  4028a8:	ldr	x0, [sp, #80]
  4028ac:	mov	w1, #0x1                   	// #1
  4028b0:	bl	401a30 <__sigsetjmp@plt>
  4028b4:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  4028b8:	ldr	x0, [x0, #680]
  4028bc:	bl	401d20 <fflush@plt>
  4028c0:	ldr	x0, [sp, #72]
  4028c4:	bl	401ae0 <fclose@plt>
  4028c8:	movi	v0.4s, #0x0
  4028cc:	str	q0, [sp, #1040]
  4028d0:	str	q0, [sp, #1056]
  4028d4:	ldrb	w0, [sp, #2085]
  4028d8:	ldr	w1, [sp, #504]
  4028dc:	and	w0, w0, #0xfffffffe
  4028e0:	strb	w0, [sp, #2085]
  4028e4:	add	w1, w1, #0x1
  4028e8:	str	w1, [sp, #504]
  4028ec:	b	402204 <tigetstr@plt+0x374>
  4028f0:	ldr	w1, [sp, #504]
  4028f4:	ldr	w0, [sp, #536]
  4028f8:	cmp	w1, w0
  4028fc:	b.ge	402778 <tigetstr@plt+0x8e8>  // b.tcont
  402900:	ldrb	w0, [sp, #2086]
  402904:	tbnz	w0, #0, 402778 <tigetstr@plt+0x8e8>
  402908:	ldr	x0, [sp, #80]
  40290c:	mov	w1, #0x1                   	// #1
  402910:	bl	401a30 <__sigsetjmp@plt>
  402914:	ldrsw	x2, [sp, #504]
  402918:	ldrb	w0, [sp, #2086]
  40291c:	ldr	x1, [sp, #528]
  402920:	ldr	x22, [x1, x2, lsl #3]
  402924:	tbz	w0, #1, 402f40 <tigetstr@plt+0x10b0>
  402928:	and	w0, w0, #0xfffffffd
  40292c:	strb	w0, [sp, #2086]
  402930:	bl	401df0 <__errno_location@plt>
  402934:	mov	x20, x0
  402938:	mov	x21, #0x1                   	// #1
  40293c:	mov	w19, #0x0                   	// #0
  402940:	mov	w23, #0x2                   	// #2
  402944:	nop
  402948:	str	wzr, [x20]
  40294c:	mov	x2, x21
  402950:	add	x1, sp, #0x8f
  402954:	mov	w0, w23
  402958:	bl	401d40 <read@plt>
  40295c:	cmp	x0, #0x0
  402960:	b.le	4029a8 <tigetstr@plt+0xb18>
  402964:	bl	401c80 <__ctype_b_loc@plt>
  402968:	ldrb	w2, [sp, #143]
  40296c:	ldr	x0, [x0]
  402970:	sxtb	w1, w2
  402974:	ldrh	w0, [x0, w1, sxtw #1]
  402978:	tbnz	w0, #11, 4029c8 <tigetstr@plt+0xb38>
  40297c:	ldrb	w0, [sp, #388]
  402980:	cmp	w0, w2
  402984:	b.ne	4029d8 <tigetstr@plt+0xb48>  // b.any
  402988:	str	wzr, [x20]
  40298c:	mov	x2, x21
  402990:	add	x1, sp, #0x8f
  402994:	mov	w0, w23
  402998:	mov	w19, #0x0                   	// #0
  40299c:	bl	401d40 <read@plt>
  4029a0:	cmp	x0, #0x0
  4029a4:	b.gt	402964 <tigetstr@plt+0xad4>
  4029a8:	ldr	w0, [x20]
  4029ac:	cmp	w0, #0x4
  4029b0:	b.ne	40341c <tigetstr@plt+0x158c>  // b.any
  4029b4:	bl	401c80 <__ctype_b_loc@plt>
  4029b8:	ldrsb	w1, [sp, #388]
  4029bc:	ldr	x0, [x0]
  4029c0:	ldrh	w0, [x0, w1, sxtw #1]
  4029c4:	tbz	w0, #11, 402988 <tigetstr@plt+0xaf8>
  4029c8:	add	w19, w19, w19, lsl #2
  4029cc:	add	w19, w1, w19, lsl #1
  4029d0:	sub	w19, w19, #0x30
  4029d4:	b	402948 <tigetstr@plt+0xab8>
  4029d8:	ldrb	w0, [sp, #2086]
  4029dc:	cmp	w1, #0x2e
  4029e0:	ldrb	w3, [sp, #387]
  4029e4:	mov	w4, #0x1                   	// #1
  4029e8:	and	w0, w0, #0xfffffffb
  4029ec:	strb	w0, [sp, #2086]
  4029f0:	b.eq	402f18 <tigetstr@plt+0x1088>  // b.none
  4029f4:	str	w1, [sp, #1072]
  4029f8:	cmp	w2, w3
  4029fc:	str	w19, [sp, #1076]
  402a00:	b.eq	402f60 <tigetstr@plt+0x10d0>  // b.none
  402a04:	sub	w0, w1, #0x2
  402a08:	cmp	w0, #0x78
  402a0c:	b.hi	402af4 <tigetstr@plt+0xc64>  // b.pmore
  402a10:	adrp	x2, 408000 <tigetstr@plt+0x6170>
  402a14:	add	x2, x2, #0x194
  402a18:	ldrh	w0, [x2, w0, uxtw #1]
  402a1c:	adr	x2, 402a28 <tigetstr@plt+0xb98>
  402a20:	add	x0, x2, w0, sxth #2
  402a24:	br	x0
  402a28:	mov	w2, #0x0                   	// #0
  402a2c:	mov	w3, w19
  402a30:	mov	x1, x22
  402a34:	add	x0, sp, #0x170
  402a38:	bl	405590 <tigetstr@plt+0x3700>
  402a3c:	mov	w19, w0
  402a40:	tbnz	w0, #31, 40293c <tigetstr@plt+0xaac>
  402a44:	nop
  402a48:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  402a4c:	mov	w0, #0xd                   	// #13
  402a50:	ldr	x1, [x1, #680]
  402a54:	bl	401a60 <putc@plt>
  402a58:	ldr	w0, [sp, #2084]
  402a5c:	mov	w1, #0xdfff                	// #57343
  402a60:	movk	w1, #0xfbff, lsl #16
  402a64:	str	w19, [sp, #108]
  402a68:	and	w0, w0, w1
  402a6c:	orr	w0, w0, #0x2000
  402a70:	str	w0, [sp, #2084]
  402a74:	b	402778 <tigetstr@plt+0x8e8>
  402a78:	ldr	x0, [sp, #1032]
  402a7c:	cbz	x0, 403748 <tigetstr@plt+0x18b8>
  402a80:	ldrb	w0, [sp, #2086]
  402a84:	bfi	w0, w4, #2, #1
  402a88:	strb	w0, [sp, #2086]
  402a8c:	cmp	w19, #0x0
  402a90:	adrp	x20, 419000 <tigetstr@plt+0x17170>
  402a94:	add	x0, sp, #0x170
  402a98:	mov	w21, #0x1                   	// #1
  402a9c:	csel	w19, w19, w21, ne  // ne = any
  402aa0:	bl	4041d8 <tigetstr@plt+0x2348>
  402aa4:	ldr	x1, [x20, #680]
  402aa8:	mov	w0, #0x2f                  	// #47
  402aac:	bl	401a60 <putc@plt>
  402ab0:	str	w21, [sp, #516]
  402ab4:	ldr	x0, [x20, #680]
  402ab8:	bl	401d20 <fflush@plt>
  402abc:	ldrb	w0, [sp, #2086]
  402ac0:	tbz	w0, #2, 403010 <tigetstr@plt+0x1180>
  402ac4:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  402ac8:	mov	w0, #0xd                   	// #13
  402acc:	ldr	x1, [x1, #672]
  402ad0:	bl	401a80 <fputc@plt>
  402ad4:	ldr	x2, [sp, #72]
  402ad8:	mov	w3, w19
  402adc:	ldr	x1, [sp, #1032]
  402ae0:	add	x0, sp, #0x170
  402ae4:	bl	405220 <tigetstr@plt+0x3390>
  402ae8:	ldr	w19, [sp, #508]
  402aec:	sub	w19, w19, #0x1
  402af0:	b	402a48 <tigetstr@plt+0xbb8>
  402af4:	ldrsb	w0, [sp, #2086]
  402af8:	tbnz	w0, #31, 403380 <tigetstr@plt+0x14f0>
  402afc:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  402b00:	mov	w0, #0x7                   	// #7
  402b04:	ldr	x1, [x1, #672]
  402b08:	bl	401a80 <fputc@plt>
  402b0c:	b	40293c <tigetstr@plt+0xaac>
  402b10:	ldrsb	w0, [sp, #2085]
  402b14:	tbnz	w0, #31, 402afc <tigetstr@plt+0xc6c>
  402b18:	add	x0, sp, #0x170
  402b1c:	bl	4041d8 <tigetstr@plt+0x2348>
  402b20:	mov	w2, #0x5                   	// #5
  402b24:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  402b28:	mov	x0, #0x0                   	// #0
  402b2c:	add	x1, x1, #0x5f8
  402b30:	bl	401d70 <dcgettext@plt>
  402b34:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  402b38:	ldr	x1, [x1, #680]
  402b3c:	bl	4019e0 <fputs@plt>
  402b40:	ldr	x0, [sp, #72]
  402b44:	mov	w2, #0x0                   	// #0
  402b48:	ldr	x1, [sp, #1040]
  402b4c:	str	x1, [sp, #488]
  402b50:	bl	401c00 <fseek@plt>
  402b54:	ldr	x0, [sp, #1048]
  402b58:	str	w0, [sp, #520]
  402b5c:	ldr	w19, [sp, #508]
  402b60:	b	402a48 <tigetstr@plt+0xbb8>
  402b64:	mov	x1, x22
  402b68:	add	x0, sp, #0x170
  402b6c:	bl	404e98 <tigetstr@plt+0x3008>
  402b70:	b	40293c <tigetstr@plt+0xaac>
  402b74:	cbz	w19, 402b5c <tigetstr@plt+0xccc>
  402b78:	cmp	w1, #0x7a
  402b7c:	b.ne	402a48 <tigetstr@plt+0xbb8>  // b.any
  402b80:	str	w19, [sp, #508]
  402b84:	b	402a48 <tigetstr@plt+0xbb8>
  402b88:	ldrsb	w0, [sp, #2085]
  402b8c:	tbnz	w0, #31, 402afc <tigetstr@plt+0xc6c>
  402b90:	add	x0, sp, #0x170
  402b94:	bl	403b98 <tigetstr@plt+0x1d08>
  402b98:	ldr	x0, [sp, #72]
  402b9c:	mov	w2, #0x0                   	// #0
  402ba0:	ldr	x1, [sp, #1056]
  402ba4:	str	x1, [sp, #488]
  402ba8:	bl	401c00 <fseek@plt>
  402bac:	ldr	w19, [sp, #508]
  402bb0:	ldr	x0, [sp, #1064]
  402bb4:	str	w0, [sp, #520]
  402bb8:	b	402a48 <tigetstr@plt+0xbb8>
  402bbc:	cbnz	w19, 402b80 <tigetstr@plt+0xcf0>
  402bc0:	mov	w19, #0x1                   	// #1
  402bc4:	b	402a48 <tigetstr@plt+0xbb8>
  402bc8:	cmp	w19, #0x0
  402bcc:	csinc	w19, w19, wzr, ne  // ne = any
  402bd0:	cmp	w1, #0x66
  402bd4:	b.ne	402be0 <tigetstr@plt+0xd50>  // b.any
  402bd8:	ldr	w0, [sp, #508]
  402bdc:	mul	w19, w19, w0
  402be0:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  402be4:	mov	w0, #0xd                   	// #13
  402be8:	ldr	x1, [x1, #680]
  402bec:	bl	401a60 <putc@plt>
  402bf0:	ldr	w0, [sp, #516]
  402bf4:	cbz	w0, 402c00 <tigetstr@plt+0xd70>
  402bf8:	add	x0, sp, #0x170
  402bfc:	bl	403f18 <tigetstr@plt+0x2088>
  402c00:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  402c04:	mov	w0, #0xa                   	// #10
  402c08:	ldr	x1, [x1, #680]
  402c0c:	bl	401a60 <putc@plt>
  402c10:	ldrb	w0, [sp, #2084]
  402c14:	tbnz	w0, #2, 40353c <tigetstr@plt+0x16ac>
  402c18:	sxtw	x3, w19
  402c1c:	adrp	x2, 407000 <tigetstr@plt+0x5170>
  402c20:	add	x2, x2, #0x5c8
  402c24:	mov	w4, #0x5                   	// #5
  402c28:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  402c2c:	mov	x0, #0x0                   	// #0
  402c30:	add	x1, x1, #0x5e0
  402c34:	bl	401d10 <dcngettext@plt>
  402c38:	mov	w1, w19
  402c3c:	bl	401dd0 <printf@plt>
  402c40:	ldrb	w0, [sp, #2084]
  402c44:	tbnz	w0, #2, 403530 <tigetstr@plt+0x16a0>
  402c48:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  402c4c:	mov	w0, #0xa                   	// #10
  402c50:	ldr	x1, [x1, #680]
  402c54:	bl	401a60 <putc@plt>
  402c58:	cmp	w19, #0x0
  402c5c:	b.gt	402c6c <tigetstr@plt+0xddc>
  402c60:	b	402b5c <tigetstr@plt+0xccc>
  402c64:	cmn	w0, #0x1
  402c68:	b.eq	403064 <tigetstr@plt+0x11d4>  // b.none
  402c6c:	ldr	x1, [sp, #488]
  402c70:	ldr	x0, [sp, #72]
  402c74:	add	x1, x1, #0x1
  402c78:	str	x1, [sp, #488]
  402c7c:	bl	401bb0 <getc@plt>
  402c80:	cmp	w0, #0xa
  402c84:	b.ne	402c64 <tigetstr@plt+0xdd4>  // b.any
  402c88:	ldr	w0, [sp, #520]
  402c8c:	sub	w19, w19, #0x1
  402c90:	add	w0, w0, #0x1
  402c94:	str	w0, [sp, #520]
  402c98:	b	402c58 <tigetstr@plt+0xdc8>
  402c9c:	cbz	w19, 402ca4 <tigetstr@plt+0xe14>
  402ca0:	str	w19, [sp, #512]
  402ca4:	ldr	w19, [sp, #512]
  402ca8:	b	402a48 <tigetstr@plt+0xbb8>
  402cac:	ldrsb	w0, [sp, #2085]
  402cb0:	tbnz	w0, #31, 403718 <tigetstr@plt+0x1888>
  402cb4:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  402cb8:	cmp	w19, #0x0
  402cbc:	csinc	w19, w19, wzr, ne  // ne = any
  402cc0:	mov	w0, #0xd                   	// #13
  402cc4:	ldr	x1, [x1, #680]
  402cc8:	bl	401a60 <putc@plt>
  402ccc:	ldr	w0, [sp, #516]
  402cd0:	cbz	w0, 402cdc <tigetstr@plt+0xe4c>
  402cd4:	add	x0, sp, #0x170
  402cd8:	bl	403f18 <tigetstr@plt+0x2088>
  402cdc:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  402ce0:	mov	w0, #0xa                   	// #10
  402ce4:	ldr	x1, [x1, #680]
  402ce8:	bl	401a60 <putc@plt>
  402cec:	ldrb	w0, [sp, #2084]
  402cf0:	tbnz	w0, #2, 403524 <tigetstr@plt+0x1694>
  402cf4:	sxtw	x3, w19
  402cf8:	adrp	x2, 407000 <tigetstr@plt+0x5170>
  402cfc:	add	x2, x2, #0x5a0
  402d00:	mov	w4, #0x5                   	// #5
  402d04:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  402d08:	mov	x0, #0x0                   	// #0
  402d0c:	add	x1, x1, #0x5b8
  402d10:	bl	401d10 <dcngettext@plt>
  402d14:	mov	w1, w19
  402d18:	bl	401dd0 <printf@plt>
  402d1c:	ldrb	w0, [sp, #2084]
  402d20:	tbnz	w0, #2, 403518 <tigetstr@plt+0x1688>
  402d24:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  402d28:	mov	w0, #0xa                   	// #10
  402d2c:	ldr	x1, [x1, #680]
  402d30:	bl	401a60 <putc@plt>
  402d34:	str	xzr, [sp, #488]
  402d38:	ldr	w4, [sp, #508]
  402d3c:	mov	w2, #0x0                   	// #0
  402d40:	ldrb	w5, [sp, #2085]
  402d44:	mov	x1, #0x0                   	// #0
  402d48:	ldr	w3, [sp, #520]
  402d4c:	ldr	x20, [sp, #72]
  402d50:	madd	w4, w19, w4, w4
  402d54:	tst	x5, #0x40
  402d58:	cset	w5, eq  // eq = none
  402d5c:	sub	w3, w3, w4
  402d60:	subs	w3, w3, w5
  402d64:	mov	x0, x20
  402d68:	csel	w19, w3, wzr, pl  // pl = nfrst
  402d6c:	bl	401c00 <fseek@plt>
  402d70:	str	wzr, [sp, #520]
  402d74:	mov	w1, w19
  402d78:	add	x0, sp, #0x170
  402d7c:	mov	x2, x20
  402d80:	bl	403a50 <tigetstr@plt+0x1bc0>
  402d84:	ldrb	w0, [sp, #2085]
  402d88:	ldr	w19, [sp, #508]
  402d8c:	tst	x0, #0x40
  402d90:	cinc	w19, w19, eq  // eq = none
  402d94:	b	402a48 <tigetstr@plt+0xbb8>
  402d98:	ldrsb	w0, [sp, #2085]
  402d9c:	tbnz	w0, #31, 402af4 <tigetstr@plt+0xc64>
  402da0:	ldr	w0, [sp, #508]
  402da4:	ldr	w1, [sp, #520]
  402da8:	sub	w2, w1, w0
  402dac:	cmp	w2, #0x0
  402db0:	b.le	403450 <tigetstr@plt+0x15c0>
  402db4:	add	w0, w0, #0x1
  402db8:	mov	w2, #0x2                   	// #2
  402dbc:	sdiv	w0, w0, w2
  402dc0:	sub	w24, w1, w0
  402dc4:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  402dc8:	add	x0, x0, #0xb78
  402dcc:	bl	401e10 <getenv@plt>
  402dd0:	mov	x19, x0
  402dd4:	cbz	x0, 402de0 <tigetstr@plt+0xf50>
  402dd8:	ldrsb	w0, [x0]
  402ddc:	cbnz	w0, 4034c0 <tigetstr@plt+0x1630>
  402de0:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  402de4:	add	x0, x0, #0xb80
  402de8:	bl	401e10 <getenv@plt>
  402dec:	mov	x19, x0
  402df0:	cbz	x0, 402dfc <tigetstr@plt+0xf6c>
  402df4:	ldrsb	w0, [x0]
  402df8:	cbnz	w0, 4034c0 <tigetstr@plt+0x1630>
  402dfc:	adrp	x19, 407000 <tigetstr@plt+0x5170>
  402e00:	add	x19, x19, #0x598
  402e04:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  402e08:	mov	w2, w24
  402e0c:	add	x0, sp, #0xa0
  402e10:	add	x1, x1, #0xb88
  402e14:	mov	w23, #0x1                   	// #1
  402e18:	bl	401a50 <sprintf@plt>
  402e1c:	add	x0, sp, #0x170
  402e20:	bl	4041d8 <tigetstr@plt+0x2348>
  402e24:	ldrsw	x4, [sp, #504]
  402e28:	mov	x1, x19
  402e2c:	ldr	x3, [sp, #528]
  402e30:	add	x2, sp, #0xa0
  402e34:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  402e38:	add	x0, x0, #0xb98
  402e3c:	ldr	x3, [x3, x4, lsl #3]
  402e40:	bl	401dd0 <printf@plt>
  402e44:	ldrsw	x0, [sp, #504]
  402e48:	ldr	x1, [sp, #528]
  402e4c:	lsl	x0, x0, #3
  402e50:	cbz	w23, 403554 <tigetstr@plt+0x16c4>
  402e54:	strb	wzr, [sp, #162]
  402e58:	add	x4, sp, #0xa0
  402e5c:	ldr	x5, [sp, #120]
  402e60:	mov	x3, x19
  402e64:	ldr	x6, [x1, x0]
  402e68:	mov	x2, x19
  402e6c:	mov	x1, x22
  402e70:	add	x0, sp, #0x170
  402e74:	mov	x7, #0x0                   	// #0
  402e78:	bl	404440 <tigetstr@plt+0x25b0>
  402e7c:	b	40293c <tigetstr@plt+0xaac>
  402e80:	ldrb	w0, [sp, #2085]
  402e84:	tbnz	w0, #6, 403548 <tigetstr@plt+0x16b8>
  402e88:	adrp	x23, 419000 <tigetstr@plt+0x17170>
  402e8c:	mov	w2, #0x5                   	// #5
  402e90:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  402e94:	mov	x0, #0x0                   	// #0
  402e98:	add	x1, x1, #0x630
  402e9c:	bl	401d70 <dcgettext@plt>
  402ea0:	ldr	x1, [x23, #680]
  402ea4:	adrp	x19, 407000 <tigetstr@plt+0x5170>
  402ea8:	add	x19, x19, #0x6b8
  402eac:	bl	4019e0 <fputs@plt>
  402eb0:	mov	x0, x19
  402eb4:	bl	401c30 <puts@plt>
  402eb8:	mov	w2, #0x5                   	// #5
  402ebc:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  402ec0:	mov	x0, #0x0                   	// #0
  402ec4:	add	x1, x1, #0x708
  402ec8:	bl	401d70 <dcgettext@plt>
  402ecc:	ldr	x1, [x23, #680]
  402ed0:	bl	4019e0 <fputs@plt>
  402ed4:	mov	x0, x19
  402ed8:	bl	401c30 <puts@plt>
  402edc:	mov	x1, x22
  402ee0:	add	x0, sp, #0x170
  402ee4:	bl	404288 <tigetstr@plt+0x23f8>
  402ee8:	b	40293c <tigetstr@plt+0xaac>
  402eec:	add	x0, sp, #0x170
  402ef0:	bl	4041d8 <tigetstr@plt+0x2348>
  402ef4:	ldr	w1, [sp, #520]
  402ef8:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  402efc:	add	x0, x0, #0x608
  402f00:	bl	401dd0 <printf@plt>
  402f04:	str	w0, [sp, #516]
  402f08:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  402f0c:	ldr	x0, [x1, #680]
  402f10:	bl	401d20 <fflush@plt>
  402f14:	b	40293c <tigetstr@plt+0xaac>
  402f18:	ldr	w2, [sp, #1072]
  402f1c:	orr	w0, w0, #0x4
  402f20:	strb	w0, [sp, #2086]
  402f24:	ldr	w19, [sp, #1076]
  402f28:	cmp	w2, #0x3a
  402f2c:	b.eq	402f50 <tigetstr@plt+0x10c0>  // b.none
  402f30:	sxtb	w1, w2
  402f34:	mov	w4, #0x0                   	// #0
  402f38:	and	w2, w2, #0xff
  402f3c:	b	4029f4 <tigetstr@plt+0xb64>
  402f40:	mov	x1, x22
  402f44:	add	x0, sp, #0x170
  402f48:	bl	404288 <tigetstr@plt+0x23f8>
  402f4c:	b	402930 <tigetstr@plt+0xaa0>
  402f50:	cmp	w3, #0x3a
  402f54:	b.eq	402f60 <tigetstr@plt+0x10d0>  // b.none
  402f58:	ldrsb	w2, [sp, #1080]
  402f5c:	b	402a2c <tigetstr@plt+0xb9c>
  402f60:	add	x0, sp, #0x170
  402f64:	bl	4041d8 <tigetstr@plt+0x2348>
  402f68:	mov	x1, x22
  402f6c:	add	x0, sp, #0x170
  402f70:	bl	404288 <tigetstr@plt+0x23f8>
  402f74:	b	40293c <tigetstr@plt+0xaac>
  402f78:	add	x0, sp, #0x170
  402f7c:	bl	403b98 <tigetstr@plt+0x1d08>
  402f80:	b	4027b0 <tigetstr@plt+0x920>
  402f84:	ldr	x0, [sp, #1032]
  402f88:	bl	401ca0 <free@plt>
  402f8c:	ldr	x19, [sp, #96]
  402f90:	mov	x0, x19
  402f94:	bl	403b48 <tigetstr@plt+0x1cb8>
  402f98:	ldr	x2, [sp, #72]
  402f9c:	mov	x4, x0
  402fa0:	mov	x1, x19
  402fa4:	add	x0, sp, #0x170
  402fa8:	mov	w3, #0x1                   	// #1
  402fac:	str	x4, [sp, #1032]
  402fb0:	bl	405220 <tigetstr@plt+0x3390>
  402fb4:	ldrb	w0, [sp, #2085]
  402fb8:	tbz	w0, #6, 403614 <tigetstr@plt+0x1784>
  402fbc:	ldr	w0, [sp, #108]
  402fc0:	subs	w0, w0, #0x1
  402fc4:	str	w0, [sp, #108]
  402fc8:	b.ne	402790 <tigetstr@plt+0x900>  // b.any
  402fcc:	b	4028a8 <tigetstr@plt+0xa18>
  402fd0:	ldrb	w3, [sp, #2087]
  402fd4:	add	x0, sp, #0x170
  402fd8:	ldr	w2, [sp, #108]
  402fdc:	ldr	x1, [sp, #72]
  402fe0:	orr	w3, w3, #0x8
  402fe4:	strb	w3, [sp, #2087]
  402fe8:	bl	405850 <tigetstr@plt+0x39c0>
  402fec:	ldrb	w0, [sp, #2087]
  402ff0:	and	w0, w0, #0xfffffff7
  402ff4:	strb	w0, [sp, #2087]
  402ff8:	b	4028a8 <tigetstr@plt+0xa18>
  402ffc:	ldr	w1, [sp, #104]
  403000:	add	x0, sp, #0x170
  403004:	ldr	x2, [sp, #72]
  403008:	bl	403a50 <tigetstr@plt+0x1bc0>
  40300c:	b	402778 <tigetstr@plt+0x8e8>
  403010:	mov	w3, #0x2f                  	// #47
  403014:	mov	w2, #0x4e                  	// #78
  403018:	add	x1, sp, #0xa0
  40301c:	add	x0, sp, #0x170
  403020:	bl	4048c8 <tigetstr@plt+0x2a38>
  403024:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  403028:	mov	w0, #0xd                   	// #13
  40302c:	ldr	x1, [x1, #672]
  403030:	bl	401a80 <fputc@plt>
  403034:	ldr	x0, [sp, #1032]
  403038:	bl	401ca0 <free@plt>
  40303c:	add	x0, sp, #0xa0
  403040:	bl	403b48 <tigetstr@plt+0x1cb8>
  403044:	ldr	x2, [sp, #72]
  403048:	mov	x4, x0
  40304c:	mov	w3, w19
  403050:	add	x1, sp, #0xa0
  403054:	add	x0, sp, #0x170
  403058:	str	x4, [sp, #1032]
  40305c:	bl	405220 <tigetstr@plt+0x3390>
  403060:	b	402ae8 <tigetstr@plt+0xc58>
  403064:	mov	w19, #0x0                   	// #0
  403068:	b	402a58 <tigetstr@plt+0xbc8>
  40306c:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  403070:	mov	w0, #0x3                   	// #3
  403074:	add	x1, x1, #0xbe8
  403078:	bl	401ad0 <signal@plt>
  40307c:	mov	w0, #0x2                   	// #2
  403080:	adrp	x1, 404000 <tigetstr@plt+0x2170>
  403084:	add	x1, x1, #0x778
  403088:	bl	401ad0 <signal@plt>
  40308c:	mov	w0, #0x1c                  	// #28
  403090:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  403094:	add	x1, x1, #0xac0
  403098:	bl	401ad0 <signal@plt>
  40309c:	mov	x1, #0x1                   	// #1
  4030a0:	mov	w0, #0x14                  	// #20
  4030a4:	bl	401ad0 <signal@plt>
  4030a8:	cbz	x0, 4035f4 <tigetstr@plt+0x1764>
  4030ac:	add	x2, sp, #0x170
  4030b0:	mov	w1, #0x0                   	// #0
  4030b4:	mov	w0, #0x2                   	// #2
  4030b8:	bl	401d50 <tcsetattr@plt>
  4030bc:	ldrsb	w0, [sp, #2085]
  4030c0:	tbz	w0, #31, 4021f4 <tigetstr@plt+0x364>
  4030c4:	ldrb	w0, [sp, #2086]
  4030c8:	tbnz	w0, #0, 4033f4 <tigetstr@plt+0x1564>
  4030cc:	ldr	x0, [sp, #72]
  4030d0:	bl	401bb0 <getc@plt>
  4030d4:	mov	w19, w0
  4030d8:	cmp	w0, #0xc
  4030dc:	b.eq	4034a0 <tigetstr@plt+0x1610>  // b.none
  4030e0:	ldr	x1, [sp, #72]
  4030e4:	bl	401cb0 <ungetc@plt>
  4030e8:	ldrb	w0, [sp, #2085]
  4030ec:	tst	x0, #0x40
  4030f0:	ccmn	w19, #0x1, #0x4, ne  // ne = any
  4030f4:	b.ne	4036ec <tigetstr@plt+0x185c>  // b.any
  4030f8:	ldr	w0, [sp, #92]
  4030fc:	cbnz	w0, 403694 <tigetstr@plt+0x1804>
  403100:	ldr	w0, [sp, #88]
  403104:	cbnz	w0, 403700 <tigetstr@plt+0x1870>
  403108:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  40310c:	ldr	w2, [sp, #108]
  403110:	add	x0, sp, #0x170
  403114:	ldr	x1, [x1, #688]
  403118:	bl	405850 <tigetstr@plt+0x39c0>
  40311c:	b	403400 <tigetstr@plt+0x1570>
  403120:	add	x2, sp, #0x98
  403124:	mov	x1, #0x5413                	// #21523
  403128:	mov	w0, #0x1                   	// #1
  40312c:	bl	401e60 <ioctl@plt>
  403130:	tbnz	w0, #31, 4035ac <tigetstr@plt+0x171c>
  403134:	ldrh	w0, [sp, #152]
  403138:	str	w0, [sp, #888]
  40313c:	cbz	w0, 403478 <tigetstr@plt+0x15e8>
  403140:	ldrh	w0, [sp, #154]
  403144:	str	w0, [sp, #1024]
  403148:	cbz	w0, 40348c <tigetstr@plt+0x15fc>
  40314c:	ldr	w0, [sp, #888]
  403150:	cmp	w0, #0x0
  403154:	b.gt	403430 <tigetstr@plt+0x15a0>
  403158:	ldrb	w0, [sp, #2085]
  40315c:	mov	w1, #0x18                  	// #24
  403160:	str	w1, [sp, #888]
  403164:	orr	w0, w0, #0x8
  403168:	strb	w0, [sp, #2085]
  40316c:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  403170:	add	x0, x0, #0xf38
  403174:	bl	401b70 <tigetflag@plt>
  403178:	cbz	w0, 403188 <tigetstr@plt+0x12f8>
  40317c:	ldrb	w0, [sp, #2084]
  403180:	eor	w0, w0, #0x10
  403184:	strb	w0, [sp, #2084]
  403188:	ldr	w0, [sp, #1024]
  40318c:	cmp	w0, #0x0
  403190:	b.le	403444 <tigetstr@plt+0x15b4>
  403194:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  403198:	add	x0, x0, #0xf40
  40319c:	bl	401b70 <tigetflag@plt>
  4031a0:	mov	w2, w0
  4031a4:	ldrb	w1, [sp, #2087]
  4031a8:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  4031ac:	add	x0, x0, #0xf48
  4031b0:	bfi	w1, w2, #4, #1
  4031b4:	strb	w1, [sp, #2087]
  4031b8:	bl	401b70 <tigetflag@plt>
  4031bc:	mov	w2, w0
  4031c0:	ldrb	w1, [sp, #2084]
  4031c4:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  4031c8:	add	x0, x0, #0xf50
  4031cc:	bfxil	w1, w2, #0, #1
  4031d0:	strb	w1, [sp, #2084]
  4031d4:	bl	401e90 <tigetstr@plt>
  4031d8:	mov	x1, x0
  4031dc:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  4031e0:	add	x0, x0, #0xf58
  4031e4:	str	x1, [sp, #904]
  4031e8:	bl	401e90 <tigetstr@plt>
  4031ec:	mov	x1, x0
  4031f0:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  4031f4:	add	x0, x0, #0xf60
  4031f8:	str	x1, [sp, #896]
  4031fc:	bl	401e90 <tigetstr@plt>
  403200:	mov	x1, x0
  403204:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  403208:	add	x0, x0, #0xf68
  40320c:	str	x1, [sp, #912]
  403210:	bl	401e90 <tigetstr@plt>
  403214:	mov	x1, x0
  403218:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  40321c:	add	x0, x0, #0xf70
  403220:	str	x1, [sp, #920]
  403224:	bl	401e30 <tigetnum@plt>
  403228:	cmp	w0, #0x0
  40322c:	b.le	40323c <tigetstr@plt+0x13ac>
  403230:	ldrb	w0, [sp, #2086]
  403234:	orr	w0, w0, #0x20
  403238:	strb	w0, [sp, #2086]
  40323c:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  403240:	add	x0, x0, #0xf78
  403244:	bl	401b70 <tigetflag@plt>
  403248:	cbz	w0, 403578 <tigetstr@plt+0x16e8>
  40324c:	ldrb	w0, [sp, #2084]
  403250:	and	w0, w0, #0xffffffdf
  403254:	strb	w0, [sp, #2084]
  403258:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  40325c:	add	x0, x0, #0xf88
  403260:	bl	401e90 <tigetstr@plt>
  403264:	cmp	x0, #0x0
  403268:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  40326c:	add	x1, x1, #0x28
  403270:	csel	x1, x1, x0, eq  // eq = none
  403274:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  403278:	add	x0, x0, #0xf90
  40327c:	str	x1, [sp, #944]
  403280:	bl	401e90 <tigetstr@plt>
  403284:	str	x0, [sp, #928]
  403288:	cbz	x0, 40333c <tigetstr@plt+0x14ac>
  40328c:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  403290:	add	x0, x0, #0xf98
  403294:	bl	401e90 <tigetstr@plt>
  403298:	str	x0, [sp, #936]
  40329c:	cbz	x0, 40333c <tigetstr@plt+0x14ac>
  4032a0:	ldrb	w0, [sp, #2087]
  4032a4:	and	w0, w0, #0xfffffffe
  4032a8:	strb	w0, [sp, #2087]
  4032ac:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  4032b0:	add	x0, x0, #0xfa0
  4032b4:	bl	401e90 <tigetstr@plt>
  4032b8:	str	x0, [sp, #960]
  4032bc:	cbz	x0, 4032c8 <tigetstr@plt+0x1438>
  4032c0:	ldrsb	w0, [x0]
  4032c4:	cbnz	w0, 403304 <tigetstr@plt+0x1474>
  4032c8:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  4032cc:	add	x0, x0, #0xfa8
  4032d0:	bl	401e90 <tigetstr@plt>
  4032d4:	str	x0, [sp, #968]
  4032d8:	cbz	x0, 403304 <tigetstr@plt+0x1474>
  4032dc:	add	x19, sp, #0x3d0
  4032e0:	mov	w2, #0x0                   	// #0
  4032e4:	mov	w1, #0x0                   	// #0
  4032e8:	bl	401b30 <tparm@plt>
  4032ec:	mov	x2, #0x27                  	// #39
  4032f0:	mov	x1, x0
  4032f4:	mov	x0, x19
  4032f8:	bl	401db0 <strncpy@plt>
  4032fc:	str	x19, [sp, #960]
  403300:	strb	wzr, [sp, #1015]
  403304:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  403308:	add	x0, x0, #0xfb0
  40330c:	bl	401e90 <tigetstr@plt>
  403310:	mov	x1, x0
  403314:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  403318:	add	x0, x0, #0xfb8
  40331c:	str	x1, [sp, #1016]
  403320:	bl	401e90 <tigetstr@plt>
  403324:	cmp	x0, #0x0
  403328:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  40332c:	add	x1, x1, #0xfc0
  403330:	csel	x0, x1, x0, eq  // eq = none
  403334:	str	x0, [sp, #952]
  403338:	b	40252c <tigetstr@plt+0x69c>
  40333c:	ldr	x0, [sp, #944]
  403340:	ldrsb	w0, [x0]
  403344:	cbnz	w0, 4032a0 <tigetstr@plt+0x1410>
  403348:	ldr	x0, [sp, #912]
  40334c:	str	x0, [sp, #928]
  403350:	cbz	x0, 40364c <tigetstr@plt+0x17bc>
  403354:	ldr	x0, [sp, #920]
  403358:	str	x0, [sp, #936]
  40335c:	cbz	x0, 40364c <tigetstr@plt+0x17bc>
  403360:	ldrb	w0, [sp, #2086]
  403364:	ldrb	w1, [sp, #2087]
  403368:	ubfx	x0, x0, #5, #1
  40336c:	bfxil	w1, w0, #0, #1
  403370:	strb	w1, [sp, #2087]
  403374:	b	4032ac <tigetstr@plt+0x141c>
  403378:	str	x19, [sp, #72]
  40337c:	b	402758 <tigetstr@plt+0x8c8>
  403380:	add	x0, sp, #0x170
  403384:	bl	4041d8 <tigetstr@plt+0x2348>
  403388:	ldr	x0, [sp, #912]
  40338c:	cbz	x0, 403458 <tigetstr@plt+0x15c8>
  403390:	ldr	x1, [sp, #920]
  403394:	cbz	x1, 403458 <tigetstr@plt+0x15c8>
  403398:	bl	401a40 <putp@plt>
  40339c:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4033a0:	add	x1, x1, #0xba8
  4033a4:	mov	w2, #0x5                   	// #5
  4033a8:	mov	x0, #0x0                   	// #0
  4033ac:	bl	401d70 <dcgettext@plt>
  4033b0:	bl	401dd0 <printf@plt>
  4033b4:	ldrb	w1, [sp, #2086]
  4033b8:	ubfx	x1, x1, #5, #1
  4033bc:	add	w1, w0, w1, lsl #1
  4033c0:	str	w1, [sp, #516]
  4033c4:	ldr	x0, [sp, #920]
  4033c8:	bl	401a40 <putp@plt>
  4033cc:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  4033d0:	ldr	x0, [x0, #680]
  4033d4:	bl	401d20 <fflush@plt>
  4033d8:	b	40293c <tigetstr@plt+0xaac>
  4033dc:	ldrb	w1, [sp, #2084]
  4033e0:	mov	w2, #0xffffffd7            	// #-41
  4033e4:	and	w1, w1, w2
  4033e8:	orr	w1, w1, #0x8
  4033ec:	strb	w1, [sp, #2084]
  4033f0:	b	402500 <tigetstr@plt+0x670>
  4033f4:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  4033f8:	ldr	x0, [x0, #688]
  4033fc:	bl	403cf8 <tigetstr@plt+0x1e68>
  403400:	ldrb	w0, [sp, #2085]
  403404:	ldr	w1, [sp, #112]
  403408:	and	w0, w0, #0x7e
  40340c:	strb	w0, [sp, #2085]
  403410:	add	w1, w1, #0x1
  403414:	str	w1, [sp, #112]
  403418:	b	4021f4 <tigetstr@plt+0x364>
  40341c:	mov	w0, #0x0                   	// #0
  403420:	bl	404778 <tigetstr@plt+0x28e8>
  403424:	ldr	x0, [sp, #904]
  403428:	bl	401a40 <putp@plt>
  40342c:	b	402860 <tigetstr@plt+0x9d0>
  403430:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  403434:	add	x0, x0, #0xf30
  403438:	bl	401b70 <tigetflag@plt>
  40343c:	cbnz	w0, 403158 <tigetstr@plt+0x12c8>
  403440:	b	40316c <tigetstr@plt+0x12dc>
  403444:	mov	w0, #0x50                  	// #80
  403448:	str	w0, [sp, #1024]
  40344c:	b	403194 <tigetstr@plt+0x1304>
  403450:	mov	w24, #0x1                   	// #1
  403454:	b	402dc4 <tigetstr@plt+0xf34>
  403458:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  40345c:	add	x1, x1, #0xba8
  403460:	mov	w2, #0x5                   	// #5
  403464:	mov	x0, #0x0                   	// #0
  403468:	bl	401d70 <dcgettext@plt>
  40346c:	bl	401dd0 <printf@plt>
  403470:	str	w0, [sp, #516]
  403474:	b	4033cc <tigetstr@plt+0x153c>
  403478:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  40347c:	add	x0, x0, #0xf20
  403480:	bl	401e30 <tigetnum@plt>
  403484:	str	w0, [sp, #888]
  403488:	b	403140 <tigetstr@plt+0x12b0>
  40348c:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  403490:	add	x0, x0, #0xf28
  403494:	bl	401e30 <tigetnum@plt>
  403498:	str	w0, [sp, #1024]
  40349c:	b	40314c <tigetstr@plt+0x12bc>
  4034a0:	add	x0, sp, #0x170
  4034a4:	bl	403b98 <tigetstr@plt+0x1d08>
  4034a8:	b	4030f8 <tigetstr@plt+0x1268>
  4034ac:	ldr	x1, [x19, #680]
  4034b0:	mov	w0, #0xa                   	// #10
  4034b4:	bl	401a60 <putc@plt>
  4034b8:	str	wzr, [sp, #516]
  4034bc:	b	402828 <tigetstr@plt+0x998>
  4034c0:	mov	w1, #0x2f                  	// #47
  4034c4:	mov	x0, x19
  4034c8:	bl	401be0 <strrchr@plt>
  4034cc:	cmp	x0, #0x0
  4034d0:	csinc	x23, x19, x0, eq  // eq = none
  4034d4:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4034d8:	mov	x0, x23
  4034dc:	add	x1, x1, #0x598
  4034e0:	bl	401c60 <strcmp@plt>
  4034e4:	cbz	w0, 402e04 <tigetstr@plt+0xf74>
  4034e8:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  4034ec:	mov	x0, x23
  4034f0:	add	x1, x1, #0x78
  4034f4:	bl	401c60 <strcmp@plt>
  4034f8:	cbz	w0, 402e04 <tigetstr@plt+0xf74>
  4034fc:	mov	w2, w24
  403500:	add	x0, sp, #0xa0
  403504:	mov	w23, #0x0                   	// #0
  403508:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  40350c:	add	x1, x1, #0xb90
  403510:	bl	401a50 <sprintf@plt>
  403514:	b	402e1c <tigetstr@plt+0xf8c>
  403518:	ldr	x0, [sp, #904]
  40351c:	bl	401a40 <putp@plt>
  403520:	b	402d24 <tigetstr@plt+0xe94>
  403524:	ldr	x0, [sp, #904]
  403528:	bl	401a40 <putp@plt>
  40352c:	b	402cf4 <tigetstr@plt+0xe64>
  403530:	ldr	x0, [sp, #904]
  403534:	bl	401a40 <putp@plt>
  403538:	b	402c48 <tigetstr@plt+0xdb8>
  40353c:	ldr	x0, [sp, #904]
  403540:	bl	401a40 <putp@plt>
  403544:	b	402c18 <tigetstr@plt+0xd88>
  403548:	add	x0, sp, #0x170
  40354c:	bl	403b98 <tigetstr@plt+0x1d08>
  403550:	b	402e88 <tigetstr@plt+0xff8>
  403554:	ldr	x5, [x1, x0]
  403558:	add	x4, sp, #0xa0
  40355c:	mov	x3, x19
  403560:	mov	x2, x19
  403564:	mov	x1, x22
  403568:	add	x0, sp, #0x170
  40356c:	mov	x6, #0x0                   	// #0
  403570:	bl	404440 <tigetstr@plt+0x25b0>
  403574:	b	40293c <tigetstr@plt+0xaac>
  403578:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  40357c:	add	x0, x0, #0xf80
  403580:	bl	401b70 <tigetflag@plt>
  403584:	cbnz	w0, 40324c <tigetstr@plt+0x13bc>
  403588:	b	403258 <tigetstr@plt+0x13c8>
  40358c:	sub	w1, w1, #0xe
  403590:	adrp	x2, 408000 <tigetstr@plt+0x6170>
  403594:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  403598:	add	x2, x2, #0x28
  40359c:	add	x0, x0, #0x3f0
  4035a0:	bl	401dd0 <printf@plt>
  4035a4:	str	wzr, [sp, #516]
  4035a8:	b	402828 <tigetstr@plt+0x998>
  4035ac:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  4035b0:	add	x0, x0, #0xf20
  4035b4:	bl	401e30 <tigetnum@plt>
  4035b8:	mov	w1, w0
  4035bc:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  4035c0:	add	x0, x0, #0xf28
  4035c4:	str	w1, [sp, #888]
  4035c8:	bl	401e30 <tigetnum@plt>
  4035cc:	str	w0, [sp, #1024]
  4035d0:	b	40314c <tigetstr@plt+0x12bc>
  4035d4:	mov	w2, #0x5                   	// #5
  4035d8:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  4035dc:	mov	x0, #0x0                   	// #0
  4035e0:	add	x1, x1, #0x10
  4035e4:	bl	401d70 <dcgettext@plt>
  4035e8:	mov	x1, x20
  4035ec:	bl	401dd0 <printf@plt>
  4035f0:	b	4028d4 <tigetstr@plt+0xa44>
  4035f4:	adrp	x1, 404000 <tigetstr@plt+0x2170>
  4035f8:	mov	w0, #0x14                  	// #20
  4035fc:	add	x1, x1, #0x98
  403600:	bl	401ad0 <signal@plt>
  403604:	ldrb	w0, [sp, #2084]
  403608:	eor	w0, w0, #0x2
  40360c:	strb	w0, [sp, #2084]
  403610:	b	4030ac <tigetstr@plt+0x121c>
  403614:	ldr	w0, [sp, #108]
  403618:	cbnz	w0, 402788 <tigetstr@plt+0x8f8>
  40361c:	b	4028a8 <tigetstr@plt+0xa18>
  403620:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  403624:	ldr	x0, [x0, #680]
  403628:	bl	401d20 <fflush@plt>
  40362c:	mov	w2, #0x5                   	// #5
  403630:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  403634:	mov	x0, #0x0                   	// #0
  403638:	add	x1, x1, #0x38
  40363c:	bl	401d70 <dcgettext@plt>
  403640:	mov	x1, x20
  403644:	bl	401c70 <warn@plt>
  403648:	b	4028d4 <tigetstr@plt+0xa44>
  40364c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  403650:	add	x0, x0, #0x28
  403654:	str	x0, [sp, #928]
  403658:	str	x0, [sp, #936]
  40365c:	b	4032ac <tigetstr@plt+0x141c>
  403660:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  403664:	ldr	x0, [x0, #680]
  403668:	bl	401d20 <fflush@plt>
  40366c:	ldrb	w0, [sp, #2084]
  403670:	tbnz	w0, #2, 4036e0 <tigetstr@plt+0x1850>
  403674:	mov	w2, #0x5                   	// #5
  403678:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  40367c:	mov	x0, #0x0                   	// #0
  403680:	add	x1, x1, #0xff8
  403684:	bl	401d70 <dcgettext@plt>
  403688:	mov	x1, x20
  40368c:	bl	401c70 <warn@plt>
  403690:	b	4028d4 <tigetstr@plt+0xa44>
  403694:	ldr	x0, [sp, #1032]
  403698:	bl	401ca0 <free@plt>
  40369c:	ldr	x19, [sp, #96]
  4036a0:	mov	x0, x19
  4036a4:	bl	403b48 <tigetstr@plt+0x1cb8>
  4036a8:	adrp	x2, 419000 <tigetstr@plt+0x17170>
  4036ac:	mov	x4, x0
  4036b0:	mov	x1, x19
  4036b4:	add	x0, sp, #0x170
  4036b8:	ldr	x2, [x2, #688]
  4036bc:	mov	w3, #0x1                   	// #1
  4036c0:	str	x4, [sp, #1032]
  4036c4:	bl	405220 <tigetstr@plt+0x3390>
  4036c8:	ldrb	w0, [sp, #2085]
  4036cc:	ldr	w1, [sp, #108]
  4036d0:	ubfx	x0, x0, #6, #1
  4036d4:	sub	w0, w1, w0
  4036d8:	str	w0, [sp, #108]
  4036dc:	b	403108 <tigetstr@plt+0x1278>
  4036e0:	ldr	x0, [sp, #904]
  4036e4:	bl	401a40 <putp@plt>
  4036e8:	b	403674 <tigetstr@plt+0x17e4>
  4036ec:	ldrb	w0, [sp, #2084]
  4036f0:	tbz	w0, #2, 4034a0 <tigetstr@plt+0x1610>
  4036f4:	ldr	x0, [sp, #960]
  4036f8:	bl	401a40 <putp@plt>
  4036fc:	b	4030f8 <tigetstr@plt+0x1268>
  403700:	adrp	x2, 419000 <tigetstr@plt+0x17170>
  403704:	ldr	w1, [sp, #104]
  403708:	add	x0, sp, #0x170
  40370c:	ldr	x2, [x2, #688]
  403710:	bl	403a50 <tigetstr@plt+0x1bc0>
  403714:	b	403108 <tigetstr@plt+0x1278>
  403718:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  40371c:	mov	w0, #0x7                   	// #7
  403720:	mov	w19, #0xffffffff            	// #-1
  403724:	ldr	x1, [x1, #672]
  403728:	bl	401a80 <fputc@plt>
  40372c:	str	w19, [sp, #108]
  403730:	b	402778 <tigetstr@plt+0x8e8>
  403734:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  403738:	mov	x2, x20
  40373c:	add	x1, x1, #0x4c0
  403740:	mov	w0, #0x1                   	// #1
  403744:	bl	401e50 <err@plt>
  403748:	mov	w2, #0x5                   	// #5
  40374c:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  403750:	add	x1, x1, #0x610
  403754:	bl	401d70 <dcgettext@plt>
  403758:	mov	x1, x0
  40375c:	add	x0, sp, #0x170
  403760:	bl	404820 <tigetstr@plt+0x2990>
  403764:	mov	x29, #0x0                   	// #0
  403768:	mov	x30, #0x0                   	// #0
  40376c:	mov	x5, x0
  403770:	ldr	x1, [sp]
  403774:	add	x2, sp, #0x8
  403778:	mov	x6, sp
  40377c:	movz	x0, #0x0, lsl #48
  403780:	movk	x0, #0x0, lsl #32
  403784:	movk	x0, #0x40, lsl #16
  403788:	movk	x0, #0x1ea0
  40378c:	movz	x3, #0x0, lsl #48
  403790:	movk	x3, #0x0, lsl #32
  403794:	movk	x3, #0x40, lsl #16
  403798:	movk	x3, #0x7230
  40379c:	movz	x4, #0x0, lsl #48
  4037a0:	movk	x4, #0x0, lsl #32
  4037a4:	movk	x4, #0x40, lsl #16
  4037a8:	movk	x4, #0x72b0
  4037ac:	bl	401b60 <__libc_start_main@plt>
  4037b0:	bl	401c10 <abort@plt>
  4037b4:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4037b8:	ldr	x0, [x0, #4064]
  4037bc:	cbz	x0, 4037c4 <tigetstr@plt+0x1934>
  4037c0:	b	401bf0 <__gmon_start__@plt>
  4037c4:	ret
  4037c8:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  4037cc:	add	x0, x0, #0x2a0
  4037d0:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  4037d4:	add	x1, x1, #0x2a0
  4037d8:	cmp	x1, x0
  4037dc:	b.eq	4037f4 <tigetstr@plt+0x1964>  // b.none
  4037e0:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4037e4:	ldr	x1, [x1, #736]
  4037e8:	cbz	x1, 4037f4 <tigetstr@plt+0x1964>
  4037ec:	mov	x16, x1
  4037f0:	br	x16
  4037f4:	ret
  4037f8:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  4037fc:	add	x0, x0, #0x2a0
  403800:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  403804:	add	x1, x1, #0x2a0
  403808:	sub	x1, x1, x0
  40380c:	lsr	x2, x1, #63
  403810:	add	x1, x2, x1, asr #3
  403814:	cmp	xzr, x1, asr #1
  403818:	asr	x1, x1, #1
  40381c:	b.eq	403834 <tigetstr@plt+0x19a4>  // b.none
  403820:	adrp	x2, 407000 <tigetstr@plt+0x5170>
  403824:	ldr	x2, [x2, #744]
  403828:	cbz	x2, 403834 <tigetstr@plt+0x19a4>
  40382c:	mov	x16, x2
  403830:	br	x16
  403834:	ret
  403838:	stp	x29, x30, [sp, #-32]!
  40383c:	mov	x29, sp
  403840:	str	x19, [sp, #16]
  403844:	adrp	x19, 419000 <tigetstr@plt+0x17170>
  403848:	ldrb	w0, [x19, #704]
  40384c:	cbnz	w0, 40385c <tigetstr@plt+0x19cc>
  403850:	bl	4037c8 <tigetstr@plt+0x1938>
  403854:	mov	w0, #0x1                   	// #1
  403858:	strb	w0, [x19, #704]
  40385c:	ldr	x19, [sp, #16]
  403860:	ldp	x29, x30, [sp], #32
  403864:	ret
  403868:	b	4037f8 <tigetstr@plt+0x1968>
  40386c:	nop
  403870:	stp	x29, x30, [sp, #-32]!
  403874:	mov	x29, sp
  403878:	str	x19, [sp, #16]
  40387c:	mov	x19, x1
  403880:	mov	x1, #0x200                 	// #512
  403884:	movk	x1, #0x2001, lsl #32
  403888:	ldrsb	w2, [x19]
  40388c:	cbz	w2, 4038ec <tigetstr@plt+0x1a5c>
  403890:	mov	w5, #0x0                   	// #0
  403894:	mov	x4, #0x1                   	// #1
  403898:	b	4038b0 <tigetstr@plt+0x1a20>
  40389c:	ldrb	w2, [x0, #1716]
  4038a0:	orr	w2, w2, #0x4
  4038a4:	strb	w2, [x0, #1716]
  4038a8:	ldrsb	w2, [x19, #1]!
  4038ac:	cbz	w2, 4038ec <tigetstr@plt+0x1a5c>
  4038b0:	cmp	w2, #0x66
  4038b4:	b.eq	403a30 <tigetstr@plt+0x1ba0>  // b.none
  4038b8:	b.gt	403968 <tigetstr@plt+0x1ad8>
  4038bc:	cmp	w2, #0x56
  4038c0:	b.eq	403a00 <tigetstr@plt+0x1b70>  // b.none
  4038c4:	b.le	4038f8 <tigetstr@plt+0x1a68>
  4038c8:	cmp	w2, #0x63
  4038cc:	b.eq	40389c <tigetstr@plt+0x1a0c>  // b.none
  4038d0:	cmp	w2, #0x64
  4038d4:	b.ne	403914 <tigetstr@plt+0x1a84>  // b.any
  4038d8:	ldrb	w2, [x0, #1718]
  4038dc:	orr	w2, w2, #0xffffff80
  4038e0:	strb	w2, [x0, #1718]
  4038e4:	ldrsb	w2, [x19, #1]!
  4038e8:	cbnz	w2, 4038b0 <tigetstr@plt+0x1a20>
  4038ec:	ldr	x19, [sp, #16]
  4038f0:	ldp	x29, x30, [sp], #32
  4038f4:	ret
  4038f8:	cmp	w2, #0x2d
  4038fc:	b.gt	40398c <tigetstr@plt+0x1afc>
  403900:	cmp	w2, #0x8
  403904:	b.le	403914 <tigetstr@plt+0x1a84>
  403908:	lsl	x2, x4, x2
  40390c:	tst	x2, x1
  403910:	b.ne	4038a8 <tigetstr@plt+0x1a18>  // b.any
  403914:	mov	w2, #0x5                   	// #5
  403918:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  40391c:	mov	x0, #0x0                   	// #0
  403920:	add	x1, x1, #0x318
  403924:	bl	401d70 <dcgettext@plt>
  403928:	mov	x1, x19
  40392c:	bl	401d30 <warnx@plt>
  403930:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  403934:	mov	w2, #0x5                   	// #5
  403938:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  40393c:	add	x1, x1, #0x330
  403940:	ldr	x19, [x0, #672]
  403944:	mov	x0, #0x0                   	// #0
  403948:	bl	401d70 <dcgettext@plt>
  40394c:	mov	x1, x0
  403950:	adrp	x2, 419000 <tigetstr@plt+0x17170>
  403954:	mov	x0, x19
  403958:	ldr	x2, [x2, #696]
  40395c:	bl	401e40 <fprintf@plt>
  403960:	mov	w0, #0x1                   	// #1
  403964:	bl	4019f0 <exit@plt>
  403968:	cmp	w2, #0x73
  40396c:	b.eq	4039f0 <tigetstr@plt+0x1b60>  // b.none
  403970:	b.le	4039c0 <tigetstr@plt+0x1b30>
  403974:	cmp	w2, #0x75
  403978:	b.ne	403914 <tigetstr@plt+0x1a84>  // b.any
  40397c:	ldrb	w2, [x0, #1716]
  403980:	and	w2, w2, #0xffffffdf
  403984:	strb	w2, [x0, #1716]
  403988:	b	4038a8 <tigetstr@plt+0x1a18>
  40398c:	sub	w3, w2, #0x30
  403990:	and	w3, w3, #0xff
  403994:	cmp	w3, #0x9
  403998:	b.hi	403914 <tigetstr@plt+0x1a84>  // b.pmore
  40399c:	cbz	w5, 403a40 <tigetstr@plt+0x1bb0>
  4039a0:	ldr	w5, [x0, #140]
  4039a4:	add	w5, w5, w5, lsl #2
  4039a8:	lsl	w5, w5, #1
  4039ac:	add	w2, w2, w5
  4039b0:	mov	w5, #0x1                   	// #1
  4039b4:	sub	w2, w2, #0x30
  4039b8:	str	w2, [x0, #140]
  4039bc:	b	4038a8 <tigetstr@plt+0x1a18>
  4039c0:	cmp	w2, #0x6c
  4039c4:	b.ne	4039d8 <tigetstr@plt+0x1b48>  // b.any
  4039c8:	ldrb	w2, [x0, #1718]
  4039cc:	and	w2, w2, #0xffffffbf
  4039d0:	strb	w2, [x0, #1718]
  4039d4:	b	4038a8 <tigetstr@plt+0x1a18>
  4039d8:	cmp	w2, #0x70
  4039dc:	b.ne	403914 <tigetstr@plt+0x1a84>  // b.any
  4039e0:	ldrb	w2, [x0, #1717]
  4039e4:	orr	w2, w2, #0x40
  4039e8:	strb	w2, [x0, #1717]
  4039ec:	b	4038a8 <tigetstr@plt+0x1a18>
  4039f0:	ldrb	w2, [x0, #1718]
  4039f4:	orr	w2, w2, #0x8
  4039f8:	strb	w2, [x0, #1718]
  4039fc:	b	4038a8 <tigetstr@plt+0x1a18>
  403a00:	mov	w2, #0x5                   	// #5
  403a04:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  403a08:	mov	x0, #0x0                   	// #0
  403a0c:	add	x1, x1, #0x2f0
  403a10:	bl	401d70 <dcgettext@plt>
  403a14:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  403a18:	adrp	x2, 407000 <tigetstr@plt+0x5170>
  403a1c:	add	x2, x2, #0x300
  403a20:	ldr	x1, [x1, #696]
  403a24:	bl	401dd0 <printf@plt>
  403a28:	mov	w0, #0x0                   	// #0
  403a2c:	bl	4019f0 <exit@plt>
  403a30:	ldrb	w2, [x0, #1717]
  403a34:	and	w2, w2, #0xfffffffd
  403a38:	strb	w2, [x0, #1717]
  403a3c:	b	4038a8 <tigetstr@plt+0x1a18>
  403a40:	str	wzr, [x0, #140]
  403a44:	ldrsb	w2, [x19]
  403a48:	b	4039ac <tigetstr@plt+0x1b1c>
  403a4c:	nop
  403a50:	stp	x29, x30, [sp, #-48]!
  403a54:	cmp	w1, #0x0
  403a58:	mov	x29, sp
  403a5c:	stp	x19, x20, [sp, #16]
  403a60:	mov	x19, x0
  403a64:	mov	x20, x2
  403a68:	str	x21, [sp, #32]
  403a6c:	mov	w21, w1
  403a70:	b.gt	403a80 <tigetstr@plt+0x1bf0>
  403a74:	b	403ab0 <tigetstr@plt+0x1c20>
  403a78:	cmn	w0, #0x1
  403a7c:	b.eq	403ab0 <tigetstr@plt+0x1c20>  // b.none
  403a80:	ldr	x3, [x19, #120]
  403a84:	mov	x0, x20
  403a88:	add	x3, x3, #0x1
  403a8c:	str	x3, [x19, #120]
  403a90:	bl	401bb0 <getc@plt>
  403a94:	cmp	w0, #0xa
  403a98:	b.ne	403a78 <tigetstr@plt+0x1be8>  // b.any
  403a9c:	ldr	w0, [x19, #152]
  403aa0:	subs	w21, w21, #0x1
  403aa4:	add	w0, w0, #0x1
  403aa8:	str	w0, [x19, #152]
  403aac:	b.ne	403a80 <tigetstr@plt+0x1bf0>  // b.any
  403ab0:	ldp	x19, x20, [sp, #16]
  403ab4:	ldr	x21, [sp, #32]
  403ab8:	ldp	x29, x30, [sp], #48
  403abc:	ret
  403ac0:	stp	x29, x30, [sp, #-32]!
  403ac4:	mov	x1, #0x1                   	// #1
  403ac8:	mov	w0, #0x1c                  	// #28
  403acc:	mov	x29, sp
  403ad0:	bl	401ad0 <signal@plt>
  403ad4:	add	x2, sp, #0x18
  403ad8:	mov	x1, #0x5413                	// #21523
  403adc:	mov	w0, #0x1                   	// #1
  403ae0:	bl	401e60 <ioctl@plt>
  403ae4:	cmn	w0, #0x1
  403ae8:	b.eq	403b2c <tigetstr@plt+0x1c9c>  // b.none
  403aec:	ldrh	w0, [sp, #24]
  403af0:	cbz	w0, 403b18 <tigetstr@plt+0x1c88>
  403af4:	adrp	x2, 419000 <tigetstr@plt+0x17170>
  403af8:	asr	w1, w0, #1
  403afc:	sub	w1, w1, #0x1
  403b00:	sub	w3, w0, #0x1
  403b04:	ldr	x2, [x2, #712]
  403b08:	cmp	w1, #0x0
  403b0c:	csinc	w1, w1, wzr, gt
  403b10:	stp	w3, w1, [x2, #140]
  403b14:	str	w0, [x2, #520]
  403b18:	ldrh	w0, [sp, #26]
  403b1c:	cbz	w0, 403b2c <tigetstr@plt+0x1c9c>
  403b20:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  403b24:	ldr	x1, [x1, #712]
  403b28:	str	w0, [x1, #656]
  403b2c:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  403b30:	mov	w0, #0x1c                  	// #28
  403b34:	add	x1, x1, #0xac0
  403b38:	bl	401ad0 <signal@plt>
  403b3c:	ldp	x29, x30, [sp], #32
  403b40:	ret
  403b44:	nop
  403b48:	stp	x29, x30, [sp, #-16]!
  403b4c:	mov	x29, sp
  403b50:	cbz	x0, 403b64 <tigetstr@plt+0x1cd4>
  403b54:	bl	401bc0 <strdup@plt>
  403b58:	cbz	x0, 403b84 <tigetstr@plt+0x1cf4>
  403b5c:	ldp	x29, x30, [sp], #16
  403b60:	ret
  403b64:	adrp	x3, 408000 <tigetstr@plt+0x6170>
  403b68:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  403b6c:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  403b70:	add	x3, x3, #0x288
  403b74:	add	x1, x1, #0x358
  403b78:	add	x0, x0, #0x370
  403b7c:	mov	w2, #0x4a                  	// #74
  403b80:	bl	401de0 <__assert_fail@plt>
  403b84:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  403b88:	mov	w0, #0x1                   	// #1
  403b8c:	add	x1, x1, #0x378
  403b90:	bl	401e50 <err@plt>
  403b94:	nop
  403b98:	stp	x29, x30, [sp, #-32]!
  403b9c:	mov	x29, sp
  403ba0:	str	x19, [sp, #16]
  403ba4:	mov	x19, x0
  403ba8:	ldr	x0, [x0, #528]
  403bac:	cbz	x0, 403bb8 <tigetstr@plt+0x1d28>
  403bb0:	ldrb	w1, [x19, #1717]
  403bb4:	tbz	w1, #3, 403bc4 <tigetstr@plt+0x1d34>
  403bb8:	ldr	x19, [sp, #16]
  403bbc:	ldp	x29, x30, [sp], #32
  403bc0:	ret
  403bc4:	bl	401a40 <putp@plt>
  403bc8:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  403bcc:	mov	w0, #0xd                   	// #13
  403bd0:	ldr	x1, [x1, #680]
  403bd4:	bl	401a60 <putc@plt>
  403bd8:	str	wzr, [x19, #148]
  403bdc:	ldr	x19, [sp, #16]
  403be0:	ldp	x29, x30, [sp], #32
  403be4:	ret
  403be8:	stp	x29, x30, [sp, #-32]!
  403bec:	mov	x1, #0x1                   	// #1
  403bf0:	mov	w0, #0x3                   	// #3
  403bf4:	mov	x29, sp
  403bf8:	stp	x19, x20, [sp, #16]
  403bfc:	adrp	x19, 419000 <tigetstr@plt+0x17170>
  403c00:	bl	401ad0 <signal@plt>
  403c04:	ldr	x0, [x19, #712]
  403c08:	ldrb	w1, [x0, #1719]
  403c0c:	tbz	w1, #2, 403c3c <tigetstr@plt+0x1dac>
  403c10:	ldr	w0, [x0, #1716]
  403c14:	and	w0, w0, #0xffe000
  403c18:	and	w0, w0, #0xff803fff
  403c1c:	cmp	w0, #0x2, lsl #12
  403c20:	b.eq	403c7c <tigetstr@plt+0x1dec>  // b.none
  403c24:	ldp	x19, x20, [sp, #16]
  403c28:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  403c2c:	ldp	x29, x30, [sp], #32
  403c30:	add	x1, x1, #0xbe8
  403c34:	mov	w0, #0x3                   	// #3
  403c38:	b	401ad0 <signal@plt>
  403c3c:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  403c40:	mov	w0, #0xa                   	// #10
  403c44:	ldr	x1, [x1, #680]
  403c48:	bl	401a60 <putc@plt>
  403c4c:	ldr	x0, [x19, #712]
  403c50:	ldrb	w1, [x0, #1718]
  403c54:	tbz	w1, #4, 403cd8 <tigetstr@plt+0x1e48>
  403c58:	ldrb	w1, [x0, #1717]
  403c5c:	orr	w1, w1, #0x10
  403c60:	strb	w1, [x0, #1717]
  403c64:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  403c68:	mov	w0, #0x3                   	// #3
  403c6c:	ldp	x19, x20, [sp, #16]
  403c70:	add	x1, x1, #0xbe8
  403c74:	ldp	x29, x30, [sp], #32
  403c78:	b	401ad0 <signal@plt>
  403c7c:	adrp	x3, 419000 <tigetstr@plt+0x17170>
  403c80:	mov	w2, #0x5                   	// #5
  403c84:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  403c88:	mov	x0, #0x0                   	// #0
  403c8c:	ldr	x20, [x3, #672]
  403c90:	add	x1, x1, #0x390
  403c94:	bl	401d70 <dcgettext@plt>
  403c98:	mov	x1, x0
  403c9c:	mov	x0, x20
  403ca0:	bl	401e40 <fprintf@plt>
  403ca4:	ldr	x1, [x19, #712]
  403ca8:	ldrb	w2, [x1, #1717]
  403cac:	ldr	w3, [x1, #148]
  403cb0:	and	w2, w2, #0xffffffdf
  403cb4:	strb	w2, [x1, #1717]
  403cb8:	add	w3, w3, w0
  403cbc:	str	w3, [x1, #148]
  403cc0:	ldp	x19, x20, [sp, #16]
  403cc4:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  403cc8:	ldp	x29, x30, [sp], #32
  403ccc:	add	x1, x1, #0xbe8
  403cd0:	mov	w0, #0x3                   	// #3
  403cd4:	b	401ad0 <signal@plt>
  403cd8:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  403cdc:	mov	w0, #0x3                   	// #3
  403ce0:	add	x1, x1, #0xbe8
  403ce4:	bl	401ad0 <signal@plt>
  403ce8:	ldr	x0, [x19, #712]
  403cec:	mov	w1, #0x1                   	// #1
  403cf0:	add	x0, x0, #0xc0
  403cf4:	bl	401cd0 <siglongjmp@plt>
  403cf8:	mov	x12, #0x2020                	// #8224
  403cfc:	sub	sp, sp, x12
  403d00:	stp	x29, x30, [sp]
  403d04:	mov	x29, sp
  403d08:	stp	x19, x20, [sp, #16]
  403d0c:	mov	x19, x0
  403d10:	adrp	x20, 419000 <tigetstr@plt+0x17170>
  403d14:	b	403d28 <tigetstr@plt+0x1e98>
  403d18:	ldr	x3, [x20, #680]
  403d1c:	add	x0, sp, #0x20
  403d20:	mov	x1, #0x1                   	// #1
  403d24:	bl	401ce0 <fwrite@plt>
  403d28:	mov	x2, #0x2000                	// #8192
  403d2c:	mov	x3, x19
  403d30:	add	x0, sp, #0x20
  403d34:	mov	x1, #0x1                   	// #1
  403d38:	bl	401c90 <fread@plt>
  403d3c:	mov	x2, x0
  403d40:	cbnz	x0, 403d18 <tigetstr@plt+0x1e88>
  403d44:	mov	x12, #0x2020                	// #8224
  403d48:	ldp	x29, x30, [sp]
  403d4c:	ldp	x19, x20, [sp, #16]
  403d50:	add	sp, sp, x12
  403d54:	ret
  403d58:	stp	x29, x30, [sp, #-32]!
  403d5c:	mov	x29, sp
  403d60:	str	x19, [sp, #16]
  403d64:	adrp	x19, 419000 <tigetstr@plt+0x17170>
  403d68:	ldr	x0, [x19, #712]
  403d6c:	ldrb	w1, [x0, #1718]
  403d70:	tbnz	w1, #0, 403dd8 <tigetstr@plt+0x1f48>
  403d74:	ldrb	w1, [x0, #1719]
  403d78:	tbnz	w1, #1, 403db0 <tigetstr@plt+0x1f20>
  403d7c:	ldr	x3, [x19, #712]
  403d80:	mov	w6, #0xa                   	// #10
  403d84:	mov	w1, #0x0                   	// #0
  403d88:	mov	w0, #0x2                   	// #2
  403d8c:	add	x2, x3, #0x3c
  403d90:	ldrh	w5, [x3, #82]
  403d94:	ldr	w4, [x3, #12]
  403d98:	strh	w5, [x3, #22]
  403d9c:	orr	w4, w4, w6
  403da0:	ldr	x19, [sp, #16]
  403da4:	str	w4, [x3, #12]
  403da8:	ldp	x29, x30, [sp], #32
  403dac:	b	401d50 <tcsetattr@plt>
  403db0:	ldr	x0, [x0, #568]
  403db4:	bl	401a40 <putp@plt>
  403db8:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  403dbc:	ldr	x0, [x0, #680]
  403dc0:	bl	401d20 <fflush@plt>
  403dc4:	ldr	x1, [x19, #712]
  403dc8:	ldrb	w0, [x1, #1719]
  403dcc:	and	w0, w0, #0xfffffffd
  403dd0:	strb	w0, [x1, #1719]
  403dd4:	b	403d7c <tigetstr@plt+0x1eec>
  403dd8:	ldr	x19, [sp, #16]
  403ddc:	ldp	x29, x30, [sp], #32
  403de0:	ret
  403de4:	nop
  403de8:	stp	x29, x30, [sp, #-32]!
  403dec:	cmp	w1, #0x0
  403df0:	mov	x29, sp
  403df4:	stp	x19, x20, [sp, #16]
  403df8:	mov	x19, x0
  403dfc:	ldr	w2, [x0, #136]
  403e00:	mov	w20, w1
  403e04:	b.le	403eb8 <tigetstr@plt+0x2028>
  403e08:	add	w0, w1, w2
  403e0c:	ldr	w1, [x19, #168]
  403e10:	cmp	w1, w0
  403e14:	b.le	403ea8 <tigetstr@plt+0x2018>
  403e18:	cmp	w0, #0x0
  403e1c:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  403e20:	add	x1, x1, #0x3a8
  403e24:	csel	w0, w0, wzr, ge  // ge = tcont
  403e28:	mov	w2, #0x5                   	// #5
  403e2c:	str	w0, [x19, #136]
  403e30:	mov	x0, #0x0                   	// #0
  403e34:	bl	401d70 <dcgettext@plt>
  403e38:	bl	401c30 <puts@plt>
  403e3c:	ldrb	w0, [x19, #1716]
  403e40:	tbnz	w0, #2, 403f0c <tigetstr@plt+0x207c>
  403e44:	cmp	w20, #0x0
  403e48:	adrp	x20, 419000 <tigetstr@plt+0x17170>
  403e4c:	b.le	403ecc <tigetstr@plt+0x203c>
  403e50:	mov	w2, #0x5                   	// #5
  403e54:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  403e58:	mov	x0, #0x0                   	// #0
  403e5c:	add	x1, x1, #0x3b8
  403e60:	bl	401d70 <dcgettext@plt>
  403e64:	ldr	x1, [x20, #680]
  403e68:	bl	4019e0 <fputs@plt>
  403e6c:	ldrsw	x1, [x19, #136]
  403e70:	ldr	x0, [x19, #160]
  403e74:	ldr	x0, [x0, x1, lsl #3]
  403e78:	bl	401c30 <puts@plt>
  403e7c:	ldrb	w0, [x19, #1716]
  403e80:	tbnz	w0, #2, 403f00 <tigetstr@plt+0x2070>
  403e84:	ldr	x1, [x20, #680]
  403e88:	mov	w0, #0xa                   	// #10
  403e8c:	bl	401a60 <putc@plt>
  403e90:	ldr	w0, [x19, #136]
  403e94:	sub	w0, w0, #0x1
  403e98:	str	w0, [x19, #136]
  403e9c:	ldp	x19, x20, [sp, #16]
  403ea0:	ldp	x29, x30, [sp], #32
  403ea4:	ret
  403ea8:	sub	w1, w1, w2
  403eac:	sub	w20, w1, #0x1
  403eb0:	add	w0, w20, w2
  403eb4:	b	403e18 <tigetstr@plt+0x1f88>
  403eb8:	ldrb	w1, [x0, #1719]
  403ebc:	add	w0, w20, w2
  403ec0:	tst	x1, #0x8
  403ec4:	cinc	w0, w0, ne  // ne = any
  403ec8:	b	403e18 <tigetstr@plt+0x1f88>
  403ecc:	mov	w2, #0x5                   	// #5
  403ed0:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  403ed4:	mov	x0, #0x0                   	// #0
  403ed8:	add	x1, x1, #0x3d0
  403edc:	bl	401d70 <dcgettext@plt>
  403ee0:	ldr	x1, [x20, #680]
  403ee4:	bl	4019e0 <fputs@plt>
  403ee8:	ldrsw	x1, [x19, #136]
  403eec:	ldr	x0, [x19, #160]
  403ef0:	ldr	x0, [x0, x1, lsl #3]
  403ef4:	bl	401c30 <puts@plt>
  403ef8:	ldrb	w0, [x19, #1716]
  403efc:	tbz	w0, #2, 403e84 <tigetstr@plt+0x1ff4>
  403f00:	ldr	x0, [x19, #536]
  403f04:	bl	401a40 <putp@plt>
  403f08:	b	403e84 <tigetstr@plt+0x1ff4>
  403f0c:	ldr	x0, [x19, #536]
  403f10:	bl	401a40 <putp@plt>
  403f14:	b	403e44 <tigetstr@plt+0x1fb4>
  403f18:	stp	x29, x30, [sp, #-32]!
  403f1c:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  403f20:	mov	x29, sp
  403f24:	str	x19, [sp, #16]
  403f28:	mov	x19, x0
  403f2c:	ldrb	w0, [x0, #1717]
  403f30:	ldr	x1, [x1, #680]
  403f34:	tbnz	w0, #3, 403f80 <tigetstr@plt+0x20f0>
  403f38:	mov	w0, #0xd                   	// #13
  403f3c:	bl	401a60 <putc@plt>
  403f40:	ldrb	w0, [x19, #1716]
  403f44:	tbnz	w0, #3, 403f64 <tigetstr@plt+0x20d4>
  403f48:	ldr	x0, [x19, #536]
  403f4c:	cbz	x0, 403f64 <tigetstr@plt+0x20d4>
  403f50:	bl	401a40 <putp@plt>
  403f54:	str	wzr, [x19, #148]
  403f58:	ldr	x19, [sp, #16]
  403f5c:	ldp	x29, x30, [sp], #32
  403f60:	ret
  403f64:	ldr	w1, [x19, #148]
  403f68:	adrp	x2, 408000 <tigetstr@plt+0x6170>
  403f6c:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  403f70:	add	x2, x2, #0x28
  403f74:	add	x0, x0, #0x3f0
  403f78:	bl	401dd0 <printf@plt>
  403f7c:	b	403f54 <tigetstr@plt+0x20c4>
  403f80:	mov	w0, #0xa                   	// #10
  403f84:	bl	401a60 <putc@plt>
  403f88:	b	403f54 <tigetstr@plt+0x20c4>
  403f8c:	nop
  403f90:	stp	x29, x30, [sp, #-32]!
  403f94:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  403f98:	mov	x29, sp
  403f9c:	stp	x19, x20, [sp, #16]
  403fa0:	ldr	x20, [x0, #680]
  403fa4:	bl	401df0 <__errno_location@plt>
  403fa8:	mov	x19, x0
  403fac:	mov	x0, x20
  403fb0:	str	wzr, [x19]
  403fb4:	bl	401e80 <ferror@plt>
  403fb8:	cbz	w0, 404058 <tigetstr@plt+0x21c8>
  403fbc:	ldr	w0, [x19]
  403fc0:	cmp	w0, #0x9
  403fc4:	b.ne	404008 <tigetstr@plt+0x2178>  // b.any
  403fc8:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  403fcc:	ldr	x20, [x0, #672]
  403fd0:	str	wzr, [x19]
  403fd4:	mov	x0, x20
  403fd8:	bl	401e80 <ferror@plt>
  403fdc:	cbnz	w0, 403ff0 <tigetstr@plt+0x2160>
  403fe0:	mov	x0, x20
  403fe4:	bl	401d20 <fflush@plt>
  403fe8:	cbz	w0, 404038 <tigetstr@plt+0x21a8>
  403fec:	nop
  403ff0:	ldr	w0, [x19]
  403ff4:	cmp	w0, #0x9
  403ff8:	b.ne	404030 <tigetstr@plt+0x21a0>  // b.any
  403ffc:	ldp	x19, x20, [sp, #16]
  404000:	ldp	x29, x30, [sp], #32
  404004:	ret
  404008:	cmp	w0, #0x20
  40400c:	b.eq	403fc8 <tigetstr@plt+0x2138>  // b.none
  404010:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  404014:	mov	w2, #0x5                   	// #5
  404018:	add	x1, x1, #0x3f8
  40401c:	cbz	w0, 404084 <tigetstr@plt+0x21f4>
  404020:	mov	x0, #0x0                   	// #0
  404024:	bl	401d70 <dcgettext@plt>
  404028:	bl	401c70 <warn@plt>
  40402c:	nop
  404030:	mov	w0, #0x1                   	// #1
  404034:	bl	4019c0 <_exit@plt>
  404038:	mov	x0, x20
  40403c:	bl	401ac0 <fileno@plt>
  404040:	tbnz	w0, #31, 403ff0 <tigetstr@plt+0x2160>
  404044:	bl	401a00 <dup@plt>
  404048:	tbnz	w0, #31, 403ff0 <tigetstr@plt+0x2160>
  40404c:	bl	401bd0 <close@plt>
  404050:	cbz	w0, 403ffc <tigetstr@plt+0x216c>
  404054:	b	403ff0 <tigetstr@plt+0x2160>
  404058:	mov	x0, x20
  40405c:	bl	401d20 <fflush@plt>
  404060:	cbnz	w0, 403fbc <tigetstr@plt+0x212c>
  404064:	mov	x0, x20
  404068:	bl	401ac0 <fileno@plt>
  40406c:	tbnz	w0, #31, 403fbc <tigetstr@plt+0x212c>
  404070:	bl	401a00 <dup@plt>
  404074:	tbnz	w0, #31, 403fbc <tigetstr@plt+0x212c>
  404078:	bl	401bd0 <close@plt>
  40407c:	cbz	w0, 403fc8 <tigetstr@plt+0x2138>
  404080:	b	403fbc <tigetstr@plt+0x212c>
  404084:	mov	x0, #0x0                   	// #0
  404088:	bl	401d70 <dcgettext@plt>
  40408c:	bl	401d30 <warnx@plt>
  404090:	b	404030 <tigetstr@plt+0x21a0>
  404094:	nop
  404098:	stp	x29, x30, [sp, #-288]!
  40409c:	mov	x1, #0x1                   	// #1
  4040a0:	mov	w0, #0x16                  	// #22
  4040a4:	mov	x29, sp
  4040a8:	stp	x19, x20, [sp, #16]
  4040ac:	adrp	x19, 419000 <tigetstr@plt+0x17170>
  4040b0:	bl	401ad0 <signal@plt>
  4040b4:	ldr	x0, [x19, #712]
  4040b8:	adrp	x20, 419000 <tigetstr@plt+0x17170>
  4040bc:	ldrb	w1, [x0, #1718]
  4040c0:	tbnz	w1, #0, 4040f4 <tigetstr@plt+0x2264>
  4040c4:	ldrb	w1, [x0, #1719]
  4040c8:	tbnz	w1, #1, 4041a4 <tigetstr@plt+0x2314>
  4040cc:	ldr	w1, [x0, #12]
  4040d0:	mov	w4, #0xa                   	// #10
  4040d4:	ldrh	w3, [x0, #82]
  4040d8:	add	x2, x0, #0x3c
  4040dc:	orr	w1, w1, w4
  4040e0:	str	w1, [x0, #12]
  4040e4:	strh	w3, [x0, #22]
  4040e8:	mov	w1, #0x0                   	// #0
  4040ec:	mov	w0, #0x2                   	// #2
  4040f0:	bl	401d50 <tcsetattr@plt>
  4040f4:	ldr	x0, [x20, #680]
  4040f8:	bl	401d20 <fflush@plt>
  4040fc:	mov	x1, #0x0                   	// #0
  404100:	mov	w0, #0x16                  	// #22
  404104:	bl	401ad0 <signal@plt>
  404108:	mov	x1, #0x0                   	// #0
  40410c:	mov	w0, #0x14                  	// #20
  404110:	bl	401ad0 <signal@plt>
  404114:	add	x0, sp, #0x20
  404118:	bl	401b40 <sigemptyset@plt>
  40411c:	mov	w1, #0x14                  	// #20
  404120:	add	x0, sp, #0x20
  404124:	bl	401dc0 <sigaddset@plt>
  404128:	add	x2, sp, #0xa0
  40412c:	add	x1, sp, #0x20
  404130:	mov	w0, #0x1                   	// #1
  404134:	bl	401a20 <sigprocmask@plt>
  404138:	mov	w1, #0x14                  	// #20
  40413c:	mov	w0, #0x0                   	// #0
  404140:	bl	401a90 <kill@plt>
  404144:	mov	x2, #0x0                   	// #0
  404148:	add	x1, sp, #0xa0
  40414c:	mov	w0, #0x2                   	// #2
  404150:	bl	401a20 <sigprocmask@plt>
  404154:	mov	w0, #0x14                  	// #20
  404158:	adrp	x1, 404000 <tigetstr@plt+0x2170>
  40415c:	add	x1, x1, #0x98
  404160:	bl	401ad0 <signal@plt>
  404164:	ldr	x2, [x19, #712]
  404168:	mov	w4, #0xfffffff5            	// #-11
  40416c:	mov	w5, #0x100                 	// #256
  404170:	mov	w1, #0x0                   	// #0
  404174:	mov	w0, #0x2                   	// #2
  404178:	ldr	w3, [x2, #12]
  40417c:	strh	w5, [x2, #22]
  404180:	and	w3, w3, w4
  404184:	str	w3, [x2, #12]
  404188:	bl	401d50 <tcsetattr@plt>
  40418c:	ldr	x0, [x19, #712]
  404190:	ldrb	w1, [x0, #1719]
  404194:	tbnz	w1, #2, 4041c8 <tigetstr@plt+0x2338>
  404198:	ldp	x19, x20, [sp, #16]
  40419c:	ldp	x29, x30, [sp], #288
  4041a0:	ret
  4041a4:	ldr	x0, [x0, #568]
  4041a8:	bl	401a40 <putp@plt>
  4041ac:	ldr	x0, [x20, #680]
  4041b0:	bl	401d20 <fflush@plt>
  4041b4:	ldr	x0, [x19, #712]
  4041b8:	ldrb	w1, [x0, #1719]
  4041bc:	and	w1, w1, #0xfffffffd
  4041c0:	strb	w1, [x0, #1719]
  4041c4:	b	4040cc <tigetstr@plt+0x223c>
  4041c8:	add	x0, x0, #0xc0
  4041cc:	mov	w1, #0x1                   	// #1
  4041d0:	bl	401cd0 <siglongjmp@plt>
  4041d4:	nop
  4041d8:	stp	x29, x30, [sp, #-32]!
  4041dc:	mov	x29, sp
  4041e0:	str	x19, [sp, #16]
  4041e4:	mov	x19, x0
  4041e8:	ldr	w0, [x0, #148]
  4041ec:	cbz	w0, 404220 <tigetstr@plt+0x2390>
  4041f0:	ldrb	w0, [x19, #1717]
  4041f4:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  4041f8:	ldr	x1, [x1, #680]
  4041fc:	tbnz	w0, #3, 404254 <tigetstr@plt+0x23c4>
  404200:	mov	w0, #0xd                   	// #13
  404204:	bl	401a60 <putc@plt>
  404208:	ldrb	w0, [x19, #1716]
  40420c:	tbnz	w0, #3, 404264 <tigetstr@plt+0x23d4>
  404210:	ldr	x0, [x19, #536]
  404214:	cbz	x0, 404264 <tigetstr@plt+0x23d4>
  404218:	bl	401a40 <putp@plt>
  40421c:	str	wzr, [x19, #148]
  404220:	ldr	x0, [x19, #536]
  404224:	cbz	x0, 404230 <tigetstr@plt+0x23a0>
  404228:	ldrb	w0, [x19, #1716]
  40422c:	tbz	w0, #3, 404248 <tigetstr@plt+0x23b8>
  404230:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  404234:	mov	w0, #0xd                   	// #13
  404238:	ldr	x19, [sp, #16]
  40423c:	ldp	x29, x30, [sp], #32
  404240:	ldr	x1, [x1, #680]
  404244:	b	401a60 <putc@plt>
  404248:	ldr	x19, [sp, #16]
  40424c:	ldp	x29, x30, [sp], #32
  404250:	ret
  404254:	mov	w0, #0xa                   	// #10
  404258:	bl	401a60 <putc@plt>
  40425c:	str	wzr, [x19, #148]
  404260:	b	404220 <tigetstr@plt+0x2390>
  404264:	ldr	w1, [x19, #148]
  404268:	adrp	x2, 408000 <tigetstr@plt+0x6170>
  40426c:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  404270:	add	x2, x2, #0x28
  404274:	add	x0, x0, #0x3f0
  404278:	bl	401dd0 <printf@plt>
  40427c:	str	wzr, [x19, #148]
  404280:	b	404220 <tigetstr@plt+0x2390>
  404284:	nop
  404288:	stp	x29, x30, [sp, #-32]!
  40428c:	mov	x29, sp
  404290:	ldrb	w2, [x0, #1716]
  404294:	stp	x19, x20, [sp, #16]
  404298:	mov	x19, x0
  40429c:	mov	x20, x1
  4042a0:	tbnz	w2, #2, 404428 <tigetstr@plt+0x2598>
  4042a4:	ldr	w1, [x0, #148]
  4042a8:	cmp	w1, #0x0
  4042ac:	b.gt	4043e8 <tigetstr@plt+0x2558>
  4042b0:	ldrb	w0, [x19, #1717]
  4042b4:	tbnz	w0, #3, 4043f4 <tigetstr@plt+0x2564>
  4042b8:	ldr	x0, [x19, #544]
  4042bc:	str	wzr, [x19, #148]
  4042c0:	cbz	x0, 4042e4 <tigetstr@plt+0x2454>
  4042c4:	ldr	x1, [x19, #552]
  4042c8:	cbz	x1, 4042e4 <tigetstr@plt+0x2454>
  4042cc:	bl	401a40 <putp@plt>
  4042d0:	ldrb	w0, [x19, #1718]
  4042d4:	ldr	w1, [x19, #148]
  4042d8:	ubfx	x0, x0, #5, #1
  4042dc:	add	w0, w1, w0, lsl #1
  4042e0:	str	w0, [x19, #148]
  4042e4:	ldrb	w0, [x19, #1716]
  4042e8:	tbnz	w0, #2, 40441c <tigetstr@plt+0x258c>
  4042ec:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4042f0:	add	x1, x1, #0x408
  4042f4:	mov	w2, #0x5                   	// #5
  4042f8:	mov	x0, #0x0                   	// #0
  4042fc:	bl	401d70 <dcgettext@plt>
  404300:	bl	401dd0 <printf@plt>
  404304:	ldr	w2, [x19, #148]
  404308:	add	w2, w2, w0
  40430c:	str	w2, [x19, #148]
  404310:	cbz	x20, 404384 <tigetstr@plt+0x24f4>
  404314:	mov	w2, #0x5                   	// #5
  404318:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  40431c:	mov	x0, #0x0                   	// #0
  404320:	add	x1, x1, #0x418
  404324:	bl	401d70 <dcgettext@plt>
  404328:	mov	x1, x20
  40432c:	bl	401dd0 <printf@plt>
  404330:	ldr	w1, [x19, #148]
  404334:	add	w1, w1, w0
  404338:	str	w1, [x19, #148]
  40433c:	ldrsb	w0, [x19, #1718]
  404340:	tbnz	w0, #31, 4043c0 <tigetstr@plt+0x2530>
  404344:	ldr	x0, [x19, #544]
  404348:	cbz	x0, 404358 <tigetstr@plt+0x24c8>
  40434c:	ldr	x0, [x19, #552]
  404350:	cbz	x0, 404358 <tigetstr@plt+0x24c8>
  404354:	bl	401a40 <putp@plt>
  404358:	ldrb	w0, [x19, #1716]
  40435c:	tbnz	w0, #2, 404434 <tigetstr@plt+0x25a4>
  404360:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  404364:	ldr	x0, [x0, #680]
  404368:	bl	401d20 <fflush@plt>
  40436c:	ldrb	w0, [x19, #1719]
  404370:	eor	w0, w0, #0x4
  404374:	strb	w0, [x19, #1719]
  404378:	ldp	x19, x20, [sp, #16]
  40437c:	ldp	x29, x30, [sp], #32
  404380:	ret
  404384:	ldrsb	w0, [x19, #1717]
  404388:	tbnz	w0, #31, 40433c <tigetstr@plt+0x24ac>
  40438c:	ldp	x2, x3, [x19, #120]
  404390:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  404394:	add	x0, x0, #0x428
  404398:	add	x1, x2, x2, lsl #1
  40439c:	add	x1, x2, x1, lsl #3
  4043a0:	lsl	x1, x1, #2
  4043a4:	sdiv	x1, x1, x3
  4043a8:	bl	401dd0 <printf@plt>
  4043ac:	ldr	w1, [x19, #148]
  4043b0:	add	w1, w1, w0
  4043b4:	ldrsb	w0, [x19, #1718]
  4043b8:	str	w1, [x19, #148]
  4043bc:	tbz	w0, #31, 404344 <tigetstr@plt+0x24b4>
  4043c0:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4043c4:	add	x1, x1, #0x430
  4043c8:	mov	w2, #0x5                   	// #5
  4043cc:	mov	x0, #0x0                   	// #0
  4043d0:	bl	401d70 <dcgettext@plt>
  4043d4:	bl	401dd0 <printf@plt>
  4043d8:	ldr	w1, [x19, #148]
  4043dc:	add	w1, w1, w0
  4043e0:	str	w1, [x19, #148]
  4043e4:	b	404344 <tigetstr@plt+0x24b4>
  4043e8:	bl	4041d8 <tigetstr@plt+0x2348>
  4043ec:	ldrb	w0, [x19, #1717]
  4043f0:	tbz	w0, #3, 4042b8 <tigetstr@plt+0x2428>
  4043f4:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  4043f8:	mov	w0, #0x7                   	// #7
  4043fc:	ldr	x1, [x1, #672]
  404400:	bl	401a80 <fputc@plt>
  404404:	ldrb	w0, [x19, #1719]
  404408:	eor	w0, w0, #0x4
  40440c:	strb	w0, [x19, #1719]
  404410:	ldp	x19, x20, [sp, #16]
  404414:	ldp	x29, x30, [sp], #32
  404418:	ret
  40441c:	ldr	x0, [x19, #536]
  404420:	bl	401a40 <putp@plt>
  404424:	b	4042ec <tigetstr@plt+0x245c>
  404428:	ldr	x0, [x0, #536]
  40442c:	bl	401a40 <putp@plt>
  404430:	b	4042b0 <tigetstr@plt+0x2420>
  404434:	ldr	x0, [x19, #648]
  404438:	bl	401a40 <putp@plt>
  40443c:	b	404360 <tigetstr@plt+0x24d0>
  404440:	stp	x29, x30, [sp, #-144]!
  404444:	mov	x29, sp
  404448:	stp	x19, x20, [sp, #16]
  40444c:	adrp	x20, 419000 <tigetstr@plt+0x17170>
  404450:	adrp	x19, 419000 <tigetstr@plt+0x17170>
  404454:	stp	x21, x22, [sp, #32]
  404458:	mov	x21, x0
  40445c:	mov	x22, x1
  404460:	ldr	x0, [x20, #680]
  404464:	str	x23, [sp, #48]
  404468:	mov	x23, x2
  40446c:	stp	x3, x4, [x29, #104]
  404470:	stp	x5, x6, [x29, #120]
  404474:	str	x7, [x29, #136]
  404478:	bl	401d20 <fflush@plt>
  40447c:	ldr	x0, [x19, #712]
  404480:	ldrb	w1, [x0, #1718]
  404484:	tbnz	w1, #0, 4044b8 <tigetstr@plt+0x2628>
  404488:	ldrb	w1, [x0, #1719]
  40448c:	tbnz	w1, #1, 404558 <tigetstr@plt+0x26c8>
  404490:	ldr	w1, [x0, #12]
  404494:	mov	w4, #0xa                   	// #10
  404498:	ldrh	w3, [x0, #82]
  40449c:	add	x2, x0, #0x3c
  4044a0:	orr	w1, w1, w4
  4044a4:	str	w1, [x0, #12]
  4044a8:	strh	w3, [x0, #22]
  4044ac:	mov	w1, #0x0                   	// #0
  4044b0:	mov	w0, #0x2                   	// #2
  4044b4:	bl	401d50 <tcsetattr@plt>
  4044b8:	mov	w20, #0xb                   	// #11
  4044bc:	b	4044c8 <tigetstr@plt+0x2638>
  4044c0:	mov	w0, #0x5                   	// #5
  4044c4:	bl	401b90 <sleep@plt>
  4044c8:	bl	401aa0 <fork@plt>
  4044cc:	mov	w19, w0
  4044d0:	cmp	w0, #0x0
  4044d4:	b.ge	40457c <tigetstr@plt+0x26ec>  // b.tcont
  4044d8:	subs	w20, w20, #0x1
  4044dc:	b.ne	4044c0 <tigetstr@plt+0x2630>  // b.any
  4044e0:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4044e4:	mov	w2, #0x5                   	// #5
  4044e8:	add	x1, x1, #0x478
  4044ec:	mov	x0, #0x0                   	// #0
  4044f0:	bl	401d70 <dcgettext@plt>
  4044f4:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  4044f8:	ldr	x1, [x1, #672]
  4044fc:	bl	4019e0 <fputs@plt>
  404500:	ldr	w0, [x21, #12]
  404504:	mov	x2, x21
  404508:	mov	w3, #0xfffffff5            	// #-11
  40450c:	mov	w1, #0x100                 	// #256
  404510:	and	w0, w0, w3
  404514:	str	w0, [x21, #12]
  404518:	strh	w1, [x21, #22]
  40451c:	mov	w1, #0x0                   	// #0
  404520:	mov	w0, #0x2                   	// #2
  404524:	bl	401d50 <tcsetattr@plt>
  404528:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  40452c:	add	x0, x0, #0x488
  404530:	bl	401c30 <puts@plt>
  404534:	mov	x1, x22
  404538:	mov	x0, x21
  40453c:	bl	404288 <tigetstr@plt+0x23f8>
  404540:	mov	sp, x29
  404544:	ldp	x19, x20, [sp, #16]
  404548:	ldp	x21, x22, [sp, #32]
  40454c:	ldr	x23, [sp, #48]
  404550:	ldp	x29, x30, [sp], #144
  404554:	ret
  404558:	ldr	x0, [x0, #568]
  40455c:	bl	401a40 <putp@plt>
  404560:	ldr	x0, [x20, #680]
  404564:	bl	401d20 <fflush@plt>
  404568:	ldr	x0, [x19, #712]
  40456c:	ldrb	w1, [x0, #1719]
  404570:	and	w1, w1, #0xfffffffd
  404574:	strb	w1, [x0, #1719]
  404578:	b	404490 <tigetstr@plt+0x2600>
  40457c:	b.eq	4045fc <tigetstr@plt+0x276c>  // b.none
  404580:	mov	x1, #0x1                   	// #1
  404584:	mov	w0, #0x2                   	// #2
  404588:	bl	401ad0 <signal@plt>
  40458c:	mov	x1, #0x1                   	// #1
  404590:	mov	w0, #0x3                   	// #3
  404594:	bl	401ad0 <signal@plt>
  404598:	ldrb	w0, [x21, #1716]
  40459c:	tbnz	w0, #1, 4045ec <tigetstr@plt+0x275c>
  4045a0:	mov	x0, #0x0                   	// #0
  4045a4:	bl	401d00 <wait@plt>
  4045a8:	cmp	w0, #0x0
  4045ac:	b.gt	4045a0 <tigetstr@plt+0x2710>
  4045b0:	adrp	x1, 404000 <tigetstr@plt+0x2170>
  4045b4:	mov	w0, #0x2                   	// #2
  4045b8:	add	x1, x1, #0x778
  4045bc:	bl	401ad0 <signal@plt>
  4045c0:	mov	w0, #0x3                   	// #3
  4045c4:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  4045c8:	add	x1, x1, #0xbe8
  4045cc:	bl	401ad0 <signal@plt>
  4045d0:	ldrb	w0, [x21, #1716]
  4045d4:	tbz	w0, #1, 404500 <tigetstr@plt+0x2670>
  4045d8:	adrp	x1, 404000 <tigetstr@plt+0x2170>
  4045dc:	mov	w0, #0x14                  	// #20
  4045e0:	add	x1, x1, #0x98
  4045e4:	bl	401ad0 <signal@plt>
  4045e8:	b	404500 <tigetstr@plt+0x2670>
  4045ec:	mov	x1, #0x0                   	// #0
  4045f0:	mov	w0, #0x14                  	// #20
  4045f4:	bl	401ad0 <signal@plt>
  4045f8:	b	4045a0 <tigetstr@plt+0x2710>
  4045fc:	bl	401d60 <isatty@plt>
  404600:	cbz	w0, 404760 <tigetstr@plt+0x28d0>
  404604:	ldr	x1, [x29, #104]
  404608:	add	x5, x29, #0x60
  40460c:	add	x2, x29, #0x90
  404610:	mov	w0, #0xffffffe0            	// #-32
  404614:	stp	x2, x2, [x29, #64]
  404618:	str	x5, [x29, #80]
  40461c:	stp	w0, wzr, [x29, #88]
  404620:	cbz	x1, 404658 <tigetstr@plt+0x27c8>
  404624:	mov	x1, x2
  404628:	b	40463c <tigetstr@plt+0x27ac>
  40462c:	mov	x2, x1
  404630:	add	x1, x1, #0x8
  404634:	ldr	x2, [x2]
  404638:	cbz	x2, 404658 <tigetstr@plt+0x27c8>
  40463c:	add	w19, w19, #0x1
  404640:	tbz	w0, #31, 40462c <tigetstr@plt+0x279c>
  404644:	add	w3, w0, #0x8
  404648:	cmp	w3, #0x0
  40464c:	b.le	404740 <tigetstr@plt+0x28b0>
  404650:	mov	w0, w3
  404654:	b	40462c <tigetstr@plt+0x279c>
  404658:	add	w0, w19, #0x1
  40465c:	add	x3, x29, #0x90
  404660:	ldr	x4, [x29, #104]
  404664:	sbfiz	x0, x0, #3, #32
  404668:	add	x1, x0, #0xf
  40466c:	mov	w2, #0xffffffe0            	// #-32
  404670:	and	x1, x1, #0xfffffffffffffff0
  404674:	stp	x3, x3, [x29, #64]
  404678:	sub	sp, sp, x1
  40467c:	mov	x1, sp
  404680:	str	x5, [x29, #80]
  404684:	add	x0, x1, x0
  404688:	stp	w2, wzr, [x29, #88]
  40468c:	stur	xzr, [x0, #-8]
  404690:	cbz	x4, 4046fc <tigetstr@plt+0x286c>
  404694:	mov	w0, w2
  404698:	add	x2, x29, #0x90
  40469c:	mov	x6, x1
  4046a0:	mov	x3, x2
  4046a4:	mov	w5, #0x0                   	// #0
  4046a8:	b	4046c8 <tigetstr@plt+0x2838>
  4046ac:	add	x2, x2, #0x8
  4046b0:	mov	x4, x3
  4046b4:	mov	x3, x2
  4046b8:	mov	w5, #0x1                   	// #1
  4046bc:	ldr	x4, [x4]
  4046c0:	add	x6, x6, #0x8
  4046c4:	cbz	x4, 4046f4 <tigetstr@plt+0x2864>
  4046c8:	str	x4, [x6]
  4046cc:	tbz	w0, #31, 4046ac <tigetstr@plt+0x281c>
  4046d0:	add	w7, w0, #0x8
  4046d4:	cmp	w7, #0x0
  4046d8:	b.le	404750 <tigetstr@plt+0x28c0>
  4046dc:	add	x2, x2, #0x8
  4046e0:	mov	x4, x3
  4046e4:	mov	w0, w7
  4046e8:	mov	x3, x2
  4046ec:	mov	w5, #0x1                   	// #1
  4046f0:	b	4046bc <tigetstr@plt+0x282c>
  4046f4:	cbz	w5, 4046fc <tigetstr@plt+0x286c>
  4046f8:	str	x2, [x29, #64]
  4046fc:	mov	x0, x23
  404700:	bl	401c50 <execvp@plt>
  404704:	bl	401df0 <__errno_location@plt>
  404708:	mov	x3, x0
  40470c:	mov	w2, #0x5                   	// #5
  404710:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  404714:	mov	x0, #0x0                   	// #0
  404718:	add	x1, x1, #0x468
  40471c:	ldr	w19, [x3]
  404720:	bl	401d70 <dcgettext@plt>
  404724:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  404728:	ldr	x1, [x1, #672]
  40472c:	bl	4019e0 <fputs@plt>
  404730:	cmp	w19, #0x2
  404734:	cset	w0, eq  // eq = none
  404738:	add	w0, w0, #0x7e
  40473c:	bl	4019f0 <exit@plt>
  404740:	add	x2, x29, #0x90
  404744:	add	x2, x2, w0, sxtw
  404748:	mov	w0, w3
  40474c:	b	404634 <tigetstr@plt+0x27a4>
  404750:	add	x4, x29, #0x90
  404754:	add	x4, x4, w0, sxtw
  404758:	mov	w0, w7
  40475c:	b	4046bc <tigetstr@plt+0x282c>
  404760:	bl	401bd0 <close@plt>
  404764:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  404768:	mov	w1, #0x0                   	// #0
  40476c:	add	x0, x0, #0x458
  404770:	bl	401b20 <open@plt>
  404774:	b	404604 <tigetstr@plt+0x2774>
  404778:	stp	x29, x30, [sp, #-32]!
  40477c:	mov	x1, #0x1                   	// #1
  404780:	mov	w0, #0x2                   	// #2
  404784:	mov	x29, sp
  404788:	stp	x19, x20, [sp, #16]
  40478c:	bl	401ad0 <signal@plt>
  404790:	adrp	x19, 419000 <tigetstr@plt+0x17170>
  404794:	bl	403d58 <tigetstr@plt+0x1ec8>
  404798:	ldr	x0, [x19, #712]
  40479c:	ldrb	w1, [x0, #1716]
  4047a0:	tbnz	w1, #2, 4047f4 <tigetstr@plt+0x2964>
  4047a4:	ldr	w1, [x0, #148]
  4047a8:	cmp	w1, #0x0
  4047ac:	b.le	4047e0 <tigetstr@plt+0x2950>
  4047b0:	bl	4041d8 <tigetstr@plt+0x2348>
  4047b4:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  4047b8:	ldr	x0, [x0, #680]
  4047bc:	bl	401d20 <fflush@plt>
  4047c0:	ldr	x0, [x19, #712]
  4047c4:	ldr	x0, [x0, #664]
  4047c8:	bl	401ca0 <free@plt>
  4047cc:	ldr	x0, [x19, #712]
  4047d0:	ldr	x0, [x0, #504]
  4047d4:	bl	401ca0 <free@plt>
  4047d8:	mov	w0, #0x0                   	// #0
  4047dc:	bl	4019c0 <_exit@plt>
  4047e0:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  4047e4:	mov	w0, #0xa                   	// #10
  4047e8:	ldr	x1, [x1, #672]
  4047ec:	bl	401a80 <fputc@plt>
  4047f0:	b	4047c0 <tigetstr@plt+0x2930>
  4047f4:	adrp	x20, 419000 <tigetstr@plt+0x17170>
  4047f8:	mov	w0, #0xd                   	// #13
  4047fc:	ldr	x1, [x20, #680]
  404800:	bl	401a60 <putc@plt>
  404804:	ldr	x0, [x19, #712]
  404808:	ldr	x0, [x0, #536]
  40480c:	bl	401a40 <putp@plt>
  404810:	ldr	x0, [x20, #680]
  404814:	bl	401d20 <fflush@plt>
  404818:	b	4047c0 <tigetstr@plt+0x2930>
  40481c:	nop
  404820:	stp	x29, x30, [sp, #-48]!
  404824:	mov	x29, sp
  404828:	stp	x19, x20, [sp, #16]
  40482c:	mov	x20, x1
  404830:	ldrb	w1, [x0, #1716]
  404834:	str	x21, [sp, #32]
  404838:	mov	x19, x0
  40483c:	tbz	w1, #2, 4048bc <tigetstr@plt+0x2a2c>
  404840:	ldr	x0, [x0, #536]
  404844:	bl	401a40 <putp@plt>
  404848:	mov	x0, x20
  40484c:	bl	4019d0 <strlen@plt>
  404850:	ldr	w1, [x19, #148]
  404854:	adrp	x21, 419000 <tigetstr@plt+0x17170>
  404858:	ldr	x2, [x19, #544]
  40485c:	add	w1, w1, w0
  404860:	str	w1, [x19, #148]
  404864:	cbz	x2, 404890 <tigetstr@plt+0x2a00>
  404868:	ldr	x0, [x19, #552]
  40486c:	cbz	x0, 404890 <tigetstr@plt+0x2a00>
  404870:	mov	x0, x2
  404874:	bl	401a40 <putp@plt>
  404878:	ldr	x1, [x21, #680]
  40487c:	mov	x0, x20
  404880:	bl	4019e0 <fputs@plt>
  404884:	ldr	x0, [x19, #552]
  404888:	bl	401a40 <putp@plt>
  40488c:	b	40489c <tigetstr@plt+0x2a0c>
  404890:	ldr	x1, [x21, #680]
  404894:	mov	x0, x20
  404898:	bl	4019e0 <fputs@plt>
  40489c:	ldr	x0, [x21, #680]
  4048a0:	bl	401d20 <fflush@plt>
  4048a4:	ldrb	w2, [x19, #1718]
  4048a8:	add	x0, x19, #0xc0
  4048ac:	mov	w1, #0x1                   	// #1
  4048b0:	eor	w2, w2, #0x2
  4048b4:	strb	w2, [x19, #1718]
  4048b8:	bl	401cd0 <siglongjmp@plt>
  4048bc:	bl	4041d8 <tigetstr@plt+0x2348>
  4048c0:	b	404848 <tigetstr@plt+0x29b8>
  4048c4:	nop
  4048c8:	stp	x29, x30, [sp, #-144]!
  4048cc:	mov	x29, sp
  4048d0:	stp	x27, x28, [sp, #80]
  4048d4:	mov	x27, x0
  4048d8:	sxtb	w0, w3
  4048dc:	stp	x19, x20, [sp, #16]
  4048e0:	mov	w20, #0x0                   	// #0
  4048e4:	stp	x21, x22, [sp, #32]
  4048e8:	mov	w22, #0x0                   	// #0
  4048ec:	mov	x21, #0x0                   	// #0
  4048f0:	stp	x23, x24, [sp, #48]
  4048f4:	mov	x23, x1
  4048f8:	mov	x19, x23
  4048fc:	stp	x25, x26, [sp, #64]
  404900:	sxtw	x25, w2
  404904:	stp	w25, w0, [sp, #112]
  404908:	bl	401df0 <__errno_location@plt>
  40490c:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  404910:	mov	x24, x0
  404914:	add	x1, x1, #0x4a8
  404918:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40491c:	add	x0, x0, #0x28
  404920:	str	x1, [sp, #104]
  404924:	str	x0, [sp, #120]
  404928:	b	4049d4 <tigetstr@plt+0x2b44>
  40492c:	ldrb	w26, [sp, #136]
  404930:	cmp	w26, #0x5c
  404934:	mov	w28, w26
  404938:	b.eq	404a18 <tigetstr@plt+0x2b88>  // b.none
  40493c:	ldrb	w0, [x27, #19]
  404940:	cmp	w0, w26
  404944:	b.eq	404a4c <tigetstr@plt+0x2bbc>  // b.none
  404948:	ldrb	w0, [x27, #20]
  40494c:	cmp	w0, w26
  404950:	b.eq	404b58 <tigetstr@plt+0x2cc8>  // b.none
  404954:	cbnz	w22, 404a34 <tigetstr@plt+0x2ba4>
  404958:	mov	x0, x19
  40495c:	add	x19, x19, #0x1
  404960:	strb	w26, [x0]
  404964:	cmp	w26, #0x1f
  404968:	ccmp	w26, #0xa, #0x4, le
  40496c:	b.eq	404b48 <tigetstr@plt+0x2cb8>  // b.none
  404970:	cmp	w26, #0x1b
  404974:	b.eq	404adc <tigetstr@plt+0x2c4c>  // b.none
  404978:	mov	w28, #0x40                  	// #64
  40497c:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  404980:	mov	w0, #0x5e                  	// #94
  404984:	add	w28, w26, w28
  404988:	ldr	x1, [x1, #672]
  40498c:	bl	401a80 <fputc@plt>
  404990:	ldr	w0, [x27, #148]
  404994:	add	w0, w0, #0x1
  404998:	str	w0, [x27, #148]
  40499c:	cmp	w28, #0xa
  4049a0:	ccmp	w28, #0x1b, #0x4, ne  // ne = any
  4049a4:	b.eq	404ad8 <tigetstr@plt+0x2c48>  // b.none
  4049a8:	mov	w22, #0x0                   	// #0
  4049ac:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  4049b0:	mov	w0, w28
  4049b4:	ldr	x1, [x1, #672]
  4049b8:	bl	401a80 <fputc@plt>
  4049bc:	ldr	w0, [x27, #148]
  4049c0:	add	w0, w0, #0x1
  4049c4:	str	w0, [x27, #148]
  4049c8:	sub	x21, x19, x23
  4049cc:	cmp	x21, x25
  4049d0:	b.ge	404ad8 <tigetstr@plt+0x2c48>  // b.tcont
  4049d4:	ldr	w3, [x27, #148]
  4049d8:	add	x1, sp, #0x88
  4049dc:	str	wzr, [x24]
  4049e0:	mov	x2, #0x1                   	// #1
  4049e4:	cmp	w20, w3
  4049e8:	mov	w0, #0x2                   	// #2
  4049ec:	csel	w20, w20, w3, ge  // ge = tcont
  4049f0:	bl	401d40 <read@plt>
  4049f4:	cmp	x0, #0x0
  4049f8:	b.gt	40492c <tigetstr@plt+0x2a9c>
  4049fc:	ldr	w0, [x24]
  404a00:	cmp	w0, #0x4
  404a04:	b.ne	404e50 <tigetstr@plt+0x2fc0>  // b.any
  404a08:	ldrb	w26, [x27, #20]
  404a0c:	cmp	w26, #0x5c
  404a10:	mov	w28, w26
  404a14:	b.ne	40493c <tigetstr@plt+0x2aac>  // b.any
  404a18:	ldrb	w0, [x27, #20]
  404a1c:	add	w22, w22, #0x1
  404a20:	cmp	w0, #0x5c
  404a24:	b.eq	404b28 <tigetstr@plt+0x2c98>  // b.none
  404a28:	ldrb	w0, [x27, #19]
  404a2c:	cmp	w0, w26
  404a30:	b.eq	404b28 <tigetstr@plt+0x2c98>  // b.none
  404a34:	mov	x0, x19
  404a38:	add	x19, x19, #0x1
  404a3c:	cmp	w26, #0x5c
  404a40:	b.ne	404960 <tigetstr@plt+0x2ad0>  // b.any
  404a44:	strb	w26, [x0]
  404a48:	b	4049ac <tigetstr@plt+0x2b1c>
  404a4c:	cbnz	w22, 404b18 <tigetstr@plt+0x2c88>
  404a50:	cmp	x23, x19
  404a54:	b.cs	404e78 <tigetstr@plt+0x2fe8>  // b.hs, b.nlast
  404a58:	bl	401cc0 <__ctype_get_mb_cur_max@plt>
  404a5c:	cmp	x0, #0x1
  404a60:	b.hi	404bd0 <tigetstr@plt+0x2d40>  // b.pmore
  404a64:	ldr	w0, [x27, #148]
  404a68:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  404a6c:	ldrsb	w2, [x27, #1716]
  404a70:	add	x21, x1, #0x2a0
  404a74:	sub	w0, w0, #0x1
  404a78:	str	w0, [x27, #148]
  404a7c:	ldr	x1, [x1, #672]
  404a80:	tbnz	w2, #31, 404d74 <tigetstr@plt+0x2ee4>
  404a84:	mov	w0, #0x8                   	// #8
  404a88:	bl	401a80 <fputc@plt>
  404a8c:	sub	x19, x19, #0x1
  404a90:	ldrsb	w0, [x19]
  404a94:	mov	w1, #0x7f                  	// #127
  404a98:	cmp	w0, #0x1f
  404a9c:	ccmp	w0, #0xa, #0x4, le
  404aa0:	ccmp	w0, w1, #0x4, eq  // eq = none
  404aa4:	b.ne	4049c8 <tigetstr@plt+0x2b38>  // b.any
  404aa8:	ldr	w0, [x27, #148]
  404aac:	ldrsb	w2, [x27, #1716]
  404ab0:	sub	w0, w0, #0x1
  404ab4:	str	w0, [x27, #148]
  404ab8:	ldr	x1, [x21]
  404abc:	tbnz	w2, #31, 404d8c <tigetstr@plt+0x2efc>
  404ac0:	sub	x21, x19, x23
  404ac4:	mov	w0, #0x8                   	// #8
  404ac8:	bl	401a80 <fputc@plt>
  404acc:	cmp	x21, x25
  404ad0:	b.lt	4049d4 <tigetstr@plt+0x2b44>  // b.tstop
  404ad4:	nop
  404ad8:	sub	x0, x19, #0x1
  404adc:	sturb	wzr, [x19, #-1]
  404ae0:	ldr	x1, [x27, #536]
  404ae4:	cbz	x1, 404da4 <tigetstr@plt+0x2f14>
  404ae8:	ldr	w1, [sp, #112]
  404aec:	sub	x23, x0, x23
  404af0:	sub	w2, w1, #0x1
  404af4:	cmp	x23, w2, sxtw
  404af8:	b.ge	404e58 <tigetstr@plt+0x2fc8>  // b.tcont
  404afc:	ldp	x19, x20, [sp, #16]
  404b00:	ldp	x21, x22, [sp, #32]
  404b04:	ldp	x23, x24, [sp, #48]
  404b08:	ldp	x25, x26, [sp, #64]
  404b0c:	ldp	x27, x28, [sp, #80]
  404b10:	ldp	x29, x30, [sp], #144
  404b14:	ret
  404b18:	ldrb	w1, [x27, #20]
  404b1c:	cmp	w1, w26
  404b20:	b.ne	404a2c <tigetstr@plt+0x2b9c>  // b.any
  404b24:	nop
  404b28:	ldrsb	w0, [x27, #1716]
  404b2c:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  404b30:	ldr	x1, [x1, #672]
  404b34:	tbnz	w0, #31, 404bb4 <tigetstr@plt+0x2d24>
  404b38:	mov	w0, #0x8                   	// #8
  404b3c:	bl	401a80 <fputc@plt>
  404b40:	sub	x0, x19, #0x1
  404b44:	b	404a3c <tigetstr@plt+0x2bac>
  404b48:	cmp	w26, #0x7f
  404b4c:	b.ne	40499c <tigetstr@plt+0x2b0c>  // b.any
  404b50:	mov	w28, #0xffffffc0            	// #-64
  404b54:	b	40497c <tigetstr@plt+0x2aec>
  404b58:	cbnz	w22, 404b28 <tigetstr@plt+0x2c98>
  404b5c:	ldrb	w0, [x27, #1717]
  404b60:	tbnz	w0, #3, 404c74 <tigetstr@plt+0x2de4>
  404b64:	adrp	x21, 419000 <tigetstr@plt+0x17170>
  404b68:	mov	w0, #0xd                   	// #13
  404b6c:	add	x19, x21, #0x2a8
  404b70:	ldr	x1, [x21, #680]
  404b74:	bl	401a60 <putc@plt>
  404b78:	ldr	x1, [x21, #680]
  404b7c:	ldr	w0, [sp, #116]
  404b80:	bl	401a60 <putc@plt>
  404b84:	ldr	x0, [x27, #536]
  404b88:	cbz	x0, 404df0 <tigetstr@plt+0x2f60>
  404b8c:	ldr	w1, [x27, #148]
  404b90:	cbz	w1, 404ba8 <tigetstr@plt+0x2d18>
  404b94:	ldrb	w2, [x27, #1717]
  404b98:	tbnz	w2, #3, 404de0 <tigetstr@plt+0x2f50>
  404b9c:	ldrb	w2, [x27, #1716]
  404ba0:	tbnz	w2, #3, 404e38 <tigetstr@plt+0x2fa8>
  404ba4:	bl	401a40 <putp@plt>
  404ba8:	mov	w0, #0x1                   	// #1
  404bac:	str	w0, [x27, #148]
  404bb0:	b	404cec <tigetstr@plt+0x2e5c>
  404bb4:	ldr	x0, [sp, #104]
  404bb8:	mov	x3, x1
  404bbc:	mov	x2, #0x3                   	// #3
  404bc0:	mov	x1, #0x1                   	// #1
  404bc4:	bl	401ce0 <fwrite@plt>
  404bc8:	sub	x0, x19, #0x1
  404bcc:	b	404a3c <tigetstr@plt+0x2bac>
  404bd0:	mov	x1, x23
  404bd4:	mov	x26, #0x0                   	// #0
  404bd8:	str	xzr, [sp, #136]
  404bdc:	b	404bfc <tigetstr@plt+0x2d6c>
  404be0:	ldr	x4, [sp, #96]
  404be4:	mov	x28, #0x1                   	// #1
  404be8:	add	x26, x26, x28
  404bec:	str	x4, [sp, #136]
  404bf0:	add	x1, x23, x26
  404bf4:	cmp	x19, x1
  404bf8:	b.ls	404c3c <tigetstr@plt+0x2dac>  // b.plast
  404bfc:	ldr	x4, [sp, #136]
  404c00:	add	x3, sp, #0x88
  404c04:	mov	x2, x21
  404c08:	add	x0, sp, #0x84
  404c0c:	str	x4, [sp, #96]
  404c10:	bl	401990 <mbrtowc@plt>
  404c14:	mov	x28, x0
  404c18:	cmn	x0, #0x3
  404c1c:	b.hi	404be0 <tigetstr@plt+0x2d50>  // b.pmore
  404c20:	sub	x0, x0, #0x1
  404c24:	cmn	x0, #0x3
  404c28:	csinc	x28, x28, xzr, cc  // cc = lo, ul, last
  404c2c:	add	x26, x26, x28
  404c30:	add	x1, x23, x26
  404c34:	cmp	x19, x1
  404c38:	b.hi	404bfc <tigetstr@plt+0x2d6c>  // b.pmore
  404c3c:	cmp	x28, #0x1
  404c40:	b.ne	404d00 <tigetstr@plt+0x2e70>  // b.any
  404c44:	ldrsb	w0, [x27, #1716]
  404c48:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  404c4c:	add	x21, x1, #0x2a0
  404c50:	ldr	x1, [x1, #672]
  404c54:	tbnz	w0, #31, 404dc0 <tigetstr@plt+0x2f30>
  404c58:	mov	w0, #0x8                   	// #8
  404c5c:	bl	401a80 <fputc@plt>
  404c60:	ldr	w0, [x27, #148]
  404c64:	sub	x19, x19, #0x1
  404c68:	sub	w0, w0, #0x1
  404c6c:	str	w0, [x27, #148]
  404c70:	b	404a90 <tigetstr@plt+0x2c00>
  404c74:	sxtb	w0, w26
  404c78:	cmp	w0, #0x1f
  404c7c:	ccmp	w0, #0xa, #0x4, le
  404c80:	b.eq	404dac <tigetstr@plt+0x2f1c>  // b.none
  404c84:	cmp	w0, #0x1b
  404c88:	mov	w19, #0x40                  	// #64
  404c8c:	b.eq	404db4 <tigetstr@plt+0x2f24>  // b.none
  404c90:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  404c94:	add	x21, x1, #0x2a0
  404c98:	mov	w0, #0x5e                  	// #94
  404c9c:	ldr	x1, [x1, #672]
  404ca0:	bl	401a80 <fputc@plt>
  404ca4:	add	w0, w19, w26
  404ca8:	ldr	w1, [x27, #148]
  404cac:	sxtb	w0, w0
  404cb0:	add	w1, w1, #0x1
  404cb4:	str	w1, [x27, #148]
  404cb8:	ldr	x1, [x21]
  404cbc:	adrp	x21, 419000 <tigetstr@plt+0x17170>
  404cc0:	add	x19, x21, #0x2a8
  404cc4:	bl	401a80 <fputc@plt>
  404cc8:	ldr	w0, [x27, #148]
  404ccc:	ldr	x1, [x21, #680]
  404cd0:	add	w0, w0, #0x1
  404cd4:	str	w0, [x27, #148]
  404cd8:	mov	w0, #0xa                   	// #10
  404cdc:	bl	401a60 <putc@plt>
  404ce0:	ldr	x1, [x21, #680]
  404ce4:	ldr	w0, [sp, #116]
  404ce8:	bl	401a60 <putc@plt>
  404cec:	ldr	x0, [x19]
  404cf0:	mov	x21, #0x0                   	// #0
  404cf4:	mov	x19, x23
  404cf8:	bl	401d20 <fflush@plt>
  404cfc:	b	4049d4 <tigetstr@plt+0x2b44>
  404d00:	ldr	w0, [sp, #132]
  404d04:	bl	401b10 <wcwidth@plt>
  404d08:	cmp	w0, #0x0
  404d0c:	csinc	w0, w0, wzr, gt
  404d10:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  404d14:	sub	w26, w0, #0x1
  404d18:	add	x21, x1, #0x2a0
  404d1c:	b	404d34 <tigetstr@plt+0x2ea4>
  404d20:	sub	w26, w26, #0x1
  404d24:	mov	w0, #0x8                   	// #8
  404d28:	bl	401a80 <fputc@plt>
  404d2c:	cmn	w26, #0x1
  404d30:	b.eq	404d60 <tigetstr@plt+0x2ed0>  // b.none
  404d34:	ldrsb	w0, [x27, #1716]
  404d38:	ldr	x1, [x21]
  404d3c:	tbz	w0, #31, 404d20 <tigetstr@plt+0x2e90>
  404d40:	ldr	x0, [sp, #104]
  404d44:	mov	x3, x1
  404d48:	sub	w26, w26, #0x1
  404d4c:	mov	x2, #0x3                   	// #3
  404d50:	mov	x1, #0x1                   	// #1
  404d54:	bl	401ce0 <fwrite@plt>
  404d58:	cmn	w26, #0x1
  404d5c:	b.ne	404d34 <tigetstr@plt+0x2ea4>  // b.any
  404d60:	ldr	w0, [x27, #148]
  404d64:	sub	x19, x19, x28
  404d68:	sub	w5, w0, w28
  404d6c:	str	w5, [x27, #148]
  404d70:	b	404a90 <tigetstr@plt+0x2c00>
  404d74:	ldr	x0, [sp, #104]
  404d78:	mov	x3, x1
  404d7c:	mov	x2, #0x3                   	// #3
  404d80:	mov	x1, #0x1                   	// #1
  404d84:	bl	401ce0 <fwrite@plt>
  404d88:	b	404a8c <tigetstr@plt+0x2bfc>
  404d8c:	ldr	x0, [sp, #104]
  404d90:	mov	x3, x1
  404d94:	mov	x2, #0x3                   	// #3
  404d98:	mov	x1, #0x1                   	// #1
  404d9c:	bl	401ce0 <fwrite@plt>
  404da0:	b	4049c8 <tigetstr@plt+0x2b38>
  404da4:	str	w20, [x27, #148]
  404da8:	b	404ae8 <tigetstr@plt+0x2c58>
  404dac:	cmp	w0, #0x7f
  404db0:	b.eq	404dd8 <tigetstr@plt+0x2f48>  // b.none
  404db4:	adrp	x21, 419000 <tigetstr@plt+0x17170>
  404db8:	add	x21, x21, #0x2a0
  404dbc:	b	404cb8 <tigetstr@plt+0x2e28>
  404dc0:	ldr	x0, [sp, #104]
  404dc4:	mov	x3, x1
  404dc8:	mov	x2, #0x3                   	// #3
  404dcc:	mov	x1, x28
  404dd0:	bl	401ce0 <fwrite@plt>
  404dd4:	b	404c60 <tigetstr@plt+0x2dd0>
  404dd8:	mov	w19, #0xc0                  	// #192
  404ddc:	b	404c90 <tigetstr@plt+0x2e00>
  404de0:	ldr	x1, [x19]
  404de4:	mov	w0, #0xa                   	// #10
  404de8:	bl	401a60 <putc@plt>
  404dec:	b	404ba8 <tigetstr@plt+0x2d18>
  404df0:	ldrb	w0, [x27, #1716]
  404df4:	tbz	w0, #6, 404ba8 <tigetstr@plt+0x2d18>
  404df8:	ldr	w0, [x27, #148]
  404dfc:	subs	w1, w0, #0x1
  404e00:	str	w1, [x27, #148]
  404e04:	b.le	404ba8 <tigetstr@plt+0x2d18>
  404e08:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  404e0c:	add	x21, x1, #0x2a0
  404e10:	ldr	x3, [x21]
  404e14:	mov	x1, #0x1                   	// #1
  404e18:	ldr	x0, [sp, #104]
  404e1c:	mov	x2, #0x3                   	// #3
  404e20:	bl	401ce0 <fwrite@plt>
  404e24:	ldr	w0, [x27, #148]
  404e28:	subs	w1, w0, #0x1
  404e2c:	str	w1, [x27, #148]
  404e30:	b.gt	404e10 <tigetstr@plt+0x2f80>
  404e34:	b	404ba8 <tigetstr@plt+0x2d18>
  404e38:	ldr	x2, [sp, #120]
  404e3c:	sub	w1, w1, #0x1
  404e40:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  404e44:	add	x0, x0, #0x3f0
  404e48:	bl	401dd0 <printf@plt>
  404e4c:	b	404ba8 <tigetstr@plt+0x2d18>
  404e50:	mov	w0, #0x0                   	// #0
  404e54:	bl	404778 <tigetstr@plt+0x28e8>
  404e58:	mov	w2, #0x5                   	// #5
  404e5c:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  404e60:	mov	x0, #0x0                   	// #0
  404e64:	add	x1, x1, #0x4b0
  404e68:	bl	401d70 <dcgettext@plt>
  404e6c:	mov	x1, x0
  404e70:	mov	x0, x27
  404e74:	bl	404820 <tigetstr@plt+0x2990>
  404e78:	ldr	x0, [x27, #536]
  404e7c:	cbz	x0, 404e8c <tigetstr@plt+0x2ffc>
  404e80:	add	x0, x27, #0xc0
  404e84:	mov	w1, #0x1                   	// #1
  404e88:	bl	401cd0 <siglongjmp@plt>
  404e8c:	str	w20, [x27, #148]
  404e90:	b	404e80 <tigetstr@plt+0x2ff0>
  404e94:	nop
  404e98:	stp	x29, x30, [sp, #-368]!
  404e9c:	mov	x29, sp
  404ea0:	stp	x23, x24, [sp, #48]
  404ea4:	adrp	x23, 419000 <tigetstr@plt+0x17170>
  404ea8:	stp	x19, x20, [sp, #16]
  404eac:	mov	x19, x0
  404eb0:	mov	w20, #0x1                   	// #1
  404eb4:	stp	x25, x26, [sp, #64]
  404eb8:	mov	x25, x1
  404ebc:	bl	4041d8 <tigetstr@plt+0x2348>
  404ec0:	ldr	x1, [x23, #680]
  404ec4:	mov	w0, #0x21                  	// #33
  404ec8:	add	x24, x19, #0x2cc
  404ecc:	bl	401a60 <putc@plt>
  404ed0:	ldr	x0, [x23, #680]
  404ed4:	bl	401d20 <fflush@plt>
  404ed8:	str	w20, [x19, #148]
  404edc:	ldrb	w0, [x19, #1718]
  404ee0:	tbz	w0, #2, 404f4c <tigetstr@plt+0x30bc>
  404ee4:	ldr	x1, [x23, #680]
  404ee8:	mov	x0, x24
  404eec:	bl	4019e0 <fputs@plt>
  404ef0:	ldr	x0, [x23, #680]
  404ef4:	bl	401d20 <fflush@plt>
  404ef8:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  404efc:	mov	w0, #0xa                   	// #10
  404f00:	ldr	x1, [x1, #672]
  404f04:	bl	401a80 <fputc@plt>
  404f08:	str	wzr, [x19, #148]
  404f0c:	ldr	x3, [x19, #176]
  404f10:	mov	w0, #0x1                   	// #1
  404f14:	str	w0, [x19, #184]
  404f18:	mov	x5, x24
  404f1c:	mov	x1, x25
  404f20:	mov	x0, x19
  404f24:	mov	x2, x3
  404f28:	mov	w6, #0x0                   	// #0
  404f2c:	adrp	x4, 407000 <tigetstr@plt+0x5170>
  404f30:	add	x4, x4, #0x520
  404f34:	bl	404440 <tigetstr@plt+0x25b0>
  404f38:	ldp	x19, x20, [sp, #16]
  404f3c:	ldp	x23, x24, [sp, #48]
  404f40:	ldp	x25, x26, [sp, #64]
  404f44:	ldp	x29, x30, [sp], #368
  404f48:	ret
  404f4c:	mov	w3, #0x21                  	// #33
  404f50:	mov	w2, #0xc6                  	// #198
  404f54:	add	x1, sp, #0xa8
  404f58:	mov	x0, x19
  404f5c:	stp	x21, x22, [sp, #32]
  404f60:	stp	x27, x28, [sp, #80]
  404f64:	bl	4048c8 <tigetstr@plt+0x2a38>
  404f68:	ldrsw	x1, [x19, #136]
  404f6c:	ldr	x0, [x19, #160]
  404f70:	ldr	x28, [x0, x1, lsl #3]
  404f74:	mov	x0, x28
  404f78:	bl	4019d0 <strlen@plt>
  404f7c:	mov	x1, x0
  404f80:	mov	x0, x24
  404f84:	mov	x21, x1
  404f88:	str	x1, [sp, #128]
  404f8c:	bl	4019d0 <strlen@plt>
  404f90:	str	x0, [sp, #120]
  404f94:	add	w0, w21, w0
  404f98:	add	w1, w0, #0xc9
  404f9c:	add	w0, w0, #0x1
  404fa0:	stp	w1, w0, [sp, #136]
  404fa4:	sxtw	x21, w1
  404fa8:	mov	x0, x21
  404fac:	bl	401b00 <malloc@plt>
  404fb0:	cmp	x0, #0x0
  404fb4:	mov	x26, x0
  404fb8:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  404fbc:	b.ne	4051c8 <tigetstr@plt+0x3338>  // b.any
  404fc0:	ldrsb	w5, [sp, #168]
  404fc4:	cbz	w5, 4051dc <tigetstr@plt+0x334c>
  404fc8:	mov	x27, x0
  404fcc:	add	x6, sp, #0xa8
  404fd0:	ldr	x0, [sp, #128]
  404fd4:	add	x21, x6, #0x1
  404fd8:	ldr	w22, [sp, #136]
  404fdc:	mov	w20, #0x0                   	// #0
  404fe0:	add	x0, x0, #0x1
  404fe4:	str	x0, [sp, #152]
  404fe8:	ldr	x0, [sp, #120]
  404fec:	add	x0, x0, #0x1
  404ff0:	str	x0, [sp, #144]
  404ff4:	b	405020 <tigetstr@plt+0x3190>
  404ff8:	add	x0, x26, #0x1
  404ffc:	cmp	w5, #0x21
  405000:	b.eq	405130 <tigetstr@plt+0x32a0>  // b.none
  405004:	strb	w5, [x26]
  405008:	mov	x26, x0
  40500c:	mov	x0, x21
  405010:	ldrsb	w5, [x0], #1
  405014:	cbz	w5, 405070 <tigetstr@plt+0x31e0>
  405018:	mov	x6, x21
  40501c:	mov	x21, x0
  405020:	ldr	w1, [sp, #140]
  405024:	sub	x2, x26, x27
  405028:	sub	w0, w22, w2
  40502c:	cmp	w1, w0
  405030:	b.ge	4050f0 <tigetstr@plt+0x3260>  // b.tcont
  405034:	cmp	w5, #0x25
  405038:	b.eq	4050d8 <tigetstr@plt+0x3248>  // b.none
  40503c:	cmp	w5, #0x5c
  405040:	b.ne	404ff8 <tigetstr@plt+0x3168>  // b.any
  405044:	ldrsb	w1, [x6, #1]
  405048:	add	x0, x26, #0x1
  40504c:	and	w2, w1, #0xfffffffb
  405050:	cmp	w2, #0x21
  405054:	b.ne	405004 <tigetstr@plt+0x3174>  // b.any
  405058:	add	x21, x6, #0x2
  40505c:	strb	w1, [x26]
  405060:	mov	x26, x0
  405064:	mov	x0, x21
  405068:	ldrsb	w5, [x0], #1
  40506c:	cbnz	w5, 405018 <tigetstr@plt+0x3188>
  405070:	strb	wzr, [x26]
  405074:	cbz	x27, 405190 <tigetstr@plt+0x3300>
  405078:	mov	x0, x27
  40507c:	bl	4019d0 <strlen@plt>
  405080:	cmp	x0, #0x3e7
  405084:	b.ls	405178 <tigetstr@plt+0x32e8>  // b.plast
  405088:	mov	x0, x27
  40508c:	bl	401ca0 <free@plt>
  405090:	mov	w2, #0x5                   	// #5
  405094:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  405098:	mov	x0, #0x0                   	// #0
  40509c:	add	x1, x1, #0x508
  4050a0:	bl	401d70 <dcgettext@plt>
  4050a4:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  4050a8:	ldr	x1, [x1, #672]
  4050ac:	bl	4019e0 <fputs@plt>
  4050b0:	mov	x1, x25
  4050b4:	mov	x0, x19
  4050b8:	bl	404288 <tigetstr@plt+0x23f8>
  4050bc:	ldp	x19, x20, [sp, #16]
  4050c0:	ldp	x21, x22, [sp, #32]
  4050c4:	ldp	x23, x24, [sp, #48]
  4050c8:	ldp	x25, x26, [sp, #64]
  4050cc:	ldp	x27, x28, [sp, #80]
  4050d0:	ldp	x29, x30, [sp], #368
  4050d4:	ret
  4050d8:	ldrsb	w0, [x19, #1717]
  4050dc:	tbz	w0, #31, 405158 <tigetstr@plt+0x32c8>
  4050e0:	mov	x3, x26
  4050e4:	strb	w5, [x3], #1
  4050e8:	mov	x26, x3
  4050ec:	b	40500c <tigetstr@plt+0x317c>
  4050f0:	ldr	w0, [sp, #136]
  4050f4:	str	w5, [sp, #100]
  4050f8:	add	w22, w22, w0
  4050fc:	mov	x0, x27
  405100:	stp	x6, x2, [sp, #104]
  405104:	sxtw	x26, w22
  405108:	mov	x1, x26
  40510c:	bl	401ba0 <realloc@plt>
  405110:	cmp	x0, #0x0
  405114:	ldr	w5, [sp, #100]
  405118:	mov	x27, x0
  40511c:	ccmp	x26, #0x0, #0x4, eq  // eq = none
  405120:	ldp	x6, x2, [sp, #104]
  405124:	b.ne	4051ec <tigetstr@plt+0x335c>  // b.any
  405128:	add	x26, x0, w2, sxtw
  40512c:	b	405034 <tigetstr@plt+0x31a4>
  405130:	ldr	w0, [x19, #184]
  405134:	cbz	w0, 405200 <tigetstr@plt+0x3370>
  405138:	ldr	x3, [sp, #120]
  40513c:	add	w20, w20, #0x1
  405140:	ldr	x2, [sp, #144]
  405144:	mov	x1, x24
  405148:	mov	x0, x26
  40514c:	add	x26, x26, x3
  405150:	bl	4019a0 <memcpy@plt>
  405154:	b	40500c <tigetstr@plt+0x317c>
  405158:	ldr	x3, [sp, #128]
  40515c:	add	w20, w20, #0x1
  405160:	ldr	x2, [sp, #152]
  405164:	mov	x1, x28
  405168:	mov	x0, x26
  40516c:	add	x26, x26, x3
  405170:	bl	4019a0 <memcpy@plt>
  405174:	b	40500c <tigetstr@plt+0x317c>
  405178:	add	x2, x0, #0x1
  40517c:	mov	x1, x27
  405180:	mov	x0, x24
  405184:	bl	4019a0 <memcpy@plt>
  405188:	mov	x0, x27
  40518c:	bl	401ca0 <free@plt>
  405190:	cbnz	w20, 4051a0 <tigetstr@plt+0x3310>
  405194:	ldp	x21, x22, [sp, #32]
  405198:	ldp	x27, x28, [sp, #80]
  40519c:	b	404ef0 <tigetstr@plt+0x3060>
  4051a0:	mov	x0, x19
  4051a4:	bl	4041d8 <tigetstr@plt+0x2348>
  4051a8:	mov	x1, x24
  4051ac:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  4051b0:	add	x0, x0, #0x518
  4051b4:	bl	401dd0 <printf@plt>
  4051b8:	ldp	x21, x22, [sp, #32]
  4051bc:	ldp	x27, x28, [sp, #80]
  4051c0:	str	w0, [x19, #148]
  4051c4:	b	404ef0 <tigetstr@plt+0x3060>
  4051c8:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4051cc:	mov	x2, x21
  4051d0:	mov	w0, w20
  4051d4:	add	x1, x1, #0x4c0
  4051d8:	bl	401e50 <err@plt>
  4051dc:	mov	x27, x0
  4051e0:	mov	w20, #0x0                   	// #0
  4051e4:	strb	wzr, [x0]
  4051e8:	b	405078 <tigetstr@plt+0x31e8>
  4051ec:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4051f0:	mov	x2, x26
  4051f4:	add	x1, x1, #0x4c0
  4051f8:	mov	w0, #0x1                   	// #1
  4051fc:	bl	401e50 <err@plt>
  405200:	mov	w2, #0x5                   	// #5
  405204:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  405208:	mov	x0, #0x0                   	// #0
  40520c:	add	x1, x1, #0x4e0
  405210:	bl	401d70 <dcgettext@plt>
  405214:	mov	x1, x0
  405218:	mov	x0, x19
  40521c:	bl	404820 <tigetstr@plt+0x2990>
  405220:	stp	x29, x30, [sp, #-256]!
  405224:	mov	x29, sp
  405228:	stp	x19, x20, [sp, #16]
  40522c:	mov	x19, x0
  405230:	ldr	w0, [x0, #152]
  405234:	stp	x21, x22, [sp, #32]
  405238:	mov	x21, x2
  40523c:	stp	x23, x24, [sp, #48]
  405240:	stp	x25, x26, [sp, #64]
  405244:	stp	x27, x28, [sp, #80]
  405248:	ldr	x2, [x19, #120]
  40524c:	str	x2, [sp, #96]
  405250:	str	w0, [sp, #108]
  405254:	sxtw	x0, w0
  405258:	str	x2, [x19, #672]
  40525c:	str	x0, [x19, #680]
  405260:	cbz	x1, 4053b0 <tigetstr@plt+0x3520>
  405264:	mov	w24, w3
  405268:	add	x0, sp, #0x70
  40526c:	mov	w2, #0x8                   	// #8
  405270:	bl	401da0 <regcomp@plt>
  405274:	mov	w22, w0
  405278:	cbnz	w0, 405570 <tigetstr@plt+0x36e0>
  40527c:	ldr	x23, [sp, #96]
  405280:	mov	x0, x21
  405284:	mov	x25, x23
  405288:	bl	401c20 <feof@plt>
  40528c:	cbnz	w0, 405368 <tigetstr@plt+0x34d8>
  405290:	ldp	x27, x0, [x19, #504]
  405294:	ldr	w1, [x19, #656]
  405298:	ldr	x20, [x19, #120]
  40529c:	lsl	w1, w1, #2
  4052a0:	cmp	x0, w1, sxtw
  4052a4:	sxtw	x1, w1
  4052a8:	mov	x0, x20
  4052ac:	b.cs	405304 <tigetstr@plt+0x3474>  // b.hs, b.nlast
  4052b0:	cmp	x1, #0x100
  4052b4:	mov	x2, #0x100                 	// #256
  4052b8:	csel	x26, x1, x2, cs  // cs = hs, nlast
  4052bc:	mov	x0, x27
  4052c0:	add	x28, x26, #0x2
  4052c4:	mov	x1, x28
  4052c8:	bl	401ba0 <realloc@plt>
  4052cc:	mov	x27, x0
  4052d0:	cbz	x0, 40555c <tigetstr@plt+0x36cc>
  4052d4:	stp	x27, x26, [x19, #504]
  4052d8:	ldr	x0, [x19, #120]
  4052dc:	b	405304 <tigetstr@plt+0x3474>
  4052e0:	cmn	w0, #0x1
  4052e4:	b.eq	405328 <tigetstr@plt+0x3498>  // b.none
  4052e8:	ldp	x2, x1, [x19, #504]
  4052ec:	sub	x2, x27, x2
  4052f0:	sub	x1, x1, #0x1
  4052f4:	cmp	x2, x1
  4052f8:	b.cs	405328 <tigetstr@plt+0x3498>  // b.hs, b.nlast
  4052fc:	strb	w0, [x27], #1
  405300:	ldr	x0, [x19, #120]
  405304:	add	x0, x0, #0x1
  405308:	str	x0, [x19, #120]
  40530c:	mov	x0, x21
  405310:	bl	401bb0 <getc@plt>
  405314:	cmp	w0, #0xa
  405318:	b.ne	4052e0 <tigetstr@plt+0x3450>  // b.any
  40531c:	ldr	w0, [x19, #152]
  405320:	add	w0, w0, #0x1
  405324:	str	w0, [x19, #152]
  405328:	strb	wzr, [x27]
  40532c:	add	w22, w22, #0x1
  405330:	add	x0, sp, #0x70
  405334:	mov	w4, #0x0                   	// #0
  405338:	ldr	x1, [x19, #504]
  40533c:	mov	x3, #0x0                   	// #0
  405340:	mov	x2, #0x0                   	// #0
  405344:	bl	401d80 <regexec@plt>
  405348:	cbnz	w0, 405354 <tigetstr@plt+0x34c4>
  40534c:	subs	w24, w24, #0x1
  405350:	b.eq	4053ec <tigetstr@plt+0x355c>  // b.none
  405354:	mov	x25, x23
  405358:	mov	x0, x21
  40535c:	mov	x23, x20
  405360:	bl	401c20 <feof@plt>
  405364:	cbz	w0, 405290 <tigetstr@plt+0x3400>
  405368:	add	x0, sp, #0x70
  40536c:	bl	401d90 <regfree@plt>
  405370:	mov	x0, x21
  405374:	bl	401c20 <feof@plt>
  405378:	cbz	w0, 4053d0 <tigetstr@plt+0x3540>
  40537c:	ldrsb	w0, [x19, #1717]
  405380:	tbnz	w0, #31, 405500 <tigetstr@plt+0x3670>
  405384:	ldr	x0, [sp, #96]
  405388:	str	x0, [x19, #120]
  40538c:	mov	w2, #0x0                   	// #0
  405390:	mov	x1, x0
  405394:	ldr	w0, [sp, #108]
  405398:	str	w0, [x19, #152]
  40539c:	mov	x0, x21
  4053a0:	bl	401c00 <fseek@plt>
  4053a4:	ldr	x0, [x19, #664]
  4053a8:	bl	401ca0 <free@plt>
  4053ac:	str	xzr, [x19, #664]
  4053b0:	mov	w2, #0x5                   	// #5
  4053b4:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4053b8:	mov	x0, #0x0                   	// #0
  4053bc:	add	x1, x1, #0x550
  4053c0:	bl	401d70 <dcgettext@plt>
  4053c4:	mov	x1, x0
  4053c8:	mov	x0, x19
  4053cc:	bl	404820 <tigetstr@plt+0x2990>
  4053d0:	ldp	x19, x20, [sp, #16]
  4053d4:	ldp	x21, x22, [sp, #32]
  4053d8:	ldp	x23, x24, [sp, #48]
  4053dc:	ldp	x25, x26, [sp, #64]
  4053e0:	ldp	x27, x28, [sp, #80]
  4053e4:	ldp	x29, x30, [sp], #256
  4053e8:	ret
  4053ec:	cmp	w22, #0x3
  4053f0:	b.gt	405468 <tigetstr@plt+0x35d8>
  4053f4:	ldrsb	w0, [x19, #1717]
  4053f8:	cmp	w22, #0x1
  4053fc:	b.eq	4054a0 <tigetstr@plt+0x3610>  // b.none
  405400:	tbnz	w0, #31, 405468 <tigetstr@plt+0x35d8>
  405404:	ldr	w0, [x19, #152]
  405408:	cmp	w22, #0x3
  40540c:	mov	w1, #0x3                   	// #3
  405410:	csel	w22, w22, w1, le
  405414:	sub	w0, w0, w22
  405418:	str	x25, [x19, #120]
  40541c:	str	w0, [x19, #152]
  405420:	mov	x1, x25
  405424:	mov	x0, x21
  405428:	mov	w2, #0x0                   	// #0
  40542c:	bl	401c00 <fseek@plt>
  405430:	ldrb	w1, [x19, #1717]
  405434:	tbz	w1, #6, 405368 <tigetstr@plt+0x34d8>
  405438:	ldrb	w0, [x19, #1716]
  40543c:	tbnz	w0, #2, 405534 <tigetstr@plt+0x36a4>
  405440:	ldr	x0, [x19, #528]
  405444:	cbz	x0, 405368 <tigetstr@plt+0x34d8>
  405448:	tbnz	w1, #3, 405368 <tigetstr@plt+0x34d8>
  40544c:	bl	401a40 <putp@plt>
  405450:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  405454:	mov	w0, #0xd                   	// #13
  405458:	ldr	x1, [x1, #680]
  40545c:	bl	401a60 <putc@plt>
  405460:	str	wzr, [x19, #148]
  405464:	b	405368 <tigetstr@plt+0x34d8>
  405468:	adrp	x20, 419000 <tigetstr@plt+0x17170>
  40546c:	mov	w0, #0xa                   	// #10
  405470:	ldr	x1, [x20, #680]
  405474:	bl	401a60 <putc@plt>
  405478:	ldrb	w0, [x19, #1716]
  40547c:	tbnz	w0, #2, 405528 <tigetstr@plt+0x3698>
  405480:	mov	w2, #0x5                   	// #5
  405484:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  405488:	mov	x0, #0x0                   	// #0
  40548c:	add	x1, x1, #0x528
  405490:	bl	401d70 <dcgettext@plt>
  405494:	ldr	x1, [x20, #680]
  405498:	bl	4019e0 <fputs@plt>
  40549c:	ldrsb	w0, [x19, #1717]
  4054a0:	tbz	w0, #31, 405404 <tigetstr@plt+0x3574>
  4054a4:	mov	x0, x19
  4054a8:	bl	4041d8 <tigetstr@plt+0x2348>
  4054ac:	ldrb	w1, [x19, #1717]
  4054b0:	tbz	w1, #6, 4054e0 <tigetstr@plt+0x3650>
  4054b4:	ldrb	w0, [x19, #1716]
  4054b8:	tbnz	w0, #2, 405548 <tigetstr@plt+0x36b8>
  4054bc:	ldr	x0, [x19, #528]
  4054c0:	cbz	x0, 4054e0 <tigetstr@plt+0x3650>
  4054c4:	tbnz	w1, #3, 4054e0 <tigetstr@plt+0x3650>
  4054c8:	bl	401a40 <putp@plt>
  4054cc:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  4054d0:	mov	w0, #0xd                   	// #13
  4054d4:	ldr	x1, [x1, #680]
  4054d8:	bl	401a60 <putc@plt>
  4054dc:	str	wzr, [x19, #148]
  4054e0:	ldr	x0, [x19, #504]
  4054e4:	bl	401c30 <puts@plt>
  4054e8:	add	x0, sp, #0x70
  4054ec:	bl	401d90 <regfree@plt>
  4054f0:	mov	x0, x21
  4054f4:	bl	401c20 <feof@plt>
  4054f8:	cbz	w0, 4053d0 <tigetstr@plt+0x3540>
  4054fc:	b	40537c <tigetstr@plt+0x34ec>
  405500:	mov	w2, #0x5                   	// #5
  405504:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  405508:	mov	x0, #0x0                   	// #0
  40550c:	add	x1, x1, #0x538
  405510:	bl	401d70 <dcgettext@plt>
  405514:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  405518:	ldr	x1, [x1, #680]
  40551c:	bl	4019e0 <fputs@plt>
  405520:	mov	w0, #0x0                   	// #0
  405524:	bl	404778 <tigetstr@plt+0x28e8>
  405528:	ldr	x0, [x19, #536]
  40552c:	bl	401a40 <putp@plt>
  405530:	b	405480 <tigetstr@plt+0x35f0>
  405534:	ldr	x0, [x19, #592]
  405538:	bl	401a40 <putp@plt>
  40553c:	ldr	x0, [x19, #536]
  405540:	bl	401a40 <putp@plt>
  405544:	b	405368 <tigetstr@plt+0x34d8>
  405548:	ldr	x0, [x19, #592]
  40554c:	bl	401a40 <putp@plt>
  405550:	ldr	x0, [x19, #536]
  405554:	bl	401a40 <putp@plt>
  405558:	b	4054e0 <tigetstr@plt+0x3650>
  40555c:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  405560:	mov	x2, x28
  405564:	add	x1, x1, #0x4c0
  405568:	mov	w0, #0x1                   	// #1
  40556c:	bl	401e50 <err@plt>
  405570:	add	x2, sp, #0xb0
  405574:	mov	x3, #0x50                  	// #80
  405578:	add	x1, sp, #0x70
  40557c:	bl	401e00 <regerror@plt>
  405580:	add	x1, sp, #0xb0
  405584:	mov	x0, x19
  405588:	bl	404820 <tigetstr@plt+0x2990>
  40558c:	nop
  405590:	stp	x29, x30, [sp, #-64]!
  405594:	sxtb	w4, w2
  405598:	mov	x29, sp
  40559c:	stp	x19, x20, [sp, #16]
  4055a0:	mov	x19, x0
  4055a4:	mov	x20, x1
  4055a8:	stp	x21, x22, [sp, #32]
  4055ac:	mov	w21, w3
  4055b0:	cbz	w2, 40568c <tigetstr@plt+0x37fc>
  4055b4:	str	w4, [x19, #712]
  4055b8:	cmp	w4, #0x6e
  4055bc:	b.eq	4056c4 <tigetstr@plt+0x3834>  // b.none
  4055c0:	b.gt	405600 <tigetstr@plt+0x3770>
  4055c4:	cmp	w4, #0x51
  4055c8:	b.eq	405684 <tigetstr@plt+0x37f4>  // b.none
  4055cc:	cmp	w4, #0x66
  4055d0:	b.eq	405794 <tigetstr@plt+0x3904>  // b.none
  4055d4:	cmp	w4, #0x21
  4055d8:	b.eq	4057f0 <tigetstr@plt+0x3960>  // b.none
  4055dc:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  4055e0:	mov	w0, #0x7                   	// #7
  4055e4:	ldr	x1, [x1, #672]
  4055e8:	bl	401a80 <fputc@plt>
  4055ec:	mov	w0, #0xffffffff            	// #-1
  4055f0:	ldp	x19, x20, [sp, #16]
  4055f4:	ldp	x21, x22, [sp, #32]
  4055f8:	ldp	x29, x30, [sp], #64
  4055fc:	ret
  405600:	cmp	w4, #0x70
  405604:	b.ne	40567c <tigetstr@plt+0x37ec>  // b.any
  405608:	ldrsb	w0, [x19, #1717]
  40560c:	tbnz	w0, #31, 4055dc <tigetstr@plt+0x374c>
  405610:	adrp	x20, 419000 <tigetstr@plt+0x17170>
  405614:	mov	w0, #0xd                   	// #13
  405618:	ldr	x1, [x20, #680]
  40561c:	bl	401a60 <putc@plt>
  405620:	ldr	w0, [x19, #148]
  405624:	cbz	w0, 405654 <tigetstr@plt+0x37c4>
  405628:	ldrb	w0, [x19, #1717]
  40562c:	ldr	x1, [x20, #680]
  405630:	tbnz	w0, #3, 405840 <tigetstr@plt+0x39b0>
  405634:	mov	w0, #0xd                   	// #13
  405638:	bl	401a60 <putc@plt>
  40563c:	ldrb	w0, [x19, #1716]
  405640:	tbnz	w0, #3, 40575c <tigetstr@plt+0x38cc>
  405644:	ldr	x0, [x19, #536]
  405648:	cbz	x0, 40575c <tigetstr@plt+0x38cc>
  40564c:	bl	401a40 <putp@plt>
  405650:	str	wzr, [x19, #148]
  405654:	cmp	w21, #0x0
  405658:	neg	w1, w21
  40565c:	mov	x0, x19
  405660:	csinv	w1, w1, wzr, ne  // ne = any
  405664:	bl	403de8 <tigetstr@plt+0x1f58>
  405668:	mov	w0, #0x0                   	// #0
  40566c:	ldp	x19, x20, [sp, #16]
  405670:	ldp	x21, x22, [sp, #32]
  405674:	ldp	x29, x30, [sp], #64
  405678:	ret
  40567c:	cmp	w4, #0x71
  405680:	b.ne	4055dc <tigetstr@plt+0x374c>  // b.any
  405684:	mov	w0, #0x0                   	// #0
  405688:	bl	404778 <tigetstr@plt+0x28e8>
  40568c:	bl	401df0 <__errno_location@plt>
  405690:	mov	x22, x0
  405694:	add	x1, sp, #0x3f
  405698:	mov	x2, #0x1                   	// #1
  40569c:	mov	w0, #0x2                   	// #2
  4056a0:	str	wzr, [x22]
  4056a4:	bl	401d40 <read@plt>
  4056a8:	cmp	x0, #0x0
  4056ac:	b.le	405744 <tigetstr@plt+0x38b4>
  4056b0:	ldrb	w4, [sp, #63]
  4056b4:	sxtb	w4, w4
  4056b8:	str	w4, [x19, #712]
  4056bc:	cmp	w4, #0x6e
  4056c0:	b.ne	4055c0 <tigetstr@plt+0x3730>  // b.any
  4056c4:	cbnz	w21, 4056e0 <tigetstr@plt+0x3850>
  4056c8:	ldr	w0, [x19, #168]
  4056cc:	ldr	w1, [x19, #136]
  4056d0:	sub	w0, w0, #0x1
  4056d4:	cmp	w1, w0
  4056d8:	b.ge	405684 <tigetstr@plt+0x37f4>  // b.tcont
  4056dc:	mov	w21, #0x1                   	// #1
  4056e0:	adrp	x20, 419000 <tigetstr@plt+0x17170>
  4056e4:	mov	w0, #0xd                   	// #13
  4056e8:	ldr	x1, [x20, #680]
  4056ec:	bl	401a60 <putc@plt>
  4056f0:	ldr	w0, [x19, #148]
  4056f4:	cbz	w0, 405724 <tigetstr@plt+0x3894>
  4056f8:	ldrb	w0, [x19, #1717]
  4056fc:	ldr	x1, [x20, #680]
  405700:	tbnz	w0, #3, 405834 <tigetstr@plt+0x39a4>
  405704:	mov	w0, #0xd                   	// #13
  405708:	bl	401a60 <putc@plt>
  40570c:	ldrb	w0, [x19, #1716]
  405710:	tbnz	w0, #3, 405778 <tigetstr@plt+0x38e8>
  405714:	ldr	x0, [x19, #536]
  405718:	cbz	x0, 405778 <tigetstr@plt+0x38e8>
  40571c:	bl	401a40 <putp@plt>
  405720:	str	wzr, [x19, #148]
  405724:	mov	w1, w21
  405728:	mov	x0, x19
  40572c:	bl	403de8 <tigetstr@plt+0x1f58>
  405730:	mov	w0, #0x0                   	// #0
  405734:	ldp	x19, x20, [sp, #16]
  405738:	ldp	x21, x22, [sp, #32]
  40573c:	ldp	x29, x30, [sp], #64
  405740:	ret
  405744:	ldr	w0, [x22]
  405748:	cmp	w0, #0x4
  40574c:	b.ne	405684 <tigetstr@plt+0x37f4>  // b.any
  405750:	ldrb	w4, [x19, #20]
  405754:	sxtb	w4, w4
  405758:	b	4056b8 <tigetstr@plt+0x3828>
  40575c:	ldr	w1, [x19, #148]
  405760:	adrp	x2, 408000 <tigetstr@plt+0x6170>
  405764:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  405768:	add	x2, x2, #0x28
  40576c:	add	x0, x0, #0x3f0
  405770:	bl	401dd0 <printf@plt>
  405774:	b	405650 <tigetstr@plt+0x37c0>
  405778:	ldr	w1, [x19, #148]
  40577c:	adrp	x2, 408000 <tigetstr@plt+0x6170>
  405780:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  405784:	add	x2, x2, #0x28
  405788:	add	x0, x0, #0x3f0
  40578c:	bl	401dd0 <printf@plt>
  405790:	b	405720 <tigetstr@plt+0x3890>
  405794:	mov	x0, x19
  405798:	bl	4041d8 <tigetstr@plt+0x2348>
  40579c:	ldrsb	w0, [x19, #1717]
  4057a0:	tbnz	w0, #31, 405810 <tigetstr@plt+0x3980>
  4057a4:	mov	w2, #0x5                   	// #5
  4057a8:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4057ac:	mov	x0, #0x0                   	// #0
  4057b0:	add	x1, x1, #0x568
  4057b4:	bl	401d70 <dcgettext@plt>
  4057b8:	ldrsw	x3, [x19, #136]
  4057bc:	ldr	x1, [x19, #160]
  4057c0:	ldr	w2, [x19, #152]
  4057c4:	ldr	x1, [x1, x3, lsl #3]
  4057c8:	bl	401dd0 <printf@plt>
  4057cc:	str	w0, [x19, #148]
  4057d0:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  4057d4:	ldr	x0, [x0, #680]
  4057d8:	bl	401d20 <fflush@plt>
  4057dc:	mov	w0, #0xffffffff            	// #-1
  4057e0:	ldp	x19, x20, [sp, #16]
  4057e4:	ldp	x21, x22, [sp, #32]
  4057e8:	ldp	x29, x30, [sp], #64
  4057ec:	ret
  4057f0:	mov	x1, x20
  4057f4:	mov	x0, x19
  4057f8:	bl	404e98 <tigetstr@plt+0x3008>
  4057fc:	mov	w0, #0xffffffff            	// #-1
  405800:	ldp	x19, x20, [sp, #16]
  405804:	ldp	x21, x22, [sp, #32]
  405808:	ldp	x29, x30, [sp], #64
  40580c:	ret
  405810:	mov	w2, #0x5                   	// #5
  405814:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  405818:	mov	x0, #0x0                   	// #0
  40581c:	add	x1, x1, #0x578
  405820:	bl	401d70 <dcgettext@plt>
  405824:	ldr	w1, [x19, #152]
  405828:	bl	401dd0 <printf@plt>
  40582c:	str	w0, [x19, #148]
  405830:	b	4057d0 <tigetstr@plt+0x3940>
  405834:	mov	w0, #0xa                   	// #10
  405838:	bl	401a60 <putc@plt>
  40583c:	b	405720 <tigetstr@plt+0x3890>
  405840:	mov	w0, #0xa                   	// #10
  405844:	bl	401a60 <putc@plt>
  405848:	b	405650 <tigetstr@plt+0x37c0>
  40584c:	nop
  405850:	stp	x29, x30, [sp, #-272]!
  405854:	mov	x29, sp
  405858:	stp	x19, x20, [sp, #16]
  40585c:	mov	w19, w2
  405860:	stp	x21, x22, [sp, #32]
  405864:	stp	x23, x24, [sp, #48]
  405868:	stp	x25, x26, [sp, #64]
  40586c:	stp	x27, x28, [sp, #80]
  405870:	stp	x0, x1, [sp, #104]
  405874:	add	x0, sp, #0xb1
  405878:	str	x0, [sp, #120]
  40587c:	nop
  405880:	cmp	w19, #0x0
  405884:	b.le	405c0c <tigetstr@plt+0x3d7c>
  405888:	ldr	x0, [sp, #104]
  40588c:	ldrb	w0, [x0, #1717]
  405890:	tbnz	w0, #4, 405c0c <tigetstr@plt+0x3d7c>
  405894:	ldr	x2, [sp, #104]
  405898:	str	xzr, [sp, #152]
  40589c:	ldp	x28, x1, [x2, #504]
  4058a0:	ldr	w0, [x2, #656]
  4058a4:	ldr	x25, [x2, #120]
  4058a8:	lsl	w0, w0, #2
  4058ac:	cmp	x1, w0, sxtw
  4058b0:	sxtw	x0, w0
  4058b4:	mov	x1, x25
  4058b8:	b.cs	4058ec <tigetstr@plt+0x3a5c>  // b.hs, b.nlast
  4058bc:	cmp	x0, #0x100
  4058c0:	mov	x21, #0x100                 	// #256
  4058c4:	csel	x21, x0, x21, cs  // cs = hs, nlast
  4058c8:	mov	x0, x28
  4058cc:	add	x22, x21, #0x2
  4058d0:	mov	x1, x22
  4058d4:	bl	401ba0 <realloc@plt>
  4058d8:	mov	x28, x0
  4058dc:	cbz	x0, 407210 <tigetstr@plt+0x5380>
  4058e0:	ldr	x0, [sp, #104]
  4058e4:	ldr	x1, [x0, #120]
  4058e8:	stp	x28, x21, [x0, #504]
  4058ec:	add	x1, x1, #0x1
  4058f0:	ldr	x0, [sp, #104]
  4058f4:	str	x1, [x0, #120]
  4058f8:	ldr	x0, [sp, #112]
  4058fc:	bl	401bb0 <getc@plt>
  405900:	mov	w21, w0
  405904:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  405908:	ldr	w0, [x1, #720]
  40590c:	cmp	w0, #0x0
  405910:	ccmp	w21, #0xa, #0x0, ne  // ne = any
  405914:	b.eq	407080 <tigetstr@plt+0x51f0>  // b.none
  405918:	ldr	x0, [sp, #104]
  40591c:	ldr	x1, [x0, #512]
  405920:	ldr	x0, [x0, #504]
  405924:	sub	x1, x1, #0x1
  405928:	add	x0, x0, x1
  40592c:	cmp	x28, x0
  405930:	b.cs	4070c0 <tigetstr@plt+0x5230>  // b.hs, b.nlast
  405934:	mov	w22, #0x0                   	// #0
  405938:	mov	x26, #0x0                   	// #0
  40593c:	mov	w24, #0x0                   	// #0
  405940:	ldr	x0, [sp, #104]
  405944:	ldrb	w1, [x0, #1717]
  405948:	tst	w24, w1, lsr #1
  40594c:	b.ne	4069f4 <tigetstr@plt+0x4b64>  // b.any
  405950:	cmn	w21, #0x1
  405954:	b.eq	407008 <tigetstr@plt+0x5178>  // b.none
  405958:	cmp	w21, #0xa
  40595c:	b.eq	406fec <tigetstr@plt+0x515c>  // b.none
  405960:	mov	x20, x28
  405964:	sxtb	w27, w21
  405968:	cmp	w21, #0x9
  40596c:	strb	w27, [x20], #1
  405970:	b.eq	4067d0 <tigetstr@plt+0x4940>  // b.none
  405974:	cmp	w22, #0x0
  405978:	ccmp	w21, #0x8, #0x0, gt
  40597c:	b.ne	406810 <tigetstr@plt+0x4980>  // b.any
  405980:	sub	w22, w22, #0x1
  405984:	ldr	x0, [sp, #104]
  405988:	ldr	w2, [x0, #656]
  40598c:	cmp	w2, w22
  405990:	b.gt	40599c <tigetstr@plt+0x3b0c>
  405994:	ldrb	w0, [x0, #1717]
  405998:	tbnz	w0, #1, 4059f8 <tigetstr@plt+0x3b68>
  40599c:	cbnz	w24, 4068e8 <tigetstr@plt+0x4a58>
  4059a0:	ldr	x3, [sp, #104]
  4059a4:	ldp	x0, x1, [x3, #504]
  4059a8:	sub	x1, x1, #0x5
  4059ac:	add	x0, x0, x1
  4059b0:	cmp	x20, x0
  4059b4:	b.cs	4059f8 <tigetstr@plt+0x3b68>  // b.hs, b.nlast
  4059b8:	ldr	x1, [x3, #120]
  4059bc:	mov	x28, x20
  4059c0:	mov	x0, x3
  4059c4:	add	x1, x1, #0x1
  4059c8:	str	x1, [x0, #120]
  4059cc:	ldr	x0, [sp, #112]
  4059d0:	bl	401bb0 <getc@plt>
  4059d4:	mov	w21, w0
  4059d8:	ldr	x0, [sp, #104]
  4059dc:	ldp	x1, x2, [x0, #504]
  4059e0:	sub	x2, x2, #0x1
  4059e4:	add	x1, x1, x2
  4059e8:	cmp	x28, x1
  4059ec:	b.cc	405940 <tigetstr@plt+0x3ab0>  // b.lo, b.ul, b.last
  4059f0:	ldr	w2, [x0, #656]
  4059f4:	mov	x20, x28
  4059f8:	cmp	w2, #0x0
  4059fc:	ccmp	w22, w2, #0x1, gt
  405a00:	b.ge	406ed0 <tigetstr@plt+0x5040>  // b.tcont
  405a04:	cmp	w22, w2
  405a08:	b.eq	406e94 <tigetstr@plt+0x5004>  // b.none
  405a0c:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  405a10:	str	wzr, [x0, #720]
  405a14:	ldr	x0, [sp, #104]
  405a18:	ldr	x0, [x0, #504]
  405a1c:	strb	wzr, [x20]
  405a20:	sub	w20, w20, w0
  405a24:	cmn	w22, #0x1
  405a28:	b.eq	40698c <tigetstr@plt+0x4afc>  // b.none
  405a2c:	ldr	x0, [sp, #104]
  405a30:	ldrb	w0, [x0, #1718]
  405a34:	tbnz	w0, #3, 406eec <tigetstr@plt+0x505c>
  405a38:	ldr	x2, [sp, #104]
  405a3c:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  405a40:	str	w20, [x1, #664]
  405a44:	ldrb	w0, [x2, #1716]
  405a48:	tbnz	w0, #0, 406de4 <tigetstr@plt+0x4f54>
  405a4c:	ldr	x1, [x2, #544]
  405a50:	cbz	x1, 405a60 <tigetstr@plt+0x3bd0>
  405a54:	ldrsb	w1, [x1]
  405a58:	cmp	w1, #0x20
  405a5c:	b.eq	405d8c <tigetstr@plt+0x3efc>  // b.none
  405a60:	tbz	w0, #2, 405a70 <tigetstr@plt+0x3be0>
  405a64:	ldr	x0, [sp, #104]
  405a68:	ldr	x0, [x0, #536]
  405a6c:	bl	401a40 <putp@plt>
  405a70:	ldr	x0, [sp, #104]
  405a74:	subs	w2, w20, #0x1
  405a78:	ldr	x27, [x0, #504]
  405a7c:	b.mi	405b1c <tigetstr@plt+0x3c8c>  // b.first
  405a80:	mov	x26, #0x1                   	// #1
  405a84:	adrp	x24, 419000 <tigetstr@plt+0x17170>
  405a88:	ldr	x0, [sp, #104]
  405a8c:	ldrsb	w21, [x27]
  405a90:	ldrb	w0, [x0, #1716]
  405a94:	tbz	w0, #5, 4067f8 <tigetstr@plt+0x4968>
  405a98:	cmp	w21, #0x20
  405a9c:	b.eq	406844 <tigetstr@plt+0x49b4>  // b.none
  405aa0:	cmp	w2, #0x1
  405aa4:	b.le	405abc <tigetstr@plt+0x3c2c>
  405aa8:	ldrsb	w0, [x27, #1]
  405aac:	cmp	w21, #0x5f
  405ab0:	b.ne	406868 <tigetstr@plt+0x49d8>  // b.any
  405ab4:	cmp	w0, #0x8
  405ab8:	b.eq	406fe4 <tigetstr@plt+0x5154>  // b.none
  405abc:	ldr	x0, [sp, #104]
  405ac0:	add	x1, x27, #0x1
  405ac4:	ldrb	w0, [x0, #1719]
  405ac8:	tbz	w0, #1, 4066e4 <tigetstr@plt+0x4854>
  405acc:	ldr	x0, [sp, #104]
  405ad0:	mov	x27, x1
  405ad4:	mov	w20, w2
  405ad8:	mov	w25, #0x0                   	// #0
  405adc:	ldr	x0, [x0, #568]
  405ae0:	bl	401a40 <putp@plt>
  405ae4:	cmp	w21, #0x20
  405ae8:	b.ne	4066f0 <tigetstr@plt+0x4860>  // b.any
  405aec:	ldr	x0, [sp, #104]
  405af0:	ldrb	w0, [x0, #1719]
  405af4:	tbz	w0, #1, 4066f0 <tigetstr@plt+0x4860>
  405af8:	cbnz	w25, 4066f0 <tigetstr@plt+0x4860>
  405afc:	mov	w21, #0x0                   	// #0
  405b00:	tbz	w0, #0, 406d9c <tigetstr@plt+0x4f0c>
  405b04:	ldr	x1, [sp, #104]
  405b08:	ldrb	w0, [x1, #1719]
  405b0c:	bfi	w0, w21, #1, #1
  405b10:	strb	w0, [x1, #1719]
  405b14:	subs	w2, w20, #0x1
  405b18:	b.pl	405a88 <tigetstr@plt+0x3bf8>  // b.nfrst
  405b1c:	ldr	x0, [sp, #104]
  405b20:	ldr	w0, [x0, #148]
  405b24:	cmp	w0, w22
  405b28:	b.le	405b60 <tigetstr@plt+0x3cd0>
  405b2c:	cbz	w0, 405b68 <tigetstr@plt+0x3cd8>
  405b30:	ldr	x0, [sp, #104]
  405b34:	ldrb	w0, [x0, #1717]
  405b38:	tbnz	w0, #3, 4070d4 <tigetstr@plt+0x5244>
  405b3c:	cbz	w22, 40714c <tigetstr@plt+0x52bc>
  405b40:	ldr	x0, [sp, #104]
  405b44:	ldrb	w0, [x0, #1716]
  405b48:	tbnz	w0, #3, 40705c <tigetstr@plt+0x51cc>
  405b4c:	ldr	x0, [sp, #104]
  405b50:	ldr	x0, [x0, #536]
  405b54:	cbz	x0, 40705c <tigetstr@plt+0x51cc>
  405b58:	bl	401a40 <putp@plt>
  405b5c:	nop
  405b60:	ldr	x0, [sp, #104]
  405b64:	str	wzr, [x0, #148]
  405b68:	ldr	x0, [sp, #104]
  405b6c:	ldr	w0, [x0, #656]
  405b70:	cmp	w0, w22
  405b74:	b.gt	405b84 <tigetstr@plt+0x3cf4>
  405b78:	ldr	x0, [sp, #104]
  405b7c:	ldrb	w0, [x0, #1717]
  405b80:	tbnz	w0, #1, 405c04 <tigetstr@plt+0x3d74>
  405b84:	ldr	x0, [sp, #104]
  405b88:	ldrb	w0, [x0, #1716]
  405b8c:	tbz	w0, #5, 406978 <tigetstr@plt+0x4ae8>
  405b90:	ldr	x0, [sp, #104]
  405b94:	ldrb	w0, [x0, #1719]
  405b98:	tbz	w0, #1, 405ba8 <tigetstr@plt+0x3d18>
  405b9c:	ldr	x0, [sp, #104]
  405ba0:	ldr	x0, [x0, #568]
  405ba4:	bl	401a40 <putp@plt>
  405ba8:	adrp	x20, 407000 <tigetstr@plt+0x5170>
  405bac:	add	x20, x20, #0x590
  405bb0:	mov	x1, x20
  405bb4:	add	x3, sp, #0xa8
  405bb8:	add	x0, sp, #0x94
  405bbc:	mov	x2, #0x1                   	// #1
  405bc0:	str	xzr, [sp, #168]
  405bc4:	bl	401990 <mbrtowc@plt>
  405bc8:	cmn	x0, #0x2
  405bcc:	mov	x21, x20
  405bd0:	csinc	x0, x0, xzr, cc  // cc = lo, ul, last
  405bd4:	adrp	x22, 419000 <tigetstr@plt+0x17170>
  405bd8:	add	x20, x0, x20
  405bdc:	b	405bec <tigetstr@plt+0x3d5c>
  405be0:	ldr	x1, [x22, #680]
  405be4:	ldrsb	w0, [x21], #1
  405be8:	bl	401a60 <putc@plt>
  405bec:	cmp	x20, x21
  405bf0:	b.ne	405be0 <tigetstr@plt+0x3d50>  // b.any
  405bf4:	ldr	x1, [sp, #104]
  405bf8:	ldrb	w0, [x1, #1719]
  405bfc:	and	w0, w0, #0xfffffffd
  405c00:	strb	w0, [x1, #1719]
  405c04:	subs	w19, w19, #0x1
  405c08:	b.ne	405888 <tigetstr@plt+0x39f8>  // b.any
  405c0c:	ldr	x0, [sp, #104]
  405c10:	ldrb	w0, [x0, #1719]
  405c14:	tbz	w0, #1, 405c30 <tigetstr@plt+0x3da0>
  405c18:	ldr	x19, [sp, #104]
  405c1c:	ldr	x0, [x19, #568]
  405c20:	bl	401a40 <putp@plt>
  405c24:	ldrb	w0, [x19, #1719]
  405c28:	and	w0, w0, #0xfffffffd
  405c2c:	strb	w0, [x19, #1719]
  405c30:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  405c34:	ldr	x0, [x0, #680]
  405c38:	bl	401d20 <fflush@plt>
  405c3c:	ldp	x2, x0, [sp, #104]
  405c40:	ldr	x1, [x2, #120]
  405c44:	add	x1, x1, #0x1
  405c48:	str	x1, [x2, #120]
  405c4c:	bl	401bb0 <getc@plt>
  405c50:	mov	w19, w0
  405c54:	cmn	w0, #0x1
  405c58:	b.eq	40698c <tigetstr@plt+0x4afc>  // b.none
  405c5c:	ldr	x0, [sp, #104]
  405c60:	ldrh	w1, [x0, #1716]
  405c64:	mov	w0, #0x1004                	// #4100
  405c68:	bics	wzr, w0, w1
  405c6c:	b.ne	405c7c <tigetstr@plt+0x3dec>  // b.any
  405c70:	ldr	x0, [sp, #104]
  405c74:	ldr	x0, [x0, #648]
  405c78:	bl	401a40 <putp@plt>
  405c7c:	ldp	x3, x1, [sp, #104]
  405c80:	mov	w0, w19
  405c84:	ldr	x2, [x3, #120]
  405c88:	mov	x19, x3
  405c8c:	sub	x2, x2, #0x1
  405c90:	str	x2, [x3, #120]
  405c94:	bl	401cb0 <ungetc@plt>
  405c98:	str	x19, [sp, #104]
  405c9c:	add	x0, x19, #0xc0
  405ca0:	mov	w1, #0x1                   	// #1
  405ca4:	bl	401a30 <__sigsetjmp@plt>
  405ca8:	ldr	x2, [sp, #104]
  405cac:	mov	w0, #0xefff                	// #61439
  405cb0:	movk	w0, #0xffef, lsl #16
  405cb4:	ldr	w1, [x2, #1716]
  405cb8:	and	w1, w1, w0
  405cbc:	str	w1, [x2, #1716]
  405cc0:	ubfx	x0, x1, #16, #8
  405cc4:	tbz	w1, #17, 405de0 <tigetstr@plt+0x3f50>
  405cc8:	and	w0, w0, #0xfffffffd
  405ccc:	strb	w0, [x2, #1718]
  405cd0:	adrp	x22, 407000 <tigetstr@plt+0x5170>
  405cd4:	bl	401df0 <__errno_location@plt>
  405cd8:	add	x23, sp, #0xc3
  405cdc:	mov	x21, x0
  405ce0:	add	x22, x22, #0xba8
  405ce4:	mov	w19, #0x0                   	// #0
  405ce8:	mov	x25, #0x1                   	// #1
  405cec:	mov	w24, #0x2                   	// #2
  405cf0:	str	wzr, [x21]
  405cf4:	mov	x2, x25
  405cf8:	add	x1, sp, #0x8b
  405cfc:	mov	w0, w24
  405d00:	bl	401d40 <read@plt>
  405d04:	cmp	x0, #0x0
  405d08:	b.le	405d4c <tigetstr@plt+0x3ebc>
  405d0c:	ldrb	w20, [sp, #139]
  405d10:	bl	401c80 <__ctype_b_loc@plt>
  405d14:	ldr	x0, [x0]
  405d18:	sxtb	w2, w20
  405d1c:	ldrh	w0, [x0, w2, sxtw #1]
  405d20:	tbz	w0, #11, 405d74 <tigetstr@plt+0x3ee4>
  405d24:	add	w19, w19, w19, lsl #2
  405d28:	str	wzr, [x21]
  405d2c:	add	x1, sp, #0x8b
  405d30:	mov	w0, w24
  405d34:	add	w19, w2, w19, lsl #1
  405d38:	mov	x2, x25
  405d3c:	sub	w19, w19, #0x30
  405d40:	bl	401d40 <read@plt>
  405d44:	cmp	x0, #0x0
  405d48:	b.gt	405d0c <tigetstr@plt+0x3e7c>
  405d4c:	ldr	w0, [x21]
  405d50:	cmp	w0, #0x4
  405d54:	b.ne	406540 <tigetstr@plt+0x46b0>  // b.any
  405d58:	ldr	x0, [sp, #104]
  405d5c:	ldrb	w20, [x0, #20]
  405d60:	bl	401c80 <__ctype_b_loc@plt>
  405d64:	ldr	x0, [x0]
  405d68:	sxtb	w2, w20
  405d6c:	ldrh	w0, [x0, w2, sxtw #1]
  405d70:	tbnz	w0, #11, 405d24 <tigetstr@plt+0x3e94>
  405d74:	ldr	x0, [sp, #104]
  405d78:	ldrb	w0, [x0, #20]
  405d7c:	cmp	w0, w20
  405d80:	b.ne	405df0 <tigetstr@plt+0x3f60>  // b.any
  405d84:	mov	w19, #0x0                   	// #0
  405d88:	b	405cf0 <tigetstr@plt+0x3e60>
  405d8c:	ldr	w1, [x2, #148]
  405d90:	cmp	w1, #0x0
  405d94:	b.le	405a60 <tigetstr@plt+0x3bd0>
  405d98:	ldr	x0, [sp, #104]
  405d9c:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  405da0:	ldr	x1, [x1, #680]
  405da4:	ldrb	w0, [x0, #1717]
  405da8:	tbnz	w0, #3, 406e00 <tigetstr@plt+0x4f70>
  405dac:	nop
  405db0:	mov	w0, #0xd                   	// #13
  405db4:	bl	401a60 <putc@plt>
  405db8:	ldr	x1, [sp, #104]
  405dbc:	ldrb	w0, [x1, #1716]
  405dc0:	tbnz	w0, #3, 407028 <tigetstr@plt+0x5198>
  405dc4:	ldr	x0, [x1, #536]
  405dc8:	cbz	x0, 407028 <tigetstr@plt+0x5198>
  405dcc:	bl	401a40 <putp@plt>
  405dd0:	ldr	x1, [sp, #104]
  405dd4:	ldrb	w0, [x1, #1716]
  405dd8:	str	wzr, [x1, #148]
  405ddc:	b	405a60 <tigetstr@plt+0x3bd0>
  405de0:	mov	x0, x2
  405de4:	mov	x1, #0x0                   	// #0
  405de8:	bl	404288 <tigetstr@plt+0x23f8>
  405dec:	b	405cd0 <tigetstr@plt+0x3e40>
  405df0:	ldr	x3, [sp, #104]
  405df4:	cmp	w2, #0x2e
  405df8:	ldrb	w1, [x3, #1718]
  405dfc:	ldrb	w0, [x3, #19]
  405e00:	and	w1, w1, #0xfffffffb
  405e04:	strb	w1, [x3, #1718]
  405e08:	b.eq	405e3c <tigetstr@plt+0x3fac>  // b.none
  405e0c:	ldr	x1, [sp, #104]
  405e10:	cmp	w0, w20
  405e14:	str	w2, [x1, #704]
  405e18:	str	w19, [x1, #708]
  405e1c:	b.ne	405e74 <tigetstr@plt+0x3fe4>  // b.any
  405e20:	ldr	x19, [sp, #104]
  405e24:	mov	x0, x19
  405e28:	bl	4041d8 <tigetstr@plt+0x2348>
  405e2c:	mov	x0, x19
  405e30:	mov	x1, #0x0                   	// #0
  405e34:	bl	404288 <tigetstr@plt+0x23f8>
  405e38:	b	405ce4 <tigetstr@plt+0x3e54>
  405e3c:	ldr	x2, [sp, #104]
  405e40:	orr	w1, w1, #0x4
  405e44:	ldr	w20, [x2, #704]
  405e48:	strb	w1, [x2, #1718]
  405e4c:	ldr	w19, [x2, #708]
  405e50:	cmp	w20, #0x3a
  405e54:	b.eq	406548 <tigetstr@plt+0x46b8>  // b.none
  405e58:	ldr	x1, [sp, #104]
  405e5c:	sxtb	w2, w20
  405e60:	and	w20, w20, #0xff
  405e64:	cmp	w0, w20
  405e68:	str	w2, [x1, #704]
  405e6c:	str	w19, [x1, #708]
  405e70:	b.eq	405e20 <tigetstr@plt+0x3f90>  // b.none
  405e74:	sub	w1, w2, #0x2
  405e78:	cmp	w1, #0x78
  405e7c:	b.hi	4064b0 <tigetstr@plt+0x4620>  // b.pmore
  405e80:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  405e84:	add	x0, x0, #0xa0
  405e88:	ldrh	w0, [x0, w1, uxtw #1]
  405e8c:	adr	x1, 405e98 <tigetstr@plt+0x4008>
  405e90:	add	x0, x1, w0, sxth #2
  405e94:	br	x0
  405e98:	ldr	x1, [sp, #104]
  405e9c:	ldrsb	w0, [x1, #1717]
  405ea0:	tbnz	w0, #31, 4064b0 <tigetstr@plt+0x4620>
  405ea4:	ldr	w2, [x1, #140]
  405ea8:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  405eac:	ldr	w3, [x1, #152]
  405eb0:	add	x0, x0, #0xb78
  405eb4:	add	w1, w2, #0x1
  405eb8:	sub	w2, w3, w2
  405ebc:	add	w1, w1, w1, lsr #31
  405ec0:	cmp	w2, #0x0
  405ec4:	sub	w1, w3, w1, asr #1
  405ec8:	csinc	w24, w1, wzr, gt
  405ecc:	bl	401e10 <getenv@plt>
  405ed0:	mov	x19, x0
  405ed4:	cbz	x0, 405ee0 <tigetstr@plt+0x4050>
  405ed8:	ldrsb	w0, [x0]
  405edc:	cbnz	w0, 4065fc <tigetstr@plt+0x476c>
  405ee0:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  405ee4:	add	x0, x0, #0xb80
  405ee8:	bl	401e10 <getenv@plt>
  405eec:	mov	x19, x0
  405ef0:	cbz	x0, 405efc <tigetstr@plt+0x406c>
  405ef4:	ldrsb	w0, [x0]
  405ef8:	cbnz	w0, 4065fc <tigetstr@plt+0x476c>
  405efc:	adrp	x19, 407000 <tigetstr@plt+0x5170>
  405f00:	add	x19, x19, #0x598
  405f04:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  405f08:	mov	w2, w24
  405f0c:	add	x0, sp, #0xc0
  405f10:	add	x1, x1, #0xb88
  405f14:	mov	w20, #0x1                   	// #1
  405f18:	bl	401a50 <sprintf@plt>
  405f1c:	ldr	x24, [sp, #104]
  405f20:	mov	x0, x24
  405f24:	bl	4041d8 <tigetstr@plt+0x2348>
  405f28:	ldrsw	x4, [x24, #136]
  405f2c:	mov	x1, x19
  405f30:	ldr	x3, [x24, #160]
  405f34:	add	x2, sp, #0xc0
  405f38:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  405f3c:	add	x0, x0, #0xb98
  405f40:	ldr	x3, [x3, x4, lsl #3]
  405f44:	bl	401dd0 <printf@plt>
  405f48:	ldrsw	x1, [x24, #136]
  405f4c:	ldr	x0, [x24, #160]
  405f50:	cbz	w20, 40676c <tigetstr@plt+0x48dc>
  405f54:	strb	wzr, [sp, #194]
  405f58:	mov	x5, x23
  405f5c:	add	x4, sp, #0xc0
  405f60:	mov	x3, x19
  405f64:	ldr	x6, [x0, x1, lsl #3]
  405f68:	mov	x2, x19
  405f6c:	mov	x0, x24
  405f70:	mov	x7, #0x0                   	// #0
  405f74:	mov	x1, #0x0                   	// #0
  405f78:	bl	404440 <tigetstr@plt+0x25b0>
  405f7c:	b	405ce4 <tigetstr@plt+0x3e54>
  405f80:	ldr	x0, [sp, #104]
  405f84:	ldr	x0, [x0, #664]
  405f88:	cbz	x0, 4071e4 <tigetstr@plt+0x5354>
  405f8c:	ldr	x1, [sp, #104]
  405f90:	ldrb	w0, [x1, #1718]
  405f94:	eor	w0, w0, #0x4
  405f98:	strb	w0, [x1, #1718]
  405f9c:	cmp	w19, #0x0
  405fa0:	adrp	x21, 419000 <tigetstr@plt+0x17170>
  405fa4:	ldr	x22, [sp, #104]
  405fa8:	mov	w20, #0x1                   	// #1
  405fac:	csel	w19, w19, w20, ne  // ne = any
  405fb0:	mov	x0, x22
  405fb4:	bl	4041d8 <tigetstr@plt+0x2348>
  405fb8:	ldr	x1, [x21, #680]
  405fbc:	mov	w0, #0x2f                  	// #47
  405fc0:	bl	401a60 <putc@plt>
  405fc4:	str	w20, [x22, #148]
  405fc8:	ldr	x0, [x21, #680]
  405fcc:	bl	401d20 <fflush@plt>
  405fd0:	ldrb	w0, [x22, #1718]
  405fd4:	tbz	w0, #2, 406588 <tigetstr@plt+0x46f8>
  405fd8:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  405fdc:	mov	w0, #0xd                   	// #13
  405fe0:	ldr	x1, [x1, #672]
  405fe4:	bl	401a80 <fputc@plt>
  405fe8:	ldr	x2, [sp, #112]
  405fec:	mov	w3, w19
  405ff0:	ldr	x1, [x22, #664]
  405ff4:	mov	x0, x22
  405ff8:	bl	405220 <tigetstr@plt+0x3390>
  405ffc:	ldr	x1, [sp, #104]
  406000:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  406004:	ldr	w19, [x1, #140]
  406008:	ldr	x1, [x0, #680]
  40600c:	sub	w19, w19, #0x1
  406010:	mov	w0, #0xd                   	// #13
  406014:	bl	401a60 <putc@plt>
  406018:	ldr	x2, [sp, #104]
  40601c:	mov	w1, #0xdfff                	// #57343
  406020:	movk	w1, #0xfbff, lsl #16
  406024:	ldr	w0, [x2, #1716]
  406028:	and	w0, w0, w1
  40602c:	orr	w0, w0, #0x2000
  406030:	str	w0, [x2, #1716]
  406034:	cbz	w19, 4069a0 <tigetstr@plt+0x4b10>
  406038:	ldr	x20, [sp, #104]
  40603c:	ldrb	w1, [x20, #1717]
  406040:	tbz	w1, #3, 406050 <tigetstr@plt+0x41c0>
  406044:	ldr	w0, [x20, #148]
  406048:	cmp	w0, #0x0
  40604c:	b.gt	406524 <tigetstr@plt+0x4694>
  406050:	tbz	w1, #6, 406078 <tigetstr@plt+0x41e8>
  406054:	ldr	x2, [sp, #104]
  406058:	ldr	w0, [x2, #140]
  40605c:	cmp	w0, w19
  406060:	b.gt	406078 <tigetstr@plt+0x41e8>
  406064:	ldrb	w0, [x2, #1716]
  406068:	tbz	w0, #2, 40655c <tigetstr@plt+0x46cc>
  40606c:	ldr	x0, [x2, #592]
  406070:	bl	401a40 <putp@plt>
  406074:	nop
  406078:	ldr	x2, [sp, #104]
  40607c:	ldrsw	x0, [x2, #152]
  406080:	ldr	x1, [x2, #120]
  406084:	str	x1, [x2, #688]
  406088:	str	x0, [x2, #696]
  40608c:	b	405880 <tigetstr@plt+0x39f0>
  406090:	ldr	x0, [sp, #104]
  406094:	ldrb	w1, [x0, #1717]
  406098:	tbnz	w1, #6, 406658 <tigetstr@plt+0x47c8>
  40609c:	adrp	x20, 419000 <tigetstr@plt+0x17170>
  4060a0:	mov	w2, #0x5                   	// #5
  4060a4:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4060a8:	mov	x0, #0x0                   	// #0
  4060ac:	add	x1, x1, #0x630
  4060b0:	bl	401d70 <dcgettext@plt>
  4060b4:	ldr	x1, [x20, #680]
  4060b8:	adrp	x19, 407000 <tigetstr@plt+0x5170>
  4060bc:	add	x19, x19, #0x6b8
  4060c0:	bl	4019e0 <fputs@plt>
  4060c4:	mov	x0, x19
  4060c8:	bl	401c30 <puts@plt>
  4060cc:	mov	w2, #0x5                   	// #5
  4060d0:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4060d4:	mov	x0, #0x0                   	// #0
  4060d8:	add	x1, x1, #0x708
  4060dc:	bl	401d70 <dcgettext@plt>
  4060e0:	ldr	x1, [x20, #680]
  4060e4:	bl	4019e0 <fputs@plt>
  4060e8:	mov	x0, x19
  4060ec:	bl	401c30 <puts@plt>
  4060f0:	ldr	x0, [sp, #104]
  4060f4:	mov	x1, #0x0                   	// #0
  4060f8:	bl	404288 <tigetstr@plt+0x23f8>
  4060fc:	b	405ce4 <tigetstr@plt+0x3e54>
  406100:	ldr	x0, [sp, #104]
  406104:	ldrsb	w0, [x0, #1717]
  406108:	tbz	w0, #31, 406f90 <tigetstr@plt+0x5100>
  40610c:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  406110:	mov	w0, #0x7                   	// #7
  406114:	ldr	x1, [x1, #672]
  406118:	bl	401a80 <fputc@plt>
  40611c:	b	405ce4 <tigetstr@plt+0x3e54>
  406120:	ldr	x19, [sp, #104]
  406124:	mov	x0, x19
  406128:	bl	4041d8 <tigetstr@plt+0x2348>
  40612c:	ldr	w1, [x19, #152]
  406130:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  406134:	add	x0, x0, #0x608
  406138:	bl	401dd0 <printf@plt>
  40613c:	str	w0, [x19, #148]
  406140:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  406144:	ldr	x0, [x1, #680]
  406148:	bl	401d20 <fflush@plt>
  40614c:	b	405ce4 <tigetstr@plt+0x3e54>
  406150:	ldr	x0, [sp, #104]
  406154:	mov	w2, #0x0                   	// #0
  406158:	mov	w3, w19
  40615c:	mov	x1, #0x0                   	// #0
  406160:	bl	405590 <tigetstr@plt+0x3700>
  406164:	mov	w19, w0
  406168:	tbnz	w0, #31, 405ce4 <tigetstr@plt+0x3e54>
  40616c:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  406170:	ldr	x1, [x0, #680]
  406174:	b	406010 <tigetstr@plt+0x4180>
  406178:	ldr	x0, [sp, #104]
  40617c:	mov	x1, #0x0                   	// #0
  406180:	bl	404e98 <tigetstr@plt+0x3008>
  406184:	b	405ce4 <tigetstr@plt+0x3e54>
  406188:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  40618c:	ldr	x1, [x0, #680]
  406190:	cbnz	w19, 4065e0 <tigetstr@plt+0x4750>
  406194:	ldr	x0, [sp, #104]
  406198:	ldr	w19, [x0, #140]
  40619c:	b	406010 <tigetstr@plt+0x4180>
  4061a0:	ldr	x0, [sp, #104]
  4061a4:	ldrb	w1, [x0, #1717]
  4061a8:	tbnz	w1, #7, 40610c <tigetstr@plt+0x427c>
  4061ac:	ldr	x0, [x0, #528]
  4061b0:	cbz	x0, 4061b8 <tigetstr@plt+0x4328>
  4061b4:	tbz	w1, #3, 407160 <tigetstr@plt+0x52d0>
  4061b8:	ldp	x19, x0, [sp, #104]
  4061bc:	mov	w2, #0x0                   	// #0
  4061c0:	ldr	x1, [x19, #688]
  4061c4:	str	x1, [x19, #120]
  4061c8:	bl	401c00 <fseek@plt>
  4061cc:	mov	x2, x19
  4061d0:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  4061d4:	ldr	w19, [x19, #140]
  4061d8:	ldr	x1, [x2, #696]
  4061dc:	str	w1, [x2, #152]
  4061e0:	ldr	x1, [x0, #680]
  4061e4:	b	406010 <tigetstr@plt+0x4180>
  4061e8:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  4061ec:	ldr	x1, [x0, #680]
  4061f0:	cbnz	w19, 4065e8 <tigetstr@plt+0x4758>
  4061f4:	mov	w0, #0xd                   	// #13
  4061f8:	bl	401a60 <putc@plt>
  4061fc:	ldr	x2, [sp, #104]
  406200:	mov	w1, #0xdfff                	// #57343
  406204:	movk	w1, #0xfbff, lsl #16
  406208:	mov	w19, #0x1                   	// #1
  40620c:	ldr	w0, [x2, #1716]
  406210:	and	w0, w0, w1
  406214:	orr	w0, w0, #0x2000
  406218:	str	w0, [x2, #1716]
  40621c:	b	406038 <tigetstr@plt+0x41a8>
  406220:	cmp	w19, #0x0
  406224:	csinc	w19, w19, wzr, ne  // ne = any
  406228:	cmp	w2, #0x66
  40622c:	b.ne	40623c <tigetstr@plt+0x43ac>  // b.any
  406230:	ldr	x0, [sp, #104]
  406234:	ldr	w0, [x0, #140]
  406238:	mul	w19, w19, w0
  40623c:	adrp	x20, 419000 <tigetstr@plt+0x17170>
  406240:	mov	w0, #0xd                   	// #13
  406244:	ldr	x1, [x20, #680]
  406248:	bl	401a60 <putc@plt>
  40624c:	ldr	x2, [sp, #104]
  406250:	ldr	x1, [x20, #680]
  406254:	ldr	w0, [x2, #148]
  406258:	cbz	w0, 406294 <tigetstr@plt+0x4404>
  40625c:	ldrb	w0, [x2, #1717]
  406260:	tbnz	w0, #3, 4068f8 <tigetstr@plt+0x4a68>
  406264:	mov	w0, #0xd                   	// #13
  406268:	bl	401a60 <putc@plt>
  40626c:	ldr	x1, [sp, #104]
  406270:	ldrb	w0, [x1, #1716]
  406274:	tbnz	w0, #3, 406790 <tigetstr@plt+0x4900>
  406278:	ldr	x0, [x1, #536]
  40627c:	cbz	x0, 406790 <tigetstr@plt+0x4900>
  406280:	bl	401a40 <putp@plt>
  406284:	ldr	x1, [sp, #104]
  406288:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  40628c:	str	wzr, [x1, #148]
  406290:	ldr	x1, [x0, #680]
  406294:	mov	w0, #0xa                   	// #10
  406298:	bl	401a60 <putc@plt>
  40629c:	ldr	x0, [sp, #104]
  4062a0:	ldrb	w0, [x0, #1716]
  4062a4:	tbnz	w0, #2, 406694 <tigetstr@plt+0x4804>
  4062a8:	sxtw	x3, w19
  4062ac:	adrp	x2, 407000 <tigetstr@plt+0x5170>
  4062b0:	add	x2, x2, #0x5c8
  4062b4:	mov	w4, #0x5                   	// #5
  4062b8:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4062bc:	mov	x0, #0x0                   	// #0
  4062c0:	add	x1, x1, #0x5e0
  4062c4:	bl	401d10 <dcngettext@plt>
  4062c8:	mov	w1, w19
  4062cc:	bl	401dd0 <printf@plt>
  4062d0:	ldr	x0, [sp, #104]
  4062d4:	ldrb	w0, [x0, #1716]
  4062d8:	tbnz	w0, #2, 406684 <tigetstr@plt+0x47f4>
  4062dc:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  4062e0:	mov	w0, #0xa                   	// #10
  4062e4:	ldr	x1, [x1, #680]
  4062e8:	bl	401a60 <putc@plt>
  4062ec:	cmp	w19, #0x0
  4062f0:	b.gt	406300 <tigetstr@plt+0x4470>
  4062f4:	b	406334 <tigetstr@plt+0x44a4>
  4062f8:	cmn	w0, #0x1
  4062fc:	b.eq	4069bc <tigetstr@plt+0x4b2c>  // b.none
  406300:	ldp	x2, x0, [sp, #104]
  406304:	ldr	x1, [x2, #120]
  406308:	add	x1, x1, #0x1
  40630c:	str	x1, [x2, #120]
  406310:	bl	401bb0 <getc@plt>
  406314:	cmp	w0, #0xa
  406318:	b.ne	4062f8 <tigetstr@plt+0x4468>  // b.any
  40631c:	ldr	x1, [sp, #104]
  406320:	subs	w19, w19, #0x1
  406324:	ldr	w0, [x1, #152]
  406328:	add	w0, w0, #0x1
  40632c:	str	w0, [x1, #152]
  406330:	b.ne	406300 <tigetstr@plt+0x4470>  // b.any
  406334:	ldr	x1, [sp, #104]
  406338:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  40633c:	ldr	w19, [x1, #140]
  406340:	ldr	x1, [x0, #680]
  406344:	b	406010 <tigetstr@plt+0x4180>
  406348:	ldr	x0, [sp, #104]
  40634c:	ldrsb	w0, [x0, #1717]
  406350:	tbnz	w0, #31, 407190 <tigetstr@plt+0x5300>
  406354:	adrp	x20, 419000 <tigetstr@plt+0x17170>
  406358:	cmp	w19, #0x0
  40635c:	csinc	w19, w19, wzr, ne  // ne = any
  406360:	mov	w0, #0xd                   	// #13
  406364:	ldr	x1, [x20, #680]
  406368:	bl	401a60 <putc@plt>
  40636c:	ldr	x2, [sp, #104]
  406370:	ldr	x1, [x20, #680]
  406374:	ldr	w0, [x2, #148]
  406378:	cbz	w0, 4063b4 <tigetstr@plt+0x4524>
  40637c:	ldrb	w0, [x2, #1717]
  406380:	tbnz	w0, #3, 406904 <tigetstr@plt+0x4a74>
  406384:	mov	w0, #0xd                   	// #13
  406388:	bl	401a60 <putc@plt>
  40638c:	ldr	x1, [sp, #104]
  406390:	ldrb	w0, [x1, #1716]
  406394:	tbnz	w0, #3, 4067b0 <tigetstr@plt+0x4920>
  406398:	ldr	x0, [x1, #536]
  40639c:	cbz	x0, 4067b0 <tigetstr@plt+0x4920>
  4063a0:	bl	401a40 <putp@plt>
  4063a4:	ldr	x1, [sp, #104]
  4063a8:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  4063ac:	str	wzr, [x1, #148]
  4063b0:	ldr	x1, [x0, #680]
  4063b4:	mov	w0, #0xa                   	// #10
  4063b8:	bl	401a60 <putc@plt>
  4063bc:	ldr	x0, [sp, #104]
  4063c0:	ldrb	w0, [x0, #1716]
  4063c4:	tbnz	w0, #2, 4066b4 <tigetstr@plt+0x4824>
  4063c8:	sxtw	x3, w19
  4063cc:	adrp	x2, 407000 <tigetstr@plt+0x5170>
  4063d0:	add	x2, x2, #0x5a0
  4063d4:	mov	w4, #0x5                   	// #5
  4063d8:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4063dc:	mov	x0, #0x0                   	// #0
  4063e0:	add	x1, x1, #0x5b8
  4063e4:	bl	401d10 <dcngettext@plt>
  4063e8:	mov	w1, w19
  4063ec:	bl	401dd0 <printf@plt>
  4063f0:	ldr	x0, [sp, #104]
  4063f4:	ldrb	w0, [x0, #1716]
  4063f8:	tbnz	w0, #2, 4066a4 <tigetstr@plt+0x4814>
  4063fc:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  406400:	mov	w0, #0xa                   	// #10
  406404:	ldr	x1, [x1, #680]
  406408:	bl	401a60 <putc@plt>
  40640c:	ldp	x21, x0, [sp, #104]
  406410:	str	xzr, [x21, #120]
  406414:	mov	w2, #0x0                   	// #0
  406418:	mov	x1, #0x0                   	// #0
  40641c:	ldr	w4, [x21, #140]
  406420:	ldrb	w5, [x21, #1717]
  406424:	ldr	w3, [x21, #152]
  406428:	madd	w19, w19, w4, w4
  40642c:	tst	x5, #0x40
  406430:	cset	w4, eq  // eq = none
  406434:	sub	w19, w3, w19
  406438:	subs	w19, w19, w4
  40643c:	csel	w20, w19, wzr, pl  // pl = nfrst
  406440:	bl	401c00 <fseek@plt>
  406444:	str	wzr, [x21, #152]
  406448:	cmp	w19, #0x0
  40644c:	b.gt	40645c <tigetstr@plt+0x45cc>
  406450:	b	406490 <tigetstr@plt+0x4600>
  406454:	cmn	w0, #0x1
  406458:	b.eq	406490 <tigetstr@plt+0x4600>  // b.none
  40645c:	ldp	x2, x0, [sp, #104]
  406460:	ldr	x1, [x2, #120]
  406464:	add	x1, x1, #0x1
  406468:	str	x1, [x2, #120]
  40646c:	bl	401bb0 <getc@plt>
  406470:	cmp	w0, #0xa
  406474:	b.ne	406454 <tigetstr@plt+0x45c4>  // b.any
  406478:	ldr	x1, [sp, #104]
  40647c:	subs	w20, w20, #0x1
  406480:	ldr	w0, [x1, #152]
  406484:	add	w0, w0, #0x1
  406488:	str	w0, [x1, #152]
  40648c:	b.ne	40645c <tigetstr@plt+0x45cc>  // b.any
  406490:	ldr	x2, [sp, #104]
  406494:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  406498:	ldr	x1, [x1, #680]
  40649c:	ldrb	w0, [x2, #1717]
  4064a0:	ldr	w19, [x2, #140]
  4064a4:	tst	x0, #0x40
  4064a8:	cinc	w19, w19, eq  // eq = none
  4064ac:	b	406010 <tigetstr@plt+0x4180>
  4064b0:	ldr	x19, [sp, #104]
  4064b4:	ldrsb	w0, [x19, #1718]
  4064b8:	tbz	w0, #31, 40610c <tigetstr@plt+0x427c>
  4064bc:	mov	x0, x19
  4064c0:	bl	4041d8 <tigetstr@plt+0x2348>
  4064c4:	ldr	x0, [x19, #544]
  4064c8:	cbz	x0, 4066c4 <tigetstr@plt+0x4834>
  4064cc:	ldr	x1, [x19, #552]
  4064d0:	cbz	x1, 4066c4 <tigetstr@plt+0x4834>
  4064d4:	bl	401a40 <putp@plt>
  4064d8:	mov	x1, x22
  4064dc:	mov	w2, #0x5                   	// #5
  4064e0:	mov	x0, #0x0                   	// #0
  4064e4:	bl	401d70 <dcgettext@plt>
  4064e8:	bl	401dd0 <printf@plt>
  4064ec:	ldrb	w1, [x19, #1718]
  4064f0:	ubfx	x1, x1, #5, #1
  4064f4:	add	w1, w0, w1, lsl #1
  4064f8:	str	w1, [x19, #148]
  4064fc:	ldr	x0, [x19, #552]
  406500:	bl	401a40 <putp@plt>
  406504:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  406508:	ldr	x0, [x0, #680]
  40650c:	bl	401d20 <fflush@plt>
  406510:	b	405ce4 <tigetstr@plt+0x3e54>
  406514:	ldr	x0, [sp, #104]
  406518:	cbnz	w19, 4065f4 <tigetstr@plt+0x4764>
  40651c:	ldr	w19, [x0, #144]
  406520:	b	40616c <tigetstr@plt+0x42dc>
  406524:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  406528:	mov	w0, #0xa                   	// #10
  40652c:	ldr	x1, [x1, #680]
  406530:	bl	401a60 <putc@plt>
  406534:	str	wzr, [x20, #148]
  406538:	ldrb	w1, [x20, #1717]
  40653c:	b	406050 <tigetstr@plt+0x41c0>
  406540:	mov	w0, #0x0                   	// #0
  406544:	bl	404778 <tigetstr@plt+0x28e8>
  406548:	cmp	w0, #0x3a
  40654c:	b.eq	405e20 <tigetstr@plt+0x3f90>  // b.none
  406550:	ldr	x0, [sp, #104]
  406554:	ldrsb	w2, [x0, #712]
  406558:	b	406158 <tigetstr@plt+0x42c8>
  40655c:	ldr	x0, [x2, #528]
  406560:	cbz	x0, 406078 <tigetstr@plt+0x41e8>
  406564:	tbnz	w1, #3, 406078 <tigetstr@plt+0x41e8>
  406568:	bl	401a40 <putp@plt>
  40656c:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  406570:	mov	w0, #0xd                   	// #13
  406574:	ldr	x1, [x1, #680]
  406578:	bl	401a60 <putc@plt>
  40657c:	ldr	x0, [sp, #104]
  406580:	str	wzr, [x0, #148]
  406584:	b	406078 <tigetstr@plt+0x41e8>
  406588:	ldr	x21, [sp, #104]
  40658c:	mov	w3, #0x2f                  	// #47
  406590:	mov	w2, #0x4e                  	// #78
  406594:	add	x1, sp, #0xc0
  406598:	mov	x0, x21
  40659c:	bl	4048c8 <tigetstr@plt+0x2a38>
  4065a0:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  4065a4:	mov	w0, #0xd                   	// #13
  4065a8:	ldr	x1, [x1, #672]
  4065ac:	bl	401a80 <fputc@plt>
  4065b0:	ldr	x0, [x21, #664]
  4065b4:	bl	401ca0 <free@plt>
  4065b8:	add	x0, sp, #0xc0
  4065bc:	bl	401bc0 <strdup@plt>
  4065c0:	cbz	x0, 407200 <tigetstr@plt+0x5370>
  4065c4:	ldp	x4, x2, [sp, #104]
  4065c8:	str	x0, [x4, #664]
  4065cc:	mov	w3, w19
  4065d0:	add	x1, sp, #0xc0
  4065d4:	mov	x0, x4
  4065d8:	bl	405220 <tigetstr@plt+0x3390>
  4065dc:	b	405ffc <tigetstr@plt+0x416c>
  4065e0:	cmp	w2, #0x7a
  4065e4:	b.ne	406010 <tigetstr@plt+0x4180>  // b.any
  4065e8:	ldr	x0, [sp, #104]
  4065ec:	str	w19, [x0, #140]
  4065f0:	b	406010 <tigetstr@plt+0x4180>
  4065f4:	str	w19, [x0, #144]
  4065f8:	b	40616c <tigetstr@plt+0x42dc>
  4065fc:	mov	x0, x19
  406600:	mov	w1, #0x2f                  	// #47
  406604:	bl	401be0 <strrchr@plt>
  406608:	cbz	x0, 407224 <tigetstr@plt+0x5394>
  40660c:	add	x0, x0, #0x1
  406610:	ldrb	w1, [x0]
  406614:	cmp	w1, #0x76
  406618:	b.ne	406630 <tigetstr@plt+0x47a0>  // b.any
  40661c:	ldrb	w1, [x0, #1]
  406620:	cmp	w1, #0x69
  406624:	b.ne	406630 <tigetstr@plt+0x47a0>  // b.any
  406628:	ldrb	w1, [x0, #2]
  40662c:	cbz	w1, 405f04 <tigetstr@plt+0x4074>
  406630:	ldrb	w1, [x0]
  406634:	cmp	w1, #0x65
  406638:	b.eq	406910 <tigetstr@plt+0x4a80>  // b.none
  40663c:	mov	w2, w24
  406640:	add	x0, sp, #0xc0
  406644:	mov	w20, #0x0                   	// #0
  406648:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  40664c:	add	x1, x1, #0xb90
  406650:	bl	401a50 <sprintf@plt>
  406654:	b	405f1c <tigetstr@plt+0x408c>
  406658:	ldr	x0, [x0, #528]
  40665c:	cbz	x0, 40609c <tigetstr@plt+0x420c>
  406660:	tbnz	w1, #3, 40609c <tigetstr@plt+0x420c>
  406664:	bl	401a40 <putp@plt>
  406668:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  40666c:	mov	w0, #0xd                   	// #13
  406670:	ldr	x1, [x1, #680]
  406674:	bl	401a60 <putc@plt>
  406678:	ldr	x0, [sp, #104]
  40667c:	str	wzr, [x0, #148]
  406680:	b	40609c <tigetstr@plt+0x420c>
  406684:	ldr	x0, [sp, #104]
  406688:	ldr	x0, [x0, #536]
  40668c:	bl	401a40 <putp@plt>
  406690:	b	4062dc <tigetstr@plt+0x444c>
  406694:	ldr	x0, [sp, #104]
  406698:	ldr	x0, [x0, #536]
  40669c:	bl	401a40 <putp@plt>
  4066a0:	b	4062a8 <tigetstr@plt+0x4418>
  4066a4:	ldr	x0, [sp, #104]
  4066a8:	ldr	x0, [x0, #536]
  4066ac:	bl	401a40 <putp@plt>
  4066b0:	b	4063fc <tigetstr@plt+0x456c>
  4066b4:	ldr	x0, [sp, #104]
  4066b8:	ldr	x0, [x0, #536]
  4066bc:	bl	401a40 <putp@plt>
  4066c0:	b	4063c8 <tigetstr@plt+0x4538>
  4066c4:	mov	x1, x22
  4066c8:	mov	w2, #0x5                   	// #5
  4066cc:	mov	x0, #0x0                   	// #0
  4066d0:	bl	401d70 <dcgettext@plt>
  4066d4:	bl	401dd0 <printf@plt>
  4066d8:	ldr	x1, [sp, #104]
  4066dc:	str	w0, [x1, #148]
  4066e0:	b	406504 <tigetstr@plt+0x4674>
  4066e4:	mov	x27, x1
  4066e8:	mov	w20, w2
  4066ec:	mov	w25, #0x0                   	// #0
  4066f0:	sub	x21, x27, #0x1
  4066f4:	add	w2, w20, #0x1
  4066f8:	add	x3, sp, #0xa0
  4066fc:	mov	x1, x21
  406700:	add	x0, sp, #0x90
  406704:	sxtw	x2, w2
  406708:	str	xzr, [sp, #160]
  40670c:	bl	401990 <mbrtowc@plt>
  406710:	cmn	x0, #0x2
  406714:	csel	x0, x0, x26, cc  // cc = lo, ul, last
  406718:	add	x27, x21, x0
  40671c:	b	40672c <tigetstr@plt+0x489c>
  406720:	ldr	x1, [x24, #680]
  406724:	ldrsb	w0, [x21], #1
  406728:	bl	401a60 <putc@plt>
  40672c:	cmp	x21, x27
  406730:	b.ne	406720 <tigetstr@plt+0x4890>  // b.any
  406734:	mov	w21, #0x0                   	// #0
  406738:	cbz	w25, 405b04 <tigetstr@plt+0x3c74>
  40673c:	ldr	x0, [sp, #104]
  406740:	mov	w21, #0x1                   	// #1
  406744:	ldr	x0, [x0, #576]
  406748:	ldrsb	w0, [x0]
  40674c:	cbz	w0, 405b04 <tigetstr@plt+0x3c74>
  406750:	ldr	x23, [sp, #104]
  406754:	ldr	x1, [x24, #680]
  406758:	ldr	x0, [x23, #584]
  40675c:	bl	4019e0 <fputs@plt>
  406760:	ldr	x0, [x23, #576]
  406764:	bl	401a40 <putp@plt>
  406768:	b	405b04 <tigetstr@plt+0x3c74>
  40676c:	ldr	x5, [x0, x1, lsl #3]
  406770:	add	x4, sp, #0xc0
  406774:	ldr	x0, [sp, #104]
  406778:	mov	x3, x19
  40677c:	mov	x2, x19
  406780:	mov	x6, #0x0                   	// #0
  406784:	mov	x1, #0x0                   	// #0
  406788:	bl	404440 <tigetstr@plt+0x25b0>
  40678c:	b	405ce4 <tigetstr@plt+0x3e54>
  406790:	ldr	x0, [sp, #104]
  406794:	adrp	x2, 408000 <tigetstr@plt+0x6170>
  406798:	add	x2, x2, #0x28
  40679c:	ldr	w1, [x0, #148]
  4067a0:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  4067a4:	add	x0, x0, #0x3f0
  4067a8:	bl	401dd0 <printf@plt>
  4067ac:	b	406284 <tigetstr@plt+0x43f4>
  4067b0:	ldr	x0, [sp, #104]
  4067b4:	adrp	x2, 408000 <tigetstr@plt+0x6170>
  4067b8:	add	x2, x2, #0x28
  4067bc:	ldr	w1, [x0, #148]
  4067c0:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  4067c4:	add	x0, x0, #0x3f0
  4067c8:	bl	401dd0 <printf@plt>
  4067cc:	b	4063a4 <tigetstr@plt+0x4514>
  4067d0:	ldr	x21, [sp, #104]
  4067d4:	ldrb	w0, [x21, #1717]
  4067d8:	tbz	w0, #2, 406928 <tigetstr@plt+0x4a98>
  4067dc:	ldr	w1, [x21, #148]
  4067e0:	cmp	w1, w22
  4067e4:	b.le	4067ec <tigetstr@plt+0x495c>
  4067e8:	tbz	w0, #3, 406ce4 <tigetstr@plt+0x4e54>
  4067ec:	orr	w22, w22, #0x7
  4067f0:	add	w22, w22, #0x1
  4067f4:	b	405984 <tigetstr@plt+0x3af4>
  4067f8:	ldr	x1, [x24, #680]
  4067fc:	mov	w0, w21
  406800:	add	x27, x27, #0x1
  406804:	mov	w20, w2
  406808:	bl	401a60 <putc@plt>
  40680c:	b	405b14 <tigetstr@plt+0x3c84>
  406810:	cmp	w21, #0xd
  406814:	b.eq	406da8 <tigetstr@plt+0x4f18>  // b.none
  406818:	cmp	w21, #0xc
  40681c:	b.eq	406d18 <tigetstr@plt+0x4e88>  // b.none
  406820:	ldr	x0, [sp, #104]
  406824:	ldrb	w0, [x0, #1717]
  406828:	tbnz	w0, #1, 406d44 <tigetstr@plt+0x4eb4>
  40682c:	bl	401c80 <__ctype_b_loc@plt>
  406830:	ldr	x0, [x0]
  406834:	ldrh	w0, [x0, w21, sxtw #1]
  406838:	ubfx	x0, x0, #14, #1
  40683c:	add	w22, w22, w0
  406840:	b	405984 <tigetstr@plt+0x3af4>
  406844:	ldr	x0, [sp, #104]
  406848:	ldrb	w0, [x0, #1719]
  40684c:	and	w0, w0, #0x3
  406850:	cmp	w0, #0x1
  406854:	ccmp	w20, #0x3, #0x4, eq  // eq = none
  406858:	b.gt	406e38 <tigetstr@plt+0x4fa8>
  40685c:	cmp	w2, #0x1
  406860:	b.le	406e0c <tigetstr@plt+0x4f7c>
  406864:	ldrsb	w0, [x27, #1]
  406868:	cmp	w0, #0x8
  40686c:	b.ne	40687c <tigetstr@plt+0x49ec>  // b.any
  406870:	ldrsb	w0, [x27, #2]
  406874:	cmp	w0, #0x5f
  406878:	b.eq	406e68 <tigetstr@plt+0x4fd8>  // b.none
  40687c:	ldr	x0, [sp, #104]
  406880:	add	x1, x27, #0x1
  406884:	ldrb	w0, [x0, #1719]
  406888:	tbz	w0, #1, 406d08 <tigetstr@plt+0x4e78>
  40688c:	cmp	w21, #0x20
  406890:	b.ne	405acc <tigetstr@plt+0x3c3c>  // b.any
  406894:	ldr	x0, [sp, #104]
  406898:	cmp	w2, #0x2
  40689c:	cset	w3, le
  4068a0:	ldrb	w0, [x0, #1719]
  4068a4:	mvn	w0, w0
  4068a8:	and	w0, w0, #0x1
  4068ac:	orr	w0, w3, w0
  4068b0:	cbnz	w0, 405acc <tigetstr@plt+0x3c3c>
  4068b4:	ldrsb	w3, [x27, #1]
  4068b8:	ldrsb	w0, [x27, #2]
  4068bc:	cmp	w3, #0x5f
  4068c0:	b.eq	406f78 <tigetstr@plt+0x50e8>  // b.none
  4068c4:	cmp	w0, #0x8
  4068c8:	b.ne	405acc <tigetstr@plt+0x3c3c>  // b.any
  4068cc:	ldrsb	w0, [x27, #3]
  4068d0:	cmp	w0, #0x5f
  4068d4:	b.ne	405acc <tigetstr@plt+0x3c3c>  // b.any
  4068d8:	mov	x21, x27
  4068dc:	mov	w20, w2
  4068e0:	mov	w25, #0x1                   	// #1
  4068e4:	b	4066f4 <tigetstr@plt+0x4864>
  4068e8:	ldr	x0, [sp, #104]
  4068ec:	mov	x28, x20
  4068f0:	ldr	x1, [x0, #120]
  4068f4:	b	4059c4 <tigetstr@plt+0x3b34>
  4068f8:	mov	w0, #0xa                   	// #10
  4068fc:	bl	401a60 <putc@plt>
  406900:	b	406284 <tigetstr@plt+0x43f4>
  406904:	mov	w0, #0xa                   	// #10
  406908:	bl	401a60 <putc@plt>
  40690c:	b	4063a4 <tigetstr@plt+0x4514>
  406910:	ldrb	w1, [x0, #1]
  406914:	cmp	w1, #0x78
  406918:	b.ne	40663c <tigetstr@plt+0x47ac>  // b.any
  40691c:	ldrb	w0, [x0, #2]
  406920:	cbz	w0, 405f04 <tigetstr@plt+0x4074>
  406924:	b	40663c <tigetstr@plt+0x47ac>
  406928:	mov	w0, #0x20                  	// #32
  40692c:	b	406940 <tigetstr@plt+0x4ab0>
  406930:	add	w22, w22, #0x1
  406934:	strb	w0, [x28], #1
  406938:	tst	x22, #0x7
  40693c:	b.eq	40695c <tigetstr@plt+0x4acc>  // b.none
  406940:	ldr	x1, [sp, #104]
  406944:	ldr	x2, [x1, #512]
  406948:	ldr	x1, [x1, #504]
  40694c:	sub	x2, x2, #0x1
  406950:	add	x1, x1, x2
  406954:	cmp	x28, x1
  406958:	b.cc	406930 <tigetstr@plt+0x4aa0>  // b.lo, b.ul, b.last
  40695c:	ldr	x1, [sp, #104]
  406960:	mov	x20, x28
  406964:	ldr	w0, [x1, #148]
  406968:	cmp	w0, w22
  40696c:	b.gt	405984 <tigetstr@plt+0x3af4>
  406970:	str	wzr, [x1, #148]
  406974:	b	405984 <tigetstr@plt+0x3af4>
  406978:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  40697c:	mov	w0, #0xa                   	// #10
  406980:	ldr	x1, [x1, #680]
  406984:	bl	401a60 <putc@plt>
  406988:	b	405c04 <tigetstr@plt+0x3d74>
  40698c:	ldr	x1, [sp, #104]
  406990:	ldrb	w0, [x1, #1716]
  406994:	tbz	w0, #2, 4069a0 <tigetstr@plt+0x4b10>
  406998:	ldr	x0, [x1, #648]
  40699c:	bl	401a40 <putp@plt>
  4069a0:	ldp	x19, x20, [sp, #16]
  4069a4:	ldp	x21, x22, [sp, #32]
  4069a8:	ldp	x23, x24, [sp, #48]
  4069ac:	ldp	x25, x26, [sp, #64]
  4069b0:	ldp	x27, x28, [sp, #80]
  4069b4:	ldp	x29, x30, [sp], #272
  4069b8:	ret
  4069bc:	ldr	x2, [sp, #104]
  4069c0:	mov	w1, #0xdfff                	// #57343
  4069c4:	movk	w1, #0xfbff, lsl #16
  4069c8:	ldp	x19, x20, [sp, #16]
  4069cc:	ldr	w0, [x2, #1716]
  4069d0:	ldp	x21, x22, [sp, #32]
  4069d4:	and	w0, w0, w1
  4069d8:	orr	w0, w0, #0x2000
  4069dc:	str	w0, [x2, #1716]
  4069e0:	ldp	x23, x24, [sp, #48]
  4069e4:	ldp	x25, x26, [sp, #64]
  4069e8:	ldp	x27, x28, [sp, #80]
  4069ec:	ldp	x29, x30, [sp], #272
  4069f0:	ret
  4069f4:	bl	401cc0 <__ctype_get_mb_cur_max@plt>
  4069f8:	cmp	x0, #0x1
  4069fc:	b.ls	405950 <tigetstr@plt+0x3ac0>  // b.plast
  406a00:	add	x0, sp, #0xb0
  406a04:	mov	x20, x28
  406a08:	add	x23, x26, #0x1
  406a0c:	sub	x24, x25, x28
  406a10:	add	x3, sp, #0x98
  406a14:	mov	x2, x23
  406a18:	add	x1, sp, #0xb0
  406a1c:	add	x25, x20, x24
  406a20:	strb	w21, [x0, x26]
  406a24:	add	x0, sp, #0x8c
  406a28:	ldr	x27, [sp, #152]
  406a2c:	bl	401990 <mbrtowc@plt>
  406a30:	cmn	x0, #0x2
  406a34:	b.eq	406f64 <tigetstr@plt+0x50d4>  // b.none
  406a38:	cmn	x0, #0x1
  406a3c:	b.eq	406f00 <tigetstr@plt+0x5070>  // b.none
  406a40:	ldr	w0, [sp, #140]
  406a44:	bl	401b10 <wcwidth@plt>
  406a48:	add	w5, w22, w0
  406a4c:	ldr	x1, [sp, #104]
  406a50:	ldr	w2, [x1, #656]
  406a54:	cmp	w5, w2
  406a58:	b.gt	4070f4 <tigetstr@plt+0x5264>
  406a5c:	ldr	x3, [x1, #512]
  406a60:	cmp	x23, #0x0
  406a64:	ldr	x1, [x1, #504]
  406a68:	sub	x3, x3, #0x1
  406a6c:	add	x1, x1, x3
  406a70:	ccmp	x20, x1, #0x2, ne  // ne = any
  406a74:	b.cs	406cac <tigetstr@plt+0x4e1c>  // b.hs, b.nlast
  406a78:	mov	x1, x20
  406a7c:	ldrsb	w2, [sp, #176]
  406a80:	ldr	x4, [sp, #104]
  406a84:	strb	w2, [x1], #1
  406a88:	ldp	x2, x3, [x4, #504]
  406a8c:	sub	x3, x3, #0x1
  406a90:	add	x2, x2, x3
  406a94:	cmp	x2, x1
  406a98:	ccmp	x23, #0x1, #0x0, hi  // hi = pmore
  406a9c:	b.ls	4071a8 <tigetstr@plt+0x5318>  // b.plast
  406aa0:	ldrsb	w1, [sp, #177]
  406aa4:	add	x3, x20, #0x2
  406aa8:	strb	w1, [x20, #1]
  406aac:	ldp	x1, x2, [x4, #504]
  406ab0:	sub	x2, x2, #0x1
  406ab4:	add	x1, x1, x2
  406ab8:	cmp	x1, x3
  406abc:	ccmp	x23, #0x2, #0x0, hi  // hi = pmore
  406ac0:	b.ls	4070e8 <tigetstr@plt+0x5258>  // b.plast
  406ac4:	ldrsb	w1, [sp, #178]
  406ac8:	add	x3, x20, #0x3
  406acc:	strb	w1, [x20, #2]
  406ad0:	ldp	x1, x2, [x4, #504]
  406ad4:	sub	x2, x2, #0x1
  406ad8:	add	x1, x1, x2
  406adc:	cmp	x1, x3
  406ae0:	ccmp	x23, #0x3, #0x0, hi  // hi = pmore
  406ae4:	b.ls	4070e8 <tigetstr@plt+0x5258>  // b.plast
  406ae8:	ldrsb	w1, [sp, #179]
  406aec:	add	x3, x20, #0x4
  406af0:	strb	w1, [x20, #3]
  406af4:	ldp	x1, x2, [x4, #504]
  406af8:	sub	x2, x2, #0x1
  406afc:	add	x1, x1, x2
  406b00:	cmp	x1, x3
  406b04:	ccmp	x23, #0x4, #0x0, hi  // hi = pmore
  406b08:	b.ls	4070e8 <tigetstr@plt+0x5258>  // b.plast
  406b0c:	ldrsb	w1, [sp, #180]
  406b10:	add	x3, x20, #0x5
  406b14:	strb	w1, [x20, #4]
  406b18:	ldp	x1, x2, [x4, #504]
  406b1c:	sub	x2, x2, #0x1
  406b20:	add	x1, x1, x2
  406b24:	cmp	x1, x3
  406b28:	ccmp	x23, #0x5, #0x0, hi  // hi = pmore
  406b2c:	b.ls	4070e8 <tigetstr@plt+0x5258>  // b.plast
  406b30:	ldrsb	w1, [sp, #181]
  406b34:	add	x3, x20, #0x6
  406b38:	strb	w1, [x20, #5]
  406b3c:	ldp	x1, x2, [x4, #504]
  406b40:	sub	x2, x2, #0x1
  406b44:	add	x1, x1, x2
  406b48:	cmp	x1, x3
  406b4c:	ccmp	x23, #0x6, #0x0, hi  // hi = pmore
  406b50:	b.ls	4070e8 <tigetstr@plt+0x5258>  // b.plast
  406b54:	ldrsb	w1, [sp, #182]
  406b58:	add	x3, x20, #0x7
  406b5c:	strb	w1, [x20, #6]
  406b60:	ldp	x1, x2, [x4, #504]
  406b64:	sub	x2, x2, #0x1
  406b68:	add	x1, x1, x2
  406b6c:	cmp	x1, x3
  406b70:	ccmp	x23, #0x7, #0x0, hi  // hi = pmore
  406b74:	b.ls	4070e8 <tigetstr@plt+0x5258>  // b.plast
  406b78:	ldrsb	w1, [sp, #183]
  406b7c:	add	x3, x20, #0x8
  406b80:	strb	w1, [x20, #7]
  406b84:	ldp	x1, x2, [x4, #504]
  406b88:	sub	x2, x2, #0x1
  406b8c:	add	x1, x1, x2
  406b90:	cmp	x1, x3
  406b94:	ccmp	x23, #0x8, #0x0, hi  // hi = pmore
  406b98:	b.ls	4070e8 <tigetstr@plt+0x5258>  // b.plast
  406b9c:	ldrsb	w1, [sp, #184]
  406ba0:	add	x3, x20, #0x9
  406ba4:	strb	w1, [x20, #8]
  406ba8:	ldp	x1, x2, [x4, #504]
  406bac:	sub	x2, x2, #0x1
  406bb0:	add	x1, x1, x2
  406bb4:	cmp	x1, x3
  406bb8:	ccmp	x23, #0x9, #0x0, hi  // hi = pmore
  406bbc:	b.ls	4070e8 <tigetstr@plt+0x5258>  // b.plast
  406bc0:	ldrsb	w1, [sp, #185]
  406bc4:	add	x3, x20, #0xa
  406bc8:	strb	w1, [x20, #9]
  406bcc:	ldp	x1, x2, [x4, #504]
  406bd0:	sub	x2, x2, #0x1
  406bd4:	add	x1, x1, x2
  406bd8:	cmp	x1, x3
  406bdc:	ccmp	x23, #0xa, #0x0, hi  // hi = pmore
  406be0:	b.ls	4070e8 <tigetstr@plt+0x5258>  // b.plast
  406be4:	ldrsb	w1, [sp, #186]
  406be8:	add	x3, x20, #0xb
  406bec:	strb	w1, [x20, #10]
  406bf0:	ldp	x1, x2, [x4, #504]
  406bf4:	sub	x2, x2, #0x1
  406bf8:	add	x1, x1, x2
  406bfc:	cmp	x1, x3
  406c00:	ccmp	x23, #0xb, #0x0, hi  // hi = pmore
  406c04:	b.ls	4070e8 <tigetstr@plt+0x5258>  // b.plast
  406c08:	ldrsb	w1, [sp, #187]
  406c0c:	add	x3, x20, #0xc
  406c10:	strb	w1, [x20, #11]
  406c14:	ldp	x1, x2, [x4, #504]
  406c18:	sub	x2, x2, #0x1
  406c1c:	add	x1, x1, x2
  406c20:	cmp	x1, x3
  406c24:	ccmp	x23, #0xc, #0x0, hi  // hi = pmore
  406c28:	b.ls	4070e8 <tigetstr@plt+0x5258>  // b.plast
  406c2c:	ldrsb	w1, [sp, #188]
  406c30:	add	x3, x20, #0xd
  406c34:	strb	w1, [x20, #12]
  406c38:	ldp	x1, x2, [x4, #504]
  406c3c:	sub	x2, x2, #0x1
  406c40:	add	x1, x1, x2
  406c44:	cmp	x1, x3
  406c48:	ccmp	x23, #0xd, #0x0, hi  // hi = pmore
  406c4c:	b.ls	4070e8 <tigetstr@plt+0x5258>  // b.plast
  406c50:	ldrsb	w1, [sp, #189]
  406c54:	add	x3, x20, #0xe
  406c58:	strb	w1, [x20, #13]
  406c5c:	ldp	x1, x2, [x4, #504]
  406c60:	sub	x2, x2, #0x1
  406c64:	add	x1, x1, x2
  406c68:	cmp	x3, x1
  406c6c:	ccmp	x23, #0xe, #0x0, cc  // cc = lo, ul, last
  406c70:	b.ls	4070e8 <tigetstr@plt+0x5258>  // b.plast
  406c74:	ldrsb	w1, [sp, #190]
  406c78:	add	x3, x20, #0xf
  406c7c:	strb	w1, [x20, #14]
  406c80:	ldp	x1, x2, [x4, #504]
  406c84:	sub	x2, x2, #0x1
  406c88:	add	x1, x1, x2
  406c8c:	cmp	x3, x1
  406c90:	ccmp	x23, #0xf, #0x0, cc  // cc = lo, ul, last
  406c94:	b.ls	4070e8 <tigetstr@plt+0x5258>  // b.plast
  406c98:	ldrsb	w1, [sp, #191]
  406c9c:	add	x20, x20, #0x10
  406ca0:	sturb	w1, [x20, #-1]
  406ca4:	mov	x1, x4
  406ca8:	ldr	w2, [x1, #656]
  406cac:	cmp	w0, #0x0
  406cb0:	mov	w24, #0x0                   	// #0
  406cb4:	csel	w22, w5, w22, gt
  406cb8:	cmp	w22, w2
  406cbc:	b.ge	4059f8 <tigetstr@plt+0x3b68>  // b.tcont
  406cc0:	mov	x28, x20
  406cc4:	mov	x26, x23
  406cc8:	ldp	x2, x0, [sp, #104]
  406ccc:	ldr	x1, [x2, #120]
  406cd0:	add	x1, x1, #0x1
  406cd4:	str	x1, [x2, #120]
  406cd8:	bl	401bb0 <getc@plt>
  406cdc:	mov	w21, w0
  406ce0:	b	4059d8 <tigetstr@plt+0x3b48>
  406ce4:	ldr	x0, [x21, #536]
  406ce8:	cbz	x0, 406928 <tigetstr@plt+0x4a98>
  406cec:	ldrb	w1, [x21, #1716]
  406cf0:	tbnz	w1, #3, 406928 <tigetstr@plt+0x4a98>
  406cf4:	orr	w22, w22, #0x7
  406cf8:	bl	401a40 <putp@plt>
  406cfc:	add	w22, w22, #0x1
  406d00:	str	wzr, [x21, #148]
  406d04:	b	405984 <tigetstr@plt+0x3af4>
  406d08:	mov	x27, x1
  406d0c:	mov	w20, w2
  406d10:	mov	w25, #0x0                   	// #0
  406d14:	b	405ae4 <tigetstr@plt+0x3c54>
  406d18:	ldr	x1, [sp, #104]
  406d1c:	ldrb	w0, [x1, #1718]
  406d20:	tbz	w0, #6, 406820 <tigetstr@plt+0x4990>
  406d24:	mov	x20, x28
  406d28:	mov	w0, #0x4c5e                	// #19550
  406d2c:	add	w22, w22, #0x2
  406d30:	strh	w0, [x20], #2
  406d34:	ldrb	w0, [x1, #1717]
  406d38:	orr	w0, w0, #0x10
  406d3c:	strb	w0, [x1, #1717]
  406d40:	b	405984 <tigetstr@plt+0x3af4>
  406d44:	bl	401cc0 <__ctype_get_mb_cur_max@plt>
  406d48:	cmp	x0, #0x1
  406d4c:	b.ls	40682c <tigetstr@plt+0x499c>  // b.plast
  406d50:	stp	xzr, xzr, [sp, #176]
  406d54:	add	x3, sp, #0x98
  406d58:	add	x1, sp, #0xb0
  406d5c:	add	x0, sp, #0x8c
  406d60:	mov	x2, #0x1                   	// #1
  406d64:	strb	w27, [sp, #176]
  406d68:	ldr	x27, [sp, #152]
  406d6c:	bl	401990 <mbrtowc@plt>
  406d70:	cmn	x0, #0x2
  406d74:	b.eq	407124 <tigetstr@plt+0x5294>  // b.none
  406d78:	cmn	x0, #0x1
  406d7c:	b.eq	407114 <tigetstr@plt+0x5284>  // b.none
  406d80:	ldr	w0, [sp, #140]
  406d84:	mov	x26, #0x1                   	// #1
  406d88:	bl	401b10 <wcwidth@plt>
  406d8c:	cmp	w0, #0x0
  406d90:	add	w0, w22, w0
  406d94:	csel	w22, w0, w22, gt
  406d98:	b	405984 <tigetstr@plt+0x3af4>
  406d9c:	sub	x21, x27, #0x1
  406da0:	mov	w25, #0x0                   	// #0
  406da4:	b	4066f4 <tigetstr@plt+0x4864>
  406da8:	ldp	x2, x0, [sp, #104]
  406dac:	ldr	x1, [x2, #120]
  406db0:	add	x1, x1, #0x1
  406db4:	str	x1, [x2, #120]
  406db8:	bl	401bb0 <getc@plt>
  406dbc:	cmp	w0, #0xa
  406dc0:	b.eq	406fec <tigetstr@plt+0x515c>  // b.none
  406dc4:	ldp	x3, x1, [sp, #104]
  406dc8:	mov	w0, w21
  406dcc:	mov	w22, #0x0                   	// #0
  406dd0:	ldr	x2, [x3, #120]
  406dd4:	sub	x2, x2, #0x1
  406dd8:	str	x2, [x3, #120]
  406ddc:	bl	401cb0 <ungetc@plt>
  406de0:	b	405984 <tigetstr@plt+0x3af4>
  406de4:	ldr	w1, [x2, #148]
  406de8:	cbz	w1, 405a60 <tigetstr@plt+0x3bd0>
  406dec:	ldr	x0, [sp, #104]
  406df0:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  406df4:	ldr	x1, [x1, #680]
  406df8:	ldrb	w0, [x0, #1717]
  406dfc:	tbz	w0, #3, 405db0 <tigetstr@plt+0x3f20>
  406e00:	mov	w0, #0xa                   	// #10
  406e04:	bl	401a60 <putc@plt>
  406e08:	b	405dd0 <tigetstr@plt+0x3f40>
  406e0c:	ldr	x0, [sp, #104]
  406e10:	add	x1, x27, #0x1
  406e14:	ldrb	w0, [x0, #1719]
  406e18:	tbnz	w0, #1, 406894 <tigetstr@plt+0x4a04>
  406e1c:	ldr	x0, [sp, #104]
  406e20:	mov	w20, w2
  406e24:	mov	x27, x1
  406e28:	ldrb	w0, [x0, #1719]
  406e2c:	tbnz	w0, #1, 405afc <tigetstr@plt+0x3c6c>
  406e30:	mov	w25, #0x0                   	// #0
  406e34:	b	4066f0 <tigetstr@plt+0x4860>
  406e38:	ldrsb	w0, [x27, #1]
  406e3c:	ldrsb	w1, [x27, #2]
  406e40:	cmp	w0, #0x5f
  406e44:	b.eq	407048 <tigetstr@plt+0x51b8>  // b.none
  406e48:	cmp	w1, #0x8
  406e4c:	b.ne	40685c <tigetstr@plt+0x49cc>  // b.any
  406e50:	ldrsb	w0, [x27, #3]
  406e54:	cmp	w0, #0x5f
  406e58:	b.ne	40685c <tigetstr@plt+0x49cc>  // b.any
  406e5c:	add	x27, x27, #0x1
  406e60:	mov	w20, w2
  406e64:	b	405b14 <tigetstr@plt+0x3c84>
  406e68:	cmp	w21, #0x5f
  406e6c:	b.eq	406fe4 <tigetstr@plt+0x5154>  // b.none
  406e70:	ldr	x0, [sp, #104]
  406e74:	sub	w20, w20, #0x3
  406e78:	add	x27, x27, #0x3
  406e7c:	mov	w25, #0x1                   	// #1
  406e80:	ldrb	w0, [x0, #1719]
  406e84:	tbnz	w0, #1, 405ae4 <tigetstr@plt+0x3c54>
  406e88:	ldr	x0, [sp, #104]
  406e8c:	ldr	x0, [x0, #560]
  406e90:	b	405ae0 <tigetstr@plt+0x3c50>
  406e94:	ldr	x0, [sp, #104]
  406e98:	ldrb	w0, [x0, #1717]
  406e9c:	tbz	w0, #1, 405a0c <tigetstr@plt+0x3b7c>
  406ea0:	ldr	x1, [sp, #104]
  406ea4:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  406ea8:	mov	w2, #0x1                   	// #1
  406eac:	str	w2, [x0, #720]
  406eb0:	mov	w0, #0x10                  	// #16
  406eb4:	ldr	w1, [x1, #1716]
  406eb8:	movk	w0, #0x1000, lsl #16
  406ebc:	bics	wzr, w0, w1
  406ec0:	b.ne	405a14 <tigetstr@plt+0x3b84>  // b.any
  406ec4:	mov	w0, #0xa                   	// #10
  406ec8:	strb	w0, [x20], #1
  406ecc:	b	405a14 <tigetstr@plt+0x3b84>
  406ed0:	ldr	x1, [sp, #104]
  406ed4:	ldrb	w0, [x1, #1719]
  406ed8:	tbnz	w0, #4, 405a04 <tigetstr@plt+0x3b74>
  406edc:	mov	w0, #0xa                   	// #10
  406ee0:	strb	w0, [x20], #1
  406ee4:	ldr	w2, [x1, #656]
  406ee8:	b	405a04 <tigetstr@plt+0x3b74>
  406eec:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  406ef0:	ldr	w0, [x0, #664]
  406ef4:	orr	w0, w20, w0
  406ef8:	cbnz	w0, 405a38 <tigetstr@plt+0x3ba8>
  406efc:	b	405888 <tigetstr@plt+0x39f8>
  406f00:	ldrsb	w0, [sp, #176]
  406f04:	add	w22, w22, #0x1
  406f08:	strb	w0, [x20], #1
  406f0c:	ldr	x0, [sp, #104]
  406f10:	str	x27, [sp, #152]
  406f14:	add	x25, x20, x24
  406f18:	ldr	w0, [x0, #656]
  406f1c:	cmp	w22, w0
  406f20:	b.ge	4071c4 <tigetstr@plt+0x5334>  // b.tcont
  406f24:	ldr	x1, [sp, #120]
  406f28:	sub	x23, x23, #0x1
  406f2c:	mov	x2, x23
  406f30:	add	x0, sp, #0xb0
  406f34:	bl	4019b0 <memmove@plt>
  406f38:	cbz	x23, 4071b4 <tigetstr@plt+0x5324>
  406f3c:	add	x0, sp, #0xb0
  406f40:	add	x3, sp, #0x98
  406f44:	mov	x2, x23
  406f48:	add	x1, sp, #0xb0
  406f4c:	add	x25, x20, x24
  406f50:	strb	wzr, [x0, x23]
  406f54:	add	x0, sp, #0x8c
  406f58:	bl	401990 <mbrtowc@plt>
  406f5c:	cmn	x0, #0x2
  406f60:	b.ne	406a38 <tigetstr@plt+0x4ba8>  // b.any
  406f64:	ldr	x0, [sp, #104]
  406f68:	mov	w24, #0x1                   	// #1
  406f6c:	str	x27, [sp, #152]
  406f70:	ldr	w2, [x0, #656]
  406f74:	b	406cb8 <tigetstr@plt+0x4e28>
  406f78:	cmp	w0, #0x8
  406f7c:	b.ne	405acc <tigetstr@plt+0x3c3c>  // b.any
  406f80:	mov	x21, x27
  406f84:	mov	w20, w2
  406f88:	mov	w25, #0x1                   	// #1
  406f8c:	b	4066f4 <tigetstr@plt+0x4864>
  406f90:	ldr	x20, [sp, #104]
  406f94:	adrp	x19, 419000 <tigetstr@plt+0x17170>
  406f98:	mov	x0, x20
  406f9c:	bl	4041d8 <tigetstr@plt+0x2348>
  406fa0:	mov	w2, #0x5                   	// #5
  406fa4:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  406fa8:	mov	x0, #0x0                   	// #0
  406fac:	add	x1, x1, #0x5f8
  406fb0:	bl	401d70 <dcgettext@plt>
  406fb4:	ldr	x1, [x19, #680]
  406fb8:	bl	4019e0 <fputs@plt>
  406fbc:	ldr	x0, [sp, #112]
  406fc0:	mov	w2, #0x0                   	// #0
  406fc4:	ldr	x1, [x20, #672]
  406fc8:	str	x1, [x20, #120]
  406fcc:	bl	401c00 <fseek@plt>
  406fd0:	ldr	x0, [x20, #680]
  406fd4:	str	w0, [x20, #152]
  406fd8:	ldr	x1, [x19, #680]
  406fdc:	ldr	w19, [x20, #140]
  406fe0:	b	406010 <tigetstr@plt+0x4180>
  406fe4:	ldrsb	w21, [x27, #2]
  406fe8:	b	406e70 <tigetstr@plt+0x4fe0>
  406fec:	ldr	x1, [sp, #104]
  406ff0:	mov	x20, x28
  406ff4:	ldr	w0, [x1, #152]
  406ff8:	ldr	w2, [x1, #656]
  406ffc:	add	w0, w0, #0x1
  407000:	str	w0, [x1, #152]
  407004:	b	4059f8 <tigetstr@plt+0x3b68>
  407008:	ldr	x1, [sp, #104]
  40700c:	ldr	x0, [x1, #504]
  407010:	cmp	x0, x28
  407014:	b.cs	40698c <tigetstr@plt+0x4afc>  // b.hs, b.nlast
  407018:	strb	wzr, [x28]
  40701c:	ldr	x20, [x1, #504]
  407020:	sub	w20, w28, w20
  407024:	b	405a24 <tigetstr@plt+0x3b94>
  407028:	ldr	x0, [sp, #104]
  40702c:	adrp	x2, 408000 <tigetstr@plt+0x6170>
  407030:	add	x2, x2, #0x28
  407034:	ldr	w1, [x0, #148]
  407038:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  40703c:	add	x0, x0, #0x3f0
  407040:	bl	401dd0 <printf@plt>
  407044:	b	405dd0 <tigetstr@plt+0x3f40>
  407048:	cmp	w1, #0x8
  40704c:	b.ne	40685c <tigetstr@plt+0x49cc>  // b.any
  407050:	add	x27, x27, #0x1
  407054:	mov	w20, w2
  407058:	b	405b14 <tigetstr@plt+0x3c84>
  40705c:	ldr	x0, [sp, #104]
  407060:	adrp	x2, 408000 <tigetstr@plt+0x6170>
  407064:	add	x2, x2, #0x28
  407068:	ldr	w1, [x0, #148]
  40706c:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  407070:	add	x0, x0, #0x3f0
  407074:	sub	w1, w1, w22
  407078:	bl	401dd0 <printf@plt>
  40707c:	b	405b60 <tigetstr@plt+0x3cd0>
  407080:	ldp	x3, x0, [sp, #104]
  407084:	ldr	x2, [x3, #120]
  407088:	ldr	w1, [x3, #152]
  40708c:	add	x2, x2, #0x1
  407090:	str	x2, [x3, #120]
  407094:	add	w1, w1, #0x1
  407098:	str	w1, [x3, #152]
  40709c:	bl	401bb0 <getc@plt>
  4070a0:	mov	w21, w0
  4070a4:	ldr	x0, [sp, #104]
  4070a8:	ldr	x1, [x0, #512]
  4070ac:	ldr	x0, [x0, #504]
  4070b0:	sub	x1, x1, #0x1
  4070b4:	add	x0, x0, x1
  4070b8:	cmp	x28, x0
  4070bc:	b.cc	405934 <tigetstr@plt+0x3aa4>  // b.lo, b.ul, b.last
  4070c0:	ldr	x0, [sp, #104]
  4070c4:	mov	x20, x28
  4070c8:	mov	w22, #0x0                   	// #0
  4070cc:	ldr	w2, [x0, #656]
  4070d0:	b	4059f8 <tigetstr@plt+0x3b68>
  4070d4:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  4070d8:	mov	w0, #0xa                   	// #10
  4070dc:	ldr	x1, [x1, #680]
  4070e0:	bl	401a60 <putc@plt>
  4070e4:	b	405b60 <tigetstr@plt+0x3cd0>
  4070e8:	mov	x20, x3
  4070ec:	mov	x1, x4
  4070f0:	b	406ca8 <tigetstr@plt+0x4e18>
  4070f4:	mov	x21, x1
  4070f8:	mov	w2, #0x0                   	// #0
  4070fc:	ldr	x0, [sp, #112]
  407100:	mov	x1, x25
  407104:	str	x25, [x21, #120]
  407108:	bl	401c00 <fseek@plt>
  40710c:	ldr	w2, [x21, #656]
  407110:	b	4059f8 <tigetstr@plt+0x3b68>
  407114:	add	w22, w22, #0x1
  407118:	mov	x26, #0x1                   	// #1
  40711c:	str	x27, [sp, #152]
  407120:	b	405984 <tigetstr@plt+0x3af4>
  407124:	ldr	x0, [sp, #104]
  407128:	str	x27, [sp, #152]
  40712c:	ldr	x1, [x0, #120]
  407130:	ldr	w2, [x0, #656]
  407134:	sub	x25, x1, #0x1
  407138:	cmp	w2, w22
  40713c:	b.le	407180 <tigetstr@plt+0x52f0>
  407140:	mov	x26, #0x1                   	// #1
  407144:	mov	w24, w26
  407148:	b	4059c4 <tigetstr@plt+0x3b34>
  40714c:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  407150:	mov	w0, #0xd                   	// #13
  407154:	ldr	x1, [x1, #680]
  407158:	bl	401a60 <putc@plt>
  40715c:	b	405b40 <tigetstr@plt+0x3cb0>
  407160:	bl	401a40 <putp@plt>
  407164:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  407168:	mov	w0, #0xd                   	// #13
  40716c:	ldr	x1, [x1, #680]
  407170:	bl	401a60 <putc@plt>
  407174:	ldr	x0, [sp, #104]
  407178:	str	wzr, [x0, #148]
  40717c:	b	4061b8 <tigetstr@plt+0x4328>
  407180:	mov	x26, #0x1                   	// #1
  407184:	mov	x20, x28
  407188:	mov	w24, w26
  40718c:	b	405994 <tigetstr@plt+0x3b04>
  407190:	adrp	x1, 419000 <tigetstr@plt+0x17170>
  407194:	mov	w19, #0xffffffff            	// #-1
  407198:	mov	w0, #0x7                   	// #7
  40719c:	ldr	x1, [x1, #672]
  4071a0:	bl	401a80 <fputc@plt>
  4071a4:	b	406038 <tigetstr@plt+0x41a8>
  4071a8:	mov	x20, x1
  4071ac:	mov	x1, x4
  4071b0:	b	406ca8 <tigetstr@plt+0x4e18>
  4071b4:	mov	x28, x20
  4071b8:	mov	x26, #0x0                   	// #0
  4071bc:	mov	w24, #0x0                   	// #0
  4071c0:	b	406cc8 <tigetstr@plt+0x4e38>
  4071c4:	ldp	x21, x0, [sp, #104]
  4071c8:	str	x25, [x21, #120]
  4071cc:	mov	w2, #0x0                   	// #0
  4071d0:	mov	x1, x25
  4071d4:	mov	w24, #0x0                   	// #0
  4071d8:	bl	401c00 <fseek@plt>
  4071dc:	ldr	w2, [x21, #656]
  4071e0:	b	406cb8 <tigetstr@plt+0x4e28>
  4071e4:	mov	w2, #0x5                   	// #5
  4071e8:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4071ec:	add	x1, x1, #0x610
  4071f0:	bl	401d70 <dcgettext@plt>
  4071f4:	mov	x1, x0
  4071f8:	ldr	x0, [sp, #104]
  4071fc:	bl	404820 <tigetstr@plt+0x2990>
  407200:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  407204:	mov	w0, w20
  407208:	add	x1, x1, #0x378
  40720c:	bl	401e50 <err@plt>
  407210:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  407214:	mov	x2, x22
  407218:	add	x1, x1, #0x4c0
  40721c:	mov	w0, #0x1                   	// #1
  407220:	bl	401e50 <err@plt>
  407224:	mov	x0, x19
  407228:	b	406610 <tigetstr@plt+0x4780>
  40722c:	nop
  407230:	stp	x29, x30, [sp, #-64]!
  407234:	mov	x29, sp
  407238:	stp	x19, x20, [sp, #16]
  40723c:	adrp	x20, 418000 <tigetstr@plt+0x16170>
  407240:	add	x20, x20, #0xde0
  407244:	stp	x21, x22, [sp, #32]
  407248:	adrp	x21, 418000 <tigetstr@plt+0x16170>
  40724c:	add	x21, x21, #0xdd8
  407250:	sub	x20, x20, x21
  407254:	mov	w22, w0
  407258:	stp	x23, x24, [sp, #48]
  40725c:	mov	x23, x1
  407260:	mov	x24, x2
  407264:	bl	401950 <mbrtowc@plt-0x40>
  407268:	cmp	xzr, x20, asr #3
  40726c:	b.eq	407298 <tigetstr@plt+0x5408>  // b.none
  407270:	asr	x20, x20, #3
  407274:	mov	x19, #0x0                   	// #0
  407278:	ldr	x3, [x21, x19, lsl #3]
  40727c:	mov	x2, x24
  407280:	add	x19, x19, #0x1
  407284:	mov	x1, x23
  407288:	mov	w0, w22
  40728c:	blr	x3
  407290:	cmp	x20, x19
  407294:	b.ne	407278 <tigetstr@plt+0x53e8>  // b.any
  407298:	ldp	x19, x20, [sp, #16]
  40729c:	ldp	x21, x22, [sp, #32]
  4072a0:	ldp	x23, x24, [sp, #48]
  4072a4:	ldp	x29, x30, [sp], #64
  4072a8:	ret
  4072ac:	nop
  4072b0:	ret
  4072b4:	nop
  4072b8:	adrp	x2, 419000 <tigetstr@plt+0x17170>
  4072bc:	mov	x1, #0x0                   	// #0
  4072c0:	ldr	x2, [x2, #656]
  4072c4:	b	401a70 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004072c8 <.fini>:
  4072c8:	stp	x29, x30, [sp, #-16]!
  4072cc:	mov	x29, sp
  4072d0:	ldp	x29, x30, [sp], #16
  4072d4:	ret
