// Generated by CIRCT 42e53322a
module top(	// /tmp/tmp.O1lyMFJM2f/2355_CreativEval_h2vFiles_assets_IP-RTL-toy_bcdToseg_bcdToseg_6_topModule.cleaned.mlir:2:3
  input  [2:0] C,	// /tmp/tmp.O1lyMFJM2f/2355_CreativEval_h2vFiles_assets_IP-RTL-toy_bcdToseg_bcdToseg_6_topModule.cleaned.mlir:2:21
  output [6:0] HEX0	// /tmp/tmp.O1lyMFJM2f/2355_CreativEval_h2vFiles_assets_IP-RTL-toy_bcdToseg_bcdToseg_6_topModule.cleaned.mlir:2:34
);

  wire _GEN = C[0] & C[2];	// /tmp/tmp.O1lyMFJM2f/2355_CreativEval_h2vFiles_assets_IP-RTL-toy_bcdToseg_bcdToseg_6_topModule.cleaned.mlir:4:10, :5:10, :9:10
  wire _GEN_0 = C[1] & C[0];	// /tmp/tmp.O1lyMFJM2f/2355_CreativEval_h2vFiles_assets_IP-RTL-toy_bcdToseg_bcdToseg_6_topModule.cleaned.mlir:5:10, :6:10, :10:10
  wire _GEN_1 = _GEN_0 | _GEN;	// /tmp/tmp.O1lyMFJM2f/2355_CreativEval_h2vFiles_assets_IP-RTL-toy_bcdToseg_bcdToseg_6_topModule.cleaned.mlir:9:10, :10:10, :12:10
  assign HEX0 =
    {_GEN_1 | ~(C[0]) & ~(C[1]) & ~(C[2]),
     _GEN_1,
     {2{C[2] | _GEN_0}},
     _GEN,
     C[0] & ~(C[1]),
     C[2]};	// /tmp/tmp.O1lyMFJM2f/2355_CreativEval_h2vFiles_assets_IP-RTL-toy_bcdToseg_bcdToseg_6_topModule.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:11, :16:11, :17:11, :18:11, :19:11, :20:5
endmodule

