Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar  7 16:39:17 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_drc -file Top_Upcounter_drc_routed.rpt -pb Top_Upcounter_drc_routed.pb -rpx Top_Upcounter_drc_routed.rpx
| Design       : Top_Upcounter
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 2          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net U_Tick_100hz/state_reg_0 is a gated clock net sourced by a combinational pin U_Tick_100hz/r_tick_reg_i_2/O, cell U_Tick_100hz/r_tick_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net U_Tick_100hz/u_clk_reg_0 is a gated clock net sourced by a combinational pin U_Tick_100hz/counter_reg[13]_i_3/O, cell U_Tick_100hz/counter_reg[13]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT U_Tick_100hz/counter_reg[13]_i_3 is driving clock pin of 14 cells. This could lead to large hold time violations. Involved cells are:
U_Counter_Tick100/counter_reg_reg[0],
U_Counter_Tick100/counter_reg_reg[10],
U_Counter_Tick100/counter_reg_reg[11],
U_Counter_Tick100/counter_reg_reg[12],
U_Counter_Tick100/counter_reg_reg[13],
U_Counter_Tick100/counter_reg_reg[1], U_Counter_Tick100/counter_reg_reg[2],
U_Counter_Tick100/counter_reg_reg[3], U_Counter_Tick100/counter_reg_reg[4],
U_Counter_Tick100/counter_reg_reg[5], U_Counter_Tick100/counter_reg_reg[6],
U_Counter_Tick100/counter_reg_reg[7], U_Counter_Tick100/counter_reg_reg[8]
U_Counter_Tick100/counter_reg_reg[9]
Related violations: <none>


