#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Nov 10 11:00:36 2023
# Process ID: 8796
# Current directory: C:/Users/lscho/Documents/GitHub/mo6-digitaal-scherm/WhiteScreenGen
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12016 C:\Users\lscho\Documents\GitHub\mo6-digitaal-scherm\WhiteScreenGen\WhiteScreenGen.xpr
# Log file: C:/Users/lscho/Documents/GitHub/mo6-digitaal-scherm/WhiteScreenGen/vivado.log
# Journal file: C:/Users/lscho/Documents/GitHub/mo6-digitaal-scherm/WhiteScreenGen\vivado.jou
# Running On: DESKTOP-0BAPC61, OS: Windows, CPU Frequency: 3893 MHz, CPU Physical cores: 12, Host memory: 33746 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/lscho/Documents/GitHub/mo6-digitaal-scherm/WhiteScreenGen/WhiteScreenGen.xpr
update_compile_order -fileset sources_1
update_module_reference design_2_Universal_signal_del_0_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
open_run synth_1 -name synth_1
open_bd_design {C:/Users/lscho/Documents/GitHub/mo6-digitaal-scherm/WhiteScreenGen/WhiteScreenGen.srcs/sources_1/bd/design_2/design_2.bd}
startgroup
set_property -dict [list \
  CONFIG.hPxlDelay {5} \
  CONFIG.hSyncDelay {5} \
  CONFIG.pxlClkDelay {5} \
  CONFIG.vPxlDelay {5} \
  CONFIG.vSyncDelay {5} \
] [get_bd_cells Universal_signal_del_0]
endgroup
update_module_reference design_2_Universal_signal_del_0_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
open_bd_design {C:/Users/lscho/Documents/GitHub/mo6-digitaal-scherm/WhiteScreenGen/WhiteScreenGen.srcs/sources_1/bd/design_2/design_2.bd}
startgroup
set_property -dict [list \
  CONFIG.hPxlDelay {500} \
  CONFIG.hSyncDelay {500} \
  CONFIG.pxlClkDelay {500} \
  CONFIG.vPxlDelay {500} \
  CONFIG.vSyncDelay {500} \
] [get_bd_cells Universal_signal_del_0]
endgroup
reset_run design_2_Universal_signal_del_0_1_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
open_bd_design {C:/Users/lscho/Documents/GitHub/mo6-digitaal-scherm/WhiteScreenGen/WhiteScreenGen.srcs/sources_1/bd/design_2/design_2.bd}
startgroup
set_property -dict [list \
  CONFIG.hPxlDelay {5} \
  CONFIG.hSyncDelay {5} \
  CONFIG.pxlClkDelay {5} \
  CONFIG.vPxlDelay {5} \
  CONFIG.vSyncDelay {5} \
] [get_bd_cells Universal_signal_del_0]
endgroup
update_module_reference design_2_Universal_signal_del_0_1
