

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:42:23 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     26|        -|        -|    -|
|Expression           |        -|     31|        0|     1591|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       34|     17|    12308|    23800|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     2167|      224|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       34|     74|    14475|    25651|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        2|      3|        1|        6|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      1|    ~0   |        2|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415  |sin_lut_ap_fixed_16_6_5_3_0_s  |        2|      1|  724|  1400|    0|
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+
    |Total                                     |                               |       34|     17|12308| 23800|    0|
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +------------------------------------------------------+--------------------------------------------------+---------------------+
    |                       Instance                       |                      Module                      |      Expression     |
    +------------------------------------------------------+--------------------------------------------------+---------------------+
    |myproject_am_addmul_12s_11s_13s_26_1_1_U25            |myproject_am_addmul_12s_11s_13s_26_1_1            |    (i0 + i1) * i2   |
    |myproject_am_addmul_12s_16s_8ns_24_1_1_U28            |myproject_am_addmul_12s_16s_8ns_24_1_1            |    (i0 + i1) * i2   |
    |myproject_am_addmul_23s_24s_14s_39_1_1_U35            |myproject_am_addmul_23s_24s_14s_39_1_1            |    (i0 + i1) * i2   |
    |myproject_ama_addmuladd_12s_12s_9ns_16s_21_1_1_U30    |myproject_ama_addmuladd_12s_12s_9ns_16s_21_1_1    | (i0 + i1) * i2 + i3 |
    |myproject_ama_submuladd_16s_16s_11ns_22ns_27_1_1_U16  |myproject_ama_submuladd_16s_16s_11ns_22ns_27_1_1  | (i0 - i1) * i2 + i3 |
    |myproject_mac_muladd_12s_10ns_22ns_22_1_1_U26         |myproject_mac_muladd_12s_10ns_22ns_22_1_1         |     i0 * i1 + i2    |
    |myproject_mac_muladd_12s_12s_19s_24_1_1_U24           |myproject_mac_muladd_12s_12s_19s_24_1_1           |     i0 * i0 + i1    |
    |myproject_mac_muladd_12s_12s_27s_28_1_1_U31           |myproject_mac_muladd_12s_12s_27s_28_1_1           |     i0 + i1 * i1    |
    |myproject_mac_muladd_16s_11ns_22ns_26_1_1_U14         |myproject_mac_muladd_16s_11ns_22ns_26_1_1         |     i0 * i1 + i2    |
    |myproject_mac_muladd_16s_11ns_26s_26_1_1_U22          |myproject_mac_muladd_16s_11ns_26s_26_1_1          |     i0 + i1 * i2    |
    |myproject_mac_muladd_16s_11s_26ns_26_1_1_U11          |myproject_mac_muladd_16s_11s_26ns_26_1_1          |     i0 + i1 * i2    |
    |myproject_mac_muladd_16s_16s_21s_26_1_1_U19           |myproject_mac_muladd_16s_16s_21s_26_1_1           |     i0 * i0 + i1    |
    |myproject_mul_mul_12s_11ns_23_1_1_U34                 |myproject_mul_mul_12s_11ns_23_1_1                 |       i0 * i1       |
    |myproject_mul_mul_12s_11ns_23_1_1_U36                 |myproject_mul_mul_12s_11ns_23_1_1                 |       i0 * i1       |
    |myproject_mul_mul_12s_12s_24_1_1_U32                  |myproject_mul_mul_12s_12s_24_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_10s_25_1_1_U29                  |myproject_mul_mul_16s_10s_25_1_1                  |       i0 * i1       |
    |myproject_mul_mul_16s_11ns_26_1_1_U33                 |myproject_mul_mul_16s_11ns_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_11ns_27_1_1_U27                 |myproject_mul_mul_16s_11ns_27_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_11s_26_1_1_U21                  |myproject_mul_mul_16s_11s_26_1_1                  |       i0 * i1       |
    |myproject_mul_mul_16s_13ns_26_1_1_U17                 |myproject_mul_mul_16s_13ns_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_14ns_26_1_1_U18                 |myproject_mul_mul_16s_14ns_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_16s_26_1_1_U12                  |myproject_mul_mul_16s_16s_26_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_16s_32_1_1_U13                  |myproject_mul_mul_16s_16s_32_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_16s_32_1_1_U15                  |myproject_mul_mul_16s_16s_32_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_9ns_25_1_1_U20                  |myproject_mul_mul_16s_9ns_25_1_1                  |       i0 * i1       |
    |myproject_mul_mul_17s_17s_32_1_1_U23                  |myproject_mul_mul_17s_17s_32_1_1                  |       i0 * i1       |
    +------------------------------------------------------+--------------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |                   Variable Name                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_3_fu_1089_p2                           |     *    |      3|  0|  21|          48|          12|
    |mul_ln1192_5_fu_990_p2                            |     *    |      2|  0|  45|          24|          27|
    |mul_ln1192_7_fu_1133_p2                           |     *    |      2|  0|  40|          28|          21|
    |mul_ln1192_9_fu_1278_p2                           |     *    |      2|  0|  27|          39|          12|
    |mul_ln1192_fu_701_p2                              |     *    |      2|  0|  20|          32|          16|
    |mul_ln700_1_fu_1077_p2                            |     *    |      3|  0|  41|          62|          17|
    |mul_ln700_2_fu_635_p2                             |     *    |      2|  0|  20|          32|          12|
    |mul_ln700_fu_938_p2                               |     *    |      3|  0|  27|          39|          24|
    |r_V_14_fu_680_p2                                  |     *    |      2|  0|  50|          26|          26|
    |r_V_19_fu_787_p2                                  |     *    |      3|  0|  29|          52|          12|
    |r_V_24_fu_765_p2                                  |     *    |      3|  0|  28|          51|          13|
    |r_V_4_fu_975_p2                                   |     *    |      2|  0|  50|          22|          26|
    |r_V_6_fu_736_p2                                   |     *    |      2|  0|  45|          27|          27|
    |add_ln1192_16_fu_1102_p2                          |     +    |      0|  0|  26|          46|          46|
    |add_ln1192_17_fu_1121_p2                          |     +    |      0|  0|  26|          46|          46|
    |add_ln1192_19_fu_1250_p2                          |     +    |      0|  0|  26|          46|          46|
    |add_ln1192_28_fu_548_p2                           |     +    |      0|  0|  26|          26|          26|
    |add_ln1192_30_fu_542_p2                           |     +    |      0|  0|  26|          26|          22|
    |add_ln1192_7_fu_521_p2                            |     +    |      0|  0|  33|          26|          19|
    |add_ln1192_8_fu_578_p2                            |     +    |      0|  0|  33|          26|          26|
    |add_ln1192_fu_957_p2                              |     +    |      0|  0|  26|          17|          12|
    |add_ln700_fu_648_p2                               |     +    |      0|  0|  26|          36|          36|
    |grp_fu_1407_p2                                    |     +    |      0|  0|  29|          22|          22|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_input_V  |     +    |      0|  0|  23|          16|          11|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_input_V  |     +    |      0|  0|  23|          16|          16|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_input_V  |     +    |      0|  0|  23|          16|          11|
    |ret_V_12_fu_963_p2                                |     +    |      0|  0|  29|          22|          18|
    |ret_V_1_fu_925_p2                                 |     +    |      0|  0|  26|          39|          29|
    |ret_V_24_fu_1049_p2                               |     +    |      0|  0|  26|          28|          23|
    |ret_V_30_fu_1182_p2                               |     +    |      0|  0|  21|          14|           8|
    |ret_V_33_fu_714_p2                                |     +    |      0|  0|  43|          36|          36|
    |ret_V_35_fu_807_p2                                |     +    |      0|  0|  33|          26|          20|
    |ret_V_37_fu_596_p2                                |     +    |      0|  0|  26|          26|          22|
    |ret_V_39_fu_1220_p2                               |     +    |      0|  0|  63|          56|          51|
    |ret_V_40_fu_613_p2                                |     +    |      0|  0|  33|          26|          22|
    |ret_V_42_fu_1255_p2                               |     +    |      0|  0|  26|          46|          41|
    |ret_V_43_fu_661_p2                                |     +    |      0|  0|  26|          36|          36|
    |ret_V_44_fu_896_p2                                |     +    |      0|  0|  24|          17|          17|
    |ret_V_46_fu_1044_p2                               |     +    |      0|  0|  26|          28|          28|
    |ret_V_47_fu_1139_p2                               |     +    |      0|  0|  53|          46|          41|
    |ret_V_50_fu_1284_p2                               |     +    |      0|  0|  53|          46|          41|
    |ret_V_8_fu_851_p2                                 |     +    |      0|  0|  20|          13|          12|
    |ret_V_fu_831_p2                                   |     +    |      0|  0|  24|          17|          11|
    |r_V_22_fu_1158_p2                                 |     -    |      0|  0|  20|           1|          13|
    |ret_V_34_fu_951_p2                                |     -    |      0|  0|  26|          17|          17|
    |ret_V_36_fu_1204_p2                               |     -    |      0|  0|  73|          66|          66|
    |ret_V_49_fu_1065_p2                               |     -    |      0|  0|  20|          13|          13|
    |sub_ln1192_1_fu_1007_p2                           |     -    |      0|  0|  53|          46|          46|
    |sub_ln1192_fu_590_p2                              |     -    |      0|  0|  26|          26|          26|
    |sub_ln1193_fu_919_p2                              |     -    |      0|  0|  26|          39|          39|
    |ap_block_pp0_stage0_01001                         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0                  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                     |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                             |          |     31|  0|1591|        1580|        1264|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  256|        512|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  259|        518|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |add_ln1192_17_reg_1783                                 |   46|   0|   46|          0|
    |add_ln1192_reg_1733                                    |   17|   0|   17|          0|
    |ap_CS_fsm                                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_start_reg  |    1|   0|    1|          0|
    |lhs_V_5_reg_1575                                       |   17|   0|   17|          0|
    |mul_ln1118_reg_1665                                    |   32|   0|   32|          0|
    |mul_ln1192_1_reg_1620                                  |   26|   0|   26|          0|
    |mul_ln1192_3_reg_1778                                  |   56|   0|   56|          0|
    |mul_ln1192_4_reg_1554                                  |   26|   0|   26|          0|
    |mul_ln700_1_reg_1773                                   |   66|   0|   66|          0|
    |mul_ln700_reg_1728                                     |   62|   0|   62|          0|
    |p_0_reg_1803                                           |   12|   0|   12|          0|
    |p_1_reg_1708                                           |   12|   0|   12|          0|
    |p_2_reg_1635                                           |   12|   0|   12|          0|
    |p_5_reg_1625                                           |   12|   0|   12|          0|
    |p_5_reg_1625_pp0_iter4_reg                             |   12|   0|   12|          0|
    |p_6_reg_1686                                           |   12|   0|   12|          0|
    |p_6_reg_1686_pp0_iter6_reg                             |   12|   0|   12|          0|
    |p_7_reg_1660                                           |   12|   0|   12|          0|
    |p_8_reg_1788                                           |   12|   0|   12|          0|
    |p_9_reg_1703                                           |   12|   0|   12|          0|
    |p_Val2_11_reg_1496                                     |   16|   0|   16|          0|
    |p_Val2_11_reg_1496_pp0_iter1_reg                       |   16|   0|   16|          0|
    |p_Val2_1_reg_1511                                      |   16|   0|   16|          0|
    |p_Val2_2_reg_1529                                      |   16|   0|   16|          0|
    |p_Val2_3_reg_1535                                      |   16|   0|   16|          0|
    |p_Val2_6_reg_1650                                      |   12|   0|   12|          0|
    |p_Val2_7_reg_1723                                      |   12|   0|   12|          0|
    |p_Val2_8_reg_1718                                      |   12|   0|   12|          0|
    |p_Val2_9_reg_1758                                      |   12|   0|   12|          0|
    |p_Val2_s_28_reg_1655                                   |   12|   0|   12|          0|
    |p_Val2_s_reg_1489                                      |   16|   0|   16|          0|
    |p_s_reg_1640                                           |   12|   0|   12|          0|
    |r_V_14_reg_1590                                        |   51|   0|   51|          0|
    |r_V_16_reg_1798                                        |   39|   0|   39|          0|
    |r_V_1_reg_1570                                         |   32|   0|   32|          0|
    |r_V_23_reg_1763                                        |   24|   0|   24|          0|
    |r_V_2_reg_1676                                         |   26|   0|   26|          0|
    |r_V_4_reg_1738                                         |   50|   0|   50|          0|
    |r_V_5_reg_1693                                         |   27|   0|   27|          0|
    |r_V_6_reg_1605                                         |   52|   0|   52|          0|
    |r_V_9_reg_1560                                         |   32|   0|   32|          0|
    |ret_V_15_reg_1698                                      |   24|   0|   24|          0|
    |ret_V_17_reg_1580                                      |   27|   0|   27|          0|
    |ret_V_20_reg_1748                                      |   21|   0|   21|          0|
    |ret_V_24_reg_1753                                      |   28|   0|   28|          0|
    |ret_V_27_reg_1565                                      |   26|   0|   26|          0|
    |ret_V_38_reg_1681                                      |   22|   0|   22|          0|
    |ret_V_3_reg_1671                                       |   24|   0|   24|          0|
    |ret_V_44_reg_1713                                      |   17|   0|   17|          0|
    |ret_V_49_reg_1768                                      |   13|   0|   13|          0|
    |sext_ln727_reg_1519                                    |   26|   0|   26|          0|
    |sext_ln728_1_reg_1548                                  |   26|   0|   26|          0|
    |sext_ln728_reg_1504                                    |   26|   0|   26|          0|
    |sub_ln1192_1_reg_1743                                  |   46|   0|   46|          0|
    |trunc_ln708_10_reg_1793                                |   16|   0|   16|          0|
    |trunc_ln708_11_reg_1610                                |   15|   0|   15|          0|
    |trunc_ln708_13_reg_1615                                |   16|   0|   16|          0|
    |trunc_ln708_14_reg_1595                                |   16|   0|   16|          0|
    |trunc_ln708_1_reg_1600                                 |   16|   0|   16|          0|
    |trunc_ln708_2_reg_1645                                 |   16|   0|   16|          0|
    |trunc_ln708_8_reg_1630                                 |   16|   0|   16|          0|
    |trunc_ln708_s_reg_1585                                 |   16|   0|   16|          0|
    |trunc_ln_reg_1524                                      |   16|   0|   16|          0|
    |x_V_ap_vld_preg                                        |    1|   0|    1|          0|
    |x_V_preg                                               |  256|   0|  256|          0|
    |lhs_V_5_reg_1575                                       |   64|  32|   17|          0|
    |p_2_reg_1635                                           |   64|  32|   12|          0|
    |p_Val2_1_reg_1511                                      |   64|  32|   16|          0|
    |p_Val2_2_reg_1529                                      |   64|  32|   16|          0|
    |p_Val2_3_reg_1535                                      |   64|  32|   16|          0|
    |p_Val2_s_reg_1489                                      |   64|  32|   16|          0|
    |sext_ln728_1_reg_1548                                  |   64|  32|   26|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 2167| 224| 1838|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  256|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   16|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   16|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   16|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   16|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   16|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

