
GccApplication1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000318  00800100  00001166  000011fa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001166  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000014  00800418  00800418  00001512  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001512  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001544  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000130  00000000  00000000  00001588  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000185e  00000000  00000000  000016b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000094b  00000000  00000000  00002f16  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d6b  00000000  00000000  00003861  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003dc  00000000  00000000  000045cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000056b  00000000  00000000  000049a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000b34  00000000  00000000  00004f13  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000c0  00000000  00000000  00005a47  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 05 01 	jmp	0x20a	; 0x20a <__vector_3>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__vector_5>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 38 02 	jmp	0x470	; 0x470 <__vector_18>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__vector_21>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	14 e0       	ldi	r17, 0x04	; 4
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e6 e6       	ldi	r30, 0x66	; 102
      7c:	f1 e1       	ldi	r31, 0x11	; 17
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	a8 31       	cpi	r26, 0x18	; 24
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	24 e0       	ldi	r18, 0x04	; 4
      8c:	a8 e1       	ldi	r26, 0x18	; 24
      8e:	b4 e0       	ldi	r27, 0x04	; 4
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	ac 32       	cpi	r26, 0x2C	; 44
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 e7 01 	call	0x3ce	; 0x3ce <main>
      9e:	0c 94 b1 08 	jmp	0x1162	; 0x1162 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <initADC>:
//*****************************************************************************
//                            Modules and Functions
//*****************************************************************************

void initADC(void){
	ADMUX = 0;
      a6:	ec e7       	ldi	r30, 0x7C	; 124
      a8:	f0 e0       	ldi	r31, 0x00	; 0
      aa:	10 82       	st	Z, r1
	//Vref = AVcc = 5Vs
	ADMUX |= (1 << REFS0);
      ac:	80 81       	ld	r24, Z
      ae:	80 64       	ori	r24, 0x40	; 64
      b0:	80 83       	st	Z, r24
	ADMUX &= ~(1 << REFS1);
      b2:	80 81       	ld	r24, Z
      b4:	8f 77       	andi	r24, 0x7F	; 127
      b6:	80 83       	st	Z, r24
	
	ADMUX |= (1 << ADLAR);	//left adjust, for using ADCH
      b8:	80 81       	ld	r24, Z
      ba:	80 62       	ori	r24, 0x20	; 32
      bc:	80 83       	st	Z, r24
	
	ADCSRA = 0;
      be:	ea e7       	ldi	r30, 0x7A	; 122
      c0:	f0 e0       	ldi	r31, 0x00	; 0
      c2:	10 82       	st	Z, r1
	ADCSRA |= (1 << ADEN);	//turn on ADC
      c4:	80 81       	ld	r24, Z
      c6:	80 68       	ori	r24, 0x80	; 128
      c8:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADIE);	//interruption
      ca:	80 81       	ld	r24, Z
      cc:	88 60       	ori	r24, 0x08	; 8
      ce:	80 83       	st	Z, r24
	
	//prescaler 128 > 125kHz
	ADCSRA |= (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);
      d0:	80 81       	ld	r24, Z
      d2:	87 60       	ori	r24, 0x07	; 7
      d4:	80 83       	st	Z, r24
	
	DIDR0 |= (1 << ADC0D) | (1 << ADC1D) | (1 << ADC2D) | (1 << ADC3D);	//disable PC0 - PC3 digital input
      d6:	ee e7       	ldi	r30, 0x7E	; 126
      d8:	f0 e0       	ldi	r31, 0x00	; 0
      da:	80 81       	ld	r24, Z
      dc:	8f 60       	ori	r24, 0x0F	; 15
      de:	80 83       	st	Z, r24
      e0:	08 95       	ret

000000e2 <__vector_21>:
}

ISR (ADC_vect){
      e2:	1f 92       	push	r1
      e4:	0f 92       	push	r0
      e6:	0f b6       	in	r0, 0x3f	; 63
      e8:	0f 92       	push	r0
      ea:	11 24       	eor	r1, r1
      ec:	2f 93       	push	r18
      ee:	3f 93       	push	r19
      f0:	4f 93       	push	r20
      f2:	5f 93       	push	r21
      f4:	6f 93       	push	r22
      f6:	7f 93       	push	r23
      f8:	8f 93       	push	r24
      fa:	9f 93       	push	r25
      fc:	af 93       	push	r26
      fe:	bf 93       	push	r27
     100:	ef 93       	push	r30
     102:	ff 93       	push	r31
	ADCSRA |= (1 << ADIF);	//turn off flag
     104:	ea e7       	ldi	r30, 0x7A	; 122
     106:	f0 e0       	ldi	r31, 0x00	; 0
     108:	80 81       	ld	r24, Z
     10a:	80 61       	ori	r24, 0x10	; 16
     10c:	80 83       	st	Z, r24
	if(currentMode == manualMode){
     10e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
     112:	81 30       	cpi	r24, 0x01	; 1
     114:	09 f0       	breq	.+2      	; 0x118 <__vector_21+0x36>
     116:	53 c0       	rjmp	.+166    	; 0x1be <__vector_21+0xdc>
		if (count == 0){						//select current channel for reading
     118:	80 91 24 04 	lds	r24, 0x0424	; 0x800424 <count>
     11c:	81 11       	cpse	r24, r1
     11e:	13 c0       	rjmp	.+38     	; 0x146 <__vector_21+0x64>
			count = 1;							//select next channel for reading
     120:	81 e0       	ldi	r24, 0x01	; 1
     122:	80 93 24 04 	sts	0x0424, r24	; 0x800424 <count>
			ADMUX = (ADMUX & 0xF0);
     126:	ec e7       	ldi	r30, 0x7C	; 124
     128:	f0 e0       	ldi	r31, 0x00	; 0
     12a:	80 81       	ld	r24, Z
     12c:	80 7f       	andi	r24, 0xF0	; 240
     12e:	80 83       	st	Z, r24
			pos1 = ADCH;
     130:	e9 e7       	ldi	r30, 0x79	; 121
     132:	f0 e0       	ldi	r31, 0x00	; 0
     134:	80 81       	ld	r24, Z
     136:	80 93 1c 04 	sts	0x041C, r24	; 0x80041c <pos1>
			convertServo(ADCH, channelB);
     13a:	80 81       	ld	r24, Z
     13c:	62 e0       	ldi	r22, 0x02	; 2
     13e:	90 e0       	ldi	r25, 0x00	; 0
     140:	0e 94 11 05 	call	0xa22	; 0xa22 <convertServo>
     144:	3c c0       	rjmp	.+120    	; 0x1be <__vector_21+0xdc>
		}else if(count == 1){					//select current channel for reading
     146:	81 30       	cpi	r24, 0x01	; 1
     148:	a1 f4       	brne	.+40     	; 0x172 <__vector_21+0x90>
			count = 2;							//select next channel for reading
     14a:	82 e0       	ldi	r24, 0x02	; 2
     14c:	80 93 24 04 	sts	0x0424, r24	; 0x800424 <count>
			ADMUX = (ADMUX & 0xF0) | 1;
     150:	ec e7       	ldi	r30, 0x7C	; 124
     152:	f0 e0       	ldi	r31, 0x00	; 0
     154:	80 81       	ld	r24, Z
     156:	80 7f       	andi	r24, 0xF0	; 240
     158:	81 60       	ori	r24, 0x01	; 1
     15a:	80 83       	st	Z, r24
			pos2 = ADCH;
     15c:	e9 e7       	ldi	r30, 0x79	; 121
     15e:	f0 e0       	ldi	r31, 0x00	; 0
     160:	80 81       	ld	r24, Z
     162:	80 93 1b 04 	sts	0x041B, r24	; 0x80041b <pos2>
			convertServo(ADCH, channelA);
     166:	80 81       	ld	r24, Z
     168:	61 e0       	ldi	r22, 0x01	; 1
     16a:	90 e0       	ldi	r25, 0x00	; 0
     16c:	0e 94 11 05 	call	0xa22	; 0xa22 <convertServo>
     170:	26 c0       	rjmp	.+76     	; 0x1be <__vector_21+0xdc>
		}else if(count == 2){					//select current channel for reading
     172:	82 30       	cpi	r24, 0x02	; 2
     174:	91 f4       	brne	.+36     	; 0x19a <__vector_21+0xb8>
			count = 3;							//select next channel for reading
     176:	83 e0       	ldi	r24, 0x03	; 3
     178:	80 93 24 04 	sts	0x0424, r24	; 0x800424 <count>
			ADMUX = (ADMUX & 0xF0) | 2;
     17c:	ec e7       	ldi	r30, 0x7C	; 124
     17e:	f0 e0       	ldi	r31, 0x00	; 0
     180:	80 81       	ld	r24, Z
     182:	80 7f       	andi	r24, 0xF0	; 240
     184:	82 60       	ori	r24, 0x02	; 2
     186:	80 83       	st	Z, r24
			pos3 = ADCH;
     188:	e9 e7       	ldi	r30, 0x79	; 121
     18a:	f0 e0       	ldi	r31, 0x00	; 0
     18c:	80 81       	ld	r24, Z
     18e:	80 93 1a 04 	sts	0x041A, r24	; 0x80041a <pos3>
			updateDutyCB2(ADCH);
     192:	80 81       	ld	r24, Z
     194:	0e 94 32 06 	call	0xc64	; 0xc64 <updateDutyCB2>
     198:	12 c0       	rjmp	.+36     	; 0x1be <__vector_21+0xdc>
		}else if(count == 3){					//select current channel for reading
     19a:	83 30       	cpi	r24, 0x03	; 3
     19c:	81 f4       	brne	.+32     	; 0x1be <__vector_21+0xdc>
			count = 0;							//select next channel for reading
     19e:	10 92 24 04 	sts	0x0424, r1	; 0x800424 <count>
			ADMUX = (ADMUX & 0xF0) | 3;
     1a2:	ec e7       	ldi	r30, 0x7C	; 124
     1a4:	f0 e0       	ldi	r31, 0x00	; 0
     1a6:	80 81       	ld	r24, Z
     1a8:	80 7f       	andi	r24, 0xF0	; 240
     1aa:	83 60       	ori	r24, 0x03	; 3
     1ac:	80 83       	st	Z, r24
			velMotor = ADCH;
     1ae:	e9 e7       	ldi	r30, 0x79	; 121
     1b0:	f0 e0       	ldi	r31, 0x00	; 0
     1b2:	80 81       	ld	r24, Z
     1b4:	80 93 19 04 	sts	0x0419, r24	; 0x800419 <velMotor>
			OCR2A = ADCH;
     1b8:	80 81       	ld	r24, Z
     1ba:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
		}
	}
	
	ADCSRA |= (1 << ADSC);		//starts conversion
     1be:	ea e7       	ldi	r30, 0x7A	; 122
     1c0:	f0 e0       	ldi	r31, 0x00	; 0
     1c2:	80 81       	ld	r24, Z
     1c4:	80 64       	ori	r24, 0x40	; 64
     1c6:	80 83       	st	Z, r24
}
     1c8:	ff 91       	pop	r31
     1ca:	ef 91       	pop	r30
     1cc:	bf 91       	pop	r27
     1ce:	af 91       	pop	r26
     1d0:	9f 91       	pop	r25
     1d2:	8f 91       	pop	r24
     1d4:	7f 91       	pop	r23
     1d6:	6f 91       	pop	r22
     1d8:	5f 91       	pop	r21
     1da:	4f 91       	pop	r20
     1dc:	3f 91       	pop	r19
     1de:	2f 91       	pop	r18
     1e0:	0f 90       	pop	r0
     1e2:	0f be       	out	0x3f, r0	; 63
     1e4:	0f 90       	pop	r0
     1e6:	1f 90       	pop	r1
     1e8:	18 95       	reti

000001ea <initPCINT>:


void initPCINT(void){
	PCICR |= (1 << PCIE0) | (1 << PCIE2);		//PCINT0 and PCINT2
     1ea:	e8 e6       	ldi	r30, 0x68	; 104
     1ec:	f0 e0       	ldi	r31, 0x00	; 0
     1ee:	80 81       	ld	r24, Z
     1f0:	85 60       	ori	r24, 0x05	; 5
     1f2:	80 83       	st	Z, r24
	PCMSK0 |= (1 << PCINT0) | (1 << PCINT4);	//PB0 and PB4
     1f4:	eb e6       	ldi	r30, 0x6B	; 107
     1f6:	f0 e0       	ldi	r31, 0x00	; 0
     1f8:	80 81       	ld	r24, Z
     1fa:	81 61       	ori	r24, 0x11	; 17
     1fc:	80 83       	st	Z, r24
	PCMSK2 |= (1 << PCINT23);					//PD7
     1fe:	ed e6       	ldi	r30, 0x6D	; 109
     200:	f0 e0       	ldi	r31, 0x00	; 0
     202:	80 81       	ld	r24, Z
     204:	80 68       	ori	r24, 0x80	; 128
     206:	80 83       	st	Z, r24
     208:	08 95       	ret

0000020a <__vector_3>:
	}
	
}


ISR (PCINT0_vect){
     20a:	1f 92       	push	r1
     20c:	0f 92       	push	r0
     20e:	0f b6       	in	r0, 0x3f	; 63
     210:	0f 92       	push	r0
     212:	11 24       	eor	r1, r1
     214:	8f 93       	push	r24
	//If current mode is manual, direction push buttons works
	//if(currentMode == manualMode){
		if (!(PINB & (1 << PINB0))) {
     216:	18 99       	sbic	0x03, 0	; 3
     218:	0a c0       	rjmp	.+20     	; 0x22e <__vector_3+0x24>
			PORTD |= (1 << PORTD2);
     21a:	8b b1       	in	r24, 0x0b	; 11
     21c:	84 60       	ori	r24, 0x04	; 4
     21e:	8b b9       	out	0x0b, r24	; 11
			PORTD &= ~(1 << PORTD4);
     220:	8b b1       	in	r24, 0x0b	; 11
     222:	8f 7e       	andi	r24, 0xEF	; 239
     224:	8b b9       	out	0x0b, r24	; 11
			dir = 1;
     226:	81 e0       	ldi	r24, 0x01	; 1
     228:	80 93 23 04 	sts	0x0423, r24	; 0x800423 <dir>
     22c:	1b c0       	rjmp	.+54     	; 0x264 <__vector_3+0x5a>
		}else if (!(PINB & (1 << PINB4))) {
     22e:	1c 99       	sbic	0x03, 4	; 3
     230:	0a c0       	rjmp	.+20     	; 0x246 <__vector_3+0x3c>
			PORTD |= (1 << PORTD4);
     232:	8b b1       	in	r24, 0x0b	; 11
     234:	80 61       	ori	r24, 0x10	; 16
     236:	8b b9       	out	0x0b, r24	; 11
			PORTD &= ~(1 << PORTD2);
     238:	8b b1       	in	r24, 0x0b	; 11
     23a:	8b 7f       	andi	r24, 0xFB	; 251
     23c:	8b b9       	out	0x0b, r24	; 11
			dir = 1;
     23e:	81 e0       	ldi	r24, 0x01	; 1
     240:	80 93 23 04 	sts	0x0423, r24	; 0x800423 <dir>
     244:	0f c0       	rjmp	.+30     	; 0x264 <__vector_3+0x5a>
		}else if (PINB & (1 << PINB0)) {
     246:	18 9b       	sbis	0x03, 0	; 3
     248:	06 c0       	rjmp	.+12     	; 0x256 <__vector_3+0x4c>
			PORTD &= ~((1 << PORTD2) | (1 << PORTD4));
     24a:	8b b1       	in	r24, 0x0b	; 11
     24c:	8b 7e       	andi	r24, 0xEB	; 235
     24e:	8b b9       	out	0x0b, r24	; 11
			dir = 0;
     250:	10 92 23 04 	sts	0x0423, r1	; 0x800423 <dir>
     254:	07 c0       	rjmp	.+14     	; 0x264 <__vector_3+0x5a>
		}else if (PINB & (1 << PINB4)) {
     256:	1c 9b       	sbis	0x03, 4	; 3
     258:	05 c0       	rjmp	.+10     	; 0x264 <__vector_3+0x5a>
			PORTD &= ~((1 << PORTD2) | (1 << PORTD4));
     25a:	8b b1       	in	r24, 0x0b	; 11
     25c:	8b 7e       	andi	r24, 0xEB	; 235
     25e:	8b b9       	out	0x0b, r24	; 11
			dir = 0;
     260:	10 92 23 04 	sts	0x0423, r1	; 0x800423 <dir>
		}
	//}
}
     264:	8f 91       	pop	r24
     266:	0f 90       	pop	r0
     268:	0f be       	out	0x3f, r0	; 63
     26a:	0f 90       	pop	r0
     26c:	1f 90       	pop	r1
     26e:	18 95       	reti

00000270 <initUART9600>:


void initUART9600(void){
	//settigns for RX and TX
	DDRD &= ~(1 << DDD0);		//Rx as input
     270:	8a b1       	in	r24, 0x0a	; 10
     272:	8e 7f       	andi	r24, 0xFE	; 254
     274:	8a b9       	out	0x0a, r24	; 10
	DDRD |= (1 << DDD1);		//TX as output
     276:	8a b1       	in	r24, 0x0a	; 10
     278:	82 60       	ori	r24, 0x02	; 2
     27a:	8a b9       	out	0x0a, r24	; 10
	
	//Fast mode, U2X0
	UCSR0A = 0;
     27c:	e0 ec       	ldi	r30, 0xC0	; 192
     27e:	f0 e0       	ldi	r31, 0x00	; 0
     280:	10 82       	st	Z, r1
	UCSR0A |= (1 << U2X0);
     282:	80 81       	ld	r24, Z
     284:	82 60       	ori	r24, 0x02	; 2
     286:	80 83       	st	Z, r24
	
	//Settigns for register B
	UCSR0B = 0;
     288:	e1 ec       	ldi	r30, 0xC1	; 193
     28a:	f0 e0       	ldi	r31, 0x00	; 0
     28c:	10 82       	st	Z, r1
	UCSR0B |= (1 << RXCIE0) | (1 << RXEN0) | (1 << TXEN0); //ISR, enable for RX and TX
     28e:	80 81       	ld	r24, Z
     290:	88 69       	ori	r24, 0x98	; 152
     292:	80 83       	st	Z, r24
	
	// settigns for register C
	UCSR0C = 0;
     294:	e2 ec       	ldi	r30, 0xC2	; 194
     296:	f0 e0       	ldi	r31, 0x00	; 0
     298:	10 82       	st	Z, r1
	UCSR0C |= (1 << UCSZ01) | (1 << UCSZ00);		// character size: 8 bits, no parity, 1 stop bit
     29a:	80 81       	ld	r24, Z
     29c:	86 60       	ori	r24, 0x06	; 6
     29e:	80 83       	st	Z, r24
	
	//Baudrate
	UBRR0 = 207;		// 9600
     2a0:	8f ec       	ldi	r24, 0xCF	; 207
     2a2:	90 e0       	ldi	r25, 0x00	; 0
     2a4:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
     2a8:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
     2ac:	08 95       	ret

000002ae <writeText>:
}


void writeText(char* text){
     2ae:	ac 01       	movw	r20, r24
	//uint8_t i;
	for (uint8_t i = 0; text[i] != '\0'; i++)
     2b0:	20 e0       	ldi	r18, 0x00	; 0
     2b2:	07 c0       	rjmp	.+14     	; 0x2c2 <writeText+0x14>
	{
		while(!(UCSR0A & (1 << UDRE0)));
     2b4:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
     2b8:	95 ff       	sbrs	r25, 5
     2ba:	fc cf       	rjmp	.-8      	; 0x2b4 <writeText+0x6>
		UDR0 = text[i];
     2bc:	30 93 c6 00 	sts	0x00C6, r19	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
}


void writeText(char* text){
	//uint8_t i;
	for (uint8_t i = 0; text[i] != '\0'; i++)
     2c0:	2f 5f       	subi	r18, 0xFF	; 255
     2c2:	fa 01       	movw	r30, r20
     2c4:	e2 0f       	add	r30, r18
     2c6:	f1 1d       	adc	r31, r1
     2c8:	30 81       	ld	r19, Z
     2ca:	31 11       	cpse	r19, r1
     2cc:	f3 cf       	rjmp	.-26     	; 0x2b4 <writeText+0x6>
	{
		while(!(UCSR0A & (1 << UDRE0)));
		UDR0 = text[i];
	}
}
     2ce:	08 95       	ret

000002d0 <__vector_5>:
	PCICR |= (1 << PCIE0) | (1 << PCIE2);		//PCINT0 and PCINT2
	PCMSK0 |= (1 << PCINT0) | (1 << PCINT4);	//PB0 and PB4
	PCMSK2 |= (1 << PCINT23);					//PD7
}

ISR (PCINT2_vect){
     2d0:	1f 92       	push	r1
     2d2:	0f 92       	push	r0
     2d4:	0f b6       	in	r0, 0x3f	; 63
     2d6:	0f 92       	push	r0
     2d8:	11 24       	eor	r1, r1
     2da:	2f 93       	push	r18
     2dc:	3f 93       	push	r19
     2de:	4f 93       	push	r20
     2e0:	5f 93       	push	r21
     2e2:	6f 93       	push	r22
     2e4:	7f 93       	push	r23
     2e6:	8f 93       	push	r24
     2e8:	9f 93       	push	r25
     2ea:	af 93       	push	r26
     2ec:	bf 93       	push	r27
     2ee:	ef 93       	push	r30
     2f0:	ff 93       	push	r31
	//If current mode is manual, saving push button works
	if(currentMode == manualMode){
     2f2:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
     2f6:	81 30       	cpi	r24, 0x01	; 1
     2f8:	09 f0       	breq	.+2      	; 0x2fc <__vector_5+0x2c>
     2fa:	44 c0       	rjmp	.+136    	; 0x384 <__vector_5+0xb4>
		
		if (!(PIND & (1 << PIND7))) {					//if there's been a change on PD7
     2fc:	4f 99       	sbic	0x09, 7	; 9
     2fe:	45 c0       	rjmp	.+138    	; 0x38a <__vector_5+0xba>
			
			if(counterPos == 1){
     300:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <counterPos>
     304:	81 30       	cpi	r24, 0x01	; 1
     306:	71 f4       	brne	.+28     	; 0x324 <__vector_5+0x54>
				counterPos = 2;							//select next position for saving
     308:	82 e0       	ldi	r24, 0x02	; 2
     30a:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <counterPos>
				writeText("\nGuardada posición 1\n\n");	//confirmation message
     30e:	82 e0       	ldi	r24, 0x02	; 2
     310:	91 e0       	ldi	r25, 0x01	; 1
     312:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				eeprom_update_byte((uint8_t*)address1, pos1);
     316:	60 91 1c 04 	lds	r22, 0x041C	; 0x80041c <pos1>
     31a:	86 e0       	ldi	r24, 0x06	; 6
     31c:	90 e0       	ldi	r25, 0x00	; 0
     31e:	0e 94 9f 08 	call	0x113e	; 0x113e <eeprom_update_byte>
     322:	33 c0       	rjmp	.+102    	; 0x38a <__vector_5+0xba>
			}else if(counterPos == 2){
     324:	82 30       	cpi	r24, 0x02	; 2
     326:	71 f4       	brne	.+28     	; 0x344 <__vector_5+0x74>
				counterPos = 3;							//select next position for saving
     328:	83 e0       	ldi	r24, 0x03	; 3
     32a:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <counterPos>
				writeText("\nGuardada posición 2\n\n");	//confirmation message
     32e:	89 e1       	ldi	r24, 0x19	; 25
     330:	91 e0       	ldi	r25, 0x01	; 1
     332:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				eeprom_update_byte((uint8_t*)address2, pos2);
     336:	60 91 1b 04 	lds	r22, 0x041B	; 0x80041b <pos2>
     33a:	85 e0       	ldi	r24, 0x05	; 5
     33c:	90 e0       	ldi	r25, 0x00	; 0
     33e:	0e 94 9f 08 	call	0x113e	; 0x113e <eeprom_update_byte>
     342:	23 c0       	rjmp	.+70     	; 0x38a <__vector_5+0xba>
			}else if(counterPos == 3){
     344:	83 30       	cpi	r24, 0x03	; 3
     346:	71 f4       	brne	.+28     	; 0x364 <__vector_5+0x94>
				counterPos = 4;							//select next position for saving
     348:	84 e0       	ldi	r24, 0x04	; 4
     34a:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <counterPos>
				writeText("\nGuardada posición 3\n\n");	//confirmation message
     34e:	80 e3       	ldi	r24, 0x30	; 48
     350:	91 e0       	ldi	r25, 0x01	; 1
     352:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				eeprom_update_byte((uint8_t*)address3, pos3);
     356:	60 91 1a 04 	lds	r22, 0x041A	; 0x80041a <pos3>
     35a:	82 e0       	ldi	r24, 0x02	; 2
     35c:	90 e0       	ldi	r25, 0x00	; 0
     35e:	0e 94 9f 08 	call	0x113e	; 0x113e <eeprom_update_byte>
     362:	13 c0       	rjmp	.+38     	; 0x38a <__vector_5+0xba>
			}else if(counterPos == 4){
     364:	84 30       	cpi	r24, 0x04	; 4
     366:	89 f4       	brne	.+34     	; 0x38a <__vector_5+0xba>
				counterPos = 1;							//select next position for saving
     368:	81 e0       	ldi	r24, 0x01	; 1
     36a:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <counterPos>
				writeText("\nGuardada posición 4\n\n");	//confirmation message
     36e:	87 e4       	ldi	r24, 0x47	; 71
     370:	91 e0       	ldi	r25, 0x01	; 1
     372:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				eeprom_update_byte((uint8_t*)address4, velMotor);
     376:	60 91 19 04 	lds	r22, 0x0419	; 0x800419 <velMotor>
     37a:	83 e0       	ldi	r24, 0x03	; 3
     37c:	90 e0       	ldi	r25, 0x00	; 0
     37e:	0e 94 9f 08 	call	0x113e	; 0x113e <eeprom_update_byte>
     382:	03 c0       	rjmp	.+6      	; 0x38a <__vector_5+0xba>
			}
			
		}
		
	}else{
		counterPos = 1;
     384:	81 e0       	ldi	r24, 0x01	; 1
     386:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <counterPos>
	}
	
}
     38a:	ff 91       	pop	r31
     38c:	ef 91       	pop	r30
     38e:	bf 91       	pop	r27
     390:	af 91       	pop	r26
     392:	9f 91       	pop	r25
     394:	8f 91       	pop	r24
     396:	7f 91       	pop	r23
     398:	6f 91       	pop	r22
     39a:	5f 91       	pop	r21
     39c:	4f 91       	pop	r20
     39e:	3f 91       	pop	r19
     3a0:	2f 91       	pop	r18
     3a2:	0f 90       	pop	r0
     3a4:	0f be       	out	0x3f, r0	; 63
     3a6:	0f 90       	pop	r0
     3a8:	1f 90       	pop	r1
     3aa:	18 95       	reti

000003ac <menu>:
	}
}


void menu(void){
	writeText("\n\n******** Choose operation mode ********\n");
     3ac:	8e e5       	ldi	r24, 0x5E	; 94
     3ae:	91 e0       	ldi	r25, 0x01	; 1
     3b0:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
	writeText("\t 1. Manual mode\n");
     3b4:	89 e8       	ldi	r24, 0x89	; 137
     3b6:	91 e0       	ldi	r25, 0x01	; 1
     3b8:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
	writeText("\t 2. EEPROM mode\n");
     3bc:	8b e9       	ldi	r24, 0x9B	; 155
     3be:	91 e0       	ldi	r25, 0x01	; 1
     3c0:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
	writeText("\t 3. USART mode\n\n");
     3c4:	8d ea       	ldi	r24, 0xAD	; 173
     3c6:	91 e0       	ldi	r25, 0x01	; 1
     3c8:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
     3cc:	08 95       	ret

000003ce <main>:
void sentChar(void);



int main(void){
	cli();	//clear interruptions
     3ce:	f8 94       	cli
	//Settings for every pin, inputs and outputs
	
	//Settings for PORTB
	PORTB |= (1 << adelanteDC) | (1 << atrasDC);	//inputs with pull-up
     3d0:	85 b1       	in	r24, 0x05	; 5
     3d2:	81 61       	ori	r24, 0x11	; 17
     3d4:	85 b9       	out	0x05, r24	; 5
	DDRB &= ~( (1 << adelanteDC) | (1 << atrasDC) );
     3d6:	84 b1       	in	r24, 0x04	; 4
     3d8:	8e 7e       	andi	r24, 0xEE	; 238
     3da:	84 b9       	out	0x04, r24	; 4
	DDRB |= (1 << servo1) | (1 << servo2);
     3dc:	84 b1       	in	r24, 0x04	; 4
     3de:	86 60       	ori	r24, 0x06	; 6
     3e0:	84 b9       	out	0x04, r24	; 4
	
	
	//settings for PORTC, entire port as input
	DDRC = 0;
     3e2:	17 b8       	out	0x07, r1	; 7
	
	//settings for PORTD
	PORTD |= (1 << savePos);	//input with pull-up
     3e4:	8b b1       	in	r24, 0x0b	; 11
     3e6:	80 68       	ori	r24, 0x80	; 128
     3e8:	8b b9       	out	0x0b, r24	; 11
	DDRD &= ~(1 << savePos);
     3ea:	8a b1       	in	r24, 0x0a	; 10
     3ec:	8f 77       	andi	r24, 0x7F	; 127
     3ee:	8a b9       	out	0x0a, r24	; 10
	DDRD |= (1 << bridge1) | (1 << bridge2) | (1 <<  led1) | (1 << led2);
     3f0:	8a b1       	in	r24, 0x0a	; 10
     3f2:	84 67       	ori	r24, 0x74	; 116
     3f4:	8a b9       	out	0x0a, r24	; 10
	
	//init libraries and other settings
	initADC();
     3f6:	0e 94 53 00 	call	0xa6	; 0xa6 <initADC>
	initPCINT();
     3fa:	0e 94 f5 00 	call	0x1ea	; 0x1ea <initPCINT>
	
	initUART9600();
     3fe:	0e 94 38 01 	call	0x270	; 0x270 <initUART9600>
	initFastPWM1(settedUp, 8);	//init PWM1
     402:	68 e0       	ldi	r22, 0x08	; 8
     404:	70 e0       	ldi	r23, 0x00	; 0
     406:	82 e0       	ldi	r24, 0x02	; 2
     408:	0e 94 6a 04 	call	0x8d4	; 0x8d4 <initFastPWM1>
	channel(channelA, nop);
     40c:	60 e0       	ldi	r22, 0x00	; 0
     40e:	81 e0       	ldi	r24, 0x01	; 1
     410:	0e 94 49 04 	call	0x892	; 0x892 <channel>
	channel(channelB, nop);
     414:	60 e0       	ldi	r22, 0x00	; 0
     416:	82 e0       	ldi	r24, 0x02	; 2
     418:	0e 94 49 04 	call	0x892	; 0x892 <channel>
	topValue(39999);
     41c:	8f e3       	ldi	r24, 0x3F	; 63
     41e:	9c e9       	ldi	r25, 0x9C	; 156
     420:	0e 94 a1 04 	call	0x942	; 0x942 <topValue>
	
	initPWM2A(no_invertido, 1024);
     424:	60 e0       	ldi	r22, 0x00	; 0
     426:	74 e0       	ldi	r23, 0x04	; 4
     428:	80 e0       	ldi	r24, 0x00	; 0
     42a:	0e 94 f5 05 	call	0xbea	; 0xbea <initPWM2A>
	initPWM2B(no_invertido, 1024);
     42e:	60 e0       	ldi	r22, 0x00	; 0
     430:	74 e0       	ldi	r23, 0x04	; 4
     432:	80 e0       	ldi	r24, 0x00	; 0
     434:	0e 94 17 06 	call	0xc2e	; 0xc2e <initPWM2B>
	
	sei();	//Enable interruptions
     438:	78 94       	sei
	
	//confirmation message
	writeText("Hello world");
     43a:	8f eb       	ldi	r24, 0xBF	; 191
     43c:	91 e0       	ldi	r25, 0x01	; 1
     43e:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
	menu();
     442:	0e 94 d6 01 	call	0x3ac	; 0x3ac <menu>
	
	//Initializing conversion for ADC module
	ADCSRA |= (1 << ADSC);
     446:	ea e7       	ldi	r30, 0x7A	; 122
     448:	f0 e0       	ldi	r31, 0x00	; 0
     44a:	80 81       	ld	r24, Z
     44c:	80 64       	ori	r24, 0x40	; 64
     44e:	80 83       	st	Z, r24
	
	//It shows the number of the current mode, MANUAL MODE
	PORTD |= (1 << led1);
     450:	8b b1       	in	r24, 0x0b	; 11
     452:	80 62       	ori	r24, 0x20	; 32
     454:	8b b9       	out	0x0b, r24	; 11
	PORTD &= ~(1 <<  led2);
     456:	8b b1       	in	r24, 0x0b	; 11
     458:	8f 7b       	andi	r24, 0xBF	; 191
     45a:	8b b9       	out	0x0b, r24	; 11
     45c:	ff cf       	rjmp	.-2      	; 0x45c <__EEPROM_REGION_LENGTH__+0x5c>

0000045e <sentChar>:
	writeText("\t 2. EEPROM mode\n");
	writeText("\t 3. USART mode\n\n");
}

void sentChar(void){
	UDR0 = bufferRX;
     45e:	80 91 27 04 	lds	r24, 0x0427	; 0x800427 <bufferRX>
     462:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
	writeText(" -> Sent character");
     466:	8b ec       	ldi	r24, 0xCB	; 203
     468:	91 e0       	ldi	r25, 0x01	; 1
     46a:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
     46e:	08 95       	ret

00000470 <__vector_18>:
	}
}


//ISR, recieve
ISR(USART_RX_vect){
     470:	1f 92       	push	r1
     472:	0f 92       	push	r0
     474:	0f b6       	in	r0, 0x3f	; 63
     476:	0f 92       	push	r0
     478:	11 24       	eor	r1, r1
     47a:	0f 93       	push	r16
     47c:	1f 93       	push	r17
     47e:	2f 93       	push	r18
     480:	3f 93       	push	r19
     482:	4f 93       	push	r20
     484:	5f 93       	push	r21
     486:	6f 93       	push	r22
     488:	7f 93       	push	r23
     48a:	8f 93       	push	r24
     48c:	9f 93       	push	r25
     48e:	af 93       	push	r26
     490:	bf 93       	push	r27
     492:	ef 93       	push	r30
     494:	ff 93       	push	r31
     496:	cf 93       	push	r28
     498:	df 93       	push	r29
     49a:	1f 92       	push	r1
     49c:	cd b7       	in	r28, 0x3d	; 61
     49e:	de b7       	in	r29, 0x3e	; 62
	bufferRX = UDR0;
     4a0:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
     4a4:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <bufferRX>
	
	//if buffer is emptym, if it is not, it waits
	while(!(UCSR0A & (1 << UDRE0)));
     4a8:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
     4ac:	85 ff       	sbrs	r24, 5
     4ae:	fc cf       	rjmp	.-8      	; 0x4a8 <__vector_18+0x38>
	char copy = bufferRX;
     4b0:	80 91 27 04 	lds	r24, 0x0427	; 0x800427 <bufferRX>
     4b4:	89 83       	std	Y+1, r24	; 0x01
	uint8_t num = atoi(&copy);
     4b6:	ce 01       	movw	r24, r28
     4b8:	01 96       	adiw	r24, 0x01	; 1
     4ba:	0e 94 71 08 	call	0x10e2	; 0x10e2 <atoi>
     4be:	8c 01       	movw	r16, r24
	
	if (newAction == 0){
     4c0:	90 91 1d 04 	lds	r25, 0x041D	; 0x80041d <newAction>
     4c4:	91 11       	cpse	r25, r1
     4c6:	2d c1       	rjmp	.+602    	; 0x722 <__vector_18+0x2b2>
	
		if(answer2 == 0){
     4c8:	90 91 22 04 	lds	r25, 0x0422	; 0x800422 <answer2>
     4cc:	91 11       	cpse	r25, r1
     4ce:	87 c0       	rjmp	.+270    	; 0x5de <__vector_18+0x16e>
		
			if(num == manualMode){		//It checks if the mun received is related to manual mode
     4d0:	81 30       	cpi	r24, 0x01	; 1
     4d2:	a1 f4       	brne	.+40     	; 0x4fc <__vector_18+0x8c>
				PORTD |= (1 << led1);	//It shows the number of the current mode
     4d4:	8b b1       	in	r24, 0x0b	; 11
     4d6:	80 62       	ori	r24, 0x20	; 32
     4d8:	8b b9       	out	0x0b, r24	; 11
				PORTD &= ~(1 <<  led2);
     4da:	8b b1       	in	r24, 0x0b	; 11
     4dc:	8f 7b       	andi	r24, 0xBF	; 191
     4de:	8b b9       	out	0x0b, r24	; 11
				currentMode = manualMode;
     4e0:	81 e0       	ldi	r24, 0x01	; 1
     4e2:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
				answer2 = 0;
     4e6:	10 92 22 04 	sts	0x0422, r1	; 0x800422 <answer2>
				sentChar();
     4ea:	0e 94 2f 02 	call	0x45e	; 0x45e <sentChar>
				writeText("\nMANUAL MODE SELECTED\n");
     4ee:	8e ed       	ldi	r24, 0xDE	; 222
     4f0:	91 e0       	ldi	r25, 0x01	; 1
     4f2:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				menu();
     4f6:	0e 94 d6 01 	call	0x3ac	; 0x3ac <menu>
     4fa:	b5 c1       	rjmp	.+874    	; 0x866 <__DATA_REGION_LENGTH__+0x66>
			}else if(num == eepromMode){
     4fc:	82 30       	cpi	r24, 0x02	; 2
     4fe:	c1 f5       	brne	.+112    	; 0x570 <__vector_18+0x100>
				PORTD |= (1 << led2);	//It shows the number of the current mode
     500:	8b b1       	in	r24, 0x0b	; 11
     502:	80 64       	ori	r24, 0x40	; 64
     504:	8b b9       	out	0x0b, r24	; 11
				PORTD &= ~(1 <<  led1);
     506:	8b b1       	in	r24, 0x0b	; 11
     508:	8f 7d       	andi	r24, 0xDF	; 223
     50a:	8b b9       	out	0x0b, r24	; 11
				currentMode = eepromMode;
     50c:	82 e0       	ldi	r24, 0x02	; 2
     50e:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
				answer2 = 0;
     512:	10 92 22 04 	sts	0x0422, r1	; 0x800422 <answer2>
				sentChar();
     516:	0e 94 2f 02 	call	0x45e	; 0x45e <sentChar>
				writeText("\nEEPROM MODE SELECTED\n");
     51a:	85 ef       	ldi	r24, 0xF5	; 245
     51c:	91 e0       	ldi	r25, 0x01	; 1
     51e:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				menu();
     522:	0e 94 d6 01 	call	0x3ac	; 0x3ac <menu>
				readData = eeprom_read_byte((uint8_t*)address1);
     526:	86 e0       	ldi	r24, 0x06	; 6
     528:	90 e0       	ldi	r25, 0x00	; 0
     52a:	0e 94 97 08 	call	0x112e	; 0x112e <eeprom_read_byte>
     52e:	80 93 18 04 	sts	0x0418, r24	; 0x800418 <__data_end>
				convertServo(readData, channelB);
     532:	62 e0       	ldi	r22, 0x02	; 2
     534:	90 e0       	ldi	r25, 0x00	; 0
     536:	0e 94 11 05 	call	0xa22	; 0xa22 <convertServo>
				readData = eeprom_read_byte((uint8_t*)address2);
     53a:	85 e0       	ldi	r24, 0x05	; 5
     53c:	90 e0       	ldi	r25, 0x00	; 0
     53e:	0e 94 97 08 	call	0x112e	; 0x112e <eeprom_read_byte>
     542:	80 93 18 04 	sts	0x0418, r24	; 0x800418 <__data_end>
				convertServo(readData, channelA);
     546:	61 e0       	ldi	r22, 0x01	; 1
     548:	90 e0       	ldi	r25, 0x00	; 0
     54a:	0e 94 11 05 	call	0xa22	; 0xa22 <convertServo>
				readData = eeprom_read_byte((uint8_t*)address3);
     54e:	82 e0       	ldi	r24, 0x02	; 2
     550:	90 e0       	ldi	r25, 0x00	; 0
     552:	0e 94 97 08 	call	0x112e	; 0x112e <eeprom_read_byte>
     556:	80 93 18 04 	sts	0x0418, r24	; 0x800418 <__data_end>
				updateDutyCB2(readData);
     55a:	0e 94 32 06 	call	0xc64	; 0xc64 <updateDutyCB2>
				readData = eeprom_read_byte((uint8_t*)address4);
     55e:	83 e0       	ldi	r24, 0x03	; 3
     560:	90 e0       	ldi	r25, 0x00	; 0
     562:	0e 94 97 08 	call	0x112e	; 0x112e <eeprom_read_byte>
     566:	80 93 18 04 	sts	0x0418, r24	; 0x800418 <__data_end>
				OCR2A = readData;
     56a:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
     56e:	7b c1       	rjmp	.+758    	; 0x866 <__DATA_REGION_LENGTH__+0x66>
				
			}else if (num == usartMode){
     570:	83 30       	cpi	r24, 0x03	; 3
     572:	61 f5       	brne	.+88     	; 0x5cc <__vector_18+0x15c>
				PORTD |= (1 << led2) | (1 <<  led1);	//It shows the number of the current mode
     574:	8b b1       	in	r24, 0x0b	; 11
     576:	80 66       	ori	r24, 0x60	; 96
     578:	8b b9       	out	0x0b, r24	; 11
				currentMode = usartMode;
     57a:	83 e0       	ldi	r24, 0x03	; 3
     57c:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
				answer2  = 1;
     580:	81 e0       	ldi	r24, 0x01	; 1
     582:	80 93 22 04 	sts	0x0422, r24	; 0x800422 <answer2>
				sentChar();
     586:	0e 94 2f 02 	call	0x45e	; 0x45e <sentChar>
				writeText("\nUSART MODE SELECTED\n");
     58a:	8c e0       	ldi	r24, 0x0C	; 12
     58c:	92 e0       	ldi	r25, 0x02	; 2
     58e:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				writeText("\n\n******** Choose an action ********\n");
     592:	82 e2       	ldi	r24, 0x22	; 34
     594:	92 e0       	ldi	r25, 0x02	; 2
     596:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				writeText("\t 1. Go to manual mode\n");
     59a:	88 e4       	ldi	r24, 0x48	; 72
     59c:	92 e0       	ldi	r25, 0x02	; 2
     59e:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				writeText("\t 2. Go to EEPROM mode\n");
     5a2:	80 e6       	ldi	r24, 0x60	; 96
     5a4:	92 e0       	ldi	r25, 0x02	; 2
     5a6:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				writeText("\t 3. Control door1's servo\n");
     5aa:	88 e7       	ldi	r24, 0x78	; 120
     5ac:	92 e0       	ldi	r25, 0x02	; 2
     5ae:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				writeText("\t 4. Control door2's servo\n");
     5b2:	84 e9       	ldi	r24, 0x94	; 148
     5b4:	92 e0       	ldi	r25, 0x02	; 2
     5b6:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				writeText("\t 5. Control direction's servo\n");
     5ba:	80 eb       	ldi	r24, 0xB0	; 176
     5bc:	92 e0       	ldi	r25, 0x02	; 2
     5be:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				writeText("\t 6. Contorl velocity's DC\n\n");
     5c2:	80 ed       	ldi	r24, 0xD0	; 208
     5c4:	92 e0       	ldi	r25, 0x02	; 2
     5c6:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
     5ca:	4d c1       	rjmp	.+666    	; 0x866 <__DATA_REGION_LENGTH__+0x66>
			}else{
				answer2 = 0;
     5cc:	10 92 22 04 	sts	0x0422, r1	; 0x800422 <answer2>
				writeText("\n\nInvalid option\n\n");
     5d0:	8d ee       	ldi	r24, 0xED	; 237
     5d2:	92 e0       	ldi	r25, 0x02	; 2
     5d4:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				menu();
     5d8:	0e 94 d6 01 	call	0x3ac	; 0x3ac <menu>
     5dc:	44 c1       	rjmp	.+648    	; 0x866 <__DATA_REGION_LENGTH__+0x66>
			}
		
		}else{
			sentChar();
     5de:	0e 94 2f 02 	call	0x45e	; 0x45e <sentChar>
			switch (num){
     5e2:	11 27       	eor	r17, r17
     5e4:	03 30       	cpi	r16, 0x03	; 3
     5e6:	11 05       	cpc	r17, r1
     5e8:	b9 f1       	breq	.+110    	; 0x658 <__vector_18+0x1e8>
     5ea:	3c f4       	brge	.+14     	; 0x5fa <__vector_18+0x18a>
     5ec:	01 30       	cpi	r16, 0x01	; 1
     5ee:	11 05       	cpc	r17, r1
     5f0:	79 f0       	breq	.+30     	; 0x610 <__vector_18+0x1a0>
     5f2:	02 30       	cpi	r16, 0x02	; 2
     5f4:	11 05       	cpc	r17, r1
     5f6:	f1 f0       	breq	.+60     	; 0x634 <__vector_18+0x1c4>
     5f8:	8b c0       	rjmp	.+278    	; 0x710 <__vector_18+0x2a0>
     5fa:	05 30       	cpi	r16, 0x05	; 5
     5fc:	11 05       	cpc	r17, r1
     5fe:	09 f4       	brne	.+2      	; 0x602 <__vector_18+0x192>
     600:	57 c0       	rjmp	.+174    	; 0x6b0 <__vector_18+0x240>
     602:	0c f4       	brge	.+2      	; 0x606 <__vector_18+0x196>
     604:	3f c0       	rjmp	.+126    	; 0x684 <__vector_18+0x214>
     606:	06 30       	cpi	r16, 0x06	; 6
     608:	11 05       	cpc	r17, r1
     60a:	09 f4       	brne	.+2      	; 0x60e <__vector_18+0x19e>
     60c:	6b c0       	rjmp	.+214    	; 0x6e4 <__vector_18+0x274>
     60e:	80 c0       	rjmp	.+256    	; 0x710 <__vector_18+0x2a0>
				case 1:
					PORTD |= (1 << led1);	//It shows the number of the current mode
     610:	8b b1       	in	r24, 0x0b	; 11
     612:	80 62       	ori	r24, 0x20	; 32
     614:	8b b9       	out	0x0b, r24	; 11
					PORTD &= ~(1 <<  led2);
     616:	8b b1       	in	r24, 0x0b	; 11
     618:	8f 7b       	andi	r24, 0xBF	; 191
     61a:	8b b9       	out	0x0b, r24	; 11
					currentMode = manualMode;
     61c:	81 e0       	ldi	r24, 0x01	; 1
     61e:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
					answer2 = 0;
     622:	10 92 22 04 	sts	0x0422, r1	; 0x800422 <answer2>
					//sentChar();
					writeText("\nMANUAL MODE SELECTED\n");
     626:	8e ed       	ldi	r24, 0xDE	; 222
     628:	91 e0       	ldi	r25, 0x01	; 1
     62a:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					menu();
     62e:	0e 94 d6 01 	call	0x3ac	; 0x3ac <menu>
					break;
     632:	19 c1       	rjmp	.+562    	; 0x866 <__DATA_REGION_LENGTH__+0x66>
				
				case 2:
					PORTD |= (1 << led2);	//It shows the number of the current mode
     634:	8b b1       	in	r24, 0x0b	; 11
     636:	80 64       	ori	r24, 0x40	; 64
     638:	8b b9       	out	0x0b, r24	; 11
					PORTD &= ~(1 <<  led1);
     63a:	8b b1       	in	r24, 0x0b	; 11
     63c:	8f 7d       	andi	r24, 0xDF	; 223
     63e:	8b b9       	out	0x0b, r24	; 11
					currentMode = eepromMode;
     640:	82 e0       	ldi	r24, 0x02	; 2
     642:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
					answer2 = 0;
     646:	10 92 22 04 	sts	0x0422, r1	; 0x800422 <answer2>
					//sentChar();
					writeText("\nEEPROM MODE SELECTED\n");
     64a:	85 ef       	ldi	r24, 0xF5	; 245
     64c:	91 e0       	ldi	r25, 0x01	; 1
     64e:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					menu();
     652:	0e 94 d6 01 	call	0x3ac	; 0x3ac <menu>
					break;
     656:	07 c1       	rjmp	.+526    	; 0x866 <__DATA_REGION_LENGTH__+0x66>
			
				case 3:
					newAction = 1;
     658:	81 e0       	ldi	r24, 0x01	; 1
     65a:	80 93 1d 04 	sts	0x041D, r24	; 0x80041d <newAction>
					setServo1 = 1;
     65e:	80 93 21 04 	sts	0x0421, r24	; 0x800421 <setServo1>
					//sentChar();
					writeText("\nDoor 1 selected\n");
     662:	80 e0       	ldi	r24, 0x00	; 0
     664:	93 e0       	ldi	r25, 0x03	; 3
     666:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					writeText("\n\n******** Choose an action ********\n");
     66a:	82 e2       	ldi	r24, 0x22	; 34
     66c:	92 e0       	ldi	r25, 0x02	; 2
     66e:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					writeText("\t 1. Open door\n");
     672:	82 e1       	ldi	r24, 0x12	; 18
     674:	93 e0       	ldi	r25, 0x03	; 3
     676:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					writeText("\t 2. Close door\n");
     67a:	82 e2       	ldi	r24, 0x22	; 34
     67c:	93 e0       	ldi	r25, 0x03	; 3
     67e:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					break;
     682:	f1 c0       	rjmp	.+482    	; 0x866 <__DATA_REGION_LENGTH__+0x66>
			
				case 4:
					newAction = 1;
     684:	81 e0       	ldi	r24, 0x01	; 1
     686:	80 93 1d 04 	sts	0x041D, r24	; 0x80041d <newAction>
					setServo2 = 1;
     68a:	80 93 20 04 	sts	0x0420, r24	; 0x800420 <setServo2>
					//sentChar();
					writeText("\nDoor 2 selected\n");
     68e:	83 e3       	ldi	r24, 0x33	; 51
     690:	93 e0       	ldi	r25, 0x03	; 3
     692:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					writeText("\n\n******** Choose an action ********\n");
     696:	82 e2       	ldi	r24, 0x22	; 34
     698:	92 e0       	ldi	r25, 0x02	; 2
     69a:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					writeText("\t 1. Open door\n");
     69e:	82 e1       	ldi	r24, 0x12	; 18
     6a0:	93 e0       	ldi	r25, 0x03	; 3
     6a2:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					writeText("\t 2. Close door\n");
     6a6:	82 e2       	ldi	r24, 0x22	; 34
     6a8:	93 e0       	ldi	r25, 0x03	; 3
     6aa:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					break;
     6ae:	db c0       	rjmp	.+438    	; 0x866 <__DATA_REGION_LENGTH__+0x66>
				
				case 5:
					newAction = 1;
     6b0:	81 e0       	ldi	r24, 0x01	; 1
     6b2:	80 93 1d 04 	sts	0x041D, r24	; 0x80041d <newAction>
					setServo3 = 1;
     6b6:	80 93 1f 04 	sts	0x041F, r24	; 0x80041f <setServo3>
					//sentChar();
					writeText("\nDirection selected\n");
     6ba:	85 e4       	ldi	r24, 0x45	; 69
     6bc:	93 e0       	ldi	r25, 0x03	; 3
     6be:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					writeText("\n\n******** Choose an action ********\n");
     6c2:	82 e2       	ldi	r24, 0x22	; 34
     6c4:	92 e0       	ldi	r25, 0x02	; 2
     6c6:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					writeText("\t 1. Left\n");
     6ca:	8a e5       	ldi	r24, 0x5A	; 90
     6cc:	93 e0       	ldi	r25, 0x03	; 3
     6ce:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					writeText("\t 2. Right\n");
     6d2:	85 e6       	ldi	r24, 0x65	; 101
     6d4:	93 e0       	ldi	r25, 0x03	; 3
     6d6:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					writeText("\t 3. Straight\n");
     6da:	81 e7       	ldi	r24, 0x71	; 113
     6dc:	93 e0       	ldi	r25, 0x03	; 3
     6de:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					break;
     6e2:	c1 c0       	rjmp	.+386    	; 0x866 <__DATA_REGION_LENGTH__+0x66>
				
				case 6:
					newAction = 1;
     6e4:	81 e0       	ldi	r24, 0x01	; 1
     6e6:	80 93 1d 04 	sts	0x041D, r24	; 0x80041d <newAction>
					setVel = 1;
     6ea:	80 93 1e 04 	sts	0x041E, r24	; 0x80041e <setVel>
					//sentChar();
					writeText("\nVelocity selected\n");
     6ee:	80 e8       	ldi	r24, 0x80	; 128
     6f0:	93 e0       	ldi	r25, 0x03	; 3
     6f2:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					writeText("\n\n******** Choose an action ********\n");
     6f6:	82 e2       	ldi	r24, 0x22	; 34
     6f8:	92 e0       	ldi	r25, 0x02	; 2
     6fa:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					writeText("\t 1. Fast\n");
     6fe:	84 e9       	ldi	r24, 0x94	; 148
     700:	93 e0       	ldi	r25, 0x03	; 3
     702:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					writeText("\t 2. Slow\n");
     706:	8f e9       	ldi	r24, 0x9F	; 159
     708:	93 e0       	ldi	r25, 0x03	; 3
     70a:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					break;
     70e:	ab c0       	rjmp	.+342    	; 0x866 <__DATA_REGION_LENGTH__+0x66>
				
				default: 
					newAction = 0;
     710:	10 92 1d 04 	sts	0x041D, r1	; 0x80041d <newAction>
					answer2 = 0;
     714:	10 92 22 04 	sts	0x0422, r1	; 0x800422 <answer2>
					writeText("\n\n\t Invalid option\n");
     718:	8a ea       	ldi	r24, 0xAA	; 170
     71a:	93 e0       	ldi	r25, 0x03	; 3
     71c:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					break;
     720:	a2 c0       	rjmp	.+324    	; 0x866 <__DATA_REGION_LENGTH__+0x66>
			}
		
		}
	}else{
		newAction = 0;
     722:	10 92 1d 04 	sts	0x041D, r1	; 0x80041d <newAction>
		answer2 = 0;
     726:	10 92 22 04 	sts	0x0422, r1	; 0x800422 <answer2>
		sentChar();
     72a:	0e 94 2f 02 	call	0x45e	; 0x45e <sentChar>
		
		//control servo 1 selected
		if(setServo1 == 1){
     72e:	80 91 21 04 	lds	r24, 0x0421	; 0x800421 <setServo1>
     732:	81 30       	cpi	r24, 0x01	; 1
     734:	11 f5       	brne	.+68     	; 0x77a <__vector_18+0x30a>
			setServo1 = 0;
     736:	10 92 21 04 	sts	0x0421, r1	; 0x800421 <setServo1>
			
			switch (num){
     73a:	c8 01       	movw	r24, r16
     73c:	99 27       	eor	r25, r25
     73e:	81 30       	cpi	r24, 0x01	; 1
     740:	91 05       	cpc	r25, r1
     742:	19 f0       	breq	.+6      	; 0x74a <__vector_18+0x2da>
     744:	02 97       	sbiw	r24, 0x02	; 2
     746:	59 f0       	breq	.+22     	; 0x75e <__vector_18+0x2ee>
     748:	14 c0       	rjmp	.+40     	; 0x772 <__vector_18+0x302>
				case 1:
					writeText("\n Open door\n");
     74a:	8e eb       	ldi	r24, 0xBE	; 190
     74c:	93 e0       	ldi	r25, 0x03	; 3
     74e:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					convertServo(255, channelB);
     752:	62 e0       	ldi	r22, 0x02	; 2
     754:	8f ef       	ldi	r24, 0xFF	; 255
     756:	90 e0       	ldi	r25, 0x00	; 0
     758:	0e 94 11 05 	call	0xa22	; 0xa22 <convertServo>
					break;
     75c:	0e c0       	rjmp	.+28     	; 0x77a <__vector_18+0x30a>
				
				case 2:
					writeText("\n Close door\n");
     75e:	8b ec       	ldi	r24, 0xCB	; 203
     760:	93 e0       	ldi	r25, 0x03	; 3
     762:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					convertServo(0, channelB);
     766:	62 e0       	ldi	r22, 0x02	; 2
     768:	80 e0       	ldi	r24, 0x00	; 0
     76a:	90 e0       	ldi	r25, 0x00	; 0
     76c:	0e 94 11 05 	call	0xa22	; 0xa22 <convertServo>
					break;
     770:	04 c0       	rjmp	.+8      	; 0x77a <__vector_18+0x30a>
				
				default:
					writeText("\n Invalid option\n");
     772:	89 ed       	ldi	r24, 0xD9	; 217
     774:	93 e0       	ldi	r25, 0x03	; 3
     776:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					break;
			}
		}
		
		//Control servo2 selected
		if(setServo2 == 1){
     77a:	80 91 20 04 	lds	r24, 0x0420	; 0x800420 <setServo2>
     77e:	81 30       	cpi	r24, 0x01	; 1
     780:	11 f5       	brne	.+68     	; 0x7c6 <__vector_18+0x356>
			setServo2 = 0;
     782:	10 92 20 04 	sts	0x0420, r1	; 0x800420 <setServo2>
			
			switch (num){
     786:	c8 01       	movw	r24, r16
     788:	99 27       	eor	r25, r25
     78a:	81 30       	cpi	r24, 0x01	; 1
     78c:	91 05       	cpc	r25, r1
     78e:	19 f0       	breq	.+6      	; 0x796 <__vector_18+0x326>
     790:	02 97       	sbiw	r24, 0x02	; 2
     792:	59 f0       	breq	.+22     	; 0x7aa <__vector_18+0x33a>
     794:	14 c0       	rjmp	.+40     	; 0x7be <__vector_18+0x34e>
				case 1:
					writeText("\n Open door\n");
     796:	8e eb       	ldi	r24, 0xBE	; 190
     798:	93 e0       	ldi	r25, 0x03	; 3
     79a:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					convertServo(255, channelA);
     79e:	61 e0       	ldi	r22, 0x01	; 1
     7a0:	8f ef       	ldi	r24, 0xFF	; 255
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	0e 94 11 05 	call	0xa22	; 0xa22 <convertServo>
					break;
     7a8:	0e c0       	rjmp	.+28     	; 0x7c6 <__vector_18+0x356>
				
				case 2:
					writeText("\n Close door\n");
     7aa:	8b ec       	ldi	r24, 0xCB	; 203
     7ac:	93 e0       	ldi	r25, 0x03	; 3
     7ae:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					convertServo(0, channelA);
     7b2:	61 e0       	ldi	r22, 0x01	; 1
     7b4:	80 e0       	ldi	r24, 0x00	; 0
     7b6:	90 e0       	ldi	r25, 0x00	; 0
     7b8:	0e 94 11 05 	call	0xa22	; 0xa22 <convertServo>
					break;
     7bc:	04 c0       	rjmp	.+8      	; 0x7c6 <__vector_18+0x356>
				
				default:
					writeText("\n Invalid option\n");
     7be:	89 ed       	ldi	r24, 0xD9	; 217
     7c0:	93 e0       	ldi	r25, 0x03	; 3
     7c2:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
					break;
			}
		}
		
		//control servo3 selected
		if(setServo3 == 1){
     7c6:	80 91 1f 04 	lds	r24, 0x041F	; 0x80041f <setServo3>
     7ca:	81 30       	cpi	r24, 0x01	; 1
     7cc:	41 f5       	brne	.+80     	; 0x81e <__DATA_REGION_LENGTH__+0x1e>
			setServo3 = 0;
     7ce:	10 92 1f 04 	sts	0x041F, r1	; 0x80041f <setServo3>
			
			switch (num){
     7d2:	c8 01       	movw	r24, r16
     7d4:	99 27       	eor	r25, r25
     7d6:	82 30       	cpi	r24, 0x02	; 2
     7d8:	91 05       	cpc	r25, r1
     7da:	69 f0       	breq	.+26     	; 0x7f6 <__vector_18+0x386>
     7dc:	83 30       	cpi	r24, 0x03	; 3
     7de:	91 05       	cpc	r25, r1
     7e0:	91 f0       	breq	.+36     	; 0x806 <__DATA_REGION_LENGTH__+0x6>
     7e2:	01 97       	sbiw	r24, 0x01	; 1
     7e4:	c1 f4       	brne	.+48     	; 0x816 <__DATA_REGION_LENGTH__+0x16>
				case 1:
				writeText("\n Left\n");
     7e6:	8b ee       	ldi	r24, 0xEB	; 235
     7e8:	93 e0       	ldi	r25, 0x03	; 3
     7ea:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				updateDutyCB2(255);
     7ee:	8f ef       	ldi	r24, 0xFF	; 255
     7f0:	0e 94 32 06 	call	0xc64	; 0xc64 <updateDutyCB2>
				break;
     7f4:	14 c0       	rjmp	.+40     	; 0x81e <__DATA_REGION_LENGTH__+0x1e>
				
				case 2:
				writeText("\n Right\n");
     7f6:	83 ef       	ldi	r24, 0xF3	; 243
     7f8:	93 e0       	ldi	r25, 0x03	; 3
     7fa:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				updateDutyCB2(0);
     7fe:	80 e0       	ldi	r24, 0x00	; 0
     800:	0e 94 32 06 	call	0xc64	; 0xc64 <updateDutyCB2>
				break;
     804:	0c c0       	rjmp	.+24     	; 0x81e <__DATA_REGION_LENGTH__+0x1e>
				
				case 3:
				writeText("\n Straight");
     806:	8c ef       	ldi	r24, 0xFC	; 252
     808:	93 e0       	ldi	r25, 0x03	; 3
     80a:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				updateDutyCB2(125);
     80e:	8d e7       	ldi	r24, 0x7D	; 125
     810:	0e 94 32 06 	call	0xc64	; 0xc64 <updateDutyCB2>
				break;
     814:	04 c0       	rjmp	.+8      	; 0x81e <__DATA_REGION_LENGTH__+0x1e>
				
				default:
				writeText("\n Invalid option\n");
     816:	89 ed       	ldi	r24, 0xD9	; 217
     818:	93 e0       	ldi	r25, 0x03	; 3
     81a:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				break;
			}
		}
		
		
		if(setVel == 1){
     81e:	80 91 1e 04 	lds	r24, 0x041E	; 0x80041e <setVel>
     822:	81 30       	cpi	r24, 0x01	; 1
     824:	f1 f4       	brne	.+60     	; 0x862 <__DATA_REGION_LENGTH__+0x62>
			setVel = 0;
     826:	10 92 1e 04 	sts	0x041E, r1	; 0x80041e <setVel>
			
			switch (num){
     82a:	11 27       	eor	r17, r17
     82c:	01 30       	cpi	r16, 0x01	; 1
     82e:	11 05       	cpc	r17, r1
     830:	21 f0       	breq	.+8      	; 0x83a <__DATA_REGION_LENGTH__+0x3a>
     832:	02 30       	cpi	r16, 0x02	; 2
     834:	11 05       	cpc	r17, r1
     836:	49 f0       	breq	.+18     	; 0x84a <__DATA_REGION_LENGTH__+0x4a>
     838:	10 c0       	rjmp	.+32     	; 0x85a <__DATA_REGION_LENGTH__+0x5a>
				case 1:
				writeText("\n Fast\n");
     83a:	87 e0       	ldi	r24, 0x07	; 7
     83c:	94 e0       	ldi	r25, 0x04	; 4
     83e:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				OCR2A = 255;
     842:	8f ef       	ldi	r24, 0xFF	; 255
     844:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
				break;
     848:	0c c0       	rjmp	.+24     	; 0x862 <__DATA_REGION_LENGTH__+0x62>
				
				case 2:
				writeText("\n Slow\n");
     84a:	8f e0       	ldi	r24, 0x0F	; 15
     84c:	94 e0       	ldi	r25, 0x04	; 4
     84e:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				OCR2A = 75;
     852:	8b e4       	ldi	r24, 0x4B	; 75
     854:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
				break;
     858:	04 c0       	rjmp	.+8      	; 0x862 <__DATA_REGION_LENGTH__+0x62>
				
				default:
				writeText("\n Invalid option\n");
     85a:	89 ed       	ldi	r24, 0xD9	; 217
     85c:	93 e0       	ldi	r25, 0x03	; 3
     85e:	0e 94 57 01 	call	0x2ae	; 0x2ae <writeText>
				break;
			}
		}
		
		menu();		//It shows menu every time
     862:	0e 94 d6 01 	call	0x3ac	; 0x3ac <menu>
	}
}
     866:	0f 90       	pop	r0
     868:	df 91       	pop	r29
     86a:	cf 91       	pop	r28
     86c:	ff 91       	pop	r31
     86e:	ef 91       	pop	r30
     870:	bf 91       	pop	r27
     872:	af 91       	pop	r26
     874:	9f 91       	pop	r25
     876:	8f 91       	pop	r24
     878:	7f 91       	pop	r23
     87a:	6f 91       	pop	r22
     87c:	5f 91       	pop	r21
     87e:	4f 91       	pop	r20
     880:	3f 91       	pop	r19
     882:	2f 91       	pop	r18
     884:	1f 91       	pop	r17
     886:	0f 91       	pop	r16
     888:	0f 90       	pop	r0
     88a:	0f be       	out	0x3f, r0	; 63
     88c:	0f 90       	pop	r0
     88e:	1f 90       	pop	r1
     890:	18 95       	reti

00000892 <channel>:
uint16_t topVal = 0;
uint16_t i, j;		//transition variables

//(channel <- channelA/channelB, inverted <- yes/nop)
void channel(uint8_t setChannel, uint8_t inverted){
	switch(setChannel){
     892:	81 30       	cpi	r24, 0x01	; 1
     894:	19 f0       	breq	.+6      	; 0x89c <channel+0xa>
     896:	82 30       	cpi	r24, 0x02	; 2
     898:	79 f0       	breq	.+30     	; 0x8b8 <channel+0x26>
     89a:	08 95       	ret
		case 1:
			if(inverted == 1){
     89c:	61 30       	cpi	r22, 0x01	; 1
     89e:	31 f4       	brne	.+12     	; 0x8ac <channel+0x1a>
				TCCR1A |= (1 << COM1A0) | (1 << COM1A1);	//channel A inverted
     8a0:	e0 e8       	ldi	r30, 0x80	; 128
     8a2:	f0 e0       	ldi	r31, 0x00	; 0
     8a4:	80 81       	ld	r24, Z
     8a6:	80 6c       	ori	r24, 0xC0	; 192
     8a8:	80 83       	st	Z, r24
     8aa:	08 95       	ret
			}else{
				TCCR1A |= (1 << COM1A1);					//channel A no inverted
     8ac:	e0 e8       	ldi	r30, 0x80	; 128
     8ae:	f0 e0       	ldi	r31, 0x00	; 0
     8b0:	80 81       	ld	r24, Z
     8b2:	80 68       	ori	r24, 0x80	; 128
     8b4:	80 83       	st	Z, r24
     8b6:	08 95       	ret
			}
		break;
		
		case 2:
			if(inverted == 1){
     8b8:	61 30       	cpi	r22, 0x01	; 1
     8ba:	31 f4       	brne	.+12     	; 0x8c8 <channel+0x36>
				TCCR1A |= (1 << COM1B0) | (1 << COM1B1);	//channelB inverted
     8bc:	e0 e8       	ldi	r30, 0x80	; 128
     8be:	f0 e0       	ldi	r31, 0x00	; 0
     8c0:	80 81       	ld	r24, Z
     8c2:	80 63       	ori	r24, 0x30	; 48
     8c4:	80 83       	st	Z, r24
     8c6:	08 95       	ret
			}else{
				TCCR1A |= (1 << COM1B1);					//channelB no inverted
     8c8:	e0 e8       	ldi	r30, 0x80	; 128
     8ca:	f0 e0       	ldi	r31, 0x00	; 0
     8cc:	80 81       	ld	r24, Z
     8ce:	80 62       	ori	r24, 0x20	; 32
     8d0:	80 83       	st	Z, r24
     8d2:	08 95       	ret

000008d4 <initFastPWM1>:
/*Settings for Fast PWM 1, 16 bits, use it just one time
(inverted <- yes/nop, modePWM <- normal/settedUp, prescaler <- 1,8,64,256,1024)
*/
void initFastPWM1(uint8_t modePWM, uint16_t prescaler){
	//initialize register timer1
	TCCR1A = 0;
     8d4:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
	TCCR1B = 0;
     8d8:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
	
	switch (prescaler)
     8dc:	68 30       	cpi	r22, 0x08	; 8
     8de:	71 05       	cpc	r23, r1
     8e0:	21 f0       	breq	.+8      	; 0x8ea <initFastPWM1+0x16>
     8e2:	61 15       	cp	r22, r1
     8e4:	74 40       	sbci	r23, 0x04	; 4
     8e6:	39 f0       	breq	.+14     	; 0x8f6 <initFastPWM1+0x22>
     8e8:	0b c0       	rjmp	.+22     	; 0x900 <__stack+0x1>
	{
		case 8:
			TCCR1B |= (1 << CS11);					//prescaler 8
     8ea:	e1 e8       	ldi	r30, 0x81	; 129
     8ec:	f0 e0       	ldi	r31, 0x00	; 0
     8ee:	90 81       	ld	r25, Z
     8f0:	92 60       	ori	r25, 0x02	; 2
     8f2:	90 83       	st	Z, r25
		break;
     8f4:	05 c0       	rjmp	.+10     	; 0x900 <__stack+0x1>
		
		case 1024:
			TCCR1B |= (1 << CS10) | (1 << CS12);	//prescaler 1024
     8f6:	e1 e8       	ldi	r30, 0x81	; 129
     8f8:	f0 e0       	ldi	r31, 0x00	; 0
     8fa:	90 81       	ld	r25, Z
     8fc:	95 60       	ori	r25, 0x05	; 5
     8fe:	90 83       	st	Z, r25
		break;
	}
	
	//selecting mode of operation
	switch (modePWM)
     900:	81 30       	cpi	r24, 0x01	; 1
     902:	19 f0       	breq	.+6      	; 0x90a <__stack+0xb>
     904:	82 30       	cpi	r24, 0x02	; 2
     906:	61 f0       	breq	.+24     	; 0x920 <__stack+0x21>
     908:	08 95       	ret
	{
		case normal:
			//fast PWM 10-bit resolution
			TCCR1A |= (1 << WGM11) | (1 << WGM10);
     90a:	e0 e8       	ldi	r30, 0x80	; 128
     90c:	f0 e0       	ldi	r31, 0x00	; 0
     90e:	80 81       	ld	r24, Z
     910:	83 60       	ori	r24, 0x03	; 3
     912:	80 83       	st	Z, r24
			TCCR1B |= (1 << WGM12);
     914:	e1 e8       	ldi	r30, 0x81	; 129
     916:	f0 e0       	ldi	r31, 0x00	; 0
     918:	80 81       	ld	r24, Z
     91a:	88 60       	ori	r24, 0x08	; 8
     91c:	80 83       	st	Z, r24
		break;
     91e:	08 95       	ret
		
		case settedUp:
			//fast PWM with ICR1 as TOP
			TCCR1A |= (1 << WGM11);
     920:	e0 e8       	ldi	r30, 0x80	; 128
     922:	f0 e0       	ldi	r31, 0x00	; 0
     924:	80 81       	ld	r24, Z
     926:	82 60       	ori	r24, 0x02	; 2
     928:	80 83       	st	Z, r24
			TCCR1B |= (1 << WGM12) | (1 << WGM13);
     92a:	e1 e8       	ldi	r30, 0x81	; 129
     92c:	f0 e0       	ldi	r31, 0x00	; 0
     92e:	80 81       	ld	r24, Z
     930:	88 61       	ori	r24, 0x18	; 24
     932:	80 83       	st	Z, r24
			topVal = 1;		//set if it's required a top value
     934:	81 e0       	ldi	r24, 0x01	; 1
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	90 93 26 04 	sts	0x0426, r25	; 0x800426 <topVal+0x1>
     93c:	80 93 25 04 	sts	0x0425, r24	; 0x800425 <topVal>
     940:	08 95       	ret

00000942 <topValue>:
	
}

//topValue, used if mode is settedUp
void topValue(uint16_t top){
	if (topVal == 1)	{
     942:	20 91 25 04 	lds	r18, 0x0425	; 0x800425 <topVal>
     946:	30 91 26 04 	lds	r19, 0x0426	; 0x800426 <topVal+0x1>
     94a:	21 30       	cpi	r18, 0x01	; 1
     94c:	31 05       	cpc	r19, r1
     94e:	29 f4       	brne	.+10     	; 0x95a <topValue+0x18>
		ICR1 = top;		//set top value
     950:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7f8087>
     954:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7f8086>
     958:	08 95       	ret
	}else{
		topVal = 0;
     95a:	10 92 26 04 	sts	0x0426, r1	; 0x800426 <topVal+0x1>
     95e:	10 92 25 04 	sts	0x0425, r1	; 0x800425 <topVal>
     962:	08 95       	ret

00000964 <maping>:
			OCR1B = maping(analogIn,0,255,1000,2000);
		break;
	}
}

float maping(float x, float in_min, float in_max, float out_min, float out_max){
     964:	4f 92       	push	r4
     966:	5f 92       	push	r5
     968:	6f 92       	push	r6
     96a:	7f 92       	push	r7
     96c:	af 92       	push	r10
     96e:	bf 92       	push	r11
     970:	cf 92       	push	r12
     972:	df 92       	push	r13
     974:	ef 92       	push	r14
     976:	ff 92       	push	r15
     978:	0f 93       	push	r16
     97a:	1f 93       	push	r17
     97c:	cf 93       	push	r28
     97e:	df 93       	push	r29
     980:	cd b7       	in	r28, 0x3d	; 61
     982:	de b7       	in	r29, 0x3e	; 62
     984:	28 97       	sbiw	r28, 0x08	; 8
     986:	0f b6       	in	r0, 0x3f	; 63
     988:	f8 94       	cli
     98a:	de bf       	out	0x3e, r29	; 62
     98c:	0f be       	out	0x3f, r0	; 63
     98e:	cd bf       	out	0x3d, r28	; 61
     990:	29 01       	movw	r4, r18
     992:	3a 01       	movw	r6, r20
     994:	ed 82       	std	Y+5, r14	; 0x05
     996:	fe 82       	std	Y+6, r15	; 0x06
     998:	0f 83       	std	Y+7, r16	; 0x07
     99a:	18 87       	std	Y+8, r17	; 0x08
	return ((x - in_min)*(out_max - out_min)/(in_max - in_min)) + out_min;
     99c:	0e 94 68 06 	call	0xcd0	; 0xcd0 <__subsf3>
     9a0:	69 83       	std	Y+1, r22	; 0x01
     9a2:	7a 83       	std	Y+2, r23	; 0x02
     9a4:	8b 83       	std	Y+3, r24	; 0x03
     9a6:	9c 83       	std	Y+4, r25	; 0x04
     9a8:	a6 01       	movw	r20, r12
     9aa:	95 01       	movw	r18, r10
     9ac:	69 8d       	ldd	r22, Y+25	; 0x19
     9ae:	7a 8d       	ldd	r23, Y+26	; 0x1a
     9b0:	8b 8d       	ldd	r24, Y+27	; 0x1b
     9b2:	9c 8d       	ldd	r25, Y+28	; 0x1c
     9b4:	0e 94 68 06 	call	0xcd0	; 0xcd0 <__subsf3>
     9b8:	9b 01       	movw	r18, r22
     9ba:	ac 01       	movw	r20, r24
     9bc:	69 81       	ldd	r22, Y+1	; 0x01
     9be:	7a 81       	ldd	r23, Y+2	; 0x02
     9c0:	8b 81       	ldd	r24, Y+3	; 0x03
     9c2:	9c 81       	ldd	r25, Y+4	; 0x04
     9c4:	0e 94 04 08 	call	0x1008	; 0x1008 <__mulsf3>
     9c8:	69 83       	std	Y+1, r22	; 0x01
     9ca:	7a 83       	std	Y+2, r23	; 0x02
     9cc:	8b 83       	std	Y+3, r24	; 0x03
     9ce:	9c 83       	std	Y+4, r25	; 0x04
     9d0:	a3 01       	movw	r20, r6
     9d2:	92 01       	movw	r18, r4
     9d4:	c8 01       	movw	r24, r16
     9d6:	b7 01       	movw	r22, r14
     9d8:	0e 94 68 06 	call	0xcd0	; 0xcd0 <__subsf3>
     9dc:	9b 01       	movw	r18, r22
     9de:	ac 01       	movw	r20, r24
     9e0:	69 81       	ldd	r22, Y+1	; 0x01
     9e2:	7a 81       	ldd	r23, Y+2	; 0x02
     9e4:	8b 81       	ldd	r24, Y+3	; 0x03
     9e6:	9c 81       	ldd	r25, Y+4	; 0x04
     9e8:	0e 94 d5 06 	call	0xdaa	; 0xdaa <__divsf3>
     9ec:	9b 01       	movw	r18, r22
     9ee:	ac 01       	movw	r20, r24
     9f0:	c6 01       	movw	r24, r12
     9f2:	b5 01       	movw	r22, r10
     9f4:	0e 94 69 06 	call	0xcd2	; 0xcd2 <__addsf3>
}
     9f8:	28 96       	adiw	r28, 0x08	; 8
     9fa:	0f b6       	in	r0, 0x3f	; 63
     9fc:	f8 94       	cli
     9fe:	de bf       	out	0x3e, r29	; 62
     a00:	0f be       	out	0x3f, r0	; 63
     a02:	cd bf       	out	0x3d, r28	; 61
     a04:	df 91       	pop	r29
     a06:	cf 91       	pop	r28
     a08:	1f 91       	pop	r17
     a0a:	0f 91       	pop	r16
     a0c:	ff 90       	pop	r15
     a0e:	ef 90       	pop	r14
     a10:	df 90       	pop	r13
     a12:	cf 90       	pop	r12
     a14:	bf 90       	pop	r11
     a16:	af 90       	pop	r10
     a18:	7f 90       	pop	r7
     a1a:	6f 90       	pop	r6
     a1c:	5f 90       	pop	r5
     a1e:	4f 90       	pop	r4
     a20:	08 95       	ret

00000a22 <convertServo>:
		topVal = 0;
	}
}

//conversion for servos, mapping values
void convertServo(uint16_t analogIn, uint8_t selChannel){
     a22:	af 92       	push	r10
     a24:	bf 92       	push	r11
     a26:	cf 92       	push	r12
     a28:	df 92       	push	r13
     a2a:	ef 92       	push	r14
     a2c:	ff 92       	push	r15
     a2e:	0f 93       	push	r16
     a30:	1f 93       	push	r17
	switch(selChannel){
     a32:	61 30       	cpi	r22, 0x01	; 1
     a34:	19 f0       	breq	.+6      	; 0xa3c <convertServo+0x1a>
     a36:	62 30       	cpi	r22, 0x02	; 2
     a38:	c9 f1       	breq	.+114    	; 0xaac <convertServo+0x8a>
     a3a:	6f c0       	rjmp	.+222    	; 0xb1a <convertServo+0xf8>
		case 1:
			i = analogIn;
     a3c:	90 93 2b 04 	sts	0x042B, r25	; 0x80042b <i+0x1>
     a40:	80 93 2a 04 	sts	0x042A, r24	; 0x80042a <i>
			j = (200/12)*i+1000;
     a44:	9c 01       	movw	r18, r24
     a46:	22 95       	swap	r18
     a48:	32 95       	swap	r19
     a4a:	30 7f       	andi	r19, 0xF0	; 240
     a4c:	32 27       	eor	r19, r18
     a4e:	20 7f       	andi	r18, 0xF0	; 240
     a50:	32 27       	eor	r19, r18
     a52:	28 51       	subi	r18, 0x18	; 24
     a54:	3c 4f       	sbci	r19, 0xFC	; 252
     a56:	30 93 29 04 	sts	0x0429, r19	; 0x800429 <j+0x1>
     a5a:	20 93 28 04 	sts	0x0428, r18	; 0x800428 <j>
			OCR1A = maping(analogIn,0,255,1000,2000);
     a5e:	bc 01       	movw	r22, r24
     a60:	80 e0       	ldi	r24, 0x00	; 0
     a62:	90 e0       	ldi	r25, 0x00	; 0
     a64:	0e 94 76 07 	call	0xeec	; 0xeec <__floatunsisf>
     a68:	24 e4       	ldi	r18, 0x44	; 68
     a6a:	2f 93       	push	r18
     a6c:	2a ef       	ldi	r18, 0xFA	; 250
     a6e:	2f 93       	push	r18
     a70:	1f 92       	push	r1
     a72:	1f 92       	push	r1
     a74:	0f 2e       	mov	r0, r31
     a76:	a1 2c       	mov	r10, r1
     a78:	b1 2c       	mov	r11, r1
     a7a:	fa e7       	ldi	r31, 0x7A	; 122
     a7c:	cf 2e       	mov	r12, r31
     a7e:	f4 e4       	ldi	r31, 0x44	; 68
     a80:	df 2e       	mov	r13, r31
     a82:	f0 2d       	mov	r31, r0
     a84:	e1 2c       	mov	r14, r1
     a86:	f1 2c       	mov	r15, r1
     a88:	0f e7       	ldi	r16, 0x7F	; 127
     a8a:	13 e4       	ldi	r17, 0x43	; 67
     a8c:	20 e0       	ldi	r18, 0x00	; 0
     a8e:	30 e0       	ldi	r19, 0x00	; 0
     a90:	a9 01       	movw	r20, r18
     a92:	0e 94 b2 04 	call	0x964	; 0x964 <maping>
     a96:	0f 90       	pop	r0
     a98:	0f 90       	pop	r0
     a9a:	0f 90       	pop	r0
     a9c:	0f 90       	pop	r0
     a9e:	0e 94 47 07 	call	0xe8e	; 0xe8e <__fixunssfsi>
     aa2:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
     aa6:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
		break;
     aaa:	37 c0       	rjmp	.+110    	; 0xb1a <convertServo+0xf8>
		
		case 2:
			i = analogIn;
     aac:	90 93 2b 04 	sts	0x042B, r25	; 0x80042b <i+0x1>
     ab0:	80 93 2a 04 	sts	0x042A, r24	; 0x80042a <i>
			j = (200/12)*i+1000;
     ab4:	9c 01       	movw	r18, r24
     ab6:	22 95       	swap	r18
     ab8:	32 95       	swap	r19
     aba:	30 7f       	andi	r19, 0xF0	; 240
     abc:	32 27       	eor	r19, r18
     abe:	20 7f       	andi	r18, 0xF0	; 240
     ac0:	32 27       	eor	r19, r18
     ac2:	28 51       	subi	r18, 0x18	; 24
     ac4:	3c 4f       	sbci	r19, 0xFC	; 252
     ac6:	30 93 29 04 	sts	0x0429, r19	; 0x800429 <j+0x1>
     aca:	20 93 28 04 	sts	0x0428, r18	; 0x800428 <j>
			OCR1B = maping(analogIn,0,255,1000,2000);
     ace:	bc 01       	movw	r22, r24
     ad0:	80 e0       	ldi	r24, 0x00	; 0
     ad2:	90 e0       	ldi	r25, 0x00	; 0
     ad4:	0e 94 76 07 	call	0xeec	; 0xeec <__floatunsisf>
     ad8:	24 e4       	ldi	r18, 0x44	; 68
     ada:	2f 93       	push	r18
     adc:	2a ef       	ldi	r18, 0xFA	; 250
     ade:	2f 93       	push	r18
     ae0:	1f 92       	push	r1
     ae2:	1f 92       	push	r1
     ae4:	0f 2e       	mov	r0, r31
     ae6:	a1 2c       	mov	r10, r1
     ae8:	b1 2c       	mov	r11, r1
     aea:	fa e7       	ldi	r31, 0x7A	; 122
     aec:	cf 2e       	mov	r12, r31
     aee:	f4 e4       	ldi	r31, 0x44	; 68
     af0:	df 2e       	mov	r13, r31
     af2:	f0 2d       	mov	r31, r0
     af4:	e1 2c       	mov	r14, r1
     af6:	f1 2c       	mov	r15, r1
     af8:	0f e7       	ldi	r16, 0x7F	; 127
     afa:	13 e4       	ldi	r17, 0x43	; 67
     afc:	20 e0       	ldi	r18, 0x00	; 0
     afe:	30 e0       	ldi	r19, 0x00	; 0
     b00:	a9 01       	movw	r20, r18
     b02:	0e 94 b2 04 	call	0x964	; 0x964 <maping>
     b06:	0f 90       	pop	r0
     b08:	0f 90       	pop	r0
     b0a:	0f 90       	pop	r0
     b0c:	0f 90       	pop	r0
     b0e:	0e 94 47 07 	call	0xe8e	; 0xe8e <__fixunssfsi>
     b12:	70 93 8b 00 	sts	0x008B, r23	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
     b16:	60 93 8a 00 	sts	0x008A, r22	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
		break;
	}
}
     b1a:	1f 91       	pop	r17
     b1c:	0f 91       	pop	r16
     b1e:	ff 90       	pop	r15
     b20:	ef 90       	pop	r14
     b22:	df 90       	pop	r13
     b24:	cf 90       	pop	r12
     b26:	bf 90       	pop	r11
     b28:	af 90       	pop	r10
     b2a:	08 95       	ret

00000b2c <map1>:
	}
}

void updateDutyCA2(uint8_t duty1){
	OCR2A = map1(duty1,0,255,6,36);
}
     b2c:	4f 92       	push	r4
     b2e:	5f 92       	push	r5
     b30:	6f 92       	push	r6
     b32:	7f 92       	push	r7
     b34:	af 92       	push	r10
     b36:	bf 92       	push	r11
     b38:	cf 92       	push	r12
     b3a:	df 92       	push	r13
     b3c:	ef 92       	push	r14
     b3e:	ff 92       	push	r15
     b40:	0f 93       	push	r16
     b42:	1f 93       	push	r17
     b44:	cf 93       	push	r28
     b46:	df 93       	push	r29
     b48:	cd b7       	in	r28, 0x3d	; 61
     b4a:	de b7       	in	r29, 0x3e	; 62
     b4c:	28 97       	sbiw	r28, 0x08	; 8
     b4e:	0f b6       	in	r0, 0x3f	; 63
     b50:	f8 94       	cli
     b52:	de bf       	out	0x3e, r29	; 62
     b54:	0f be       	out	0x3f, r0	; 63
     b56:	cd bf       	out	0x3d, r28	; 61
     b58:	29 01       	movw	r4, r18
     b5a:	3a 01       	movw	r6, r20
     b5c:	ed 82       	std	Y+5, r14	; 0x05
     b5e:	fe 82       	std	Y+6, r15	; 0x06
     b60:	0f 83       	std	Y+7, r16	; 0x07
     b62:	18 87       	std	Y+8, r17	; 0x08
     b64:	0e 94 68 06 	call	0xcd0	; 0xcd0 <__subsf3>
     b68:	69 83       	std	Y+1, r22	; 0x01
     b6a:	7a 83       	std	Y+2, r23	; 0x02
     b6c:	8b 83       	std	Y+3, r24	; 0x03
     b6e:	9c 83       	std	Y+4, r25	; 0x04
     b70:	a6 01       	movw	r20, r12
     b72:	95 01       	movw	r18, r10
     b74:	69 8d       	ldd	r22, Y+25	; 0x19
     b76:	7a 8d       	ldd	r23, Y+26	; 0x1a
     b78:	8b 8d       	ldd	r24, Y+27	; 0x1b
     b7a:	9c 8d       	ldd	r25, Y+28	; 0x1c
     b7c:	0e 94 68 06 	call	0xcd0	; 0xcd0 <__subsf3>
     b80:	9b 01       	movw	r18, r22
     b82:	ac 01       	movw	r20, r24
     b84:	69 81       	ldd	r22, Y+1	; 0x01
     b86:	7a 81       	ldd	r23, Y+2	; 0x02
     b88:	8b 81       	ldd	r24, Y+3	; 0x03
     b8a:	9c 81       	ldd	r25, Y+4	; 0x04
     b8c:	0e 94 04 08 	call	0x1008	; 0x1008 <__mulsf3>
     b90:	69 83       	std	Y+1, r22	; 0x01
     b92:	7a 83       	std	Y+2, r23	; 0x02
     b94:	8b 83       	std	Y+3, r24	; 0x03
     b96:	9c 83       	std	Y+4, r25	; 0x04
     b98:	a3 01       	movw	r20, r6
     b9a:	92 01       	movw	r18, r4
     b9c:	c8 01       	movw	r24, r16
     b9e:	b7 01       	movw	r22, r14
     ba0:	0e 94 68 06 	call	0xcd0	; 0xcd0 <__subsf3>
     ba4:	9b 01       	movw	r18, r22
     ba6:	ac 01       	movw	r20, r24
     ba8:	69 81       	ldd	r22, Y+1	; 0x01
     baa:	7a 81       	ldd	r23, Y+2	; 0x02
     bac:	8b 81       	ldd	r24, Y+3	; 0x03
     bae:	9c 81       	ldd	r25, Y+4	; 0x04
     bb0:	0e 94 d5 06 	call	0xdaa	; 0xdaa <__divsf3>
     bb4:	9b 01       	movw	r18, r22
     bb6:	ac 01       	movw	r20, r24
     bb8:	c6 01       	movw	r24, r12
     bba:	b5 01       	movw	r22, r10
     bbc:	0e 94 69 06 	call	0xcd2	; 0xcd2 <__addsf3>
     bc0:	28 96       	adiw	r28, 0x08	; 8
     bc2:	0f b6       	in	r0, 0x3f	; 63
     bc4:	f8 94       	cli
     bc6:	de bf       	out	0x3e, r29	; 62
     bc8:	0f be       	out	0x3f, r0	; 63
     bca:	cd bf       	out	0x3d, r28	; 61
     bcc:	df 91       	pop	r29
     bce:	cf 91       	pop	r28
     bd0:	1f 91       	pop	r17
     bd2:	0f 91       	pop	r16
     bd4:	ff 90       	pop	r15
     bd6:	ef 90       	pop	r14
     bd8:	df 90       	pop	r13
     bda:	cf 90       	pop	r12
     bdc:	bf 90       	pop	r11
     bde:	af 90       	pop	r10
     be0:	7f 90       	pop	r7
     be2:	6f 90       	pop	r6
     be4:	5f 90       	pop	r5
     be6:	4f 90       	pop	r4
     be8:	08 95       	ret

00000bea <initPWM2A>:
     bea:	94 b1       	in	r25, 0x04	; 4
     bec:	98 60       	ori	r25, 0x08	; 8
     bee:	94 b9       	out	0x04, r25	; 4
     bf0:	e0 eb       	ldi	r30, 0xB0	; 176
     bf2:	f0 e0       	ldi	r31, 0x00	; 0
     bf4:	90 81       	ld	r25, Z
     bf6:	93 60       	ori	r25, 0x03	; 3
     bf8:	90 83       	st	Z, r25
     bfa:	88 23       	and	r24, r24
     bfc:	21 f0       	breq	.+8      	; 0xc06 <initPWM2A+0x1c>
     bfe:	80 81       	ld	r24, Z
     c00:	80 6c       	ori	r24, 0xC0	; 192
     c02:	80 83       	st	Z, r24
     c04:	05 c0       	rjmp	.+10     	; 0xc10 <initPWM2A+0x26>
     c06:	e0 eb       	ldi	r30, 0xB0	; 176
     c08:	f0 e0       	ldi	r31, 0x00	; 0
     c0a:	80 81       	ld	r24, Z
     c0c:	80 68       	ori	r24, 0x80	; 128
     c0e:	80 83       	st	Z, r24
     c10:	61 15       	cp	r22, r1
     c12:	74 40       	sbci	r23, 0x04	; 4
     c14:	31 f4       	brne	.+12     	; 0xc22 <initPWM2A+0x38>
     c16:	e1 eb       	ldi	r30, 0xB1	; 177
     c18:	f0 e0       	ldi	r31, 0x00	; 0
     c1a:	80 81       	ld	r24, Z
     c1c:	87 60       	ori	r24, 0x07	; 7
     c1e:	80 83       	st	Z, r24
     c20:	08 95       	ret
     c22:	e1 eb       	ldi	r30, 0xB1	; 177
     c24:	f0 e0       	ldi	r31, 0x00	; 0
     c26:	80 81       	ld	r24, Z
     c28:	81 60       	ori	r24, 0x01	; 1
     c2a:	80 83       	st	Z, r24
     c2c:	08 95       	ret

00000c2e <initPWM2B>:
     c2e:	9a b1       	in	r25, 0x0a	; 10
     c30:	98 60       	ori	r25, 0x08	; 8
     c32:	9a b9       	out	0x0a, r25	; 10
     c34:	88 23       	and	r24, r24
     c36:	21 f0       	breq	.+8      	; 0xc40 <initPWM2B+0x12>
     c38:	84 e2       	ldi	r24, 0x24	; 36
     c3a:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
     c3e:	05 c0       	rjmp	.+10     	; 0xc4a <initPWM2B+0x1c>
     c40:	e0 eb       	ldi	r30, 0xB0	; 176
     c42:	f0 e0       	ldi	r31, 0x00	; 0
     c44:	80 81       	ld	r24, Z
     c46:	80 62       	ori	r24, 0x20	; 32
     c48:	80 83       	st	Z, r24
     c4a:	61 15       	cp	r22, r1
     c4c:	74 40       	sbci	r23, 0x04	; 4
     c4e:	21 f4       	brne	.+8      	; 0xc58 <initPWM2B+0x2a>
     c50:	87 e0       	ldi	r24, 0x07	; 7
     c52:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
     c56:	08 95       	ret
     c58:	e1 eb       	ldi	r30, 0xB1	; 177
     c5a:	f0 e0       	ldi	r31, 0x00	; 0
     c5c:	80 81       	ld	r24, Z
     c5e:	81 60       	ori	r24, 0x01	; 1
     c60:	80 83       	st	Z, r24
     c62:	08 95       	ret

00000c64 <updateDutyCB2>:

void updateDutyCB2(uint8_t duty2){
     c64:	af 92       	push	r10
     c66:	bf 92       	push	r11
     c68:	cf 92       	push	r12
     c6a:	df 92       	push	r13
     c6c:	ef 92       	push	r14
     c6e:	ff 92       	push	r15
     c70:	0f 93       	push	r16
     c72:	1f 93       	push	r17
	OCR2B = map1(duty2,0,255,6,10);
     c74:	68 2f       	mov	r22, r24
     c76:	70 e0       	ldi	r23, 0x00	; 0
     c78:	80 e0       	ldi	r24, 0x00	; 0
     c7a:	90 e0       	ldi	r25, 0x00	; 0
     c7c:	0e 94 76 07 	call	0xeec	; 0xeec <__floatunsisf>
     c80:	21 e4       	ldi	r18, 0x41	; 65
     c82:	2f 93       	push	r18
     c84:	20 e2       	ldi	r18, 0x20	; 32
     c86:	2f 93       	push	r18
     c88:	1f 92       	push	r1
     c8a:	1f 92       	push	r1
     c8c:	0f 2e       	mov	r0, r31
     c8e:	a1 2c       	mov	r10, r1
     c90:	b1 2c       	mov	r11, r1
     c92:	f0 ec       	ldi	r31, 0xC0	; 192
     c94:	cf 2e       	mov	r12, r31
     c96:	f0 e4       	ldi	r31, 0x40	; 64
     c98:	df 2e       	mov	r13, r31
     c9a:	f0 2d       	mov	r31, r0
     c9c:	e1 2c       	mov	r14, r1
     c9e:	f1 2c       	mov	r15, r1
     ca0:	0f e7       	ldi	r16, 0x7F	; 127
     ca2:	13 e4       	ldi	r17, 0x43	; 67
     ca4:	20 e0       	ldi	r18, 0x00	; 0
     ca6:	30 e0       	ldi	r19, 0x00	; 0
     ca8:	a9 01       	movw	r20, r18
     caa:	0e 94 96 05 	call	0xb2c	; 0xb2c <map1>
     cae:	0f 90       	pop	r0
     cb0:	0f 90       	pop	r0
     cb2:	0f 90       	pop	r0
     cb4:	0f 90       	pop	r0
     cb6:	0e 94 47 07 	call	0xe8e	; 0xe8e <__fixunssfsi>
     cba:	60 93 b4 00 	sts	0x00B4, r22	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7f80b4>
     cbe:	1f 91       	pop	r17
     cc0:	0f 91       	pop	r16
     cc2:	ff 90       	pop	r15
     cc4:	ef 90       	pop	r14
     cc6:	df 90       	pop	r13
     cc8:	cf 90       	pop	r12
     cca:	bf 90       	pop	r11
     ccc:	af 90       	pop	r10
     cce:	08 95       	ret

00000cd0 <__subsf3>:
     cd0:	50 58       	subi	r21, 0x80	; 128

00000cd2 <__addsf3>:
     cd2:	bb 27       	eor	r27, r27
     cd4:	aa 27       	eor	r26, r26
     cd6:	0e 94 80 06 	call	0xd00	; 0xd00 <__addsf3x>
     cda:	0c 94 ca 07 	jmp	0xf94	; 0xf94 <__fp_round>
     cde:	0e 94 bc 07 	call	0xf78	; 0xf78 <__fp_pscA>
     ce2:	38 f0       	brcs	.+14     	; 0xcf2 <__addsf3+0x20>
     ce4:	0e 94 c3 07 	call	0xf86	; 0xf86 <__fp_pscB>
     ce8:	20 f0       	brcs	.+8      	; 0xcf2 <__addsf3+0x20>
     cea:	39 f4       	brne	.+14     	; 0xcfa <__addsf3+0x28>
     cec:	9f 3f       	cpi	r25, 0xFF	; 255
     cee:	19 f4       	brne	.+6      	; 0xcf6 <__addsf3+0x24>
     cf0:	26 f4       	brtc	.+8      	; 0xcfa <__addsf3+0x28>
     cf2:	0c 94 b9 07 	jmp	0xf72	; 0xf72 <__fp_nan>
     cf6:	0e f4       	brtc	.+2      	; 0xcfa <__addsf3+0x28>
     cf8:	e0 95       	com	r30
     cfa:	e7 fb       	bst	r30, 7
     cfc:	0c 94 b3 07 	jmp	0xf66	; 0xf66 <__fp_inf>

00000d00 <__addsf3x>:
     d00:	e9 2f       	mov	r30, r25
     d02:	0e 94 db 07 	call	0xfb6	; 0xfb6 <__fp_split3>
     d06:	58 f3       	brcs	.-42     	; 0xcde <__addsf3+0xc>
     d08:	ba 17       	cp	r27, r26
     d0a:	62 07       	cpc	r22, r18
     d0c:	73 07       	cpc	r23, r19
     d0e:	84 07       	cpc	r24, r20
     d10:	95 07       	cpc	r25, r21
     d12:	20 f0       	brcs	.+8      	; 0xd1c <__addsf3x+0x1c>
     d14:	79 f4       	brne	.+30     	; 0xd34 <__addsf3x+0x34>
     d16:	a6 f5       	brtc	.+104    	; 0xd80 <__addsf3x+0x80>
     d18:	0c 94 fd 07 	jmp	0xffa	; 0xffa <__fp_zero>
     d1c:	0e f4       	brtc	.+2      	; 0xd20 <__addsf3x+0x20>
     d1e:	e0 95       	com	r30
     d20:	0b 2e       	mov	r0, r27
     d22:	ba 2f       	mov	r27, r26
     d24:	a0 2d       	mov	r26, r0
     d26:	0b 01       	movw	r0, r22
     d28:	b9 01       	movw	r22, r18
     d2a:	90 01       	movw	r18, r0
     d2c:	0c 01       	movw	r0, r24
     d2e:	ca 01       	movw	r24, r20
     d30:	a0 01       	movw	r20, r0
     d32:	11 24       	eor	r1, r1
     d34:	ff 27       	eor	r31, r31
     d36:	59 1b       	sub	r21, r25
     d38:	99 f0       	breq	.+38     	; 0xd60 <__addsf3x+0x60>
     d3a:	59 3f       	cpi	r21, 0xF9	; 249
     d3c:	50 f4       	brcc	.+20     	; 0xd52 <__addsf3x+0x52>
     d3e:	50 3e       	cpi	r21, 0xE0	; 224
     d40:	68 f1       	brcs	.+90     	; 0xd9c <__addsf3x+0x9c>
     d42:	1a 16       	cp	r1, r26
     d44:	f0 40       	sbci	r31, 0x00	; 0
     d46:	a2 2f       	mov	r26, r18
     d48:	23 2f       	mov	r18, r19
     d4a:	34 2f       	mov	r19, r20
     d4c:	44 27       	eor	r20, r20
     d4e:	58 5f       	subi	r21, 0xF8	; 248
     d50:	f3 cf       	rjmp	.-26     	; 0xd38 <__addsf3x+0x38>
     d52:	46 95       	lsr	r20
     d54:	37 95       	ror	r19
     d56:	27 95       	ror	r18
     d58:	a7 95       	ror	r26
     d5a:	f0 40       	sbci	r31, 0x00	; 0
     d5c:	53 95       	inc	r21
     d5e:	c9 f7       	brne	.-14     	; 0xd52 <__addsf3x+0x52>
     d60:	7e f4       	brtc	.+30     	; 0xd80 <__addsf3x+0x80>
     d62:	1f 16       	cp	r1, r31
     d64:	ba 0b       	sbc	r27, r26
     d66:	62 0b       	sbc	r22, r18
     d68:	73 0b       	sbc	r23, r19
     d6a:	84 0b       	sbc	r24, r20
     d6c:	ba f0       	brmi	.+46     	; 0xd9c <__addsf3x+0x9c>
     d6e:	91 50       	subi	r25, 0x01	; 1
     d70:	a1 f0       	breq	.+40     	; 0xd9a <__addsf3x+0x9a>
     d72:	ff 0f       	add	r31, r31
     d74:	bb 1f       	adc	r27, r27
     d76:	66 1f       	adc	r22, r22
     d78:	77 1f       	adc	r23, r23
     d7a:	88 1f       	adc	r24, r24
     d7c:	c2 f7       	brpl	.-16     	; 0xd6e <__addsf3x+0x6e>
     d7e:	0e c0       	rjmp	.+28     	; 0xd9c <__addsf3x+0x9c>
     d80:	ba 0f       	add	r27, r26
     d82:	62 1f       	adc	r22, r18
     d84:	73 1f       	adc	r23, r19
     d86:	84 1f       	adc	r24, r20
     d88:	48 f4       	brcc	.+18     	; 0xd9c <__addsf3x+0x9c>
     d8a:	87 95       	ror	r24
     d8c:	77 95       	ror	r23
     d8e:	67 95       	ror	r22
     d90:	b7 95       	ror	r27
     d92:	f7 95       	ror	r31
     d94:	9e 3f       	cpi	r25, 0xFE	; 254
     d96:	08 f0       	brcs	.+2      	; 0xd9a <__addsf3x+0x9a>
     d98:	b0 cf       	rjmp	.-160    	; 0xcfa <__addsf3+0x28>
     d9a:	93 95       	inc	r25
     d9c:	88 0f       	add	r24, r24
     d9e:	08 f0       	brcs	.+2      	; 0xda2 <__addsf3x+0xa2>
     da0:	99 27       	eor	r25, r25
     da2:	ee 0f       	add	r30, r30
     da4:	97 95       	ror	r25
     da6:	87 95       	ror	r24
     da8:	08 95       	ret

00000daa <__divsf3>:
     daa:	0e 94 e9 06 	call	0xdd2	; 0xdd2 <__divsf3x>
     dae:	0c 94 ca 07 	jmp	0xf94	; 0xf94 <__fp_round>
     db2:	0e 94 c3 07 	call	0xf86	; 0xf86 <__fp_pscB>
     db6:	58 f0       	brcs	.+22     	; 0xdce <__divsf3+0x24>
     db8:	0e 94 bc 07 	call	0xf78	; 0xf78 <__fp_pscA>
     dbc:	40 f0       	brcs	.+16     	; 0xdce <__divsf3+0x24>
     dbe:	29 f4       	brne	.+10     	; 0xdca <__divsf3+0x20>
     dc0:	5f 3f       	cpi	r21, 0xFF	; 255
     dc2:	29 f0       	breq	.+10     	; 0xdce <__divsf3+0x24>
     dc4:	0c 94 b3 07 	jmp	0xf66	; 0xf66 <__fp_inf>
     dc8:	51 11       	cpse	r21, r1
     dca:	0c 94 fe 07 	jmp	0xffc	; 0xffc <__fp_szero>
     dce:	0c 94 b9 07 	jmp	0xf72	; 0xf72 <__fp_nan>

00000dd2 <__divsf3x>:
     dd2:	0e 94 db 07 	call	0xfb6	; 0xfb6 <__fp_split3>
     dd6:	68 f3       	brcs	.-38     	; 0xdb2 <__divsf3+0x8>

00000dd8 <__divsf3_pse>:
     dd8:	99 23       	and	r25, r25
     dda:	b1 f3       	breq	.-20     	; 0xdc8 <__divsf3+0x1e>
     ddc:	55 23       	and	r21, r21
     dde:	91 f3       	breq	.-28     	; 0xdc4 <__divsf3+0x1a>
     de0:	95 1b       	sub	r25, r21
     de2:	55 0b       	sbc	r21, r21
     de4:	bb 27       	eor	r27, r27
     de6:	aa 27       	eor	r26, r26
     de8:	62 17       	cp	r22, r18
     dea:	73 07       	cpc	r23, r19
     dec:	84 07       	cpc	r24, r20
     dee:	38 f0       	brcs	.+14     	; 0xdfe <__divsf3_pse+0x26>
     df0:	9f 5f       	subi	r25, 0xFF	; 255
     df2:	5f 4f       	sbci	r21, 0xFF	; 255
     df4:	22 0f       	add	r18, r18
     df6:	33 1f       	adc	r19, r19
     df8:	44 1f       	adc	r20, r20
     dfa:	aa 1f       	adc	r26, r26
     dfc:	a9 f3       	breq	.-22     	; 0xde8 <__divsf3_pse+0x10>
     dfe:	35 d0       	rcall	.+106    	; 0xe6a <__divsf3_pse+0x92>
     e00:	0e 2e       	mov	r0, r30
     e02:	3a f0       	brmi	.+14     	; 0xe12 <__divsf3_pse+0x3a>
     e04:	e0 e8       	ldi	r30, 0x80	; 128
     e06:	32 d0       	rcall	.+100    	; 0xe6c <__divsf3_pse+0x94>
     e08:	91 50       	subi	r25, 0x01	; 1
     e0a:	50 40       	sbci	r21, 0x00	; 0
     e0c:	e6 95       	lsr	r30
     e0e:	00 1c       	adc	r0, r0
     e10:	ca f7       	brpl	.-14     	; 0xe04 <__divsf3_pse+0x2c>
     e12:	2b d0       	rcall	.+86     	; 0xe6a <__divsf3_pse+0x92>
     e14:	fe 2f       	mov	r31, r30
     e16:	29 d0       	rcall	.+82     	; 0xe6a <__divsf3_pse+0x92>
     e18:	66 0f       	add	r22, r22
     e1a:	77 1f       	adc	r23, r23
     e1c:	88 1f       	adc	r24, r24
     e1e:	bb 1f       	adc	r27, r27
     e20:	26 17       	cp	r18, r22
     e22:	37 07       	cpc	r19, r23
     e24:	48 07       	cpc	r20, r24
     e26:	ab 07       	cpc	r26, r27
     e28:	b0 e8       	ldi	r27, 0x80	; 128
     e2a:	09 f0       	breq	.+2      	; 0xe2e <__divsf3_pse+0x56>
     e2c:	bb 0b       	sbc	r27, r27
     e2e:	80 2d       	mov	r24, r0
     e30:	bf 01       	movw	r22, r30
     e32:	ff 27       	eor	r31, r31
     e34:	93 58       	subi	r25, 0x83	; 131
     e36:	5f 4f       	sbci	r21, 0xFF	; 255
     e38:	3a f0       	brmi	.+14     	; 0xe48 <__divsf3_pse+0x70>
     e3a:	9e 3f       	cpi	r25, 0xFE	; 254
     e3c:	51 05       	cpc	r21, r1
     e3e:	78 f0       	brcs	.+30     	; 0xe5e <__divsf3_pse+0x86>
     e40:	0c 94 b3 07 	jmp	0xf66	; 0xf66 <__fp_inf>
     e44:	0c 94 fe 07 	jmp	0xffc	; 0xffc <__fp_szero>
     e48:	5f 3f       	cpi	r21, 0xFF	; 255
     e4a:	e4 f3       	brlt	.-8      	; 0xe44 <__divsf3_pse+0x6c>
     e4c:	98 3e       	cpi	r25, 0xE8	; 232
     e4e:	d4 f3       	brlt	.-12     	; 0xe44 <__divsf3_pse+0x6c>
     e50:	86 95       	lsr	r24
     e52:	77 95       	ror	r23
     e54:	67 95       	ror	r22
     e56:	b7 95       	ror	r27
     e58:	f7 95       	ror	r31
     e5a:	9f 5f       	subi	r25, 0xFF	; 255
     e5c:	c9 f7       	brne	.-14     	; 0xe50 <__divsf3_pse+0x78>
     e5e:	88 0f       	add	r24, r24
     e60:	91 1d       	adc	r25, r1
     e62:	96 95       	lsr	r25
     e64:	87 95       	ror	r24
     e66:	97 f9       	bld	r25, 7
     e68:	08 95       	ret
     e6a:	e1 e0       	ldi	r30, 0x01	; 1
     e6c:	66 0f       	add	r22, r22
     e6e:	77 1f       	adc	r23, r23
     e70:	88 1f       	adc	r24, r24
     e72:	bb 1f       	adc	r27, r27
     e74:	62 17       	cp	r22, r18
     e76:	73 07       	cpc	r23, r19
     e78:	84 07       	cpc	r24, r20
     e7a:	ba 07       	cpc	r27, r26
     e7c:	20 f0       	brcs	.+8      	; 0xe86 <__divsf3_pse+0xae>
     e7e:	62 1b       	sub	r22, r18
     e80:	73 0b       	sbc	r23, r19
     e82:	84 0b       	sbc	r24, r20
     e84:	ba 0b       	sbc	r27, r26
     e86:	ee 1f       	adc	r30, r30
     e88:	88 f7       	brcc	.-30     	; 0xe6c <__divsf3_pse+0x94>
     e8a:	e0 95       	com	r30
     e8c:	08 95       	ret

00000e8e <__fixunssfsi>:
     e8e:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <__fp_splitA>
     e92:	88 f0       	brcs	.+34     	; 0xeb6 <__fixunssfsi+0x28>
     e94:	9f 57       	subi	r25, 0x7F	; 127
     e96:	98 f0       	brcs	.+38     	; 0xebe <__fixunssfsi+0x30>
     e98:	b9 2f       	mov	r27, r25
     e9a:	99 27       	eor	r25, r25
     e9c:	b7 51       	subi	r27, 0x17	; 23
     e9e:	b0 f0       	brcs	.+44     	; 0xecc <__fixunssfsi+0x3e>
     ea0:	e1 f0       	breq	.+56     	; 0xeda <__fixunssfsi+0x4c>
     ea2:	66 0f       	add	r22, r22
     ea4:	77 1f       	adc	r23, r23
     ea6:	88 1f       	adc	r24, r24
     ea8:	99 1f       	adc	r25, r25
     eaa:	1a f0       	brmi	.+6      	; 0xeb2 <__fixunssfsi+0x24>
     eac:	ba 95       	dec	r27
     eae:	c9 f7       	brne	.-14     	; 0xea2 <__fixunssfsi+0x14>
     eb0:	14 c0       	rjmp	.+40     	; 0xeda <__fixunssfsi+0x4c>
     eb2:	b1 30       	cpi	r27, 0x01	; 1
     eb4:	91 f0       	breq	.+36     	; 0xeda <__fixunssfsi+0x4c>
     eb6:	0e 94 fd 07 	call	0xffa	; 0xffa <__fp_zero>
     eba:	b1 e0       	ldi	r27, 0x01	; 1
     ebc:	08 95       	ret
     ebe:	0c 94 fd 07 	jmp	0xffa	; 0xffa <__fp_zero>
     ec2:	67 2f       	mov	r22, r23
     ec4:	78 2f       	mov	r23, r24
     ec6:	88 27       	eor	r24, r24
     ec8:	b8 5f       	subi	r27, 0xF8	; 248
     eca:	39 f0       	breq	.+14     	; 0xeda <__fixunssfsi+0x4c>
     ecc:	b9 3f       	cpi	r27, 0xF9	; 249
     ece:	cc f3       	brlt	.-14     	; 0xec2 <__fixunssfsi+0x34>
     ed0:	86 95       	lsr	r24
     ed2:	77 95       	ror	r23
     ed4:	67 95       	ror	r22
     ed6:	b3 95       	inc	r27
     ed8:	d9 f7       	brne	.-10     	; 0xed0 <__fixunssfsi+0x42>
     eda:	3e f4       	brtc	.+14     	; 0xeea <__fixunssfsi+0x5c>
     edc:	90 95       	com	r25
     ede:	80 95       	com	r24
     ee0:	70 95       	com	r23
     ee2:	61 95       	neg	r22
     ee4:	7f 4f       	sbci	r23, 0xFF	; 255
     ee6:	8f 4f       	sbci	r24, 0xFF	; 255
     ee8:	9f 4f       	sbci	r25, 0xFF	; 255
     eea:	08 95       	ret

00000eec <__floatunsisf>:
     eec:	e8 94       	clt
     eee:	09 c0       	rjmp	.+18     	; 0xf02 <__floatsisf+0x12>

00000ef0 <__floatsisf>:
     ef0:	97 fb       	bst	r25, 7
     ef2:	3e f4       	brtc	.+14     	; 0xf02 <__floatsisf+0x12>
     ef4:	90 95       	com	r25
     ef6:	80 95       	com	r24
     ef8:	70 95       	com	r23
     efa:	61 95       	neg	r22
     efc:	7f 4f       	sbci	r23, 0xFF	; 255
     efe:	8f 4f       	sbci	r24, 0xFF	; 255
     f00:	9f 4f       	sbci	r25, 0xFF	; 255
     f02:	99 23       	and	r25, r25
     f04:	a9 f0       	breq	.+42     	; 0xf30 <__floatsisf+0x40>
     f06:	f9 2f       	mov	r31, r25
     f08:	96 e9       	ldi	r25, 0x96	; 150
     f0a:	bb 27       	eor	r27, r27
     f0c:	93 95       	inc	r25
     f0e:	f6 95       	lsr	r31
     f10:	87 95       	ror	r24
     f12:	77 95       	ror	r23
     f14:	67 95       	ror	r22
     f16:	b7 95       	ror	r27
     f18:	f1 11       	cpse	r31, r1
     f1a:	f8 cf       	rjmp	.-16     	; 0xf0c <__floatsisf+0x1c>
     f1c:	fa f4       	brpl	.+62     	; 0xf5c <__floatsisf+0x6c>
     f1e:	bb 0f       	add	r27, r27
     f20:	11 f4       	brne	.+4      	; 0xf26 <__floatsisf+0x36>
     f22:	60 ff       	sbrs	r22, 0
     f24:	1b c0       	rjmp	.+54     	; 0xf5c <__floatsisf+0x6c>
     f26:	6f 5f       	subi	r22, 0xFF	; 255
     f28:	7f 4f       	sbci	r23, 0xFF	; 255
     f2a:	8f 4f       	sbci	r24, 0xFF	; 255
     f2c:	9f 4f       	sbci	r25, 0xFF	; 255
     f2e:	16 c0       	rjmp	.+44     	; 0xf5c <__floatsisf+0x6c>
     f30:	88 23       	and	r24, r24
     f32:	11 f0       	breq	.+4      	; 0xf38 <__floatsisf+0x48>
     f34:	96 e9       	ldi	r25, 0x96	; 150
     f36:	11 c0       	rjmp	.+34     	; 0xf5a <__floatsisf+0x6a>
     f38:	77 23       	and	r23, r23
     f3a:	21 f0       	breq	.+8      	; 0xf44 <__floatsisf+0x54>
     f3c:	9e e8       	ldi	r25, 0x8E	; 142
     f3e:	87 2f       	mov	r24, r23
     f40:	76 2f       	mov	r23, r22
     f42:	05 c0       	rjmp	.+10     	; 0xf4e <__floatsisf+0x5e>
     f44:	66 23       	and	r22, r22
     f46:	71 f0       	breq	.+28     	; 0xf64 <__floatsisf+0x74>
     f48:	96 e8       	ldi	r25, 0x86	; 134
     f4a:	86 2f       	mov	r24, r22
     f4c:	70 e0       	ldi	r23, 0x00	; 0
     f4e:	60 e0       	ldi	r22, 0x00	; 0
     f50:	2a f0       	brmi	.+10     	; 0xf5c <__floatsisf+0x6c>
     f52:	9a 95       	dec	r25
     f54:	66 0f       	add	r22, r22
     f56:	77 1f       	adc	r23, r23
     f58:	88 1f       	adc	r24, r24
     f5a:	da f7       	brpl	.-10     	; 0xf52 <__floatsisf+0x62>
     f5c:	88 0f       	add	r24, r24
     f5e:	96 95       	lsr	r25
     f60:	87 95       	ror	r24
     f62:	97 f9       	bld	r25, 7
     f64:	08 95       	ret

00000f66 <__fp_inf>:
     f66:	97 f9       	bld	r25, 7
     f68:	9f 67       	ori	r25, 0x7F	; 127
     f6a:	80 e8       	ldi	r24, 0x80	; 128
     f6c:	70 e0       	ldi	r23, 0x00	; 0
     f6e:	60 e0       	ldi	r22, 0x00	; 0
     f70:	08 95       	ret

00000f72 <__fp_nan>:
     f72:	9f ef       	ldi	r25, 0xFF	; 255
     f74:	80 ec       	ldi	r24, 0xC0	; 192
     f76:	08 95       	ret

00000f78 <__fp_pscA>:
     f78:	00 24       	eor	r0, r0
     f7a:	0a 94       	dec	r0
     f7c:	16 16       	cp	r1, r22
     f7e:	17 06       	cpc	r1, r23
     f80:	18 06       	cpc	r1, r24
     f82:	09 06       	cpc	r0, r25
     f84:	08 95       	ret

00000f86 <__fp_pscB>:
     f86:	00 24       	eor	r0, r0
     f88:	0a 94       	dec	r0
     f8a:	12 16       	cp	r1, r18
     f8c:	13 06       	cpc	r1, r19
     f8e:	14 06       	cpc	r1, r20
     f90:	05 06       	cpc	r0, r21
     f92:	08 95       	ret

00000f94 <__fp_round>:
     f94:	09 2e       	mov	r0, r25
     f96:	03 94       	inc	r0
     f98:	00 0c       	add	r0, r0
     f9a:	11 f4       	brne	.+4      	; 0xfa0 <__fp_round+0xc>
     f9c:	88 23       	and	r24, r24
     f9e:	52 f0       	brmi	.+20     	; 0xfb4 <__fp_round+0x20>
     fa0:	bb 0f       	add	r27, r27
     fa2:	40 f4       	brcc	.+16     	; 0xfb4 <__fp_round+0x20>
     fa4:	bf 2b       	or	r27, r31
     fa6:	11 f4       	brne	.+4      	; 0xfac <__fp_round+0x18>
     fa8:	60 ff       	sbrs	r22, 0
     faa:	04 c0       	rjmp	.+8      	; 0xfb4 <__fp_round+0x20>
     fac:	6f 5f       	subi	r22, 0xFF	; 255
     fae:	7f 4f       	sbci	r23, 0xFF	; 255
     fb0:	8f 4f       	sbci	r24, 0xFF	; 255
     fb2:	9f 4f       	sbci	r25, 0xFF	; 255
     fb4:	08 95       	ret

00000fb6 <__fp_split3>:
     fb6:	57 fd       	sbrc	r21, 7
     fb8:	90 58       	subi	r25, 0x80	; 128
     fba:	44 0f       	add	r20, r20
     fbc:	55 1f       	adc	r21, r21
     fbe:	59 f0       	breq	.+22     	; 0xfd6 <__fp_splitA+0x10>
     fc0:	5f 3f       	cpi	r21, 0xFF	; 255
     fc2:	71 f0       	breq	.+28     	; 0xfe0 <__fp_splitA+0x1a>
     fc4:	47 95       	ror	r20

00000fc6 <__fp_splitA>:
     fc6:	88 0f       	add	r24, r24
     fc8:	97 fb       	bst	r25, 7
     fca:	99 1f       	adc	r25, r25
     fcc:	61 f0       	breq	.+24     	; 0xfe6 <__fp_splitA+0x20>
     fce:	9f 3f       	cpi	r25, 0xFF	; 255
     fd0:	79 f0       	breq	.+30     	; 0xff0 <__fp_splitA+0x2a>
     fd2:	87 95       	ror	r24
     fd4:	08 95       	ret
     fd6:	12 16       	cp	r1, r18
     fd8:	13 06       	cpc	r1, r19
     fda:	14 06       	cpc	r1, r20
     fdc:	55 1f       	adc	r21, r21
     fde:	f2 cf       	rjmp	.-28     	; 0xfc4 <__fp_split3+0xe>
     fe0:	46 95       	lsr	r20
     fe2:	f1 df       	rcall	.-30     	; 0xfc6 <__fp_splitA>
     fe4:	08 c0       	rjmp	.+16     	; 0xff6 <__fp_splitA+0x30>
     fe6:	16 16       	cp	r1, r22
     fe8:	17 06       	cpc	r1, r23
     fea:	18 06       	cpc	r1, r24
     fec:	99 1f       	adc	r25, r25
     fee:	f1 cf       	rjmp	.-30     	; 0xfd2 <__fp_splitA+0xc>
     ff0:	86 95       	lsr	r24
     ff2:	71 05       	cpc	r23, r1
     ff4:	61 05       	cpc	r22, r1
     ff6:	08 94       	sec
     ff8:	08 95       	ret

00000ffa <__fp_zero>:
     ffa:	e8 94       	clt

00000ffc <__fp_szero>:
     ffc:	bb 27       	eor	r27, r27
     ffe:	66 27       	eor	r22, r22
    1000:	77 27       	eor	r23, r23
    1002:	cb 01       	movw	r24, r22
    1004:	97 f9       	bld	r25, 7
    1006:	08 95       	ret

00001008 <__mulsf3>:
    1008:	0e 94 17 08 	call	0x102e	; 0x102e <__mulsf3x>
    100c:	0c 94 ca 07 	jmp	0xf94	; 0xf94 <__fp_round>
    1010:	0e 94 bc 07 	call	0xf78	; 0xf78 <__fp_pscA>
    1014:	38 f0       	brcs	.+14     	; 0x1024 <__mulsf3+0x1c>
    1016:	0e 94 c3 07 	call	0xf86	; 0xf86 <__fp_pscB>
    101a:	20 f0       	brcs	.+8      	; 0x1024 <__mulsf3+0x1c>
    101c:	95 23       	and	r25, r21
    101e:	11 f0       	breq	.+4      	; 0x1024 <__mulsf3+0x1c>
    1020:	0c 94 b3 07 	jmp	0xf66	; 0xf66 <__fp_inf>
    1024:	0c 94 b9 07 	jmp	0xf72	; 0xf72 <__fp_nan>
    1028:	11 24       	eor	r1, r1
    102a:	0c 94 fe 07 	jmp	0xffc	; 0xffc <__fp_szero>

0000102e <__mulsf3x>:
    102e:	0e 94 db 07 	call	0xfb6	; 0xfb6 <__fp_split3>
    1032:	70 f3       	brcs	.-36     	; 0x1010 <__mulsf3+0x8>

00001034 <__mulsf3_pse>:
    1034:	95 9f       	mul	r25, r21
    1036:	c1 f3       	breq	.-16     	; 0x1028 <__mulsf3+0x20>
    1038:	95 0f       	add	r25, r21
    103a:	50 e0       	ldi	r21, 0x00	; 0
    103c:	55 1f       	adc	r21, r21
    103e:	62 9f       	mul	r22, r18
    1040:	f0 01       	movw	r30, r0
    1042:	72 9f       	mul	r23, r18
    1044:	bb 27       	eor	r27, r27
    1046:	f0 0d       	add	r31, r0
    1048:	b1 1d       	adc	r27, r1
    104a:	63 9f       	mul	r22, r19
    104c:	aa 27       	eor	r26, r26
    104e:	f0 0d       	add	r31, r0
    1050:	b1 1d       	adc	r27, r1
    1052:	aa 1f       	adc	r26, r26
    1054:	64 9f       	mul	r22, r20
    1056:	66 27       	eor	r22, r22
    1058:	b0 0d       	add	r27, r0
    105a:	a1 1d       	adc	r26, r1
    105c:	66 1f       	adc	r22, r22
    105e:	82 9f       	mul	r24, r18
    1060:	22 27       	eor	r18, r18
    1062:	b0 0d       	add	r27, r0
    1064:	a1 1d       	adc	r26, r1
    1066:	62 1f       	adc	r22, r18
    1068:	73 9f       	mul	r23, r19
    106a:	b0 0d       	add	r27, r0
    106c:	a1 1d       	adc	r26, r1
    106e:	62 1f       	adc	r22, r18
    1070:	83 9f       	mul	r24, r19
    1072:	a0 0d       	add	r26, r0
    1074:	61 1d       	adc	r22, r1
    1076:	22 1f       	adc	r18, r18
    1078:	74 9f       	mul	r23, r20
    107a:	33 27       	eor	r19, r19
    107c:	a0 0d       	add	r26, r0
    107e:	61 1d       	adc	r22, r1
    1080:	23 1f       	adc	r18, r19
    1082:	84 9f       	mul	r24, r20
    1084:	60 0d       	add	r22, r0
    1086:	21 1d       	adc	r18, r1
    1088:	82 2f       	mov	r24, r18
    108a:	76 2f       	mov	r23, r22
    108c:	6a 2f       	mov	r22, r26
    108e:	11 24       	eor	r1, r1
    1090:	9f 57       	subi	r25, 0x7F	; 127
    1092:	50 40       	sbci	r21, 0x00	; 0
    1094:	9a f0       	brmi	.+38     	; 0x10bc <__mulsf3_pse+0x88>
    1096:	f1 f0       	breq	.+60     	; 0x10d4 <__mulsf3_pse+0xa0>
    1098:	88 23       	and	r24, r24
    109a:	4a f0       	brmi	.+18     	; 0x10ae <__mulsf3_pse+0x7a>
    109c:	ee 0f       	add	r30, r30
    109e:	ff 1f       	adc	r31, r31
    10a0:	bb 1f       	adc	r27, r27
    10a2:	66 1f       	adc	r22, r22
    10a4:	77 1f       	adc	r23, r23
    10a6:	88 1f       	adc	r24, r24
    10a8:	91 50       	subi	r25, 0x01	; 1
    10aa:	50 40       	sbci	r21, 0x00	; 0
    10ac:	a9 f7       	brne	.-22     	; 0x1098 <__mulsf3_pse+0x64>
    10ae:	9e 3f       	cpi	r25, 0xFE	; 254
    10b0:	51 05       	cpc	r21, r1
    10b2:	80 f0       	brcs	.+32     	; 0x10d4 <__mulsf3_pse+0xa0>
    10b4:	0c 94 b3 07 	jmp	0xf66	; 0xf66 <__fp_inf>
    10b8:	0c 94 fe 07 	jmp	0xffc	; 0xffc <__fp_szero>
    10bc:	5f 3f       	cpi	r21, 0xFF	; 255
    10be:	e4 f3       	brlt	.-8      	; 0x10b8 <__mulsf3_pse+0x84>
    10c0:	98 3e       	cpi	r25, 0xE8	; 232
    10c2:	d4 f3       	brlt	.-12     	; 0x10b8 <__mulsf3_pse+0x84>
    10c4:	86 95       	lsr	r24
    10c6:	77 95       	ror	r23
    10c8:	67 95       	ror	r22
    10ca:	b7 95       	ror	r27
    10cc:	f7 95       	ror	r31
    10ce:	e7 95       	ror	r30
    10d0:	9f 5f       	subi	r25, 0xFF	; 255
    10d2:	c1 f7       	brne	.-16     	; 0x10c4 <__mulsf3_pse+0x90>
    10d4:	fe 2b       	or	r31, r30
    10d6:	88 0f       	add	r24, r24
    10d8:	91 1d       	adc	r25, r1
    10da:	96 95       	lsr	r25
    10dc:	87 95       	ror	r24
    10de:	97 f9       	bld	r25, 7
    10e0:	08 95       	ret

000010e2 <atoi>:
    10e2:	fc 01       	movw	r30, r24
    10e4:	88 27       	eor	r24, r24
    10e6:	99 27       	eor	r25, r25
    10e8:	e8 94       	clt
    10ea:	21 91       	ld	r18, Z+
    10ec:	20 32       	cpi	r18, 0x20	; 32
    10ee:	e9 f3       	breq	.-6      	; 0x10ea <atoi+0x8>
    10f0:	29 30       	cpi	r18, 0x09	; 9
    10f2:	10 f0       	brcs	.+4      	; 0x10f8 <atoi+0x16>
    10f4:	2e 30       	cpi	r18, 0x0E	; 14
    10f6:	c8 f3       	brcs	.-14     	; 0x10ea <atoi+0x8>
    10f8:	2b 32       	cpi	r18, 0x2B	; 43
    10fa:	41 f0       	breq	.+16     	; 0x110c <atoi+0x2a>
    10fc:	2d 32       	cpi	r18, 0x2D	; 45
    10fe:	39 f4       	brne	.+14     	; 0x110e <atoi+0x2c>
    1100:	68 94       	set
    1102:	04 c0       	rjmp	.+8      	; 0x110c <atoi+0x2a>
    1104:	0e 94 8f 08 	call	0x111e	; 0x111e <__mulhi_const_10>
    1108:	82 0f       	add	r24, r18
    110a:	91 1d       	adc	r25, r1
    110c:	21 91       	ld	r18, Z+
    110e:	20 53       	subi	r18, 0x30	; 48
    1110:	2a 30       	cpi	r18, 0x0A	; 10
    1112:	c0 f3       	brcs	.-16     	; 0x1104 <atoi+0x22>
    1114:	1e f4       	brtc	.+6      	; 0x111c <atoi+0x3a>
    1116:	90 95       	com	r25
    1118:	81 95       	neg	r24
    111a:	9f 4f       	sbci	r25, 0xFF	; 255
    111c:	08 95       	ret

0000111e <__mulhi_const_10>:
    111e:	7a e0       	ldi	r23, 0x0A	; 10
    1120:	97 9f       	mul	r25, r23
    1122:	90 2d       	mov	r25, r0
    1124:	87 9f       	mul	r24, r23
    1126:	80 2d       	mov	r24, r0
    1128:	91 0d       	add	r25, r1
    112a:	11 24       	eor	r1, r1
    112c:	08 95       	ret

0000112e <eeprom_read_byte>:
    112e:	f9 99       	sbic	0x1f, 1	; 31
    1130:	fe cf       	rjmp	.-4      	; 0x112e <eeprom_read_byte>
    1132:	92 bd       	out	0x22, r25	; 34
    1134:	81 bd       	out	0x21, r24	; 33
    1136:	f8 9a       	sbi	0x1f, 0	; 31
    1138:	99 27       	eor	r25, r25
    113a:	80 b5       	in	r24, 0x20	; 32
    113c:	08 95       	ret

0000113e <eeprom_update_byte>:
    113e:	26 2f       	mov	r18, r22

00001140 <eeprom_update_r18>:
    1140:	f9 99       	sbic	0x1f, 1	; 31
    1142:	fe cf       	rjmp	.-4      	; 0x1140 <eeprom_update_r18>
    1144:	92 bd       	out	0x22, r25	; 34
    1146:	81 bd       	out	0x21, r24	; 33
    1148:	f8 9a       	sbi	0x1f, 0	; 31
    114a:	01 97       	sbiw	r24, 0x01	; 1
    114c:	00 b4       	in	r0, 0x20	; 32
    114e:	02 16       	cp	r0, r18
    1150:	39 f0       	breq	.+14     	; 0x1160 <eeprom_update_r18+0x20>
    1152:	1f ba       	out	0x1f, r1	; 31
    1154:	20 bd       	out	0x20, r18	; 32
    1156:	0f b6       	in	r0, 0x3f	; 63
    1158:	f8 94       	cli
    115a:	fa 9a       	sbi	0x1f, 2	; 31
    115c:	f9 9a       	sbi	0x1f, 1	; 31
    115e:	0f be       	out	0x3f, r0	; 63
    1160:	08 95       	ret

00001162 <_exit>:
    1162:	f8 94       	cli

00001164 <__stop_program>:
    1164:	ff cf       	rjmp	.-2      	; 0x1164 <__stop_program>
