// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Atomics(
  input         io_write,	// src/main/scala/tilelink/Atomics.scala:10:14
  input  [2:0]  io_a_opcode,	// src/main/scala/tilelink/Atomics.scala:10:14
                io_a_param,	// src/main/scala/tilelink/Atomics.scala:10:14
  input  [7:0]  io_a_mask,	// src/main/scala/tilelink/Atomics.scala:10:14
  input  [63:0] io_a_data,	// src/main/scala/tilelink/Atomics.scala:10:14
                io_data_in,	// src/main/scala/tilelink/Atomics.scala:10:14
  output [63:0] io_data_out	// src/main/scala/tilelink/Atomics.scala:10:14
);

  wire            io_write_0 = io_write;
  wire [2:0]      io_a_opcode_0 = io_a_opcode;
  wire [2:0]      io_a_param_0 = io_a_param;
  wire [7:0]      io_a_mask_0 = io_a_mask;
  wire [63:0]     io_a_data_0 = io_a_data;
  wire [63:0]     io_data_in_0 = io_data_in;
  wire [3:0][3:0] _GEN = '{4'hC, 4'h8, 4'hE, 4'h6};	// src/main/scala/tilelink/Atomics.scala:41:8
  wire            io_a_corrupt = 1'h0;	// src/main/scala/tilelink/Atomics.scala:10:14
  wire [31:0]     io_a_address = 32'h0;	// src/main/scala/tilelink/Atomics.scala:10:14
  wire [5:0]      io_a_source = 6'h0;	// src/main/scala/tilelink/Atomics.scala:10:14
  wire [2:0]      io_a_size = 3'h0;	// src/main/scala/tilelink/Atomics.scala:10:14
  wire            adder = io_a_param_0[2];	// src/main/scala/tilelink/Atomics.scala:18:28
  wire            unsigned_0 = io_a_param_0[1];	// src/main/scala/tilelink/Atomics.scala:19:28
  wire            take_max = io_a_param_0[0];	// src/main/scala/tilelink/Atomics.scala:20:28
  wire [7:0]      signBit = io_a_mask_0 & {1'h1, ~(io_a_mask_0[7:1])};	// src/main/scala/tilelink/Atomics.scala:22:{27,32,38}
  wire [63:0]     inv_d = {64{~adder}} ^ io_data_in_0;	// src/main/scala/tilelink/Atomics.scala:18:28, :23:18
  wire [15:0]     sum_lo_lo = {{8{io_a_mask_0[1]}}, {8{io_a_mask_0[0]}}};	// src/main/scala/tilelink/Atomics.scala:24:29
  wire [15:0]     sum_lo_hi = {{8{io_a_mask_0[3]}}, {8{io_a_mask_0[2]}}};	// src/main/scala/tilelink/Atomics.scala:24:29
  wire [31:0]     sum_lo = {sum_lo_hi, sum_lo_lo};	// src/main/scala/tilelink/Atomics.scala:24:29
  wire [15:0]     sum_hi_lo = {{8{io_a_mask_0[5]}}, {8{io_a_mask_0[4]}}};	// src/main/scala/tilelink/Atomics.scala:24:29
  wire [15:0]     sum_hi_hi = {{8{io_a_mask_0[7]}}, {8{io_a_mask_0[6]}}};	// src/main/scala/tilelink/Atomics.scala:24:29
  wire [31:0]     sum_hi = {sum_hi_hi, sum_hi_lo};	// src/main/scala/tilelink/Atomics.scala:24:29
  wire [63:0]     sum = ({sum_hi, sum_lo} & io_a_data_0) + inv_d;	// src/main/scala/tilelink/Atomics.scala:23:18, :24:{29,44,57}
  wire [1:0]      sign_a_lo_lo = {io_a_data_0[15], io_a_data_0[7]};	// src/main/scala/tilelink/Atomics.scala:25:{33,36}
  wire [1:0]      sign_a_lo_hi = {io_a_data_0[31], io_a_data_0[23]};	// src/main/scala/tilelink/Atomics.scala:25:{33,36}
  wire [3:0]      sign_a_lo = {sign_a_lo_hi, sign_a_lo_lo};	// src/main/scala/tilelink/Atomics.scala:25:33
  wire [1:0]      sign_a_hi_lo = {io_a_data_0[47], io_a_data_0[39]};	// src/main/scala/tilelink/Atomics.scala:25:{33,36}
  wire [1:0]      sign_a_hi_hi = {io_a_data_0[63], io_a_data_0[55]};	// src/main/scala/tilelink/Atomics.scala:25:{33,36}
  wire [3:0]      sign_a_hi = {sign_a_hi_hi, sign_a_hi_lo};	// src/main/scala/tilelink/Atomics.scala:25:33
  wire            sign_a = |({sign_a_hi, sign_a_lo} & signBit);	// src/main/scala/tilelink/Atomics.scala:22:27, :25:{33,83,94}
  wire [1:0]      sign_d_lo_lo = {io_data_in_0[15], io_data_in_0[7]};	// src/main/scala/tilelink/Atomics.scala:25:{33,36}
  wire [1:0]      sign_d_lo_hi = {io_data_in_0[31], io_data_in_0[23]};	// src/main/scala/tilelink/Atomics.scala:25:{33,36}
  wire [3:0]      sign_d_lo = {sign_d_lo_hi, sign_d_lo_lo};	// src/main/scala/tilelink/Atomics.scala:25:33
  wire [1:0]      sign_d_hi_lo = {io_data_in_0[47], io_data_in_0[39]};	// src/main/scala/tilelink/Atomics.scala:25:{33,36}
  wire [1:0]      sign_d_hi_hi = {io_data_in_0[63], io_data_in_0[55]};	// src/main/scala/tilelink/Atomics.scala:25:{33,36}
  wire [3:0]      sign_d_hi = {sign_d_hi_hi, sign_d_hi_lo};	// src/main/scala/tilelink/Atomics.scala:25:33
  wire            sign_d = |({sign_d_hi, sign_d_lo} & signBit);	// src/main/scala/tilelink/Atomics.scala:22:27, :25:{33,83,94}
  wire [1:0]      sign_s_lo_lo = {sum[15], sum[7]};	// src/main/scala/tilelink/Atomics.scala:24:57, :25:{33,36}
  wire [1:0]      sign_s_lo_hi = {sum[31], sum[23]};	// src/main/scala/tilelink/Atomics.scala:24:57, :25:{33,36}
  wire [3:0]      sign_s_lo = {sign_s_lo_hi, sign_s_lo_lo};	// src/main/scala/tilelink/Atomics.scala:25:33
  wire [1:0]      sign_s_hi_lo = {sum[47], sum[39]};	// src/main/scala/tilelink/Atomics.scala:24:57, :25:{33,36}
  wire [1:0]      sign_s_hi_hi = {sum[63], sum[55]};	// src/main/scala/tilelink/Atomics.scala:24:57, :25:{33,36}
  wire [3:0]      sign_s_hi = {sign_s_hi_hi, sign_s_hi_lo};	// src/main/scala/tilelink/Atomics.scala:25:33
  wire            sign_s = |({sign_s_hi, sign_s_lo} & signBit);	// src/main/scala/tilelink/Atomics.scala:22:27, :25:{33,83,94}
  wire            a_bigger_uneq = unsigned_0 == sign_a;	// src/main/scala/tilelink/Atomics.scala:19:28, :25:94, :29:32
  wire            a_bigger = sign_a == sign_d ? ~sign_s : a_bigger_uneq;	// src/main/scala/tilelink/Atomics.scala:25:94, :29:32, :30:{21,29,41}
  wire            pick_a = take_max == a_bigger;	// src/main/scala/tilelink/Atomics.scala:20:28, :30:21, :31:25
  wire [3:0]      _GEN_0 = _GEN[io_a_param_0[1:0]];	// src/main/scala/tilelink/Atomics.scala:39:15, :41:8
  wire [3:0]      _logical_T_129 = _GEN_0 >> {2'h0, io_a_data_0[0], io_data_in_0[0]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_132 = _GEN_0 >> {2'h0, io_a_data_0[1], io_data_in_0[1]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_135 = _GEN_0 >> {2'h0, io_a_data_0[2], io_data_in_0[2]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_138 = _GEN_0 >> {2'h0, io_a_data_0[3], io_data_in_0[3]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_141 = _GEN_0 >> {2'h0, io_a_data_0[4], io_data_in_0[4]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_144 = _GEN_0 >> {2'h0, io_a_data_0[5], io_data_in_0[5]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_147 = _GEN_0 >> {2'h0, io_a_data_0[6], io_data_in_0[6]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_150 = _GEN_0 >> {2'h0, io_a_data_0[7], io_data_in_0[7]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_153 = _GEN_0 >> {2'h0, io_a_data_0[8], io_data_in_0[8]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_156 = _GEN_0 >> {2'h0, io_a_data_0[9], io_data_in_0[9]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_159 = _GEN_0 >> {2'h0, io_a_data_0[10], io_data_in_0[10]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_162 = _GEN_0 >> {2'h0, io_a_data_0[11], io_data_in_0[11]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_165 = _GEN_0 >> {2'h0, io_a_data_0[12], io_data_in_0[12]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_168 = _GEN_0 >> {2'h0, io_a_data_0[13], io_data_in_0[13]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_171 = _GEN_0 >> {2'h0, io_a_data_0[14], io_data_in_0[14]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_174 = _GEN_0 >> {2'h0, io_a_data_0[15], io_data_in_0[15]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_177 = _GEN_0 >> {2'h0, io_a_data_0[16], io_data_in_0[16]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_180 = _GEN_0 >> {2'h0, io_a_data_0[17], io_data_in_0[17]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_183 = _GEN_0 >> {2'h0, io_a_data_0[18], io_data_in_0[18]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_186 = _GEN_0 >> {2'h0, io_a_data_0[19], io_data_in_0[19]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_189 = _GEN_0 >> {2'h0, io_a_data_0[20], io_data_in_0[20]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_192 = _GEN_0 >> {2'h0, io_a_data_0[21], io_data_in_0[21]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_195 = _GEN_0 >> {2'h0, io_a_data_0[22], io_data_in_0[22]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_198 = _GEN_0 >> {2'h0, io_a_data_0[23], io_data_in_0[23]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_201 = _GEN_0 >> {2'h0, io_a_data_0[24], io_data_in_0[24]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_204 = _GEN_0 >> {2'h0, io_a_data_0[25], io_data_in_0[25]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_207 = _GEN_0 >> {2'h0, io_a_data_0[26], io_data_in_0[26]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_210 = _GEN_0 >> {2'h0, io_a_data_0[27], io_data_in_0[27]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_213 = _GEN_0 >> {2'h0, io_a_data_0[28], io_data_in_0[28]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_216 = _GEN_0 >> {2'h0, io_a_data_0[29], io_data_in_0[29]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_219 = _GEN_0 >> {2'h0, io_a_data_0[30], io_data_in_0[30]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_222 = _GEN_0 >> {2'h0, io_a_data_0[31], io_data_in_0[31]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_225 = _GEN_0 >> {2'h0, io_a_data_0[32], io_data_in_0[32]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_228 = _GEN_0 >> {2'h0, io_a_data_0[33], io_data_in_0[33]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_231 = _GEN_0 >> {2'h0, io_a_data_0[34], io_data_in_0[34]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_234 = _GEN_0 >> {2'h0, io_a_data_0[35], io_data_in_0[35]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_237 = _GEN_0 >> {2'h0, io_a_data_0[36], io_data_in_0[36]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_240 = _GEN_0 >> {2'h0, io_a_data_0[37], io_data_in_0[37]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_243 = _GEN_0 >> {2'h0, io_a_data_0[38], io_data_in_0[38]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_246 = _GEN_0 >> {2'h0, io_a_data_0[39], io_data_in_0[39]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_249 = _GEN_0 >> {2'h0, io_a_data_0[40], io_data_in_0[40]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_252 = _GEN_0 >> {2'h0, io_a_data_0[41], io_data_in_0[41]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_255 = _GEN_0 >> {2'h0, io_a_data_0[42], io_data_in_0[42]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_258 = _GEN_0 >> {2'h0, io_a_data_0[43], io_data_in_0[43]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_261 = _GEN_0 >> {2'h0, io_a_data_0[44], io_data_in_0[44]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_264 = _GEN_0 >> {2'h0, io_a_data_0[45], io_data_in_0[45]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_267 = _GEN_0 >> {2'h0, io_a_data_0[46], io_data_in_0[46]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_270 = _GEN_0 >> {2'h0, io_a_data_0[47], io_data_in_0[47]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_273 = _GEN_0 >> {2'h0, io_a_data_0[48], io_data_in_0[48]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_276 = _GEN_0 >> {2'h0, io_a_data_0[49], io_data_in_0[49]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_279 = _GEN_0 >> {2'h0, io_a_data_0[50], io_data_in_0[50]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_282 = _GEN_0 >> {2'h0, io_a_data_0[51], io_data_in_0[51]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_285 = _GEN_0 >> {2'h0, io_a_data_0[52], io_data_in_0[52]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_288 = _GEN_0 >> {2'h0, io_a_data_0[53], io_data_in_0[53]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_291 = _GEN_0 >> {2'h0, io_a_data_0[54], io_data_in_0[54]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_294 = _GEN_0 >> {2'h0, io_a_data_0[55], io_data_in_0[55]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_297 = _GEN_0 >> {2'h0, io_a_data_0[56], io_data_in_0[56]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_300 = _GEN_0 >> {2'h0, io_a_data_0[57], io_data_in_0[57]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_303 = _GEN_0 >> {2'h0, io_a_data_0[58], io_data_in_0[58]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_306 = _GEN_0 >> {2'h0, io_a_data_0[59], io_data_in_0[59]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_309 = _GEN_0 >> {2'h0, io_a_data_0[60], io_data_in_0[60]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_312 = _GEN_0 >> {2'h0, io_a_data_0[61], io_data_in_0[61]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_315 = _GEN_0 >> {2'h0, io_a_data_0[62], io_data_in_0[62]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [3:0]      _logical_T_318 = _GEN_0 >> {2'h0, io_a_data_0[63], io_data_in_0[63]};	// src/main/scala/tilelink/Atomics.scala:25:36, :41:8, :45:42
  wire [1:0]      logical_lo_lo_lo_lo_lo = {_logical_T_132[0], _logical_T_129[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [1:0]      logical_lo_lo_lo_lo_hi = {_logical_T_138[0], _logical_T_135[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [3:0]      logical_lo_lo_lo_lo = {logical_lo_lo_lo_lo_hi, logical_lo_lo_lo_lo_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [1:0]      logical_lo_lo_lo_hi_lo = {_logical_T_144[0], _logical_T_141[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [1:0]      logical_lo_lo_lo_hi_hi = {_logical_T_150[0], _logical_T_147[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [3:0]      logical_lo_lo_lo_hi = {logical_lo_lo_lo_hi_hi, logical_lo_lo_lo_hi_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [7:0]      logical_lo_lo_lo = {logical_lo_lo_lo_hi, logical_lo_lo_lo_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [1:0]      logical_lo_lo_hi_lo_lo = {_logical_T_156[0], _logical_T_153[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [1:0]      logical_lo_lo_hi_lo_hi = {_logical_T_162[0], _logical_T_159[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [3:0]      logical_lo_lo_hi_lo = {logical_lo_lo_hi_lo_hi, logical_lo_lo_hi_lo_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [1:0]      logical_lo_lo_hi_hi_lo = {_logical_T_168[0], _logical_T_165[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [1:0]      logical_lo_lo_hi_hi_hi = {_logical_T_174[0], _logical_T_171[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [3:0]      logical_lo_lo_hi_hi = {logical_lo_lo_hi_hi_hi, logical_lo_lo_hi_hi_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [7:0]      logical_lo_lo_hi = {logical_lo_lo_hi_hi, logical_lo_lo_hi_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [15:0]     logical_lo_lo = {logical_lo_lo_hi, logical_lo_lo_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [1:0]      logical_lo_hi_lo_lo_lo = {_logical_T_180[0], _logical_T_177[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [1:0]      logical_lo_hi_lo_lo_hi = {_logical_T_186[0], _logical_T_183[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [3:0]      logical_lo_hi_lo_lo = {logical_lo_hi_lo_lo_hi, logical_lo_hi_lo_lo_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [1:0]      logical_lo_hi_lo_hi_lo = {_logical_T_192[0], _logical_T_189[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [1:0]      logical_lo_hi_lo_hi_hi = {_logical_T_198[0], _logical_T_195[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [3:0]      logical_lo_hi_lo_hi = {logical_lo_hi_lo_hi_hi, logical_lo_hi_lo_hi_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [7:0]      logical_lo_hi_lo = {logical_lo_hi_lo_hi, logical_lo_hi_lo_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [1:0]      logical_lo_hi_hi_lo_lo = {_logical_T_204[0], _logical_T_201[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [1:0]      logical_lo_hi_hi_lo_hi = {_logical_T_210[0], _logical_T_207[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [3:0]      logical_lo_hi_hi_lo = {logical_lo_hi_hi_lo_hi, logical_lo_hi_hi_lo_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [1:0]      logical_lo_hi_hi_hi_lo = {_logical_T_216[0], _logical_T_213[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [1:0]      logical_lo_hi_hi_hi_hi = {_logical_T_222[0], _logical_T_219[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [3:0]      logical_lo_hi_hi_hi = {logical_lo_hi_hi_hi_hi, logical_lo_hi_hi_hi_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [7:0]      logical_lo_hi_hi = {logical_lo_hi_hi_hi, logical_lo_hi_hi_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [15:0]     logical_lo_hi = {logical_lo_hi_hi, logical_lo_hi_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [31:0]     logical_lo = {logical_lo_hi, logical_lo_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [1:0]      logical_hi_lo_lo_lo_lo = {_logical_T_228[0], _logical_T_225[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [1:0]      logical_hi_lo_lo_lo_hi = {_logical_T_234[0], _logical_T_231[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [3:0]      logical_hi_lo_lo_lo = {logical_hi_lo_lo_lo_hi, logical_hi_lo_lo_lo_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [1:0]      logical_hi_lo_lo_hi_lo = {_logical_T_240[0], _logical_T_237[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [1:0]      logical_hi_lo_lo_hi_hi = {_logical_T_246[0], _logical_T_243[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [3:0]      logical_hi_lo_lo_hi = {logical_hi_lo_lo_hi_hi, logical_hi_lo_lo_hi_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [7:0]      logical_hi_lo_lo = {logical_hi_lo_lo_hi, logical_hi_lo_lo_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [1:0]      logical_hi_lo_hi_lo_lo = {_logical_T_252[0], _logical_T_249[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [1:0]      logical_hi_lo_hi_lo_hi = {_logical_T_258[0], _logical_T_255[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [3:0]      logical_hi_lo_hi_lo = {logical_hi_lo_hi_lo_hi, logical_hi_lo_hi_lo_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [1:0]      logical_hi_lo_hi_hi_lo = {_logical_T_264[0], _logical_T_261[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [1:0]      logical_hi_lo_hi_hi_hi = {_logical_T_270[0], _logical_T_267[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [3:0]      logical_hi_lo_hi_hi = {logical_hi_lo_hi_hi_hi, logical_hi_lo_hi_hi_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [7:0]      logical_hi_lo_hi = {logical_hi_lo_hi_hi, logical_hi_lo_hi_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [15:0]     logical_hi_lo = {logical_hi_lo_hi, logical_hi_lo_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [1:0]      logical_hi_hi_lo_lo_lo = {_logical_T_276[0], _logical_T_273[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [1:0]      logical_hi_hi_lo_lo_hi = {_logical_T_282[0], _logical_T_279[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [3:0]      logical_hi_hi_lo_lo = {logical_hi_hi_lo_lo_hi, logical_hi_hi_lo_lo_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [1:0]      logical_hi_hi_lo_hi_lo = {_logical_T_288[0], _logical_T_285[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [1:0]      logical_hi_hi_lo_hi_hi = {_logical_T_294[0], _logical_T_291[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [3:0]      logical_hi_hi_lo_hi = {logical_hi_hi_lo_hi_hi, logical_hi_hi_lo_hi_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [7:0]      logical_hi_hi_lo = {logical_hi_hi_lo_hi, logical_hi_hi_lo_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [1:0]      logical_hi_hi_hi_lo_lo = {_logical_T_300[0], _logical_T_297[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [1:0]      logical_hi_hi_hi_lo_hi = {_logical_T_306[0], _logical_T_303[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [3:0]      logical_hi_hi_hi_lo = {logical_hi_hi_hi_lo_hi, logical_hi_hi_hi_lo_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [1:0]      logical_hi_hi_hi_hi_lo = {_logical_T_312[0], _logical_T_309[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [1:0]      logical_hi_hi_hi_hi_hi = {_logical_T_318[0], _logical_T_315[0]};	// src/main/scala/tilelink/Atomics.scala:40:20, :41:8
  wire [3:0]      logical_hi_hi_hi_hi = {logical_hi_hi_hi_hi_hi, logical_hi_hi_hi_hi_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [7:0]      logical_hi_hi_hi = {logical_hi_hi_hi_hi, logical_hi_hi_hi_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [15:0]     logical_hi_hi = {logical_hi_hi_hi, logical_hi_hi_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [31:0]     logical_hi = {logical_hi_hi, logical_hi_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [63:0]     logical = {logical_hi, logical_lo};	// src/main/scala/tilelink/Atomics.scala:40:20
  wire [7:0][1:0] _GEN_1 =
    {{2'h0},
     {2'h0},
     {2'h0},
     {2'h0},
     {2'h3},
     {adder ? 2'h2 : {1'h0, pick_a}},
     {2'h1},
     {2'h1}};	// src/main/scala/tilelink/Atomics.scala:10:14, :18:28, :31:25, :45:{19,42}, :48:8
  wire [1:0]      select = io_write_0 ? 2'h1 : _GEN_1[io_a_opcode_0];	// src/main/scala/tilelink/Atomics.scala:45:{19,42}
  wire [1:0]      selects_0 = io_a_mask_0[0] ? select : 2'h0;	// src/main/scala/tilelink/Atomics.scala:24:29, :45:{19,42}, :57:47
  wire [1:0]      selects_1 = io_a_mask_0[1] ? select : 2'h0;	// src/main/scala/tilelink/Atomics.scala:24:29, :45:{19,42}, :57:47
  wire [1:0]      selects_2 = io_a_mask_0[2] ? select : 2'h0;	// src/main/scala/tilelink/Atomics.scala:24:29, :45:{19,42}, :57:47
  wire [1:0]      selects_3 = io_a_mask_0[3] ? select : 2'h0;	// src/main/scala/tilelink/Atomics.scala:24:29, :45:{19,42}, :57:47
  wire [1:0]      selects_4 = io_a_mask_0[4] ? select : 2'h0;	// src/main/scala/tilelink/Atomics.scala:24:29, :45:{19,42}, :57:47
  wire [1:0]      selects_5 = io_a_mask_0[5] ? select : 2'h0;	// src/main/scala/tilelink/Atomics.scala:24:29, :45:{19,42}, :57:47
  wire [1:0]      selects_6 = io_a_mask_0[6] ? select : 2'h0;	// src/main/scala/tilelink/Atomics.scala:24:29, :45:{19,42}, :57:47
  wire [1:0]      selects_7 = io_a_mask_0[7] ? select : 2'h0;	// src/main/scala/tilelink/Atomics.scala:24:29, :45:{19,42}, :57:47
  wire [3:0][7:0] _GEN_2 =
    {{logical[15:8]}, {sum[15:8]}, {io_a_data_0[15:8]}, {io_data_in_0[15:8]}};	// src/main/scala/tilelink/Atomics.scala:24:57, :40:20, :58:21, :59:59
  wire [3:0][7:0] _GEN_3 =
    {{logical[7:0]}, {sum[7:0]}, {io_a_data_0[7:0]}, {io_data_in_0[7:0]}};	// src/main/scala/tilelink/Atomics.scala:24:57, :40:20, :58:21, :59:59
  wire [15:0]     io_data_out_lo_lo = {_GEN_2[selects_1], _GEN_3[selects_0]};	// src/main/scala/tilelink/Atomics.scala:57:47, :58:21
  wire [3:0][7:0] _GEN_4 =
    {{logical[31:24]}, {sum[31:24]}, {io_a_data_0[31:24]}, {io_data_in_0[31:24]}};	// src/main/scala/tilelink/Atomics.scala:24:57, :40:20, :58:21, :59:59
  wire [3:0][7:0] _GEN_5 =
    {{logical[23:16]}, {sum[23:16]}, {io_a_data_0[23:16]}, {io_data_in_0[23:16]}};	// src/main/scala/tilelink/Atomics.scala:24:57, :40:20, :58:21, :59:59
  wire [15:0]     io_data_out_lo_hi = {_GEN_4[selects_3], _GEN_5[selects_2]};	// src/main/scala/tilelink/Atomics.scala:57:47, :58:21
  wire [31:0]     io_data_out_lo = {io_data_out_lo_hi, io_data_out_lo_lo};	// src/main/scala/tilelink/Atomics.scala:58:21
  wire [3:0][7:0] _GEN_6 =
    {{logical[47:40]}, {sum[47:40]}, {io_a_data_0[47:40]}, {io_data_in_0[47:40]}};	// src/main/scala/tilelink/Atomics.scala:24:57, :40:20, :58:21, :59:59
  wire [3:0][7:0] _GEN_7 =
    {{logical[39:32]}, {sum[39:32]}, {io_a_data_0[39:32]}, {io_data_in_0[39:32]}};	// src/main/scala/tilelink/Atomics.scala:24:57, :40:20, :58:21, :59:59
  wire [15:0]     io_data_out_hi_lo = {_GEN_6[selects_5], _GEN_7[selects_4]};	// src/main/scala/tilelink/Atomics.scala:57:47, :58:21
  wire [3:0][7:0] _GEN_8 =
    {{logical[63:56]}, {sum[63:56]}, {io_a_data_0[63:56]}, {io_data_in_0[63:56]}};	// src/main/scala/tilelink/Atomics.scala:24:57, :40:20, :58:21, :59:59
  wire [3:0][7:0] _GEN_9 =
    {{logical[55:48]}, {sum[55:48]}, {io_a_data_0[55:48]}, {io_data_in_0[55:48]}};	// src/main/scala/tilelink/Atomics.scala:24:57, :40:20, :58:21, :59:59
  wire [15:0]     io_data_out_hi_hi = {_GEN_8[selects_7], _GEN_9[selects_6]};	// src/main/scala/tilelink/Atomics.scala:57:47, :58:21
  wire [31:0]     io_data_out_hi = {io_data_out_hi_hi, io_data_out_hi_lo};	// src/main/scala/tilelink/Atomics.scala:58:21
  wire [63:0]     io_data_out_0 = {io_data_out_hi, io_data_out_lo};	// src/main/scala/tilelink/Atomics.scala:58:21
  assign io_data_out = io_data_out_0;
endmodule

