{"top":"global.sipo_and_counter_test",
"namespaces":{
  "global":{
    "modules":{
      "Add2":{
        "type":["Record",[
          ["I0",["Array",2,"BitIn"]],
          ["I1",["Array",2,"BitIn"]],
          ["O",["Array",2,"Bit"]]
        ]],
        "instances":{
          "inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["self.I0","inst0.in0"],
          ["self.I1","inst0.in1"],
          ["self.O","inst0.out"]
        ]
      },
      "Counter2CER":{
        "type":["Record",[
          ["O",["Array",2,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"],
          ["RESET","BitIn"]
        ]],
        "instances":{
          "const_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h1"]}
          },
          "inst0":{
            "modref":"global.Add2"
          },
          "inst1":{
            "modref":"global.Register2CER"
          }
        },
        "connections":[
          ["inst0.I1","const_1.out"],
          ["inst1.O","inst0.I0"],
          ["inst1.I","inst0.O"],
          ["self.CE","inst1.CE"],
          ["self.CLK","inst1.CLK"],
          ["self.O","inst1.O"],
          ["self.RESET","inst1.RESET"]
        ]
      },
      "Counter2Mod3CE":{
        "type":["Record",[
          ["O",["Array",2,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"]
        ]],
        "instances":{
          "inst0":{
            "modref":"global.Counter2CER"
          },
          "inst1":{
            "modref":"global.LUT2_4"
          },
          "inst2":{
            "modref":"global.and_wrapped"
          }
        },
        "connections":[
          ["self.CE","inst0.CE"],
          ["self.CLK","inst0.CLK"],
          ["self.O","inst0.O"],
          ["inst1.I0","inst0.O.0"],
          ["inst1.I1","inst0.O.1"],
          ["inst2.O","inst0.RESET"],
          ["inst2.I0","inst1.O"],
          ["self.CE","inst2.I1"]
        ]
      },
      "DFF_init0_has_ceTrue_has_resetFalse_has_async_resetFalse":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"]
        ]],
        "instances":{
          "inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst1":{
            "modref":"global._Mux2"
          }
        },
        "connections":[
          ["self.CLK","inst0.clk"],
          ["inst1.O","inst0.in.0"],
          ["inst1.I.0","inst0.out.0"],
          ["self.O","inst0.out.0"],
          ["self.I","inst1.I.1"],
          ["self.CE","inst1.S"]
        ]
      },
      "DFF_init0_has_ceTrue_has_resetTrue_has_async_resetFalse":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"],
          ["RESET","BitIn"]
        ]],
        "instances":{
          "bit_const_0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst1":{
            "modref":"global._Mux2"
          },
          "inst2":{
            "modref":"global._Mux2"
          }
        },
        "connections":[
          ["inst1.I.1","bit_const_0.out"],
          ["self.CLK","inst0.clk"],
          ["inst2.O","inst0.in.0"],
          ["inst2.I.0","inst0.out.0"],
          ["self.O","inst0.out.0"],
          ["self.I","inst1.I.0"],
          ["inst2.I.1","inst1.O"],
          ["self.RESET","inst1.S"],
          ["self.CE","inst2.S"]
        ]
      },
      "LUT2_4":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "inst0":{
            "genref":"commonlib.lutN",
            "genargs":{"N":["Int",2]},
            "modargs":{"init":[["BitVector",4],"4'h4"]}
          }
        },
        "connections":[
          ["self.I0","inst0.in.0"],
          ["self.I1","inst0.in.1"],
          ["self.O","inst0.out"]
        ]
      },
      "Register2CER":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["O",["Array",2,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"],
          ["RESET","BitIn"]
        ]],
        "instances":{
          "inst0":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue_has_async_resetFalse"
          },
          "inst1":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue_has_async_resetFalse"
          }
        },
        "connections":[
          ["self.CE","inst0.CE"],
          ["self.CLK","inst0.CLK"],
          ["self.I.0","inst0.I"],
          ["self.O.0","inst0.O"],
          ["self.RESET","inst0.RESET"],
          ["self.CE","inst1.CE"],
          ["self.CLK","inst1.CLK"],
          ["self.I.1","inst1.I"],
          ["self.O.1","inst1.O"],
          ["self.RESET","inst1.RESET"]
        ]
      },
      "SIPO4CE":{
        "type":["Record",[
          ["I","BitIn"],
          ["O",["Array",4,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"]
        ]],
        "instances":{
          "inst0":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetFalse_has_async_resetFalse"
          },
          "inst1":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetFalse_has_async_resetFalse"
          },
          "inst2":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetFalse_has_async_resetFalse"
          },
          "inst3":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetFalse_has_async_resetFalse"
          }
        },
        "connections":[
          ["self.CE","inst0.CE"],
          ["self.CLK","inst0.CLK"],
          ["self.I","inst0.I"],
          ["inst1.I","inst0.O"],
          ["self.O.0","inst0.O"],
          ["self.CE","inst1.CE"],
          ["self.CLK","inst1.CLK"],
          ["inst2.I","inst1.O"],
          ["self.O.1","inst1.O"],
          ["self.CE","inst2.CE"],
          ["self.CLK","inst2.CLK"],
          ["inst3.I","inst2.O"],
          ["self.O.2","inst2.O"],
          ["self.CE","inst3.CE"],
          ["self.CLK","inst3.CLK"],
          ["self.O.3","inst3.O"]
        ]
      },
      "_Mux2":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["S","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "inst0":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["self.I.0","inst0.in0"],
          ["self.I.1","inst0.in1"],
          ["self.O","inst0.out"],
          ["self.S","inst0.sel"]
        ]
      },
      "and_wrapped":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "inst0":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.I0","inst0.in0"],
          ["self.I1","inst0.in1"],
          ["self.O","inst0.out"]
        ]
      },
      "sipo_and_counter_test":{
        "type":["Record",[
          ["I","BitIn"],
          ["O_sipo",["Array",4,"Bit"]],
          ["O_counter",["Array",2,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "bit_const_1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inst0":{
            "modref":"global.SIPO4CE"
          },
          "inst1":{
            "modref":"global.Counter2Mod3CE"
          }
        },
        "connections":[
          ["inst0.CE","bit_const_1.out"],
          ["inst1.CE","bit_const_1.out"],
          ["self.CLK","inst0.CLK"],
          ["self.I","inst0.I"],
          ["self.O_sipo","inst0.O"],
          ["self.CLK","inst1.CLK"],
          ["self.O_counter","inst1.O"]
        ]
      }
    }
  }
}
}