{"position": "Circuit Design Engineer", "company": "Intel Corporation", "profiles": ["Summary SPECIALITIES:  \nProject Management, Analog IP's, High Speed Custom Digital Design, PLLs, Mixed Signal Validation, Post Silicon Validation, Multi-GHz Clocking Design, Phase Interpolators, CML circuits, Platform Clocking Summary SPECIALITIES:  \nProject Management, Analog IP's, High Speed Custom Digital Design, PLLs, Mixed Signal Validation, Post Silicon Validation, Multi-GHz Clocking Design, Phase Interpolators, CML circuits, Platform Clocking SPECIALITIES:  \nProject Management, Analog IP's, High Speed Custom Digital Design, PLLs, Mixed Signal Validation, Post Silicon Validation, Multi-GHz Clocking Design, Phase Interpolators, CML circuits, Platform Clocking SPECIALITIES:  \nProject Management, Analog IP's, High Speed Custom Digital Design, PLLs, Mixed Signal Validation, Post Silicon Validation, Multi-GHz Clocking Design, Phase Interpolators, CML circuits, Platform Clocking Experience Analog IP Application and Solutions Engineer Intel Corporation September 2013  \u2013 Present (2 years) Folsom Primary interface in the area of Analog IP's for Foundry customers and vendors. Responsibilities include: \n-Pre-sales/contract support for Foundry Analog IP's \n-Represent Analog IP designs and platforms to customers and bring back to the planning team any new requests from customer \n-Responsible for definition of design guide and coordinating the development of collateral needed to guide the customer's usage of its offering including specification requirement etc. \n-First line support of customer IP integration and vendor related issues Senior Circuit Design Engineer Intel Corporation April 2009  \u2013  August 2013  (4 years 5 months) Folsom, CA *Currently Design Lead for 14nm LC PLL IP \n-Manage RTL, SD, Circuit, Layout and DFT engineers. \n-Collaborate with IP teams across Geo\u2019s to effectively manage PLL IP drops. \n-Mentor to peer\u2019s on High Speed digital design/cml2cmos circuits. \n-Own Pre-Si RTL/Mixed Signal Validation using Synopsys VCS and Discovery-AMS. \n \n*Electrical Validation Lead for Integrated System Clocking for 32nm SoC product. \n-Collaborate with Tester, High Volume Test Engineers, and FIB engineers to debug issues. \n-Provide direction/recommendation to for critical debug activities. \n-Provide Si learnings to other Design Engineers for future designs Circuit Design Engineer Intel Corporation June 2005  \u2013  March 2009  (3 years 10 months) Folsom, CA *Integrated System Clocking for 32nm/65nm products \n*Display PLL Design and EV Lead for Intel Chipset Product \n*Low Power High Speed Divider Design Analog IP Application and Solutions Engineer Intel Corporation September 2013  \u2013 Present (2 years) Folsom Primary interface in the area of Analog IP's for Foundry customers and vendors. Responsibilities include: \n-Pre-sales/contract support for Foundry Analog IP's \n-Represent Analog IP designs and platforms to customers and bring back to the planning team any new requests from customer \n-Responsible for definition of design guide and coordinating the development of collateral needed to guide the customer's usage of its offering including specification requirement etc. \n-First line support of customer IP integration and vendor related issues Analog IP Application and Solutions Engineer Intel Corporation September 2013  \u2013 Present (2 years) Folsom Primary interface in the area of Analog IP's for Foundry customers and vendors. Responsibilities include: \n-Pre-sales/contract support for Foundry Analog IP's \n-Represent Analog IP designs and platforms to customers and bring back to the planning team any new requests from customer \n-Responsible for definition of design guide and coordinating the development of collateral needed to guide the customer's usage of its offering including specification requirement etc. \n-First line support of customer IP integration and vendor related issues Senior Circuit Design Engineer Intel Corporation April 2009  \u2013  August 2013  (4 years 5 months) Folsom, CA *Currently Design Lead for 14nm LC PLL IP \n-Manage RTL, SD, Circuit, Layout and DFT engineers. \n-Collaborate with IP teams across Geo\u2019s to effectively manage PLL IP drops. \n-Mentor to peer\u2019s on High Speed digital design/cml2cmos circuits. \n-Own Pre-Si RTL/Mixed Signal Validation using Synopsys VCS and Discovery-AMS. \n \n*Electrical Validation Lead for Integrated System Clocking for 32nm SoC product. \n-Collaborate with Tester, High Volume Test Engineers, and FIB engineers to debug issues. \n-Provide direction/recommendation to for critical debug activities. \n-Provide Si learnings to other Design Engineers for future designs Senior Circuit Design Engineer Intel Corporation April 2009  \u2013  August 2013  (4 years 5 months) Folsom, CA *Currently Design Lead for 14nm LC PLL IP \n-Manage RTL, SD, Circuit, Layout and DFT engineers. \n-Collaborate with IP teams across Geo\u2019s to effectively manage PLL IP drops. \n-Mentor to peer\u2019s on High Speed digital design/cml2cmos circuits. \n-Own Pre-Si RTL/Mixed Signal Validation using Synopsys VCS and Discovery-AMS. \n \n*Electrical Validation Lead for Integrated System Clocking for 32nm SoC product. \n-Collaborate with Tester, High Volume Test Engineers, and FIB engineers to debug issues. \n-Provide direction/recommendation to for critical debug activities. \n-Provide Si learnings to other Design Engineers for future designs Circuit Design Engineer Intel Corporation June 2005  \u2013  March 2009  (3 years 10 months) Folsom, CA *Integrated System Clocking for 32nm/65nm products \n*Display PLL Design and EV Lead for Intel Chipset Product \n*Low Power High Speed Divider Design Circuit Design Engineer Intel Corporation June 2005  \u2013  March 2009  (3 years 10 months) Folsom, CA *Integrated System Clocking for 32nm/65nm products \n*Display PLL Design and EV Lead for Intel Chipset Product \n*Low Power High Speed Divider Design Languages   Skills Project Management Integrated Circuit... Mixed Signal Design and... SystemVerilog Verilog VLSI SoC Semiconductors IC Mixed Signal Analog Circuit Design CMOS Debugging Analog Circuit Design ASIC See 1+ \u00a0 \u00a0 See less Skills  Project Management Integrated Circuit... Mixed Signal Design and... SystemVerilog Verilog VLSI SoC Semiconductors IC Mixed Signal Analog Circuit Design CMOS Debugging Analog Circuit Design ASIC See 1+ \u00a0 \u00a0 See less Project Management Integrated Circuit... Mixed Signal Design and... SystemVerilog Verilog VLSI SoC Semiconductors IC Mixed Signal Analog Circuit Design CMOS Debugging Analog Circuit Design ASIC See 1+ \u00a0 \u00a0 See less Project Management Integrated Circuit... Mixed Signal Design and... SystemVerilog Verilog VLSI SoC Semiconductors IC Mixed Signal Analog Circuit Design CMOS Debugging Analog Circuit Design ASIC See 1+ \u00a0 \u00a0 See less Education University of Arizona Master Science,  Electrical and Computer Engineering 2002  \u2013 2005 University of Madras Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 1998  \u2013 2002 University of Arizona Master Science,  Electrical and Computer Engineering 2002  \u2013 2005 University of Arizona Master Science,  Electrical and Computer Engineering 2002  \u2013 2005 University of Arizona Master Science,  Electrical and Computer Engineering 2002  \u2013 2005 University of Madras Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 1998  \u2013 2002 University of Madras Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 1998  \u2013 2002 University of Madras Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 1998  \u2013 2002 ", "Experience Circuit Design Engineer Intel Corporation Circuit Design Engineer Intel Corporation Circuit Design Engineer Intel Corporation ", "Experience Sr. Circuit Design Engineer Intel Corporation September 1997  \u2013 Present (18 years) Santa Clara, CA * Worked on and delivered several low power and high performance Client and Server CPU projects (DES, COP, TUA, PSC, CDM, PNR, JKT, BMP, IVT, SKX) \n \n* Custom design various circuit blocks of a CPU using state of the art process technology. Responsible for all back end design aspects from RTL to Layout Tape-Out quality.  \n \n* Specialize in digital Datapath design, Cell Base Design (CBD) RLS ICC Synthesis, Place and Route, Timing Analysis, Register File, Dynamic Circuit Simulation, Performance & Reliability Verification, Functional Equivalent, Layout Supervision, Noise and Power analysis. \n \n* Very knowledgeable with Back-end design flow using Synopsys ICC tools to synthesize from RTL to netlist, Place and Route, timing analysis, power, noise and Reliability Verification. Implement ECO to fix timing, noise, ERC, RV EM IRdrop. Have been working with high speed circuits > 3.5Ghz with 500K plus cells.  \n \n* Expertise in advanced synthesis techniques to achieve project goals in term of power, area and timing. \n \n* Trained other engineers and MDs with design flow and methodology \n \n* Coordinated designs across several sites. Application Software Engineer Motorola Mobility May 1997  \u2013  September 1997  (5 months) Greater Chicago Area Developed iDEN application \nSupported customers in field Sr. Circuit Design Engineer Intel Corporation September 1997  \u2013 Present (18 years) Santa Clara, CA * Worked on and delivered several low power and high performance Client and Server CPU projects (DES, COP, TUA, PSC, CDM, PNR, JKT, BMP, IVT, SKX) \n \n* Custom design various circuit blocks of a CPU using state of the art process technology. Responsible for all back end design aspects from RTL to Layout Tape-Out quality.  \n \n* Specialize in digital Datapath design, Cell Base Design (CBD) RLS ICC Synthesis, Place and Route, Timing Analysis, Register File, Dynamic Circuit Simulation, Performance & Reliability Verification, Functional Equivalent, Layout Supervision, Noise and Power analysis. \n \n* Very knowledgeable with Back-end design flow using Synopsys ICC tools to synthesize from RTL to netlist, Place and Route, timing analysis, power, noise and Reliability Verification. Implement ECO to fix timing, noise, ERC, RV EM IRdrop. Have been working with high speed circuits > 3.5Ghz with 500K plus cells.  \n \n* Expertise in advanced synthesis techniques to achieve project goals in term of power, area and timing. \n \n* Trained other engineers and MDs with design flow and methodology \n \n* Coordinated designs across several sites. Sr. Circuit Design Engineer Intel Corporation September 1997  \u2013 Present (18 years) Santa Clara, CA * Worked on and delivered several low power and high performance Client and Server CPU projects (DES, COP, TUA, PSC, CDM, PNR, JKT, BMP, IVT, SKX) \n \n* Custom design various circuit blocks of a CPU using state of the art process technology. Responsible for all back end design aspects from RTL to Layout Tape-Out quality.  \n \n* Specialize in digital Datapath design, Cell Base Design (CBD) RLS ICC Synthesis, Place and Route, Timing Analysis, Register File, Dynamic Circuit Simulation, Performance & Reliability Verification, Functional Equivalent, Layout Supervision, Noise and Power analysis. \n \n* Very knowledgeable with Back-end design flow using Synopsys ICC tools to synthesize from RTL to netlist, Place and Route, timing analysis, power, noise and Reliability Verification. Implement ECO to fix timing, noise, ERC, RV EM IRdrop. Have been working with high speed circuits > 3.5Ghz with 500K plus cells.  \n \n* Expertise in advanced synthesis techniques to achieve project goals in term of power, area and timing. \n \n* Trained other engineers and MDs with design flow and methodology \n \n* Coordinated designs across several sites. Application Software Engineer Motorola Mobility May 1997  \u2013  September 1997  (5 months) Greater Chicago Area Developed iDEN application \nSupported customers in field Application Software Engineer Motorola Mobility May 1997  \u2013  September 1997  (5 months) Greater Chicago Area Developed iDEN application \nSupported customers in field Languages English Native or bilingual proficiency Vietnamese Native or bilingual proficiency English Native or bilingual proficiency Vietnamese Native or bilingual proficiency English Native or bilingual proficiency Vietnamese Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Static Timing Analysis CMOS Logic Synthesis Circuit Design Processors Verilog ASIC SoC Semiconductors RTL design Mixed Signal Debugging TCL SystemVerilog IC Physical Design RTL Design See 2+ \u00a0 \u00a0 See less Skills  Static Timing Analysis CMOS Logic Synthesis Circuit Design Processors Verilog ASIC SoC Semiconductors RTL design Mixed Signal Debugging TCL SystemVerilog IC Physical Design RTL Design See 2+ \u00a0 \u00a0 See less Static Timing Analysis CMOS Logic Synthesis Circuit Design Processors Verilog ASIC SoC Semiconductors RTL design Mixed Signal Debugging TCL SystemVerilog IC Physical Design RTL Design See 2+ \u00a0 \u00a0 See less Static Timing Analysis CMOS Logic Synthesis Circuit Design Processors Verilog ASIC SoC Semiconductors RTL design Mixed Signal Debugging TCL SystemVerilog IC Physical Design RTL Design See 2+ \u00a0 \u00a0 See less Education University of Illinois at Urbana-Champaign BS,  Electrical & Computer Engineering 1994  \u2013 1997 University of Illinois at Urbana-Champaign BS,  Electrical & Computer Engineering 1994  \u2013 1997 University of Illinois at Urbana-Champaign BS,  Electrical & Computer Engineering 1994  \u2013 1997 University of Illinois at Urbana-Champaign BS,  Electrical & Computer Engineering 1994  \u2013 1997 ", "Summary Specialties: IC Design/ Verification Summary Specialties: IC Design/ Verification Specialties: IC Design/ Verification Specialties: IC Design/ Verification Experience Circuit Design Engineer Intel Corporation October 2012  \u2013 Present (2 years 11 months) San Francisco Bay Area Digital Design Engineer Texas Instruments June 2012  \u2013  September 2012  (4 months) Dallas/Fort Worth Area I am responsible for verifying Digital Design of Preamp which is used in Storage Products Student Assistant University of Southern California February 2011  \u2013  June 2012  (1 year 5 months) University of Southern California I worked as a Technical Student Assistant Grader University of Southern California September 2011  \u2013  May 2012  (9 months) Responsible for grading Assignments and Labs Analog Engineering Intern Conexant July 2009  \u2013  June 2010  (1 year) Hyderabad Area, India Designed and carried Pre silicon verification for a Low Drop out Regulator for Handheld applications. Implemented the \nschematic in Cadence. \nConverts external voltage (nominally 5.0V) to 3.30V regulated output capable of up to 125ma load current. \nAdditionally supplies external power for devices such as an optical interface chip, radio chip. Circuit Design Engineer Intel Corporation October 2012  \u2013 Present (2 years 11 months) San Francisco Bay Area Circuit Design Engineer Intel Corporation October 2012  \u2013 Present (2 years 11 months) San Francisco Bay Area Digital Design Engineer Texas Instruments June 2012  \u2013  September 2012  (4 months) Dallas/Fort Worth Area I am responsible for verifying Digital Design of Preamp which is used in Storage Products Digital Design Engineer Texas Instruments June 2012  \u2013  September 2012  (4 months) Dallas/Fort Worth Area I am responsible for verifying Digital Design of Preamp which is used in Storage Products Student Assistant University of Southern California February 2011  \u2013  June 2012  (1 year 5 months) University of Southern California I worked as a Technical Student Assistant Student Assistant University of Southern California February 2011  \u2013  June 2012  (1 year 5 months) University of Southern California I worked as a Technical Student Assistant Grader University of Southern California September 2011  \u2013  May 2012  (9 months) Responsible for grading Assignments and Labs Grader University of Southern California September 2011  \u2013  May 2012  (9 months) Responsible for grading Assignments and Labs Analog Engineering Intern Conexant July 2009  \u2013  June 2010  (1 year) Hyderabad Area, India Designed and carried Pre silicon verification for a Low Drop out Regulator for Handheld applications. Implemented the \nschematic in Cadence. \nConverts external voltage (nominally 5.0V) to 3.30V regulated output capable of up to 125ma load current. \nAdditionally supplies external power for devices such as an optical interface chip, radio chip. Analog Engineering Intern Conexant July 2009  \u2013  June 2010  (1 year) Hyderabad Area, India Designed and carried Pre silicon verification for a Low Drop out Regulator for Handheld applications. Implemented the \nschematic in Cadence. \nConverts external voltage (nominally 5.0V) to 3.30V regulated output capable of up to 125ma load current. \nAdditionally supplies external power for devices such as an optical interface chip, radio chip. Skills C C++ Verilog Verilog-A Cadence Virtuoso LT SPICE HSPICE MATLAB TSPICE Perl Nanosim ModelSim NCSim Primetime DC Compiler Encounter VHDL Cadence Skill Perl Script SPICE liberate Analog VLSI See 8+ \u00a0 \u00a0 See less Skills  C C++ Verilog Verilog-A Cadence Virtuoso LT SPICE HSPICE MATLAB TSPICE Perl Nanosim ModelSim NCSim Primetime DC Compiler Encounter VHDL Cadence Skill Perl Script SPICE liberate Analog VLSI See 8+ \u00a0 \u00a0 See less C C++ Verilog Verilog-A Cadence Virtuoso LT SPICE HSPICE MATLAB TSPICE Perl Nanosim ModelSim NCSim Primetime DC Compiler Encounter VHDL Cadence Skill Perl Script SPICE liberate Analog VLSI See 8+ \u00a0 \u00a0 See less C C++ Verilog Verilog-A Cadence Virtuoso LT SPICE HSPICE MATLAB TSPICE Perl Nanosim ModelSim NCSim Primetime DC Compiler Encounter VHDL Cadence Skill Perl Script SPICE liberate Analog VLSI See 8+ \u00a0 \u00a0 See less Education University of Southern California M S,  Electrical Engineering 2010  \u2013 2012 Osmania University B E,  Electronics 2005  \u2013 2009 Narayana Junior College 2003  \u2013 2005 University of Southern California M S,  Electrical Engineering 2010  \u2013 2012 University of Southern California M S,  Electrical Engineering 2010  \u2013 2012 University of Southern California M S,  Electrical Engineering 2010  \u2013 2012 Osmania University B E,  Electronics 2005  \u2013 2009 Osmania University B E,  Electronics 2005  \u2013 2009 Osmania University B E,  Electronics 2005  \u2013 2009 Narayana Junior College 2003  \u2013 2005 Narayana Junior College 2003  \u2013 2005 Narayana Junior College 2003  \u2013 2005 Honors & Awards Additional Honors & Awards Gold Medal for excellence in Under Graduate Studies Additional Honors & Awards Gold Medal for excellence in Under Graduate Studies Additional Honors & Awards Gold Medal for excellence in Under Graduate Studies Additional Honors & Awards Gold Medal for excellence in Under Graduate Studies ", "Summary Physical Layout Design Engineer with a proven track record of success seeking \nan implementation position in an ASIC development group with a challenging \nwork environment and opportunities for success. Summary Physical Layout Design Engineer with a proven track record of success seeking \nan implementation position in an ASIC development group with a challenging \nwork environment and opportunities for success. Physical Layout Design Engineer with a proven track record of success seeking \nan implementation position in an ASIC development group with a challenging \nwork environment and opportunities for success. Physical Layout Design Engineer with a proven track record of success seeking \nan implementation position in an ASIC development group with a challenging \nwork environment and opportunities for success. Experience APR Circuit Design Engineer Intel Corporation February 2015  \u2013 Present (7 months) Hudson, MA RTL Layout Synthesis & Automatic Place and Route of cutting edge complex logic circuitry ASIC Senior Staff Design Engineer Toshiba July 2012  \u2013  August 2014  (2 years 2 months) Marlboro, MA PROFESSIONAL EXPERIENCE \nOperating Systems : Linux, UNIX, DOS, MS-WINDOWS, SUNOS. \nProgramming Languages : C ++, C, Perl, UNIX C-shell, Emacs. \nOther Languages : TCL, Verilog HDL, VHDL, SQL. \nASIC Design Tools : Synopsys Design Compiler, Synopsys Primetime, \nMagma Talus Physical Design Tool Suite,  \nSpringSoft Verdi Automated Digital Debug System,  \nSynopsys VCS, Cadence Verilog XL, \nMentor Graphics Modelsim/Questa Core Simulator, \nMentor Graphics System Verilog for Verification, \nToshiba\u2019s Proprietary Design Tools \n \n\u2022\tWork with customer to establish die pad layout and package pin out \n\u2022\tPerformed package substrate routing and verification and submitted prototype to foundry for  \nimplementation \n\u2022\tWorked with Japan colleagues to introduce ESD design analysis methodology to the design  \ncenter \n\u2022\tDocumented full package implementation for design review with foundry in Japan and  \npresented findings \n\u2022\tVet timing constraints with customer for timing driven layout \n\u2022\tFull chip and hierarchical block physical integration with custom and 3rd party IP and I/O cells \n(i.e. PLL, USB, ADC, DAC, ARM, PCI Express (PCIe), DDR, Serdes, SRAM, DRAM) \n\u2022\tParasitic timing extraction for post layout timing analysis using Synopsys Design Compiler \n\u2022\tAutomated Cadence/Celtic signal integrity analysis \n\u2022\tSerial simulation to verify scan chain setup/hold timing \n\u2022\tPerformed parallel simulations to fault grade chip and hierarchical block scan topology \n\u2022\tWrote test vectors to verify PLL spin up and VCO frequencies \n\u2022\tStimulate test benches, capture response, and debug \n\u2022\tInterface with customer to answer questions and offer solutions throughout design cycle \n\u2022\tCollaborate with Japanese and European colleagues on design IP and internal tool issues \n\u2022\tCollaborate with 3rd party tool vendors to resolve technical and tool issues ASIC Staff Design Engineer Toshiba July 2006  \u2013  July 2012  (6 years 1 month) Marlboro, MA Sr. Design Engineer Toshiba February 1999  \u2013  July 2006  (7 years 6 months) Marlboro, MA Design Engineer II Toshiba March 1997  \u2013  February 1999  (2 years) Wakefield, MA Design Engineer I Toshiba February 1996  \u2013  March 1997  (1 year 2 months) Wakefield, MA Engineering Technician Digital Equipment Corporation January 1985  \u2013  February 1996  (11 years 2 months) Marlboro, MA Positions held - Mechanical Inspector I, Engineering Technician I, II, III APR Circuit Design Engineer Intel Corporation February 2015  \u2013 Present (7 months) Hudson, MA RTL Layout Synthesis & Automatic Place and Route of cutting edge complex logic circuitry APR Circuit Design Engineer Intel Corporation February 2015  \u2013 Present (7 months) Hudson, MA RTL Layout Synthesis & Automatic Place and Route of cutting edge complex logic circuitry ASIC Senior Staff Design Engineer Toshiba July 2012  \u2013  August 2014  (2 years 2 months) Marlboro, MA PROFESSIONAL EXPERIENCE \nOperating Systems : Linux, UNIX, DOS, MS-WINDOWS, SUNOS. \nProgramming Languages : C ++, C, Perl, UNIX C-shell, Emacs. \nOther Languages : TCL, Verilog HDL, VHDL, SQL. \nASIC Design Tools : Synopsys Design Compiler, Synopsys Primetime, \nMagma Talus Physical Design Tool Suite,  \nSpringSoft Verdi Automated Digital Debug System,  \nSynopsys VCS, Cadence Verilog XL, \nMentor Graphics Modelsim/Questa Core Simulator, \nMentor Graphics System Verilog for Verification, \nToshiba\u2019s Proprietary Design Tools \n \n\u2022\tWork with customer to establish die pad layout and package pin out \n\u2022\tPerformed package substrate routing and verification and submitted prototype to foundry for  \nimplementation \n\u2022\tWorked with Japan colleagues to introduce ESD design analysis methodology to the design  \ncenter \n\u2022\tDocumented full package implementation for design review with foundry in Japan and  \npresented findings \n\u2022\tVet timing constraints with customer for timing driven layout \n\u2022\tFull chip and hierarchical block physical integration with custom and 3rd party IP and I/O cells \n(i.e. PLL, USB, ADC, DAC, ARM, PCI Express (PCIe), DDR, Serdes, SRAM, DRAM) \n\u2022\tParasitic timing extraction for post layout timing analysis using Synopsys Design Compiler \n\u2022\tAutomated Cadence/Celtic signal integrity analysis \n\u2022\tSerial simulation to verify scan chain setup/hold timing \n\u2022\tPerformed parallel simulations to fault grade chip and hierarchical block scan topology \n\u2022\tWrote test vectors to verify PLL spin up and VCO frequencies \n\u2022\tStimulate test benches, capture response, and debug \n\u2022\tInterface with customer to answer questions and offer solutions throughout design cycle \n\u2022\tCollaborate with Japanese and European colleagues on design IP and internal tool issues \n\u2022\tCollaborate with 3rd party tool vendors to resolve technical and tool issues ASIC Senior Staff Design Engineer Toshiba July 2012  \u2013  August 2014  (2 years 2 months) Marlboro, MA PROFESSIONAL EXPERIENCE \nOperating Systems : Linux, UNIX, DOS, MS-WINDOWS, SUNOS. \nProgramming Languages : C ++, C, Perl, UNIX C-shell, Emacs. \nOther Languages : TCL, Verilog HDL, VHDL, SQL. \nASIC Design Tools : Synopsys Design Compiler, Synopsys Primetime, \nMagma Talus Physical Design Tool Suite,  \nSpringSoft Verdi Automated Digital Debug System,  \nSynopsys VCS, Cadence Verilog XL, \nMentor Graphics Modelsim/Questa Core Simulator, \nMentor Graphics System Verilog for Verification, \nToshiba\u2019s Proprietary Design Tools \n \n\u2022\tWork with customer to establish die pad layout and package pin out \n\u2022\tPerformed package substrate routing and verification and submitted prototype to foundry for  \nimplementation \n\u2022\tWorked with Japan colleagues to introduce ESD design analysis methodology to the design  \ncenter \n\u2022\tDocumented full package implementation for design review with foundry in Japan and  \npresented findings \n\u2022\tVet timing constraints with customer for timing driven layout \n\u2022\tFull chip and hierarchical block physical integration with custom and 3rd party IP and I/O cells \n(i.e. PLL, USB, ADC, DAC, ARM, PCI Express (PCIe), DDR, Serdes, SRAM, DRAM) \n\u2022\tParasitic timing extraction for post layout timing analysis using Synopsys Design Compiler \n\u2022\tAutomated Cadence/Celtic signal integrity analysis \n\u2022\tSerial simulation to verify scan chain setup/hold timing \n\u2022\tPerformed parallel simulations to fault grade chip and hierarchical block scan topology \n\u2022\tWrote test vectors to verify PLL spin up and VCO frequencies \n\u2022\tStimulate test benches, capture response, and debug \n\u2022\tInterface with customer to answer questions and offer solutions throughout design cycle \n\u2022\tCollaborate with Japanese and European colleagues on design IP and internal tool issues \n\u2022\tCollaborate with 3rd party tool vendors to resolve technical and tool issues ASIC Staff Design Engineer Toshiba July 2006  \u2013  July 2012  (6 years 1 month) Marlboro, MA ASIC Staff Design Engineer Toshiba July 2006  \u2013  July 2012  (6 years 1 month) Marlboro, MA Sr. Design Engineer Toshiba February 1999  \u2013  July 2006  (7 years 6 months) Marlboro, MA Sr. Design Engineer Toshiba February 1999  \u2013  July 2006  (7 years 6 months) Marlboro, MA Design Engineer II Toshiba March 1997  \u2013  February 1999  (2 years) Wakefield, MA Design Engineer II Toshiba March 1997  \u2013  February 1999  (2 years) Wakefield, MA Design Engineer I Toshiba February 1996  \u2013  March 1997  (1 year 2 months) Wakefield, MA Design Engineer I Toshiba February 1996  \u2013  March 1997  (1 year 2 months) Wakefield, MA Engineering Technician Digital Equipment Corporation January 1985  \u2013  February 1996  (11 years 2 months) Marlboro, MA Positions held - Mechanical Inspector I, Engineering Technician I, II, III Engineering Technician Digital Equipment Corporation January 1985  \u2013  February 1996  (11 years 2 months) Marlboro, MA Positions held - Mechanical Inspector I, Engineering Technician I, II, III Skills ASIC Debugging Static Timing Analysis IC Hardware Architecture Semiconductors Simulations Verilog Engineering Physical Design DFT Testing TCL SystemVerilog Perl VHDL ARM PLL See 3+ \u00a0 \u00a0 See less Skills  ASIC Debugging Static Timing Analysis IC Hardware Architecture Semiconductors Simulations Verilog Engineering Physical Design DFT Testing TCL SystemVerilog Perl VHDL ARM PLL See 3+ \u00a0 \u00a0 See less ASIC Debugging Static Timing Analysis IC Hardware Architecture Semiconductors Simulations Verilog Engineering Physical Design DFT Testing TCL SystemVerilog Perl VHDL ARM PLL See 3+ \u00a0 \u00a0 See less ASIC Debugging Static Timing Analysis IC Hardware Architecture Semiconductors Simulations Verilog Engineering Physical Design DFT Testing TCL SystemVerilog Perl VHDL ARM PLL See 3+ \u00a0 \u00a0 See less Education Northeastern University Bachelor's Degree,  Computer Engineering Technology , Summa Cum Laude Northeastern University Bachelor's Degree,  Computer Engineering Technology , Summa Cum Laude Northeastern University Bachelor's Degree,  Computer Engineering Technology , Summa Cum Laude Northeastern University Bachelor's Degree,  Computer Engineering Technology , Summa Cum Laude ", "Skills Analog Circuit Design SoC Post Silicon Platforms and System... RTL Primetime Project Management Cross-functional Team... Skills  Analog Circuit Design SoC Post Silicon Platforms and System... RTL Primetime Project Management Cross-functional Team... Analog Circuit Design SoC Post Silicon Platforms and System... RTL Primetime Project Management Cross-functional Team... Analog Circuit Design SoC Post Silicon Platforms and System... RTL Primetime Project Management Cross-functional Team... ", "Summary Over 10 years of Industry & Research Experience in VLSI Design. My expertise spans across multiple domains in VLSI, including Physical design using Automated Place & Route (Synopsys DC/ICC), Static Timing Analysis (Prime Time), Power Delivery & Custom Circuit Design (Register File & SRAM).  \n \nPhysical Design: Block (partition) level design from RTL using Automatic Place & Route (APR) tool sets from Synopsys (Design Compiler, IC Compiler).  \nPhysical Verification: Static Timing Analysis using Prime Time, Noise and Reliability and Electrical Rule Check (ERC). \nCircuit Design: Memory arrays (Register Files, ROMs, SRAMs), Content-Addressable Memories (CAM) for high speed & low power CPUs. \nPower Delivery/ Power Management: Power Gate, IR drop analysis of power grids and optimization for robust power grid design, Level Shifter (LS) Circuit topology, LS insertion and control strategies.  Summary Over 10 years of Industry & Research Experience in VLSI Design. My expertise spans across multiple domains in VLSI, including Physical design using Automated Place & Route (Synopsys DC/ICC), Static Timing Analysis (Prime Time), Power Delivery & Custom Circuit Design (Register File & SRAM).  \n \nPhysical Design: Block (partition) level design from RTL using Automatic Place & Route (APR) tool sets from Synopsys (Design Compiler, IC Compiler).  \nPhysical Verification: Static Timing Analysis using Prime Time, Noise and Reliability and Electrical Rule Check (ERC). \nCircuit Design: Memory arrays (Register Files, ROMs, SRAMs), Content-Addressable Memories (CAM) for high speed & low power CPUs. \nPower Delivery/ Power Management: Power Gate, IR drop analysis of power grids and optimization for robust power grid design, Level Shifter (LS) Circuit topology, LS insertion and control strategies.  Over 10 years of Industry & Research Experience in VLSI Design. My expertise spans across multiple domains in VLSI, including Physical design using Automated Place & Route (Synopsys DC/ICC), Static Timing Analysis (Prime Time), Power Delivery & Custom Circuit Design (Register File & SRAM).  \n \nPhysical Design: Block (partition) level design from RTL using Automatic Place & Route (APR) tool sets from Synopsys (Design Compiler, IC Compiler).  \nPhysical Verification: Static Timing Analysis using Prime Time, Noise and Reliability and Electrical Rule Check (ERC). \nCircuit Design: Memory arrays (Register Files, ROMs, SRAMs), Content-Addressable Memories (CAM) for high speed & low power CPUs. \nPower Delivery/ Power Management: Power Gate, IR drop analysis of power grids and optimization for robust power grid design, Level Shifter (LS) Circuit topology, LS insertion and control strategies.  Over 10 years of Industry & Research Experience in VLSI Design. My expertise spans across multiple domains in VLSI, including Physical design using Automated Place & Route (Synopsys DC/ICC), Static Timing Analysis (Prime Time), Power Delivery & Custom Circuit Design (Register File & SRAM).  \n \nPhysical Design: Block (partition) level design from RTL using Automatic Place & Route (APR) tool sets from Synopsys (Design Compiler, IC Compiler).  \nPhysical Verification: Static Timing Analysis using Prime Time, Noise and Reliability and Electrical Rule Check (ERC). \nCircuit Design: Memory arrays (Register Files, ROMs, SRAMs), Content-Addressable Memories (CAM) for high speed & low power CPUs. \nPower Delivery/ Power Management: Power Gate, IR drop analysis of power grids and optimization for robust power grid design, Level Shifter (LS) Circuit topology, LS insertion and control strategies.  Experience Physical Design /Circuit Design Engineer Intel Corporation August 2007  \u2013 Present (8 years 1 month) San Francisco Bay Area Graduate Research Assistant Texas A&M University August 2004  \u2013  July 2007  (3 years) College Station Design Engineer Agere Systems India Pvt Ltd February 2003  \u2013  July 2004  (1 year 6 months) Bangalore Physical Design /Circuit Design Engineer Intel Corporation August 2007  \u2013 Present (8 years 1 month) San Francisco Bay Area Physical Design /Circuit Design Engineer Intel Corporation August 2007  \u2013 Present (8 years 1 month) San Francisco Bay Area Graduate Research Assistant Texas A&M University August 2004  \u2013  July 2007  (3 years) College Station Graduate Research Assistant Texas A&M University August 2004  \u2013  July 2007  (3 years) College Station Design Engineer Agere Systems India Pvt Ltd February 2003  \u2013  July 2004  (1 year 6 months) Bangalore Design Engineer Agere Systems India Pvt Ltd February 2003  \u2013  July 2004  (1 year 6 months) Bangalore Skills Physical Design VLSI Processors Low-power Design Circuit Design SRAM Microprocessors Power Management Low power Register File ROM VLSI CAD Power Delivery Layout ASIC Skills  Physical Design VLSI Processors Low-power Design Circuit Design SRAM Microprocessors Power Management Low power Register File ROM VLSI CAD Power Delivery Layout ASIC Physical Design VLSI Processors Low-power Design Circuit Design SRAM Microprocessors Power Management Low power Register File ROM VLSI CAD Power Delivery Layout ASIC Physical Design VLSI Processors Low-power Design Circuit Design SRAM Microprocessors Power Management Low power Register File ROM VLSI CAD Power Delivery Layout ASIC Education Texas A&M University Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 2004  \u2013 2008 Indian Institute of Technology, Bombay Master's degree,  Electrical and Electronics Engineering 2002  \u2013 2003 Texas A&M University Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 2004  \u2013 2008 Texas A&M University Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 2004  \u2013 2008 Texas A&M University Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 2004  \u2013 2008 Indian Institute of Technology, Bombay Master's degree,  Electrical and Electronics Engineering 2002  \u2013 2003 Indian Institute of Technology, Bombay Master's degree,  Electrical and Electronics Engineering 2002  \u2013 2003 Indian Institute of Technology, Bombay Master's degree,  Electrical and Electronics Engineering 2002  \u2013 2003 ", "Summary My passion to help improve people's living standards using computer technology led me to participate in research, design, development and implementation of Intel's leading edge single and many-core microprocessors in addition to several integrated circuits I designed and tested as a student researcher at Stanford University and as a co-op design engineer at Toshiba. I have done the design and physical implementation of several integrated circuit styles ranging from mixed-signal to custom and ASIC digital IPs including complex small signal cache arrays which gave me extensive experience and in-depth understanding of bringing a complicated VLSI system from an RTL code to production quality physical layout. \n \nI am proficient in numerous CAD tools ranging from static timing analysis tools like Tango and Primetime to layout implementation tools like Genesys and ICC. I have worked with many teams over the course of my career, as a supervisor, mentor or an individual contributor, and always been regarded as a great team player and leader with strong work ethics and high integrity. \n \nI am eager to leverage my expertise and keep learning more about new CAD tools and design methodologies to make a broader contribution to the next state-of-the-art SoC! \n \nKey Strengths: \n\u2022 Digital Circuit Design \u2022 Mixed-Signal IC Design\t\u2022 SRAM Memory Arrays \u2022 Logic Design\t \n\u2022 Logic Synthesis \u2022 RTL Design \u2022 RTL Coding \u2022 Synopsys Design Compiler \u2022 Static Timing Analysis \n\u2022 Synopsys IC Compiler \u2022 Synopsys Primetime \u2022 Place & Route \u2022 SoC \u2022 VLSI \u2022 IC \n\u2022 Register Files\t\u2022 Error Correction Code \u2022 Conformal LEC \u2022 Low-Power Design \n\u2022 ERC \u2022 Noise Analysis \u2022 Duet \u2022 Reliability Verification (RV) \u2022 Genesys \n\u2022 System Verilog \u2022 Perl \u2022 Verdi \u2022 Opus \u2022 Presto \u2022 Visio \u2022 PowerPoint  \n \n Summary My passion to help improve people's living standards using computer technology led me to participate in research, design, development and implementation of Intel's leading edge single and many-core microprocessors in addition to several integrated circuits I designed and tested as a student researcher at Stanford University and as a co-op design engineer at Toshiba. I have done the design and physical implementation of several integrated circuit styles ranging from mixed-signal to custom and ASIC digital IPs including complex small signal cache arrays which gave me extensive experience and in-depth understanding of bringing a complicated VLSI system from an RTL code to production quality physical layout. \n \nI am proficient in numerous CAD tools ranging from static timing analysis tools like Tango and Primetime to layout implementation tools like Genesys and ICC. I have worked with many teams over the course of my career, as a supervisor, mentor or an individual contributor, and always been regarded as a great team player and leader with strong work ethics and high integrity. \n \nI am eager to leverage my expertise and keep learning more about new CAD tools and design methodologies to make a broader contribution to the next state-of-the-art SoC! \n \nKey Strengths: \n\u2022 Digital Circuit Design \u2022 Mixed-Signal IC Design\t\u2022 SRAM Memory Arrays \u2022 Logic Design\t \n\u2022 Logic Synthesis \u2022 RTL Design \u2022 RTL Coding \u2022 Synopsys Design Compiler \u2022 Static Timing Analysis \n\u2022 Synopsys IC Compiler \u2022 Synopsys Primetime \u2022 Place & Route \u2022 SoC \u2022 VLSI \u2022 IC \n\u2022 Register Files\t\u2022 Error Correction Code \u2022 Conformal LEC \u2022 Low-Power Design \n\u2022 ERC \u2022 Noise Analysis \u2022 Duet \u2022 Reliability Verification (RV) \u2022 Genesys \n\u2022 System Verilog \u2022 Perl \u2022 Verdi \u2022 Opus \u2022 Presto \u2022 Visio \u2022 PowerPoint  \n \n My passion to help improve people's living standards using computer technology led me to participate in research, design, development and implementation of Intel's leading edge single and many-core microprocessors in addition to several integrated circuits I designed and tested as a student researcher at Stanford University and as a co-op design engineer at Toshiba. I have done the design and physical implementation of several integrated circuit styles ranging from mixed-signal to custom and ASIC digital IPs including complex small signal cache arrays which gave me extensive experience and in-depth understanding of bringing a complicated VLSI system from an RTL code to production quality physical layout. \n \nI am proficient in numerous CAD tools ranging from static timing analysis tools like Tango and Primetime to layout implementation tools like Genesys and ICC. I have worked with many teams over the course of my career, as a supervisor, mentor or an individual contributor, and always been regarded as a great team player and leader with strong work ethics and high integrity. \n \nI am eager to leverage my expertise and keep learning more about new CAD tools and design methodologies to make a broader contribution to the next state-of-the-art SoC! \n \nKey Strengths: \n\u2022 Digital Circuit Design \u2022 Mixed-Signal IC Design\t\u2022 SRAM Memory Arrays \u2022 Logic Design\t \n\u2022 Logic Synthesis \u2022 RTL Design \u2022 RTL Coding \u2022 Synopsys Design Compiler \u2022 Static Timing Analysis \n\u2022 Synopsys IC Compiler \u2022 Synopsys Primetime \u2022 Place & Route \u2022 SoC \u2022 VLSI \u2022 IC \n\u2022 Register Files\t\u2022 Error Correction Code \u2022 Conformal LEC \u2022 Low-Power Design \n\u2022 ERC \u2022 Noise Analysis \u2022 Duet \u2022 Reliability Verification (RV) \u2022 Genesys \n\u2022 System Verilog \u2022 Perl \u2022 Verdi \u2022 Opus \u2022 Presto \u2022 Visio \u2022 PowerPoint  \n \n My passion to help improve people's living standards using computer technology led me to participate in research, design, development and implementation of Intel's leading edge single and many-core microprocessors in addition to several integrated circuits I designed and tested as a student researcher at Stanford University and as a co-op design engineer at Toshiba. I have done the design and physical implementation of several integrated circuit styles ranging from mixed-signal to custom and ASIC digital IPs including complex small signal cache arrays which gave me extensive experience and in-depth understanding of bringing a complicated VLSI system from an RTL code to production quality physical layout. \n \nI am proficient in numerous CAD tools ranging from static timing analysis tools like Tango and Primetime to layout implementation tools like Genesys and ICC. I have worked with many teams over the course of my career, as a supervisor, mentor or an individual contributor, and always been regarded as a great team player and leader with strong work ethics and high integrity. \n \nI am eager to leverage my expertise and keep learning more about new CAD tools and design methodologies to make a broader contribution to the next state-of-the-art SoC! \n \nKey Strengths: \n\u2022 Digital Circuit Design \u2022 Mixed-Signal IC Design\t\u2022 SRAM Memory Arrays \u2022 Logic Design\t \n\u2022 Logic Synthesis \u2022 RTL Design \u2022 RTL Coding \u2022 Synopsys Design Compiler \u2022 Static Timing Analysis \n\u2022 Synopsys IC Compiler \u2022 Synopsys Primetime \u2022 Place & Route \u2022 SoC \u2022 VLSI \u2022 IC \n\u2022 Register Files\t\u2022 Error Correction Code \u2022 Conformal LEC \u2022 Low-Power Design \n\u2022 ERC \u2022 Noise Analysis \u2022 Duet \u2022 Reliability Verification (RV) \u2022 Genesys \n\u2022 System Verilog \u2022 Perl \u2022 Verdi \u2022 Opus \u2022 Presto \u2022 Visio \u2022 PowerPoint  \n \n Experience Senior Circuit Design Engineer Intel Corporation June 2012  \u2013 Present (3 years 3 months) Santa Clara, CA \u2022 Received department level award for developing tools and methodologies that enabled timing and layout checks on analog signals in DDR4 IO within logic synthesis tools such as ICC and Primetime and leading a team of engineers for faster design convergence utilizing these tools and methodologies.  \n\u2022 Completed training in Intel\u2019s ASIC design tools and received team level award for running logic, layout and reliability verification tasks for the synthesized logic of DDR4 which helped pull in tape-in date. \n\u2022 Designed mixed-signal custom structures like clock divider and equalizer starting with coding the RTL all the way to production quality. \n\u2022 Helped DDR4 silicon debug team root-cause silicon failures by running HSpice simulations on parts of synthesized logic and guided design engineers to implement fixes using logic synthesis tools. \n\u2022 Created the floor plan for core processor\u2019s L2 Cache including detailed wire-planning. Minimized its dimensions with careful memory array and data-path logic selection and placement to maximize number of cores in the final product. \n\u2022 Received department level award for creating a 2-Read/1-Write large signal register-cell array (RF) library and leading a team to utilize it in several memory arrays across full-chip which helped area savings of 5mm2 in the final chip. Completed logic, timing, noise, reliability verification and supervised layout implementation of several RFs for L1 Cache along with its custom data-path logic.  \n\u2022 Received team level award for improving the high-density 2-track RF library he created for a previous project for optimum speed and reliability in the new process technology while reducing area of each array by 15%. \n\u2022 Completed logic, timing, noise, reliability verification and supervised layout implementation of L2 Cache\u2019s largest 6-T SRAM cell arrays (SSAs) and their custom protection logic (ECC, Redundancy, Parity, etc.) along with several custom RFs and SSAs of processor\u2019s power management unit (PCU).  Senior Circuit Design Engineer Intel Corporation September 2009  \u2013  June 2012  (2 years 10 months) Santa Clara, CA Project: Knights Corner (Xeon Phi) \n\u2022 Special focus on design, tools and methodology for small-signal SRAM arrays (SSAs) and ECCs. \n\u2022 Received department level award for creating Intel\u2019s first custom 10-bit SECDED ECC for L2 Cache SSAs starting with its RTL coding all the way to final layout and tape-in. Final custom layout proved to be 40% smaller in area compared to a synthesized layout. \n\u2022 Received team level award and a promotion to next grade level for creating the floor plan and detailed wire-planning for core processor\u2019s L2 Cache and minimizing its dimensions with careful array and datapath logic placement to maximize number of cores in the final product. \n\u2022 Designed and completed logic, timing, noise, reliability verification and supervised layout implementation of L2 Cache\u2019s SSAs and its ECC logic along with several custom RFs of the core in addition to SSAs and their ECCs for Texture Sampler Unit. Utilized 2-track RF libraries his team created for the previous project to construct these custom RFs where area, timing and reliability were critical which makes SSA implementation impractical.  \n Circuit Design Engineer Intel Corporation July 2007  \u2013  September 2009  (2 years 3 months) Santa Clara, CA Project: Larrabee/Knights Ferry (GPU) \n\u2022 Specialized in high-density 1Read/1Write 2-track (vs. 4-track) RF and led the team of design engineers and mask designers to create a brand new library of decoders and slices for such arrays saving 40% area compared to regular RFs.  \n\u2022 Completed logic, timing, noise, reliability verification and supervised layout implementation of several custom RFs utilizing the 2-track cell library, whose production quality area beat the estimations by 15%, in addition to a custom 64-bit floating-point dynamic-CMOS multiplier for GPU\u2019s core processor and digital parts of several mixed-signal FUBs inside GPU\u2019s GDDR5 IO.  \n\u2022 Trained analog design engineers in tools and methodologies of digital circuit design to help pull-in GDDR5's tape-in schedule. \n\u2022 Received department level award for bringing a semi-custom, semi-synthesized IP to production quality in 3 months, half the projected completion time.  Circuit Design Engineer Intel Corporation July 1999  \u2013  July 2007  (8 years 1 month) Santa Clara, CA Projects: Pentium III & IV (Mobile and Desktop) \n\u2022 Specialized in dynamic logic circuit techniques, co-led the focus group which developed rule-sets for performance and reliability of such structures, introduced Set-Dominant Latches for smaller, faster, lower-clock-load circuits.  \n\u2022 Received a department level award for designing and completing logic, timing, noise, reliability verification and supervising layout implementation of custom high-speed, low-power data-path logic circuits, such as adders and comparators, including Intel\u2019s first low-power high-performance 72-bit Quaternary-Tree Adder starting with writing its RTL code. Published a paper in DTTC about this adder.  \n\u2022 Received another department level award and a promotion to next grade level to become a First-Line Manager of a medium sized tea after helping Pentium IV silicon debug efforts by mentoring a team of 7 design engineers and 9 mask designers on adder methodology, custom IP layout and timing solutions. The team fixed all silicon speed-paths in only 4 weeks. \n\u2022 Developed methodologies for Electrical Rule Checker (ERC) and Logical Equivalence Checker (LEC) tools, trained other engineers for these and ran audits for these tools across full-chip.  \n\u2022 Wrote scripts to insert low-leakage devices for power savings where timing was not critical which led to 25% power savings in his IPs.  \n\u2022 Led another focus group to develop Multiple-Input-Switching tool and methodology which helped significantly reduce silicon speed-path escapes. Circuit Design Engineer Toshiba June 1998  \u2013  September 1998  (4 months) Milpitas, CA \u2022 Studied and simulated Toshiba\u2019s ADC8B Half-Flash Analog-to-Digital Converter that had been implemented in 0.35um triple-metal single-poly TC220C technology for video applications. \n\u2022 Enhanced the performance of the fully differential chopper comparator, followed by a regenerative latch, to 50Msamples/second and the resolution to 10 bits by employing input series offset cancellation. \n\u2022 Refined the overall design for Toshiba\u2019s 0.25um triple-metal single-poly TC240 technology and verified the performance for the worst-case process corner for the final layout. Senior Circuit Design Engineer Intel Corporation June 2012  \u2013 Present (3 years 3 months) Santa Clara, CA \u2022 Received department level award for developing tools and methodologies that enabled timing and layout checks on analog signals in DDR4 IO within logic synthesis tools such as ICC and Primetime and leading a team of engineers for faster design convergence utilizing these tools and methodologies.  \n\u2022 Completed training in Intel\u2019s ASIC design tools and received team level award for running logic, layout and reliability verification tasks for the synthesized logic of DDR4 which helped pull in tape-in date. \n\u2022 Designed mixed-signal custom structures like clock divider and equalizer starting with coding the RTL all the way to production quality. \n\u2022 Helped DDR4 silicon debug team root-cause silicon failures by running HSpice simulations on parts of synthesized logic and guided design engineers to implement fixes using logic synthesis tools. \n\u2022 Created the floor plan for core processor\u2019s L2 Cache including detailed wire-planning. Minimized its dimensions with careful memory array and data-path logic selection and placement to maximize number of cores in the final product. \n\u2022 Received department level award for creating a 2-Read/1-Write large signal register-cell array (RF) library and leading a team to utilize it in several memory arrays across full-chip which helped area savings of 5mm2 in the final chip. Completed logic, timing, noise, reliability verification and supervised layout implementation of several RFs for L1 Cache along with its custom data-path logic.  \n\u2022 Received team level award for improving the high-density 2-track RF library he created for a previous project for optimum speed and reliability in the new process technology while reducing area of each array by 15%. \n\u2022 Completed logic, timing, noise, reliability verification and supervised layout implementation of L2 Cache\u2019s largest 6-T SRAM cell arrays (SSAs) and their custom protection logic (ECC, Redundancy, Parity, etc.) along with several custom RFs and SSAs of processor\u2019s power management unit (PCU).  Senior Circuit Design Engineer Intel Corporation June 2012  \u2013 Present (3 years 3 months) Santa Clara, CA \u2022 Received department level award for developing tools and methodologies that enabled timing and layout checks on analog signals in DDR4 IO within logic synthesis tools such as ICC and Primetime and leading a team of engineers for faster design convergence utilizing these tools and methodologies.  \n\u2022 Completed training in Intel\u2019s ASIC design tools and received team level award for running logic, layout and reliability verification tasks for the synthesized logic of DDR4 which helped pull in tape-in date. \n\u2022 Designed mixed-signal custom structures like clock divider and equalizer starting with coding the RTL all the way to production quality. \n\u2022 Helped DDR4 silicon debug team root-cause silicon failures by running HSpice simulations on parts of synthesized logic and guided design engineers to implement fixes using logic synthesis tools. \n\u2022 Created the floor plan for core processor\u2019s L2 Cache including detailed wire-planning. Minimized its dimensions with careful memory array and data-path logic selection and placement to maximize number of cores in the final product. \n\u2022 Received department level award for creating a 2-Read/1-Write large signal register-cell array (RF) library and leading a team to utilize it in several memory arrays across full-chip which helped area savings of 5mm2 in the final chip. Completed logic, timing, noise, reliability verification and supervised layout implementation of several RFs for L1 Cache along with its custom data-path logic.  \n\u2022 Received team level award for improving the high-density 2-track RF library he created for a previous project for optimum speed and reliability in the new process technology while reducing area of each array by 15%. \n\u2022 Completed logic, timing, noise, reliability verification and supervised layout implementation of L2 Cache\u2019s largest 6-T SRAM cell arrays (SSAs) and their custom protection logic (ECC, Redundancy, Parity, etc.) along with several custom RFs and SSAs of processor\u2019s power management unit (PCU).  Senior Circuit Design Engineer Intel Corporation September 2009  \u2013  June 2012  (2 years 10 months) Santa Clara, CA Project: Knights Corner (Xeon Phi) \n\u2022 Special focus on design, tools and methodology for small-signal SRAM arrays (SSAs) and ECCs. \n\u2022 Received department level award for creating Intel\u2019s first custom 10-bit SECDED ECC for L2 Cache SSAs starting with its RTL coding all the way to final layout and tape-in. Final custom layout proved to be 40% smaller in area compared to a synthesized layout. \n\u2022 Received team level award and a promotion to next grade level for creating the floor plan and detailed wire-planning for core processor\u2019s L2 Cache and minimizing its dimensions with careful array and datapath logic placement to maximize number of cores in the final product. \n\u2022 Designed and completed logic, timing, noise, reliability verification and supervised layout implementation of L2 Cache\u2019s SSAs and its ECC logic along with several custom RFs of the core in addition to SSAs and their ECCs for Texture Sampler Unit. Utilized 2-track RF libraries his team created for the previous project to construct these custom RFs where area, timing and reliability were critical which makes SSA implementation impractical.  \n Senior Circuit Design Engineer Intel Corporation September 2009  \u2013  June 2012  (2 years 10 months) Santa Clara, CA Project: Knights Corner (Xeon Phi) \n\u2022 Special focus on design, tools and methodology for small-signal SRAM arrays (SSAs) and ECCs. \n\u2022 Received department level award for creating Intel\u2019s first custom 10-bit SECDED ECC for L2 Cache SSAs starting with its RTL coding all the way to final layout and tape-in. Final custom layout proved to be 40% smaller in area compared to a synthesized layout. \n\u2022 Received team level award and a promotion to next grade level for creating the floor plan and detailed wire-planning for core processor\u2019s L2 Cache and minimizing its dimensions with careful array and datapath logic placement to maximize number of cores in the final product. \n\u2022 Designed and completed logic, timing, noise, reliability verification and supervised layout implementation of L2 Cache\u2019s SSAs and its ECC logic along with several custom RFs of the core in addition to SSAs and their ECCs for Texture Sampler Unit. Utilized 2-track RF libraries his team created for the previous project to construct these custom RFs where area, timing and reliability were critical which makes SSA implementation impractical.  \n Circuit Design Engineer Intel Corporation July 2007  \u2013  September 2009  (2 years 3 months) Santa Clara, CA Project: Larrabee/Knights Ferry (GPU) \n\u2022 Specialized in high-density 1Read/1Write 2-track (vs. 4-track) RF and led the team of design engineers and mask designers to create a brand new library of decoders and slices for such arrays saving 40% area compared to regular RFs.  \n\u2022 Completed logic, timing, noise, reliability verification and supervised layout implementation of several custom RFs utilizing the 2-track cell library, whose production quality area beat the estimations by 15%, in addition to a custom 64-bit floating-point dynamic-CMOS multiplier for GPU\u2019s core processor and digital parts of several mixed-signal FUBs inside GPU\u2019s GDDR5 IO.  \n\u2022 Trained analog design engineers in tools and methodologies of digital circuit design to help pull-in GDDR5's tape-in schedule. \n\u2022 Received department level award for bringing a semi-custom, semi-synthesized IP to production quality in 3 months, half the projected completion time.  Circuit Design Engineer Intel Corporation July 2007  \u2013  September 2009  (2 years 3 months) Santa Clara, CA Project: Larrabee/Knights Ferry (GPU) \n\u2022 Specialized in high-density 1Read/1Write 2-track (vs. 4-track) RF and led the team of design engineers and mask designers to create a brand new library of decoders and slices for such arrays saving 40% area compared to regular RFs.  \n\u2022 Completed logic, timing, noise, reliability verification and supervised layout implementation of several custom RFs utilizing the 2-track cell library, whose production quality area beat the estimations by 15%, in addition to a custom 64-bit floating-point dynamic-CMOS multiplier for GPU\u2019s core processor and digital parts of several mixed-signal FUBs inside GPU\u2019s GDDR5 IO.  \n\u2022 Trained analog design engineers in tools and methodologies of digital circuit design to help pull-in GDDR5's tape-in schedule. \n\u2022 Received department level award for bringing a semi-custom, semi-synthesized IP to production quality in 3 months, half the projected completion time.  Circuit Design Engineer Intel Corporation July 1999  \u2013  July 2007  (8 years 1 month) Santa Clara, CA Projects: Pentium III & IV (Mobile and Desktop) \n\u2022 Specialized in dynamic logic circuit techniques, co-led the focus group which developed rule-sets for performance and reliability of such structures, introduced Set-Dominant Latches for smaller, faster, lower-clock-load circuits.  \n\u2022 Received a department level award for designing and completing logic, timing, noise, reliability verification and supervising layout implementation of custom high-speed, low-power data-path logic circuits, such as adders and comparators, including Intel\u2019s first low-power high-performance 72-bit Quaternary-Tree Adder starting with writing its RTL code. Published a paper in DTTC about this adder.  \n\u2022 Received another department level award and a promotion to next grade level to become a First-Line Manager of a medium sized tea after helping Pentium IV silicon debug efforts by mentoring a team of 7 design engineers and 9 mask designers on adder methodology, custom IP layout and timing solutions. The team fixed all silicon speed-paths in only 4 weeks. \n\u2022 Developed methodologies for Electrical Rule Checker (ERC) and Logical Equivalence Checker (LEC) tools, trained other engineers for these and ran audits for these tools across full-chip.  \n\u2022 Wrote scripts to insert low-leakage devices for power savings where timing was not critical which led to 25% power savings in his IPs.  \n\u2022 Led another focus group to develop Multiple-Input-Switching tool and methodology which helped significantly reduce silicon speed-path escapes. Circuit Design Engineer Intel Corporation July 1999  \u2013  July 2007  (8 years 1 month) Santa Clara, CA Projects: Pentium III & IV (Mobile and Desktop) \n\u2022 Specialized in dynamic logic circuit techniques, co-led the focus group which developed rule-sets for performance and reliability of such structures, introduced Set-Dominant Latches for smaller, faster, lower-clock-load circuits.  \n\u2022 Received a department level award for designing and completing logic, timing, noise, reliability verification and supervising layout implementation of custom high-speed, low-power data-path logic circuits, such as adders and comparators, including Intel\u2019s first low-power high-performance 72-bit Quaternary-Tree Adder starting with writing its RTL code. Published a paper in DTTC about this adder.  \n\u2022 Received another department level award and a promotion to next grade level to become a First-Line Manager of a medium sized tea after helping Pentium IV silicon debug efforts by mentoring a team of 7 design engineers and 9 mask designers on adder methodology, custom IP layout and timing solutions. The team fixed all silicon speed-paths in only 4 weeks. \n\u2022 Developed methodologies for Electrical Rule Checker (ERC) and Logical Equivalence Checker (LEC) tools, trained other engineers for these and ran audits for these tools across full-chip.  \n\u2022 Wrote scripts to insert low-leakage devices for power savings where timing was not critical which led to 25% power savings in his IPs.  \n\u2022 Led another focus group to develop Multiple-Input-Switching tool and methodology which helped significantly reduce silicon speed-path escapes. Circuit Design Engineer Toshiba June 1998  \u2013  September 1998  (4 months) Milpitas, CA \u2022 Studied and simulated Toshiba\u2019s ADC8B Half-Flash Analog-to-Digital Converter that had been implemented in 0.35um triple-metal single-poly TC220C technology for video applications. \n\u2022 Enhanced the performance of the fully differential chopper comparator, followed by a regenerative latch, to 50Msamples/second and the resolution to 10 bits by employing input series offset cancellation. \n\u2022 Refined the overall design for Toshiba\u2019s 0.25um triple-metal single-poly TC240 technology and verified the performance for the worst-case process corner for the final layout. Circuit Design Engineer Toshiba June 1998  \u2013  September 1998  (4 months) Milpitas, CA \u2022 Studied and simulated Toshiba\u2019s ADC8B Half-Flash Analog-to-Digital Converter that had been implemented in 0.35um triple-metal single-poly TC220C technology for video applications. \n\u2022 Enhanced the performance of the fully differential chopper comparator, followed by a regenerative latch, to 50Msamples/second and the resolution to 10 bits by employing input series offset cancellation. \n\u2022 Refined the overall design for Toshiba\u2019s 0.25um triple-metal single-poly TC240 technology and verified the performance for the worst-case process corner for the final layout. Languages English Full professional proficiency Turkish Full professional proficiency Persian Elementary proficiency English Full professional proficiency Turkish Full professional proficiency Persian Elementary proficiency English Full professional proficiency Turkish Full professional proficiency Persian Elementary proficiency Full professional proficiency Full professional proficiency Elementary proficiency Skills Logic Design Logic Synthesis Integrated Circuit... Mixed-Signal IC Design RTL Design RTL Coding RTL Synthesis Presto SPICE Static Timing Analysis ASIC Synopsys Primetime Synopsys IC Compiler Synopsys Design Compiler TCL Low-power Design Small and Large Signal... Error Correction Verdi Place & Route Conformal LEC System Verilog ERC Tango Noise Analysis Duet Reliability... Genesys Cadence OPUS Perl Visio PowerPoint SoC IC VLSI Mixed Signal Circuit Design Semiconductors Microprocessors Simulations See 26+ \u00a0 \u00a0 See less Skills  Logic Design Logic Synthesis Integrated Circuit... Mixed-Signal IC Design RTL Design RTL Coding RTL Synthesis Presto SPICE Static Timing Analysis ASIC Synopsys Primetime Synopsys IC Compiler Synopsys Design Compiler TCL Low-power Design Small and Large Signal... Error Correction Verdi Place & Route Conformal LEC System Verilog ERC Tango Noise Analysis Duet Reliability... Genesys Cadence OPUS Perl Visio PowerPoint SoC IC VLSI Mixed Signal Circuit Design Semiconductors Microprocessors Simulations See 26+ \u00a0 \u00a0 See less Logic Design Logic Synthesis Integrated Circuit... Mixed-Signal IC Design RTL Design RTL Coding RTL Synthesis Presto SPICE Static Timing Analysis ASIC Synopsys Primetime Synopsys IC Compiler Synopsys Design Compiler TCL Low-power Design Small and Large Signal... Error Correction Verdi Place & Route Conformal LEC System Verilog ERC Tango Noise Analysis Duet Reliability... Genesys Cadence OPUS Perl Visio PowerPoint SoC IC VLSI Mixed Signal Circuit Design Semiconductors Microprocessors Simulations See 26+ \u00a0 \u00a0 See less Logic Design Logic Synthesis Integrated Circuit... Mixed-Signal IC Design RTL Design RTL Coding RTL Synthesis Presto SPICE Static Timing Analysis ASIC Synopsys Primetime Synopsys IC Compiler Synopsys Design Compiler TCL Low-power Design Small and Large Signal... Error Correction Verdi Place & Route Conformal LEC System Verilog ERC Tango Noise Analysis Duet Reliability... Genesys Cadence OPUS Perl Visio PowerPoint SoC IC VLSI Mixed Signal Circuit Design Semiconductors Microprocessors Simulations See 26+ \u00a0 \u00a0 See less Education Stanford University Master of Science (M.S.),  Electrical Engineering 1997  \u2013 1999 Emphasis: VLSI Systems, Design, Simulation, and Testing, Logic Design, Computer Architecture and Organization, Analog, Digital, and Mixed Signal ICs, Integrated Circuit Fabrication. \nProjects: 1-mW 20-MHz Voltage Comparator, 64-bit Segmented 2\u2019s Complement Parallel Multiplier For Multi-Media Applications, Parallel Multiplier with Programmable ROM Addressing for Pipelined FFT Processor  Orta Do\u011fu Teknik \u00dcniversitesi / Middle East Technical University Bachelor of Science (B.S.),  Electrical Engineering 1993  \u2013 1997 Emphasis:\tVLSI Circuit Design, Computer Hardware, Communications, and Solid State Devices. Stanford University Master of Science (M.S.),  Electrical Engineering 1997  \u2013 1999 Emphasis: VLSI Systems, Design, Simulation, and Testing, Logic Design, Computer Architecture and Organization, Analog, Digital, and Mixed Signal ICs, Integrated Circuit Fabrication. \nProjects: 1-mW 20-MHz Voltage Comparator, 64-bit Segmented 2\u2019s Complement Parallel Multiplier For Multi-Media Applications, Parallel Multiplier with Programmable ROM Addressing for Pipelined FFT Processor  Stanford University Master of Science (M.S.),  Electrical Engineering 1997  \u2013 1999 Emphasis: VLSI Systems, Design, Simulation, and Testing, Logic Design, Computer Architecture and Organization, Analog, Digital, and Mixed Signal ICs, Integrated Circuit Fabrication. \nProjects: 1-mW 20-MHz Voltage Comparator, 64-bit Segmented 2\u2019s Complement Parallel Multiplier For Multi-Media Applications, Parallel Multiplier with Programmable ROM Addressing for Pipelined FFT Processor  Stanford University Master of Science (M.S.),  Electrical Engineering 1997  \u2013 1999 Emphasis: VLSI Systems, Design, Simulation, and Testing, Logic Design, Computer Architecture and Organization, Analog, Digital, and Mixed Signal ICs, Integrated Circuit Fabrication. \nProjects: 1-mW 20-MHz Voltage Comparator, 64-bit Segmented 2\u2019s Complement Parallel Multiplier For Multi-Media Applications, Parallel Multiplier with Programmable ROM Addressing for Pipelined FFT Processor  Orta Do\u011fu Teknik \u00dcniversitesi / Middle East Technical University Bachelor of Science (B.S.),  Electrical Engineering 1993  \u2013 1997 Emphasis:\tVLSI Circuit Design, Computer Hardware, Communications, and Solid State Devices. Orta Do\u011fu Teknik \u00dcniversitesi / Middle East Technical University Bachelor of Science (B.S.),  Electrical Engineering 1993  \u2013 1997 Emphasis:\tVLSI Circuit Design, Computer Hardware, Communications, and Solid State Devices. Orta Do\u011fu Teknik \u00dcniversitesi / Middle East Technical University Bachelor of Science (B.S.),  Electrical Engineering 1993  \u2013 1997 Emphasis:\tVLSI Circuit Design, Computer Hardware, Communications, and Solid State Devices. ", "Skills Mixed Signal Analog Circuit Design PLL Circuit Design SoC CMOS IC DAC Analog Spectre Skills  Mixed Signal Analog Circuit Design PLL Circuit Design SoC CMOS IC DAC Analog Spectre Mixed Signal Analog Circuit Design PLL Circuit Design SoC CMOS IC DAC Analog Spectre Mixed Signal Analog Circuit Design PLL Circuit Design SoC CMOS IC DAC Analog Spectre ", "Experience Circuit Design Engineer Intel Corporation Circuit Design Engineer Intel Corporation Circuit Design Engineer Intel Corporation ", "Summary Extensive Graduate coursework in Digital VLSI aimed at gaining expertise in  \n->Low Power Circuit design techniques  \n->Performance optimization techniques \n->Static Timing Analysis \n->Physical Design \n->Worst case Power and Delay analysis for different Circuits \n \n \nAim : \nTo lead innovative designs for better semiconductor products and user experience.To design Ultra low power circuits for portable electronic devices. \nTo follow closely and help in tackling challenges emerging from miniaturization of silicon technology. \nTo follow closely the developments in Spintronics . \n \n \nSpecialties: Digital VLSI Design,Advanced Computer Architechture, Verilog ,HSPICE ,CADENCE Virtuoso. Summary Extensive Graduate coursework in Digital VLSI aimed at gaining expertise in  \n->Low Power Circuit design techniques  \n->Performance optimization techniques \n->Static Timing Analysis \n->Physical Design \n->Worst case Power and Delay analysis for different Circuits \n \n \nAim : \nTo lead innovative designs for better semiconductor products and user experience.To design Ultra low power circuits for portable electronic devices. \nTo follow closely and help in tackling challenges emerging from miniaturization of silicon technology. \nTo follow closely the developments in Spintronics . \n \n \nSpecialties: Digital VLSI Design,Advanced Computer Architechture, Verilog ,HSPICE ,CADENCE Virtuoso. Extensive Graduate coursework in Digital VLSI aimed at gaining expertise in  \n->Low Power Circuit design techniques  \n->Performance optimization techniques \n->Static Timing Analysis \n->Physical Design \n->Worst case Power and Delay analysis for different Circuits \n \n \nAim : \nTo lead innovative designs for better semiconductor products and user experience.To design Ultra low power circuits for portable electronic devices. \nTo follow closely and help in tackling challenges emerging from miniaturization of silicon technology. \nTo follow closely the developments in Spintronics . \n \n \nSpecialties: Digital VLSI Design,Advanced Computer Architechture, Verilog ,HSPICE ,CADENCE Virtuoso. Extensive Graduate coursework in Digital VLSI aimed at gaining expertise in  \n->Low Power Circuit design techniques  \n->Performance optimization techniques \n->Static Timing Analysis \n->Physical Design \n->Worst case Power and Delay analysis for different Circuits \n \n \nAim : \nTo lead innovative designs for better semiconductor products and user experience.To design Ultra low power circuits for portable electronic devices. \nTo follow closely and help in tackling challenges emerging from miniaturization of silicon technology. \nTo follow closely the developments in Spintronics . \n \n \nSpecialties: Digital VLSI Design,Advanced Computer Architechture, Verilog ,HSPICE ,CADENCE Virtuoso. Experience Digital Circuit Design Engineer Intel Corporation January 2015  \u2013 Present (8 months) Sacramento, California Area Circuit Design of CPU core component, Static timing analysis, Low power analysis/Optimization, Post-RTL to layout convergence, Logic Optimization Digital Circuit Design Engineer Intern Intel Corporation May 2014  \u2013  December 2014  (8 months) Sacramento, California Area I worked on Digital Circuit Design, Low Power Analysis,Static Timing Analysis, Monte Carlo Simulations and Logic Optimization, Speed Path Analysis post silicon. Graduate Student University of Minnesota September 2013  \u2013  December 2014  (1 year 4 months) Learning Low-power circuit design Techniques,Static Timing Analysis,Physical Design,Design Verification,RTL ,Architectural level optimisation Digital Investigation Engineer,Kindle Downloads Amazon.com August 2012  \u2013  June 2013  (11 months) Hyderabad Area, India Digital Circuit Design Engineer Intel Corporation January 2015  \u2013 Present (8 months) Sacramento, California Area Circuit Design of CPU core component, Static timing analysis, Low power analysis/Optimization, Post-RTL to layout convergence, Logic Optimization Digital Circuit Design Engineer Intel Corporation January 2015  \u2013 Present (8 months) Sacramento, California Area Circuit Design of CPU core component, Static timing analysis, Low power analysis/Optimization, Post-RTL to layout convergence, Logic Optimization Digital Circuit Design Engineer Intern Intel Corporation May 2014  \u2013  December 2014  (8 months) Sacramento, California Area I worked on Digital Circuit Design, Low Power Analysis,Static Timing Analysis, Monte Carlo Simulations and Logic Optimization, Speed Path Analysis post silicon. Digital Circuit Design Engineer Intern Intel Corporation May 2014  \u2013  December 2014  (8 months) Sacramento, California Area I worked on Digital Circuit Design, Low Power Analysis,Static Timing Analysis, Monte Carlo Simulations and Logic Optimization, Speed Path Analysis post silicon. Graduate Student University of Minnesota September 2013  \u2013  December 2014  (1 year 4 months) Learning Low-power circuit design Techniques,Static Timing Analysis,Physical Design,Design Verification,RTL ,Architectural level optimisation Graduate Student University of Minnesota September 2013  \u2013  December 2014  (1 year 4 months) Learning Low-power circuit design Techniques,Static Timing Analysis,Physical Design,Design Verification,RTL ,Architectural level optimisation Digital Investigation Engineer,Kindle Downloads Amazon.com August 2012  \u2013  June 2013  (11 months) Hyderabad Area, India Digital Investigation Engineer,Kindle Downloads Amazon.com August 2012  \u2013  June 2013  (11 months) Hyderabad Area, India Languages English Native or bilingual proficiency Hindi Native or bilingual proficiency Telugu Native or bilingual proficiency Tamil Limited working proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Telugu Native or bilingual proficiency Tamil Limited working proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Telugu Native or bilingual proficiency Tamil Limited working proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Limited working proficiency Skills Verilog Cadence Virtuoso VLSI VHDL SPICE C Circuit Design Static Timing Analysis Assembly Language Physical Design C++ Pspice Semiconductors Digital Circuit Design RTL Design Low-power Design Perl HSPICE Logic Synthesis Synopsys tools Timing Closure Low power circuit design Post silicon validation See 8+ \u00a0 \u00a0 See less Skills  Verilog Cadence Virtuoso VLSI VHDL SPICE C Circuit Design Static Timing Analysis Assembly Language Physical Design C++ Pspice Semiconductors Digital Circuit Design RTL Design Low-power Design Perl HSPICE Logic Synthesis Synopsys tools Timing Closure Low power circuit design Post silicon validation See 8+ \u00a0 \u00a0 See less Verilog Cadence Virtuoso VLSI VHDL SPICE C Circuit Design Static Timing Analysis Assembly Language Physical Design C++ Pspice Semiconductors Digital Circuit Design RTL Design Low-power Design Perl HSPICE Logic Synthesis Synopsys tools Timing Closure Low power circuit design Post silicon validation See 8+ \u00a0 \u00a0 See less Verilog Cadence Virtuoso VLSI VHDL SPICE C Circuit Design Static Timing Analysis Assembly Language Physical Design C++ Pspice Semiconductors Digital Circuit Design RTL Design Low-power Design Perl HSPICE Logic Synthesis Synopsys tools Timing Closure Low power circuit design Post silicon validation See 8+ \u00a0 \u00a0 See less Education University of Minnesota-Twin Cities Master of Science (MS),  Electrical Engineering(VLSI) , 3.8 2013  \u2013 2015 CVR College Of Engineering ,JNTU-H Bachelor of Engineering (BEng),  ELECTRONICS AND COMMUNICATIONS , Overall Percentage =80.1% 2008  \u2013 2012 p obul reddy public school 10th 2002  \u2013 2006 Activities and Societies:\u00a0 I was an active member at school with an above average academic performance and held important leadership roles at school.Won a lot of sports awards as well. University of Minnesota-Twin Cities Master of Science (MS),  Electrical Engineering(VLSI) , 3.8 2013  \u2013 2015 University of Minnesota-Twin Cities Master of Science (MS),  Electrical Engineering(VLSI) , 3.8 2013  \u2013 2015 University of Minnesota-Twin Cities Master of Science (MS),  Electrical Engineering(VLSI) , 3.8 2013  \u2013 2015 CVR College Of Engineering ,JNTU-H Bachelor of Engineering (BEng),  ELECTRONICS AND COMMUNICATIONS , Overall Percentage =80.1% 2008  \u2013 2012 CVR College Of Engineering ,JNTU-H Bachelor of Engineering (BEng),  ELECTRONICS AND COMMUNICATIONS , Overall Percentage =80.1% 2008  \u2013 2012 CVR College Of Engineering ,JNTU-H Bachelor of Engineering (BEng),  ELECTRONICS AND COMMUNICATIONS , Overall Percentage =80.1% 2008  \u2013 2012 p obul reddy public school 10th 2002  \u2013 2006 Activities and Societies:\u00a0 I was an active member at school with an above average academic performance and held important leadership roles at school.Won a lot of sports awards as well. p obul reddy public school 10th 2002  \u2013 2006 Activities and Societies:\u00a0 I was an active member at school with an above average academic performance and held important leadership roles at school.Won a lot of sports awards as well. p obul reddy public school 10th 2002  \u2013 2006 Activities and Societies:\u00a0 I was an active member at school with an above average academic performance and held important leadership roles at school.Won a lot of sports awards as well. Honors & Awards Intel Recognition Award Pradeep Majumder ,Senior Circuit Design Engineer January 2015 Weak small cells violations fixed and optimized. Circuit design Violations fixes and Optimization. Making and meeting commitments.  Intel Recognition Award Pradeep Majumder ,Senior Circuit Design Engineer January 2015 Weak small cells violations fixed and optimized. Circuit design Violations fixes and Optimization. Making and meeting commitments.  Intel Recognition Award Pradeep Majumder ,Senior Circuit Design Engineer January 2015 Weak small cells violations fixed and optimized. Circuit design Violations fixes and Optimization. Making and meeting commitments.  Intel Recognition Award Pradeep Majumder ,Senior Circuit Design Engineer January 2015 Weak small cells violations fixed and optimized. Circuit design Violations fixes and Optimization. Making and meeting commitments.  ", "Skills ASIC PLL EDA SoC Mixed Signal RTL design APR Static Timing Analysis Analog Circuit Design Cadence Virtuoso Perl Script TCL IC Circuit Design Skills  ASIC PLL EDA SoC Mixed Signal RTL design APR Static Timing Analysis Analog Circuit Design Cadence Virtuoso Perl Script TCL IC Circuit Design ASIC PLL EDA SoC Mixed Signal RTL design APR Static Timing Analysis Analog Circuit Design Cadence Virtuoso Perl Script TCL IC Circuit Design ASIC PLL EDA SoC Mixed Signal RTL design APR Static Timing Analysis Analog Circuit Design Cadence Virtuoso Perl Script TCL IC Circuit Design ", "Experience Post Silicon Debug Intel Corporation February 2015  \u2013 Present (7 months) Santa Clara Post Silicon Debug for Xeon Server, Feb 2015 - Present \nDebugged silicon speed paths and robustness issues, and worked with affected DE to proactively identify and fix silicon issues in design. \nAs a part of the post silicon debug team, drove most of backend related activities including all Focused Ion Beam (FIB) activities and mapping RTL to Schematic to Layout. \nSupported first silicon power on team. \n Sr. Circuit Design Engineer Intel Corporation February 2012  \u2013  February 2015  (3 years 1 month) Santa Clara Sr.Circuit Design Engineer for Xeon Server, Feb 2012 - Feb 2015 \nWorked for 14nm(1272) program process on the development of Xeon server. \nResponsible for participating in the efforts in establishing CAD and physical design methodologies (flow and tools development), methodologies and optimization methods, chip floor plan, timing closure, power, noise analysis and back-end verification. \nDesign BGF (Bubble Generator FIFO) blocks which is used to transfer signals/data between 2 clock domains running at different frequencies and power domains. \nSupervising group of Mask Designers to meet design requirement. \nSupervising and leading DP circuit designers to complete complicated manual circuit design. \nBlock design with logic synthesis and automated place and route tools. (Synopsys) \nResponsible for interfacing Back End Design Team and EBB team, register file design DA team, and feedbacks to increase efficiency on register file design. \n Sr. Circuit Design Engineer Intel Corporation February 2011  \u2013  February 2012  (1 year 1 month) Santa Clara Early Engagement for Xeon Server (codename :SKX PF), Feb 2011 - Feb 2012 \nWorked for 14nm process Path Finding on Xeon server. \nWorked closely with logic and architecture team to provide back-end recommendation and feedbacks to make final decision on various new features. \nWorked with Architecture/logic to come out optimal solution to minimize layout area growth. \nResponsible for designing new circuit designs and integrating with the existing network to provide reliable and safe solutions with optimum efficiency. \n Sr. Circuit Design Engineer Intel corporation September 2007  \u2013  February 2011  (3 years 6 months) Santa Clara Sr. Circuit Design Engineer for Xeon Server, Sep 2007 - Feb 2011 \nWorked for 32nm program process on the development of Xeon server, aka Sandy Bridge-EP. \nResponsible for designing uncore blocks, traditionally chipset block, from scratch.  \nLeading DP circuit designer to complete complicated manual circuit design, and responsible for the verification of CPU memory component blocks. \nDesign circuits and supervise mask designer for component blocks to meet back-end design requirements. \nDebug, fix, and validate pre silicon circuit issues and bugs. \nFully customized register file design. \n Circuit Design Engineer Intel Corporation May 2005  \u2013  September 2007  (2 years 5 months) Santa Clara Circuit Design Engineer for Mobile Microprocessor, Core 2 , May 2005 - Sep 2007 \nWorked for 45nm program process mobile microprocessors on the development of Core architecture. \nResponsible for designing memory components in MEM cluster. \nWorked with Section Timing Owner, drive timing optimization across MEM section.  \nResponsible for the manual digital circuit design and verification of CPU component blocks with register files. \nDesign circuits and supervise mask designer for IPs or sub-components to meet design requirement including timing analysis, formal equivalence verification and quality checks. \n Circuit Design Engineer Intel Corporation January 2003  \u2013  May 2005  (2 years 5 months) Santa Clara Circuit Design Engineer for Mobile Microprocessor, Core Duo, Jan 2003 - May 2005 \nWorked for Intel's first generation of 65nm process mobile microprocessors, based on Pentium M microarchitecture. \nResponsible for designing critical tristate Write Back bus design in EXE cluster. \nResponsible for section interconnect layout optimization to meet frequency target.  \nResponsible for the manual digital circuit design and verification of CPU component blocks. \nResponsible for maintaining programmable ROM Design flow using Perl script. \nDesign circuits to meet design requirement including timing analysis, formal equivalence verification and quality checks. \nDebug, fix, and validate pre silicon circuit issues and bugs. \n Jr. Circuit Design Engineer Intel Corporation October 2000  \u2013  December 2002  (2 years 3 months) Santa Clara Jr. Circuit Design Engineer for Itanium Server, Oct 2000 - Dec 2002 \nWorked for 130nm program on the development of Itanium server, a family of 64bit intel microprocessors. \nResponsible for the manual digital circuit design and verification of CPU component blocks contain register file. \nDebug, fix, and validate pre silicon circuit issues and bugs. \nRecommended solution to resolve problems of circuit designs.\u00a0 \nAssessed engineering designs and schematics for layouts.\u00a0 \n Post Silicon Debug Intel Corporation February 2015  \u2013 Present (7 months) Santa Clara Post Silicon Debug for Xeon Server, Feb 2015 - Present \nDebugged silicon speed paths and robustness issues, and worked with affected DE to proactively identify and fix silicon issues in design. \nAs a part of the post silicon debug team, drove most of backend related activities including all Focused Ion Beam (FIB) activities and mapping RTL to Schematic to Layout. \nSupported first silicon power on team. \n Post Silicon Debug Intel Corporation February 2015  \u2013 Present (7 months) Santa Clara Post Silicon Debug for Xeon Server, Feb 2015 - Present \nDebugged silicon speed paths and robustness issues, and worked with affected DE to proactively identify and fix silicon issues in design. \nAs a part of the post silicon debug team, drove most of backend related activities including all Focused Ion Beam (FIB) activities and mapping RTL to Schematic to Layout. \nSupported first silicon power on team. \n Sr. Circuit Design Engineer Intel Corporation February 2012  \u2013  February 2015  (3 years 1 month) Santa Clara Sr.Circuit Design Engineer for Xeon Server, Feb 2012 - Feb 2015 \nWorked for 14nm(1272) program process on the development of Xeon server. \nResponsible for participating in the efforts in establishing CAD and physical design methodologies (flow and tools development), methodologies and optimization methods, chip floor plan, timing closure, power, noise analysis and back-end verification. \nDesign BGF (Bubble Generator FIFO) blocks which is used to transfer signals/data between 2 clock domains running at different frequencies and power domains. \nSupervising group of Mask Designers to meet design requirement. \nSupervising and leading DP circuit designers to complete complicated manual circuit design. \nBlock design with logic synthesis and automated place and route tools. (Synopsys) \nResponsible for interfacing Back End Design Team and EBB team, register file design DA team, and feedbacks to increase efficiency on register file design. \n Sr. Circuit Design Engineer Intel Corporation February 2012  \u2013  February 2015  (3 years 1 month) Santa Clara Sr.Circuit Design Engineer for Xeon Server, Feb 2012 - Feb 2015 \nWorked for 14nm(1272) program process on the development of Xeon server. \nResponsible for participating in the efforts in establishing CAD and physical design methodologies (flow and tools development), methodologies and optimization methods, chip floor plan, timing closure, power, noise analysis and back-end verification. \nDesign BGF (Bubble Generator FIFO) blocks which is used to transfer signals/data between 2 clock domains running at different frequencies and power domains. \nSupervising group of Mask Designers to meet design requirement. \nSupervising and leading DP circuit designers to complete complicated manual circuit design. \nBlock design with logic synthesis and automated place and route tools. (Synopsys) \nResponsible for interfacing Back End Design Team and EBB team, register file design DA team, and feedbacks to increase efficiency on register file design. \n Sr. Circuit Design Engineer Intel Corporation February 2011  \u2013  February 2012  (1 year 1 month) Santa Clara Early Engagement for Xeon Server (codename :SKX PF), Feb 2011 - Feb 2012 \nWorked for 14nm process Path Finding on Xeon server. \nWorked closely with logic and architecture team to provide back-end recommendation and feedbacks to make final decision on various new features. \nWorked with Architecture/logic to come out optimal solution to minimize layout area growth. \nResponsible for designing new circuit designs and integrating with the existing network to provide reliable and safe solutions with optimum efficiency. \n Sr. Circuit Design Engineer Intel Corporation February 2011  \u2013  February 2012  (1 year 1 month) Santa Clara Early Engagement for Xeon Server (codename :SKX PF), Feb 2011 - Feb 2012 \nWorked for 14nm process Path Finding on Xeon server. \nWorked closely with logic and architecture team to provide back-end recommendation and feedbacks to make final decision on various new features. \nWorked with Architecture/logic to come out optimal solution to minimize layout area growth. \nResponsible for designing new circuit designs and integrating with the existing network to provide reliable and safe solutions with optimum efficiency. \n Sr. Circuit Design Engineer Intel corporation September 2007  \u2013  February 2011  (3 years 6 months) Santa Clara Sr. Circuit Design Engineer for Xeon Server, Sep 2007 - Feb 2011 \nWorked for 32nm program process on the development of Xeon server, aka Sandy Bridge-EP. \nResponsible for designing uncore blocks, traditionally chipset block, from scratch.  \nLeading DP circuit designer to complete complicated manual circuit design, and responsible for the verification of CPU memory component blocks. \nDesign circuits and supervise mask designer for component blocks to meet back-end design requirements. \nDebug, fix, and validate pre silicon circuit issues and bugs. \nFully customized register file design. \n Sr. Circuit Design Engineer Intel corporation September 2007  \u2013  February 2011  (3 years 6 months) Santa Clara Sr. Circuit Design Engineer for Xeon Server, Sep 2007 - Feb 2011 \nWorked for 32nm program process on the development of Xeon server, aka Sandy Bridge-EP. \nResponsible for designing uncore blocks, traditionally chipset block, from scratch.  \nLeading DP circuit designer to complete complicated manual circuit design, and responsible for the verification of CPU memory component blocks. \nDesign circuits and supervise mask designer for component blocks to meet back-end design requirements. \nDebug, fix, and validate pre silicon circuit issues and bugs. \nFully customized register file design. \n Circuit Design Engineer Intel Corporation May 2005  \u2013  September 2007  (2 years 5 months) Santa Clara Circuit Design Engineer for Mobile Microprocessor, Core 2 , May 2005 - Sep 2007 \nWorked for 45nm program process mobile microprocessors on the development of Core architecture. \nResponsible for designing memory components in MEM cluster. \nWorked with Section Timing Owner, drive timing optimization across MEM section.  \nResponsible for the manual digital circuit design and verification of CPU component blocks with register files. \nDesign circuits and supervise mask designer for IPs or sub-components to meet design requirement including timing analysis, formal equivalence verification and quality checks. \n Circuit Design Engineer Intel Corporation May 2005  \u2013  September 2007  (2 years 5 months) Santa Clara Circuit Design Engineer for Mobile Microprocessor, Core 2 , May 2005 - Sep 2007 \nWorked for 45nm program process mobile microprocessors on the development of Core architecture. \nResponsible for designing memory components in MEM cluster. \nWorked with Section Timing Owner, drive timing optimization across MEM section.  \nResponsible for the manual digital circuit design and verification of CPU component blocks with register files. \nDesign circuits and supervise mask designer for IPs or sub-components to meet design requirement including timing analysis, formal equivalence verification and quality checks. \n Circuit Design Engineer Intel Corporation January 2003  \u2013  May 2005  (2 years 5 months) Santa Clara Circuit Design Engineer for Mobile Microprocessor, Core Duo, Jan 2003 - May 2005 \nWorked for Intel's first generation of 65nm process mobile microprocessors, based on Pentium M microarchitecture. \nResponsible for designing critical tristate Write Back bus design in EXE cluster. \nResponsible for section interconnect layout optimization to meet frequency target.  \nResponsible for the manual digital circuit design and verification of CPU component blocks. \nResponsible for maintaining programmable ROM Design flow using Perl script. \nDesign circuits to meet design requirement including timing analysis, formal equivalence verification and quality checks. \nDebug, fix, and validate pre silicon circuit issues and bugs. \n Circuit Design Engineer Intel Corporation January 2003  \u2013  May 2005  (2 years 5 months) Santa Clara Circuit Design Engineer for Mobile Microprocessor, Core Duo, Jan 2003 - May 2005 \nWorked for Intel's first generation of 65nm process mobile microprocessors, based on Pentium M microarchitecture. \nResponsible for designing critical tristate Write Back bus design in EXE cluster. \nResponsible for section interconnect layout optimization to meet frequency target.  \nResponsible for the manual digital circuit design and verification of CPU component blocks. \nResponsible for maintaining programmable ROM Design flow using Perl script. \nDesign circuits to meet design requirement including timing analysis, formal equivalence verification and quality checks. \nDebug, fix, and validate pre silicon circuit issues and bugs. \n Jr. Circuit Design Engineer Intel Corporation October 2000  \u2013  December 2002  (2 years 3 months) Santa Clara Jr. Circuit Design Engineer for Itanium Server, Oct 2000 - Dec 2002 \nWorked for 130nm program on the development of Itanium server, a family of 64bit intel microprocessors. \nResponsible for the manual digital circuit design and verification of CPU component blocks contain register file. \nDebug, fix, and validate pre silicon circuit issues and bugs. \nRecommended solution to resolve problems of circuit designs.\u00a0 \nAssessed engineering designs and schematics for layouts.\u00a0 \n Jr. Circuit Design Engineer Intel Corporation October 2000  \u2013  December 2002  (2 years 3 months) Santa Clara Jr. Circuit Design Engineer for Itanium Server, Oct 2000 - Dec 2002 \nWorked for 130nm program on the development of Itanium server, a family of 64bit intel microprocessors. \nResponsible for the manual digital circuit design and verification of CPU component blocks contain register file. \nDebug, fix, and validate pre silicon circuit issues and bugs. \nRecommended solution to resolve problems of circuit designs.\u00a0 \nAssessed engineering designs and schematics for layouts.\u00a0 \n Skills Experience with VLSI... Experience in designing... Experience in spice... Experience in designing... Experience in physical... Expert on manual... Experience with logic... Familiarity with... Strong understanding of... Strong understanding of... Semiconductors Embedded Systems Skills  Experience with VLSI... Experience in designing... Experience in spice... Experience in designing... Experience in physical... Expert on manual... Experience with logic... Familiarity with... Strong understanding of... Strong understanding of... Semiconductors Embedded Systems Experience with VLSI... Experience in designing... Experience in spice... Experience in designing... Experience in physical... Expert on manual... Experience with logic... Familiarity with... Strong understanding of... Strong understanding of... Semiconductors Embedded Systems Experience with VLSI... Experience in designing... Experience in spice... Experience in designing... Experience in physical... Expert on manual... Experience with logic... Familiarity with... Strong understanding of... Strong understanding of... Semiconductors Embedded Systems Education University of Southern California Master of Science (M.S.),  Electrical and Electronics Engineering University of Southern California Master of Science (M.S.),  Electrical and Electronics Engineering University of Southern California Master of Science (M.S.),  Electrical and Electronics Engineering University of Southern California Master of Science (M.S.),  Electrical and Electronics Engineering ", "Summary Worked on Analog and Mixed signal circuit designs and Radio frequency IC designs and implementation.  \n \nUsed to environments like CADENCE,ADS, Goldengate, MATLAB and HSPICE.  \n \n \n \nDesired to become a R&D engineer in ANALOG circuit designs and develop myself with the organisation. \n \nSpecialties: Analog design, RF IC designs, mixed signal design and implementation. Summary Worked on Analog and Mixed signal circuit designs and Radio frequency IC designs and implementation.  \n \nUsed to environments like CADENCE,ADS, Goldengate, MATLAB and HSPICE.  \n \n \n \nDesired to become a R&D engineer in ANALOG circuit designs and develop myself with the organisation. \n \nSpecialties: Analog design, RF IC designs, mixed signal design and implementation. Worked on Analog and Mixed signal circuit designs and Radio frequency IC designs and implementation.  \n \nUsed to environments like CADENCE,ADS, Goldengate, MATLAB and HSPICE.  \n \n \n \nDesired to become a R&D engineer in ANALOG circuit designs and develop myself with the organisation. \n \nSpecialties: Analog design, RF IC designs, mixed signal design and implementation. Worked on Analog and Mixed signal circuit designs and Radio frequency IC designs and implementation.  \n \nUsed to environments like CADENCE,ADS, Goldengate, MATLAB and HSPICE.  \n \n \n \nDesired to become a R&D engineer in ANALOG circuit designs and develop myself with the organisation. \n \nSpecialties: Analog design, RF IC designs, mixed signal design and implementation. Experience Circuit Design Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Bengaluru Area, India AMS Circuit Design Engineer Adventura Technologies February 2012  \u2013  May 2014  (2 years 4 months) Bengaluru Area, India working on Analog Design and verification for USB, DPHY and MPHY IP Transceivers. Circuit Design Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Bengaluru Area, India Circuit Design Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Bengaluru Area, India AMS Circuit Design Engineer Adventura Technologies February 2012  \u2013  May 2014  (2 years 4 months) Bengaluru Area, India working on Analog Design and verification for USB, DPHY and MPHY IP Transceivers. AMS Circuit Design Engineer Adventura Technologies February 2012  \u2013  May 2014  (2 years 4 months) Bengaluru Area, India working on Analog Design and verification for USB, DPHY and MPHY IP Transceivers. Skills IC Analog RF Mixed Signal VLSI Spectre Cadence Virtuoso Analog Design Semiconductors Agilent ADS RF design LNA BiCMOS PLL CMOS Analog Circuit Design Layout See 2+ \u00a0 \u00a0 See less Skills  IC Analog RF Mixed Signal VLSI Spectre Cadence Virtuoso Analog Design Semiconductors Agilent ADS RF design LNA BiCMOS PLL CMOS Analog Circuit Design Layout See 2+ \u00a0 \u00a0 See less IC Analog RF Mixed Signal VLSI Spectre Cadence Virtuoso Analog Design Semiconductors Agilent ADS RF design LNA BiCMOS PLL CMOS Analog Circuit Design Layout See 2+ \u00a0 \u00a0 See less IC Analog RF Mixed Signal VLSI Spectre Cadence Virtuoso Analog Design Semiconductors Agilent ADS RF design LNA BiCMOS PLL CMOS Analog Circuit Design Layout See 2+ \u00a0 \u00a0 See less Education Link\u00f6pings universitet Masters,  Communication Electronics 2009  \u2013 2011 The Institute of Technology at Link\u00f6ping University Msc,  Communication Electronics 2009  \u2013 2011 Anna University Bachelor's,  Electronics and Communication 2005  \u2013 2009 Link\u00f6pings universitet Masters,  Communication Electronics 2009  \u2013 2011 Link\u00f6pings universitet Masters,  Communication Electronics 2009  \u2013 2011 Link\u00f6pings universitet Masters,  Communication Electronics 2009  \u2013 2011 The Institute of Technology at Link\u00f6ping University Msc,  Communication Electronics 2009  \u2013 2011 The Institute of Technology at Link\u00f6ping University Msc,  Communication Electronics 2009  \u2013 2011 The Institute of Technology at Link\u00f6ping University Msc,  Communication Electronics 2009  \u2013 2011 Anna University Bachelor's,  Electronics and Communication 2005  \u2013 2009 Anna University Bachelor's,  Electronics and Communication 2005  \u2013 2009 Anna University Bachelor's,  Electronics and Communication 2005  \u2013 2009 ", "Experience Circuit Design Engineer Intel Corporation June 2003  \u2013 Present (12 years 3 months) Circuit Design Engineer Intel Corporation June 2003  \u2013 Present (12 years 3 months) Circuit Design Engineer Intel Corporation June 2003  \u2013 Present (12 years 3 months) Skills Verilog Circuit Design Analog Circuit Design Semiconductors ASIC IC SoC Debugging Low-power Design Analog VLSI FPGA RTL design Static Timing Analysis SystemVerilog Cadence Virtuoso PCIe Physical Design PLL See 4+ \u00a0 \u00a0 See less Skills  Verilog Circuit Design Analog Circuit Design Semiconductors ASIC IC SoC Debugging Low-power Design Analog VLSI FPGA RTL design Static Timing Analysis SystemVerilog Cadence Virtuoso PCIe Physical Design PLL See 4+ \u00a0 \u00a0 See less Verilog Circuit Design Analog Circuit Design Semiconductors ASIC IC SoC Debugging Low-power Design Analog VLSI FPGA RTL design Static Timing Analysis SystemVerilog Cadence Virtuoso PCIe Physical Design PLL See 4+ \u00a0 \u00a0 See less Verilog Circuit Design Analog Circuit Design Semiconductors ASIC IC SoC Debugging Low-power Design Analog VLSI FPGA RTL design Static Timing Analysis SystemVerilog Cadence Virtuoso PCIe Physical Design PLL See 4+ \u00a0 \u00a0 See less Education Gonzaga University Bachelor of Science,  Computer Engineering 1999  \u2013 2003 Gonzaga University Bachelor of Science,  Computer Engineering 1999  \u2013 2003 Gonzaga University Bachelor of Science,  Computer Engineering 1999  \u2013 2003 Gonzaga University Bachelor of Science,  Computer Engineering 1999  \u2013 2003 ", "Experience Research Assistant & Teaching Assistant Electrical Engineering Iowa State University August 2011  \u2013 Present (4 years 1 month) Ames, Iowa, USA I am designing and implementing power supply independent, highly linear CMOS temperature sensors using Cadence. \n \nReliability modeling for metal interconnection under different time variant stress. Also the effect of temperature gradient is observed.  \n \nMOSFET mismatch modeling based on process parameters. \n \nMOSFET drain current modeling in moderate inversion. R & D Circuit Design Engineer Intel Corporation March 2015  \u2013 Present (6 months) Portland, Oregon Area Research Assistant & Teaching Assistant Electrical Engineering Iowa State University August 2011  \u2013 Present (4 years 1 month) Ames, Iowa, USA I am designing and implementing power supply independent, highly linear CMOS temperature sensors using Cadence. \n \nReliability modeling for metal interconnection under different time variant stress. Also the effect of temperature gradient is observed.  \n \nMOSFET mismatch modeling based on process parameters. \n \nMOSFET drain current modeling in moderate inversion. Research Assistant & Teaching Assistant Electrical Engineering Iowa State University August 2011  \u2013 Present (4 years 1 month) Ames, Iowa, USA I am designing and implementing power supply independent, highly linear CMOS temperature sensors using Cadence. \n \nReliability modeling for metal interconnection under different time variant stress. Also the effect of temperature gradient is observed.  \n \nMOSFET mismatch modeling based on process parameters. \n \nMOSFET drain current modeling in moderate inversion. R & D Circuit Design Engineer Intel Corporation March 2015  \u2013 Present (6 months) Portland, Oregon Area R & D Circuit Design Engineer Intel Corporation March 2015  \u2013 Present (6 months) Portland, Oregon Area Skills Analog and Mixed Signal... Reliability Engineering MEMS Skills  Analog and Mixed Signal... Reliability Engineering MEMS Analog and Mixed Signal... Reliability Engineering MEMS Analog and Mixed Signal... Reliability Engineering MEMS Education Iowa State University Master of Science (MS) & Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 2011 IIT Kharagpur Master's degree,  Electrical , Electronics and Communications Engineering West Bengal University of Technology Bachelor's degree,  Electronics and Instrumentation Engineering Iowa State University Master of Science (MS) & Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 2011 Iowa State University Master of Science (MS) & Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 2011 Iowa State University Master of Science (MS) & Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 2011 IIT Kharagpur Master's degree,  Electrical , Electronics and Communications Engineering IIT Kharagpur Master's degree,  Electrical , Electronics and Communications Engineering IIT Kharagpur Master's degree,  Electrical , Electronics and Communications Engineering West Bengal University of Technology Bachelor's degree,  Electronics and Instrumentation Engineering West Bengal University of Technology Bachelor's degree,  Electronics and Instrumentation Engineering West Bengal University of Technology Bachelor's degree,  Electronics and Instrumentation Engineering ", "Experience Analog Circuit Design Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Israel Signal Integrity Engineer Intel Corporation March 2009  \u2013  June 2014  (5 years 4 months) Wireless Technical support Bezeq 2006  \u2013  2007  (1 year) Analog Circuit Design Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Israel Analog Circuit Design Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Israel Signal Integrity Engineer Intel Corporation March 2009  \u2013  June 2014  (5 years 4 months) Signal Integrity Engineer Intel Corporation March 2009  \u2013  June 2014  (5 years 4 months) Wireless Technical support Bezeq 2006  \u2013  2007  (1 year) Wireless Technical support Bezeq 2006  \u2013  2007  (1 year) Skills Matlab VHDL Signal Processing Image Processing Linux Risk Assessment Pspice Signal Integrity High Speed Design VLSI PCB design Circuit Design FPGA Hardware Architecture Analog ModelSim Cadence Virtuoso PSpice Analog Circuit Design See 4+ \u00a0 \u00a0 See less Skills  Matlab VHDL Signal Processing Image Processing Linux Risk Assessment Pspice Signal Integrity High Speed Design VLSI PCB design Circuit Design FPGA Hardware Architecture Analog ModelSim Cadence Virtuoso PSpice Analog Circuit Design See 4+ \u00a0 \u00a0 See less Matlab VHDL Signal Processing Image Processing Linux Risk Assessment Pspice Signal Integrity High Speed Design VLSI PCB design Circuit Design FPGA Hardware Architecture Analog ModelSim Cadence Virtuoso PSpice Analog Circuit Design See 4+ \u00a0 \u00a0 See less Matlab VHDL Signal Processing Image Processing Linux Risk Assessment Pspice Signal Integrity High Speed Design VLSI PCB design Circuit Design FPGA Hardware Architecture Analog ModelSim Cadence Virtuoso PSpice Analog Circuit Design See 4+ \u00a0 \u00a0 See less Education Technion-Machon Technologi Le' Israel B.Sc,  Electrical Engineering 2007  \u2013 2011 Specialized at Signal Processing, NanoElectronics, Communication Systems Army Middle School Technion-Machon Technologi Le' Israel B.Sc,  Electrical Engineering 2007  \u2013 2011 Specialized at Signal Processing, NanoElectronics, Communication Systems Technion-Machon Technologi Le' Israel B.Sc,  Electrical Engineering 2007  \u2013 2011 Specialized at Signal Processing, NanoElectronics, Communication Systems Technion-Machon Technologi Le' Israel B.Sc,  Electrical Engineering 2007  \u2013 2011 Specialized at Signal Processing, NanoElectronics, Communication Systems Army Army Army Middle School Middle School Middle School ", "Experience Analog Circuit Design Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Mixed Signal Circuit Design Engineer  \n- Low power USB2 transceiver design: oversampling flops, squelch circuit, Behavioral model, RTL validation. FA Engineer Intel November 2005  \u2013  July 2011  (5 years 9 months) RF Silicon Validation Engineer (2007 to 2010) \n-Expertise in RF measurement techniques: PLL Frequency Synthesizer, RX, TX and Baseband measurements. \n-RF Tests and Measurement Instrument knowledge: Spectrum Analyzer, VNA, Osciloscopes, VSG etc. \n-In depth knowledge in RF Transceiver architecture. \n-Lead first RF SV capability setup in PG for multi communication device through remote engagement with division. The setup has enabled cost reduction replacing conventional RF testing using costly RF testers. A paper has been accepted on this project in Intel Malaysia Technical Symposium. \n \nCircuit Fault Isolation Engineer (2005 to 2007)  \n- Responsible to identify the root cause of Network and Communication device and package failures by performing intensive circuit and layout analysis using tools such as Vanguard Testers, IREM. \n- Drive and recommend solutions to product and process engineering after identifying the failure root cause to improve HVM yield. \n-Drive quality and reliability engineers on the risk of the device failures involved to manufacturing PRQ plans and recommend risk mitigation plans Analog Circuit Design Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Mixed Signal Circuit Design Engineer  \n- Low power USB2 transceiver design: oversampling flops, squelch circuit, Behavioral model, RTL validation. Analog Circuit Design Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Mixed Signal Circuit Design Engineer  \n- Low power USB2 transceiver design: oversampling flops, squelch circuit, Behavioral model, RTL validation. FA Engineer Intel November 2005  \u2013  July 2011  (5 years 9 months) RF Silicon Validation Engineer (2007 to 2010) \n-Expertise in RF measurement techniques: PLL Frequency Synthesizer, RX, TX and Baseband measurements. \n-RF Tests and Measurement Instrument knowledge: Spectrum Analyzer, VNA, Osciloscopes, VSG etc. \n-In depth knowledge in RF Transceiver architecture. \n-Lead first RF SV capability setup in PG for multi communication device through remote engagement with division. The setup has enabled cost reduction replacing conventional RF testing using costly RF testers. A paper has been accepted on this project in Intel Malaysia Technical Symposium. \n \nCircuit Fault Isolation Engineer (2005 to 2007)  \n- Responsible to identify the root cause of Network and Communication device and package failures by performing intensive circuit and layout analysis using tools such as Vanguard Testers, IREM. \n- Drive and recommend solutions to product and process engineering after identifying the failure root cause to improve HVM yield. \n-Drive quality and reliability engineers on the risk of the device failures involved to manufacturing PRQ plans and recommend risk mitigation plans FA Engineer Intel November 2005  \u2013  July 2011  (5 years 9 months) RF Silicon Validation Engineer (2007 to 2010) \n-Expertise in RF measurement techniques: PLL Frequency Synthesizer, RX, TX and Baseband measurements. \n-RF Tests and Measurement Instrument knowledge: Spectrum Analyzer, VNA, Osciloscopes, VSG etc. \n-In depth knowledge in RF Transceiver architecture. \n-Lead first RF SV capability setup in PG for multi communication device through remote engagement with division. The setup has enabled cost reduction replacing conventional RF testing using costly RF testers. A paper has been accepted on this project in Intel Malaysia Technical Symposium. \n \nCircuit Fault Isolation Engineer (2005 to 2007)  \n- Responsible to identify the root cause of Network and Communication device and package failures by performing intensive circuit and layout analysis using tools such as Vanguard Testers, IREM. \n- Drive and recommend solutions to product and process engineering after identifying the failure root cause to improve HVM yield. \n-Drive quality and reliability engineers on the risk of the device failures involved to manufacturing PRQ plans and recommend risk mitigation plans Education Multimedia University Master of Engineering (MEng) 2010  \u2013 2013 The University of Sheffield Bachelor of Engineering (BEng) (Honours),  Electrical & Electronic Engineering 2002  \u2013 2005 Multimedia University Master of Engineering (MEng) 2010  \u2013 2013 Multimedia University Master of Engineering (MEng) 2010  \u2013 2013 Multimedia University Master of Engineering (MEng) 2010  \u2013 2013 The University of Sheffield Bachelor of Engineering (BEng) (Honours),  Electrical & Electronic Engineering 2002  \u2013 2005 The University of Sheffield Bachelor of Engineering (BEng) (Honours),  Electrical & Electronic Engineering 2002  \u2013 2005 The University of Sheffield Bachelor of Engineering (BEng) (Honours),  Electrical & Electronic Engineering 2002  \u2013 2005 ", "Experience Circuit Design Engineer Intel Corporation June 2008  \u2013 Present (7 years 3 months) Custom and semi-custom high performance low power circuit designer for X86 microprocessor and Atom-SOC products. Main focus is on embedded register file design and SSA(Small-Signal SRAM array) design on leading edge technology process nodes (22nm and 14nm Intel logic process). Design efforts are on timing-critical circuit blocks and large on-chip memory array. Significant efforts are on circuit performance, low active-power and low leakage-power design. Also worked on high performance SRAM design for graphics IP used in SOC products. Statistical analysis for SRAM read and write margin in advanced process nodes. Circuit technology analysis for SRAM and Register File read/write margin improvement at 22nm/14nm. Circuit Design Engineer Texas Instruments June 2006  \u2013  June 2008  (2 years 1 month) Custom and semi-custom timing critical embedded register file design on ARM Cortex A8 CPU core for OMAP application processor on 65nm and 45nm process nodes. Custom Circuit Design Engineer Intel Corporation April 1996  \u2013  June 2006  (10 years 3 months) Portland Oregon and Austin,TX Worked on X86 microprocess design and communication SOC products. Main efforts are on design methodology development for large embeded memory array, design implementations for large memory array (L2 cache), large multi-ported register file (floating-point register file), clocking methodology for static timing analysis, clock duty-cycle deskew for high performance circuit. Senior Device Engineer Intel Corporation November 1993  \u2013  April 1996  (2 years 6 months) Portland, Oregon Area Senior device engineer at Intel Portland Technology Development. Main work include the transistor development for 0.35um/0.25um process node and early transistor definition for 0.18um process node.  \n \nAlso worked on transistor spice modeling and transistor performance benchmark to determine the X86 microprocessor frequency target. Circuit Design Engineer Intel Corporation June 2008  \u2013 Present (7 years 3 months) Custom and semi-custom high performance low power circuit designer for X86 microprocessor and Atom-SOC products. Main focus is on embedded register file design and SSA(Small-Signal SRAM array) design on leading edge technology process nodes (22nm and 14nm Intel logic process). Design efforts are on timing-critical circuit blocks and large on-chip memory array. Significant efforts are on circuit performance, low active-power and low leakage-power design. Also worked on high performance SRAM design for graphics IP used in SOC products. Statistical analysis for SRAM read and write margin in advanced process nodes. Circuit technology analysis for SRAM and Register File read/write margin improvement at 22nm/14nm. Circuit Design Engineer Intel Corporation June 2008  \u2013 Present (7 years 3 months) Custom and semi-custom high performance low power circuit designer for X86 microprocessor and Atom-SOC products. Main focus is on embedded register file design and SSA(Small-Signal SRAM array) design on leading edge technology process nodes (22nm and 14nm Intel logic process). Design efforts are on timing-critical circuit blocks and large on-chip memory array. Significant efforts are on circuit performance, low active-power and low leakage-power design. Also worked on high performance SRAM design for graphics IP used in SOC products. Statistical analysis for SRAM read and write margin in advanced process nodes. Circuit technology analysis for SRAM and Register File read/write margin improvement at 22nm/14nm. Circuit Design Engineer Texas Instruments June 2006  \u2013  June 2008  (2 years 1 month) Custom and semi-custom timing critical embedded register file design on ARM Cortex A8 CPU core for OMAP application processor on 65nm and 45nm process nodes. Circuit Design Engineer Texas Instruments June 2006  \u2013  June 2008  (2 years 1 month) Custom and semi-custom timing critical embedded register file design on ARM Cortex A8 CPU core for OMAP application processor on 65nm and 45nm process nodes. Custom Circuit Design Engineer Intel Corporation April 1996  \u2013  June 2006  (10 years 3 months) Portland Oregon and Austin,TX Worked on X86 microprocess design and communication SOC products. Main efforts are on design methodology development for large embeded memory array, design implementations for large memory array (L2 cache), large multi-ported register file (floating-point register file), clocking methodology for static timing analysis, clock duty-cycle deskew for high performance circuit. Custom Circuit Design Engineer Intel Corporation April 1996  \u2013  June 2006  (10 years 3 months) Portland Oregon and Austin,TX Worked on X86 microprocess design and communication SOC products. Main efforts are on design methodology development for large embeded memory array, design implementations for large memory array (L2 cache), large multi-ported register file (floating-point register file), clocking methodology for static timing analysis, clock duty-cycle deskew for high performance circuit. Senior Device Engineer Intel Corporation November 1993  \u2013  April 1996  (2 years 6 months) Portland, Oregon Area Senior device engineer at Intel Portland Technology Development. Main work include the transistor development for 0.35um/0.25um process node and early transistor definition for 0.18um process node.  \n \nAlso worked on transistor spice modeling and transistor performance benchmark to determine the X86 microprocessor frequency target. Senior Device Engineer Intel Corporation November 1993  \u2013  April 1996  (2 years 6 months) Portland, Oregon Area Senior device engineer at Intel Portland Technology Development. Main work include the transistor development for 0.35um/0.25um process node and early transistor definition for 0.18um process node.  \n \nAlso worked on transistor spice modeling and transistor performance benchmark to determine the X86 microprocessor frequency target. Skills SRAM Static Timing Analysis SoC Processors Circuit Design VLSI Semiconductors Simulation Physical Design Memory Design CMOS IC Low Power Design Silicon Computer Architecture High Speed Design Digital Design Device Physics Microprocessors SRAM read/write margin... Simulations EDA ARM Intel Low-power Design See 10+ \u00a0 \u00a0 See less Skills  SRAM Static Timing Analysis SoC Processors Circuit Design VLSI Semiconductors Simulation Physical Design Memory Design CMOS IC Low Power Design Silicon Computer Architecture High Speed Design Digital Design Device Physics Microprocessors SRAM read/write margin... Simulations EDA ARM Intel Low-power Design See 10+ \u00a0 \u00a0 See less SRAM Static Timing Analysis SoC Processors Circuit Design VLSI Semiconductors Simulation Physical Design Memory Design CMOS IC Low Power Design Silicon Computer Architecture High Speed Design Digital Design Device Physics Microprocessors SRAM read/write margin... Simulations EDA ARM Intel Low-power Design See 10+ \u00a0 \u00a0 See less SRAM Static Timing Analysis SoC Processors Circuit Design VLSI Semiconductors Simulation Physical Design Memory Design CMOS IC Low Power Design Silicon Computer Architecture High Speed Design Digital Design Device Physics Microprocessors SRAM read/write margin... Simulations EDA ARM Intel Low-power Design See 10+ \u00a0 \u00a0 See less Education Yale University Ph.D in EE,  Silicon-On-Insulator Device Physics 1988  \u2013 1993 Peking University Bachelor of Science (BS),  Physics 1983  \u2013 1987 Yale University Ph.D in EE,  Silicon-On-Insulator Device Physics 1988  \u2013 1993 Yale University Ph.D in EE,  Silicon-On-Insulator Device Physics 1988  \u2013 1993 Yale University Ph.D in EE,  Silicon-On-Insulator Device Physics 1988  \u2013 1993 Peking University Bachelor of Science (BS),  Physics 1983  \u2013 1987 Peking University Bachelor of Science (BS),  Physics 1983  \u2013 1987 Peking University Bachelor of Science (BS),  Physics 1983  \u2013 1987 ", "Summary A Highly motivated, result oriented SoC/ASIC Design Engineer with 18+ years of solid experience & knowledge Physical design engineering & methodologies of digital designs (CPUs, SOCs, Chipset, & other IA based embedded products). \nSpecialized in Auto Place and Route either for full chip or block level physical design from RTL to GDS such as floor plan, power grid design and developing, place and route, timing sign off, ECO flows, DRC/LVS clean up.  \nExperience in Verilog, Circuit design for digital or mix signal block such as PLL or RTC. \nExperience in methodology & tool-flow development, automation, documentations and support. \nAn effective team-player, contributor and technical professional with focused-goal on achieving improved design quality and functionality. Summary A Highly motivated, result oriented SoC/ASIC Design Engineer with 18+ years of solid experience & knowledge Physical design engineering & methodologies of digital designs (CPUs, SOCs, Chipset, & other IA based embedded products). \nSpecialized in Auto Place and Route either for full chip or block level physical design from RTL to GDS such as floor plan, power grid design and developing, place and route, timing sign off, ECO flows, DRC/LVS clean up.  \nExperience in Verilog, Circuit design for digital or mix signal block such as PLL or RTC. \nExperience in methodology & tool-flow development, automation, documentations and support. \nAn effective team-player, contributor and technical professional with focused-goal on achieving improved design quality and functionality. A Highly motivated, result oriented SoC/ASIC Design Engineer with 18+ years of solid experience & knowledge Physical design engineering & methodologies of digital designs (CPUs, SOCs, Chipset, & other IA based embedded products). \nSpecialized in Auto Place and Route either for full chip or block level physical design from RTL to GDS such as floor plan, power grid design and developing, place and route, timing sign off, ECO flows, DRC/LVS clean up.  \nExperience in Verilog, Circuit design for digital or mix signal block such as PLL or RTC. \nExperience in methodology & tool-flow development, automation, documentations and support. \nAn effective team-player, contributor and technical professional with focused-goal on achieving improved design quality and functionality. A Highly motivated, result oriented SoC/ASIC Design Engineer with 18+ years of solid experience & knowledge Physical design engineering & methodologies of digital designs (CPUs, SOCs, Chipset, & other IA based embedded products). \nSpecialized in Auto Place and Route either for full chip or block level physical design from RTL to GDS such as floor plan, power grid design and developing, place and route, timing sign off, ECO flows, DRC/LVS clean up.  \nExperience in Verilog, Circuit design for digital or mix signal block such as PLL or RTC. \nExperience in methodology & tool-flow development, automation, documentations and support. \nAn effective team-player, contributor and technical professional with focused-goal on achieving improved design quality and functionality. Experience Senior ASIC Physical Design ASIC North November 2014  \u2013 Present (10 months) Tempe AZ Physical Design in 32 IBM SOI technology \nWorking on DRC/LVS for block level and full chips Senior Physical Design Engineer Encore Semi LLC July 2014  \u2013  August 2014  (2 months) Greater San Diego Area Physical design Engineer for Test chip. Task including full chip routing, bump locations, power grids ESD, IR EM checking. DRC/LVS clean up. Senior Physical Design engineer Intel Corporation September 2008  \u2013  May 2014  (5 years 9 months) chandler AZ Senior Physical Design Engineer working in Embedded IA division \n\u2022\tInvolving in designing computer server and communication chips. \n\u2022\tPerform physical synthesis/APR flow/Static Timing Analysis, RV & Signal Integrity analysis for convergence & closure for either full chips or block levels. \n\u2022\tResponsibility including clean up Layout DRC/LVS using synopsis ICC tools, Calibre or Virtuoso and running conformal to compare RTL vs APR netlists. \n\u2022\tVerify to compare layout vs netlist \n\u2022\tPerform physical design (Synthesis/APR/Static timing analysis) for low power low leakage unit such as Real Time Clock in high voltage and thick gate oxide gates design. \n\u2022\tPerform physical design for an ASIC unit ( contained close to 1 million gates) in multi power domains, multi clock domains. Converge static timing and clean up layout. \n\u2022\tPerform physical design for DRAM controller blocks with multi voltages/multi power domains.. \n\u2022\tPerform clock tree synthesize for each clock trees so that timing can be converged faster and automatically. Also converge timing in AC mode and adjust clock skews to satisfy industrial standard requirement for DRAM. Senior Circuit Design Engineer Intel Corporation February 2002  \u2013  August 2008  (6 years 7 months) chandler AZ Senior Circuit Design Engineer working in Bridge component division \n\u2022\tDesigned and implemented several mix signal components such as phase lock loop (PLL), real time clock (RTC), GPIO pads.  \n\u2022\tDeveloped circuitry, supervised mask designers to convert circuitry to layout.  \n\u2022\tRun simulations for performance checks, Agingsim, RV, Latch up checks for these units. \nExperienced in post silicon debug. Senior Circuit Design engineer Intel Corporation January 1998  \u2013  January 2002  (4 years 1 month) chandler AZ Senior circuit design engineer for Strong ARM Division in Intel.  \n\u2022\tDesigned brance target prediction block for low power performance chip from scratch based on VHDL model.  \n\u2022\tSized, simulated and supervised mask design to converse schematic to layout Circuit Design Engineer Intel Corporation August 1995  \u2013  January 1998  (2 years 6 months) Chandler AZ Working on Wireless Communication Division in Intel Corporation \n\u2022\tMember of team to develop core chip for two ways paging device for RIM.  \n\u2022\tDesigned and implemented internal low power SRAM. \n\u2022\tDesigned from RTL to circuitry to layout.  \n\u2022\tDeveloped technique to high volume manufactory test to test SRAM in parallel in DAT mode (direct access test) to save 3 times of testing time. Design engineer Molecular Imaging Com June 1995  \u2013  August 1995  (3 months) Tempe AZ \u2022\tSupported senior engineer in design, simulation, debug the circuitry. Research Assistant Arizona State University October 1994  \u2013  May 1995  (8 months) Tempe AZ Assisted a professor in an Inverted Pendulum Project Senior ASIC Physical Design ASIC North November 2014  \u2013 Present (10 months) Tempe AZ Physical Design in 32 IBM SOI technology \nWorking on DRC/LVS for block level and full chips Senior ASIC Physical Design ASIC North November 2014  \u2013 Present (10 months) Tempe AZ Physical Design in 32 IBM SOI technology \nWorking on DRC/LVS for block level and full chips Senior Physical Design Engineer Encore Semi LLC July 2014  \u2013  August 2014  (2 months) Greater San Diego Area Physical design Engineer for Test chip. Task including full chip routing, bump locations, power grids ESD, IR EM checking. DRC/LVS clean up. Senior Physical Design Engineer Encore Semi LLC July 2014  \u2013  August 2014  (2 months) Greater San Diego Area Physical design Engineer for Test chip. Task including full chip routing, bump locations, power grids ESD, IR EM checking. DRC/LVS clean up. Senior Physical Design engineer Intel Corporation September 2008  \u2013  May 2014  (5 years 9 months) chandler AZ Senior Physical Design Engineer working in Embedded IA division \n\u2022\tInvolving in designing computer server and communication chips. \n\u2022\tPerform physical synthesis/APR flow/Static Timing Analysis, RV & Signal Integrity analysis for convergence & closure for either full chips or block levels. \n\u2022\tResponsibility including clean up Layout DRC/LVS using synopsis ICC tools, Calibre or Virtuoso and running conformal to compare RTL vs APR netlists. \n\u2022\tVerify to compare layout vs netlist \n\u2022\tPerform physical design (Synthesis/APR/Static timing analysis) for low power low leakage unit such as Real Time Clock in high voltage and thick gate oxide gates design. \n\u2022\tPerform physical design for an ASIC unit ( contained close to 1 million gates) in multi power domains, multi clock domains. Converge static timing and clean up layout. \n\u2022\tPerform physical design for DRAM controller blocks with multi voltages/multi power domains.. \n\u2022\tPerform clock tree synthesize for each clock trees so that timing can be converged faster and automatically. Also converge timing in AC mode and adjust clock skews to satisfy industrial standard requirement for DRAM. Senior Physical Design engineer Intel Corporation September 2008  \u2013  May 2014  (5 years 9 months) chandler AZ Senior Physical Design Engineer working in Embedded IA division \n\u2022\tInvolving in designing computer server and communication chips. \n\u2022\tPerform physical synthesis/APR flow/Static Timing Analysis, RV & Signal Integrity analysis for convergence & closure for either full chips or block levels. \n\u2022\tResponsibility including clean up Layout DRC/LVS using synopsis ICC tools, Calibre or Virtuoso and running conformal to compare RTL vs APR netlists. \n\u2022\tVerify to compare layout vs netlist \n\u2022\tPerform physical design (Synthesis/APR/Static timing analysis) for low power low leakage unit such as Real Time Clock in high voltage and thick gate oxide gates design. \n\u2022\tPerform physical design for an ASIC unit ( contained close to 1 million gates) in multi power domains, multi clock domains. Converge static timing and clean up layout. \n\u2022\tPerform physical design for DRAM controller blocks with multi voltages/multi power domains.. \n\u2022\tPerform clock tree synthesize for each clock trees so that timing can be converged faster and automatically. Also converge timing in AC mode and adjust clock skews to satisfy industrial standard requirement for DRAM. Senior Circuit Design Engineer Intel Corporation February 2002  \u2013  August 2008  (6 years 7 months) chandler AZ Senior Circuit Design Engineer working in Bridge component division \n\u2022\tDesigned and implemented several mix signal components such as phase lock loop (PLL), real time clock (RTC), GPIO pads.  \n\u2022\tDeveloped circuitry, supervised mask designers to convert circuitry to layout.  \n\u2022\tRun simulations for performance checks, Agingsim, RV, Latch up checks for these units. \nExperienced in post silicon debug. Senior Circuit Design Engineer Intel Corporation February 2002  \u2013  August 2008  (6 years 7 months) chandler AZ Senior Circuit Design Engineer working in Bridge component division \n\u2022\tDesigned and implemented several mix signal components such as phase lock loop (PLL), real time clock (RTC), GPIO pads.  \n\u2022\tDeveloped circuitry, supervised mask designers to convert circuitry to layout.  \n\u2022\tRun simulations for performance checks, Agingsim, RV, Latch up checks for these units. \nExperienced in post silicon debug. Senior Circuit Design engineer Intel Corporation January 1998  \u2013  January 2002  (4 years 1 month) chandler AZ Senior circuit design engineer for Strong ARM Division in Intel.  \n\u2022\tDesigned brance target prediction block for low power performance chip from scratch based on VHDL model.  \n\u2022\tSized, simulated and supervised mask design to converse schematic to layout Senior Circuit Design engineer Intel Corporation January 1998  \u2013  January 2002  (4 years 1 month) chandler AZ Senior circuit design engineer for Strong ARM Division in Intel.  \n\u2022\tDesigned brance target prediction block for low power performance chip from scratch based on VHDL model.  \n\u2022\tSized, simulated and supervised mask design to converse schematic to layout Circuit Design Engineer Intel Corporation August 1995  \u2013  January 1998  (2 years 6 months) Chandler AZ Working on Wireless Communication Division in Intel Corporation \n\u2022\tMember of team to develop core chip for two ways paging device for RIM.  \n\u2022\tDesigned and implemented internal low power SRAM. \n\u2022\tDesigned from RTL to circuitry to layout.  \n\u2022\tDeveloped technique to high volume manufactory test to test SRAM in parallel in DAT mode (direct access test) to save 3 times of testing time. Circuit Design Engineer Intel Corporation August 1995  \u2013  January 1998  (2 years 6 months) Chandler AZ Working on Wireless Communication Division in Intel Corporation \n\u2022\tMember of team to develop core chip for two ways paging device for RIM.  \n\u2022\tDesigned and implemented internal low power SRAM. \n\u2022\tDesigned from RTL to circuitry to layout.  \n\u2022\tDeveloped technique to high volume manufactory test to test SRAM in parallel in DAT mode (direct access test) to save 3 times of testing time. Design engineer Molecular Imaging Com June 1995  \u2013  August 1995  (3 months) Tempe AZ \u2022\tSupported senior engineer in design, simulation, debug the circuitry. Design engineer Molecular Imaging Com June 1995  \u2013  August 1995  (3 months) Tempe AZ \u2022\tSupported senior engineer in design, simulation, debug the circuitry. Research Assistant Arizona State University October 1994  \u2013  May 1995  (8 months) Tempe AZ Assisted a professor in an Inverted Pendulum Project Research Assistant Arizona State University October 1994  \u2013  May 1995  (8 months) Tempe AZ Assisted a professor in an Inverted Pendulum Project Languages Vietnamese Vietnamese Vietnamese Skills Synopsys ICC Synopsis DC synthesize Synopsys Primetime TCL Perl Script HSPICE First Encounter, EDI Circuit simulation tools Microsoft Office Microsoft Excel Microsoft Word Customer Service PowerPoint English Windows Research Outlook Teaching C++ C ASIC Debugging Perl SPICE Verilog Embedded Systems Physical Design Simulations Circuit Design VHDL RTL Design See 16+ \u00a0 \u00a0 See less Skills  Synopsys ICC Synopsis DC synthesize Synopsys Primetime TCL Perl Script HSPICE First Encounter, EDI Circuit simulation tools Microsoft Office Microsoft Excel Microsoft Word Customer Service PowerPoint English Windows Research Outlook Teaching C++ C ASIC Debugging Perl SPICE Verilog Embedded Systems Physical Design Simulations Circuit Design VHDL RTL Design See 16+ \u00a0 \u00a0 See less Synopsys ICC Synopsis DC synthesize Synopsys Primetime TCL Perl Script HSPICE First Encounter, EDI Circuit simulation tools Microsoft Office Microsoft Excel Microsoft Word Customer Service PowerPoint English Windows Research Outlook Teaching C++ C ASIC Debugging Perl SPICE Verilog Embedded Systems Physical Design Simulations Circuit Design VHDL RTL Design See 16+ \u00a0 \u00a0 See less Synopsys ICC Synopsis DC synthesize Synopsys Primetime TCL Perl Script HSPICE First Encounter, EDI Circuit simulation tools Microsoft Office Microsoft Excel Microsoft Word Customer Service PowerPoint English Windows Research Outlook Teaching C++ C ASIC Debugging Perl SPICE Verilog Embedded Systems Physical Design Simulations Circuit Design VHDL RTL Design See 16+ \u00a0 \u00a0 See less Education Arizona State University Master's degree,  Electrical and Electronics Engineering , 3.05 1995  \u2013 1998 Activities and Societies:\u00a0 Eta kapa nu Arizona State University Bachelor's degree,  Electrical and Electronics Engineering , 3.73 1993  \u2013 1995 Graduate with magna cum laude honor Activities and Societies:\u00a0 Eta kappa nu Arizona State University Master's degree,  Electrical and Electronics Engineering , 3.05 1995  \u2013 1998 Activities and Societies:\u00a0 Eta kapa nu Arizona State University Master's degree,  Electrical and Electronics Engineering , 3.05 1995  \u2013 1998 Activities and Societies:\u00a0 Eta kapa nu Arizona State University Master's degree,  Electrical and Electronics Engineering , 3.05 1995  \u2013 1998 Activities and Societies:\u00a0 Eta kapa nu Arizona State University Bachelor's degree,  Electrical and Electronics Engineering , 3.73 1993  \u2013 1995 Graduate with magna cum laude honor Activities and Societies:\u00a0 Eta kappa nu Arizona State University Bachelor's degree,  Electrical and Electronics Engineering , 3.73 1993  \u2013 1995 Graduate with magna cum laude honor Activities and Societies:\u00a0 Eta kappa nu Arizona State University Bachelor's degree,  Electrical and Electronics Engineering , 3.73 1993  \u2013 1995 Graduate with magna cum laude honor Activities and Societies:\u00a0 Eta kappa nu ", "Summary A CMOS analog/mixed signal circuit designer focusing on, but not limited to, ADCs, DACs, interface IO circuits, serial link transceivers, low power circuit architecture and custom digital design.  Summary A CMOS analog/mixed signal circuit designer focusing on, but not limited to, ADCs, DACs, interface IO circuits, serial link transceivers, low power circuit architecture and custom digital design.  A CMOS analog/mixed signal circuit designer focusing on, but not limited to, ADCs, DACs, interface IO circuits, serial link transceivers, low power circuit architecture and custom digital design.  A CMOS analog/mixed signal circuit designer focusing on, but not limited to, ADCs, DACs, interface IO circuits, serial link transceivers, low power circuit architecture and custom digital design.  Experience Analog Circuit Design Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Hillsboro, OR CPU Research and Development Team, Analog IO \n \nSpecialties: ADC Design, Memory IO, High Speed IO, Local Power Management, Low Power Circuit Implementations, Pre-silicon validation Reserch Assistant Oregon State University September 2008  \u2013  December 2012  (4 years 4 months) Corvallis, Oregon Low Power and multi-stage SAR ADC design, Ternary and time based SAR development, Redundancy and Residue shaping research, resistive and capacative DAC switching improvements, circuit design course teaching assistant Circuit Design Intern (Sensor Products) Texas Instruments January 2011  \u2013  March 2011  (3 months) Tucson, Arizona Area Delta sigma ADC and sensor interface design, analog circuit characterization Electrical Engineering Intern (Semiconductor Test and Dev.) Teradyne June 2008  \u2013  September 2008  (4 months) Tualatin, OR Board level sensor interface design, signal and power integrity validation, PCB design and debug Electrical Engeneering Intern (Platforms and Systems Tech.) Intel Corporation April 2007  \u2013  September 2007  (6 months) Hillsboro, OR Board level SPICE simulations, motherboard and reference platform design, FPGA firmware development Electrical Engineering Intern (Life Test Group) InFocus June 2005  \u2013  September 2005  (4 months) Wilsonville, OR Voltage and aging debug and validation of projector power supply and system boards Facilites Maintenace Specialist Blount June 2004  \u2013  September 2004  (4 months) Portland, Oregon Area Building maintenance and repair, painting, sanitizing, and assembly line work Analog Circuit Design Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Hillsboro, OR CPU Research and Development Team, Analog IO \n \nSpecialties: ADC Design, Memory IO, High Speed IO, Local Power Management, Low Power Circuit Implementations, Pre-silicon validation Analog Circuit Design Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Hillsboro, OR CPU Research and Development Team, Analog IO \n \nSpecialties: ADC Design, Memory IO, High Speed IO, Local Power Management, Low Power Circuit Implementations, Pre-silicon validation Reserch Assistant Oregon State University September 2008  \u2013  December 2012  (4 years 4 months) Corvallis, Oregon Low Power and multi-stage SAR ADC design, Ternary and time based SAR development, Redundancy and Residue shaping research, resistive and capacative DAC switching improvements, circuit design course teaching assistant Reserch Assistant Oregon State University September 2008  \u2013  December 2012  (4 years 4 months) Corvallis, Oregon Low Power and multi-stage SAR ADC design, Ternary and time based SAR development, Redundancy and Residue shaping research, resistive and capacative DAC switching improvements, circuit design course teaching assistant Circuit Design Intern (Sensor Products) Texas Instruments January 2011  \u2013  March 2011  (3 months) Tucson, Arizona Area Delta sigma ADC and sensor interface design, analog circuit characterization Circuit Design Intern (Sensor Products) Texas Instruments January 2011  \u2013  March 2011  (3 months) Tucson, Arizona Area Delta sigma ADC and sensor interface design, analog circuit characterization Electrical Engineering Intern (Semiconductor Test and Dev.) Teradyne June 2008  \u2013  September 2008  (4 months) Tualatin, OR Board level sensor interface design, signal and power integrity validation, PCB design and debug Electrical Engineering Intern (Semiconductor Test and Dev.) Teradyne June 2008  \u2013  September 2008  (4 months) Tualatin, OR Board level sensor interface design, signal and power integrity validation, PCB design and debug Electrical Engeneering Intern (Platforms and Systems Tech.) Intel Corporation April 2007  \u2013  September 2007  (6 months) Hillsboro, OR Board level SPICE simulations, motherboard and reference platform design, FPGA firmware development Electrical Engeneering Intern (Platforms and Systems Tech.) Intel Corporation April 2007  \u2013  September 2007  (6 months) Hillsboro, OR Board level SPICE simulations, motherboard and reference platform design, FPGA firmware development Electrical Engineering Intern (Life Test Group) InFocus June 2005  \u2013  September 2005  (4 months) Wilsonville, OR Voltage and aging debug and validation of projector power supply and system boards Electrical Engineering Intern (Life Test Group) InFocus June 2005  \u2013  September 2005  (4 months) Wilsonville, OR Voltage and aging debug and validation of projector power supply and system boards Facilites Maintenace Specialist Blount June 2004  \u2013  September 2004  (4 months) Portland, Oregon Area Building maintenance and repair, painting, sanitizing, and assembly line work Facilites Maintenace Specialist Blount June 2004  \u2013  September 2004  (4 months) Portland, Oregon Area Building maintenance and repair, painting, sanitizing, and assembly line work Languages English Native or bilingual proficiency C Professional working proficiency English Native or bilingual proficiency C Professional working proficiency English Native or bilingual proficiency C Professional working proficiency Native or bilingual proficiency Professional working proficiency Skills Skills     Education Oregon State University PhD,  Electrical Engineering 2008  \u2013 2012 Mixed Signal Integrated Circuit Design \n \nResearch Focus: Time and Statistical Information Utilization in High Efficiency Analog to Digital Conversion Activities and Societies:\u00a0 IEEE ,  Solid State Circuit Society Oregon State University BS,  Electrical Engineering 2004  \u2013 2008 Activities and Societies:\u00a0 IEEE\nEta Kappa Nu Oregon State University PhD,  Electrical Engineering 2008  \u2013 2012 Mixed Signal Integrated Circuit Design \n \nResearch Focus: Time and Statistical Information Utilization in High Efficiency Analog to Digital Conversion Activities and Societies:\u00a0 IEEE ,  Solid State Circuit Society Oregon State University PhD,  Electrical Engineering 2008  \u2013 2012 Mixed Signal Integrated Circuit Design \n \nResearch Focus: Time and Statistical Information Utilization in High Efficiency Analog to Digital Conversion Activities and Societies:\u00a0 IEEE ,  Solid State Circuit Society Oregon State University PhD,  Electrical Engineering 2008  \u2013 2012 Mixed Signal Integrated Circuit Design \n \nResearch Focus: Time and Statistical Information Utilization in High Efficiency Analog to Digital Conversion Activities and Societies:\u00a0 IEEE ,  Solid State Circuit Society Oregon State University BS,  Electrical Engineering 2004  \u2013 2008 Activities and Societies:\u00a0 IEEE\nEta Kappa Nu Oregon State University BS,  Electrical Engineering 2004  \u2013 2008 Activities and Societies:\u00a0 IEEE\nEta Kappa Nu Oregon State University BS,  Electrical Engineering 2004  \u2013 2008 Activities and Societies:\u00a0 IEEE\nEta Kappa Nu Honors & Awards Analog Devices Outstanding Student Designer Analog Devices 2012 American Electronics Association Scholor AEA 2006 Oregon State University Presidential Scholor OSU Alumni Association September 2004 Drucilla Shepard Smith Scholastic Achivement Award Oregon State University June 2005 Japanese American Citizens League Scholor Gresham-Troutdale JACL June 2004 TECHCON Best in Session Award TECHCON Conference, Austin, Texas 2012 Analog Devices Outstanding Student Designer Analog Devices 2012 Analog Devices Outstanding Student Designer Analog Devices 2012 Analog Devices Outstanding Student Designer Analog Devices 2012 American Electronics Association Scholor AEA 2006 American Electronics Association Scholor AEA 2006 American Electronics Association Scholor AEA 2006 Oregon State University Presidential Scholor OSU Alumni Association September 2004 Oregon State University Presidential Scholor OSU Alumni Association September 2004 Oregon State University Presidential Scholor OSU Alumni Association September 2004 Drucilla Shepard Smith Scholastic Achivement Award Oregon State University June 2005 Drucilla Shepard Smith Scholastic Achivement Award Oregon State University June 2005 Drucilla Shepard Smith Scholastic Achivement Award Oregon State University June 2005 Japanese American Citizens League Scholor Gresham-Troutdale JACL June 2004 Japanese American Citizens League Scholor Gresham-Troutdale JACL June 2004 Japanese American Citizens League Scholor Gresham-Troutdale JACL June 2004 TECHCON Best in Session Award TECHCON Conference, Austin, Texas 2012 TECHCON Best in Session Award TECHCON Conference, Austin, Texas 2012 TECHCON Best in Session Award TECHCON Conference, Austin, Texas 2012 ", "Experience Circuit Design Engineer Intel Corporation October 2014  \u2013 Present (11 months) Israel silicon validation Intel Corporation May 2010  \u2013  October 2014  (4 years 6 months) Circuit Design Engineer Intel Corporation October 2014  \u2013 Present (11 months) Israel Circuit Design Engineer Intel Corporation October 2014  \u2013 Present (11 months) Israel silicon validation Intel Corporation May 2010  \u2013  October 2014  (4 years 6 months) silicon validation Intel Corporation May 2010  \u2013  October 2014  (4 years 6 months) Skills Semiconductors Skills  Semiconductors Semiconductors Semiconductors Education Technion - Israel Institute of Technology Bachelor of Applied Science (BASc),  Electrical and Electronics Engineering 2009  \u2013 2015 Technion - Israel Institute of Technology Bachelor of Applied Science (BASc),  Electrical and Electronics Engineering 2009  \u2013 2015 Technion - Israel Institute of Technology Bachelor of Applied Science (BASc),  Electrical and Electronics Engineering 2009  \u2013 2015 Technion - Israel Institute of Technology Bachelor of Applied Science (BASc),  Electrical and Electronics Engineering 2009  \u2013 2015 "]}