Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Mon Dec 21 22:01:41 2020
| Host             : LAPTOP-2METBDBE running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 223.520 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 222.659                           |
| Device Static (W)        | 0.861                             |
| Effective TJA (C/W)      | 2.7                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    74.651 |    20126 |       --- |             --- |
|   LUT as Logic |    62.861 |    13838 |     63400 |           21.83 |
|   CARRY4       |    11.499 |     3196 |     15850 |           20.16 |
|   Register     |     0.176 |     1031 |    126800 |            0.81 |
|   BUFG         |     0.113 |        4 |        32 |           12.50 |
|   F7/F8 Muxes  |    <0.001 |      133 |     63400 |            0.21 |
|   Others       |     0.000 |      327 |       --- |             --- |
| Signals        |    83.013 |    20265 |       --- |             --- |
| Block RAM      |     0.551 |    103.5 |       135 |           76.67 |
| DSPs           |    54.922 |       80 |       240 |           33.33 |
| I/O            |     9.522 |       44 |       285 |           15.44 |
| Static Power   |     0.861 |          |           |                 |
| Total          |   223.520 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   213.730 |     213.136 |      0.594 |
| Vccaux    |       1.800 |     0.440 |       0.347 |      0.093 |
| Vcco33    |       3.300 |     2.685 |       2.681 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.100 |       0.050 |      0.050 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| top                                            |   222.659 |
|   LEDOUT2                                      |     0.604 |
|   ip                                           |   143.967 |
|     Circular2                                  |    18.778 |
|     ip                                         |    40.424 |
|     line2                                      |     9.374 |
|     point2                                     |     0.846 |
|     rectangular2                               |    39.389 |
|     triangle2                                  |    32.107 |
|     u_ip_simple_ram0                           |     0.937 |
|       U0                                       |     0.937 |
|         inst_blk_mem_gen                       |     0.937 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.937 |
|             valid.cstr                         |     0.937 |
|               has_mux_b.B                      |     0.006 |
|               ramloop[0].ram.r                 |     0.055 |
|                 prim_noinit.ram                |     0.055 |
|               ramloop[10].ram.r                |     0.012 |
|                 prim_noinit.ram                |     0.012 |
|               ramloop[11].ram.r                |     0.004 |
|                 prim_noinit.ram                |     0.004 |
|               ramloop[12].ram.r                |     0.054 |
|                 prim_noinit.ram                |     0.054 |
|               ramloop[13].ram.r                |     0.033 |
|                 prim_noinit.ram                |     0.033 |
|               ramloop[14].ram.r                |     0.033 |
|                 prim_noinit.ram                |     0.033 |
|               ramloop[15].ram.r                |     0.030 |
|                 prim_noinit.ram                |     0.030 |
|               ramloop[16].ram.r                |     0.012 |
|                 prim_noinit.ram                |     0.012 |
|               ramloop[17].ram.r                |     0.021 |
|                 prim_noinit.ram                |     0.021 |
|               ramloop[18].ram.r                |     0.007 |
|                 prim_noinit.ram                |     0.007 |
|               ramloop[19].ram.r                |     0.008 |
|                 prim_noinit.ram                |     0.008 |
|               ramloop[1].ram.r                 |     0.033 |
|                 prim_noinit.ram                |     0.033 |
|               ramloop[20].ram.r                |     0.004 |
|                 prim_noinit.ram                |     0.004 |
|               ramloop[21].ram.r                |     0.007 |
|                 prim_noinit.ram                |     0.007 |
|               ramloop[22].ram.r                |     0.004 |
|                 prim_noinit.ram                |     0.004 |
|               ramloop[23].ram.r                |     0.005 |
|                 prim_noinit.ram                |     0.005 |
|               ramloop[24].ram.r                |     0.004 |
|                 prim_noinit.ram                |     0.004 |
|               ramloop[25].ram.r                |     0.007 |
|                 prim_noinit.ram                |     0.007 |
|               ramloop[26].ram.r                |     0.004 |
|                 prim_noinit.ram                |     0.004 |
|               ramloop[27].ram.r                |     0.004 |
|                 prim_noinit.ram                |     0.004 |
|               ramloop[28].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[29].ram.r                |     0.004 |
|                 prim_noinit.ram                |     0.004 |
|               ramloop[2].ram.r                 |     0.032 |
|                 prim_noinit.ram                |     0.032 |
|               ramloop[30].ram.r                |     0.004 |
|                 prim_noinit.ram                |     0.004 |
|               ramloop[31].ram.r                |     0.004 |
|                 prim_noinit.ram                |     0.004 |
|               ramloop[32].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[33].ram.r                |     0.007 |
|                 prim_noinit.ram                |     0.007 |
|               ramloop[34].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[35].ram.r                |     0.004 |
|                 prim_noinit.ram                |     0.004 |
|               ramloop[36].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[37].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[38].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[39].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[3].ram.r                 |     0.030 |
|                 prim_noinit.ram                |     0.030 |
|               ramloop[40].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[41].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[42].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[43].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[44].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[45].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[46].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[47].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[48].ram.r                |     0.002 |
|                 prim_noinit.ram                |     0.002 |
|               ramloop[49].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[4].ram.r                 |     0.012 |
|                 prim_noinit.ram                |     0.012 |
|               ramloop[50].ram.r                |     0.004 |
|                 prim_noinit.ram                |     0.004 |
|               ramloop[51].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[52].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[53].ram.r                |     0.004 |
|                 prim_noinit.ram                |     0.004 |
|               ramloop[54].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[55].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[56].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[57].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[58].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[59].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[5].ram.r                 |     0.002 |
|                 prim_noinit.ram                |     0.002 |
|               ramloop[60].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[61].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[62].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[63].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[64].ram.r                |     0.002 |
|                 prim_noinit.ram                |     0.002 |
|               ramloop[65].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[66].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[67].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[68].ram.r                |     0.002 |
|                 prim_noinit.ram                |     0.002 |
|               ramloop[69].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[6].ram.r                 |     0.143 |
|                 prim_noinit.ram                |     0.143 |
|               ramloop[70].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[71].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[72].ram.r                |     0.002 |
|                 prim_noinit.ram                |     0.002 |
|               ramloop[73].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[74].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[75].ram.r                |     0.002 |
|                 prim_noinit.ram                |     0.002 |
|               ramloop[76].ram.r                |     0.002 |
|                 prim_noinit.ram                |     0.002 |
|               ramloop[77].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[78].ram.r                |     0.002 |
|                 prim_noinit.ram                |     0.002 |
|               ramloop[79].ram.r                |     0.002 |
|                 prim_noinit.ram                |     0.002 |
|               ramloop[7].ram.r                 |     0.053 |
|                 prim_noinit.ram                |     0.053 |
|               ramloop[80].ram.r                |     0.002 |
|                 prim_noinit.ram                |     0.002 |
|               ramloop[81].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[82].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[83].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[84].ram.r                |     0.019 |
|                 prim_noinit.ram                |     0.019 |
|               ramloop[85].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[86].ram.r                |     0.002 |
|                 prim_noinit.ram                |     0.002 |
|               ramloop[87].ram.r                |     0.002 |
|                 prim_noinit.ram                |     0.002 |
|               ramloop[88].ram.r                |     0.002 |
|                 prim_noinit.ram                |     0.002 |
|               ramloop[89].ram.r                |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|               ramloop[8].ram.r                 |     0.067 |
|                 prim_noinit.ram                |     0.067 |
|               ramloop[90].ram.r                |     0.007 |
|                 prim_noinit.ram                |     0.007 |
|               ramloop[91].ram.r                |     0.002 |
|                 prim_noinit.ram                |     0.002 |
|               ramloop[9].ram.r                 |     0.038 |
|                 prim_noinit.ram                |     0.038 |
|   ribbon2                                      |    <0.001 |
|   snake1                                       |     7.288 |
|     a                                          |     0.829 |
|     c                                          |     1.006 |
|     keyboard                                   |     0.466 |
|     s                                          |     2.172 |
|     seg                                        |     1.485 |
|     vg                                         |     1.330 |
|       V                                        |     1.275 |
|       c                                        |     0.056 |
|   vg                                           |     8.467 |
+------------------------------------------------+-----------+


