// Seed: 3577603310
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output id_3,
    output logic id_4,
    input id_5,
    input logic id_6,
    output id_7
);
  assign id_3 = id_6;
endmodule
