<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='461' type='void llvm::SITargetLowering::allocateSystemSGPRs(llvm::CCState &amp; CCInfo, llvm::MachineFunction &amp; MF, llvm::SIMachineFunctionInfo &amp; Info, CallingConv::ID CallConv, bool IsShader) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='733' u='c' c='_ZNK4llvm18AMDGPUCallLowering26lowerFormalArgumentsKernelERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1018' u='c' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2003' ll='2052' type='void llvm::SITargetLowering::allocateSystemSGPRs(llvm::CCState &amp; CCInfo, llvm::MachineFunction &amp; MF, llvm::SIMachineFunctionInfo &amp; Info, CallingConv::ID CallConv, bool IsShader) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2409' u='c' c='_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2002'>// Allocate special input registers that are initialized per-wave.</doc>
