{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418359695779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418359695779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 20:48:15 2014 " "Processing started: Thu Dec 11 20:48:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418359695779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418359695779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSDProject -c DSDProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSDProject -c DSDProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418359695779 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418359696436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/14.0/DSDProject/seven_segment_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359696561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359696561 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DSDProject.v(64) " "Verilog HDL information at DSDProject.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418359696561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsdproject.v 1 1 " "Found 1 design units, including 1 entities, in source file dsdproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 DSDProject " "Found entity 1: DSDProject" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359696561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359696561 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit zero_one_decoder.v(1) " "Verilog HDL Declaration warning at zero_one_decoder.v(1): \"bit\" is SystemVerilog-2005 keyword" {  } { { "zero_one_decoder.v" "" { Text "C:/altera/14.0/DSDProject/zero_one_decoder.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1418359696576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_one_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_one_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_one_decoder " "Found entity 1: zero_one_decoder" {  } { { "zero_one_decoder.v" "" { Text "C:/altera/14.0/DSDProject/zero_one_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359696576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359696576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb1.v 1 1 " "Found 1 design units, including 1 entities, in source file kb1.v" { { "Info" "ISGN_ENTITY_NAME" "1 kb1 " "Found entity 1: kb1" {  } { { "kb1.v" "" { Text "C:/altera/14.0/DSDProject/kb1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359696576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359696576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_ir.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_IR " "Found entity 1: DE2_115_IR" {  } { { "DE2_115_IR.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359696592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359696592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder2.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_decoder2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder2 " "Found entity 1: seven_segment_decoder2" {  } { { "seven_segment_decoder2.v" "" { Text "C:/altera/14.0/DSDProject/seven_segment_decoder2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359696592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359696592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file ir_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_RECEIVE " "Found entity 1: IR_RECEIVE" {  } { { "IR_RECEIVE.v" "" { Text "C:/altera/14.0/DSDProject/IR_RECEIVE.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359696592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359696592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/altera/14.0/DSDProject/pll1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359696608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359696608 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_115_Synthesizer.v(192) " "Verilog HDL Module Instantiation warning at DE2_115_Synthesizer.v(192): ignored dangling comma in List of Port Connections" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 192 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1418359696608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_synthesizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_synthesizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Synthesizer " "Found entity 1: DE2_115_Synthesizer" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359696608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359696608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PS2_DAT2 DE2_115_Synthesizer.v(40) " "Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(40): created implicit net for \"PS2_DAT2\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359696608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PS2_CLK2 DE2_115_Synthesizer.v(41) " "Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(41): created implicit net for \"PS2_CLK2\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359696608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TD_RESET_N DE2_115_Synthesizer.v(48) " "Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(48): created implicit net for \"TD_RESET_N\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359696608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "keyboard_sysclk DE2_115_Synthesizer.v(73) " "Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(73): created implicit net for \"keyboard_sysclk\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359696608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "demo_clock DE2_115_Synthesizer.v(74) " "Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(74): created implicit net for \"demo_clock\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359696608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CLK DE2_115_Synthesizer.v(75) " "Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(75): created implicit net for \"VGA_CLK\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359696608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "demo_code1 DE2_115_Synthesizer.v(90) " "Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(90): created implicit net for \"demo_code1\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359696608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_HS DE2_115_Synthesizer.v(128) " "Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(128): created implicit net for \"VGA_HS\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359696608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_VS DE2_115_Synthesizer.v(129) " "Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(129): created implicit net for \"VGA_VS\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359696608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC_N DE2_115_Synthesizer.v(130) " "Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(130): created implicit net for \"VGA_SYNC_N\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359696608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_BLANK_N DE2_115_Synthesizer.v(131) " "Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(131): created implicit net for \"VGA_BLANK_N\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359696608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_R1 DE2_115_Synthesizer.v(132) " "Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(132): created implicit net for \"VGA_R1\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359696608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_G1 DE2_115_Synthesizer.v(133) " "Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(133): created implicit net for \"VGA_G1\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359696608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_B1 DE2_115_Synthesizer.v(134) " "Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(134): created implicit net for \"VGA_B1\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359696608 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DSDProject " "Elaborating entity \"DSDProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418359696748 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a DSDProject.v(19) " "Verilog HDL or VHDL warning at DSDProject.v(19): object \"a\" assigned a value but never read" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418359696764 "|DSDProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DSDProject.v(20) " "Verilog HDL assignment warning at DSDProject.v(20): truncated value with size 32 to match size of target (4)" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359696764 "|DSDProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DSDProject.v(21) " "Verilog HDL assignment warning at DSDProject.v(21): truncated value with size 32 to match size of target (4)" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359696764 "|DSDProject"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "DSDProject.v(55) " "Verilog HDL Case Statement warning at DSDProject.v(55): can't check case statement for completeness because the case expression has too many possible states" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 55 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1418359696764 "|DSDProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_Synthesizer DE2_115_Synthesizer:DEAUDIO " "Elaborating entity \"DE2_115_Synthesizer\" for hierarchy \"DE2_115_Synthesizer:DEAUDIO\"" {  } { { "DSDProject.v" "DEAUDIO" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359696858 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PS2_DAT2 DE2_115_Synthesizer.v(40) " "Verilog HDL or VHDL warning at DE2_115_Synthesizer.v(40): object \"PS2_DAT2\" assigned a value but never read" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418359696858 "|DSDProject|DE2_115_Synthesizer:DEAUDIO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PS2_CLK2 DE2_115_Synthesizer.v(41) " "Verilog HDL or VHDL warning at DE2_115_Synthesizer.v(41): object \"PS2_CLK2\" assigned a value but never read" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418359696858 "|DSDProject|DE2_115_Synthesizer:DEAUDIO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TD_RESET_N DE2_115_Synthesizer.v(48) " "Verilog HDL or VHDL warning at DE2_115_Synthesizer.v(48): object \"TD_RESET_N\" assigned a value but never read" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418359696858 "|DSDProject|DE2_115_Synthesizer:DEAUDIO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyboard_sysclk DE2_115_Synthesizer.v(73) " "Verilog HDL or VHDL warning at DE2_115_Synthesizer.v(73): object \"keyboard_sysclk\" assigned a value but never read" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418359696858 "|DSDProject|DE2_115_Synthesizer:DEAUDIO"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK DE2_115_Synthesizer.v(8) " "Bidirectional port \"AUD_DACLRCK\" at DE2_115_Synthesizer.v(8) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 8 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359696873 "|DSDProject|DE2_115_Synthesizer:DEAUDIO"}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_av_config.v 1 1 " "Using design file i2c_av_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "i2c_av_config.v" "" { Text "C:/altera/14.0/DSDProject/i2c_av_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359696920 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418359696920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config DE2_115_Synthesizer:DEAUDIO\|I2C_AV_Config:u7 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"DE2_115_Synthesizer:DEAUDIO\|I2C_AV_Config:u7\"" {  } { { "DE2_115_Synthesizer.v" "u7" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359696920 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_av_config.v(58) " "Verilog HDL assignment warning at i2c_av_config.v(58): truncated value with size 32 to match size of target (16)" {  } { { "i2c_av_config.v" "" { Text "C:/altera/14.0/DSDProject/i2c_av_config.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359696936 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_av_config.v(111) " "Verilog HDL assignment warning at i2c_av_config.v(111): truncated value with size 32 to match size of target (6)" {  } { { "i2c_av_config.v" "" { Text "C:/altera/14.0/DSDProject/i2c_av_config.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359696936 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7"}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_controller.v 1 1 " "Using design file i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "i2c_controller.v" "" { Text "C:/altera/14.0/DSDProject/i2c_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359696951 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418359696951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller DE2_115_Synthesizer:DEAUDIO\|I2C_AV_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"DE2_115_Synthesizer:DEAUDIO\|I2C_AV_Config:u7\|I2C_Controller:u0\"" {  } { { "i2c_av_config.v" "u0" { Text "C:/altera/14.0/DSDProject/i2c_av_config.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359696951 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(78) " "Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "C:/altera/14.0/DSDProject/i2c_controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359696951 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(77) " "Verilog HDL assignment warning at i2c_controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "C:/altera/14.0/DSDProject/i2c_controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359696951 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_controller.v(90) " "Verilog HDL assignment warning at i2c_controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "i2c_controller.v" "" { Text "C:/altera/14.0/DSDProject/i2c_controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359696951 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WSGN_SEARCH_FILE" "vga_audio_pll.v 1 1 " "Using design file vga_audio_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "vga_audio_pll.v" "" { Text "C:/altera/14.0/DSDProject/vga_audio_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359696967 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418359696967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\"" {  } { { "DE2_115_Synthesizer.v" "u1" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359696983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "vga_audio_pll.v" "altpll_component" { Text "C:/altera/14.0/DSDProject/vga_audio_pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "vga_audio_pll.v" "" { Text "C:/altera/14.0/DSDProject/vga_audio_pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component " "Instantiated megafunction \"DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 15 " "Parameter \"clk2_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 14 " "Parameter \"clk2_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -9921 " "Parameter \"clk2_phase_shift\" = \"-9921\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697076 ""}  } { { "vga_audio_pll.v" "" { Text "C:/altera/14.0/DSDProject/vga_audio_pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418359697076 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demo_sound1.v 1 1 " "Using design file demo_sound1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound1 " "Found entity 1: demo_sound1" {  } { { "demo_sound1.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359697092 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418359697092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_sound1 DE2_115_Synthesizer:DEAUDIO\|demo_sound1:dd1 " "Elaborating entity \"demo_sound1\" for hierarchy \"DE2_115_Synthesizer:DEAUDIO\|demo_sound1:dd1\"" {  } { { "DE2_115_Synthesizer.v" "dd1" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(26) " "Verilog HDL assignment warning at demo_sound1.v(26): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound1.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697108 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(27) " "Verilog HDL assignment warning at demo_sound1.v(27): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound1.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound1.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697108 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(28) " "Verilog HDL assignment warning at demo_sound1.v(28): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound1.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound1.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697108 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(29) " "Verilog HDL assignment warning at demo_sound1.v(29): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound1.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound1.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697108 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(30) " "Verilog HDL assignment warning at demo_sound1.v(30): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound1.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound1.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697108 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(50) " "Verilog HDL assignment warning at demo_sound1.v(50): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound1.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound1.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697108 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "demo_sound1.v(63) " "Verilog HDL Case Statement warning at demo_sound1.v(63): incomplete case statement has no default case item" {  } { { "demo_sound1.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound1.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1418359697108 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TT demo_sound1.v(62) " "Verilog HDL Always Construct warning at demo_sound1.v(62): inferring latch(es) for variable \"TT\", which holds its previous value in one or more paths through the always construct" {  } { { "demo_sound1.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound1.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418359697108 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(131) " "Verilog HDL assignment warning at demo_sound1.v(131): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound1.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound1.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697108 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[0\] demo_sound1.v(62) " "Inferred latch for \"TT\[0\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418359697108 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[1\] demo_sound1.v(62) " "Inferred latch for \"TT\[1\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418359697108 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[2\] demo_sound1.v(62) " "Inferred latch for \"TT\[2\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418359697108 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[3\] demo_sound1.v(62) " "Inferred latch for \"TT\[3\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418359697108 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[4\] demo_sound1.v(62) " "Inferred latch for \"TT\[4\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418359697108 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[5\] demo_sound1.v(62) " "Inferred latch for \"TT\[5\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418359697108 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[6\] demo_sound1.v(62) " "Inferred latch for \"TT\[6\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418359697108 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[7\] demo_sound1.v(62) " "Inferred latch for \"TT\[7\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418359697108 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"}
{ "Warning" "WSGN_SEARCH_FILE" "demo_sound2.v 1 1 " "Using design file demo_sound2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound2 " "Found entity 1: demo_sound2" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359697123 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418359697123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_sound2 DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2 " "Elaborating entity \"demo_sound2\" for hierarchy \"DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\"" {  } { { "DE2_115_Synthesizer.v" "dd2" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(26) " "Verilog HDL assignment warning at demo_sound2.v(26): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697139 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(27) " "Verilog HDL assignment warning at demo_sound2.v(27): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697139 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(28) " "Verilog HDL assignment warning at demo_sound2.v(28): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697139 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(29) " "Verilog HDL assignment warning at demo_sound2.v(29): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697139 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(30) " "Verilog HDL assignment warning at demo_sound2.v(30): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697139 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(50) " "Verilog HDL assignment warning at demo_sound2.v(50): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697139 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "demo_sound2.v(63) " "Verilog HDL Case Statement warning at demo_sound2.v(63): incomplete case statement has no default case item" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1418359697139 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TT demo_sound2.v(62) " "Verilog HDL Always Construct warning at demo_sound2.v(62): inferring latch(es) for variable \"TT\", which holds its previous value in one or more paths through the always construct" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418359697139 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(130) " "Verilog HDL assignment warning at demo_sound2.v(130): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697139 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[0\] demo_sound2.v(62) " "Inferred latch for \"TT\[0\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418359697139 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[1\] demo_sound2.v(62) " "Inferred latch for \"TT\[1\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418359697139 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[2\] demo_sound2.v(62) " "Inferred latch for \"TT\[2\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418359697139 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[3\] demo_sound2.v(62) " "Inferred latch for \"TT\[3\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418359697139 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[4\] demo_sound2.v(62) " "Inferred latch for \"TT\[4\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418359697139 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[5\] demo_sound2.v(62) " "Inferred latch for \"TT\[5\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418359697139 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[6\] demo_sound2.v(62) " "Inferred latch for \"TT\[6\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418359697139 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[7\] demo_sound2.v(62) " "Inferred latch for \"TT\[7\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418359697139 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2"}
{ "Warning" "WSGN_SEARCH_FILE" "staff.v 1 1 " "Using design file staff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 staff " "Found entity 1: staff" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359697170 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418359697170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "staff DE2_115_Synthesizer:DEAUDIO\|staff:st1 " "Elaborating entity \"staff\" for hierarchy \"DE2_115_Synthesizer:DEAUDIO\|staff:st1\"" {  } { { "DE2_115_Synthesizer.v" "st1" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(26) " "Verilog HDL assignment warning at staff.v(26): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697170 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(27) " "Verilog HDL assignment warning at staff.v(27): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697170 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(28) " "Verilog HDL assignment warning at staff.v(28): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697170 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(29) " "Verilog HDL assignment warning at staff.v(29): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697170 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(53) " "Verilog HDL assignment warning at staff.v(53): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697170 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(54) " "Verilog HDL assignment warning at staff.v(54): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697170 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(55) " "Verilog HDL assignment warning at staff.v(55): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697170 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(56) " "Verilog HDL assignment warning at staff.v(56): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697170 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(57) " "Verilog HDL assignment warning at staff.v(57): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697170 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(58) " "Verilog HDL assignment warning at staff.v(58): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697170 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(59) " "Verilog HDL assignment warning at staff.v(59): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697170 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(60) " "Verilog HDL assignment warning at staff.v(60): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697170 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(61) " "Verilog HDL assignment warning at staff.v(61): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(62) " "Verilog HDL assignment warning at staff.v(62): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(63) " "Verilog HDL assignment warning at staff.v(63): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(70) " "Verilog HDL assignment warning at staff.v(70): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(71) " "Verilog HDL assignment warning at staff.v(71): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(72) " "Verilog HDL assignment warning at staff.v(72): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(73) " "Verilog HDL assignment warning at staff.v(73): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(74) " "Verilog HDL assignment warning at staff.v(74): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(75) " "Verilog HDL assignment warning at staff.v(75): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(76) " "Verilog HDL assignment warning at staff.v(76): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(77) " "Verilog HDL assignment warning at staff.v(77): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(78) " "Verilog HDL assignment warning at staff.v(78): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(80) " "Verilog HDL assignment warning at staff.v(80): truncated value with size 32 to match size of target (16)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(105) " "Verilog HDL assignment warning at staff.v(105): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(106) " "Verilog HDL assignment warning at staff.v(106): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(107) " "Verilog HDL assignment warning at staff.v(107): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(108) " "Verilog HDL assignment warning at staff.v(108): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(109) " "Verilog HDL assignment warning at staff.v(109): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(110) " "Verilog HDL assignment warning at staff.v(110): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(111) " "Verilog HDL assignment warning at staff.v(111): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(112) " "Verilog HDL assignment warning at staff.v(112): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(113) " "Verilog HDL assignment warning at staff.v(113): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(114) " "Verilog HDL assignment warning at staff.v(114): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(115) " "Verilog HDL assignment warning at staff.v(115): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(122) " "Verilog HDL assignment warning at staff.v(122): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(123) " "Verilog HDL assignment warning at staff.v(123): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(124) " "Verilog HDL assignment warning at staff.v(124): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(125) " "Verilog HDL assignment warning at staff.v(125): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(126) " "Verilog HDL assignment warning at staff.v(126): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(127) " "Verilog HDL assignment warning at staff.v(127): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(128) " "Verilog HDL assignment warning at staff.v(128): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(129) " "Verilog HDL assignment warning at staff.v(129): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(130) " "Verilog HDL assignment warning at staff.v(130): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(132) " "Verilog HDL assignment warning at staff.v(132): truncated value with size 32 to match size of target (16)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(157) " "Verilog HDL assignment warning at staff.v(157): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(158) " "Verilog HDL assignment warning at staff.v(158): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(159) " "Verilog HDL assignment warning at staff.v(159): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(160) " "Verilog HDL assignment warning at staff.v(160): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(161) " "Verilog HDL assignment warning at staff.v(161): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(162) " "Verilog HDL assignment warning at staff.v(162): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(163) " "Verilog HDL assignment warning at staff.v(163): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(164) " "Verilog HDL assignment warning at staff.v(164): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(165) " "Verilog HDL assignment warning at staff.v(165): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(166) " "Verilog HDL assignment warning at staff.v(166): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(167) " "Verilog HDL assignment warning at staff.v(167): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(174) " "Verilog HDL assignment warning at staff.v(174): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(175) " "Verilog HDL assignment warning at staff.v(175): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(176) " "Verilog HDL assignment warning at staff.v(176): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(177) " "Verilog HDL assignment warning at staff.v(177): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(178) " "Verilog HDL assignment warning at staff.v(178): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(179) " "Verilog HDL assignment warning at staff.v(179): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(180) " "Verilog HDL assignment warning at staff.v(180): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(181) " "Verilog HDL assignment warning at staff.v(181): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(182) " "Verilog HDL assignment warning at staff.v(182): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(184) " "Verilog HDL assignment warning at staff.v(184): truncated value with size 32 to match size of target (16)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(209) " "Verilog HDL assignment warning at staff.v(209): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(210) " "Verilog HDL assignment warning at staff.v(210): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(211) " "Verilog HDL assignment warning at staff.v(211): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(212) " "Verilog HDL assignment warning at staff.v(212): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(213) " "Verilog HDL assignment warning at staff.v(213): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(214) " "Verilog HDL assignment warning at staff.v(214): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(215) " "Verilog HDL assignment warning at staff.v(215): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(216) " "Verilog HDL assignment warning at staff.v(216): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(217) " "Verilog HDL assignment warning at staff.v(217): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(218) " "Verilog HDL assignment warning at staff.v(218): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(219) " "Verilog HDL assignment warning at staff.v(219): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(226) " "Verilog HDL assignment warning at staff.v(226): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(227) " "Verilog HDL assignment warning at staff.v(227): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(228) " "Verilog HDL assignment warning at staff.v(228): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(229) " "Verilog HDL assignment warning at staff.v(229): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(230) " "Verilog HDL assignment warning at staff.v(230): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(231) " "Verilog HDL assignment warning at staff.v(231): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(232) " "Verilog HDL assignment warning at staff.v(232): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(233) " "Verilog HDL assignment warning at staff.v(233): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(234) " "Verilog HDL assignment warning at staff.v(234): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(236) " "Verilog HDL assignment warning at staff.v(236): truncated value with size 32 to match size of target (16)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(295) " "Verilog HDL assignment warning at staff.v(295): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(297) " "Verilog HDL assignment warning at staff.v(297): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(317) " "Verilog HDL assignment warning at staff.v(317): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(375) " "Verilog HDL assignment warning at staff.v(375): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(377) " "Verilog HDL assignment warning at staff.v(377): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(393) " "Verilog HDL assignment warning at staff.v(393): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "C:/altera/14.0/DSDProject/staff.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697186 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1"}
{ "Warning" "WSGN_SEARCH_FILE" "vga_time_generator.v 1 1 " "Using design file vga_time_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_time_generator " "Found entity 1: vga_time_generator" {  } { { "vga_time_generator.v" "" { Text "C:/altera/14.0/DSDProject/vga_time_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359697201 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418359697201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_time_generator DE2_115_Synthesizer:DEAUDIO\|staff:st1\|vga_time_generator:vga0 " "Elaborating entity \"vga_time_generator\" for hierarchy \"DE2_115_Synthesizer:DEAUDIO\|staff:st1\|vga_time_generator:vga0\"" {  } { { "staff.v" "vga0" { Text "C:/altera/14.0/DSDProject/staff.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(32) " "Verilog HDL assignment warning at vga_time_generator.v(32): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "C:/altera/14.0/DSDProject/vga_time_generator.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697201 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|vga_time_generator:vga0"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "vga_time_generator.v(37) " "Verilog HDL warning at vga_time_generator.v(37): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "vga_time_generator.v" "" { Text "C:/altera/14.0/DSDProject/vga_time_generator.v" 37 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1418359697201 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|vga_time_generator:vga0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(54) " "Verilog HDL assignment warning at vga_time_generator.v(54): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "C:/altera/14.0/DSDProject/vga_time_generator.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697201 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|vga_time_generator:vga0"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "vga_time_generator.v(59) " "Verilog HDL warning at vga_time_generator.v(59): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "vga_time_generator.v" "" { Text "C:/altera/14.0/DSDProject/vga_time_generator.v" 59 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1418359697201 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|vga_time_generator:vga0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(74) " "Verilog HDL assignment warning at vga_time_generator.v(74): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "C:/altera/14.0/DSDProject/vga_time_generator.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697217 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|vga_time_generator:vga0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(79) " "Verilog HDL assignment warning at vga_time_generator.v(79): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "C:/altera/14.0/DSDProject/vga_time_generator.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697217 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|vga_time_generator:vga0"}
{ "Warning" "WSGN_SEARCH_FILE" "bar_white.v 1 1 " "Using design file bar_white.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bar_white " "Found entity 1: bar_white" {  } { { "bar_white.v" "" { Text "C:/altera/14.0/DSDProject/bar_white.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359697233 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418359697233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_white DE2_115_Synthesizer:DEAUDIO\|staff:st1\|bar_white:bar1 " "Elaborating entity \"bar_white\" for hierarchy \"DE2_115_Synthesizer:DEAUDIO\|staff:st1\|bar_white:bar1\"" {  } { { "staff.v" "bar1" { Text "C:/altera/14.0/DSDProject/staff.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bar_white.v(22) " "Verilog HDL assignment warning at bar_white.v(22): truncated value with size 32 to match size of target (12)" {  } { { "bar_white.v" "" { Text "C:/altera/14.0/DSDProject/bar_white.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697233 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(23) " "Verilog HDL assignment warning at bar_white.v(23): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "C:/altera/14.0/DSDProject/bar_white.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697233 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(24) " "Verilog HDL assignment warning at bar_white.v(24): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "C:/altera/14.0/DSDProject/bar_white.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697233 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(25) " "Verilog HDL assignment warning at bar_white.v(25): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "C:/altera/14.0/DSDProject/bar_white.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697233 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(26) " "Verilog HDL assignment warning at bar_white.v(26): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "C:/altera/14.0/DSDProject/bar_white.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697233 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(27) " "Verilog HDL assignment warning at bar_white.v(27): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "C:/altera/14.0/DSDProject/bar_white.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697233 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(28) " "Verilog HDL assignment warning at bar_white.v(28): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "C:/altera/14.0/DSDProject/bar_white.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697233 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(29) " "Verilog HDL assignment warning at bar_white.v(29): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "C:/altera/14.0/DSDProject/bar_white.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697233 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(30) " "Verilog HDL assignment warning at bar_white.v(30): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "C:/altera/14.0/DSDProject/bar_white.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697233 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(31) " "Verilog HDL assignment warning at bar_white.v(31): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "C:/altera/14.0/DSDProject/bar_white.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697233 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(32) " "Verilog HDL assignment warning at bar_white.v(32): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "C:/altera/14.0/DSDProject/bar_white.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697233 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(33) " "Verilog HDL assignment warning at bar_white.v(33): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "C:/altera/14.0/DSDProject/bar_white.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697233 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(34) " "Verilog HDL assignment warning at bar_white.v(34): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "C:/altera/14.0/DSDProject/bar_white.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697233 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(35) " "Verilog HDL assignment warning at bar_white.v(35): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "C:/altera/14.0/DSDProject/bar_white.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697233 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(36) " "Verilog HDL assignment warning at bar_white.v(36): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "C:/altera/14.0/DSDProject/bar_white.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697233 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(37) " "Verilog HDL assignment warning at bar_white.v(37): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "C:/altera/14.0/DSDProject/bar_white.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697233 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_white:bar1"}
{ "Warning" "WSGN_SEARCH_FILE" "bar_big.v 1 1 " "Using design file bar_big.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bar_big " "Found entity 1: bar_big" {  } { { "bar_big.v" "" { Text "C:/altera/14.0/DSDProject/bar_big.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359697264 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418359697264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_big DE2_115_Synthesizer:DEAUDIO\|staff:st1\|bar_big:b0 " "Elaborating entity \"bar_big\" for hierarchy \"DE2_115_Synthesizer:DEAUDIO\|staff:st1\|bar_big:b0\"" {  } { { "staff.v" "b0" { Text "C:/altera/14.0/DSDProject/staff.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_big.v(12) " "Verilog HDL assignment warning at bar_big.v(12): truncated value with size 32 to match size of target (1)" {  } { { "bar_big.v" "" { Text "C:/altera/14.0/DSDProject/bar_big.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697264 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_big:b0"}
{ "Warning" "WSGN_SEARCH_FILE" "bar_blank.v 1 1 " "Using design file bar_blank.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bar_blank " "Found entity 1: bar_blank" {  } { { "bar_blank.v" "" { Text "C:/altera/14.0/DSDProject/bar_blank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359697279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418359697279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_blank DE2_115_Synthesizer:DEAUDIO\|staff:st1\|bar_blank:bar_blank1 " "Elaborating entity \"bar_blank\" for hierarchy \"DE2_115_Synthesizer:DEAUDIO\|staff:st1\|bar_blank:bar_blank1\"" {  } { { "staff.v" "bar_blank1" { Text "C:/altera/14.0/DSDProject/staff.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bar_blank.v(17) " "Verilog HDL assignment warning at bar_blank.v(17): truncated value with size 32 to match size of target (12)" {  } { { "bar_blank.v" "" { Text "C:/altera/14.0/DSDProject/bar_blank.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697295 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(19) " "Verilog HDL assignment warning at bar_blank.v(19): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "C:/altera/14.0/DSDProject/bar_blank.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697295 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(20) " "Verilog HDL assignment warning at bar_blank.v(20): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "C:/altera/14.0/DSDProject/bar_blank.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697295 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(21) " "Verilog HDL assignment warning at bar_blank.v(21): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "C:/altera/14.0/DSDProject/bar_blank.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697295 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(22) " "Verilog HDL assignment warning at bar_blank.v(22): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "C:/altera/14.0/DSDProject/bar_blank.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697295 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(23) " "Verilog HDL assignment warning at bar_blank.v(23): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "C:/altera/14.0/DSDProject/bar_blank.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697295 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(24) " "Verilog HDL assignment warning at bar_blank.v(24): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "C:/altera/14.0/DSDProject/bar_blank.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697295 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(25) " "Verilog HDL assignment warning at bar_blank.v(25): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "C:/altera/14.0/DSDProject/bar_blank.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697295 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(26) " "Verilog HDL assignment warning at bar_blank.v(26): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "C:/altera/14.0/DSDProject/bar_blank.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697295 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(27) " "Verilog HDL assignment warning at bar_blank.v(27): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "C:/altera/14.0/DSDProject/bar_blank.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697295 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(28) " "Verilog HDL assignment warning at bar_blank.v(28): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "C:/altera/14.0/DSDProject/bar_blank.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697295 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(29) " "Verilog HDL assignment warning at bar_blank.v(29): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "C:/altera/14.0/DSDProject/bar_blank.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697295 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WSGN_SEARCH_FILE" "adio_codec.v 1 1 " "Using design file adio_codec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adio_codec " "Found entity 1: adio_codec" {  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359697311 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418359697311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adio_codec DE2_115_Synthesizer:DEAUDIO\|adio_codec:ad1 " "Elaborating entity \"adio_codec\" for hierarchy \"DE2_115_Synthesizer:DEAUDIO\|adio_codec:ad1\"" {  } { { "DE2_115_Synthesizer.v" "ad1" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(63) " "Verilog HDL assignment warning at adio_codec.v(63): truncated value with size 32 to match size of target (4)" {  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697326 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 adio_codec.v(88) " "Verilog HDL assignment warning at adio_codec.v(88): truncated value with size 32 to match size of target (9)" {  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697342 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adio_codec.v(96) " "Verilog HDL assignment warning at adio_codec.v(96): truncated value with size 32 to match size of target (8)" {  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697342 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 adio_codec.v(104) " "Verilog HDL assignment warning at adio_codec.v(104): truncated value with size 32 to match size of target (7)" {  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697342 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(117) " "Verilog HDL assignment warning at adio_codec.v(117): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697342 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(144) " "Verilog HDL assignment warning at adio_codec.v(144): truncated value with size 32 to match size of target (4)" {  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697342 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adio_codec.v(146) " "Verilog HDL assignment warning at adio_codec.v(146): truncated value with size 32 to match size of target (1)" {  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697342 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(187) " "Verilog HDL assignment warning at adio_codec.v(187): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697342 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(188) " "Verilog HDL assignment warning at adio_codec.v(188): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697342 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(189) " "Verilog HDL assignment warning at adio_codec.v(189): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697342 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(190) " "Verilog HDL assignment warning at adio_codec.v(190): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697342 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(191) " "Verilog HDL assignment warning at adio_codec.v(191): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697342 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(192) " "Verilog HDL assignment warning at adio_codec.v(192): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697342 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(193) " "Verilog HDL assignment warning at adio_codec.v(193): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697342 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(194) " "Verilog HDL assignment warning at adio_codec.v(194): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697342 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1"}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(53) " "Verilog HDL Expression warning at wave_gen_string.v(53): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(54) " "Verilog HDL Expression warning at wave_gen_string.v(54): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(55) " "Verilog HDL Expression warning at wave_gen_string.v(55): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(56) " "Verilog HDL Expression warning at wave_gen_string.v(56): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(57) " "Verilog HDL Expression warning at wave_gen_string.v(57): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(58) " "Verilog HDL Expression warning at wave_gen_string.v(58): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(59) " "Verilog HDL Expression warning at wave_gen_string.v(59): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(60) " "Verilog HDL Expression warning at wave_gen_string.v(60): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(61) " "Verilog HDL Expression warning at wave_gen_string.v(61): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(62) " "Verilog HDL Expression warning at wave_gen_string.v(62): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(63) " "Verilog HDL Expression warning at wave_gen_string.v(63): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(64) " "Verilog HDL Expression warning at wave_gen_string.v(64): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(65) " "Verilog HDL Expression warning at wave_gen_string.v(65): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(66) " "Verilog HDL Expression warning at wave_gen_string.v(66): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(67) " "Verilog HDL Expression warning at wave_gen_string.v(67): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(68) " "Verilog HDL Expression warning at wave_gen_string.v(68): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(69) " "Verilog HDL Expression warning at wave_gen_string.v(69): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697373 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(70) " "Verilog HDL Expression warning at wave_gen_string.v(70): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697373 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(71) " "Verilog HDL Expression warning at wave_gen_string.v(71): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697373 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(72) " "Verilog HDL Expression warning at wave_gen_string.v(72): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697373 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(73) " "Verilog HDL Expression warning at wave_gen_string.v(73): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697373 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wave_gen_string.v 1 1 " "Using design file wave_gen_string.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_string " "Found entity 1: wave_gen_string" {  } { { "wave_gen_string.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_string.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359697373 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418359697373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_string DE2_115_Synthesizer:DEAUDIO\|adio_codec:ad1\|wave_gen_string:r1 " "Elaborating entity \"wave_gen_string\" for hierarchy \"DE2_115_Synthesizer:DEAUDIO\|adio_codec:ad1\|wave_gen_string:r1\"" {  } { { "adio_codec.v" "r1" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697373 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(40) " "Verilog HDL Expression warning at wave_gen_brass.v(40): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(41) " "Verilog HDL Expression warning at wave_gen_brass.v(41): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(42) " "Verilog HDL Expression warning at wave_gen_brass.v(42): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(43) " "Verilog HDL Expression warning at wave_gen_brass.v(43): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(44) " "Verilog HDL Expression warning at wave_gen_brass.v(44): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(45) " "Verilog HDL Expression warning at wave_gen_brass.v(45): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(46) " "Verilog HDL Expression warning at wave_gen_brass.v(46): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(47) " "Verilog HDL Expression warning at wave_gen_brass.v(47): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(48) " "Verilog HDL Expression warning at wave_gen_brass.v(48): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(49) " "Verilog HDL Expression warning at wave_gen_brass.v(49): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(50) " "Verilog HDL Expression warning at wave_gen_brass.v(50): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(51) " "Verilog HDL Expression warning at wave_gen_brass.v(51): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(52) " "Verilog HDL Expression warning at wave_gen_brass.v(52): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(53) " "Verilog HDL Expression warning at wave_gen_brass.v(53): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(54) " "Verilog HDL Expression warning at wave_gen_brass.v(54): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(55) " "Verilog HDL Expression warning at wave_gen_brass.v(55): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(56) " "Verilog HDL Expression warning at wave_gen_brass.v(56): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(57) " "Verilog HDL Expression warning at wave_gen_brass.v(57): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(58) " "Verilog HDL Expression warning at wave_gen_brass.v(58): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(59) " "Verilog HDL Expression warning at wave_gen_brass.v(59): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(60) " "Verilog HDL Expression warning at wave_gen_brass.v(60): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(61) " "Verilog HDL Expression warning at wave_gen_brass.v(61): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(62) " "Verilog HDL Expression warning at wave_gen_brass.v(62): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(63) " "Verilog HDL Expression warning at wave_gen_brass.v(63): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(64) " "Verilog HDL Expression warning at wave_gen_brass.v(64): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(65) " "Verilog HDL Expression warning at wave_gen_brass.v(65): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(66) " "Verilog HDL Expression warning at wave_gen_brass.v(66): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(67) " "Verilog HDL Expression warning at wave_gen_brass.v(67): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(68) " "Verilog HDL Expression warning at wave_gen_brass.v(68): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(69) " "Verilog HDL Expression warning at wave_gen_brass.v(69): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(70) " "Verilog HDL Expression warning at wave_gen_brass.v(70): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(71) " "Verilog HDL Expression warning at wave_gen_brass.v(71): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(72) " "Verilog HDL Expression warning at wave_gen_brass.v(72): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wave_gen_brass.v 1 1 " "Using design file wave_gen_brass.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_brass " "Found entity 1: wave_gen_brass" {  } { { "wave_gen_brass.v" "" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359697404 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_brass DE2_115_Synthesizer:DEAUDIO\|adio_codec:ad1\|wave_gen_brass:s1 " "Elaborating entity \"wave_gen_brass\" for hierarchy \"DE2_115_Synthesizer:DEAUDIO\|adio_codec:ad1\|wave_gen_brass:s1\"" {  } { { "adio_codec.v" "s1" { Text "C:/altera/14.0/DSDProject/adio_codec.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697404 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debug_test.v 1 1 " "Using design file debug_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DeBUG_TEST " "Found entity 1: DeBUG_TEST" {  } { { "debug_test.v" "" { Text "C:/altera/14.0/DSDProject/debug_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359697436 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418359697436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBUG_TEST DE2_115_Synthesizer:DEAUDIO\|DeBUG_TEST:u6 " "Elaborating entity \"DeBUG_TEST\" for hierarchy \"DE2_115_Synthesizer:DEAUDIO\|DeBUG_TEST:u6\"" {  } { { "DE2_115_Synthesizer.v" "u6" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697436 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sound_off1 debug_test.v(17) " "Verilog HDL or VHDL warning at debug_test.v(17): object \"sound_off1\" assigned a value but never read" {  } { { "debug_test.v" "" { Text "C:/altera/14.0/DSDProject/debug_test.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418359697436 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|DeBUG_TEST:u6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sound_off2 debug_test.v(17) " "Verilog HDL or VHDL warning at debug_test.v(17): object \"sound_off2\" assigned a value but never read" {  } { { "debug_test.v" "" { Text "C:/altera/14.0/DSDProject/debug_test.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418359697436 "|DSDProject|DE2_115_Synthesizer:DEAUDIO|DeBUG_TEST:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kb1 kb1:KB " "Elaborating entity \"kb1\" for hierarchy \"kb1:KB\"" {  } { { "DSDProject.v" "KB" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697436 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rxactive kb1.v(23) " "Verilog HDL or VHDL warning at kb1.v(23): object \"rxactive\" assigned a value but never read" {  } { { "kb1.v" "" { Text "C:/altera/14.0/DSDProject/kb1.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418359697451 "|DSDProject|kb1:KB"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataready kb1.v(24) " "Verilog HDL or VHDL warning at kb1.v(24): object \"dataready\" assigned a value but never read" {  } { { "kb1.v" "" { Text "C:/altera/14.0/DSDProject/kb1.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418359697451 "|DSDProject|kb1:KB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 kb1.v(35) " "Verilog HDL assignment warning at kb1.v(35): truncated value with size 32 to match size of target (16)" {  } { { "kb1.v" "" { Text "C:/altera/14.0/DSDProject/kb1.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418359697451 "|DSDProject|kb1:KB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_IR DE2_115_IR:IR0 " "Elaborating entity \"DE2_115_IR\" for hierarchy \"DE2_115_IR:IR0\"" {  } { { "DSDProject.v" "IR0" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 DE2_115_IR:IR0\|pll1:u0 " "Elaborating entity \"pll1\" for hierarchy \"DE2_115_IR:IR0\|pll1:u0\"" {  } { { "DE2_115_IR.v" "u0" { Text "C:/altera/14.0/DSDProject/DE2_115_IR.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE2_115_IR:IR0\|pll1:u0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"DE2_115_IR:IR0\|pll1:u0\|altpll:altpll_component\"" {  } { { "pll1.v" "altpll_component" { Text "C:/altera/14.0/DSDProject/pll1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_IR:IR0\|pll1:u0\|altpll:altpll_component " "Elaborated megafunction instantiation \"DE2_115_IR:IR0\|pll1:u0\|altpll:altpll_component\"" {  } { { "pll1.v" "" { Text "C:/altera/14.0/DSDProject/pll1.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_IR:IR0\|pll1:u0\|altpll:altpll_component " "Instantiated megafunction \"DE2_115_IR:IR0\|pll1:u0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697483 ""}  } { { "pll1.v" "" { Text "C:/altera/14.0/DSDProject/pll1.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418359697483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "C:/altera/14.0/DSDProject/db/pll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359697623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359697623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll DE2_115_IR:IR0\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"DE2_115_IR:IR0\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_RECEIVE DE2_115_IR:IR0\|IR_RECEIVE:u1 " "Elaborating entity \"IR_RECEIVE\" for hierarchy \"DE2_115_IR:IR0\|IR_RECEIVE:u1\"" {  } { { "DE2_115_IR.v" "u1" { Text "C:/altera/14.0/DSDProject/DE2_115_IR.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_one_decoder zero_one_decoder:M7 " "Elaborating entity \"zero_one_decoder\" for hierarchy \"zero_one_decoder:M7\"" {  } { { "DSDProject.v" "M7" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:M2 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:M2\"" {  } { { "DSDProject.v" "M2" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359697639 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE2_115_Synthesizer:DEAUDIO\|adio_codec:ad1\|wave_gen_brass:s4\|Ram0 " "RAM logic \"DE2_115_Synthesizer:DEAUDIO\|adio_codec:ad1\|wave_gen_brass:s4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_brass.v" "Ram0" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1418359699123 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE2_115_Synthesizer:DEAUDIO\|adio_codec:ad1\|wave_gen_brass:s3\|Ram0 " "RAM logic \"DE2_115_Synthesizer:DEAUDIO\|adio_codec:ad1\|wave_gen_brass:s3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_brass.v" "Ram0" { Text "C:/altera/14.0/DSDProject/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1418359699123 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1418359699123 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_Synthesizer:DEAUDIO\|I2C_AV_Config:u7\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE2_115_Synthesizer:DEAUDIO\|I2C_AV_Config:u7\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418359700451 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418359700451 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418359700451 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418359700451 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418359700451 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418359700451 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418359700451 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418359700451 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418359700451 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DSDProject.rom0_I2C_AV_Config_fe53227f.hdl.mif " "Parameter INIT_FILE set to db/DSDProject.rom0_I2C_AV_Config_fe53227f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418359700451 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1418359700451 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1418359700451 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "DSDProject.v" "Mod0" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359700451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DSDProject.v" "Div0" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359700451 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1418359700451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_Synthesizer:DEAUDIO\|I2C_AV_Config:u7\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"DE2_115_Synthesizer:DEAUDIO\|I2C_AV_Config:u7\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359700561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_Synthesizer:DEAUDIO\|I2C_AV_Config:u7\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"DE2_115_Synthesizer:DEAUDIO\|I2C_AV_Config:u7\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359700561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359700561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359700561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359700561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359700561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359700561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359700561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359700561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359700561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DSDProject.rom0_I2C_AV_Config_fe53227f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DSDProject.rom0_I2C_AV_Config_fe53227f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359700561 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418359700561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cj81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cj81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cj81 " "Found entity 1: altsyncram_cj81" {  } { { "db/altsyncram_cj81.tdf" "" { Text "C:/altera/14.0/DSDProject/db/altsyncram_cj81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359700670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359700670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359700733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359700733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359700733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359700733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359700733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359700733 ""}  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418359700733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_soo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_soo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_soo " "Found entity 1: lpm_divide_soo" {  } { { "db/lpm_divide_soo.tdf" "" { Text "C:/altera/14.0/DSDProject/db/lpm_divide_soo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359700842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359700842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/altera/14.0/DSDProject/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359700873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359700873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/altera/14.0/DSDProject/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359700967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359700967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/altera/14.0/DSDProject/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359701108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359701108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/altera/14.0/DSDProject/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359701217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359701217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/altera/14.0/DSDProject/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359701233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359701233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/altera/14.0/DSDProject/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359701264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359701264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359701279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359701279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359701279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359701279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359701279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418359701279 ""}  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418359701279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "C:/altera/14.0/DSDProject/db/lpm_divide_p0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418359701389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418359701389 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1418359702623 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "62 " "Ignored 62 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1418359702686 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1418359702686 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1418359702717 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1418359702717 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1418359702717 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1418359702748 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1418359702748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|TT\[3\] " "Latch DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|TT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418359702748 ""}  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418359702748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|TT\[6\] " "Latch DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|TT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418359702748 ""}  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418359702748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|TT\[5\] " "Latch DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|TT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418359702748 ""}  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418359702748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|TT\[4\] " "Latch DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|TT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418359702764 ""}  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418359702764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|TT\[7\] " "Latch DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|TT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418359702764 ""}  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418359702764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|TT\[2\] " "Latch DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|TT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418359702764 ""}  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418359702764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|TT\[0\] " "Latch DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|TT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418359702764 ""}  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418359702764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|TT\[1\] " "Latch DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|TT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[0\] " "Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:DEAUDIO\|demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418359702764 ""}  } { { "demo_sound2.v" "" { Text "C:/altera/14.0/DSDProject/demo_sound2.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418359702764 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_controller.v" "" { Text "C:/altera/14.0/DSDProject/i2c_controller.v" 72 -1 0 } } { "i2c_controller.v" "" { Text "C:/altera/14.0/DSDProject/i2c_controller.v" 63 -1 0 } } { "i2c_controller.v" "" { Text "C:/altera/14.0/DSDProject/i2c_controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1418359702779 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1418359702779 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DE2_115_Synthesizer:DEAUDIO\|AUD_ADCLRCK~synth " "Node \"DE2_115_Synthesizer:DEAUDIO\|AUD_ADCLRCK~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359705076 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359705076 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359705076 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1418359705076 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segments2\[0\] VCC " "Pin \"segments2\[0\]\" is stuck at VCC" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments2\[1\] VCC " "Pin \"segments2\[1\]\" is stuck at VCC" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments2\[2\] VCC " "Pin \"segments2\[2\]\" is stuck at VCC" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments2\[3\] VCC " "Pin \"segments2\[3\]\" is stuck at VCC" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments2\[4\] VCC " "Pin \"segments2\[4\]\" is stuck at VCC" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments2\[5\] VCC " "Pin \"segments2\[5\]\" is stuck at VCC" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments2\[6\] VCC " "Pin \"segments2\[6\]\" is stuck at VCC" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments4\[1\] GND " "Pin \"segments4\[1\]\" is stuck at GND" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments4\[2\] GND " "Pin \"segments4\[2\]\" is stuck at GND" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments4\[6\] VCC " "Pin \"segments4\[6\]\" is stuck at VCC" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments5\[0\] VCC " "Pin \"segments5\[0\]\" is stuck at VCC" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments5\[1\] VCC " "Pin \"segments5\[1\]\" is stuck at VCC" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments5\[2\] VCC " "Pin \"segments5\[2\]\" is stuck at VCC" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments5\[3\] VCC " "Pin \"segments5\[3\]\" is stuck at VCC" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments5\[4\] VCC " "Pin \"segments5\[4\]\" is stuck at VCC" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments5\[5\] VCC " "Pin \"segments5\[5\]\" is stuck at VCC" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments5\[6\] VCC " "Pin \"segments5\[6\]\" is stuck at VCC" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments6\[1\] GND " "Pin \"segments6\[1\]\" is stuck at GND" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments6\[2\] GND " "Pin \"segments6\[2\]\" is stuck at GND" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments6\[6\] VCC " "Pin \"segments6\[6\]\" is stuck at VCC" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments7\[1\] GND " "Pin \"segments7\[1\]\" is stuck at GND" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments7\[2\] GND " "Pin \"segments7\[2\]\" is stuck at GND" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments7\[6\] VCC " "Pin \"segments7\[6\]\" is stuck at VCC" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418359705076 "|DSDProject|segments7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1418359705076 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1418359705373 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "89 " "89 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1418359711811 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/14.0/DSDProject/output_files/DSDProject.map.smsg " "Generated suppressed messages file C:/altera/14.0/DSDProject/output_files/DSDProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1418359712029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418359712779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359712779 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "vga_audio_pll.v" "" { Text "C:/altera/14.0/DSDProject/vga_audio_pll.v" 107 0 0 } } { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 67 0 0 } } { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 12 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Quartus II" 0 -1 1418359712936 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"DE2_115_Synthesizer:DEAUDIO\|VGA_Audio_PLL:u1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "vga_audio_pll.v" "" { Text "C:/altera/14.0/DSDProject/vga_audio_pll.v" 107 0 0 } } { "DE2_115_Synthesizer.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v" 67 0 0 } } { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 12 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1418359712936 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE2_115_IR:IR0\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"DE2_115_IR:IR0\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll1_altpll.v" "" { Text "C:/altera/14.0/DSDProject/db/pll1_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll1.v" "" { Text "C:/altera/14.0/DSDProject/pll1.v" 94 0 0 } } { "DE2_115_IR.v" "" { Text "C:/altera/14.0/DSDProject/DE2_115_IR.v" 12 0 0 } } { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 27 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1418359712936 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key0 " "No output dependent on input pin \"key0\"" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359713186 "|DSDProject|key0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359713186 "|DSDProject|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359713186 "|DSDProject|key2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk2 " "No output dependent on input pin \"clk2\"" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359713186 "|DSDProject|clk2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359713186 "|DSDProject|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_clk " "No output dependent on input pin \"ps2_clk\"" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359713186 "|DSDProject|ps2_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_data " "No output dependent on input pin \"ps2_data\"" {  } { { "DSDProject.v" "" { Text "C:/altera/14.0/DSDProject/DSDProject.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418359713186 "|DSDProject|ps2_data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1418359713186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2123 " "Implemented 2123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418359713186 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418359713186 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1418359713186 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2025 " "Implemented 2025 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418359713186 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1418359713186 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1418359713186 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418359713186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 325 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 325 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "577 " "Peak virtual memory: 577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418359713295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 20:48:33 2014 " "Processing ended: Thu Dec 11 20:48:33 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418359713295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418359713295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418359713295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418359713295 ""}
