// Seed: 3580807040
module module_0 (
    output wor  id_0,
    input  wire id_1,
    input  wand id_2
);
  assign id_0 = 1;
  assign id_0 = id_2;
  assign id_0 = 1 == 1 ? -1 : id_1;
  wire ["" : -1] id_4;
  assign module_1.id_4 = 0;
  localparam id_5 = 1;
  logic [1 : -1] id_6;
  logic module_0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    output wire id_3,
    input uwire id_4,
    output tri id_5,
    input wire id_6,
    output uwire id_7,
    output wor id_8,
    input uwire id_9,
    output tri0 id_10,
    input wor id_11,
    output wire id_12,
    input uwire id_13,
    input tri0 id_14,
    input supply1 id_15,
    input wand id_16,
    output logic id_17,
    input supply0 id_18
);
  always @(posedge -1) begin : LABEL_0
    id_17 <= id_6;
  end
  module_0 modCall_1 (
      id_2,
      id_18,
      id_6
  );
endmodule
