#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bbd080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bbd210 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1bad2d0 .functor NOT 1, L_0x1c24e70, C4<0>, C4<0>, C4<0>;
L_0x1c24c50 .functor XOR 2, L_0x1c24b10, L_0x1c24bb0, C4<00>, C4<00>;
L_0x1c24d60 .functor XOR 2, L_0x1c24c50, L_0x1c24cc0, C4<00>, C4<00>;
v0x1c1a2a0_0 .net *"_ivl_10", 1 0, L_0x1c24cc0;  1 drivers
v0x1c1a3a0_0 .net *"_ivl_12", 1 0, L_0x1c24d60;  1 drivers
v0x1c1a480_0 .net *"_ivl_2", 1 0, L_0x1c24a70;  1 drivers
v0x1c1a540_0 .net *"_ivl_4", 1 0, L_0x1c24b10;  1 drivers
v0x1c1a620_0 .net *"_ivl_6", 1 0, L_0x1c24bb0;  1 drivers
v0x1c1a750_0 .net *"_ivl_8", 1 0, L_0x1c24c50;  1 drivers
v0x1c1a830_0 .net "a", 0 0, v0x1c136e0_0;  1 drivers
v0x1c1a8d0_0 .net "b", 0 0, v0x1c13780_0;  1 drivers
v0x1c1a970_0 .net "c", 0 0, v0x1c13820_0;  1 drivers
v0x1c1aa10_0 .var "clk", 0 0;
v0x1c1aab0_0 .net "d", 0 0, v0x1c13960_0;  1 drivers
v0x1c1ab50_0 .net "out_pos_dut", 0 0, L_0x1c24720;  1 drivers
v0x1c1abf0_0 .net "out_pos_ref", 0 0, L_0x1c1c120;  1 drivers
v0x1c1ac90_0 .net "out_sop_dut", 0 0, L_0x1c1e3d0;  1 drivers
v0x1c1ad30_0 .net "out_sop_ref", 0 0, L_0x1bede90;  1 drivers
v0x1c1add0_0 .var/2u "stats1", 223 0;
v0x1c1ae70_0 .var/2u "strobe", 0 0;
v0x1c1af10_0 .net "tb_match", 0 0, L_0x1c24e70;  1 drivers
v0x1c1afe0_0 .net "tb_mismatch", 0 0, L_0x1bad2d0;  1 drivers
v0x1c1b080_0 .net "wavedrom_enable", 0 0, v0x1c13c30_0;  1 drivers
v0x1c1b150_0 .net "wavedrom_title", 511 0, v0x1c13cd0_0;  1 drivers
L_0x1c24a70 .concat [ 1 1 0 0], L_0x1c1c120, L_0x1bede90;
L_0x1c24b10 .concat [ 1 1 0 0], L_0x1c1c120, L_0x1bede90;
L_0x1c24bb0 .concat [ 1 1 0 0], L_0x1c24720, L_0x1c1e3d0;
L_0x1c24cc0 .concat [ 1 1 0 0], L_0x1c1c120, L_0x1bede90;
L_0x1c24e70 .cmp/eeq 2, L_0x1c24a70, L_0x1c24d60;
S_0x1bbd3a0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1bbd210;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1bad6b0 .functor AND 1, v0x1c13820_0, v0x1c13960_0, C4<1>, C4<1>;
L_0x1bada90 .functor NOT 1, v0x1c136e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bade70 .functor NOT 1, v0x1c13780_0, C4<0>, C4<0>, C4<0>;
L_0x1bae0f0 .functor AND 1, L_0x1bada90, L_0x1bade70, C4<1>, C4<1>;
L_0x1bc7d20 .functor AND 1, L_0x1bae0f0, v0x1c13820_0, C4<1>, C4<1>;
L_0x1bede90 .functor OR 1, L_0x1bad6b0, L_0x1bc7d20, C4<0>, C4<0>;
L_0x1c1b5a0 .functor NOT 1, v0x1c13780_0, C4<0>, C4<0>, C4<0>;
L_0x1c1b610 .functor OR 1, L_0x1c1b5a0, v0x1c13960_0, C4<0>, C4<0>;
L_0x1c1b720 .functor AND 1, v0x1c13820_0, L_0x1c1b610, C4<1>, C4<1>;
L_0x1c1b7e0 .functor NOT 1, v0x1c136e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c1b8b0 .functor OR 1, L_0x1c1b7e0, v0x1c13780_0, C4<0>, C4<0>;
L_0x1c1b920 .functor AND 1, L_0x1c1b720, L_0x1c1b8b0, C4<1>, C4<1>;
L_0x1c1baa0 .functor NOT 1, v0x1c13780_0, C4<0>, C4<0>, C4<0>;
L_0x1c1bb10 .functor OR 1, L_0x1c1baa0, v0x1c13960_0, C4<0>, C4<0>;
L_0x1c1ba30 .functor AND 1, v0x1c13820_0, L_0x1c1bb10, C4<1>, C4<1>;
L_0x1c1bca0 .functor NOT 1, v0x1c136e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c1bda0 .functor OR 1, L_0x1c1bca0, v0x1c13960_0, C4<0>, C4<0>;
L_0x1c1be60 .functor AND 1, L_0x1c1ba30, L_0x1c1bda0, C4<1>, C4<1>;
L_0x1c1c010 .functor XNOR 1, L_0x1c1b920, L_0x1c1be60, C4<0>, C4<0>;
v0x1bacc00_0 .net *"_ivl_0", 0 0, L_0x1bad6b0;  1 drivers
v0x1bad000_0 .net *"_ivl_12", 0 0, L_0x1c1b5a0;  1 drivers
v0x1bad3e0_0 .net *"_ivl_14", 0 0, L_0x1c1b610;  1 drivers
v0x1bad7c0_0 .net *"_ivl_16", 0 0, L_0x1c1b720;  1 drivers
v0x1badba0_0 .net *"_ivl_18", 0 0, L_0x1c1b7e0;  1 drivers
v0x1badf80_0 .net *"_ivl_2", 0 0, L_0x1bada90;  1 drivers
v0x1bae200_0 .net *"_ivl_20", 0 0, L_0x1c1b8b0;  1 drivers
v0x1c11c50_0 .net *"_ivl_24", 0 0, L_0x1c1baa0;  1 drivers
v0x1c11d30_0 .net *"_ivl_26", 0 0, L_0x1c1bb10;  1 drivers
v0x1c11e10_0 .net *"_ivl_28", 0 0, L_0x1c1ba30;  1 drivers
v0x1c11ef0_0 .net *"_ivl_30", 0 0, L_0x1c1bca0;  1 drivers
v0x1c11fd0_0 .net *"_ivl_32", 0 0, L_0x1c1bda0;  1 drivers
v0x1c120b0_0 .net *"_ivl_36", 0 0, L_0x1c1c010;  1 drivers
L_0x7ff6341d4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1c12170_0 .net *"_ivl_38", 0 0, L_0x7ff6341d4018;  1 drivers
v0x1c12250_0 .net *"_ivl_4", 0 0, L_0x1bade70;  1 drivers
v0x1c12330_0 .net *"_ivl_6", 0 0, L_0x1bae0f0;  1 drivers
v0x1c12410_0 .net *"_ivl_8", 0 0, L_0x1bc7d20;  1 drivers
v0x1c124f0_0 .net "a", 0 0, v0x1c136e0_0;  alias, 1 drivers
v0x1c125b0_0 .net "b", 0 0, v0x1c13780_0;  alias, 1 drivers
v0x1c12670_0 .net "c", 0 0, v0x1c13820_0;  alias, 1 drivers
v0x1c12730_0 .net "d", 0 0, v0x1c13960_0;  alias, 1 drivers
v0x1c127f0_0 .net "out_pos", 0 0, L_0x1c1c120;  alias, 1 drivers
v0x1c128b0_0 .net "out_sop", 0 0, L_0x1bede90;  alias, 1 drivers
v0x1c12970_0 .net "pos0", 0 0, L_0x1c1b920;  1 drivers
v0x1c12a30_0 .net "pos1", 0 0, L_0x1c1be60;  1 drivers
L_0x1c1c120 .functor MUXZ 1, L_0x7ff6341d4018, L_0x1c1b920, L_0x1c1c010, C4<>;
S_0x1c12bb0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1bbd210;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1c136e0_0 .var "a", 0 0;
v0x1c13780_0 .var "b", 0 0;
v0x1c13820_0 .var "c", 0 0;
v0x1c138c0_0 .net "clk", 0 0, v0x1c1aa10_0;  1 drivers
v0x1c13960_0 .var "d", 0 0;
v0x1c13a50_0 .var/2u "fail", 0 0;
v0x1c13af0_0 .var/2u "fail1", 0 0;
v0x1c13b90_0 .net "tb_match", 0 0, L_0x1c24e70;  alias, 1 drivers
v0x1c13c30_0 .var "wavedrom_enable", 0 0;
v0x1c13cd0_0 .var "wavedrom_title", 511 0;
E_0x1bbb9f0/0 .event negedge, v0x1c138c0_0;
E_0x1bbb9f0/1 .event posedge, v0x1c138c0_0;
E_0x1bbb9f0 .event/or E_0x1bbb9f0/0, E_0x1bbb9f0/1;
S_0x1c12ee0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1c12bb0;
 .timescale -12 -12;
v0x1c13120_0 .var/2s "i", 31 0;
E_0x1bbb890 .event posedge, v0x1c138c0_0;
S_0x1c13220 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1c12bb0;
 .timescale -12 -12;
v0x1c13420_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c13500 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1c12bb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c13eb0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1bbd210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c1c480 .functor AND 1, v0x1c136e0_0, L_0x1c1c2d0, C4<1>, C4<1>;
L_0x1c1c710 .functor AND 1, L_0x1c1c480, L_0x1c1c560, C4<1>, C4<1>;
L_0x1c1c9d0 .functor AND 1, L_0x1c1c710, L_0x1c1c820, C4<1>, C4<1>;
L_0x1c1cd60 .functor AND 1, L_0x1c1cae0, L_0x1c1ccc0, C4<1>, C4<1>;
L_0x1c1cf80 .functor AND 1, L_0x1c1cd60, L_0x1c1cea0, C4<1>, C4<1>;
L_0x1c1d090 .functor AND 1, L_0x1c1cf80, v0x1c13960_0, C4<1>, C4<1>;
L_0x1c1d190 .functor OR 1, L_0x1c1c9d0, L_0x1c1d090, C4<0>, C4<0>;
L_0x1c1d430 .functor AND 1, L_0x1c1d2a0, L_0x1c1d340, C4<1>, C4<1>;
L_0x1c1d630 .functor AND 1, L_0x1c1d430, L_0x1c1d590, C4<1>, C4<1>;
L_0x1c1d840 .functor AND 1, L_0x1c1d630, L_0x1c1d740, C4<1>, C4<1>;
L_0x1c1d960 .functor OR 1, L_0x1c1d190, L_0x1c1d840, C4<0>, C4<0>;
L_0x1c1dbd0 .functor AND 1, L_0x1c1da20, L_0x1c1dac0, C4<1>, C4<1>;
L_0x1c1ddf0 .functor AND 1, L_0x1c1dbd0, L_0x1c1dd50, C4<1>, C4<1>;
L_0x1c1db60 .functor AND 1, L_0x1c1ddf0, L_0x1c1df00, C4<1>, C4<1>;
L_0x1c1dce0 .functor AND 1, L_0x1c1db60, L_0x1c1e140, C4<1>, C4<1>;
L_0x1c1e280 .functor AND 1, L_0x1c1dce0, v0x1c13960_0, C4<1>, C4<1>;
L_0x1c1e3d0 .functor OR 1, L_0x1c1d960, L_0x1c1e280, C4<0>, C4<0>;
L_0x1c1e700 .functor AND 1, L_0x1c1e530, L_0x1c1e660, C4<1>, C4<1>;
L_0x1c1e9f0 .functor AND 1, L_0x1c1e700, L_0x1c1e8b0, C4<1>, C4<1>;
L_0x1c1eba0 .functor AND 1, L_0x1c1e9f0, L_0x1c1eb00, C4<1>, C4<1>;
L_0x1c1ee10 .functor AND 1, L_0x1c1e810, L_0x1c1e950, C4<1>, C4<1>;
L_0x1c1f080 .functor AND 1, L_0x1c1ee10, L_0x1c1ef20, C4<1>, C4<1>;
L_0x1c1f250 .functor AND 1, L_0x1c1f080, v0x1c13960_0, C4<1>, C4<1>;
L_0x1c1f310 .functor OR 1, L_0x1c1eba0, L_0x1c1f250, C4<0>, C4<0>;
L_0x1c1f700 .functor AND 1, L_0x1c1f4f0, L_0x1c1f590, C4<1>, C4<1>;
L_0x1c1f8b0 .functor AND 1, L_0x1c1f700, L_0x1c1f810, C4<1>, C4<1>;
L_0x1c1f630 .functor AND 1, L_0x1c1f8b0, L_0x1c1faa0, C4<1>, C4<1>;
L_0x1c1fc70 .functor OR 1, L_0x1c1f310, L_0x1c1f630, C4<0>, C4<0>;
L_0x1c200a0 .functor AND 1, L_0x1c1fe70, L_0x1c1ff10, C4<1>, C4<1>;
L_0x1c201b0 .functor AND 1, L_0x1c200a0, v0x1c13820_0, C4<1>, C4<1>;
L_0x1c20620 .functor AND 1, L_0x1c201b0, L_0x1c20370, C4<1>, C4<1>;
L_0x1c20730 .functor OR 1, L_0x1c1fc70, L_0x1c20620, C4<0>, C4<0>;
L_0x1c20af0 .functor AND 1, L_0x1c20950, v0x1c13780_0, C4<1>, C4<1>;
L_0x1c20e60 .functor AND 1, L_0x1c20af0, L_0x1c20bb0, C4<1>, C4<1>;
L_0x1c21240 .functor AND 1, L_0x1c20e60, L_0x1c21090, C4<1>, C4<1>;
L_0x1c21350 .functor OR 1, L_0x1c20730, L_0x1c21240, C4<0>, C4<0>;
L_0x1c21630 .functor AND 1, v0x1c136e0_0, L_0x1c21590, C4<1>, C4<1>;
L_0x1c21ac0 .functor AND 1, L_0x1c21630, L_0x1c21900, C4<1>, C4<1>;
L_0x1c21500 .functor AND 1, L_0x1c21ac0, L_0x1c21460, C4<1>, C4<1>;
L_0x1c21db0 .functor OR 1, L_0x1c21350, L_0x1c21500, C4<0>, C4<0>;
L_0x1c221e0 .functor AND 1, v0x1c136e0_0, L_0x1c22010, C4<1>, C4<1>;
L_0x1c222a0 .functor AND 1, L_0x1c221e0, v0x1c13820_0, C4<1>, C4<1>;
L_0x1c22560 .functor AND 1, L_0x1c222a0, L_0x1c224c0, C4<1>, C4<1>;
L_0x1c22670 .functor OR 1, L_0x1c21db0, L_0x1c22560, C4<0>, C4<0>;
L_0x1c220b0 .functor AND 1, v0x1c136e0_0, L_0x1c228f0, C4<1>, C4<1>;
L_0x1c22170 .functor AND 1, L_0x1c220b0, v0x1c13820_0, C4<1>, C4<1>;
L_0x1c22ca0 .functor AND 1, L_0x1c22170, v0x1c13960_0, C4<1>, C4<1>;
L_0x1c22d60 .functor OR 1, L_0x1c22670, L_0x1c22ca0, C4<0>, C4<0>;
L_0x1c23000 .functor AND 1, v0x1c136e0_0, v0x1c13780_0, C4<1>, C4<1>;
L_0x1c23110 .functor AND 1, L_0x1c23000, L_0x1c23070, C4<1>, C4<1>;
L_0x1c235b0 .functor AND 1, L_0x1c23110, L_0x1c233c0, C4<1>, C4<1>;
L_0x1c236c0 .functor OR 1, L_0x1c22d60, L_0x1c235b0, C4<0>, C4<0>;
L_0x1c23980 .functor AND 1, v0x1c136e0_0, v0x1c13780_0, C4<1>, C4<1>;
L_0x1c23a90 .functor AND 1, L_0x1c23980, L_0x1c239f0, C4<1>, C4<1>;
L_0x1c23d60 .functor AND 1, L_0x1c23a90, v0x1c13960_0, C4<1>, C4<1>;
L_0x1c23e20 .functor OR 1, L_0x1c236c0, L_0x1c23d60, C4<0>, C4<0>;
L_0x1c24100 .functor AND 1, v0x1c136e0_0, v0x1c13780_0, C4<1>, C4<1>;
L_0x1c24170 .functor AND 1, L_0x1c24100, v0x1c13820_0, C4<1>, C4<1>;
L_0x1c24610 .functor AND 1, L_0x1c24170, L_0x1c24410, C4<1>, C4<1>;
L_0x1c24720 .functor OR 1, L_0x1c23e20, L_0x1c24610, C4<0>, C4<0>;
v0x1c14070_0 .net *"_ivl_1", 0 0, L_0x1c1c2d0;  1 drivers
v0x1c14130_0 .net *"_ivl_10", 0 0, L_0x1c1c9d0;  1 drivers
v0x1c14210_0 .net *"_ivl_100", 0 0, L_0x1c1f8b0;  1 drivers
v0x1c14300_0 .net *"_ivl_103", 0 0, L_0x1c1faa0;  1 drivers
v0x1c143c0_0 .net *"_ivl_104", 0 0, L_0x1c1f630;  1 drivers
v0x1c144f0_0 .net *"_ivl_106", 0 0, L_0x1c1fc70;  1 drivers
v0x1c145d0_0 .net *"_ivl_109", 0 0, L_0x1c1fe70;  1 drivers
v0x1c14690_0 .net *"_ivl_111", 0 0, L_0x1c1ff10;  1 drivers
v0x1c14750_0 .net *"_ivl_112", 0 0, L_0x1c200a0;  1 drivers
v0x1c148c0_0 .net *"_ivl_114", 0 0, L_0x1c201b0;  1 drivers
v0x1c149a0_0 .net *"_ivl_117", 0 0, L_0x1c20370;  1 drivers
v0x1c14a60_0 .net *"_ivl_118", 0 0, L_0x1c20620;  1 drivers
v0x1c14b40_0 .net *"_ivl_120", 0 0, L_0x1c20730;  1 drivers
v0x1c14c20_0 .net *"_ivl_123", 0 0, L_0x1c20950;  1 drivers
v0x1c14ce0_0 .net *"_ivl_124", 0 0, L_0x1c20af0;  1 drivers
v0x1c14dc0_0 .net *"_ivl_127", 0 0, L_0x1c20bb0;  1 drivers
v0x1c14e80_0 .net *"_ivl_128", 0 0, L_0x1c20e60;  1 drivers
v0x1c15070_0 .net *"_ivl_13", 0 0, L_0x1c1cae0;  1 drivers
v0x1c15130_0 .net *"_ivl_131", 0 0, L_0x1c21090;  1 drivers
v0x1c151f0_0 .net *"_ivl_132", 0 0, L_0x1c21240;  1 drivers
v0x1c152d0_0 .net *"_ivl_134", 0 0, L_0x1c21350;  1 drivers
v0x1c153b0_0 .net *"_ivl_137", 0 0, L_0x1c21590;  1 drivers
v0x1c15470_0 .net *"_ivl_138", 0 0, L_0x1c21630;  1 drivers
v0x1c15550_0 .net *"_ivl_141", 0 0, L_0x1c21900;  1 drivers
v0x1c15610_0 .net *"_ivl_142", 0 0, L_0x1c21ac0;  1 drivers
v0x1c156f0_0 .net *"_ivl_145", 0 0, L_0x1c21460;  1 drivers
v0x1c157b0_0 .net *"_ivl_146", 0 0, L_0x1c21500;  1 drivers
v0x1c15890_0 .net *"_ivl_148", 0 0, L_0x1c21db0;  1 drivers
v0x1c15970_0 .net *"_ivl_15", 0 0, L_0x1c1ccc0;  1 drivers
v0x1c15a30_0 .net *"_ivl_151", 0 0, L_0x1c22010;  1 drivers
v0x1c15af0_0 .net *"_ivl_152", 0 0, L_0x1c221e0;  1 drivers
v0x1c15bd0_0 .net *"_ivl_154", 0 0, L_0x1c222a0;  1 drivers
v0x1c15cb0_0 .net *"_ivl_157", 0 0, L_0x1c224c0;  1 drivers
v0x1c15f80_0 .net *"_ivl_158", 0 0, L_0x1c22560;  1 drivers
v0x1c16060_0 .net *"_ivl_16", 0 0, L_0x1c1cd60;  1 drivers
v0x1c16140_0 .net *"_ivl_160", 0 0, L_0x1c22670;  1 drivers
v0x1c16220_0 .net *"_ivl_163", 0 0, L_0x1c228f0;  1 drivers
v0x1c162e0_0 .net *"_ivl_164", 0 0, L_0x1c220b0;  1 drivers
v0x1c163c0_0 .net *"_ivl_166", 0 0, L_0x1c22170;  1 drivers
v0x1c164a0_0 .net *"_ivl_168", 0 0, L_0x1c22ca0;  1 drivers
v0x1c16580_0 .net *"_ivl_170", 0 0, L_0x1c22d60;  1 drivers
v0x1c16660_0 .net *"_ivl_172", 0 0, L_0x1c23000;  1 drivers
v0x1c16740_0 .net *"_ivl_175", 0 0, L_0x1c23070;  1 drivers
v0x1c16800_0 .net *"_ivl_176", 0 0, L_0x1c23110;  1 drivers
v0x1c168e0_0 .net *"_ivl_179", 0 0, L_0x1c233c0;  1 drivers
v0x1c169a0_0 .net *"_ivl_180", 0 0, L_0x1c235b0;  1 drivers
v0x1c16a80_0 .net *"_ivl_182", 0 0, L_0x1c236c0;  1 drivers
v0x1c16b60_0 .net *"_ivl_184", 0 0, L_0x1c23980;  1 drivers
v0x1c16c40_0 .net *"_ivl_187", 0 0, L_0x1c239f0;  1 drivers
v0x1c16d00_0 .net *"_ivl_188", 0 0, L_0x1c23a90;  1 drivers
v0x1c16de0_0 .net *"_ivl_19", 0 0, L_0x1c1cea0;  1 drivers
v0x1c16ea0_0 .net *"_ivl_190", 0 0, L_0x1c23d60;  1 drivers
v0x1c16f80_0 .net *"_ivl_192", 0 0, L_0x1c23e20;  1 drivers
v0x1c17060_0 .net *"_ivl_194", 0 0, L_0x1c24100;  1 drivers
v0x1c17140_0 .net *"_ivl_196", 0 0, L_0x1c24170;  1 drivers
v0x1c17220_0 .net *"_ivl_199", 0 0, L_0x1c24410;  1 drivers
v0x1c172e0_0 .net *"_ivl_2", 0 0, L_0x1c1c480;  1 drivers
v0x1c173c0_0 .net *"_ivl_20", 0 0, L_0x1c1cf80;  1 drivers
v0x1c174a0_0 .net *"_ivl_200", 0 0, L_0x1c24610;  1 drivers
v0x1c17580_0 .net *"_ivl_22", 0 0, L_0x1c1d090;  1 drivers
v0x1c17660_0 .net *"_ivl_24", 0 0, L_0x1c1d190;  1 drivers
v0x1c17740_0 .net *"_ivl_27", 0 0, L_0x1c1d2a0;  1 drivers
v0x1c17800_0 .net *"_ivl_29", 0 0, L_0x1c1d340;  1 drivers
v0x1c178c0_0 .net *"_ivl_30", 0 0, L_0x1c1d430;  1 drivers
v0x1c179a0_0 .net *"_ivl_33", 0 0, L_0x1c1d590;  1 drivers
v0x1c17e70_0 .net *"_ivl_34", 0 0, L_0x1c1d630;  1 drivers
v0x1c17f50_0 .net *"_ivl_37", 0 0, L_0x1c1d740;  1 drivers
v0x1c18010_0 .net *"_ivl_38", 0 0, L_0x1c1d840;  1 drivers
v0x1c180f0_0 .net *"_ivl_40", 0 0, L_0x1c1d960;  1 drivers
v0x1c181d0_0 .net *"_ivl_43", 0 0, L_0x1c1da20;  1 drivers
v0x1c18290_0 .net *"_ivl_45", 0 0, L_0x1c1dac0;  1 drivers
v0x1c18350_0 .net *"_ivl_46", 0 0, L_0x1c1dbd0;  1 drivers
v0x1c18430_0 .net *"_ivl_49", 0 0, L_0x1c1dd50;  1 drivers
v0x1c184f0_0 .net *"_ivl_5", 0 0, L_0x1c1c560;  1 drivers
v0x1c185b0_0 .net *"_ivl_50", 0 0, L_0x1c1ddf0;  1 drivers
v0x1c18690_0 .net *"_ivl_53", 0 0, L_0x1c1df00;  1 drivers
v0x1c18750_0 .net *"_ivl_54", 0 0, L_0x1c1db60;  1 drivers
v0x1c18830_0 .net *"_ivl_57", 0 0, L_0x1c1e140;  1 drivers
v0x1c188f0_0 .net *"_ivl_58", 0 0, L_0x1c1dce0;  1 drivers
v0x1c189d0_0 .net *"_ivl_6", 0 0, L_0x1c1c710;  1 drivers
v0x1c18ab0_0 .net *"_ivl_60", 0 0, L_0x1c1e280;  1 drivers
v0x1c18b90_0 .net *"_ivl_65", 0 0, L_0x1c1e530;  1 drivers
v0x1c18c50_0 .net *"_ivl_67", 0 0, L_0x1c1e660;  1 drivers
v0x1c18d10_0 .net *"_ivl_68", 0 0, L_0x1c1e700;  1 drivers
v0x1c18df0_0 .net *"_ivl_71", 0 0, L_0x1c1e8b0;  1 drivers
v0x1c18eb0_0 .net *"_ivl_72", 0 0, L_0x1c1e9f0;  1 drivers
v0x1c18f90_0 .net *"_ivl_75", 0 0, L_0x1c1eb00;  1 drivers
v0x1c19050_0 .net *"_ivl_76", 0 0, L_0x1c1eba0;  1 drivers
v0x1c19130_0 .net *"_ivl_79", 0 0, L_0x1c1e810;  1 drivers
v0x1c191f0_0 .net *"_ivl_81", 0 0, L_0x1c1e950;  1 drivers
v0x1c192b0_0 .net *"_ivl_82", 0 0, L_0x1c1ee10;  1 drivers
v0x1c19390_0 .net *"_ivl_85", 0 0, L_0x1c1ef20;  1 drivers
v0x1c19450_0 .net *"_ivl_86", 0 0, L_0x1c1f080;  1 drivers
v0x1c19530_0 .net *"_ivl_88", 0 0, L_0x1c1f250;  1 drivers
v0x1c19610_0 .net *"_ivl_9", 0 0, L_0x1c1c820;  1 drivers
v0x1c196d0_0 .net *"_ivl_90", 0 0, L_0x1c1f310;  1 drivers
v0x1c197b0_0 .net *"_ivl_93", 0 0, L_0x1c1f4f0;  1 drivers
v0x1c19870_0 .net *"_ivl_95", 0 0, L_0x1c1f590;  1 drivers
v0x1c19930_0 .net *"_ivl_96", 0 0, L_0x1c1f700;  1 drivers
v0x1c19a10_0 .net *"_ivl_99", 0 0, L_0x1c1f810;  1 drivers
v0x1c19ad0_0 .net "a", 0 0, v0x1c136e0_0;  alias, 1 drivers
v0x1c19b70_0 .net "b", 0 0, v0x1c13780_0;  alias, 1 drivers
v0x1c19c60_0 .net "c", 0 0, v0x1c13820_0;  alias, 1 drivers
v0x1c19d50_0 .net "d", 0 0, v0x1c13960_0;  alias, 1 drivers
v0x1c19e40_0 .net "out_pos", 0 0, L_0x1c24720;  alias, 1 drivers
v0x1c19f00_0 .net "out_sop", 0 0, L_0x1c1e3d0;  alias, 1 drivers
L_0x1c1c2d0 .reduce/nor v0x1c13780_0;
L_0x1c1c560 .reduce/nor v0x1c13820_0;
L_0x1c1c820 .reduce/nor v0x1c13960_0;
L_0x1c1cae0 .reduce/nor v0x1c136e0_0;
L_0x1c1ccc0 .reduce/nor v0x1c13780_0;
L_0x1c1cea0 .reduce/nor v0x1c13820_0;
L_0x1c1d2a0 .reduce/nor v0x1c136e0_0;
L_0x1c1d340 .reduce/nor v0x1c13780_0;
L_0x1c1d590 .reduce/nor v0x1c13820_0;
L_0x1c1d740 .reduce/nor v0x1c13960_0;
L_0x1c1da20 .reduce/nor v0x1c136e0_0;
L_0x1c1dac0 .reduce/nor v0x1c13780_0;
L_0x1c1dd50 .reduce/nor v0x1c13820_0;
L_0x1c1df00 .reduce/nor v0x1c13960_0;
L_0x1c1e140 .reduce/nor v0x1c13780_0;
L_0x1c1e530 .reduce/nor v0x1c136e0_0;
L_0x1c1e660 .reduce/nor v0x1c13780_0;
L_0x1c1e8b0 .reduce/nor v0x1c13820_0;
L_0x1c1eb00 .reduce/nor v0x1c13960_0;
L_0x1c1e810 .reduce/nor v0x1c136e0_0;
L_0x1c1e950 .reduce/nor v0x1c13780_0;
L_0x1c1ef20 .reduce/nor v0x1c13820_0;
L_0x1c1f4f0 .reduce/nor v0x1c136e0_0;
L_0x1c1f590 .reduce/nor v0x1c13780_0;
L_0x1c1f810 .reduce/nor v0x1c13820_0;
L_0x1c1faa0 .reduce/nor v0x1c13960_0;
L_0x1c1fe70 .reduce/nor v0x1c136e0_0;
L_0x1c1ff10 .reduce/nor v0x1c13780_0;
L_0x1c20370 .reduce/nor v0x1c13960_0;
L_0x1c20950 .reduce/nor v0x1c136e0_0;
L_0x1c20bb0 .reduce/nor v0x1c13820_0;
L_0x1c21090 .reduce/nor v0x1c13960_0;
L_0x1c21590 .reduce/nor v0x1c13780_0;
L_0x1c21900 .reduce/nor v0x1c13820_0;
L_0x1c21460 .reduce/nor v0x1c13960_0;
L_0x1c22010 .reduce/nor v0x1c13780_0;
L_0x1c224c0 .reduce/nor v0x1c13960_0;
L_0x1c228f0 .reduce/nor v0x1c13780_0;
L_0x1c23070 .reduce/nor v0x1c13820_0;
L_0x1c233c0 .reduce/nor v0x1c13960_0;
L_0x1c239f0 .reduce/nor v0x1c13820_0;
L_0x1c24410 .reduce/nor v0x1c13960_0;
S_0x1c1a080 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1bbd210;
 .timescale -12 -12;
E_0x1ba29f0 .event anyedge, v0x1c1ae70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c1ae70_0;
    %nor/r;
    %assign/vec4 v0x1c1ae70_0, 0;
    %wait E_0x1ba29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c12bb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c13a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c13af0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1c12bb0;
T_4 ;
    %wait E_0x1bbb9f0;
    %load/vec4 v0x1c13b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c13a50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c12bb0;
T_5 ;
    %wait E_0x1bbb890;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c13960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13780_0, 0;
    %assign/vec4 v0x1c136e0_0, 0;
    %wait E_0x1bbb890;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c13960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13780_0, 0;
    %assign/vec4 v0x1c136e0_0, 0;
    %wait E_0x1bbb890;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c13960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13780_0, 0;
    %assign/vec4 v0x1c136e0_0, 0;
    %wait E_0x1bbb890;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c13960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13780_0, 0;
    %assign/vec4 v0x1c136e0_0, 0;
    %wait E_0x1bbb890;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c13960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13780_0, 0;
    %assign/vec4 v0x1c136e0_0, 0;
    %wait E_0x1bbb890;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c13960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13780_0, 0;
    %assign/vec4 v0x1c136e0_0, 0;
    %wait E_0x1bbb890;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c13960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13780_0, 0;
    %assign/vec4 v0x1c136e0_0, 0;
    %wait E_0x1bbb890;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c13960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13780_0, 0;
    %assign/vec4 v0x1c136e0_0, 0;
    %wait E_0x1bbb890;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c13960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13780_0, 0;
    %assign/vec4 v0x1c136e0_0, 0;
    %wait E_0x1bbb890;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c13960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13780_0, 0;
    %assign/vec4 v0x1c136e0_0, 0;
    %wait E_0x1bbb890;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c13960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13780_0, 0;
    %assign/vec4 v0x1c136e0_0, 0;
    %wait E_0x1bbb890;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c13960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13780_0, 0;
    %assign/vec4 v0x1c136e0_0, 0;
    %wait E_0x1bbb890;
    %load/vec4 v0x1c13a50_0;
    %store/vec4 v0x1c13af0_0, 0, 1;
    %fork t_1, S_0x1c12ee0;
    %jmp t_0;
    .scope S_0x1c12ee0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c13120_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1c13120_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1bbb890;
    %load/vec4 v0x1c13120_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c13960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13780_0, 0;
    %assign/vec4 v0x1c136e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c13120_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c13120_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1c12bb0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bbb9f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c13960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c13780_0, 0;
    %assign/vec4 v0x1c136e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1c13a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1c13af0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1bbd210;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1aa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1ae70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1bbd210;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c1aa10_0;
    %inv;
    %store/vec4 v0x1c1aa10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1bbd210;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c138c0_0, v0x1c1afe0_0, v0x1c1a830_0, v0x1c1a8d0_0, v0x1c1a970_0, v0x1c1aab0_0, v0x1c1ad30_0, v0x1c1ac90_0, v0x1c1abf0_0, v0x1c1ab50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1bbd210;
T_9 ;
    %load/vec4 v0x1c1add0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1c1add0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c1add0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1c1add0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1c1add0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c1add0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1c1add0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c1add0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c1add0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c1add0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1bbd210;
T_10 ;
    %wait E_0x1bbb9f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1add0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1add0_0, 4, 32;
    %load/vec4 v0x1c1af10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1c1add0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1add0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1add0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1add0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1c1ad30_0;
    %load/vec4 v0x1c1ad30_0;
    %load/vec4 v0x1c1ac90_0;
    %xor;
    %load/vec4 v0x1c1ad30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1c1add0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1add0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1c1add0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1add0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1c1abf0_0;
    %load/vec4 v0x1c1abf0_0;
    %load/vec4 v0x1c1ab50_0;
    %xor;
    %load/vec4 v0x1c1abf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1c1add0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1add0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1c1add0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1add0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/ece241_2013_q2/iter1/response0/top_module.sv";
