#define PERIPH_BASE (0x40000000UL)
#define APB1_BUS_BASE PERIPH_BASE


/*#################### ADVANCE PERIPHERAL BUS 1 ####################*/
#define PERIPH_BASE (0x40000000UL)
#define APB1_BUS_BASE PERIPH_BASE

#define TIM2_TIMER_OFFSET   (0x00000000UL)
#define TIM2_TIMER_BASE     (APB1_BUS_BASE + TIM2_TIMER_OFFSET)

#define TIM3_TIMER_OFFSET   (0x00000400UL)
#define TIM3_TIMER_BASE     (APB1_BUS_BASE + TIM3_TIMER_OFFSET)

#define TIM4_TIMER_OFFSET   (0x00000800UL)
#define TIM4_TIMER_BASE     (APB1_BUS_BASE + TIM4_TIMER_OFFSET)

#define TIM5_TIMER_OFFSET   (0x00000C00UL)
#define TIM5_TIMER_BASE     (APB1_BUS_BASE + TIM5_TIMER_OFFSET)

#define TIM6_TIMER_OFFSET   (0x00001000UL)
#define TIM6_TIMER_BASE     (APB1_BUS_BASE + TIM6_TIMER_OFFSET)

#define TIM7_TIMER_OFFSET   (0x00001400UL)
#define TIM7_TIMER_BASE     (APB1_BUS_BASE + TIM7_TIMER_OFFSET)

#define TIM12_TIMER_OFFSET  (0x00001800UL)
#define TIM12_TIMER_BASE    (APB1_BUS_BASE + TIM12_TIMER_OFFSET)

#define TIM13_TIMER_OFFSET  (0x00001C00UL)
#define TIM13_TIMER_BASE    (APB1_BUS_BASE + TIM13_TIMER_OFFSET)

#define TIM14_TIMER_OFFSET  (0x00002000UL)
#define TIM14_TIMER_BASE    (APB1_BUS_BASE + TIM14_TIMER_OFFSET)

#define RTC_OFFSET          (0x00002800UL)
#define RTC_BASE            (APB1_BUS_BASE + RTC_OFFSET)

#define WWDG_OFFSET         (0x00002C00UL)
#define WWDG_BASE           (APB1_BUS_BASE + WWDG_OFFSET)

#define IWDG_OFFSET         (0x00003000UL)
#define IWDG_BASE           (APB1_BUS_BASE + IWDG_OFFSET)

#define SPI2_OFFSET         (0x00003800UL)
#define SPI2_BASE           (APB1_BUS_BASE + SPI2_OFFSET)

#define SPI3_OFFSET         (0x00003C00UL)
#define SPI3_BASE           (APB1_BUS_BASE + SPI3_OFFSET)

#define USART2_OFFSET       (0x00004400UL)
#define USART2_BASE         (APB1_BUS_BASE + USART2_OFFSET)

#define USART3_OFFSET       (0x00004800UL)
#define USART3_BASE         (APB1_BUS_BASE + USART3_OFFSET)

#define UART4_OFFSET        (0x00004C00UL)
#define UART4_BASE          (APB1_BUS_BASE + UART4_OFFSET)

#define UART5_OFFSET        (0x00005000UL)
#define UART5_BASE          (APB1_BUS_BASE + UART5_OFFSET)

#define I2C1_OFFSET         (0x00005400UL)
#define I2C1_BASE           (APB1_BUS_BASE + I2C1_OFFSET)

#define I2C2_OFFSET         (0x00005800UL)
#define I2C2_BASE           (APB1_BUS_BASE + I2C2_OFFSET)

#define USB_DEVICE_FS_OFFSET (0x00005C00UL)
#define USB_DEVICE_FS_BASE  (APB1_BUS_BASE + USB_DEVICE_FS_OFFSET)

#define USB_CAN_SRAM_OFFSET (0x00006000UL)
#define USB_CAN_SRAM_BASE   (APB1_BUS_BASE + USB_CAN_SRAM_OFFSET)

#define CAN1_OFFSET         (0x00006400UL)
#define CAN1_BASE           (APB1_BUS_BASE + CAN1_OFFSET)

#define CAN2_OFFSET         (0x00006800UL)
#define CAN2_BASE           (APB1_BUS_BASE + CAN2_OFFSET)

#define BKP_OFFSET          (0x00006C00UL)
#define BKP_BASE            (APB1_BUS_BASE + BKP_OFFSET)

#define PWR_OFFSET          (0x00007000UL)
#define PWR_BASE            (APB1_BUS_BASE + PWR_OFFSET)

#define DAC_OFFSET          (0x00007400UL)
#define DAC_BASE            (APB1_BUS_BASE + DAC_OFFSET)

/* Reserved address space between 0x40007800 and 0x4000FFFF */
#define RESERVED_APB1_OFFSET (0x00007800UL)
#define RESERVED_APB1_BASE  (APB1_BUS_BASE + RESERVED_APB1_OFFSET)


/*#################### ADVANCE PERIPHERAL BUS 2 ####################*/
#define APB2_BUS_OFFSET (0x00010000UL) /* APB Stands for Advance Peripheral Bus */
#define APB2_BUS_BASE  PERIPH_BASE + APB2_BUS_OFFSET

#define GPIO_PORT_A_OFFSET (0x00000800UL)
#define GPIO_PORT_B_OFFSET (0x00000C00UL)
#define GPIO_PORT_C_OFFSET (0x00001000UL)
#define GPIO_PORT_D_OFFSET (0x00001400UL)
#define GPIO_PORT_E_OFFSET (0x00001800UL)
#define GPIO_PORT_F_OFFSET (0x00001C00UL)
#define GPIO_PORT_G_OFFSET (0x00002000UL)


#define GPIO_POT_A_BASE  APB2_BUS_BASE + GPIO_PORT_A_OFFSET
#define GPIO_POT_B_BASE  APB2_BUS_BASE + GPIO_PORT_B_OFFSET
#define GPIO_POT_C_BASE  APB2_BUS_BASE + GPIO_PORT_C_OFFSET
#define GPIO_POT_D_BASE  APB2_BUS_BASE + GPIO_PORT_D_OFFSET
#define GPIO_POT_E_BASE  APB2_BUS_BASE + GPIO_PORT_E_OFFSET
#define GPIO_POT_F_BASE  APB2_BUS_BASE + GPIO_PORT_F_OFFSET
#define GPIO_POT_G_BASE  APB2_BUS_BASE + GPIO_PORT_G_OFFSET

#define ADC1_OFFSET         (0x00002400UL)
#define ADC1_BASE           (APB2_BUS_BASE + ADC1_OFFSET)

#define ADC2_OFFSET         (0x00002800UL)
#define ADC2_BASE           (APB2_BUS_BASE + ADC2_OFFSET)

#define TIM1_OFFSET         (0x00002C00UL)
#define TIM1_BASE           (APB2_BUS_BASE + TIM1_OFFSET)

#define SPI1_OFFSET         (0x00003000UL)
#define SPI1_BASE           (APB2_BUS_BASE + SPI1_OFFSET)

#define TIM8_OFFSET         (0x00003400UL)
#define TIM8_BASE           (APB2_BUS_BASE + TIM8_OFFSET)

#define USART1_OFFSET       (0x00003800UL)
#define USART1_BASE         (APB2_BUS_BASE + USART1_OFFSET)

#define ADC3_OFFSET         (0x00003C00UL)
#define ADC3_BASE           (APB2_BUS_BASE + ADC3_OFFSET)

#define RESERVED_APB2_OFFSET (0x00004000UL)
#define RESERVED_APB2_BASE  (APB2_BUS_BASE + RESERVED_APB2_OFFSET)

#define TIM9_OFFSET         (0x00004C00UL)
#define TIM9_BASE           (APB2_BUS_BASE + TIM9_OFFSET)

#define TIM10_OFFSET        (0x00005000UL)
#define TIM10_BASE          (APB2_BUS_BASE + TIM10_OFFSET)

#define TIM11_OFFSET        (0x00005400UL)
#define TIM11_BASE          (APB2_BUS_BASE + TIM11_OFFSET)

/* Reserved address space between 0x40015800 and 0x40017FFF */
#define RESERVED_APB2_END_OFFSET (0x00005800UL)
#define RESERVED_APB2_END_BASE  (APB2_BUS_BASE + RESERVED_APB2_END_OFFSET)

/*#################### ADVANCE HIGH PERFORMANCE BUS 2 ####################*/

#define FSMC_BASE            (0xA0000000UL)
#define FSMC_OFFSET          (0x00000000UL)
#define FSMC_BASE            (FSMC_BASE + FSMC_OFFSET)

/*#################### ADVANCED HIGH-PERFORMANCE BUS (AHB) ####################*/
#define AHB_BASE             (0x40000000UL)

#define DMA1_OFFSET          (0x00020000UL)
#define DMA1_BASE            (AHB_BASE + DMA1_OFFSET)

#define DMA2_OFFSET          (0x00020400UL)
#define DMA2_BASE            (AHB_BASE + DMA2_OFFSET)

#define RCC_OFFSET           (0x00021000UL)
#define RCC_BASE             (AHB_BASE + RCC_OFFSET)

#define FLASH_INTERFACE_OFFSET (0x00022000UL)
#define FLASH_INTERFACE_BASE (AHB_BASE + FLASH_INTERFACE_OFFSET)

#define CRC_OFFSET           (0x00023000UL)
#define CRC_BASE             (AHB_BASE + CRC_OFFSET)

#define ETHERNET_OFFSET      (0x00028000UL)
#define ETHERNET_BASE        (AHB_BASE + ETHERNET_OFFSET)

#define SDIO_OFFSET          (0x00018000UL)
#define SDIO_BASE            (AHB_BASE + SDIO_OFFSET)

#define USB_OTG_FS_OFFSET    (0x50000000UL - AHB_BASE)
#define USB_OTG_FS_BASE      (AHB_BASE + USB_OTG_FS_OFFSET)

#define RESERVED_AHB_OFFSET  (0x40030000UL)
#define RESERVED_AHB_END     (0x4FFFFFFFUL)




void RCC_enable_function()
{
RCC_BASE


}
