
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pkg-config_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000403420 <.init>:
  403420:	stp	x29, x30, [sp, #-16]!
  403424:	mov	x29, sp
  403428:	bl	403ff0 <ferror@plt+0x60>
  40342c:	ldp	x29, x30, [sp], #16
  403430:	ret

Disassembly of section .plt:

0000000000403440 <memcpy@plt-0x20>:
  403440:	stp	x16, x30, [sp, #-16]!
  403444:	adrp	x16, 49a000 <ferror@plt+0x96070>
  403448:	ldr	x17, [x16, #4088]
  40344c:	add	x16, x16, #0xff8
  403450:	br	x17
  403454:	nop
  403458:	nop
  40345c:	nop

0000000000403460 <memcpy@plt>:
  403460:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403464:	ldr	x17, [x16]
  403468:	add	x16, x16, #0x0
  40346c:	br	x17

0000000000403470 <getpwnam_r@plt>:
  403470:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403474:	ldr	x17, [x16, #8]
  403478:	add	x16, x16, #0x8
  40347c:	br	x17

0000000000403480 <memmove@plt>:
  403480:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403484:	ldr	x17, [x16, #16]
  403488:	add	x16, x16, #0x10
  40348c:	br	x17

0000000000403490 <pthread_sigmask@plt>:
  403490:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403494:	ldr	x17, [x16, #24]
  403498:	add	x16, x16, #0x18
  40349c:	br	x17

00000000004034a0 <_exit@plt>:
  4034a0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4034a4:	ldr	x17, [x16, #32]
  4034a8:	add	x16, x16, #0x20
  4034ac:	br	x17

00000000004034b0 <getcwd@plt>:
  4034b0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4034b4:	ldr	x17, [x16, #40]
  4034b8:	add	x16, x16, #0x28
  4034bc:	br	x17

00000000004034c0 <strtoul@plt>:
  4034c0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4034c4:	ldr	x17, [x16, #48]
  4034c8:	add	x16, x16, #0x30
  4034cc:	br	x17

00000000004034d0 <strlen@plt>:
  4034d0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4034d4:	ldr	x17, [x16, #56]
  4034d8:	add	x16, x16, #0x38
  4034dc:	br	x17

00000000004034e0 <pthread_mutexattr_settype@plt>:
  4034e0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4034e4:	ldr	x17, [x16, #64]
  4034e8:	add	x16, x16, #0x40
  4034ec:	br	x17

00000000004034f0 <fputs@plt>:
  4034f0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4034f4:	ldr	x17, [x16, #72]
  4034f8:	add	x16, x16, #0x48
  4034fc:	br	x17

0000000000403500 <exit@plt>:
  403500:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403504:	ldr	x17, [x16, #80]
  403508:	add	x16, x16, #0x50
  40350c:	br	x17

0000000000403510 <raise@plt>:
  403510:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403514:	ldr	x17, [x16, #88]
  403518:	add	x16, x16, #0x58
  40351c:	br	x17

0000000000403520 <strtoll_l@plt>:
  403520:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403524:	ldr	x17, [x16, #96]
  403528:	add	x16, x16, #0x60
  40352c:	br	x17

0000000000403530 <getegid@plt>:
  403530:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403534:	ldr	x17, [x16, #104]
  403538:	add	x16, x16, #0x68
  40353c:	br	x17

0000000000403540 <strtod@plt>:
  403540:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403544:	ldr	x17, [x16, #112]
  403548:	add	x16, x16, #0x70
  40354c:	br	x17

0000000000403550 <geteuid@plt>:
  403550:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403554:	ldr	x17, [x16, #120]
  403558:	add	x16, x16, #0x78
  40355c:	br	x17

0000000000403560 <iconv_close@plt>:
  403560:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403564:	ldr	x17, [x16, #128]
  403568:	add	x16, x16, #0x80
  40356c:	br	x17

0000000000403570 <remove@plt>:
  403570:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403574:	ldr	x17, [x16, #136]
  403578:	add	x16, x16, #0x88
  40357c:	br	x17

0000000000403580 <getresuid@plt>:
  403580:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403584:	ldr	x17, [x16, #144]
  403588:	add	x16, x16, #0x90
  40358c:	br	x17

0000000000403590 <pthread_mutex_trylock@plt>:
  403590:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403594:	ldr	x17, [x16, #152]
  403598:	add	x16, x16, #0x98
  40359c:	br	x17

00000000004035a0 <pthread_key_create@plt>:
  4035a0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4035a4:	ldr	x17, [x16, #160]
  4035a8:	add	x16, x16, #0xa0
  4035ac:	br	x17

00000000004035b0 <setenv@plt>:
  4035b0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4035b4:	ldr	x17, [x16, #168]
  4035b8:	add	x16, x16, #0xa8
  4035bc:	br	x17

00000000004035c0 <readlink@plt>:
  4035c0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4035c4:	ldr	x17, [x16, #176]
  4035c8:	add	x16, x16, #0xb0
  4035cc:	br	x17

00000000004035d0 <pthread_mutexattr_init@plt>:
  4035d0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4035d4:	ldr	x17, [x16, #184]
  4035d8:	add	x16, x16, #0xb8
  4035dc:	br	x17

00000000004035e0 <sprintf@plt>:
  4035e0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4035e4:	ldr	x17, [x16, #192]
  4035e8:	add	x16, x16, #0xc0
  4035ec:	br	x17

00000000004035f0 <getuid@plt>:
  4035f0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4035f4:	ldr	x17, [x16, #200]
  4035f8:	add	x16, x16, #0xc8
  4035fc:	br	x17

0000000000403600 <pipe@plt>:
  403600:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403604:	ldr	x17, [x16, #208]
  403608:	add	x16, x16, #0xd0
  40360c:	br	x17

0000000000403610 <opendir@plt>:
  403610:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403614:	ldr	x17, [x16, #216]
  403618:	add	x16, x16, #0xd8
  40361c:	br	x17

0000000000403620 <__cxa_atexit@plt>:
  403620:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403624:	ldr	x17, [x16, #224]
  403628:	add	x16, x16, #0xe0
  40362c:	br	x17

0000000000403630 <pthread_attr_init@plt>:
  403630:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403634:	ldr	x17, [x16, #232]
  403638:	add	x16, x16, #0xe8
  40363c:	br	x17

0000000000403640 <fputc@plt>:
  403640:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403644:	ldr	x17, [x16, #240]
  403648:	add	x16, x16, #0xf0
  40364c:	br	x17

0000000000403650 <clock_gettime@plt>:
  403650:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403654:	ldr	x17, [x16, #248]
  403658:	add	x16, x16, #0xf8
  40365c:	br	x17

0000000000403660 <setrlimit@plt>:
  403660:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403664:	ldr	x17, [x16, #256]
  403668:	add	x16, x16, #0x100
  40366c:	br	x17

0000000000403670 <setvbuf@plt>:
  403670:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403674:	ldr	x17, [x16, #264]
  403678:	add	x16, x16, #0x108
  40367c:	br	x17

0000000000403680 <kill@plt>:
  403680:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403684:	ldr	x17, [x16, #272]
  403688:	add	x16, x16, #0x110
  40368c:	br	x17

0000000000403690 <getpwuid_r@plt>:
  403690:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403694:	ldr	x17, [x16, #280]
  403698:	add	x16, x16, #0x118
  40369c:	br	x17

00000000004036a0 <fork@plt>:
  4036a0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4036a4:	ldr	x17, [x16, #288]
  4036a8:	add	x16, x16, #0x120
  4036ac:	br	x17

00000000004036b0 <pthread_rwlock_trywrlock@plt>:
  4036b0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4036b4:	ldr	x17, [x16, #296]
  4036b8:	add	x16, x16, #0x128
  4036bc:	br	x17

00000000004036c0 <lseek@plt>:
  4036c0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4036c4:	ldr	x17, [x16, #304]
  4036c8:	add	x16, x16, #0x130
  4036cc:	br	x17

00000000004036d0 <pthread_mutexattr_destroy@plt>:
  4036d0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4036d4:	ldr	x17, [x16, #312]
  4036d8:	add	x16, x16, #0x138
  4036dc:	br	x17

00000000004036e0 <sigfillset@plt>:
  4036e0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4036e4:	ldr	x17, [x16, #320]
  4036e8:	add	x16, x16, #0x140
  4036ec:	br	x17

00000000004036f0 <strtoull_l@plt>:
  4036f0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4036f4:	ldr	x17, [x16, #328]
  4036f8:	add	x16, x16, #0x148
  4036fc:	br	x17

0000000000403700 <__ctype_tolower_loc@plt>:
  403700:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403704:	ldr	x17, [x16, #336]
  403708:	add	x16, x16, #0x150
  40370c:	br	x17

0000000000403710 <snprintf@plt>:
  403710:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403714:	ldr	x17, [x16, #344]
  403718:	add	x16, x16, #0x158
  40371c:	br	x17

0000000000403720 <stpcpy@plt>:
  403720:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403724:	ldr	x17, [x16, #352]
  403728:	add	x16, x16, #0x160
  40372c:	br	x17

0000000000403730 <signal@plt>:
  403730:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403734:	ldr	x17, [x16, #360]
  403738:	add	x16, x16, #0x168
  40373c:	br	x17

0000000000403740 <fclose@plt>:
  403740:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403744:	ldr	x17, [x16, #368]
  403748:	add	x16, x16, #0x170
  40374c:	br	x17

0000000000403750 <fsync@plt>:
  403750:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403754:	ldr	x17, [x16, #376]
  403758:	add	x16, x16, #0x178
  40375c:	br	x17

0000000000403760 <getpid@plt>:
  403760:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403764:	ldr	x17, [x16, #384]
  403768:	add	x16, x16, #0x180
  40376c:	br	x17

0000000000403770 <nl_langinfo@plt>:
  403770:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403774:	ldr	x17, [x16, #392]
  403778:	add	x16, x16, #0x188
  40377c:	br	x17

0000000000403780 <fopen@plt>:
  403780:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403784:	ldr	x17, [x16, #400]
  403788:	add	x16, x16, #0x190
  40378c:	br	x17

0000000000403790 <malloc@plt>:
  403790:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403794:	ldr	x17, [x16, #408]
  403798:	add	x16, x16, #0x198
  40379c:	br	x17

00000000004037a0 <chmod@plt>:
  4037a0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4037a4:	ldr	x17, [x16, #416]
  4037a8:	add	x16, x16, #0x1a0
  4037ac:	br	x17

00000000004037b0 <open@plt>:
  4037b0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4037b4:	ldr	x17, [x16, #424]
  4037b8:	add	x16, x16, #0x1a8
  4037bc:	br	x17

00000000004037c0 <pthread_condattr_destroy@plt>:
  4037c0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4037c4:	ldr	x17, [x16, #432]
  4037c8:	add	x16, x16, #0x1b0
  4037cc:	br	x17

00000000004037d0 <poll@plt>:
  4037d0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4037d4:	ldr	x17, [x16, #440]
  4037d8:	add	x16, x16, #0x1b8
  4037dc:	br	x17

00000000004037e0 <pthread_attr_destroy@plt>:
  4037e0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4037e4:	ldr	x17, [x16, #448]
  4037e8:	add	x16, x16, #0x1c0
  4037ec:	br	x17

00000000004037f0 <__isoc99_fscanf@plt>:
  4037f0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4037f4:	ldr	x17, [x16, #456]
  4037f8:	add	x16, x16, #0x1c8
  4037fc:	br	x17

0000000000403800 <getppid@plt>:
  403800:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403804:	ldr	x17, [x16, #464]
  403808:	add	x16, x16, #0x1d0
  40380c:	br	x17

0000000000403810 <sigemptyset@plt>:
  403810:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403814:	ldr	x17, [x16, #472]
  403818:	add	x16, x16, #0x1d8
  40381c:	br	x17

0000000000403820 <pthread_cond_signal@plt>:
  403820:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403824:	ldr	x17, [x16, #480]
  403828:	add	x16, x16, #0x1e0
  40382c:	br	x17

0000000000403830 <strncmp@plt>:
  403830:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403834:	ldr	x17, [x16, #488]
  403838:	add	x16, x16, #0x1e8
  40383c:	br	x17

0000000000403840 <__libc_start_main@plt>:
  403840:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403844:	ldr	x17, [x16, #496]
  403848:	add	x16, x16, #0x1f0
  40384c:	br	x17

0000000000403850 <strtod_l@plt>:
  403850:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403854:	ldr	x17, [x16, #504]
  403858:	add	x16, x16, #0x1f8
  40385c:	br	x17

0000000000403860 <pthread_detach@plt>:
  403860:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403864:	ldr	x17, [x16, #512]
  403868:	add	x16, x16, #0x200
  40386c:	br	x17

0000000000403870 <fstatfs@plt>:
  403870:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403874:	ldr	x17, [x16, #520]
  403878:	add	x16, x16, #0x208
  40387c:	br	x17

0000000000403880 <memset@plt>:
  403880:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403884:	ldr	x17, [x16, #528]
  403888:	add	x16, x16, #0x210
  40388c:	br	x17

0000000000403890 <fdopen@plt>:
  403890:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403894:	ldr	x17, [x16, #536]
  403898:	add	x16, x16, #0x218
  40389c:	br	x17

00000000004038a0 <strpbrk@plt>:
  4038a0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4038a4:	ldr	x17, [x16, #544]
  4038a8:	add	x16, x16, #0x220
  4038ac:	br	x17

00000000004038b0 <gettimeofday@plt>:
  4038b0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4038b4:	ldr	x17, [x16, #552]
  4038b8:	add	x16, x16, #0x228
  4038bc:	br	x17

00000000004038c0 <gmtime_r@plt>:
  4038c0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4038c4:	ldr	x17, [x16, #560]
  4038c8:	add	x16, x16, #0x230
  4038cc:	br	x17

00000000004038d0 <posix_memalign@plt>:
  4038d0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4038d4:	ldr	x17, [x16, #568]
  4038d8:	add	x16, x16, #0x238
  4038dc:	br	x17

00000000004038e0 <pthread_attr_setstacksize@plt>:
  4038e0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4038e4:	ldr	x17, [x16, #576]
  4038e8:	add	x16, x16, #0x240
  4038ec:	br	x17

00000000004038f0 <calloc@plt>:
  4038f0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4038f4:	ldr	x17, [x16, #584]
  4038f8:	add	x16, x16, #0x248
  4038fc:	br	x17

0000000000403900 <pthread_rwlock_destroy@plt>:
  403900:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403904:	ldr	x17, [x16, #592]
  403908:	add	x16, x16, #0x250
  40390c:	br	x17

0000000000403910 <pthread_cond_broadcast@plt>:
  403910:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403914:	ldr	x17, [x16, #600]
  403918:	add	x16, x16, #0x258
  40391c:	br	x17

0000000000403920 <execv@plt>:
  403920:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403924:	ldr	x17, [x16, #608]
  403928:	add	x16, x16, #0x260
  40392c:	br	x17

0000000000403930 <strcasecmp@plt>:
  403930:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403934:	ldr	x17, [x16, #616]
  403938:	add	x16, x16, #0x268
  40393c:	br	x17

0000000000403940 <pthread_getspecific@plt>:
  403940:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403944:	ldr	x17, [x16, #624]
  403948:	add	x16, x16, #0x270
  40394c:	br	x17

0000000000403950 <readdir@plt>:
  403950:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403954:	ldr	x17, [x16, #632]
  403958:	add	x16, x16, #0x278
  40395c:	br	x17

0000000000403960 <realloc@plt>:
  403960:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403964:	ldr	x17, [x16, #640]
  403968:	add	x16, x16, #0x280
  40396c:	br	x17

0000000000403970 <__ctype_toupper_loc@plt>:
  403970:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403974:	ldr	x17, [x16, #648]
  403978:	add	x16, x16, #0x288
  40397c:	br	x17

0000000000403980 <getc@plt>:
  403980:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403984:	ldr	x17, [x16, #656]
  403988:	add	x16, x16, #0x290
  40398c:	br	x17

0000000000403990 <closedir@plt>:
  403990:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403994:	ldr	x17, [x16, #664]
  403998:	add	x16, x16, #0x298
  40399c:	br	x17

00000000004039a0 <strerror@plt>:
  4039a0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4039a4:	ldr	x17, [x16, #672]
  4039a8:	add	x16, x16, #0x2a0
  4039ac:	br	x17

00000000004039b0 <pthread_mutex_init@plt>:
  4039b0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4039b4:	ldr	x17, [x16, #680]
  4039b8:	add	x16, x16, #0x2a8
  4039bc:	br	x17

00000000004039c0 <close@plt>:
  4039c0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4039c4:	ldr	x17, [x16, #688]
  4039c8:	add	x16, x16, #0x2b0
  4039cc:	br	x17

00000000004039d0 <sigaction@plt>:
  4039d0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4039d4:	ldr	x17, [x16, #696]
  4039d8:	add	x16, x16, #0x2b8
  4039dc:	br	x17

00000000004039e0 <strrchr@plt>:
  4039e0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4039e4:	ldr	x17, [x16, #704]
  4039e8:	add	x16, x16, #0x2c0
  4039ec:	br	x17

00000000004039f0 <pthread_create@plt>:
  4039f0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4039f4:	ldr	x17, [x16, #712]
  4039f8:	add	x16, x16, #0x2c8
  4039fc:	br	x17

0000000000403a00 <__gmon_start__@plt>:
  403a00:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a04:	ldr	x17, [x16, #720]
  403a08:	add	x16, x16, #0x2d0
  403a0c:	br	x17

0000000000403a10 <mktime@plt>:
  403a10:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a14:	ldr	x17, [x16, #728]
  403a18:	add	x16, x16, #0x2d8
  403a1c:	br	x17

0000000000403a20 <write@plt>:
  403a20:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a24:	ldr	x17, [x16, #736]
  403a28:	add	x16, x16, #0x2e0
  403a2c:	br	x17

0000000000403a30 <pthread_join@plt>:
  403a30:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a34:	ldr	x17, [x16, #744]
  403a38:	add	x16, x16, #0x2e8
  403a3c:	br	x17

0000000000403a40 <abort@plt>:
  403a40:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a44:	ldr	x17, [x16, #752]
  403a48:	add	x16, x16, #0x2f0
  403a4c:	br	x17

0000000000403a50 <eventfd@plt>:
  403a50:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a54:	ldr	x17, [x16, #760]
  403a58:	add	x16, x16, #0x2f8
  403a5c:	br	x17

0000000000403a60 <pthread_exit@plt>:
  403a60:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a64:	ldr	x17, [x16, #768]
  403a68:	add	x16, x16, #0x300
  403a6c:	br	x17

0000000000403a70 <access@plt>:
  403a70:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a74:	ldr	x17, [x16, #776]
  403a78:	add	x16, x16, #0x308
  403a7c:	br	x17

0000000000403a80 <feof@plt>:
  403a80:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a84:	ldr	x17, [x16, #784]
  403a88:	add	x16, x16, #0x310
  403a8c:	br	x17

0000000000403a90 <puts@plt>:
  403a90:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a94:	ldr	x17, [x16, #792]
  403a98:	add	x16, x16, #0x318
  403a9c:	br	x17

0000000000403aa0 <pipe2@plt>:
  403aa0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403aa4:	ldr	x17, [x16, #800]
  403aa8:	add	x16, x16, #0x320
  403aac:	br	x17

0000000000403ab0 <memcmp@plt>:
  403ab0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ab4:	ldr	x17, [x16, #808]
  403ab8:	add	x16, x16, #0x328
  403abc:	br	x17

0000000000403ac0 <pthread_rwlock_tryrdlock@plt>:
  403ac0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ac4:	ldr	x17, [x16, #816]
  403ac8:	add	x16, x16, #0x330
  403acc:	br	x17

0000000000403ad0 <strcmp@plt>:
  403ad0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ad4:	ldr	x17, [x16, #824]
  403ad8:	add	x16, x16, #0x338
  403adc:	br	x17

0000000000403ae0 <getpwuid@plt>:
  403ae0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ae4:	ldr	x17, [x16, #832]
  403ae8:	add	x16, x16, #0x340
  403aec:	br	x17

0000000000403af0 <iconv@plt>:
  403af0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403af4:	ldr	x17, [x16, #840]
  403af8:	add	x16, x16, #0x348
  403afc:	br	x17

0000000000403b00 <__ctype_b_loc@plt>:
  403b00:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b04:	ldr	x17, [x16, #848]
  403b08:	add	x16, x16, #0x350
  403b0c:	br	x17

0000000000403b10 <uselocale@plt>:
  403b10:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b14:	ldr	x17, [x16, #856]
  403b18:	add	x16, x16, #0x358
  403b1c:	br	x17

0000000000403b20 <rewinddir@plt>:
  403b20:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b24:	ldr	x17, [x16, #864]
  403b28:	add	x16, x16, #0x360
  403b2c:	br	x17

0000000000403b30 <rmdir@plt>:
  403b30:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b34:	ldr	x17, [x16, #872]
  403b38:	add	x16, x16, #0x368
  403b3c:	br	x17

0000000000403b40 <strtol@plt>:
  403b40:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b44:	ldr	x17, [x16, #880]
  403b48:	add	x16, x16, #0x370
  403b4c:	br	x17

0000000000403b50 <sched_yield@plt>:
  403b50:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b54:	ldr	x17, [x16, #888]
  403b58:	add	x16, x16, #0x378
  403b5c:	br	x17

0000000000403b60 <fread@plt>:
  403b60:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b64:	ldr	x17, [x16, #896]
  403b68:	add	x16, x16, #0x380
  403b6c:	br	x17

0000000000403b70 <pthread_rwlock_rdlock@plt>:
  403b70:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b74:	ldr	x17, [x16, #904]
  403b78:	add	x16, x16, #0x388
  403b7c:	br	x17

0000000000403b80 <chdir@plt>:
  403b80:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b84:	ldr	x17, [x16, #912]
  403b88:	add	x16, x16, #0x390
  403b8c:	br	x17

0000000000403b90 <free@plt>:
  403b90:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b94:	ldr	x17, [x16, #920]
  403b98:	add	x16, x16, #0x398
  403b9c:	br	x17

0000000000403ba0 <ungetc@plt>:
  403ba0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ba4:	ldr	x17, [x16, #928]
  403ba8:	add	x16, x16, #0x3a0
  403bac:	br	x17

0000000000403bb0 <getgid@plt>:
  403bb0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403bb4:	ldr	x17, [x16, #936]
  403bb8:	add	x16, x16, #0x3a8
  403bbc:	br	x17

0000000000403bc0 <pthread_rwlock_wrlock@plt>:
  403bc0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403bc4:	ldr	x17, [x16, #944]
  403bc8:	add	x16, x16, #0x3b0
  403bcc:	br	x17

0000000000403bd0 <pthread_cond_wait@plt>:
  403bd0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403bd4:	ldr	x17, [x16, #952]
  403bd8:	add	x16, x16, #0x3b8
  403bdc:	br	x17

0000000000403be0 <pthread_key_delete@plt>:
  403be0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403be4:	ldr	x17, [x16, #960]
  403be8:	add	x16, x16, #0x3c0
  403bec:	br	x17

0000000000403bf0 <strncasecmp@plt>:
  403bf0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403bf4:	ldr	x17, [x16, #968]
  403bf8:	add	x16, x16, #0x3c8
  403bfc:	br	x17

0000000000403c00 <nanosleep@plt>:
  403c00:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c04:	ldr	x17, [x16, #976]
  403c08:	add	x16, x16, #0x3d0
  403c0c:	br	x17

0000000000403c10 <vasprintf@plt>:
  403c10:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c14:	ldr	x17, [x16, #984]
  403c18:	add	x16, x16, #0x3d8
  403c1c:	br	x17

0000000000403c20 <freopen@plt>:
  403c20:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c24:	ldr	x17, [x16, #992]
  403c28:	add	x16, x16, #0x3e0
  403c2c:	br	x17

0000000000403c30 <pthread_condattr_init@plt>:
  403c30:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c34:	ldr	x17, [x16, #1000]
  403c38:	add	x16, x16, #0x3e8
  403c3c:	br	x17

0000000000403c40 <strchr@plt>:
  403c40:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c44:	ldr	x17, [x16, #1008]
  403c48:	add	x16, x16, #0x3f0
  403c4c:	br	x17

0000000000403c50 <pthread_setspecific@plt>:
  403c50:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c54:	ldr	x17, [x16, #1016]
  403c58:	add	x16, x16, #0x3f8
  403c5c:	br	x17

0000000000403c60 <execve@plt>:
  403c60:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c64:	ldr	x17, [x16, #1024]
  403c68:	add	x16, x16, #0x400
  403c6c:	br	x17

0000000000403c70 <rename@plt>:
  403c70:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c74:	ldr	x17, [x16, #1032]
  403c78:	add	x16, x16, #0x408
  403c7c:	br	x17

0000000000403c80 <fwrite@plt>:
  403c80:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c84:	ldr	x17, [x16, #1040]
  403c88:	add	x16, x16, #0x410
  403c8c:	br	x17

0000000000403c90 <utime@plt>:
  403c90:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c94:	ldr	x17, [x16, #1048]
  403c98:	add	x16, x16, #0x418
  403c9c:	br	x17

0000000000403ca0 <fcntl@plt>:
  403ca0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ca4:	ldr	x17, [x16, #1056]
  403ca8:	add	x16, x16, #0x420
  403cac:	br	x17

0000000000403cb0 <fflush@plt>:
  403cb0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403cb4:	ldr	x17, [x16, #1064]
  403cb8:	add	x16, x16, #0x428
  403cbc:	br	x17

0000000000403cc0 <pthread_mutex_destroy@plt>:
  403cc0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403cc4:	ldr	x17, [x16, #1072]
  403cc8:	add	x16, x16, #0x430
  403ccc:	br	x17

0000000000403cd0 <strcpy@plt>:
  403cd0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403cd4:	ldr	x17, [x16, #1080]
  403cd8:	add	x16, x16, #0x438
  403cdc:	br	x17

0000000000403ce0 <dirfd@plt>:
  403ce0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ce4:	ldr	x17, [x16, #1088]
  403ce8:	add	x16, x16, #0x440
  403cec:	br	x17

0000000000403cf0 <pthread_cond_init@plt>:
  403cf0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403cf4:	ldr	x17, [x16, #1096]
  403cf8:	add	x16, x16, #0x448
  403cfc:	br	x17

0000000000403d00 <getrlimit@plt>:
  403d00:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d04:	ldr	x17, [x16, #1104]
  403d08:	add	x16, x16, #0x450
  403d0c:	br	x17

0000000000403d10 <unsetenv@plt>:
  403d10:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d14:	ldr	x17, [x16, #1112]
  403d18:	add	x16, x16, #0x458
  403d1c:	br	x17

0000000000403d20 <iconv_open@plt>:
  403d20:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d24:	ldr	x17, [x16, #1120]
  403d28:	add	x16, x16, #0x460
  403d2c:	br	x17

0000000000403d30 <vsprintf@plt>:
  403d30:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d34:	ldr	x17, [x16, #1128]
  403d38:	add	x16, x16, #0x468
  403d3c:	br	x17

0000000000403d40 <__lxstat@plt>:
  403d40:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d44:	ldr	x17, [x16, #1136]
  403d48:	add	x16, x16, #0x470
  403d4c:	br	x17

0000000000403d50 <read@plt>:
  403d50:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d54:	ldr	x17, [x16, #1144]
  403d58:	add	x16, x16, #0x478
  403d5c:	br	x17

0000000000403d60 <memchr@plt>:
  403d60:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d64:	ldr	x17, [x16, #1152]
  403d68:	add	x16, x16, #0x480
  403d6c:	br	x17

0000000000403d70 <getresgid@plt>:
  403d70:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d74:	ldr	x17, [x16, #1160]
  403d78:	add	x16, x16, #0x488
  403d7c:	br	x17

0000000000403d80 <sysconf@plt>:
  403d80:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d84:	ldr	x17, [x16, #1168]
  403d88:	add	x16, x16, #0x490
  403d8c:	br	x17

0000000000403d90 <gethostname@plt>:
  403d90:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d94:	ldr	x17, [x16, #1176]
  403d98:	add	x16, x16, #0x498
  403d9c:	br	x17

0000000000403da0 <pthread_condattr_setclock@plt>:
  403da0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403da4:	ldr	x17, [x16, #1184]
  403da8:	add	x16, x16, #0x4a0
  403dac:	br	x17

0000000000403db0 <select@plt>:
  403db0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403db4:	ldr	x17, [x16, #1192]
  403db8:	add	x16, x16, #0x4a8
  403dbc:	br	x17

0000000000403dc0 <__fxstat@plt>:
  403dc0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403dc4:	ldr	x17, [x16, #1200]
  403dc8:	add	x16, x16, #0x4b0
  403dcc:	br	x17

0000000000403dd0 <strstr@plt>:
  403dd0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403dd4:	ldr	x17, [x16, #1208]
  403dd8:	add	x16, x16, #0x4b8
  403ddc:	br	x17

0000000000403de0 <pthread_rwlock_init@plt>:
  403de0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403de4:	ldr	x17, [x16, #1216]
  403de8:	add	x16, x16, #0x4c0
  403dec:	br	x17

0000000000403df0 <vsnprintf@plt>:
  403df0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403df4:	ldr	x17, [x16, #1224]
  403df8:	add	x16, x16, #0x4c8
  403dfc:	br	x17

0000000000403e00 <dup2@plt>:
  403e00:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e04:	ldr	x17, [x16, #1232]
  403e08:	add	x16, x16, #0x4d0
  403e0c:	br	x17

0000000000403e10 <strncpy@plt>:
  403e10:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e14:	ldr	x17, [x16, #1240]
  403e18:	add	x16, x16, #0x4d8
  403e1c:	br	x17

0000000000403e20 <strsignal@plt>:
  403e20:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e24:	ldr	x17, [x16, #1248]
  403e28:	add	x16, x16, #0x4e0
  403e2c:	br	x17

0000000000403e30 <fallocate@plt>:
  403e30:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e34:	ldr	x17, [x16, #1256]
  403e38:	add	x16, x16, #0x4e8
  403e3c:	br	x17

0000000000403e40 <pthread_cond_destroy@plt>:
  403e40:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e44:	ldr	x17, [x16, #1264]
  403e48:	add	x16, x16, #0x4f0
  403e4c:	br	x17

0000000000403e50 <vfprintf@plt>:
  403e50:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e54:	ldr	x17, [x16, #1272]
  403e58:	add	x16, x16, #0x4f8
  403e5c:	br	x17

0000000000403e60 <printf@plt>:
  403e60:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e64:	ldr	x17, [x16, #1280]
  403e68:	add	x16, x16, #0x500
  403e6c:	br	x17

0000000000403e70 <pthread_rwlock_unlock@plt>:
  403e70:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e74:	ldr	x17, [x16, #1288]
  403e78:	add	x16, x16, #0x508
  403e7c:	br	x17

0000000000403e80 <__errno_location@plt>:
  403e80:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e84:	ldr	x17, [x16, #1296]
  403e88:	add	x16, x16, #0x510
  403e8c:	br	x17

0000000000403e90 <getenv@plt>:
  403e90:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e94:	ldr	x17, [x16, #1304]
  403e98:	add	x16, x16, #0x518
  403e9c:	br	x17

0000000000403ea0 <putchar@plt>:
  403ea0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ea4:	ldr	x17, [x16, #1312]
  403ea8:	add	x16, x16, #0x520
  403eac:	br	x17

0000000000403eb0 <__xstat@plt>:
  403eb0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403eb4:	ldr	x17, [x16, #1320]
  403eb8:	add	x16, x16, #0x528
  403ebc:	br	x17

0000000000403ec0 <prctl@plt>:
  403ec0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ec4:	ldr	x17, [x16, #1328]
  403ec8:	add	x16, x16, #0x530
  403ecc:	br	x17

0000000000403ed0 <pthread_mutex_lock@plt>:
  403ed0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ed4:	ldr	x17, [x16, #1336]
  403ed8:	add	x16, x16, #0x538
  403edc:	br	x17

0000000000403ee0 <timegm@plt>:
  403ee0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ee4:	ldr	x17, [x16, #1344]
  403ee8:	add	x16, x16, #0x540
  403eec:	br	x17

0000000000403ef0 <pthread_mutex_unlock@plt>:
  403ef0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ef4:	ldr	x17, [x16, #1352]
  403ef8:	add	x16, x16, #0x548
  403efc:	br	x17

0000000000403f00 <waitpid@plt>:
  403f00:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f04:	ldr	x17, [x16, #1360]
  403f08:	add	x16, x16, #0x550
  403f0c:	br	x17

0000000000403f10 <unlink@plt>:
  403f10:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f14:	ldr	x17, [x16, #1368]
  403f18:	add	x16, x16, #0x558
  403f1c:	br	x17

0000000000403f20 <mkdir@plt>:
  403f20:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f24:	ldr	x17, [x16, #1376]
  403f28:	add	x16, x16, #0x560
  403f2c:	br	x17

0000000000403f30 <newlocale@plt>:
  403f30:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f34:	ldr	x17, [x16, #1384]
  403f38:	add	x16, x16, #0x568
  403f3c:	br	x17

0000000000403f40 <fprintf@plt>:
  403f40:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f44:	ldr	x17, [x16, #1392]
  403f48:	add	x16, x16, #0x570
  403f4c:	br	x17

0000000000403f50 <fgets@plt>:
  403f50:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f54:	ldr	x17, [x16, #1400]
  403f58:	add	x16, x16, #0x578
  403f5c:	br	x17

0000000000403f60 <pthread_cond_timedwait@plt>:
  403f60:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f64:	ldr	x17, [x16, #1408]
  403f68:	add	x16, x16, #0x580
  403f6c:	br	x17

0000000000403f70 <creat@plt>:
  403f70:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f74:	ldr	x17, [x16, #1416]
  403f78:	add	x16, x16, #0x588
  403f7c:	br	x17

0000000000403f80 <setlocale@plt>:
  403f80:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f84:	ldr	x17, [x16, #1424]
  403f88:	add	x16, x16, #0x590
  403f8c:	br	x17

0000000000403f90 <ferror@plt>:
  403f90:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f94:	ldr	x17, [x16, #1432]
  403f98:	add	x16, x16, #0x598
  403f9c:	br	x17

Disassembly of section .text:

0000000000403fa0 <.text>:
  403fa0:	mov	x29, #0x0                   	// #0
  403fa4:	mov	x30, #0x0                   	// #0
  403fa8:	mov	x5, x0
  403fac:	ldr	x1, [sp]
  403fb0:	add	x2, sp, #0x8
  403fb4:	mov	x6, sp
  403fb8:	movz	x0, #0x0, lsl #48
  403fbc:	movk	x0, #0x0, lsl #32
  403fc0:	movk	x0, #0x40, lsl #16
  403fc4:	movk	x0, #0x80f4
  403fc8:	movz	x3, #0x0, lsl #48
  403fcc:	movk	x3, #0x0, lsl #32
  403fd0:	movk	x3, #0x43, lsl #16
  403fd4:	movk	x3, #0xc5d8
  403fd8:	movz	x4, #0x0, lsl #48
  403fdc:	movk	x4, #0x0, lsl #32
  403fe0:	movk	x4, #0x43, lsl #16
  403fe4:	movk	x4, #0xc658
  403fe8:	bl	403840 <__libc_start_main@plt>
  403fec:	bl	403a40 <abort@plt>
  403ff0:	adrp	x0, 49a000 <ferror@plt+0x96070>
  403ff4:	ldr	x0, [x0, #4064]
  403ff8:	cbz	x0, 404000 <ferror@plt+0x70>
  403ffc:	b	403a00 <__gmon_start__@plt>
  404000:	ret
  404004:	adrp	x0, 49b000 <ferror@plt+0x97070>
  404008:	add	x0, x0, #0x930
  40400c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  404010:	add	x1, x1, #0x930
  404014:	cmp	x0, x1
  404018:	b.eq	40404c <ferror@plt+0xbc>  // b.none
  40401c:	stp	x29, x30, [sp, #-32]!
  404020:	mov	x29, sp
  404024:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404028:	ldr	x0, [x0, #1672]
  40402c:	str	x0, [sp, #24]
  404030:	mov	x1, x0
  404034:	cbz	x1, 404044 <ferror@plt+0xb4>
  404038:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40403c:	add	x0, x0, #0x930
  404040:	blr	x1
  404044:	ldp	x29, x30, [sp], #32
  404048:	ret
  40404c:	ret
  404050:	adrp	x0, 49b000 <ferror@plt+0x97070>
  404054:	add	x0, x0, #0x930
  404058:	adrp	x1, 49b000 <ferror@plt+0x97070>
  40405c:	add	x1, x1, #0x930
  404060:	sub	x0, x0, x1
  404064:	lsr	x1, x0, #63
  404068:	add	x0, x1, x0, asr #3
  40406c:	cmp	xzr, x0, asr #1
  404070:	b.eq	4040a8 <ferror@plt+0x118>  // b.none
  404074:	stp	x29, x30, [sp, #-32]!
  404078:	mov	x29, sp
  40407c:	asr	x1, x0, #1
  404080:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404084:	ldr	x0, [x0, #1680]
  404088:	str	x0, [sp, #24]
  40408c:	mov	x2, x0
  404090:	cbz	x2, 4040a0 <ferror@plt+0x110>
  404094:	adrp	x0, 49b000 <ferror@plt+0x97070>
  404098:	add	x0, x0, #0x930
  40409c:	blr	x2
  4040a0:	ldp	x29, x30, [sp], #32
  4040a4:	ret
  4040a8:	ret
  4040ac:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4040b0:	ldrb	w0, [x0, #2376]
  4040b4:	cbnz	w0, 4040d8 <ferror@plt+0x148>
  4040b8:	stp	x29, x30, [sp, #-16]!
  4040bc:	mov	x29, sp
  4040c0:	bl	404004 <ferror@plt+0x74>
  4040c4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4040c8:	mov	w1, #0x1                   	// #1
  4040cc:	strb	w1, [x0, #2376]
  4040d0:	ldp	x29, x30, [sp], #16
  4040d4:	ret
  4040d8:	ret
  4040dc:	stp	x29, x30, [sp, #-16]!
  4040e0:	mov	x29, sp
  4040e4:	bl	404050 <ferror@plt+0xc0>
  4040e8:	ldp	x29, x30, [sp], #16
  4040ec:	ret
  4040f0:	ldr	w2, [x0, #124]
  4040f4:	ldr	w0, [x1, #124]
  4040f8:	cmp	w2, w0
  4040fc:	b.lt	404108 <ferror@plt+0x178>  // b.tstop
  404100:	cset	w0, gt
  404104:	ret
  404108:	mov	w0, #0xffffffff            	// #-1
  40410c:	b	404104 <ferror@plt+0x174>
  404110:	stp	x29, x30, [sp, #-32]!
  404114:	mov	x29, sp
  404118:	stp	x19, x20, [sp, #16]
  40411c:	mov	x19, x1
  404120:	mov	x1, x0
  404124:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404128:	add	x0, x0, #0x698
  40412c:	bl	407ef8 <ferror@plt+0x3f68>
  404130:	cbz	x19, 404154 <ferror@plt+0x1c4>
  404134:	adrp	x20, 43e000 <ferror@plt+0x3a070>
  404138:	add	x20, x20, #0xf70
  40413c:	ldr	x0, [x19]
  404140:	ldr	x1, [x0]
  404144:	mov	x0, x20
  404148:	bl	407ef8 <ferror@plt+0x3f68>
  40414c:	ldr	x19, [x19, #8]
  404150:	cbnz	x19, 40413c <ferror@plt+0x1ac>
  404154:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404158:	add	x0, x0, #0x728
  40415c:	bl	407ef8 <ferror@plt+0x3f68>
  404160:	ldp	x19, x20, [sp, #16]
  404164:	ldp	x29, x30, [sp], #32
  404168:	ret
  40416c:	stp	x29, x30, [sp, #-48]!
  404170:	mov	x29, sp
  404174:	stp	x19, x20, [sp, #16]
  404178:	str	x21, [sp, #32]
  40417c:	mov	x19, x0
  404180:	mov	x0, x1
  404184:	mov	w2, #0x0                   	// #0
  404188:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40418c:	add	x1, x1, #0xd00
  404190:	bl	421668 <ferror@plt+0x1d6d8>
  404194:	mov	x21, x0
  404198:	ldr	x0, [x0]
  40419c:	cbz	x0, 4041c0 <ferror@plt+0x230>
  4041a0:	add	x20, x21, #0x8
  4041a4:	bl	4200fc <ferror@plt+0x1c16c>
  4041a8:	mov	x1, x0
  4041ac:	mov	x0, x19
  4041b0:	bl	40dde4 <ferror@plt+0x9e54>
  4041b4:	mov	x19, x0
  4041b8:	ldr	x0, [x20], #8
  4041bc:	cbnz	x0, 4041a4 <ferror@plt+0x214>
  4041c0:	mov	x0, x21
  4041c4:	bl	421a08 <ferror@plt+0x1da78>
  4041c8:	mov	x0, x19
  4041cc:	ldp	x19, x20, [sp, #16]
  4041d0:	ldr	x21, [sp, #32]
  4041d4:	ldp	x29, x30, [sp], #48
  4041d8:	ret
  4041dc:	stp	x29, x30, [sp, #-32]!
  4041e0:	mov	x29, sp
  4041e4:	stp	x19, x20, [sp, #16]
  4041e8:	mov	x19, x2
  4041ec:	ldr	w20, [x2]
  4041f0:	bl	4034d0 <strlen@plt>
  4041f4:	cmp	x0, w20, sxtw
  4041f8:	csel	w20, w20, w0, cc  // cc = lo, ul, last
  4041fc:	str	w20, [x19]
  404200:	ldp	x19, x20, [sp, #16]
  404204:	ldp	x29, x30, [sp], #32
  404208:	ret
  40420c:	stp	x29, x30, [sp, #-64]!
  404210:	mov	x29, sp
  404214:	stp	x19, x20, [sp, #16]
  404218:	stp	x21, x22, [sp, #32]
  40421c:	str	x23, [sp, #48]
  404220:	mov	x22, x0
  404224:	mov	w23, w1
  404228:	mov	x20, x2
  40422c:	mov	x21, x3
  404230:	mov	x3, #0x0                   	// #0
  404234:	mov	x2, #0x0                   	// #0
  404238:	ldr	x1, [x0]
  40423c:	mov	x0, x20
  404240:	bl	40c9fc <ferror@plt+0x8a6c>
  404244:	cbnz	w0, 4042ac <ferror@plt+0x31c>
  404248:	ldr	x1, [x22]
  40424c:	mov	x2, x1
  404250:	mov	x0, x20
  404254:	bl	40cbcc <ferror@plt+0x8c3c>
  404258:	cbz	w23, 4042c0 <ferror@plt+0x330>
  40425c:	ldr	x0, [x22, #72]
  404260:	bl	40ddcc <ferror@plt+0x9e3c>
  404264:	mov	x19, x0
  404268:	cbz	x0, 404288 <ferror@plt+0x2f8>
  40426c:	mov	x3, x21
  404270:	mov	x2, x20
  404274:	mov	w1, w23
  404278:	ldr	x0, [x19]
  40427c:	bl	40420c <ferror@plt+0x27c>
  404280:	ldr	x19, [x19, #16]
  404284:	cbnz	x19, 40426c <ferror@plt+0x2dc>
  404288:	mov	x1, x22
  40428c:	ldr	x0, [x21]
  404290:	bl	40d6fc <ferror@plt+0x976c>
  404294:	str	x0, [x21]
  404298:	ldp	x19, x20, [sp, #16]
  40429c:	ldp	x21, x22, [sp, #32]
  4042a0:	ldr	x23, [sp, #48]
  4042a4:	ldp	x29, x30, [sp], #64
  4042a8:	ret
  4042ac:	ldr	x1, [x22]
  4042b0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4042b4:	add	x0, x0, #0x6a0
  4042b8:	bl	407ef8 <ferror@plt+0x3f68>
  4042bc:	b	404298 <ferror@plt+0x308>
  4042c0:	ldr	x0, [x22, #56]
  4042c4:	b	404260 <ferror@plt+0x2d0>
  4042c8:	stp	x29, x30, [sp, #-32]!
  4042cc:	mov	x29, sp
  4042d0:	stp	x19, x20, [sp, #16]
  4042d4:	mov	x19, x1
  4042d8:	mov	x20, x2
  4042dc:	ldr	x0, [x1]
  4042e0:	bl	4034d0 <strlen@plt>
  4042e4:	sxtw	x20, w20
  4042e8:	mov	w1, #0x20                  	// #32
  4042ec:	sub	x0, x20, x0
  4042f0:	bl	4201e8 <ferror@plt+0x1c258>
  4042f4:	mov	x20, x0
  4042f8:	ldr	x4, [x19, #24]
  4042fc:	ldr	x3, [x19, #8]
  404300:	mov	x2, x0
  404304:	ldr	x1, [x19]
  404308:	adrp	x0, 43c000 <ferror@plt+0x38070>
  40430c:	add	x0, x0, #0x6d0
  404310:	bl	403e60 <printf@plt>
  404314:	mov	x0, x20
  404318:	bl	413498 <ferror@plt+0xf508>
  40431c:	ldp	x19, x20, [sp, #16]
  404320:	ldp	x29, x30, [sp], #32
  404324:	ret
  404328:	stp	x29, x30, [sp, #-112]!
  40432c:	mov	x29, sp
  404330:	stp	x19, x20, [sp, #16]
  404334:	stp	x21, x22, [sp, #32]
  404338:	stp	x23, x24, [sp, #48]
  40433c:	mov	x19, x0
  404340:	and	w23, w1, #0xff
  404344:	mov	w21, w2
  404348:	mov	w22, w3
  40434c:	str	xzr, [sp, #104]
  404350:	adrp	x1, 40d000 <ferror@plt+0x9070>
  404354:	add	x1, x1, #0x3c0
  404358:	adrp	x0, 40d000 <ferror@plt+0x9070>
  40435c:	add	x0, x0, #0x3dc
  404360:	bl	40c44c <ferror@plt+0x84bc>
  404364:	mov	x20, x0
  404368:	mov	x0, x19
  40436c:	bl	40ddcc <ferror@plt+0x9e3c>
  404370:	mov	x19, x0
  404374:	cbz	x0, 404394 <ferror@plt+0x404>
  404378:	add	x3, sp, #0x68
  40437c:	mov	x2, x20
  404380:	mov	w1, w22
  404384:	ldr	x0, [x19]
  404388:	bl	40420c <ferror@plt+0x27c>
  40438c:	ldr	x19, [x19, #16]
  404390:	cbnz	x19, 404378 <ferror@plt+0x3e8>
  404394:	mov	x0, x20
  404398:	bl	40ce14 <ferror@plt+0x8e84>
  40439c:	ldr	x1, [sp, #104]
  4043a0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4043a4:	add	x0, x0, #0x6e0
  4043a8:	bl	404110 <ferror@plt+0x180>
  4043ac:	cbnz	w21, 4043d0 <ferror@plt+0x440>
  4043b0:	ldr	x22, [sp, #104]
  4043b4:	cbz	x22, 404734 <ferror@plt+0x7a4>
  4043b8:	stp	x25, x26, [sp, #64]
  4043bc:	str	x27, [sp, #80]
  4043c0:	mov	x19, #0x0                   	// #0
  4043c4:	mov	x20, #0x0                   	// #0
  4043c8:	and	w24, w23, #0x7
  4043cc:	b	40446c <ferror@plt+0x4dc>
  4043d0:	ldr	x1, [sp, #104]
  4043d4:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4043d8:	add	x0, x0, #0x6f0
  4043dc:	bl	404110 <ferror@plt+0x180>
  4043e0:	adrp	x1, 404000 <ferror@plt+0x70>
  4043e4:	add	x1, x1, #0xf0
  4043e8:	ldr	x0, [sp, #104]
  4043ec:	bl	40dfe8 <ferror@plt+0xa058>
  4043f0:	mov	x1, x0
  4043f4:	str	x0, [sp, #104]
  4043f8:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4043fc:	add	x0, x0, #0x700
  404400:	bl	404110 <ferror@plt+0x180>
  404404:	b	4043b0 <ferror@plt+0x420>
  404408:	ldr	x21, [x0, #88]
  40440c:	b	404478 <ferror@plt+0x4e8>
  404410:	mov	x0, #0x0                   	// #0
  404414:	bl	40d6fc <ferror@plt+0x976c>
  404418:	mov	x19, x0
  40441c:	mov	x20, x0
  404420:	b	404434 <ferror@plt+0x4a4>
  404424:	ldr	x1, [x21]
  404428:	mov	x0, x19
  40442c:	bl	40dde4 <ferror@plt+0x9e54>
  404430:	ldr	x19, [x0, #8]
  404434:	ldr	x21, [x21, #8]
  404438:	cbz	x21, 404464 <ferror@plt+0x4d4>
  40443c:	ldr	x1, [x21]
  404440:	ldrb	w0, [x1]
  404444:	tst	w23, w0
  404448:	b.eq	404434 <ferror@plt+0x4a4>  // b.none
  40444c:	cbz	x19, 404410 <ferror@plt+0x480>
  404450:	mov	x0, x19
  404454:	bl	40dde4 <ferror@plt+0x9e54>
  404458:	cbnz	x0, 404424 <ferror@plt+0x494>
  40445c:	mov	x19, x0
  404460:	b	404434 <ferror@plt+0x4a4>
  404464:	ldr	x22, [x22, #8]
  404468:	cbz	x22, 404480 <ferror@plt+0x4f0>
  40446c:	ldr	x0, [x22]
  404470:	cbz	w24, 404408 <ferror@plt+0x478>
  404474:	ldr	x21, [x0, #80]
  404478:	cbnz	x21, 40443c <ferror@plt+0x4ac>
  40447c:	b	404464 <ferror@plt+0x4d4>
  404480:	ldr	x0, [sp, #104]
  404484:	bl	40d6c0 <ferror@plt+0x9730>
  404488:	cbz	x20, 404700 <ferror@plt+0x770>
  40448c:	ldr	x19, [x20, #8]
  404490:	cbz	x19, 404720 <ferror@plt+0x790>
  404494:	adrp	x22, 43c000 <ferror@plt+0x38070>
  404498:	add	x22, x22, #0x710
  40449c:	b	4044ac <ferror@plt+0x51c>
  4044a0:	mov	x19, x21
  4044a4:	ldr	x19, [x19, #8]
  4044a8:	cbz	x19, 4044fc <ferror@plt+0x56c>
  4044ac:	ldr	x21, [x19]
  4044b0:	ldr	x0, [x19, #16]
  4044b4:	ldr	x0, [x0]
  4044b8:	ldrb	w2, [x21]
  4044bc:	ldrb	w1, [x0]
  4044c0:	cmp	w2, w1
  4044c4:	b.ne	4044a4 <ferror@plt+0x514>  // b.any
  4044c8:	ldr	x1, [x0, #8]
  4044cc:	ldr	x0, [x21, #8]
  4044d0:	bl	423b8c <ferror@plt+0x1fbfc>
  4044d4:	cbnz	w0, 4044a4 <ferror@plt+0x514>
  4044d8:	ldr	x1, [x21, #8]
  4044dc:	mov	x0, x22
  4044e0:	bl	407ef8 <ferror@plt+0x3f68>
  4044e4:	ldr	x21, [x19, #16]
  4044e8:	mov	x1, x19
  4044ec:	mov	x0, x20
  4044f0:	bl	40d9a0 <ferror@plt+0x9a10>
  4044f4:	mov	x20, x0
  4044f8:	cbnz	x21, 4044a0 <ferror@plt+0x510>
  4044fc:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404500:	add	x0, x0, #0x898
  404504:	bl	422ad0 <ferror@plt+0x1eb40>
  404508:	mov	x19, x0
  40450c:	cbz	x20, 404740 <ferror@plt+0x7b0>
  404510:	mov	x23, x20
  404514:	adrp	x25, 49b000 <ferror@plt+0x97070>
  404518:	mov	w27, #0xa                   	// #10
  40451c:	mov	x24, #0xffffffffffffffff    	// #-1
  404520:	adrp	x26, 43c000 <ferror@plt+0x38070>
  404524:	add	x26, x26, #0x730
  404528:	b	404610 <ferror@plt+0x680>
  40452c:	ldr	x0, [x19, #8]
  404530:	add	x1, x0, #0x1
  404534:	ldr	x2, [x19, #16]
  404538:	cmp	x1, x2
  40453c:	b.cs	4045a8 <ferror@plt+0x618>  // b.hs, b.nlast
  404540:	ldr	x2, [x19]
  404544:	str	x1, [x19, #8]
  404548:	mov	w1, #0x2d                  	// #45
  40454c:	strb	w1, [x2, x0]
  404550:	ldr	x1, [x19]
  404554:	ldr	x0, [x19, #8]
  404558:	strb	wzr, [x1, x0]
  40455c:	ldrb	w2, [x21, #1]
  404560:	ldr	x0, [x19, #8]
  404564:	add	x1, x0, #0x1
  404568:	ldr	x3, [x19, #16]
  40456c:	cmp	x1, x3
  404570:	b.cs	4045bc <ferror@plt+0x62c>  // b.hs, b.nlast
  404574:	ldr	x3, [x19]
  404578:	str	x1, [x19, #8]
  40457c:	strb	w2, [x3, x0]
  404580:	ldr	x1, [x19]
  404584:	ldr	x0, [x19, #8]
  404588:	strb	wzr, [x1, x0]
  40458c:	ldr	x1, [x25, #2536]
  404590:	mov	x0, x19
  404594:	bl	422928 <ferror@plt+0x1e998>
  404598:	add	x1, x21, #0x2
  40459c:	mov	x0, x19
  4045a0:	bl	422928 <ferror@plt+0x1e998>
  4045a4:	b	4045d8 <ferror@plt+0x648>
  4045a8:	mov	w2, #0x2d                  	// #45
  4045ac:	mov	x1, x24
  4045b0:	mov	x0, x19
  4045b4:	bl	422d54 <ferror@plt+0x1edc4>
  4045b8:	b	40455c <ferror@plt+0x5cc>
  4045bc:	mov	x1, x24
  4045c0:	mov	x0, x19
  4045c4:	bl	422d54 <ferror@plt+0x1edc4>
  4045c8:	b	40458c <ferror@plt+0x5fc>
  4045cc:	mov	x1, x21
  4045d0:	mov	x0, x19
  4045d4:	bl	422928 <ferror@plt+0x1e998>
  4045d8:	ldr	x0, [x19, #8]
  4045dc:	add	x1, x0, #0x1
  4045e0:	ldr	x2, [x19, #16]
  4045e4:	cmp	x1, x2
  4045e8:	b.cs	404684 <ferror@plt+0x6f4>  // b.hs, b.nlast
  4045ec:	ldr	x2, [x19]
  4045f0:	str	x1, [x19, #8]
  4045f4:	mov	w1, #0x20                  	// #32
  4045f8:	strb	w1, [x2, x0]
  4045fc:	ldr	x1, [x19]
  404600:	ldr	x0, [x19, #8]
  404604:	strb	wzr, [x1, x0]
  404608:	ldr	x23, [x23, #8]
  40460c:	cbz	x23, 404698 <ferror@plt+0x708>
  404610:	ldr	x0, [x23]
  404614:	ldr	x21, [x0, #8]
  404618:	ldr	x1, [x25, #2536]
  40461c:	cbz	x1, 4045cc <ferror@plt+0x63c>
  404620:	ldrb	w0, [x0]
  404624:	tst	w0, w27
  404628:	b.eq	4045cc <ferror@plt+0x63c>  // b.none
  40462c:	tbz	w0, #3, 40452c <ferror@plt+0x59c>
  404630:	mov	x2, #0x2                   	// #2
  404634:	mov	x1, x26
  404638:	mov	x0, x21
  40463c:	bl	403830 <strncmp@plt>
  404640:	cbz	w0, 40452c <ferror@plt+0x59c>
  404644:	mov	w1, #0x20                  	// #32
  404648:	mov	x0, x21
  40464c:	bl	403c40 <strchr@plt>
  404650:	mov	x22, x0
  404654:	cbz	x0, 404660 <ferror@plt+0x6d0>
  404658:	ldrb	w0, [x0, #1]
  40465c:	cbnz	w0, 4046d0 <ferror@plt+0x740>
  404660:	adrp	x4, 43c000 <ferror@plt+0x38070>
  404664:	add	x4, x4, #0x738
  404668:	adrp	x3, 43c000 <ferror@plt+0x38070>
  40466c:	add	x3, x3, #0xf80
  404670:	mov	w2, #0x1ba                 	// #442
  404674:	adrp	x1, 43c000 <ferror@plt+0x38070>
  404678:	add	x1, x1, #0x760
  40467c:	mov	x0, #0x0                   	// #0
  404680:	bl	4274b0 <ferror@plt+0x23520>
  404684:	mov	w2, #0x20                  	// #32
  404688:	mov	x1, x24
  40468c:	mov	x0, x19
  404690:	bl	422d54 <ferror@plt+0x1edc4>
  404694:	b	404608 <ferror@plt+0x678>
  404698:	ldp	x25, x26, [sp, #64]
  40469c:	ldr	x27, [sp, #80]
  4046a0:	ldr	x21, [x19]
  4046a4:	mov	w1, #0x0                   	// #0
  4046a8:	mov	x0, x19
  4046ac:	bl	4224b4 <ferror@plt+0x1e524>
  4046b0:	mov	x0, x20
  4046b4:	bl	40d6c0 <ferror@plt+0x9730>
  4046b8:	mov	x0, x21
  4046bc:	ldp	x19, x20, [sp, #16]
  4046c0:	ldp	x21, x22, [sp, #32]
  4046c4:	ldp	x23, x24, [sp, #48]
  4046c8:	ldp	x29, x30, [sp], #112
  4046cc:	ret
  4046d0:	sub	x2, x22, x21
  4046d4:	add	x2, x2, #0x1
  4046d8:	mov	x1, x21
  4046dc:	mov	x0, x19
  4046e0:	bl	422a44 <ferror@plt+0x1eab4>
  4046e4:	ldr	x1, [x25, #2536]
  4046e8:	mov	x0, x19
  4046ec:	bl	422928 <ferror@plt+0x1e998>
  4046f0:	add	x1, x22, #0x1
  4046f4:	mov	x0, x19
  4046f8:	bl	422928 <ferror@plt+0x1e998>
  4046fc:	b	4045d8 <ferror@plt+0x648>
  404700:	ldp	x25, x26, [sp, #64]
  404704:	ldr	x27, [sp, #80]
  404708:	adrp	x0, 43c000 <ferror@plt+0x38070>
  40470c:	add	x0, x0, #0x898
  404710:	bl	422ad0 <ferror@plt+0x1eb40>
  404714:	mov	x19, x0
  404718:	mov	x20, #0x0                   	// #0
  40471c:	b	4046a0 <ferror@plt+0x710>
  404720:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404724:	add	x0, x0, #0x898
  404728:	bl	422ad0 <ferror@plt+0x1eb40>
  40472c:	mov	x19, x0
  404730:	b	404510 <ferror@plt+0x580>
  404734:	mov	x0, #0x0                   	// #0
  404738:	bl	40d6c0 <ferror@plt+0x9730>
  40473c:	b	404708 <ferror@plt+0x778>
  404740:	ldp	x25, x26, [sp, #64]
  404744:	ldr	x27, [sp, #80]
  404748:	b	4046a0 <ferror@plt+0x710>
  40474c:	stp	x29, x30, [sp, #-32]!
  404750:	mov	x29, sp
  404754:	stp	x19, x20, [sp, #16]
  404758:	adrp	x19, 49b000 <ferror@plt+0x97070>
  40475c:	ldr	x20, [x19, #2384]
  404760:	bl	4200fc <ferror@plt+0x1c16c>
  404764:	mov	x1, x0
  404768:	mov	x0, x20
  40476c:	bl	40dde4 <ferror@plt+0x9e54>
  404770:	str	x0, [x19, #2384]
  404774:	ldp	x19, x20, [sp, #16]
  404778:	ldp	x29, x30, [sp], #32
  40477c:	ret
  404780:	stp	x29, x30, [sp, #-48]!
  404784:	mov	x29, sp
  404788:	str	x21, [sp, #32]
  40478c:	mov	w2, #0xffffffff            	// #-1
  404790:	bl	421668 <ferror@plt+0x1d6d8>
  404794:	mov	x21, x0
  404798:	ldr	x1, [x0]
  40479c:	cbz	x1, 4047cc <ferror@plt+0x83c>
  4047a0:	stp	x19, x20, [sp, #16]
  4047a4:	mov	x19, x0
  4047a8:	adrp	x20, 43c000 <ferror@plt+0x38070>
  4047ac:	add	x20, x20, #0x768
  4047b0:	mov	x0, x20
  4047b4:	bl	407ef8 <ferror@plt+0x3f68>
  4047b8:	ldr	x0, [x19]
  4047bc:	bl	40474c <ferror@plt+0x7bc>
  4047c0:	ldr	x1, [x19, #8]!
  4047c4:	cbnz	x1, 4047b0 <ferror@plt+0x820>
  4047c8:	ldp	x19, x20, [sp, #16]
  4047cc:	mov	x0, x21
  4047d0:	bl	421a08 <ferror@plt+0x1da78>
  4047d4:	ldr	x21, [sp, #32]
  4047d8:	ldp	x29, x30, [sp], #48
  4047dc:	ret
  4047e0:	stp	x29, x30, [sp, #-32]!
  4047e4:	mov	x29, sp
  4047e8:	str	x19, [sp, #16]
  4047ec:	mov	x19, x0
  4047f0:	bl	4034d0 <strlen@plt>
  4047f4:	cmp	w0, #0xc
  4047f8:	b.le	404828 <ferror@plt+0x898>
  4047fc:	sxtw	x2, w0
  404800:	sub	x2, x2, #0xc
  404804:	adrp	x1, 43c000 <ferror@plt+0x38070>
  404808:	add	x1, x1, #0x798
  40480c:	add	x0, x19, x2
  404810:	bl	403ad0 <strcmp@plt>
  404814:	cmp	w0, #0x0
  404818:	cset	w0, eq  // eq = none
  40481c:	ldr	x19, [sp, #16]
  404820:	ldp	x29, x30, [sp], #32
  404824:	ret
  404828:	mov	w0, #0x0                   	// #0
  40482c:	b	40481c <ferror@plt+0x88c>
  404830:	stp	x29, x30, [sp, #-32]!
  404834:	mov	x29, sp
  404838:	stp	x19, x20, [sp, #16]
  40483c:	mov	w19, w0
  404840:	adrp	x0, 49b000 <ferror@plt+0x97070>
  404844:	ldr	x0, [x0, #2392]
  404848:	cbz	x0, 404858 <ferror@plt+0x8c8>
  40484c:	ldp	x19, x20, [sp, #16]
  404850:	ldp	x29, x30, [sp], #32
  404854:	ret
  404858:	adrp	x1, 40d000 <ferror@plt+0x9070>
  40485c:	add	x1, x1, #0x3c0
  404860:	adrp	x0, 40d000 <ferror@plt+0x9070>
  404864:	add	x0, x0, #0x3dc
  404868:	bl	40c44c <ferror@plt+0x84bc>
  40486c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  404870:	str	x0, [x1, #2392]
  404874:	cbz	w19, 404894 <ferror@plt+0x904>
  404878:	mov	x2, #0x0                   	// #0
  40487c:	adrp	x1, 405000 <ferror@plt+0x1070>
  404880:	add	x1, x1, #0x8d4
  404884:	adrp	x0, 49b000 <ferror@plt+0x97070>
  404888:	ldr	x0, [x0, #2384]
  40488c:	bl	40df48 <ferror@plt+0x9fb8>
  404890:	b	40484c <ferror@plt+0x8bc>
  404894:	mov	x0, #0x90                  	// #144
  404898:	bl	4133b0 <ferror@plt+0xf420>
  40489c:	mov	x19, x0
  4048a0:	adrp	x20, 43c000 <ferror@plt+0x38070>
  4048a4:	add	x20, x20, #0x7a8
  4048a8:	mov	x0, x20
  4048ac:	bl	4200fc <ferror@plt+0x1c16c>
  4048b0:	str	x0, [x19]
  4048b4:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4048b8:	add	x0, x0, #0x7b8
  4048bc:	bl	4200fc <ferror@plt+0x1c16c>
  4048c0:	str	x0, [x19, #16]
  4048c4:	mov	x0, x20
  4048c8:	bl	4200fc <ferror@plt+0x1c16c>
  4048cc:	str	x0, [x19, #8]
  4048d0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4048d4:	add	x0, x0, #0x7c0
  4048d8:	bl	4200fc <ferror@plt+0x1c16c>
  4048dc:	str	x0, [x19, #24]
  4048e0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4048e4:	add	x0, x0, #0x808
  4048e8:	bl	4200fc <ferror@plt+0x1c16c>
  4048ec:	str	x0, [x19, #32]
  4048f0:	ldr	x0, [x19, #96]
  4048f4:	cbz	x0, 404934 <ferror@plt+0x9a4>
  4048f8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4048fc:	ldr	x2, [x0, #2528]
  404900:	adrp	x1, 43c000 <ferror@plt+0x38070>
  404904:	add	x1, x1, #0x830
  404908:	ldr	x0, [x19, #96]
  40490c:	bl	40cbb4 <ferror@plt+0x8c24>
  404910:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404914:	add	x0, x0, #0x838
  404918:	bl	407ef8 <ferror@plt+0x3f68>
  40491c:	mov	x2, x19
  404920:	ldr	x1, [x19]
  404924:	adrp	x0, 49b000 <ferror@plt+0x97070>
  404928:	ldr	x0, [x0, #2392]
  40492c:	bl	40cbb4 <ferror@plt+0x8c24>
  404930:	b	40484c <ferror@plt+0x8bc>
  404934:	adrp	x1, 40d000 <ferror@plt+0x9070>
  404938:	add	x1, x1, #0x3c0
  40493c:	adrp	x0, 40d000 <ferror@plt+0x9070>
  404940:	add	x0, x0, #0x3dc
  404944:	bl	40c44c <ferror@plt+0x84bc>
  404948:	str	x0, [x19, #96]
  40494c:	b	4048f8 <ferror@plt+0x968>
  404950:	stp	x29, x30, [sp, #-48]!
  404954:	mov	x29, sp
  404958:	stp	x19, x20, [sp, #16]
  40495c:	stp	x21, x22, [sp, #32]
  404960:	mov	x21, x0
  404964:	and	w20, w1, #0xff
  404968:	mov	x0, #0x0                   	// #0
  40496c:	bl	422ad0 <ferror@plt+0x1eb40>
  404970:	mov	x19, x0
  404974:	tbnz	w20, #4, 4049d4 <ferror@plt+0xa44>
  404978:	tbnz	w20, #3, 404a14 <ferror@plt+0xa84>
  40497c:	tbnz	w20, #1, 404a54 <ferror@plt+0xac4>
  404980:	mov	w1, #0x5                   	// #5
  404984:	ands	w1, w20, w1
  404988:	b.ne	404aa0 <ferror@plt+0xb10>  // b.any
  40498c:	ldr	x1, [x19, #8]
  404990:	cbz	x1, 4049a8 <ferror@plt+0xa18>
  404994:	sub	x1, x1, #0x1
  404998:	ldr	x0, [x19]
  40499c:	ldrb	w0, [x0, x1]
  4049a0:	cmp	w0, #0x20
  4049a4:	b.eq	404ae8 <ferror@plt+0xb58>  // b.none
  4049a8:	ldr	x1, [x19]
  4049ac:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4049b0:	add	x0, x0, #0x908
  4049b4:	bl	407ef8 <ferror@plt+0x3f68>
  4049b8:	mov	w1, #0x0                   	// #0
  4049bc:	mov	x0, x19
  4049c0:	bl	4224b4 <ferror@plt+0x1e524>
  4049c4:	ldp	x19, x20, [sp, #16]
  4049c8:	ldp	x21, x22, [sp, #32]
  4049cc:	ldp	x29, x30, [sp], #48
  4049d0:	ret
  4049d4:	mov	w3, #0x1                   	// #1
  4049d8:	mov	w2, #0x0                   	// #0
  4049dc:	mov	w1, #0x10                  	// #16
  4049e0:	mov	x0, x21
  4049e4:	bl	404328 <ferror@plt+0x398>
  4049e8:	mov	x22, x0
  4049ec:	mov	x1, x0
  4049f0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4049f4:	add	x0, x0, #0x878
  4049f8:	bl	407ef8 <ferror@plt+0x3f68>
  4049fc:	mov	x1, x22
  404a00:	mov	x0, x19
  404a04:	bl	422928 <ferror@plt+0x1e998>
  404a08:	mov	x0, x22
  404a0c:	bl	413498 <ferror@plt+0xf508>
  404a10:	b	404978 <ferror@plt+0x9e8>
  404a14:	mov	w3, #0x1                   	// #1
  404a18:	mov	w2, w3
  404a1c:	mov	w1, #0x8                   	// #8
  404a20:	mov	x0, x21
  404a24:	bl	404328 <ferror@plt+0x398>
  404a28:	mov	x22, x0
  404a2c:	mov	x1, x0
  404a30:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404a34:	add	x0, x0, #0x8a0
  404a38:	bl	407ef8 <ferror@plt+0x3f68>
  404a3c:	mov	x1, x22
  404a40:	mov	x0, x19
  404a44:	bl	422928 <ferror@plt+0x1e998>
  404a48:	mov	x0, x22
  404a4c:	bl	413498 <ferror@plt+0xf508>
  404a50:	b	40497c <ferror@plt+0x9ec>
  404a54:	adrp	x0, 49b000 <ferror@plt+0x97070>
  404a58:	ldr	w0, [x0, #1456]
  404a5c:	cmp	w0, #0x0
  404a60:	cset	w3, eq  // eq = none
  404a64:	mov	w2, #0x1                   	// #1
  404a68:	mov	w1, #0x2                   	// #2
  404a6c:	mov	x0, x21
  404a70:	bl	404328 <ferror@plt+0x398>
  404a74:	mov	x22, x0
  404a78:	mov	x1, x0
  404a7c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404a80:	add	x0, x0, #0x8c0
  404a84:	bl	407ef8 <ferror@plt+0x3f68>
  404a88:	mov	x1, x22
  404a8c:	mov	x0, x19
  404a90:	bl	422928 <ferror@plt+0x1e998>
  404a94:	mov	x0, x22
  404a98:	bl	413498 <ferror@plt+0xf508>
  404a9c:	b	404980 <ferror@plt+0x9f0>
  404aa0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  404aa4:	ldr	w0, [x0, #1456]
  404aa8:	cmp	w0, #0x0
  404aac:	cset	w3, eq  // eq = none
  404ab0:	mov	w2, #0x0                   	// #0
  404ab4:	mov	x0, x21
  404ab8:	bl	404328 <ferror@plt+0x398>
  404abc:	mov	x20, x0
  404ac0:	mov	x1, x0
  404ac4:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404ac8:	add	x0, x0, #0x8e0
  404acc:	bl	407ef8 <ferror@plt+0x3f68>
  404ad0:	mov	x1, x20
  404ad4:	mov	x0, x19
  404ad8:	bl	422928 <ferror@plt+0x1e998>
  404adc:	mov	x0, x20
  404ae0:	bl	413498 <ferror@plt+0xf508>
  404ae4:	b	40498c <ferror@plt+0x9fc>
  404ae8:	mov	x0, x19
  404aec:	bl	422610 <ferror@plt+0x1e680>
  404af0:	b	4049a8 <ferror@plt+0xa18>
  404af4:	stp	x29, x30, [sp, #-48]!
  404af8:	mov	x29, sp
  404afc:	stp	x19, x20, [sp, #16]
  404b00:	stp	x21, x22, [sp, #32]
  404b04:	mov	x19, x0
  404b08:	mov	x20, x1
  404b0c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  404b10:	ldr	x0, [x0, #2400]
  404b14:	cbz	x0, 404b7c <ferror@plt+0xbec>
  404b18:	mov	x1, x19
  404b1c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  404b20:	ldr	x0, [x0, #2400]
  404b24:	bl	40c894 <ferror@plt+0x8904>
  404b28:	cbnz	x0, 404b9c <ferror@plt+0xc0c>
  404b2c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  404b30:	ldr	x22, [x0, #2400]
  404b34:	mov	x0, x19
  404b38:	bl	4200fc <ferror@plt+0x1c16c>
  404b3c:	mov	x21, x0
  404b40:	mov	x0, x20
  404b44:	bl	4200fc <ferror@plt+0x1c16c>
  404b48:	mov	x2, x0
  404b4c:	mov	x1, x21
  404b50:	mov	x0, x22
  404b54:	bl	40cbb4 <ferror@plt+0x8c24>
  404b58:	mov	x2, x20
  404b5c:	mov	x1, x19
  404b60:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404b64:	add	x0, x0, #0x950
  404b68:	bl	407ef8 <ferror@plt+0x3f68>
  404b6c:	ldp	x19, x20, [sp, #16]
  404b70:	ldp	x21, x22, [sp, #32]
  404b74:	ldp	x29, x30, [sp], #48
  404b78:	ret
  404b7c:	adrp	x1, 40d000 <ferror@plt+0x9070>
  404b80:	add	x1, x1, #0x3c0
  404b84:	adrp	x0, 40d000 <ferror@plt+0x9070>
  404b88:	add	x0, x0, #0x3dc
  404b8c:	bl	40c44c <ferror@plt+0x84bc>
  404b90:	adrp	x1, 49b000 <ferror@plt+0x97070>
  404b94:	str	x0, [x1, #2400]
  404b98:	b	404b18 <ferror@plt+0xb88>
  404b9c:	mov	x1, x19
  404ba0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404ba4:	add	x0, x0, #0x928
  404ba8:	bl	407ff4 <ferror@plt+0x4064>
  404bac:	mov	w0, #0x1                   	// #1
  404bb0:	bl	403500 <exit@plt>
  404bb4:	stp	x29, x30, [sp, #-48]!
  404bb8:	mov	x29, sp
  404bbc:	stp	x21, x22, [sp, #32]
  404bc0:	mov	x4, #0x0                   	// #0
  404bc4:	mov	x3, x1
  404bc8:	adrp	x2, 43c000 <ferror@plt+0x38070>
  404bcc:	add	x2, x2, #0x978
  404bd0:	mov	x1, x0
  404bd4:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404bd8:	add	x0, x0, #0x980
  404bdc:	bl	420364 <ferror@plt+0x1c3d4>
  404be0:	mov	x22, x0
  404be4:	ldrb	w0, [x0]
  404be8:	cbz	w0, 404c28 <ferror@plt+0xc98>
  404bec:	stp	x19, x20, [sp, #16]
  404bf0:	adrp	x1, 442000 <ferror@plt+0x3e070>
  404bf4:	ldr	x21, [x1, #2448]
  404bf8:	mov	x19, x22
  404bfc:	mov	w20, #0x5f                  	// #95
  404c00:	bl	420cb8 <ferror@plt+0x1cd28>
  404c04:	and	x1, x0, #0xff
  404c08:	ldrh	w1, [x21, x1, lsl #1]
  404c0c:	and	w0, w0, #0xff
  404c10:	tst	x1, #0x1
  404c14:	csel	w0, w0, w20, ne  // ne = any
  404c18:	strb	w0, [x19]
  404c1c:	ldrb	w0, [x19, #1]!
  404c20:	cbnz	w0, 404c00 <ferror@plt+0xc70>
  404c24:	ldp	x19, x20, [sp, #16]
  404c28:	mov	x0, x22
  404c2c:	ldp	x21, x22, [sp, #32]
  404c30:	ldp	x29, x30, [sp], #48
  404c34:	ret
  404c38:	stp	x29, x30, [sp, #-64]!
  404c3c:	mov	x29, sp
  404c40:	stp	x19, x20, [sp, #16]
  404c44:	stp	x21, x22, [sp, #32]
  404c48:	mov	x22, x0
  404c4c:	mov	x20, x1
  404c50:	adrp	x1, 49b000 <ferror@plt+0x97070>
  404c54:	ldr	x0, [x1, #2400]
  404c58:	cbz	x0, 404cdc <ferror@plt+0xd4c>
  404c5c:	mov	x1, x20
  404c60:	bl	40c894 <ferror@plt+0x8904>
  404c64:	bl	4200fc <ferror@plt+0x1c16c>
  404c68:	mov	x19, x0
  404c6c:	ldr	x0, [x22]
  404c70:	cbz	x0, 404c9c <ferror@plt+0xd0c>
  404c74:	str	x23, [sp, #48]
  404c78:	mov	x1, x20
  404c7c:	bl	404bb4 <ferror@plt+0xc24>
  404c80:	mov	x23, x0
  404c84:	bl	4090ec <ferror@plt+0x515c>
  404c88:	mov	x21, x0
  404c8c:	mov	x0, x23
  404c90:	bl	413498 <ferror@plt+0xf508>
  404c94:	cbnz	x21, 404cb4 <ferror@plt+0xd24>
  404c98:	ldr	x23, [sp, #48]
  404c9c:	cbz	x19, 404cbc <ferror@plt+0xd2c>
  404ca0:	mov	x0, x19
  404ca4:	ldp	x19, x20, [sp, #16]
  404ca8:	ldp	x21, x22, [sp, #32]
  404cac:	ldp	x29, x30, [sp], #64
  404cb0:	ret
  404cb4:	ldr	x23, [sp, #48]
  404cb8:	b	404d04 <ferror@plt+0xd74>
  404cbc:	ldr	x19, [x22, #96]
  404cc0:	cbz	x19, 404ca0 <ferror@plt+0xd10>
  404cc4:	mov	x1, x20
  404cc8:	mov	x0, x19
  404ccc:	bl	40c894 <ferror@plt+0x8904>
  404cd0:	bl	4200fc <ferror@plt+0x1c16c>
  404cd4:	mov	x19, x0
  404cd8:	b	404ca0 <ferror@plt+0xd10>
  404cdc:	ldr	x0, [x22]
  404ce0:	cbz	x0, 404cbc <ferror@plt+0xd2c>
  404ce4:	mov	x1, x20
  404ce8:	bl	404bb4 <ferror@plt+0xc24>
  404cec:	mov	x19, x0
  404cf0:	bl	4090ec <ferror@plt+0x515c>
  404cf4:	mov	x21, x0
  404cf8:	mov	x0, x19
  404cfc:	bl	413498 <ferror@plt+0xf508>
  404d00:	cbz	x21, 404cbc <ferror@plt+0xd2c>
  404d04:	mov	x1, x20
  404d08:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404d0c:	add	x0, x0, #0x990
  404d10:	bl	407ef8 <ferror@plt+0x3f68>
  404d14:	mov	x0, x21
  404d18:	bl	4200fc <ferror@plt+0x1c16c>
  404d1c:	mov	x19, x0
  404d20:	b	404ca0 <ferror@plt+0xd10>
  404d24:	stp	x29, x30, [sp, #-64]!
  404d28:	mov	x29, sp
  404d2c:	stp	x19, x20, [sp, #16]
  404d30:	stp	x21, x22, [sp, #32]
  404d34:	mov	x20, x0
  404d38:	mov	x22, x1
  404d3c:	mov	x0, #0x0                   	// #0
  404d40:	bl	422ad0 <ferror@plt+0x1eb40>
  404d44:	mov	x21, x0
  404d48:	cbz	x20, 404dd4 <ferror@plt+0xe44>
  404d4c:	stp	x23, x24, [sp, #48]
  404d50:	mov	w23, #0x20                  	// #32
  404d54:	mov	x24, #0xffffffffffffffff    	// #-1
  404d58:	b	404d88 <ferror@plt+0xdf8>
  404d5c:	mov	w2, w23
  404d60:	mov	x1, x24
  404d64:	mov	x0, x21
  404d68:	bl	422d54 <ferror@plt+0x1edc4>
  404d6c:	mov	x1, x19
  404d70:	mov	x0, x21
  404d74:	bl	422928 <ferror@plt+0x1e998>
  404d78:	mov	x0, x19
  404d7c:	bl	413498 <ferror@plt+0xf508>
  404d80:	ldr	x20, [x20, #8]
  404d84:	cbz	x20, 404dd0 <ferror@plt+0xe40>
  404d88:	mov	x1, x22
  404d8c:	ldr	x0, [x20]
  404d90:	bl	407500 <ferror@plt+0x3570>
  404d94:	mov	x19, x0
  404d98:	cbz	x0, 404d80 <ferror@plt+0xdf0>
  404d9c:	ldr	x0, [x21, #8]
  404da0:	cbz	x0, 404d6c <ferror@plt+0xddc>
  404da4:	add	x1, x0, #0x1
  404da8:	ldr	x2, [x21, #16]
  404dac:	cmp	x1, x2
  404db0:	b.cs	404d5c <ferror@plt+0xdcc>  // b.hs, b.nlast
  404db4:	ldr	x2, [x21]
  404db8:	str	x1, [x21, #8]
  404dbc:	strb	w23, [x2, x0]
  404dc0:	ldr	x1, [x21]
  404dc4:	ldr	x0, [x21, #8]
  404dc8:	strb	wzr, [x1, x0]
  404dcc:	b	404d6c <ferror@plt+0xddc>
  404dd0:	ldp	x23, x24, [sp, #48]
  404dd4:	mov	w1, #0x0                   	// #0
  404dd8:	mov	x0, x21
  404ddc:	bl	4224b4 <ferror@plt+0x1e524>
  404de0:	ldp	x19, x20, [sp, #16]
  404de4:	ldp	x21, x22, [sp, #32]
  404de8:	ldp	x29, x30, [sp], #64
  404dec:	ret
  404df0:	stp	x29, x30, [sp, #-16]!
  404df4:	mov	x29, sp
  404df8:	bl	4075a8 <ferror@plt+0x3618>
  404dfc:	ldp	x29, x30, [sp], #16
  404e00:	ret
  404e04:	stp	x29, x30, [sp, #-16]!
  404e08:	mov	x29, sp
  404e0c:	mov	x4, x1
  404e10:	mov	x1, x2
  404e14:	cmp	w0, #0x3
  404e18:	b.eq	404ea8 <ferror@plt+0xf18>  // b.none
  404e1c:	mov	w3, w0
  404e20:	b.hi	404e5c <ferror@plt+0xecc>  // b.pmore
  404e24:	cmp	w0, #0x1
  404e28:	b.eq	404e94 <ferror@plt+0xf04>  // b.none
  404e2c:	cmp	w0, #0x2
  404e30:	b.ne	404e48 <ferror@plt+0xeb8>  // b.any
  404e34:	mov	x0, x4
  404e38:	bl	4075a8 <ferror@plt+0x3618>
  404e3c:	cmp	w0, #0x0
  404e40:	cset	w0, le
  404e44:	b	404e70 <ferror@plt+0xee0>
  404e48:	cbnz	w0, 404ed0 <ferror@plt+0xf40>
  404e4c:	mov	x0, x4
  404e50:	bl	4075a8 <ferror@plt+0x3618>
  404e54:	lsr	w0, w0, #31
  404e58:	b	404e70 <ferror@plt+0xee0>
  404e5c:	cmp	w0, #0x5
  404e60:	b.eq	404ebc <ferror@plt+0xf2c>  // b.none
  404e64:	mov	w0, #0x1                   	// #1
  404e68:	cmp	w3, #0x6
  404e6c:	b.ne	404e78 <ferror@plt+0xee8>  // b.any
  404e70:	ldp	x29, x30, [sp], #16
  404e74:	ret
  404e78:	cmp	w3, #0x4
  404e7c:	b.ne	404ed0 <ferror@plt+0xf40>  // b.any
  404e80:	mov	x0, x4
  404e84:	bl	4075a8 <ferror@plt+0x3618>
  404e88:	cmp	w0, #0x0
  404e8c:	cset	w0, eq  // eq = none
  404e90:	b	404e70 <ferror@plt+0xee0>
  404e94:	mov	x0, x4
  404e98:	bl	4075a8 <ferror@plt+0x3618>
  404e9c:	cmp	w0, #0x0
  404ea0:	cset	w0, gt
  404ea4:	b	404e70 <ferror@plt+0xee0>
  404ea8:	mov	x0, x4
  404eac:	bl	4075a8 <ferror@plt+0x3618>
  404eb0:	mvn	w0, w0
  404eb4:	lsr	w0, w0, #31
  404eb8:	b	404e70 <ferror@plt+0xee0>
  404ebc:	mov	x0, x4
  404ec0:	bl	4075a8 <ferror@plt+0x3618>
  404ec4:	cmp	w0, #0x0
  404ec8:	cset	w0, ne  // ne = any
  404ecc:	b	404e70 <ferror@plt+0xee0>
  404ed0:	mov	x4, #0x0                   	// #0
  404ed4:	adrp	x3, 43c000 <ferror@plt+0x38070>
  404ed8:	add	x3, x3, #0xf80
  404edc:	add	x3, x3, #0x18
  404ee0:	mov	w2, #0x45b                 	// #1115
  404ee4:	adrp	x1, 43c000 <ferror@plt+0x38070>
  404ee8:	add	x1, x1, #0x760
  404eec:	mov	x0, #0x0                   	// #0
  404ef0:	bl	4274b0 <ferror@plt+0x23520>
  404ef4:	cmp	w0, #0x3
  404ef8:	b.eq	404f8c <ferror@plt+0xffc>  // b.none
  404efc:	cmp	w0, #0x3
  404f00:	b.hi	404f30 <ferror@plt+0xfa0>  // b.pmore
  404f04:	cmp	w0, #0x1
  404f08:	b.eq	404f98 <ferror@plt+0x1008>  // b.none
  404f0c:	cmp	w0, #0x2
  404f10:	b.ne	404f20 <ferror@plt+0xf90>  // b.any
  404f14:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404f18:	add	x0, x0, #0x9d0
  404f1c:	ret
  404f20:	cbnz	w0, 404f60 <ferror@plt+0xfd0>
  404f24:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404f28:	add	x0, x0, #0x9e0
  404f2c:	ret
  404f30:	cmp	w0, #0x5
  404f34:	b.eq	404fa4 <ferror@plt+0x1014>  // b.none
  404f38:	cmp	w0, #0x6
  404f3c:	b.ne	404f4c <ferror@plt+0xfbc>  // b.any
  404f40:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404f44:	add	x0, x0, #0x9d8
  404f48:	ret
  404f4c:	cmp	w0, #0x4
  404f50:	b.ne	404f60 <ferror@plt+0xfd0>  // b.any
  404f54:	adrp	x0, 443000 <ferror@plt+0x3f070>
  404f58:	add	x0, x0, #0x2f8
  404f5c:	ret
  404f60:	stp	x29, x30, [sp, #-16]!
  404f64:	mov	x29, sp
  404f68:	mov	x4, #0x0                   	// #0
  404f6c:	adrp	x3, 43c000 <ferror@plt+0x38070>
  404f70:	add	x3, x3, #0xf80
  404f74:	add	x3, x3, #0x28
  404f78:	mov	w2, #0x484                 	// #1156
  404f7c:	adrp	x1, 43c000 <ferror@plt+0x38070>
  404f80:	add	x1, x1, #0x760
  404f84:	mov	x0, #0x0                   	// #0
  404f88:	bl	4274b0 <ferror@plt+0x23520>
  404f8c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404f90:	add	x0, x0, #0x9c8
  404f94:	ret
  404f98:	adrp	x0, 441000 <ferror@plt+0x3d070>
  404f9c:	add	x0, x0, #0x310
  404fa0:	ret
  404fa4:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404fa8:	add	x0, x0, #0x9c0
  404fac:	ret
  404fb0:	stp	x29, x30, [sp, #-128]!
  404fb4:	mov	x29, sp
  404fb8:	stp	x19, x20, [sp, #16]
  404fbc:	stp	x21, x22, [sp, #32]
  404fc0:	stp	x23, x24, [sp, #48]
  404fc4:	mov	x21, x0
  404fc8:	mov	w23, w1
  404fcc:	mov	x1, x0
  404fd0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  404fd4:	ldr	x0, [x0, #2392]
  404fd8:	bl	40c894 <ferror@plt+0x8904>
  404fdc:	mov	x19, x0
  404fe0:	cbz	x0, 404ffc <ferror@plt+0x106c>
  404fe4:	mov	x0, x19
  404fe8:	ldp	x19, x20, [sp, #16]
  404fec:	ldp	x21, x22, [sp, #32]
  404ff0:	ldp	x23, x24, [sp, #48]
  404ff4:	ldp	x29, x30, [sp], #128
  404ff8:	ret
  404ffc:	stp	x25, x26, [sp, #64]
  405000:	stp	x27, x28, [sp, #80]
  405004:	mov	x1, x21
  405008:	adrp	x0, 43c000 <ferror@plt+0x38070>
  40500c:	add	x0, x0, #0xa08
  405010:	bl	407ef8 <ferror@plt+0x3f68>
  405014:	mov	x0, x21
  405018:	bl	4034d0 <strlen@plt>
  40501c:	cmp	w0, #0x3
  405020:	b.le	405058 <ferror@plt+0x10c8>
  405024:	sxtw	x1, w0
  405028:	add	x0, x21, w0, sxtw
  40502c:	ldurb	w0, [x0, #-3]
  405030:	cmp	w0, #0x2e
  405034:	b.ne	405058 <ferror@plt+0x10c8>  // b.any
  405038:	add	x0, x21, x1
  40503c:	ldurb	w0, [x0, #-2]
  405040:	cmp	w0, #0x70
  405044:	b.ne	405058 <ferror@plt+0x10c8>  // b.any
  405048:	add	x1, x21, x1
  40504c:	ldurb	w0, [x1, #-1]
  405050:	cmp	w0, #0x63
  405054:	b.eq	4057b4 <ferror@plt+0x1824>  // b.none
  405058:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40505c:	ldr	w0, [x0, #2412]
  405060:	cbz	w0, 4050cc <ferror@plt+0x113c>
  405064:	adrp	x0, 49b000 <ferror@plt+0x97070>
  405068:	ldr	x22, [x0, #2384]
  40506c:	cbz	x22, 4050bc <ferror@plt+0x112c>
  405070:	mov	w24, #0x0                   	// #0
  405074:	adrp	x25, 43c000 <ferror@plt+0x38070>
  405078:	add	x25, x25, #0xa58
  40507c:	mov	w27, #0x2f                  	// #47
  405080:	mov	w26, #0x1                   	// #1
  405084:	add	w24, w24, #0x1
  405088:	mov	x3, x21
  40508c:	mov	w2, w27
  405090:	ldr	x1, [x22]
  405094:	mov	x0, x25
  405098:	bl	4202dc <ferror@plt+0x1c34c>
  40509c:	mov	x20, x0
  4050a0:	mov	w1, w26
  4050a4:	bl	409f44 <ferror@plt+0x5fb4>
  4050a8:	cbnz	w0, 4057a0 <ferror@plt+0x1810>
  4050ac:	mov	x0, x20
  4050b0:	bl	413498 <ferror@plt+0xf508>
  4050b4:	ldr	x22, [x22, #8]
  4050b8:	cbnz	x22, 405084 <ferror@plt+0x10f4>
  4050bc:	cbnz	w23, 405128 <ferror@plt+0x1198>
  4050c0:	ldp	x25, x26, [sp, #64]
  4050c4:	ldp	x27, x28, [sp, #80]
  4050c8:	b	404fe4 <ferror@plt+0x1054>
  4050cc:	mov	x0, x21
  4050d0:	bl	4047e0 <ferror@plt+0x850>
  4050d4:	cbnz	w0, 405064 <ferror@plt+0x10d4>
  4050d8:	mov	x2, #0x0                   	// #0
  4050dc:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4050e0:	add	x1, x1, #0x798
  4050e4:	mov	x0, x21
  4050e8:	bl	420364 <ferror@plt+0x1c3d4>
  4050ec:	mov	x22, x0
  4050f0:	mov	w1, #0x0                   	// #0
  4050f4:	bl	404fb0 <ferror@plt+0x1020>
  4050f8:	mov	x20, x0
  4050fc:	mov	x0, x22
  405100:	bl	413498 <ferror@plt+0xf508>
  405104:	cbz	x20, 405064 <ferror@plt+0x10d4>
  405108:	mov	x1, x21
  40510c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405110:	add	x0, x0, #0xa28
  405114:	bl	407ef8 <ferror@plt+0x3f68>
  405118:	mov	x19, x20
  40511c:	ldp	x25, x26, [sp, #64]
  405120:	ldp	x27, x28, [sp, #80]
  405124:	b	404fe4 <ferror@plt+0x1054>
  405128:	mov	x2, x21
  40512c:	mov	x1, x21
  405130:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405134:	add	x0, x0, #0xa68
  405138:	bl	407ff4 <ferror@plt+0x4064>
  40513c:	ldp	x25, x26, [sp, #64]
  405140:	ldp	x27, x28, [sp, #80]
  405144:	b	404fe4 <ferror@plt+0x1054>
  405148:	mov	w24, #0x0                   	// #0
  40514c:	b	4057a4 <ferror@plt+0x1814>
  405150:	ldr	x2, [x19]
  405154:	ldr	x1, [x20]
  405158:	adrp	x0, 43c000 <ferror@plt+0x38070>
  40515c:	add	x0, x0, #0xb60
  405160:	bl	407ff4 <ferror@plt+0x4064>
  405164:	mov	w0, #0x1                   	// #1
  405168:	bl	403500 <exit@plt>
  40516c:	mov	x1, x26
  405170:	mov	x0, x25
  405174:	bl	40c44c <ferror@plt+0x84bc>
  405178:	str	x0, [x19, #104]
  40517c:	mov	x2, x20
  405180:	ldr	x1, [x20]
  405184:	ldr	x0, [x19, #104]
  405188:	bl	40cbb4 <ferror@plt+0x8c24>
  40518c:	mov	x1, x21
  405190:	ldr	x0, [x19, #56]
  405194:	bl	40d6fc <ferror@plt+0x976c>
  405198:	str	x0, [x19, #56]
  40519c:	ldr	x22, [x22, #8]
  4051a0:	cbz	x22, 4051d8 <ferror@plt+0x1248>
  4051a4:	ldr	x20, [x22]
  4051a8:	ldr	x2, [x20]
  4051ac:	ldr	x1, [x19]
  4051b0:	mov	x0, x24
  4051b4:	bl	407ef8 <ferror@plt+0x3f68>
  4051b8:	mov	w1, w23
  4051bc:	ldr	x0, [x20]
  4051c0:	bl	404fb0 <ferror@plt+0x1020>
  4051c4:	mov	x21, x0
  4051c8:	cbz	x0, 405150 <ferror@plt+0x11c0>
  4051cc:	ldr	x0, [x19, #104]
  4051d0:	cbnz	x0, 40517c <ferror@plt+0x11ec>
  4051d4:	b	40516c <ferror@plt+0x11dc>
  4051d8:	ldr	x22, [x19, #64]
  4051dc:	cbz	x22, 405284 <ferror@plt+0x12f4>
  4051e0:	adrp	x24, 43c000 <ferror@plt+0x38070>
  4051e4:	add	x24, x24, #0xb90
  4051e8:	adrp	x26, 40d000 <ferror@plt+0x9070>
  4051ec:	add	x26, x26, #0x3c0
  4051f0:	adrp	x25, 40d000 <ferror@plt+0x9070>
  4051f4:	add	x25, x25, #0x3dc
  4051f8:	b	405250 <ferror@plt+0x12c0>
  4051fc:	ldr	x2, [x19]
  405200:	ldr	x1, [x20]
  405204:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405208:	add	x0, x0, #0xb60
  40520c:	bl	407ff4 <ferror@plt+0x4064>
  405210:	mov	w0, #0x1                   	// #1
  405214:	bl	403500 <exit@plt>
  405218:	mov	x1, x26
  40521c:	mov	x0, x25
  405220:	bl	40c44c <ferror@plt+0x84bc>
  405224:	str	x0, [x19, #104]
  405228:	mov	x2, x20
  40522c:	ldr	x1, [x20]
  405230:	ldr	x0, [x19, #104]
  405234:	bl	40cbb4 <ferror@plt+0x8c24>
  405238:	mov	x1, x21
  40523c:	ldr	x0, [x19, #72]
  405240:	bl	40d6fc <ferror@plt+0x976c>
  405244:	str	x0, [x19, #72]
  405248:	ldr	x22, [x22, #8]
  40524c:	cbz	x22, 405284 <ferror@plt+0x12f4>
  405250:	ldr	x20, [x22]
  405254:	ldr	x2, [x20]
  405258:	ldr	x1, [x19]
  40525c:	mov	x0, x24
  405260:	bl	407ef8 <ferror@plt+0x3f68>
  405264:	mov	w1, w23
  405268:	ldr	x0, [x20]
  40526c:	bl	404fb0 <ferror@plt+0x1020>
  405270:	mov	x21, x0
  405274:	cbz	x0, 4051fc <ferror@plt+0x126c>
  405278:	ldr	x0, [x19, #104]
  40527c:	cbnz	x0, 405228 <ferror@plt+0x1298>
  405280:	b	405218 <ferror@plt+0x1288>
  405284:	ldr	x0, [x19, #56]
  405288:	bl	40dbd4 <ferror@plt+0x9c44>
  40528c:	ldr	x1, [x19, #72]
  405290:	bl	40decc <ferror@plt+0x9f3c>
  405294:	str	x0, [x19, #72]
  405298:	ldr	x0, [x19, #56]
  40529c:	bl	40dbf0 <ferror@plt+0x9c60>
  4052a0:	str	x0, [x19, #56]
  4052a4:	ldr	x0, [x19, #72]
  4052a8:	bl	40dbf0 <ferror@plt+0x9c60>
  4052ac:	mov	x21, x0
  4052b0:	str	x0, [x19, #72]
  4052b4:	str	xzr, [sp, #120]
  4052b8:	ldr	x1, [x19]
  4052bc:	cbz	x1, 405368 <ferror@plt+0x13d8>
  4052c0:	ldr	x0, [x19, #8]
  4052c4:	cbz	x0, 40538c <ferror@plt+0x13fc>
  4052c8:	ldr	x0, [x19, #16]
  4052cc:	cbz	x0, 4053a0 <ferror@plt+0x1410>
  4052d0:	ldr	x0, [x19, #24]
  4052d4:	cbz	x0, 4053b4 <ferror@plt+0x1424>
  4052d8:	cbnz	x21, 4053d0 <ferror@plt+0x1440>
  4052dc:	adrp	x1, 40d000 <ferror@plt+0x9070>
  4052e0:	add	x1, x1, #0x3c0
  4052e4:	adrp	x0, 40d000 <ferror@plt+0x9070>
  4052e8:	add	x0, x0, #0x3dc
  4052ec:	bl	40c44c <ferror@plt+0x84bc>
  4052f0:	mov	x20, x0
  4052f4:	add	x3, sp, #0x78
  4052f8:	mov	x2, x0
  4052fc:	mov	w1, #0x1                   	// #1
  405300:	mov	x0, x19
  405304:	bl	40420c <ferror@plt+0x27c>
  405308:	mov	x0, x20
  40530c:	bl	40ce14 <ferror@plt+0x8e84>
  405310:	ldr	x24, [x19, #112]
  405314:	ldr	x21, [sp, #120]
  405318:	cbnz	x21, 4054e0 <ferror@plt+0x1550>
  40531c:	ldr	x0, [sp, #120]
  405320:	bl	40d6c0 <ferror@plt+0x9730>
  405324:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405328:	add	x0, x0, #0xd38
  40532c:	bl	4090ec <ferror@plt+0x515c>
  405330:	adrp	x1, 43c000 <ferror@plt+0x38070>
  405334:	add	x1, x1, #0x9e8
  405338:	cmp	x0, #0x0
  40533c:	csel	x1, x1, x0, eq  // eq = none
  405340:	mov	x0, #0x0                   	// #0
  405344:	bl	40416c <ferror@plt+0x1dc>
  405348:	mov	x24, x0
  40534c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  405350:	ldr	x0, [x0, #1464]
  405354:	cbz	x0, 405514 <ferror@plt+0x1584>
  405358:	adrp	x20, 49b000 <ferror@plt+0x97070>
  40535c:	add	x20, x20, #0x5b0
  405360:	add	x20, x20, #0x8
  405364:	b	405504 <ferror@plt+0x1574>
  405368:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40536c:	ldr	x3, [x0, #2352]
  405370:	mov	x2, #0x49                  	// #73
  405374:	mov	x1, #0x1                   	// #1
  405378:	adrp	x0, 43c000 <ferror@plt+0x38070>
  40537c:	add	x0, x0, #0xbc0
  405380:	bl	403c80 <fwrite@plt>
  405384:	mov	w0, #0x1                   	// #1
  405388:	bl	403500 <exit@plt>
  40538c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405390:	add	x0, x0, #0xc10
  405394:	bl	407ff4 <ferror@plt+0x4064>
  405398:	mov	w0, #0x1                   	// #1
  40539c:	bl	403500 <exit@plt>
  4053a0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4053a4:	add	x0, x0, #0xc38
  4053a8:	bl	407ff4 <ferror@plt+0x4064>
  4053ac:	mov	w0, #0x1                   	// #1
  4053b0:	bl	403500 <exit@plt>
  4053b4:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4053b8:	add	x0, x0, #0xc60
  4053bc:	bl	407ff4 <ferror@plt+0x4064>
  4053c0:	mov	w0, #0x1                   	// #1
  4053c4:	bl	403500 <exit@plt>
  4053c8:	ldr	x21, [x21, #8]
  4053cc:	cbz	x21, 4052dc <ferror@plt+0x134c>
  4053d0:	ldr	x0, [x19, #104]
  4053d4:	cbz	x0, 4053c8 <ferror@plt+0x1438>
  4053d8:	ldr	x22, [x21]
  4053dc:	ldr	x1, [x22]
  4053e0:	bl	40c894 <ferror@plt+0x8904>
  4053e4:	mov	x20, x0
  4053e8:	cbz	x0, 4053c8 <ferror@plt+0x1438>
  4053ec:	ldr	x2, [x0, #16]
  4053f0:	ldr	x1, [x22, #16]
  4053f4:	ldr	w0, [x0, #8]
  4053f8:	bl	404e04 <ferror@plt+0xe74>
  4053fc:	cbnz	w0, 4053c8 <ferror@plt+0x1438>
  405400:	ldr	x21, [x22]
  405404:	ldr	w0, [x20, #8]
  405408:	bl	404ef4 <ferror@plt+0xf64>
  40540c:	ldr	x6, [x22, #16]
  405410:	mov	x5, x21
  405414:	ldr	x4, [x20, #16]
  405418:	mov	x3, x0
  40541c:	mov	x2, x21
  405420:	ldr	x1, [x19]
  405424:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405428:	add	x0, x0, #0xc88
  40542c:	bl	407ff4 <ferror@plt+0x4064>
  405430:	ldr	x2, [x22, #32]
  405434:	cbz	x2, 405448 <ferror@plt+0x14b8>
  405438:	ldr	x1, [x22, #8]
  40543c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405440:	add	x0, x0, #0xcc8
  405444:	bl	407ff4 <ferror@plt+0x4064>
  405448:	mov	w0, #0x1                   	// #1
  40544c:	bl	403500 <exit@plt>
  405450:	ldr	x20, [x20, #8]
  405454:	cbz	x20, 4054d8 <ferror@plt+0x1548>
  405458:	ldr	x22, [x20]
  40545c:	ldr	x1, [x23]
  405460:	ldr	x0, [x22]
  405464:	bl	403ad0 <strcmp@plt>
  405468:	cbnz	w0, 405450 <ferror@plt+0x14c0>
  40546c:	ldr	x2, [x22, #16]
  405470:	ldr	x1, [x23, #16]
  405474:	ldr	w0, [x22, #8]
  405478:	bl	404e04 <ferror@plt+0xe74>
  40547c:	cbz	w0, 405450 <ferror@plt+0x14c0>
  405480:	ldr	x19, [x23, #16]
  405484:	ldr	x20, [x23]
  405488:	ldr	x21, [x22]
  40548c:	ldr	w0, [x22, #8]
  405490:	bl	404ef4 <ferror@plt+0xf64>
  405494:	ldr	x5, [x22, #16]
  405498:	adrp	x1, 43c000 <ferror@plt+0x38070>
  40549c:	add	x1, x1, #0x9d8
  4054a0:	cmp	x5, #0x0
  4054a4:	ldr	x2, [x22, #24]
  4054a8:	ldr	x7, [x2, #16]
  4054ac:	ldr	x6, [x2]
  4054b0:	csel	x5, x1, x5, eq  // eq = none
  4054b4:	mov	x4, x0
  4054b8:	mov	x3, x21
  4054bc:	mov	x2, x20
  4054c0:	mov	x1, x19
  4054c4:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4054c8:	add	x0, x0, #0xcf0
  4054cc:	bl	407ff4 <ferror@plt+0x4064>
  4054d0:	mov	w0, #0x1                   	// #1
  4054d4:	bl	403500 <exit@plt>
  4054d8:	ldr	x21, [x21, #8]
  4054dc:	cbz	x21, 40531c <ferror@plt+0x138c>
  4054e0:	ldr	x23, [x21]
  4054e4:	cbz	x24, 4054d8 <ferror@plt+0x1548>
  4054e8:	mov	x20, x24
  4054ec:	b	405458 <ferror@plt+0x14c8>
  4054f0:	mov	x0, x24
  4054f4:	bl	40416c <ferror@plt+0x1dc>
  4054f8:	mov	x24, x0
  4054fc:	ldr	x0, [x20, #8]!
  405500:	cbz	x0, 405514 <ferror@plt+0x1584>
  405504:	bl	4090ec <ferror@plt+0x515c>
  405508:	mov	x1, x0
  40550c:	cbnz	x0, 4054f0 <ferror@plt+0x1560>
  405510:	b	4054fc <ferror@plt+0x156c>
  405514:	ldr	x21, [x19, #88]
  405518:	cbz	x21, 405610 <ferror@plt+0x1680>
  40551c:	mov	w25, #0x0                   	// #0
  405520:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405524:	add	x0, x0, #0x730
  405528:	str	x0, [sp, #104]
  40552c:	adrp	x28, 43c000 <ferror@plt+0x38070>
  405530:	add	x28, x28, #0xd60
  405534:	b	4055b0 <ferror@plt+0x1620>
  405538:	mov	w26, #0x2                   	// #2
  40553c:	cbz	x24, 4055a8 <ferror@plt+0x1618>
  405540:	mov	x20, x24
  405544:	sxtw	x26, w26
  405548:	adrp	x27, 43c000 <ferror@plt+0x38070>
  40554c:	add	x27, x27, #0xd80
  405550:	b	40555c <ferror@plt+0x15cc>
  405554:	ldr	x20, [x20, #8]
  405558:	cbz	x20, 4055a8 <ferror@plt+0x1618>
  40555c:	ldr	x23, [x22, #8]
  405560:	add	x1, x23, x26
  405564:	ldr	x0, [x20]
  405568:	bl	403ad0 <strcmp@plt>
  40556c:	cbnz	w0, 405554 <ferror@plt+0x15c4>
  405570:	mov	x2, x23
  405574:	ldr	x1, [x19]
  405578:	mov	x0, x28
  40557c:	bl	407ef8 <ferror@plt+0x3f68>
  405580:	mov	x0, x27
  405584:	bl	4090ec <ferror@plt+0x515c>
  405588:	cbnz	x0, 405554 <ferror@plt+0x15c4>
  40558c:	ldr	x2, [x19]
  405590:	ldr	x1, [x22, #8]
  405594:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405598:	add	x0, x0, #0xda0
  40559c:	bl	407ef8 <ferror@plt+0x3f68>
  4055a0:	add	w25, w25, #0x1
  4055a4:	str	xzr, [x21]
  4055a8:	ldr	x21, [x21, #8]
  4055ac:	cbz	x21, 4055f4 <ferror@plt+0x1664>
  4055b0:	ldr	x22, [x21]
  4055b4:	ldrb	w0, [x22]
  4055b8:	tbz	w0, #3, 4055a8 <ferror@plt+0x1618>
  4055bc:	ldr	x20, [x22, #8]
  4055c0:	mov	x2, #0x2                   	// #2
  4055c4:	ldr	x1, [sp, #104]
  4055c8:	mov	x0, x20
  4055cc:	bl	403830 <strncmp@plt>
  4055d0:	cbz	w0, 405538 <ferror@plt+0x15a8>
  4055d4:	mov	x2, #0x3                   	// #3
  4055d8:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4055dc:	add	x1, x1, #0xd58
  4055e0:	mov	x0, x20
  4055e4:	bl	403830 <strncmp@plt>
  4055e8:	mov	w26, #0x3                   	// #3
  4055ec:	cbnz	w0, 4055a8 <ferror@plt+0x1618>
  4055f0:	b	40553c <ferror@plt+0x15ac>
  4055f4:	cbz	w25, 405610 <ferror@plt+0x1680>
  4055f8:	mov	x1, #0x0                   	// #0
  4055fc:	ldr	x0, [x19, #88]
  405600:	bl	40d848 <ferror@plt+0x98b8>
  405604:	str	x0, [x19, #88]
  405608:	subs	w25, w25, #0x1
  40560c:	b.ne	4055f8 <ferror@plt+0x1668>  // b.any
  405610:	mov	x2, #0x0                   	// #0
  405614:	adrp	x1, 413000 <ferror@plt+0xf070>
  405618:	add	x1, x1, #0x498
  40561c:	mov	x0, x24
  405620:	bl	40df48 <ferror@plt+0x9fb8>
  405624:	mov	x0, x24
  405628:	bl	40d6c0 <ferror@plt+0x9730>
  40562c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405630:	add	x0, x0, #0xdc0
  405634:	bl	4090ec <ferror@plt+0x515c>
  405638:	adrp	x1, 43c000 <ferror@plt+0x38070>
  40563c:	add	x1, x1, #0x9f8
  405640:	cmp	x0, #0x0
  405644:	csel	x1, x1, x0, eq  // eq = none
  405648:	mov	x0, #0x0                   	// #0
  40564c:	bl	40416c <ferror@plt+0x1dc>
  405650:	str	x0, [sp, #104]
  405654:	ldr	x23, [x19, #80]
  405658:	cbz	x23, 405768 <ferror@plt+0x17d8>
  40565c:	mov	w24, #0x0                   	// #0
  405660:	adrp	x28, 43c000 <ferror@plt+0x38070>
  405664:	add	x28, x28, #0xde0
  405668:	adrp	x27, 43c000 <ferror@plt+0x38070>
  40566c:	add	x27, x27, #0xdf0
  405670:	b	405714 <ferror@plt+0x1784>
  405674:	mov	x2, x22
  405678:	ldr	x1, [x19]
  40567c:	mov	x0, x27
  405680:	bl	407ef8 <ferror@plt+0x3f68>
  405684:	mov	x0, x26
  405688:	bl	4090ec <ferror@plt+0x515c>
  40568c:	cbz	x0, 4056f0 <ferror@plt+0x1760>
  405690:	ldr	x21, [x21, #8]
  405694:	cbz	x21, 40570c <ferror@plt+0x177c>
  405698:	ldr	x20, [x25, #8]
  40569c:	ldr	x22, [x21]
  4056a0:	mov	x2, #0x3                   	// #3
  4056a4:	mov	x1, x28
  4056a8:	mov	x0, x20
  4056ac:	bl	403830 <strncmp@plt>
  4056b0:	cbnz	w0, 4056c4 <ferror@plt+0x1734>
  4056b4:	mov	x1, x22
  4056b8:	add	x0, x20, #0x3
  4056bc:	bl	403ad0 <strcmp@plt>
  4056c0:	cbz	w0, 405674 <ferror@plt+0x16e4>
  4056c4:	mov	x2, #0x2                   	// #2
  4056c8:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4056cc:	add	x1, x1, #0xde8
  4056d0:	mov	x0, x20
  4056d4:	bl	403830 <strncmp@plt>
  4056d8:	cbnz	w0, 405690 <ferror@plt+0x1700>
  4056dc:	mov	x1, x22
  4056e0:	add	x0, x20, #0x2
  4056e4:	bl	403ad0 <strcmp@plt>
  4056e8:	cbnz	w0, 405690 <ferror@plt+0x1700>
  4056ec:	b	405674 <ferror@plt+0x16e4>
  4056f0:	str	xzr, [x23]
  4056f4:	add	w24, w24, #0x1
  4056f8:	ldr	x2, [x19]
  4056fc:	mov	x1, x22
  405700:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405704:	add	x0, x0, #0xe30
  405708:	bl	407ef8 <ferror@plt+0x3f68>
  40570c:	ldr	x23, [x23, #8]
  405710:	cbz	x23, 405738 <ferror@plt+0x17a8>
  405714:	ldr	x25, [x23]
  405718:	ldrb	w0, [x25]
  40571c:	tbz	w0, #1, 40570c <ferror@plt+0x177c>
  405720:	ldr	x0, [sp, #104]
  405724:	cbz	x0, 40570c <ferror@plt+0x177c>
  405728:	mov	x21, x0
  40572c:	adrp	x26, 43c000 <ferror@plt+0x38070>
  405730:	add	x26, x26, #0xe10
  405734:	b	405698 <ferror@plt+0x1708>
  405738:	ldr	x0, [sp, #104]
  40573c:	bl	40d6c0 <ferror@plt+0x9730>
  405740:	cbz	w24, 4058c8 <ferror@plt+0x1938>
  405744:	mov	x1, #0x0                   	// #0
  405748:	ldr	x0, [x19, #80]
  40574c:	bl	40d848 <ferror@plt+0x98b8>
  405750:	str	x0, [x19, #80]
  405754:	subs	w24, w24, #0x1
  405758:	b.ne	405744 <ferror@plt+0x17b4>  // b.any
  40575c:	ldp	x25, x26, [sp, #64]
  405760:	ldp	x27, x28, [sp, #80]
  405764:	b	404fe4 <ferror@plt+0x1054>
  405768:	ldr	x0, [sp, #104]
  40576c:	bl	40d6c0 <ferror@plt+0x9730>
  405770:	ldp	x25, x26, [sp, #64]
  405774:	ldp	x27, x28, [sp, #80]
  405778:	b	404fe4 <ferror@plt+0x1054>
  40577c:	mov	x0, x20
  405780:	bl	413498 <ferror@plt+0xf508>
  405784:	mov	x1, x20
  405788:	adrp	x0, 43c000 <ferror@plt+0x38070>
  40578c:	add	x0, x0, #0xea0
  405790:	bl	407ef8 <ferror@plt+0x3f68>
  405794:	ldp	x25, x26, [sp, #64]
  405798:	ldp	x27, x28, [sp, #80]
  40579c:	b	404fe4 <ferror@plt+0x1054>
  4057a0:	cbz	x20, 4050bc <ferror@plt+0x112c>
  4057a4:	mov	x0, x21
  4057a8:	bl	4200fc <ferror@plt+0x1c16c>
  4057ac:	mov	x22, x0
  4057b0:	b	4057fc <ferror@plt+0x186c>
  4057b4:	mov	x1, x21
  4057b8:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4057bc:	add	x0, x0, #0xeb8
  4057c0:	bl	407ef8 <ferror@plt+0x3f68>
  4057c4:	mov	x0, x21
  4057c8:	bl	4200fc <ferror@plt+0x1c16c>
  4057cc:	mov	x20, x0
  4057d0:	mov	x0, x21
  4057d4:	bl	4200fc <ferror@plt+0x1c16c>
  4057d8:	cbz	x20, 4050bc <ferror@plt+0x112c>
  4057dc:	cbz	x0, 405148 <ferror@plt+0x11b8>
  4057e0:	mov	x0, x21
  4057e4:	bl	40b35c <ferror@plt+0x73cc>
  4057e8:	mov	x22, x0
  4057ec:	bl	4034d0 <strlen@plt>
  4057f0:	add	x0, x22, x0
  4057f4:	sturb	wzr, [x0, #-3]
  4057f8:	mov	w24, #0x0                   	// #0
  4057fc:	mov	x2, x20
  405800:	mov	x1, x21
  405804:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405808:	add	x0, x0, #0xb08
  40580c:	bl	407ef8 <ferror@plt+0x3f68>
  405810:	adrp	x0, 49b000 <ferror@plt+0x97070>
  405814:	add	x1, x0, #0x5b0
  405818:	ldr	w4, [x1, #40]
  40581c:	ldr	w3, [x0, #1456]
  405820:	adrp	x0, 49b000 <ferror@plt+0x97070>
  405824:	ldr	w2, [x0, #2408]
  405828:	mov	x1, x20
  40582c:	mov	x0, x22
  405830:	bl	40667c <ferror@plt+0x26ec>
  405834:	mov	x19, x0
  405838:	mov	x0, x22
  40583c:	bl	413498 <ferror@plt+0xf508>
  405840:	cbz	x19, 40577c <ferror@plt+0x17ec>
  405844:	adrp	x1, 43c000 <ferror@plt+0x38070>
  405848:	add	x1, x1, #0xb28
  40584c:	mov	x0, x20
  405850:	bl	403dd0 <strstr@plt>
  405854:	cbz	x0, 405860 <ferror@plt+0x18d0>
  405858:	mov	w0, #0x1                   	// #1
  40585c:	str	w0, [x19, #120]
  405860:	mov	x0, x20
  405864:	bl	413498 <ferror@plt+0xf508>
  405868:	str	w24, [x19, #124]
  40586c:	mov	w2, w24
  405870:	ldr	x1, [x19]
  405874:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405878:	add	x0, x0, #0xe58
  40587c:	bl	407ef8 <ferror@plt+0x3f68>
  405880:	ldr	x1, [x19]
  405884:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405888:	add	x0, x0, #0xe78
  40588c:	bl	407ef8 <ferror@plt+0x3f68>
  405890:	mov	x2, x19
  405894:	ldr	x1, [x19]
  405898:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40589c:	ldr	x0, [x0, #2392]
  4058a0:	bl	40cbb4 <ferror@plt+0x8c24>
  4058a4:	ldr	x22, [x19, #48]
  4058a8:	cbz	x22, 4051d8 <ferror@plt+0x1248>
  4058ac:	adrp	x24, 43c000 <ferror@plt+0x38070>
  4058b0:	add	x24, x24, #0xb38
  4058b4:	adrp	x26, 40d000 <ferror@plt+0x9070>
  4058b8:	add	x26, x26, #0x3c0
  4058bc:	adrp	x25, 40d000 <ferror@plt+0x9070>
  4058c0:	add	x25, x25, #0x3dc
  4058c4:	b	4051a4 <ferror@plt+0x1214>
  4058c8:	ldp	x25, x26, [sp, #64]
  4058cc:	ldp	x27, x28, [sp, #80]
  4058d0:	b	404fe4 <ferror@plt+0x1054>
  4058d4:	stp	x29, x30, [sp, #-48]!
  4058d8:	mov	x29, sp
  4058dc:	stp	x19, x20, [sp, #16]
  4058e0:	str	x21, [sp, #32]
  4058e4:	mov	x21, x0
  4058e8:	bl	4034d0 <strlen@plt>
  4058ec:	mov	x20, x0
  4058f0:	mov	x0, x21
  4058f4:	bl	4200fc <ferror@plt+0x1c16c>
  4058f8:	mov	x19, x0
  4058fc:	cmp	w20, #0x1
  405900:	b.le	405914 <ferror@plt+0x1984>
  405904:	add	x0, x21, w20, sxtw
  405908:	ldurb	w0, [x0, #-1]
  40590c:	cmp	w0, #0x2f
  405910:	b.eq	405948 <ferror@plt+0x19b8>  // b.none
  405914:	mov	x2, #0x0                   	// #0
  405918:	mov	w1, #0x0                   	// #0
  40591c:	mov	x0, x19
  405920:	bl	408b14 <ferror@plt+0x4b84>
  405924:	mov	x20, x0
  405928:	mov	x0, x19
  40592c:	bl	413498 <ferror@plt+0xf508>
  405930:	cbz	x20, 405954 <ferror@plt+0x19c4>
  405934:	mov	x1, x21
  405938:	adrp	x0, 43c000 <ferror@plt+0x38070>
  40593c:	add	x0, x0, #0xf30
  405940:	bl	407ef8 <ferror@plt+0x3f68>
  405944:	b	405998 <ferror@plt+0x1a08>
  405948:	sub	w20, w20, #0x1
  40594c:	strb	wzr, [x19, w20, sxtw]
  405950:	b	405914 <ferror@plt+0x1984>
  405954:	bl	403e80 <__errno_location@plt>
  405958:	ldr	w0, [x0]
  40595c:	bl	420748 <ferror@plt+0x1c7b8>
  405960:	mov	x2, x0
  405964:	mov	x1, x21
  405968:	adrp	x0, 43c000 <ferror@plt+0x38070>
  40596c:	add	x0, x0, #0xef8
  405970:	bl	407ef8 <ferror@plt+0x3f68>
  405974:	b	4059b0 <ferror@plt+0x1a20>
  405978:	mov	x2, #0x0                   	// #0
  40597c:	mov	x0, x21
  405980:	bl	40af58 <ferror@plt+0x6fc8>
  405984:	mov	x19, x0
  405988:	mov	w1, #0x0                   	// #0
  40598c:	bl	404fb0 <ferror@plt+0x1020>
  405990:	mov	x0, x19
  405994:	bl	413498 <ferror@plt+0xf508>
  405998:	mov	x0, x20
  40599c:	bl	408c14 <ferror@plt+0x4c84>
  4059a0:	mov	x1, x0
  4059a4:	cbnz	x0, 405978 <ferror@plt+0x19e8>
  4059a8:	mov	x0, x20
  4059ac:	bl	408d1c <ferror@plt+0x4d8c>
  4059b0:	ldp	x19, x20, [sp, #16]
  4059b4:	ldr	x21, [sp, #32]
  4059b8:	ldp	x29, x30, [sp], #48
  4059bc:	ret
  4059c0:	stp	x29, x30, [sp, #-16]!
  4059c4:	mov	x29, sp
  4059c8:	mov	w1, #0x1                   	// #1
  4059cc:	bl	404fb0 <ferror@plt+0x1020>
  4059d0:	ldp	x29, x30, [sp], #16
  4059d4:	ret
  4059d8:	stp	x29, x30, [sp, #-16]!
  4059dc:	mov	x29, sp
  4059e0:	mov	w1, #0x0                   	// #0
  4059e4:	bl	404fb0 <ferror@plt+0x1020>
  4059e8:	ldp	x29, x30, [sp], #16
  4059ec:	ret
  4059f0:	stp	x29, x30, [sp, #-48]!
  4059f4:	mov	x29, sp
  4059f8:	str	x19, [sp, #16]
  4059fc:	str	wzr, [sp, #44]
  405a00:	adrp	x19, 49b000 <ferror@plt+0x97070>
  405a04:	add	x19, x19, #0x950
  405a08:	mov	w0, #0x1                   	// #1
  405a0c:	str	w0, [x19, #24]
  405a10:	adrp	x1, 49b000 <ferror@plt+0x97070>
  405a14:	str	w0, [x1, #1496]
  405a18:	add	x2, sp, #0x2c
  405a1c:	adrp	x1, 404000 <ferror@plt+0x70>
  405a20:	add	x1, x1, #0x1dc
  405a24:	ldr	x0, [x19, #8]
  405a28:	bl	40cff4 <ferror@plt+0x9064>
  405a2c:	ldr	w2, [sp, #44]
  405a30:	add	w2, w2, #0x1
  405a34:	sxtw	x2, w2
  405a38:	adrp	x1, 404000 <ferror@plt+0x70>
  405a3c:	add	x1, x1, #0x2c8
  405a40:	ldr	x0, [x19, #8]
  405a44:	bl	40cff4 <ferror@plt+0x9064>
  405a48:	ldr	x19, [sp, #16]
  405a4c:	ldp	x29, x30, [sp], #48
  405a50:	ret
  405a54:	adrp	x0, 49b000 <ferror@plt+0x97070>
  405a58:	str	wzr, [x0, #1456]
  405a5c:	ret
  405a60:	adrp	x0, 49b000 <ferror@plt+0x97070>
  405a64:	mov	w1, #0x1                   	// #1
  405a68:	str	w1, [x0, #1456]
  405a6c:	ret
  405a70:	adrp	x0, 49b000 <ferror@plt+0x97070>
  405a74:	str	wzr, [x0, #2408]
  405a78:	ret
  405a7c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  405a80:	mov	w1, #0x1                   	// #1
  405a84:	str	w1, [x0, #2408]
  405a88:	ret
  405a8c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  405a90:	str	wzr, [x0, #1496]
  405a94:	ret
  405a98:	adrp	x0, 49b000 <ferror@plt+0x97070>
  405a9c:	mov	w1, #0x1                   	// #1
  405aa0:	str	w1, [x0, #1496]
  405aa4:	ret
  405aa8:	stp	x29, x30, [sp, #-48]!
  405aac:	mov	x29, sp
  405ab0:	stp	x19, x20, [sp, #16]
  405ab4:	mov	x20, x0
  405ab8:	cbz	x0, 405b3c <ferror@plt+0x1bac>
  405abc:	str	x21, [sp, #32]
  405ac0:	ldrb	w19, [x0]
  405ac4:	cbz	w19, 405ae4 <ferror@plt+0x1b54>
  405ac8:	bl	403b00 <__ctype_b_loc@plt>
  405acc:	ldr	x1, [x0]
  405ad0:	and	x19, x19, #0xff
  405ad4:	ldrh	w0, [x1, x19, lsl #1]
  405ad8:	tbz	w0, #13, 405ae4 <ferror@plt+0x1b54>
  405adc:	ldrb	w19, [x20, #1]!
  405ae0:	cbnz	w19, 405ad0 <ferror@plt+0x1b40>
  405ae4:	mov	x0, x20
  405ae8:	bl	4034d0 <strlen@plt>
  405aec:	mov	x19, x0
  405af0:	mov	w21, w0
  405af4:	cmp	w0, #0x0
  405af8:	b.le	405b20 <ferror@plt+0x1b90>
  405afc:	bl	403b00 <__ctype_b_loc@plt>
  405b00:	ldr	x2, [x0]
  405b04:	add	x1, x20, w19, sxtw
  405b08:	ldurb	w0, [x1, #-1]
  405b0c:	ldrh	w0, [x2, x0, lsl #1]
  405b10:	tbz	w0, #13, 405b20 <ferror@plt+0x1b90>
  405b14:	sub	x1, x1, #0x1
  405b18:	subs	w21, w21, #0x1
  405b1c:	b.ne	405b08 <ferror@plt+0x1b78>  // b.any
  405b20:	sxtw	x1, w21
  405b24:	mov	x0, x20
  405b28:	bl	420198 <ferror@plt+0x1c208>
  405b2c:	ldr	x21, [sp, #32]
  405b30:	ldp	x19, x20, [sp, #16]
  405b34:	ldp	x29, x30, [sp], #48
  405b38:	ret
  405b3c:	adrp	x2, 43c000 <ferror@plt+0x38070>
  405b40:	add	x2, x2, #0xfc0
  405b44:	adrp	x1, 43d000 <ferror@plt+0x39070>
  405b48:	add	x1, x1, #0x5d0
  405b4c:	mov	x0, #0x0                   	// #0
  405b50:	bl	4149c4 <ferror@plt+0x10a34>
  405b54:	mov	x0, x20
  405b58:	b	405b30 <ferror@plt+0x1ba0>
  405b5c:	stp	x29, x30, [sp, #-64]!
  405b60:	mov	x29, sp
  405b64:	stp	x19, x20, [sp, #16]
  405b68:	stp	x21, x22, [sp, #32]
  405b6c:	mov	x19, x0
  405b70:	bl	4034d0 <strlen@plt>
  405b74:	add	x21, x0, #0xa
  405b78:	mov	x0, x21
  405b7c:	bl	41334c <ferror@plt+0xf3bc>
  405b80:	ldrb	w1, [x19]
  405b84:	cbz	w1, 405c4c <ferror@plt+0x1cbc>
  405b88:	str	x23, [sp, #48]
  405b8c:	mov	x20, #0x0                   	// #0
  405b90:	mov	w22, #0x2a                  	// #42
  405b94:	mov	w23, #0x5c                  	// #92
  405b98:	b	405bf0 <ferror@plt+0x1c60>
  405b9c:	sub	w2, w1, #0x3b
  405ba0:	and	w2, w2, #0xff
  405ba4:	cmp	w2, #0x1
  405ba8:	b.ls	405c10 <ferror@plt+0x1c80>  // b.plast
  405bac:	sub	w2, w1, #0x3e
  405bb0:	and	w2, w2, #0xff
  405bb4:	cmp	w2, #0x1
  405bb8:	b.ls	405c10 <ferror@plt+0x1c80>  // b.plast
  405bbc:	and	w2, w1, #0xffffffdf
  405bc0:	sub	w2, w2, #0x5b
  405bc4:	and	w2, w2, #0xff
  405bc8:	cmp	w1, #0x60
  405bcc:	mov	x1, x20
  405bd0:	ccmp	w2, #0x2, #0x0, ne  // ne = any
  405bd4:	b.ls	405c10 <ferror@plt+0x1c80>  // b.plast
  405bd8:	b	405c18 <ferror@plt+0x1c88>
  405bdc:	lsl	x21, x21, #1
  405be0:	mov	x1, x21
  405be4:	bl	413418 <ferror@plt+0xf488>
  405be8:	ldrb	w1, [x19, #1]!
  405bec:	cbz	w1, 405c34 <ferror@plt+0x1ca4>
  405bf0:	sub	w3, w1, #0x24
  405bf4:	and	w3, w3, #0xff
  405bf8:	sub	w2, w1, #0x25
  405bfc:	and	w2, w2, #0xff
  405c00:	cmp	w3, #0x5a
  405c04:	ccmp	w2, #0x2, #0x0, ls  // ls = plast
  405c08:	ccmp	w1, w22, #0x4, hi  // hi = pmore
  405c0c:	b.ne	405b9c <ferror@plt+0x1c0c>  // b.any
  405c10:	strb	w23, [x0, x20]
  405c14:	add	x1, x20, #0x1
  405c18:	ldrb	w2, [x19]
  405c1c:	strb	w2, [x0, x1]
  405c20:	add	x20, x1, #0x1
  405c24:	add	x1, x1, #0x3
  405c28:	cmp	x1, x21
  405c2c:	b.cc	405be8 <ferror@plt+0x1c58>  // b.lo, b.ul, b.last
  405c30:	b	405bdc <ferror@plt+0x1c4c>
  405c34:	ldr	x23, [sp, #48]
  405c38:	strb	wzr, [x0, x20]
  405c3c:	ldp	x19, x20, [sp, #16]
  405c40:	ldp	x21, x22, [sp, #32]
  405c44:	ldp	x29, x30, [sp], #64
  405c48:	ret
  405c4c:	mov	x20, #0x0                   	// #0
  405c50:	b	405c38 <ferror@plt+0x1ca8>
  405c54:	cmp	w1, #0x0
  405c58:	b.le	405ec4 <ferror@plt+0x1f34>
  405c5c:	stp	x29, x30, [sp, #-112]!
  405c60:	mov	x29, sp
  405c64:	stp	x19, x20, [sp, #16]
  405c68:	stp	x21, x22, [sp, #32]
  405c6c:	stp	x23, x24, [sp, #48]
  405c70:	stp	x25, x26, [sp, #64]
  405c74:	stp	x27, x28, [sp, #80]
  405c78:	mov	x25, x0
  405c7c:	mov	w23, w1
  405c80:	mov	x27, x2
  405c84:	mov	w20, #0x0                   	// #0
  405c88:	mov	x28, #0x10                  	// #16
  405c8c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405c90:	add	x0, x0, #0xfe0
  405c94:	str	x0, [sp, #96]
  405c98:	adrp	x0, 442000 <ferror@plt+0x3e070>
  405c9c:	add	x0, x0, #0x180
  405ca0:	str	x0, [sp, #104]
  405ca4:	b	405ddc <ferror@plt+0x1e4c>
  405ca8:	ldrb	w0, [x19, #1]
  405cac:	cmp	w0, #0x6c
  405cb0:	b.eq	405d18 <ferror@plt+0x1d88>  // b.none
  405cb4:	cmp	w0, #0x4c
  405cb8:	b.ne	405e14 <ferror@plt+0x1e84>  // b.any
  405cbc:	add	x24, x19, #0x2
  405cc0:	ldrb	w22, [x19, #2]
  405cc4:	cbz	w22, 405ce4 <ferror@plt+0x1d54>
  405cc8:	bl	403b00 <__ctype_b_loc@plt>
  405ccc:	ldr	x1, [x0]
  405cd0:	and	x22, x22, #0xff
  405cd4:	ldrh	w0, [x1, x22, lsl #1]
  405cd8:	tbz	w0, #13, 405ce4 <ferror@plt+0x1d54>
  405cdc:	ldrb	w22, [x24, #1]!
  405ce0:	cbnz	w22, 405cd0 <ferror@plt+0x1d40>
  405ce4:	mov	w0, #0x2                   	// #2
  405ce8:	strb	w0, [x21]
  405cec:	mov	x2, #0x0                   	// #0
  405cf0:	mov	x1, x24
  405cf4:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405cf8:	add	x0, x0, #0xde8
  405cfc:	bl	420364 <ferror@plt+0x1c3d4>
  405d00:	str	x0, [x21, #8]
  405d04:	mov	x1, x21
  405d08:	ldr	x0, [x25, #80]
  405d0c:	bl	40d6fc <ferror@plt+0x976c>
  405d10:	str	x0, [x25, #80]
  405d14:	b	405dc8 <ferror@plt+0x1e38>
  405d18:	mov	x2, #0x5                   	// #5
  405d1c:	adrp	x1, 43c000 <ferror@plt+0x38070>
  405d20:	add	x1, x1, #0xfd0
  405d24:	mov	x0, x19
  405d28:	bl	403830 <strncmp@plt>
  405d2c:	cbz	w0, 405e14 <ferror@plt+0x1e84>
  405d30:	add	x24, x19, #0x2
  405d34:	ldrb	w22, [x19, #2]
  405d38:	cbz	w22, 405d58 <ferror@plt+0x1dc8>
  405d3c:	bl	403b00 <__ctype_b_loc@plt>
  405d40:	ldr	x1, [x0]
  405d44:	and	x22, x22, #0xff
  405d48:	ldrh	w0, [x1, x22, lsl #1]
  405d4c:	tbz	w0, #13, 405d58 <ferror@plt+0x1dc8>
  405d50:	ldrb	w22, [x24, #1]!
  405d54:	cbnz	w22, 405d44 <ferror@plt+0x1db4>
  405d58:	mov	w0, #0x1                   	// #1
  405d5c:	strb	w0, [x21]
  405d60:	mov	x3, #0x0                   	// #0
  405d64:	adrp	x2, 43c000 <ferror@plt+0x38070>
  405d68:	add	x2, x2, #0x898
  405d6c:	mov	x1, x24
  405d70:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405d74:	add	x0, x0, #0xfd8
  405d78:	bl	420364 <ferror@plt+0x1c3d4>
  405d7c:	str	x0, [x21, #8]
  405d80:	mov	x1, x21
  405d84:	ldr	x0, [x25, #80]
  405d88:	bl	40d6fc <ferror@plt+0x976c>
  405d8c:	str	x0, [x25, #80]
  405d90:	b	405dc8 <ferror@plt+0x1e38>
  405d94:	add	w26, w20, #0x1
  405d98:	cmp	w26, w23
  405d9c:	b.lt	405e3c <ferror@plt+0x1eac>  // b.tstop
  405da0:	cbz	w22, 405e9c <ferror@plt+0x1f0c>
  405da4:	mov	w0, #0x4                   	// #4
  405da8:	strb	w0, [x21]
  405dac:	mov	x0, x19
  405db0:	bl	4200fc <ferror@plt+0x1c16c>
  405db4:	str	x0, [x21, #8]
  405db8:	mov	x1, x21
  405dbc:	ldr	x0, [x25, #80]
  405dc0:	bl	40d6fc <ferror@plt+0x976c>
  405dc4:	str	x0, [x25, #80]
  405dc8:	mov	x0, x19
  405dcc:	bl	413498 <ferror@plt+0xf508>
  405dd0:	add	w20, w20, #0x1
  405dd4:	cmp	w23, w20
  405dd8:	b.le	405ea8 <ferror@plt+0x1f18>
  405ddc:	mov	x0, x28
  405de0:	bl	41334c <ferror@plt+0xf3bc>
  405de4:	mov	x21, x0
  405de8:	sbfiz	x24, x20, #3, #32
  405dec:	ldr	x0, [x27, w20, sxtw #3]
  405df0:	bl	405aa8 <ferror@plt+0x1b18>
  405df4:	mov	x22, x0
  405df8:	bl	405b5c <ferror@plt+0x1bcc>
  405dfc:	mov	x19, x0
  405e00:	mov	x0, x22
  405e04:	bl	413498 <ferror@plt+0xf508>
  405e08:	ldrb	w22, [x19]
  405e0c:	cmp	w22, #0x2d
  405e10:	b.eq	405ca8 <ferror@plt+0x1d18>  // b.none
  405e14:	mov	x1, x19
  405e18:	ldr	x0, [sp, #96]
  405e1c:	bl	403ad0 <strcmp@plt>
  405e20:	cbz	w0, 405d94 <ferror@plt+0x1e04>
  405e24:	mov	x1, x19
  405e28:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405e2c:	add	x0, x0, #0xff0
  405e30:	bl	403ad0 <strcmp@plt>
  405e34:	cbnz	w0, 405da0 <ferror@plt+0x1e10>
  405e38:	b	405d94 <ferror@plt+0x1e04>
  405e3c:	add	x24, x27, x24
  405e40:	ldr	x0, [x24, #8]
  405e44:	bl	405aa8 <ferror@plt+0x1b18>
  405e48:	mov	x22, x0
  405e4c:	bl	405b5c <ferror@plt+0x1bcc>
  405e50:	mov	x20, x0
  405e54:	mov	w0, #0x4                   	// #4
  405e58:	strb	w0, [x21]
  405e5c:	mov	x3, #0x0                   	// #0
  405e60:	mov	x2, x20
  405e64:	ldr	x1, [sp, #104]
  405e68:	mov	x0, x19
  405e6c:	bl	420364 <ferror@plt+0x1c3d4>
  405e70:	str	x0, [x21, #8]
  405e74:	mov	x1, x21
  405e78:	ldr	x0, [x25, #80]
  405e7c:	bl	40d6fc <ferror@plt+0x976c>
  405e80:	str	x0, [x25, #80]
  405e84:	mov	x0, x20
  405e88:	bl	413498 <ferror@plt+0xf508>
  405e8c:	mov	x0, x22
  405e90:	bl	413498 <ferror@plt+0xf508>
  405e94:	mov	w20, w26
  405e98:	b	405dc8 <ferror@plt+0x1e38>
  405e9c:	mov	x0, x21
  405ea0:	bl	413498 <ferror@plt+0xf508>
  405ea4:	b	405dc8 <ferror@plt+0x1e38>
  405ea8:	ldp	x19, x20, [sp, #16]
  405eac:	ldp	x21, x22, [sp, #32]
  405eb0:	ldp	x23, x24, [sp, #48]
  405eb4:	ldp	x25, x26, [sp, #64]
  405eb8:	ldp	x27, x28, [sp, #80]
  405ebc:	ldp	x29, x30, [sp], #112
  405ec0:	ret
  405ec4:	ret
  405ec8:	stp	x29, x30, [sp, #-96]!
  405ecc:	mov	x29, sp
  405ed0:	stp	x19, x20, [sp, #16]
  405ed4:	stp	x21, x22, [sp, #32]
  405ed8:	stp	x23, x24, [sp, #48]
  405edc:	mov	x23, x0
  405ee0:	mov	x0, x1
  405ee4:	mov	x24, x2
  405ee8:	bl	405aa8 <ferror@plt+0x1b18>
  405eec:	mov	x22, x0
  405ef0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405ef4:	add	x0, x0, #0x898
  405ef8:	bl	422ad0 <ferror@plt+0x1eb40>
  405efc:	mov	x19, x0
  405f00:	ldrb	w2, [x22]
  405f04:	cbz	w2, 40606c <ferror@plt+0x20dc>
  405f08:	stp	x25, x26, [sp, #64]
  405f0c:	stp	x27, x28, [sp, #80]
  405f10:	mov	x20, x22
  405f14:	mov	x21, #0xffffffffffffffff    	// #-1
  405f18:	adrp	x26, 43d000 <ferror@plt+0x39070>
  405f1c:	add	x26, x26, #0x0
  405f20:	adrp	x25, 49b000 <ferror@plt+0x97070>
  405f24:	add	x25, x25, #0x5e0
  405f28:	b	40602c <ferror@plt+0x209c>
  405f2c:	ldrb	w0, [x20, #1]
  405f30:	cmp	w0, #0x24
  405f34:	b.eq	405fa8 <ferror@plt+0x2018>  // b.none
  405f38:	cmp	w0, #0x7b
  405f3c:	b.ne	406034 <ferror@plt+0x20a4>  // b.any
  405f40:	mov	x0, x20
  405f44:	ldrb	w1, [x0], #2
  405f48:	cmp	w1, #0x7d
  405f4c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  405f50:	b.eq	405f64 <ferror@plt+0x1fd4>  // b.none
  405f54:	ldrb	w1, [x20, #1]!
  405f58:	cmp	w1, #0x7d
  405f5c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  405f60:	b.ne	405f54 <ferror@plt+0x1fc4>  // b.any
  405f64:	sub	x1, x20, x0
  405f68:	bl	420198 <ferror@plt+0x1c208>
  405f6c:	mov	x28, x0
  405f70:	add	x20, x20, #0x1
  405f74:	mov	x1, x0
  405f78:	mov	x0, x23
  405f7c:	bl	404c38 <ferror@plt+0xca8>
  405f80:	mov	x27, x0
  405f84:	cbz	x0, 405ff4 <ferror@plt+0x2064>
  405f88:	mov	x0, x28
  405f8c:	bl	413498 <ferror@plt+0xf508>
  405f90:	mov	x1, x27
  405f94:	mov	x0, x19
  405f98:	bl	422928 <ferror@plt+0x1e998>
  405f9c:	mov	x0, x27
  405fa0:	bl	413498 <ferror@plt+0xf508>
  405fa4:	b	406024 <ferror@plt+0x2094>
  405fa8:	ldr	x0, [x19, #8]
  405fac:	add	x1, x0, #0x1
  405fb0:	ldr	x2, [x19, #16]
  405fb4:	cmp	x1, x2
  405fb8:	b.cs	405fe0 <ferror@plt+0x2050>  // b.hs, b.nlast
  405fbc:	ldr	x2, [x19]
  405fc0:	str	x1, [x19, #8]
  405fc4:	mov	w1, #0x24                  	// #36
  405fc8:	strb	w1, [x2, x0]
  405fcc:	ldr	x1, [x19]
  405fd0:	ldr	x0, [x19, #8]
  405fd4:	strb	wzr, [x1, x0]
  405fd8:	add	x20, x20, #0x2
  405fdc:	b	406024 <ferror@plt+0x2094>
  405fe0:	mov	w2, #0x24                  	// #36
  405fe4:	mov	x1, x21
  405fe8:	mov	x0, x19
  405fec:	bl	422d54 <ferror@plt+0x1edc4>
  405ff0:	b	405fd8 <ferror@plt+0x2048>
  405ff4:	mov	x2, x24
  405ff8:	mov	x1, x28
  405ffc:	mov	x0, x26
  406000:	bl	407ff4 <ferror@plt+0x4064>
  406004:	ldr	w0, [x25]
  406008:	cbz	w0, 405f88 <ferror@plt+0x1ff8>
  40600c:	mov	w0, #0x1                   	// #1
  406010:	bl	403500 <exit@plt>
  406014:	mov	x1, x21
  406018:	mov	x0, x19
  40601c:	bl	422d54 <ferror@plt+0x1edc4>
  406020:	add	x20, x20, #0x1
  406024:	ldrb	w2, [x20]
  406028:	cbz	w2, 406064 <ferror@plt+0x20d4>
  40602c:	cmp	w2, #0x24
  406030:	b.eq	405f2c <ferror@plt+0x1f9c>  // b.none
  406034:	ldr	x1, [x19, #8]
  406038:	add	x0, x1, #0x1
  40603c:	ldr	x3, [x19, #16]
  406040:	cmp	x0, x3
  406044:	b.cs	406014 <ferror@plt+0x2084>  // b.hs, b.nlast
  406048:	ldr	x3, [x19]
  40604c:	str	x0, [x19, #8]
  406050:	strb	w2, [x3, x1]
  406054:	ldr	x1, [x19]
  406058:	ldr	x0, [x19, #8]
  40605c:	strb	wzr, [x1, x0]
  406060:	b	406020 <ferror@plt+0x2090>
  406064:	ldp	x25, x26, [sp, #64]
  406068:	ldp	x27, x28, [sp, #80]
  40606c:	mov	x0, x22
  406070:	bl	413498 <ferror@plt+0xf508>
  406074:	ldr	x20, [x19]
  406078:	mov	w1, #0x0                   	// #0
  40607c:	mov	x0, x19
  406080:	bl	4224b4 <ferror@plt+0x1e524>
  406084:	mov	x0, x20
  406088:	ldp	x19, x20, [sp, #16]
  40608c:	ldp	x21, x22, [sp, #32]
  406090:	ldp	x23, x24, [sp, #48]
  406094:	ldp	x29, x30, [sp], #96
  406098:	ret
  40609c:	stp	x29, x30, [sp, #-112]!
  4060a0:	mov	x29, sp
  4060a4:	stp	x19, x20, [sp, #16]
  4060a8:	stp	x21, x22, [sp, #32]
  4060ac:	stp	x23, x24, [sp, #48]
  4060b0:	stp	x25, x26, [sp, #64]
  4060b4:	stp	x27, x28, [sp, #80]
  4060b8:	mov	x25, x0
  4060bc:	mov	x28, x2
  4060c0:	ldrb	w20, [x1]
  4060c4:	cbz	w20, 4062f0 <ferror@plt+0x2360>
  4060c8:	mov	x21, x1
  4060cc:	mov	x23, x1
  4060d0:	mov	x22, #0x0                   	// #0
  4060d4:	mov	w19, #0x0                   	// #0
  4060d8:	mov	w26, #0x4                   	// #4
  4060dc:	mov	w24, #0x5                   	// #5
  4060e0:	b	406164 <ferror@plt+0x21d4>
  4060e4:	cbnz	w19, 406274 <ferror@plt+0x22e4>
  4060e8:	cmp	w20, #0x2c
  4060ec:	b.eq	40615c <ferror@plt+0x21cc>  // b.none
  4060f0:	bl	403b00 <__ctype_b_loc@plt>
  4060f4:	and	x20, x20, #0xff
  4060f8:	ldr	x0, [x0]
  4060fc:	ldrh	w19, [x0, x20, lsl #1]
  406100:	eor	x19, x19, #0x2000
  406104:	ubfx	x19, x19, #13, #1
  406108:	b	40615c <ferror@plt+0x21cc>
  40610c:	cmp	w19, #0x4
  406110:	b.eq	406258 <ferror@plt+0x22c8>  // b.none
  406114:	cmp	w19, #0x5
  406118:	b.ne	406274 <ferror@plt+0x22e4>  // b.any
  40611c:	cmp	w20, #0x2c
  406120:	b.eq	406138 <ferror@plt+0x21a8>  // b.none
  406124:	bl	403b00 <__ctype_b_loc@plt>
  406128:	and	x20, x20, #0xff
  40612c:	ldr	x0, [x0]
  406130:	ldrh	w0, [x0, x20, lsl #1]
  406134:	tbz	w0, #13, 40615c <ferror@plt+0x21cc>
  406138:	sub	x1, x21, x23
  40613c:	mov	x0, x23
  406140:	bl	420198 <ferror@plt+0x1c208>
  406144:	mov	x1, x0
  406148:	mov	x0, x22
  40614c:	bl	40d6fc <ferror@plt+0x976c>
  406150:	mov	x22, x0
  406154:	mov	x23, x21
  406158:	mov	w19, #0x0                   	// #0
  40615c:	ldrb	w20, [x21, #1]!
  406160:	cbz	w20, 406298 <ferror@plt+0x2308>
  406164:	cmp	w19, #0x3
  406168:	b.eq	406240 <ferror@plt+0x22b0>  // b.none
  40616c:	b.hi	40610c <ferror@plt+0x217c>  // b.pmore
  406170:	cmp	w19, #0x1
  406174:	b.eq	4061b0 <ferror@plt+0x2220>  // b.none
  406178:	cmp	w19, #0x2
  40617c:	b.ne	4060e4 <ferror@plt+0x2154>  // b.any
  406180:	bl	403b00 <__ctype_b_loc@plt>
  406184:	and	x1, x20, #0xff
  406188:	ldr	x0, [x0]
  40618c:	ldrh	w0, [x0, x1, lsl #1]
  406190:	tbnz	w0, #13, 40615c <ferror@plt+0x21cc>
  406194:	sub	w0, w20, #0x3c
  406198:	and	w0, w0, #0xff
  40619c:	cmp	w20, #0x21
  4061a0:	ccmp	w0, #0x2, #0x0, ne  // ne = any
  4061a4:	b.hi	40621c <ferror@plt+0x228c>  // b.pmore
  4061a8:	mov	w19, #0x3                   	// #3
  4061ac:	b	40615c <ferror@plt+0x21cc>
  4061b0:	bl	403b00 <__ctype_b_loc@plt>
  4061b4:	ldr	x3, [x0]
  4061b8:	and	x0, x20, #0xff
  4061bc:	ldrh	w0, [x3, x0, lsl #1]
  4061c0:	tbnz	w0, #13, 4061d0 <ferror@plt+0x2240>
  4061c4:	cmp	w20, #0x2c
  4061c8:	b.ne	40615c <ferror@plt+0x21cc>  // b.any
  4061cc:	b	406138 <ferror@plt+0x21a8>
  4061d0:	ldrb	w0, [x21]
  4061d4:	mov	x1, x21
  4061d8:	cbz	w0, 406138 <ferror@plt+0x21a8>
  4061dc:	and	x2, x0, #0xff
  4061e0:	ldrh	w2, [x3, x2, lsl #1]
  4061e4:	tbz	w2, #13, 4061f4 <ferror@plt+0x2264>
  4061e8:	ldrb	w0, [x1, #1]!
  4061ec:	cbnz	w0, 4061dc <ferror@plt+0x224c>
  4061f0:	b	406138 <ferror@plt+0x21a8>
  4061f4:	cmp	w0, #0x2c
  4061f8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4061fc:	b.eq	406138 <ferror@plt+0x21a8>  // b.none
  406200:	sub	w1, w0, #0x3c
  406204:	and	w1, w1, #0xff
  406208:	cmp	w0, #0x21
  40620c:	mov	w19, #0x2                   	// #2
  406210:	ccmp	w1, w19, #0x0, ne  // ne = any
  406214:	b.ls	40615c <ferror@plt+0x21cc>  // b.plast
  406218:	b	406138 <ferror@plt+0x21a8>
  40621c:	mov	x4, #0x0                   	// #0
  406220:	adrp	x3, 43d000 <ferror@plt+0x39070>
  406224:	add	x3, x3, #0x5d0
  406228:	add	x3, x3, #0x10
  40622c:	mov	w2, #0x160                 	// #352
  406230:	adrp	x1, 43d000 <ferror@plt+0x39070>
  406234:	add	x1, x1, #0x28
  406238:	mov	x0, #0x0                   	// #0
  40623c:	bl	4274b0 <ferror@plt+0x23520>
  406240:	sub	w0, w20, #0x3c
  406244:	and	w0, w0, #0xff
  406248:	cmp	w20, #0x21
  40624c:	ccmp	w0, #0x2, #0x0, ne  // ne = any
  406250:	csel	w19, w19, w26, ls  // ls = plast
  406254:	b	40615c <ferror@plt+0x21cc>
  406258:	bl	403b00 <__ctype_b_loc@plt>
  40625c:	and	x20, x20, #0xff
  406260:	ldr	x0, [x0]
  406264:	ldrh	w0, [x0, x20, lsl #1]
  406268:	tst	x0, #0x2000
  40626c:	csel	w19, w19, w24, ne  // ne = any
  406270:	b	40615c <ferror@plt+0x21cc>
  406274:	mov	x4, #0x0                   	// #0
  406278:	adrp	x3, 43d000 <ferror@plt+0x39070>
  40627c:	add	x3, x3, #0x5d0
  406280:	add	x3, x3, #0x10
  406284:	mov	w2, #0x173                 	// #371
  406288:	adrp	x1, 43d000 <ferror@plt+0x39070>
  40628c:	add	x1, x1, #0x28
  406290:	mov	x0, #0x0                   	// #0
  406294:	bl	4274b0 <ferror@plt+0x23520>
  406298:	cmp	x21, x23
  40629c:	b.eq	4062bc <ferror@plt+0x232c>  // b.none
  4062a0:	sub	x1, x21, x23
  4062a4:	mov	x0, x23
  4062a8:	bl	420198 <ferror@plt+0x1c208>
  4062ac:	mov	x1, x0
  4062b0:	mov	x0, x22
  4062b4:	bl	40d6fc <ferror@plt+0x976c>
  4062b8:	mov	x22, x0
  4062bc:	mov	x0, x22
  4062c0:	bl	40dbf0 <ferror@plt+0x9c60>
  4062c4:	mov	x24, x0
  4062c8:	str	x0, [sp, #104]
  4062cc:	cbz	x0, 406628 <ferror@plt+0x2698>
  4062d0:	mov	x23, #0x0                   	// #0
  4062d4:	mov	x26, #0x20                  	// #32
  4062d8:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4062dc:	add	x0, x0, #0xc0
  4062e0:	str	x0, [sp, #96]
  4062e4:	adrp	x27, 49b000 <ferror@plt+0x97070>
  4062e8:	add	x27, x27, #0x5e0
  4062ec:	b	40645c <ferror@plt+0x24cc>
  4062f0:	mov	x22, #0x0                   	// #0
  4062f4:	b	4062bc <ferror@plt+0x232c>
  4062f8:	ldrb	w19, [x20, #1]!
  4062fc:	cbz	w19, 406490 <ferror@plt+0x2500>
  406300:	cmp	w19, #0x2c
  406304:	b.eq	4062f8 <ferror@plt+0x2368>  // b.none
  406308:	bl	403b00 <__ctype_b_loc@plt>
  40630c:	ldr	x2, [x0]
  406310:	and	x19, x19, #0xff
  406314:	ldrh	w1, [x2, x19, lsl #1]
  406318:	tbnz	w1, #13, 4062f8 <ferror@plt+0x2368>
  40631c:	ldrb	w1, [x20]
  406320:	cbz	w1, 40643c <ferror@plt+0x24ac>
  406324:	mov	x19, x20
  406328:	and	x1, x1, #0xff
  40632c:	ldrh	w1, [x2, x1, lsl #1]
  406330:	tbnz	w1, #13, 406670 <ferror@plt+0x26e0>
  406334:	ldrb	w1, [x19, #1]!
  406338:	cbnz	w1, 406328 <ferror@plt+0x2398>
  40633c:	mov	x0, x20
  406340:	bl	4200fc <ferror@plt+0x1c16c>
  406344:	str	x0, [x22]
  406348:	ldrb	w20, [x19]
  40634c:	cbz	w20, 4065b0 <ferror@plt+0x2620>
  406350:	bl	403b00 <__ctype_b_loc@plt>
  406354:	ldr	x2, [x0]
  406358:	mov	x21, x19
  40635c:	and	x20, x20, #0xff
  406360:	ldrh	w1, [x2, x20, lsl #1]
  406364:	tbnz	w1, #13, 4064a0 <ferror@plt+0x2510>
  406368:	ldrb	w20, [x21, #1]!
  40636c:	cbnz	w20, 40635c <ferror@plt+0x23cc>
  406370:	adrp	x1, 443000 <ferror@plt+0x3f070>
  406374:	add	x1, x1, #0x2f8
  406378:	mov	x0, x19
  40637c:	bl	403ad0 <strcmp@plt>
  406380:	cbz	w0, 406520 <ferror@plt+0x2590>
  406384:	adrp	x1, 43c000 <ferror@plt+0x38070>
  406388:	add	x1, x1, #0x9c8
  40638c:	mov	x0, x19
  406390:	bl	403ad0 <strcmp@plt>
  406394:	cbz	w0, 40652c <ferror@plt+0x259c>
  406398:	adrp	x1, 43c000 <ferror@plt+0x38070>
  40639c:	add	x1, x1, #0x9d0
  4063a0:	mov	x0, x19
  4063a4:	bl	403ad0 <strcmp@plt>
  4063a8:	cbz	w0, 406538 <ferror@plt+0x25a8>
  4063ac:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4063b0:	add	x1, x1, #0x310
  4063b4:	mov	x0, x19
  4063b8:	bl	403ad0 <strcmp@plt>
  4063bc:	cbz	w0, 406544 <ferror@plt+0x25b4>
  4063c0:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4063c4:	add	x1, x1, #0x9e0
  4063c8:	mov	x0, x19
  4063cc:	bl	403ad0 <strcmp@plt>
  4063d0:	cbz	w0, 406550 <ferror@plt+0x25c0>
  4063d4:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4063d8:	add	x1, x1, #0x9c0
  4063dc:	mov	x0, x19
  4063e0:	bl	403ad0 <strcmp@plt>
  4063e4:	cbz	w0, 406558 <ferror@plt+0x25c8>
  4063e8:	mov	x3, x28
  4063ec:	ldr	x2, [x22]
  4063f0:	mov	x1, x19
  4063f4:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4063f8:	add	x0, x0, #0x70
  4063fc:	bl	407ff4 <ferror@plt+0x4064>
  406400:	ldr	w0, [x27]
  406404:	cbz	w0, 406454 <ferror@plt+0x24c4>
  406408:	mov	w0, #0x1                   	// #1
  40640c:	bl	403500 <exit@plt>
  406410:	strb	wzr, [x19]
  406414:	ldrb	w1, [x19, #1]!
  406418:	cbz	w1, 406434 <ferror@plt+0x24a4>
  40641c:	cmp	w1, #0x2c
  406420:	b.eq	406410 <ferror@plt+0x2480>  // b.none
  406424:	and	x1, x1, #0xff
  406428:	ldr	x2, [x0]
  40642c:	ldrh	w1, [x2, x1, lsl #1]
  406430:	tbnz	w1, #13, 406410 <ferror@plt+0x2480>
  406434:	ldrb	w0, [x20]
  406438:	cbnz	w0, 40633c <ferror@plt+0x23ac>
  40643c:	mov	x1, x28
  406440:	adrp	x0, 43d000 <ferror@plt+0x39070>
  406444:	add	x0, x0, #0x30
  406448:	bl	407ff4 <ferror@plt+0x4064>
  40644c:	ldr	w0, [x27]
  406450:	cbnz	w0, 406498 <ferror@plt+0x2508>
  406454:	ldr	x24, [x24, #8]
  406458:	cbz	x24, 40662c <ferror@plt+0x269c>
  40645c:	ldr	x20, [x24]
  406460:	mov	x0, x26
  406464:	bl	4133b0 <ferror@plt+0xf420>
  406468:	mov	x22, x0
  40646c:	mov	w0, #0x6                   	// #6
  406470:	str	w0, [x22, #8]
  406474:	str	x25, [x22, #24]
  406478:	mov	x1, x22
  40647c:	mov	x0, x23
  406480:	bl	40d6fc <ferror@plt+0x976c>
  406484:	mov	x23, x0
  406488:	ldrb	w19, [x20]
  40648c:	cbnz	w19, 406300 <ferror@plt+0x2370>
  406490:	mov	x19, x20
  406494:	b	406434 <ferror@plt+0x24a4>
  406498:	mov	w0, #0x1                   	// #1
  40649c:	bl	403500 <exit@plt>
  4064a0:	ldrb	w1, [x21]
  4064a4:	cbz	w1, 406370 <ferror@plt+0x23e0>
  4064a8:	and	x1, x1, #0xff
  4064ac:	ldr	x2, [x0]
  4064b0:	ldrh	w1, [x2, x1, lsl #1]
  4064b4:	tbz	w1, #13, 4064d4 <ferror@plt+0x2544>
  4064b8:	strb	wzr, [x21]
  4064bc:	ldrb	w1, [x21, #1]!
  4064c0:	cbnz	w1, 4064a8 <ferror@plt+0x2518>
  4064c4:	ldrb	w0, [x19]
  4064c8:	cbnz	w0, 406370 <ferror@plt+0x23e0>
  4064cc:	mov	x19, x21
  4064d0:	b	406514 <ferror@plt+0x2584>
  4064d4:	ldrb	w0, [x19]
  4064d8:	cbnz	w0, 406370 <ferror@plt+0x23e0>
  4064dc:	ldrb	w20, [x21]
  4064e0:	cmp	w20, #0x2c
  4064e4:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  4064e8:	b.eq	4065b8 <ferror@plt+0x2628>  // b.none
  4064ec:	bl	403b00 <__ctype_b_loc@plt>
  4064f0:	ldr	x1, [x0]
  4064f4:	mov	x19, x21
  4064f8:	and	x20, x20, #0xff
  4064fc:	ldrh	w0, [x1, x20, lsl #1]
  406500:	tbnz	w0, #13, 406514 <ferror@plt+0x2584>
  406504:	ldrb	w20, [x19, #1]!
  406508:	cmp	w20, #0x2c
  40650c:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  406510:	b.ne	4064f8 <ferror@plt+0x2568>  // b.any
  406514:	ldrb	w20, [x19]
  406518:	cbnz	w20, 406570 <ferror@plt+0x25e0>
  40651c:	b	40658c <ferror@plt+0x25fc>
  406520:	mov	w0, #0x4                   	// #4
  406524:	str	w0, [x22, #8]
  406528:	b	4064dc <ferror@plt+0x254c>
  40652c:	mov	w0, #0x3                   	// #3
  406530:	str	w0, [x22, #8]
  406534:	b	4064dc <ferror@plt+0x254c>
  406538:	mov	w0, #0x2                   	// #2
  40653c:	str	w0, [x22, #8]
  406540:	b	4064dc <ferror@plt+0x254c>
  406544:	mov	w0, #0x1                   	// #1
  406548:	str	w0, [x22, #8]
  40654c:	b	4064dc <ferror@plt+0x254c>
  406550:	str	wzr, [x22, #8]
  406554:	b	4064dc <ferror@plt+0x254c>
  406558:	mov	w0, #0x5                   	// #5
  40655c:	str	w0, [x22, #8]
  406560:	b	4064dc <ferror@plt+0x254c>
  406564:	strb	wzr, [x19]
  406568:	ldrb	w20, [x19, #1]!
  40656c:	cbz	w20, 40658c <ferror@plt+0x25fc>
  406570:	cmp	w20, #0x2c
  406574:	b.eq	406564 <ferror@plt+0x25d4>  // b.none
  406578:	bl	403b00 <__ctype_b_loc@plt>
  40657c:	and	x20, x20, #0xff
  406580:	ldr	x0, [x0]
  406584:	ldrh	w0, [x0, x20, lsl #1]
  406588:	tbnz	w0, #13, 406564 <ferror@plt+0x25d4>
  40658c:	ldr	w0, [x22, #8]
  406590:	cmp	w0, #0x6
  406594:	b.eq	4065f4 <ferror@plt+0x2664>  // b.none
  406598:	ldrb	w0, [x21]
  40659c:	cbz	w0, 4065c0 <ferror@plt+0x2630>
  4065a0:	mov	x0, x21
  4065a4:	bl	4200fc <ferror@plt+0x1c16c>
  4065a8:	str	x0, [x22, #16]
  4065ac:	b	4065fc <ferror@plt+0x266c>
  4065b0:	mov	x21, x19
  4065b4:	b	406514 <ferror@plt+0x2584>
  4065b8:	mov	x19, x21
  4065bc:	b	406514 <ferror@plt+0x2584>
  4065c0:	mov	x2, x28
  4065c4:	ldr	x1, [x22]
  4065c8:	ldr	x0, [sp, #96]
  4065cc:	bl	407ff4 <ferror@plt+0x4064>
  4065d0:	ldr	w0, [x27]
  4065d4:	cbnz	w0, 4065ec <ferror@plt+0x265c>
  4065d8:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4065dc:	add	x0, x0, #0xd98
  4065e0:	bl	4200fc <ferror@plt+0x1c16c>
  4065e4:	str	x0, [x22, #16]
  4065e8:	b	406454 <ferror@plt+0x24c4>
  4065ec:	mov	w0, #0x1                   	// #1
  4065f0:	bl	403500 <exit@plt>
  4065f4:	ldrb	w0, [x21]
  4065f8:	cbnz	w0, 4065a0 <ferror@plt+0x2610>
  4065fc:	ldr	x0, [x22]
  406600:	cbnz	x0, 406454 <ferror@plt+0x24c4>
  406604:	adrp	x4, 43d000 <ferror@plt+0x39070>
  406608:	add	x4, x4, #0x110
  40660c:	adrp	x3, 43d000 <ferror@plt+0x39070>
  406610:	add	x3, x3, #0x5d0
  406614:	add	x3, x3, #0x28
  406618:	mov	w2, #0x20b                 	// #523
  40661c:	adrp	x1, 43d000 <ferror@plt+0x39070>
  406620:	add	x1, x1, #0x28
  406624:	bl	4274b0 <ferror@plt+0x23520>
  406628:	ldr	x23, [sp, #104]
  40662c:	mov	x2, #0x0                   	// #0
  406630:	adrp	x1, 413000 <ferror@plt+0xf070>
  406634:	add	x1, x1, #0x498
  406638:	ldr	x19, [sp, #104]
  40663c:	mov	x0, x19
  406640:	bl	40df48 <ferror@plt+0x9fb8>
  406644:	mov	x0, x19
  406648:	bl	40d6c0 <ferror@plt+0x9730>
  40664c:	mov	x0, x23
  406650:	bl	40dbf0 <ferror@plt+0x9c60>
  406654:	ldp	x19, x20, [sp, #16]
  406658:	ldp	x21, x22, [sp, #32]
  40665c:	ldp	x23, x24, [sp, #48]
  406660:	ldp	x25, x26, [sp, #64]
  406664:	ldp	x27, x28, [sp, #80]
  406668:	ldp	x29, x30, [sp], #112
  40666c:	ret
  406670:	ldrb	w1, [x19]
  406674:	cbnz	w1, 40641c <ferror@plt+0x248c>
  406678:	b	40633c <ferror@plt+0x23ac>
  40667c:	stp	x29, x30, [sp, #-192]!
  406680:	mov	x29, sp
  406684:	stp	x19, x20, [sp, #16]
  406688:	stp	x23, x24, [sp, #48]
  40668c:	stp	x25, x26, [sp, #64]
  406690:	mov	x19, x0
  406694:	mov	x0, x1
  406698:	str	x1, [sp, #112]
  40669c:	str	w2, [sp, #124]
  4066a0:	str	w3, [sp, #136]
  4066a4:	str	w4, [sp, #120]
  4066a8:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4066ac:	add	x1, x1, #0x368
  4066b0:	bl	403780 <fopen@plt>
  4066b4:	mov	x23, x0
  4066b8:	cbz	x0, 406748 <ferror@plt+0x27b8>
  4066bc:	stp	x21, x22, [sp, #32]
  4066c0:	stp	x27, x28, [sp, #80]
  4066c4:	ldr	x20, [sp, #112]
  4066c8:	mov	x1, x20
  4066cc:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4066d0:	add	x0, x0, #0x148
  4066d4:	bl	407ef8 <ferror@plt+0x3f68>
  4066d8:	mov	x0, #0x90                  	// #144
  4066dc:	bl	4133b0 <ferror@plt+0xf420>
  4066e0:	mov	x25, x0
  4066e4:	mov	x0, x19
  4066e8:	bl	4200fc <ferror@plt+0x1c16c>
  4066ec:	str	x0, [x25]
  4066f0:	cbz	x20, 406770 <ferror@plt+0x27e0>
  4066f4:	mov	x0, x20
  4066f8:	bl	40b460 <ferror@plt+0x74d0>
  4066fc:	str	x0, [x25, #40]
  406700:	ldr	x0, [x25, #96]
  406704:	cbz	x0, 406790 <ferror@plt+0x2800>
  406708:	ldr	x2, [x25, #40]
  40670c:	adrp	x1, 43d000 <ferror@plt+0x39070>
  406710:	add	x1, x1, #0x198
  406714:	ldr	x0, [x25, #96]
  406718:	bl	40cbb4 <ferror@plt+0x8c24>
  40671c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  406720:	add	x0, x0, #0x898
  406724:	bl	422ad0 <ferror@plt+0x1eb40>
  406728:	mov	x19, x0
  40672c:	str	wzr, [sp, #96]
  406730:	mov	w0, #0x1                   	// #1
  406734:	str	w0, [sp, #108]
  406738:	adrp	x0, 43d000 <ferror@plt+0x39070>
  40673c:	add	x0, x0, #0x430
  406740:	str	x0, [sp, #128]
  406744:	b	40683c <ferror@plt+0x28ac>
  406748:	bl	403e80 <__errno_location@plt>
  40674c:	ldr	w0, [x0]
  406750:	bl	4039a0 <strerror@plt>
  406754:	mov	x2, x0
  406758:	ldr	x1, [sp, #112]
  40675c:	adrp	x0, 43d000 <ferror@plt+0x39070>
  406760:	add	x0, x0, #0x128
  406764:	bl	407ff4 <ferror@plt+0x4064>
  406768:	mov	x25, x23
  40676c:	b	407490 <ferror@plt+0x3500>
  406770:	adrp	x0, 43d000 <ferror@plt+0x39070>
  406774:	add	x0, x0, #0x168
  406778:	bl	407ef8 <ferror@plt+0x3f68>
  40677c:	adrp	x0, 43d000 <ferror@plt+0x39070>
  406780:	add	x0, x0, #0x190
  406784:	bl	4200fc <ferror@plt+0x1c16c>
  406788:	str	x0, [x25, #40]
  40678c:	b	406700 <ferror@plt+0x2770>
  406790:	adrp	x1, 40d000 <ferror@plt+0x9070>
  406794:	add	x1, x1, #0x3c0
  406798:	adrp	x0, 40d000 <ferror@plt+0x9070>
  40679c:	add	x0, x0, #0x3dc
  4067a0:	bl	40c44c <ferror@plt+0x84bc>
  4067a4:	str	x0, [x25, #96]
  4067a8:	b	406708 <ferror@plt+0x2778>
  4067ac:	add	x20, x20, #0x1
  4067b0:	ldrb	w1, [x20]
  4067b4:	and	w0, w1, #0xffffffdf
  4067b8:	sub	w0, w0, #0x41
  4067bc:	and	w0, w0, #0xff
  4067c0:	cmp	w0, #0x19
  4067c4:	b.ls	4067ac <ferror@plt+0x281c>  // b.plast
  4067c8:	sub	w0, w1, #0x30
  4067cc:	and	w0, w0, #0xff
  4067d0:	cmp	w1, #0x5f
  4067d4:	ccmp	w0, #0x9, #0x0, ne  // ne = any
  4067d8:	ccmp	w1, w2, #0x4, hi  // hi = pmore
  4067dc:	b.eq	4067ac <ferror@plt+0x281c>  // b.none
  4067e0:	sub	x1, x20, x21
  4067e4:	mov	x0, x21
  4067e8:	bl	420198 <ferror@plt+0x1c208>
  4067ec:	mov	x24, x0
  4067f0:	ldrb	w22, [x20]
  4067f4:	cbz	w22, 406818 <ferror@plt+0x2888>
  4067f8:	bl	403b00 <__ctype_b_loc@plt>
  4067fc:	mov	x26, x0
  406800:	ldr	x1, [x0]
  406804:	and	x0, x22, #0xff
  406808:	ldrh	w0, [x1, x0, lsl #1]
  40680c:	tbz	w0, #13, 4068f8 <ferror@plt+0x2968>
  406810:	ldrb	w22, [x20, #1]!
  406814:	cbnz	w22, 406804 <ferror@plt+0x2874>
  406818:	mov	x0, x21
  40681c:	bl	413498 <ferror@plt+0xf508>
  406820:	mov	x0, x24
  406824:	bl	413498 <ferror@plt+0xf508>
  406828:	mov	x1, #0x0                   	// #0
  40682c:	mov	x0, x19
  406830:	bl	422610 <ferror@plt+0x1e680>
  406834:	mov	w0, #0x1                   	// #1
  406838:	str	w0, [sp, #96]
  40683c:	mov	x1, #0x0                   	// #0
  406840:	mov	x0, x19
  406844:	bl	422610 <ferror@plt+0x1e680>
  406848:	mov	w22, #0x0                   	// #0
  40684c:	mov	w24, #0x0                   	// #0
  406850:	mov	w21, #0x0                   	// #0
  406854:	mov	x26, #0xffffffffffffffff    	// #-1
  406858:	mov	w28, #0x23                  	// #35
  40685c:	mov	w27, #0x5c                  	// #92
  406860:	mov	x0, x23
  406864:	bl	403980 <getc@plt>
  406868:	mov	w20, w0
  40686c:	cmn	w0, #0x1
  406870:	b.eq	4072c0 <ferror@plt+0x3330>  // b.none
  406874:	add	w22, w22, #0x1
  406878:	cbz	w21, 407380 <ferror@plt+0x33f0>
  40687c:	cmp	w0, #0xd
  406880:	b.eq	4074e4 <ferror@plt+0x3554>  // b.none
  406884:	cmp	w0, #0x23
  406888:	b.eq	40730c <ferror@plt+0x337c>  // b.none
  40688c:	cmp	w0, #0xa
  406890:	b.eq	4074bc <ferror@plt+0x352c>  // b.none
  406894:	ldr	x0, [x19, #8]
  406898:	add	x1, x0, #0x1
  40689c:	ldr	x2, [x19, #16]
  4068a0:	cmp	x1, x2
  4068a4:	b.cs	407358 <ferror@plt+0x33c8>  // b.hs, b.nlast
  4068a8:	ldr	x2, [x19]
  4068ac:	str	x1, [x19, #8]
  4068b0:	strb	w27, [x2, x0]
  4068b4:	ldr	x1, [x19]
  4068b8:	ldr	x0, [x19, #8]
  4068bc:	strb	wzr, [x1, x0]
  4068c0:	and	w2, w20, #0xff
  4068c4:	ldr	x1, [x19, #8]
  4068c8:	add	x3, x1, #0x1
  4068cc:	ldr	x0, [x19, #16]
  4068d0:	cmp	x3, x0
  4068d4:	b.cs	40736c <ferror@plt+0x33dc>  // b.hs, b.nlast
  4068d8:	ldr	x0, [x19]
  4068dc:	str	x3, [x19, #8]
  4068e0:	strb	w2, [x0, x1]
  4068e4:	ldr	x1, [x19]
  4068e8:	ldr	x0, [x19, #8]
  4068ec:	strb	wzr, [x1, x0]
  4068f0:	mov	w21, #0x0                   	// #0
  4068f4:	b	406860 <ferror@plt+0x28d0>
  4068f8:	cmp	w22, #0x3a
  4068fc:	b.ne	4070b0 <ferror@plt+0x3120>  // b.any
  406900:	add	x22, x20, #0x1
  406904:	ldrb	w0, [x20, #1]
  406908:	cbz	w0, 406920 <ferror@plt+0x2990>
  40690c:	and	x0, x0, #0xff
  406910:	ldrh	w0, [x1, x0, lsl #1]
  406914:	tbz	w0, #13, 406920 <ferror@plt+0x2990>
  406918:	ldrb	w0, [x22, #1]!
  40691c:	cbnz	w0, 40690c <ferror@plt+0x297c>
  406920:	adrp	x1, 43d000 <ferror@plt+0x39070>
  406924:	add	x1, x1, #0x1b8
  406928:	mov	x0, x24
  40692c:	bl	403ad0 <strcmp@plt>
  406930:	cbz	w0, 4069a4 <ferror@plt+0x2a14>
  406934:	adrp	x1, 43d000 <ferror@plt+0x39070>
  406938:	add	x1, x1, #0x1e8
  40693c:	mov	x0, x24
  406940:	bl	403ad0 <strcmp@plt>
  406944:	cbz	w0, 4069e8 <ferror@plt+0x2a58>
  406948:	adrp	x1, 43d000 <ferror@plt+0x39070>
  40694c:	add	x1, x1, #0x220
  406950:	mov	x0, x24
  406954:	bl	403ad0 <strcmp@plt>
  406958:	cbz	w0, 406a2c <ferror@plt+0x2a9c>
  40695c:	adrp	x1, 43d000 <ferror@plt+0x39070>
  406960:	add	x1, x1, #0x250
  406964:	mov	x0, x24
  406968:	bl	403ad0 <strcmp@plt>
  40696c:	cbnz	w0, 406aa8 <ferror@plt+0x2b18>
  406970:	ldr	w0, [sp, #120]
  406974:	cbnz	w0, 406818 <ferror@plt+0x2888>
  406978:	ldr	x0, [x25, #72]
  40697c:	cbz	x0, 406a70 <ferror@plt+0x2ae0>
  406980:	ldr	x1, [sp, #112]
  406984:	adrp	x0, 43d000 <ferror@plt+0x39070>
  406988:	add	x0, x0, #0x268
  40698c:	bl	407ff4 <ferror@plt+0x4064>
  406990:	adrp	x0, 49b000 <ferror@plt+0x97070>
  406994:	ldr	w0, [x0, #1504]
  406998:	cbz	w0, 406818 <ferror@plt+0x2888>
  40699c:	mov	w0, #0x1                   	// #1
  4069a0:	bl	403500 <exit@plt>
  4069a4:	ldr	x0, [x25, #8]
  4069a8:	cbz	x0, 4069d0 <ferror@plt+0x2a40>
  4069ac:	ldr	x1, [sp, #112]
  4069b0:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4069b4:	add	x0, x0, #0x1c0
  4069b8:	bl	407ff4 <ferror@plt+0x4064>
  4069bc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4069c0:	ldr	w0, [x0, #1504]
  4069c4:	cbz	w0, 406818 <ferror@plt+0x2888>
  4069c8:	mov	w0, #0x1                   	// #1
  4069cc:	bl	403500 <exit@plt>
  4069d0:	ldr	x2, [sp, #112]
  4069d4:	mov	x1, x22
  4069d8:	mov	x0, x25
  4069dc:	bl	405ec8 <ferror@plt+0x1f38>
  4069e0:	str	x0, [x25, #8]
  4069e4:	b	406818 <ferror@plt+0x2888>
  4069e8:	ldr	x0, [x25, #24]
  4069ec:	cbz	x0, 406a14 <ferror@plt+0x2a84>
  4069f0:	ldr	x1, [sp, #112]
  4069f4:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4069f8:	add	x0, x0, #0x1f8
  4069fc:	bl	407ff4 <ferror@plt+0x4064>
  406a00:	adrp	x0, 49b000 <ferror@plt+0x97070>
  406a04:	ldr	w0, [x0, #1504]
  406a08:	cbz	w0, 406818 <ferror@plt+0x2888>
  406a0c:	mov	w0, #0x1                   	// #1
  406a10:	bl	403500 <exit@plt>
  406a14:	ldr	x2, [sp, #112]
  406a18:	mov	x1, x22
  406a1c:	mov	x0, x25
  406a20:	bl	405ec8 <ferror@plt+0x1f38>
  406a24:	str	x0, [x25, #24]
  406a28:	b	406818 <ferror@plt+0x2888>
  406a2c:	ldr	x0, [x25, #16]
  406a30:	cbz	x0, 406a58 <ferror@plt+0x2ac8>
  406a34:	ldr	x1, [sp, #112]
  406a38:	adrp	x0, 43d000 <ferror@plt+0x39070>
  406a3c:	add	x0, x0, #0x228
  406a40:	bl	407ff4 <ferror@plt+0x4064>
  406a44:	adrp	x0, 49b000 <ferror@plt+0x97070>
  406a48:	ldr	w0, [x0, #1504]
  406a4c:	cbz	w0, 406818 <ferror@plt+0x2888>
  406a50:	mov	w0, #0x1                   	// #1
  406a54:	bl	403500 <exit@plt>
  406a58:	ldr	x2, [sp, #112]
  406a5c:	mov	x1, x22
  406a60:	mov	x0, x25
  406a64:	bl	405ec8 <ferror@plt+0x1f38>
  406a68:	str	x0, [x25, #16]
  406a6c:	b	406818 <ferror@plt+0x2888>
  406a70:	ldr	x26, [sp, #112]
  406a74:	mov	x2, x26
  406a78:	mov	x1, x22
  406a7c:	mov	x0, x25
  406a80:	bl	405ec8 <ferror@plt+0x1f38>
  406a84:	mov	x20, x0
  406a88:	mov	x2, x26
  406a8c:	mov	x1, x0
  406a90:	mov	x0, x25
  406a94:	bl	40609c <ferror@plt+0x210c>
  406a98:	str	x0, [x25, #64]
  406a9c:	mov	x0, x20
  406aa0:	bl	413498 <ferror@plt+0xf508>
  406aa4:	b	406818 <ferror@plt+0x2888>
  406aa8:	adrp	x1, 43d000 <ferror@plt+0x39070>
  406aac:	add	x1, x1, #0x298
  406ab0:	mov	x0, x24
  406ab4:	bl	403ad0 <strcmp@plt>
  406ab8:	cbnz	w0, 406b28 <ferror@plt+0x2b98>
  406abc:	ldr	w0, [sp, #124]
  406ac0:	cbnz	w0, 406818 <ferror@plt+0x2888>
  406ac4:	ldr	x0, [x25, #56]
  406ac8:	cbz	x0, 406af0 <ferror@plt+0x2b60>
  406acc:	ldr	x1, [sp, #112]
  406ad0:	adrp	x0, 43d000 <ferror@plt+0x39070>
  406ad4:	add	x0, x0, #0x2a8
  406ad8:	bl	407ff4 <ferror@plt+0x4064>
  406adc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  406ae0:	ldr	w0, [x0, #1504]
  406ae4:	cbz	w0, 406818 <ferror@plt+0x2888>
  406ae8:	mov	w0, #0x1                   	// #1
  406aec:	bl	403500 <exit@plt>
  406af0:	ldr	x26, [sp, #112]
  406af4:	mov	x2, x26
  406af8:	mov	x1, x22
  406afc:	mov	x0, x25
  406b00:	bl	405ec8 <ferror@plt+0x1f38>
  406b04:	mov	x20, x0
  406b08:	mov	x2, x26
  406b0c:	mov	x1, x0
  406b10:	mov	x0, x25
  406b14:	bl	40609c <ferror@plt+0x210c>
  406b18:	str	x0, [x25, #48]
  406b1c:	mov	x0, x20
  406b20:	bl	413498 <ferror@plt+0xf508>
  406b24:	b	406818 <ferror@plt+0x2888>
  406b28:	adrp	x1, 43d000 <ferror@plt+0x39070>
  406b2c:	add	x1, x1, #0x2d0
  406b30:	mov	x0, x24
  406b34:	bl	403ad0 <strcmp@plt>
  406b38:	ldr	w1, [sp, #136]
  406b3c:	orr	w0, w1, w0
  406b40:	cbz	w0, 406bb8 <ferror@plt+0x2c28>
  406b44:	adrp	x1, 43d000 <ferror@plt+0x39070>
  406b48:	add	x1, x1, #0x350
  406b4c:	mov	x0, x24
  406b50:	bl	403ad0 <strcmp@plt>
  406b54:	cbz	w0, 406ca0 <ferror@plt+0x2d10>
  406b58:	adrp	x1, 43d000 <ferror@plt+0x39070>
  406b5c:	add	x1, x1, #0x3b8
  406b60:	mov	x0, x24
  406b64:	bl	403ad0 <strcmp@plt>
  406b68:	cbz	w0, 406b80 <ferror@plt+0x2bf0>
  406b6c:	adrp	x1, 43d000 <ferror@plt+0x39070>
  406b70:	add	x1, x1, #0x3c0
  406b74:	mov	x0, x24
  406b78:	bl	403ad0 <strcmp@plt>
  406b7c:	cbnz	w0, 406fc8 <ferror@plt+0x3038>
  406b80:	str	xzr, [sp, #176]
  406b84:	str	wzr, [sp, #172]
  406b88:	str	xzr, [sp, #184]
  406b8c:	ldr	x0, [x25, #88]
  406b90:	cbz	x0, 406d88 <ferror@plt+0x2df8>
  406b94:	ldr	x1, [sp, #112]
  406b98:	adrp	x0, 43d000 <ferror@plt+0x39070>
  406b9c:	add	x0, x0, #0x3c8
  406ba0:	bl	407ff4 <ferror@plt+0x4064>
  406ba4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  406ba8:	ldr	w0, [x0, #1504]
  406bac:	cbz	w0, 406818 <ferror@plt+0x2888>
  406bb0:	mov	w0, #0x1                   	// #1
  406bb4:	bl	403500 <exit@plt>
  406bb8:	str	xzr, [sp, #176]
  406bbc:	str	wzr, [sp, #172]
  406bc0:	str	xzr, [sp, #184]
  406bc4:	ldr	w0, [x25, #132]
  406bc8:	cmp	w0, #0x0
  406bcc:	b.le	406bf4 <ferror@plt+0x2c64>
  406bd0:	ldr	x1, [sp, #112]
  406bd4:	adrp	x0, 43d000 <ferror@plt+0x39070>
  406bd8:	add	x0, x0, #0x2e0
  406bdc:	bl	407ff4 <ferror@plt+0x4064>
  406be0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  406be4:	ldr	w0, [x0, #1504]
  406be8:	cbz	w0, 406818 <ferror@plt+0x2888>
  406bec:	mov	w0, #0x1                   	// #1
  406bf0:	bl	403500 <exit@plt>
  406bf4:	ldr	x2, [sp, #112]
  406bf8:	mov	x1, x22
  406bfc:	mov	x0, x25
  406c00:	bl	405ec8 <ferror@plt+0x1f38>
  406c04:	mov	x20, x0
  406c08:	cbz	x0, 406c14 <ferror@plt+0x2c84>
  406c0c:	ldrb	w0, [x0]
  406c10:	cbnz	w0, 406c44 <ferror@plt+0x2cb4>
  406c14:	ldr	x2, [sp, #176]
  406c18:	ldr	w1, [sp, #172]
  406c1c:	mov	x0, x25
  406c20:	bl	405c54 <ferror@plt+0x1cc4>
  406c24:	ldr	x0, [sp, #176]
  406c28:	bl	421a08 <ferror@plt+0x1da78>
  406c2c:	mov	x0, x20
  406c30:	bl	413498 <ferror@plt+0xf508>
  406c34:	ldr	w0, [x25, #132]
  406c38:	add	w0, w0, #0x1
  406c3c:	str	w0, [x25, #132]
  406c40:	b	406818 <ferror@plt+0x2888>
  406c44:	add	x3, sp, #0xb8
  406c48:	add	x2, sp, #0xb0
  406c4c:	add	x1, sp, #0xac
  406c50:	mov	x0, x20
  406c54:	bl	41d07c <ferror@plt+0x190ec>
  406c58:	cbnz	w0, 406c14 <ferror@plt+0x2c84>
  406c5c:	ldr	x0, [sp, #184]
  406c60:	cbz	x0, 406c8c <ferror@plt+0x2cfc>
  406c64:	ldr	x1, [x0, #8]
  406c68:	adrp	x0, 43d000 <ferror@plt+0x39070>
  406c6c:	add	x0, x0, #0x310
  406c70:	bl	407ff4 <ferror@plt+0x4064>
  406c74:	adrp	x0, 49b000 <ferror@plt+0x97070>
  406c78:	ldr	w0, [x0, #1504]
  406c7c:	cbnz	w0, 406c98 <ferror@plt+0x2d08>
  406c80:	mov	x0, x20
  406c84:	bl	413498 <ferror@plt+0xf508>
  406c88:	b	406818 <ferror@plt+0x2888>
  406c8c:	adrp	x1, 43d000 <ferror@plt+0x39070>
  406c90:	add	x1, x1, #0x120
  406c94:	b	406c68 <ferror@plt+0x2cd8>
  406c98:	mov	w0, #0x1                   	// #1
  406c9c:	bl	403500 <exit@plt>
  406ca0:	str	xzr, [sp, #176]
  406ca4:	str	wzr, [sp, #172]
  406ca8:	str	xzr, [sp, #184]
  406cac:	ldr	w0, [x25, #128]
  406cb0:	cmp	w0, #0x0
  406cb4:	b.le	406cdc <ferror@plt+0x2d4c>
  406cb8:	ldr	x1, [sp, #112]
  406cbc:	adrp	x0, 43d000 <ferror@plt+0x39070>
  406cc0:	add	x0, x0, #0x358
  406cc4:	bl	407ff4 <ferror@plt+0x4064>
  406cc8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  406ccc:	ldr	w0, [x0, #1504]
  406cd0:	cbz	w0, 406818 <ferror@plt+0x2888>
  406cd4:	mov	w0, #0x1                   	// #1
  406cd8:	bl	403500 <exit@plt>
  406cdc:	ldr	x2, [sp, #112]
  406ce0:	mov	x1, x22
  406ce4:	mov	x0, x25
  406ce8:	bl	405ec8 <ferror@plt+0x1f38>
  406cec:	mov	x20, x0
  406cf0:	cbz	x0, 406cfc <ferror@plt+0x2d6c>
  406cf4:	ldrb	w0, [x0]
  406cf8:	cbnz	w0, 406d2c <ferror@plt+0x2d9c>
  406cfc:	ldr	x2, [sp, #176]
  406d00:	ldr	w1, [sp, #172]
  406d04:	mov	x0, x25
  406d08:	bl	405c54 <ferror@plt+0x1cc4>
  406d0c:	mov	x0, x20
  406d10:	bl	413498 <ferror@plt+0xf508>
  406d14:	ldr	x0, [sp, #176]
  406d18:	bl	421a08 <ferror@plt+0x1da78>
  406d1c:	ldr	w0, [x25, #128]
  406d20:	add	w0, w0, #0x1
  406d24:	str	w0, [x25, #128]
  406d28:	b	406818 <ferror@plt+0x2888>
  406d2c:	add	x3, sp, #0xb8
  406d30:	add	x2, sp, #0xb0
  406d34:	add	x1, sp, #0xac
  406d38:	mov	x0, x20
  406d3c:	bl	41d07c <ferror@plt+0x190ec>
  406d40:	cbnz	w0, 406cfc <ferror@plt+0x2d6c>
  406d44:	ldr	x0, [sp, #184]
  406d48:	cbz	x0, 406d74 <ferror@plt+0x2de4>
  406d4c:	ldr	x1, [x0, #8]
  406d50:	adrp	x0, 43d000 <ferror@plt+0x39070>
  406d54:	add	x0, x0, #0x380
  406d58:	bl	407ff4 <ferror@plt+0x4064>
  406d5c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  406d60:	ldr	w0, [x0, #1504]
  406d64:	cbnz	w0, 406d80 <ferror@plt+0x2df0>
  406d68:	mov	x0, x20
  406d6c:	bl	413498 <ferror@plt+0xf508>
  406d70:	b	406818 <ferror@plt+0x2888>
  406d74:	adrp	x1, 43d000 <ferror@plt+0x39070>
  406d78:	add	x1, x1, #0x120
  406d7c:	b	406d50 <ferror@plt+0x2dc0>
  406d80:	mov	w0, #0x1                   	// #1
  406d84:	bl	403500 <exit@plt>
  406d88:	ldr	x2, [sp, #112]
  406d8c:	mov	x1, x22
  406d90:	mov	x0, x25
  406d94:	bl	405ec8 <ferror@plt+0x1f38>
  406d98:	str	x0, [sp, #144]
  406d9c:	cbz	x0, 406da8 <ferror@plt+0x2e18>
  406da0:	ldrb	w0, [x0]
  406da4:	cbnz	w0, 406dd8 <ferror@plt+0x2e48>
  406da8:	mov	w20, #0x0                   	// #0
  406dac:	adrp	x0, 442000 <ferror@plt+0x3e070>
  406db0:	add	x0, x0, #0x180
  406db4:	str	x0, [sp, #152]
  406db8:	ldr	w0, [sp, #172]
  406dbc:	cmp	w0, #0x0
  406dc0:	b.gt	406eec <ferror@plt+0x2f5c>
  406dc4:	ldr	x0, [sp, #176]
  406dc8:	bl	421a08 <ferror@plt+0x1da78>
  406dcc:	ldr	x0, [sp, #144]
  406dd0:	bl	413498 <ferror@plt+0xf508>
  406dd4:	b	406818 <ferror@plt+0x2888>
  406dd8:	add	x3, sp, #0xb8
  406ddc:	add	x2, sp, #0xb0
  406de0:	add	x1, sp, #0xac
  406de4:	ldr	x0, [sp, #144]
  406de8:	bl	41d07c <ferror@plt+0x190ec>
  406dec:	cbnz	w0, 406da8 <ferror@plt+0x2e18>
  406df0:	ldr	x0, [sp, #184]
  406df4:	cbz	x0, 406e20 <ferror@plt+0x2e90>
  406df8:	ldr	x1, [x0, #8]
  406dfc:	adrp	x0, 43d000 <ferror@plt+0x39070>
  406e00:	add	x0, x0, #0x3f0
  406e04:	bl	407ff4 <ferror@plt+0x4064>
  406e08:	adrp	x0, 49b000 <ferror@plt+0x97070>
  406e0c:	ldr	w0, [x0, #1504]
  406e10:	cbnz	w0, 406e2c <ferror@plt+0x2e9c>
  406e14:	ldr	x0, [sp, #144]
  406e18:	bl	413498 <ferror@plt+0xf508>
  406e1c:	b	406818 <ferror@plt+0x2888>
  406e20:	adrp	x1, 43d000 <ferror@plt+0x39070>
  406e24:	add	x1, x1, #0x120
  406e28:	b	406dfc <ferror@plt+0x2e6c>
  406e2c:	mov	w0, #0x1                   	// #1
  406e30:	bl	403500 <exit@plt>
  406e34:	ldrb	w0, [x22, #1]
  406e38:	cmp	w0, #0x49
  406e3c:	b.ne	406f2c <ferror@plt+0x2f9c>  // b.any
  406e40:	add	x1, x22, #0x2
  406e44:	ldrb	w0, [x22, #2]
  406e48:	cbz	w0, 406e64 <ferror@plt+0x2ed4>
  406e4c:	ldr	x2, [x26]
  406e50:	and	x0, x0, #0xff
  406e54:	ldrh	w0, [x2, x0, lsl #1]
  406e58:	tbz	w0, #13, 406e64 <ferror@plt+0x2ed4>
  406e5c:	ldrb	w0, [x1, #1]!
  406e60:	cbnz	w0, 406e50 <ferror@plt+0x2ec0>
  406e64:	mov	w0, #0x8                   	// #8
  406e68:	strb	w0, [x28]
  406e6c:	mov	x2, #0x0                   	// #0
  406e70:	adrp	x0, 43c000 <ferror@plt+0x38070>
  406e74:	add	x0, x0, #0x730
  406e78:	bl	420364 <ferror@plt+0x1c3d4>
  406e7c:	str	x0, [x28, #8]
  406e80:	mov	x1, x28
  406e84:	ldr	x0, [x25, #88]
  406e88:	bl	40d6fc <ferror@plt+0x976c>
  406e8c:	str	x0, [x25, #88]
  406e90:	b	406ed4 <ferror@plt+0x2f44>
  406e94:	add	w0, w20, #0x1
  406e98:	mov	w1, w0
  406e9c:	str	w0, [sp, #140]
  406ea0:	ldr	w0, [sp, #172]
  406ea4:	cmp	w1, w0
  406ea8:	b.lt	406f54 <ferror@plt+0x2fc4>  // b.tstop
  406eac:	cbz	w27, 406fbc <ferror@plt+0x302c>
  406eb0:	mov	w0, #0x10                  	// #16
  406eb4:	strb	w0, [x28]
  406eb8:	mov	x0, x22
  406ebc:	bl	4200fc <ferror@plt+0x1c16c>
  406ec0:	str	x0, [x28, #8]
  406ec4:	mov	x1, x28
  406ec8:	ldr	x0, [x25, #88]
  406ecc:	bl	40d6fc <ferror@plt+0x976c>
  406ed0:	str	x0, [x25, #88]
  406ed4:	mov	x0, x22
  406ed8:	bl	413498 <ferror@plt+0xf508>
  406edc:	add	w20, w20, #0x1
  406ee0:	ldr	w0, [sp, #172]
  406ee4:	cmp	w20, w0
  406ee8:	b.ge	406dc4 <ferror@plt+0x2e34>  // b.tcont
  406eec:	mov	x0, #0x10                  	// #16
  406ef0:	bl	41334c <ferror@plt+0xf3bc>
  406ef4:	mov	x28, x0
  406ef8:	sbfiz	x0, x20, #3, #32
  406efc:	str	x0, [sp, #96]
  406f00:	ldr	x0, [sp, #176]
  406f04:	ldr	x0, [x0, w20, sxtw #3]
  406f08:	bl	405aa8 <ferror@plt+0x1b18>
  406f0c:	mov	x27, x0
  406f10:	bl	405b5c <ferror@plt+0x1bcc>
  406f14:	mov	x22, x0
  406f18:	mov	x0, x27
  406f1c:	bl	413498 <ferror@plt+0xf508>
  406f20:	ldrb	w27, [x22]
  406f24:	cmp	w27, #0x2d
  406f28:	b.eq	406e34 <ferror@plt+0x2ea4>  // b.none
  406f2c:	mov	x1, x22
  406f30:	ldr	x0, [sp, #128]
  406f34:	bl	403ad0 <strcmp@plt>
  406f38:	cbz	w0, 406e94 <ferror@plt+0x2f04>
  406f3c:	mov	x1, x22
  406f40:	adrp	x0, 43d000 <ferror@plt+0x39070>
  406f44:	add	x0, x0, #0x440
  406f48:	bl	403ad0 <strcmp@plt>
  406f4c:	cbnz	w0, 406eac <ferror@plt+0x2f1c>
  406f50:	b	406e94 <ferror@plt+0x2f04>
  406f54:	ldr	x0, [sp, #176]
  406f58:	ldr	x1, [sp, #96]
  406f5c:	add	x0, x0, x1
  406f60:	ldr	x0, [x0, #8]
  406f64:	bl	405aa8 <ferror@plt+0x1b18>
  406f68:	mov	x27, x0
  406f6c:	bl	405b5c <ferror@plt+0x1bcc>
  406f70:	mov	x20, x0
  406f74:	mov	w0, #0x8                   	// #8
  406f78:	strb	w0, [x28]
  406f7c:	mov	x3, #0x0                   	// #0
  406f80:	mov	x2, x20
  406f84:	ldr	x1, [sp, #152]
  406f88:	mov	x0, x22
  406f8c:	bl	420364 <ferror@plt+0x1c3d4>
  406f90:	str	x0, [x28, #8]
  406f94:	mov	x1, x28
  406f98:	ldr	x0, [x25, #88]
  406f9c:	bl	40d6fc <ferror@plt+0x976c>
  406fa0:	str	x0, [x25, #88]
  406fa4:	mov	x0, x20
  406fa8:	bl	413498 <ferror@plt+0xf508>
  406fac:	mov	x0, x27
  406fb0:	bl	413498 <ferror@plt+0xf508>
  406fb4:	ldr	w20, [sp, #140]
  406fb8:	b	406ed4 <ferror@plt+0x2f44>
  406fbc:	mov	x0, x28
  406fc0:	bl	413498 <ferror@plt+0xf508>
  406fc4:	b	406ed4 <ferror@plt+0x2f44>
  406fc8:	adrp	x1, 43d000 <ferror@plt+0x39070>
  406fcc:	add	x1, x1, #0x450
  406fd0:	mov	x0, x24
  406fd4:	bl	403ad0 <strcmp@plt>
  406fd8:	cbz	w0, 40701c <ferror@plt+0x308c>
  406fdc:	adrp	x1, 43d000 <ferror@plt+0x39070>
  406fe0:	add	x1, x1, #0x488
  406fe4:	mov	x0, x24
  406fe8:	bl	403ad0 <strcmp@plt>
  406fec:	cbnz	w0, 407098 <ferror@plt+0x3108>
  406ff0:	ldr	x0, [x25, #32]
  406ff4:	cbz	x0, 407080 <ferror@plt+0x30f0>
  406ff8:	ldr	x1, [sp, #112]
  406ffc:	adrp	x0, 43d000 <ferror@plt+0x39070>
  407000:	add	x0, x0, #0x490
  407004:	bl	407ff4 <ferror@plt+0x4064>
  407008:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40700c:	ldr	w0, [x0, #1504]
  407010:	cbz	w0, 406818 <ferror@plt+0x2888>
  407014:	mov	w0, #0x1                   	// #1
  407018:	bl	403500 <exit@plt>
  40701c:	ldr	x0, [x25, #112]
  407020:	cbz	x0, 407048 <ferror@plt+0x30b8>
  407024:	ldr	x1, [sp, #112]
  407028:	adrp	x0, 43d000 <ferror@plt+0x39070>
  40702c:	add	x0, x0, #0x460
  407030:	bl	407ff4 <ferror@plt+0x4064>
  407034:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407038:	ldr	w0, [x0, #1504]
  40703c:	cbz	w0, 406818 <ferror@plt+0x2888>
  407040:	mov	w0, #0x1                   	// #1
  407044:	bl	403500 <exit@plt>
  407048:	ldr	x26, [sp, #112]
  40704c:	mov	x2, x26
  407050:	mov	x1, x22
  407054:	mov	x0, x25
  407058:	bl	405ec8 <ferror@plt+0x1f38>
  40705c:	mov	x20, x0
  407060:	mov	x2, x26
  407064:	mov	x1, x0
  407068:	mov	x0, x25
  40706c:	bl	40609c <ferror@plt+0x210c>
  407070:	str	x0, [x25, #112]
  407074:	mov	x0, x20
  407078:	bl	413498 <ferror@plt+0xf508>
  40707c:	b	406818 <ferror@plt+0x2888>
  407080:	ldr	x2, [sp, #112]
  407084:	mov	x1, x22
  407088:	mov	x0, x25
  40708c:	bl	405ec8 <ferror@plt+0x1f38>
  407090:	str	x0, [x25, #32]
  407094:	b	406818 <ferror@plt+0x2888>
  407098:	ldr	x2, [sp, #112]
  40709c:	mov	x1, x24
  4070a0:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4070a4:	add	x0, x0, #0x4b0
  4070a8:	bl	407ef8 <ferror@plt+0x3f68>
  4070ac:	b	406818 <ferror@plt+0x2888>
  4070b0:	cmp	w22, #0x3d
  4070b4:	b.ne	406818 <ferror@plt+0x2888>  // b.any
  4070b8:	add	x22, x20, #0x1
  4070bc:	ldrb	w0, [x20, #1]
  4070c0:	cbz	w0, 4070d8 <ferror@plt+0x3148>
  4070c4:	and	x0, x0, #0xff
  4070c8:	ldrh	w0, [x1, x0, lsl #1]
  4070cc:	tbz	w0, #13, 4070d8 <ferror@plt+0x3148>
  4070d0:	ldrb	w0, [x22, #1]!
  4070d4:	cbnz	w0, 4070c4 <ferror@plt+0x3134>
  4070d8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4070dc:	ldr	w0, [x0, #2416]
  4070e0:	cbz	w0, 40719c <ferror@plt+0x320c>
  4070e4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4070e8:	ldr	x26, [x0, #1512]
  4070ec:	mov	x1, x26
  4070f0:	mov	x0, x24
  4070f4:	bl	403ad0 <strcmp@plt>
  4070f8:	cbz	w0, 407174 <ferror@plt+0x31e4>
  4070fc:	ldr	x20, [x25, #136]
  407100:	cbz	x20, 40719c <ferror@plt+0x320c>
  407104:	ldrb	w0, [x20]
  407108:	cbz	w0, 40719c <ferror@plt+0x320c>
  40710c:	mov	x0, x20
  407110:	bl	4034d0 <strlen@plt>
  407114:	mov	x27, x0
  407118:	mov	x2, x0
  40711c:	mov	x1, x20
  407120:	mov	x0, x22
  407124:	bl	403830 <strncmp@plt>
  407128:	cbnz	w0, 40719c <ferror@plt+0x320c>
  40712c:	ldrb	w0, [x22, x27]
  407130:	cmp	w0, #0x2f
  407134:	b.ne	40719c <ferror@plt+0x320c>  // b.any
  407138:	mov	x1, x26
  40713c:	ldr	x0, [x25, #96]
  407140:	bl	40c894 <ferror@plt+0x8904>
  407144:	mov	x20, x0
  407148:	ldr	x0, [x25, #136]
  40714c:	bl	4034d0 <strlen@plt>
  407150:	mov	x2, #0x0                   	// #0
  407154:	add	x1, x22, x0
  407158:	mov	x0, x20
  40715c:	bl	420364 <ferror@plt+0x1c3d4>
  407160:	mov	x22, x0
  407164:	mov	x0, x21
  407168:	bl	413498 <ferror@plt+0xf508>
  40716c:	mov	x21, x22
  407170:	b	40719c <ferror@plt+0x320c>
  407174:	ldr	x0, [x25, #40]
  407178:	bl	40b35c <ferror@plt+0x73cc>
  40717c:	mov	x26, x0
  407180:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407184:	add	x1, x1, #0x4d0
  407188:	bl	420dd8 <ferror@plt+0x1ce48>
  40718c:	mov	w20, w0
  407190:	mov	x0, x26
  407194:	bl	413498 <ferror@plt+0xf508>
  407198:	cbz	w20, 4071d4 <ferror@plt+0x3244>
  40719c:	mov	x1, x24
  4071a0:	ldr	x0, [x25, #96]
  4071a4:	bl	40c894 <ferror@plt+0x8904>
  4071a8:	cbz	x0, 407270 <ferror@plt+0x32e0>
  4071ac:	ldr	x2, [sp, #112]
  4071b0:	mov	x1, x24
  4071b4:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4071b8:	add	x0, x0, #0x518
  4071bc:	bl	407ff4 <ferror@plt+0x4064>
  4071c0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4071c4:	ldr	w0, [x0, #1504]
  4071c8:	cbz	w0, 406818 <ferror@plt+0x2888>
  4071cc:	mov	w0, #0x1                   	// #1
  4071d0:	bl	403500 <exit@plt>
  4071d4:	mov	x0, x22
  4071d8:	bl	4200fc <ferror@plt+0x1c16c>
  4071dc:	str	x0, [x25, #136]
  4071e0:	ldr	x0, [x25, #40]
  4071e4:	bl	40b460 <ferror@plt+0x74d0>
  4071e8:	mov	x22, x0
  4071ec:	bl	40b460 <ferror@plt+0x74d0>
  4071f0:	mov	x20, x0
  4071f4:	mov	x0, x22
  4071f8:	bl	413498 <ferror@plt+0xf508>
  4071fc:	ldrb	w0, [x20]
  407200:	cbz	w0, 407228 <ferror@plt+0x3298>
  407204:	mov	x1, x20
  407208:	mov	w2, #0x2f                  	// #47
  40720c:	b	407218 <ferror@plt+0x3288>
  407210:	ldrb	w0, [x1, #1]!
  407214:	cbz	w0, 407228 <ferror@plt+0x3298>
  407218:	cmp	w0, #0x5c
  40721c:	b.ne	407210 <ferror@plt+0x3280>  // b.any
  407220:	strb	w2, [x1]
  407224:	b	407210 <ferror@plt+0x3280>
  407228:	mov	x0, x20
  40722c:	bl	405b5c <ferror@plt+0x1bcc>
  407230:	mov	x22, x0
  407234:	mov	x0, x20
  407238:	bl	413498 <ferror@plt+0xf508>
  40723c:	mov	x0, x24
  407240:	bl	4200fc <ferror@plt+0x1c16c>
  407244:	mov	x20, x0
  407248:	mov	x2, x22
  40724c:	mov	x1, x24
  407250:	adrp	x0, 43d000 <ferror@plt+0x39070>
  407254:	add	x0, x0, #0x4e0
  407258:	bl	407ef8 <ferror@plt+0x3f68>
  40725c:	mov	x2, x22
  407260:	mov	x1, x20
  407264:	ldr	x0, [x25, #96]
  407268:	bl	40cbb4 <ferror@plt+0x8c24>
  40726c:	b	406818 <ferror@plt+0x2888>
  407270:	mov	x0, x24
  407274:	bl	4200fc <ferror@plt+0x1c16c>
  407278:	mov	x20, x0
  40727c:	ldr	x2, [sp, #112]
  407280:	mov	x1, x22
  407284:	mov	x0, x25
  407288:	bl	405ec8 <ferror@plt+0x1f38>
  40728c:	mov	x22, x0
  407290:	mov	x2, x0
  407294:	mov	x1, x20
  407298:	adrp	x0, 43d000 <ferror@plt+0x39070>
  40729c:	add	x0, x0, #0x548
  4072a0:	bl	407ef8 <ferror@plt+0x3f68>
  4072a4:	mov	x2, x22
  4072a8:	mov	x1, x20
  4072ac:	ldr	x0, [x25, #96]
  4072b0:	bl	40cbb4 <ferror@plt+0x8c24>
  4072b4:	b	406818 <ferror@plt+0x2888>
  4072b8:	ldr	w24, [sp, #108]
  4072bc:	b	406860 <ferror@plt+0x28d0>
  4072c0:	cbz	w21, 4073f0 <ferror@plt+0x3460>
  4072c4:	ldr	x0, [x19, #8]
  4072c8:	add	x1, x0, #0x1
  4072cc:	ldr	x2, [x19, #16]
  4072d0:	cmp	x1, x2
  4072d4:	b.cs	4072f8 <ferror@plt+0x3368>  // b.hs, b.nlast
  4072d8:	ldr	x2, [x19]
  4072dc:	str	x1, [x19, #8]
  4072e0:	mov	w1, #0x5c                  	// #92
  4072e4:	strb	w1, [x2, x0]
  4072e8:	ldr	x1, [x19]
  4072ec:	ldr	x0, [x19, #8]
  4072f0:	strb	wzr, [x1, x0]
  4072f4:	b	4073f0 <ferror@plt+0x3460>
  4072f8:	mov	w2, #0x5c                  	// #92
  4072fc:	mov	x1, #0xffffffffffffffff    	// #-1
  407300:	mov	x0, x19
  407304:	bl	422d54 <ferror@plt+0x1edc4>
  407308:	b	4073f0 <ferror@plt+0x3460>
  40730c:	ldr	x0, [x19, #8]
  407310:	add	x1, x0, #0x1
  407314:	ldr	x2, [x19, #16]
  407318:	cmp	x1, x2
  40731c:	b.cs	407340 <ferror@plt+0x33b0>  // b.hs, b.nlast
  407320:	ldr	x2, [x19]
  407324:	str	x1, [x19, #8]
  407328:	strb	w28, [x2, x0]
  40732c:	ldr	x1, [x19]
  407330:	ldr	x0, [x19, #8]
  407334:	strb	wzr, [x1, x0]
  407338:	mov	w21, #0x0                   	// #0
  40733c:	b	406860 <ferror@plt+0x28d0>
  407340:	mov	w2, w28
  407344:	mov	x1, x26
  407348:	mov	x0, x19
  40734c:	bl	422d54 <ferror@plt+0x1edc4>
  407350:	mov	w21, #0x0                   	// #0
  407354:	b	406860 <ferror@plt+0x28d0>
  407358:	mov	w2, w27
  40735c:	mov	x1, x26
  407360:	mov	x0, x19
  407364:	bl	422d54 <ferror@plt+0x1edc4>
  407368:	b	4068c0 <ferror@plt+0x2930>
  40736c:	mov	x1, x26
  407370:	mov	x0, x19
  407374:	bl	422d54 <ferror@plt+0x1edc4>
  407378:	mov	w21, #0x0                   	// #0
  40737c:	b	406860 <ferror@plt+0x28d0>
  407380:	cmp	w0, #0x23
  407384:	b.eq	4072b8 <ferror@plt+0x3328>  // b.none
  407388:	cmp	w0, #0x5c
  40738c:	b.eq	4073d4 <ferror@plt+0x3444>  // b.none
  407390:	cmp	w0, #0xa
  407394:	b.eq	4073e0 <ferror@plt+0x3450>  // b.none
  407398:	cbnz	w24, 406860 <ferror@plt+0x28d0>
  40739c:	and	w2, w0, #0xff
  4073a0:	ldr	x1, [x19, #8]
  4073a4:	add	x3, x1, #0x1
  4073a8:	ldr	x0, [x19, #16]
  4073ac:	cmp	x3, x0
  4073b0:	b.cs	407440 <ferror@plt+0x34b0>  // b.hs, b.nlast
  4073b4:	ldr	x0, [x19]
  4073b8:	str	x3, [x19, #8]
  4073bc:	strb	w2, [x0, x1]
  4073c0:	ldr	x1, [x19]
  4073c4:	ldr	x0, [x19, #8]
  4073c8:	strb	wzr, [x1, x0]
  4073cc:	mov	w21, w24
  4073d0:	b	406860 <ferror@plt+0x28d0>
  4073d4:	cmp	w24, #0x0
  4073d8:	csinc	w21, w21, wzr, ne  // ne = any
  4073dc:	b	406860 <ferror@plt+0x28d0>
  4073e0:	mov	x0, x23
  4073e4:	bl	403980 <getc@plt>
  4073e8:	cmp	w0, #0xd
  4073ec:	b.ne	407434 <ferror@plt+0x34a4>  // b.any
  4073f0:	cmp	w22, #0x0
  4073f4:	b.le	407454 <ferror@plt+0x34c4>
  4073f8:	ldr	x20, [x19]
  4073fc:	mov	x1, x20
  407400:	adrp	x0, 43d000 <ferror@plt+0x39070>
  407404:	add	x0, x0, #0x1a8
  407408:	bl	407ef8 <ferror@plt+0x3f68>
  40740c:	mov	x0, x20
  407410:	bl	405aa8 <ferror@plt+0x1b18>
  407414:	mov	x21, x0
  407418:	ldrb	w0, [x0]
  40741c:	mov	x20, x21
  407420:	mov	w2, #0x2e                  	// #46
  407424:	cbnz	w0, 4067b0 <ferror@plt+0x2820>
  407428:	mov	x0, x21
  40742c:	bl	413498 <ferror@plt+0xf508>
  407430:	b	406828 <ferror@plt+0x2898>
  407434:	mov	x1, x23
  407438:	bl	403ba0 <ungetc@plt>
  40743c:	b	4073f0 <ferror@plt+0x3460>
  407440:	mov	x1, x26
  407444:	mov	x0, x19
  407448:	bl	422d54 <ferror@plt+0x1edc4>
  40744c:	mov	w21, w24
  407450:	b	406860 <ferror@plt+0x28d0>
  407454:	ldr	w0, [sp, #96]
  407458:	cbz	w0, 4074a8 <ferror@plt+0x3518>
  40745c:	mov	w1, #0x1                   	// #1
  407460:	mov	x0, x19
  407464:	bl	4224b4 <ferror@plt+0x1e524>
  407468:	mov	x0, x23
  40746c:	bl	403740 <fclose@plt>
  407470:	ldr	x0, [x25, #88]
  407474:	bl	40dbf0 <ferror@plt+0x9c60>
  407478:	str	x0, [x25, #88]
  40747c:	ldr	x0, [x25, #80]
  407480:	bl	40dbf0 <ferror@plt+0x9c60>
  407484:	str	x0, [x25, #80]
  407488:	ldp	x21, x22, [sp, #32]
  40748c:	ldp	x27, x28, [sp, #80]
  407490:	mov	x0, x25
  407494:	ldp	x19, x20, [sp, #16]
  407498:	ldp	x23, x24, [sp, #48]
  40749c:	ldp	x25, x26, [sp, #64]
  4074a0:	ldp	x29, x30, [sp], #192
  4074a4:	ret
  4074a8:	ldr	x1, [sp, #112]
  4074ac:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4074b0:	add	x0, x0, #0x578
  4074b4:	bl	407ff4 <ferror@plt+0x4064>
  4074b8:	b	40745c <ferror@plt+0x34cc>
  4074bc:	mov	x0, x23
  4074c0:	bl	403980 <getc@plt>
  4074c4:	cmp	w20, #0xa
  4074c8:	ccmp	w0, #0xd, #0x0, eq  // eq = none
  4074cc:	mov	w21, #0x0                   	// #0
  4074d0:	b.eq	406860 <ferror@plt+0x28d0>  // b.none
  4074d4:	mov	x1, x23
  4074d8:	bl	403ba0 <ungetc@plt>
  4074dc:	mov	w21, #0x0                   	// #0
  4074e0:	b	406860 <ferror@plt+0x28d0>
  4074e4:	mov	x0, x23
  4074e8:	bl	403980 <getc@plt>
  4074ec:	cmp	w0, #0xa
  4074f0:	ccmp	w20, #0xd, #0x0, eq  // eq = none
  4074f4:	b.ne	4074d4 <ferror@plt+0x3544>  // b.any
  4074f8:	mov	w21, #0x0                   	// #0
  4074fc:	b	406860 <ferror@plt+0x28d0>
  407500:	stp	x29, x30, [sp, #-64]!
  407504:	mov	x29, sp
  407508:	stp	x19, x20, [sp, #16]
  40750c:	mov	x20, x1
  407510:	str	xzr, [sp, #56]
  407514:	bl	404c38 <ferror@plt+0xca8>
  407518:	mov	x19, x0
  40751c:	cbz	x0, 407534 <ferror@plt+0x35a4>
  407520:	ldrb	w0, [x0]
  407524:	cmp	w0, #0x22
  407528:	mov	w1, #0x27                  	// #39
  40752c:	ccmp	w0, w1, #0x4, ne  // ne = any
  407530:	b.eq	407544 <ferror@plt+0x35b4>  // b.none
  407534:	mov	x0, x19
  407538:	ldp	x19, x20, [sp, #16]
  40753c:	ldp	x29, x30, [sp], #64
  407540:	ret
  407544:	str	x21, [sp, #32]
  407548:	add	x1, sp, #0x38
  40754c:	mov	x0, x19
  407550:	bl	41cc94 <ferror@plt+0x18d04>
  407554:	mov	x21, x0
  407558:	cbz	x0, 407570 <ferror@plt+0x35e0>
  40755c:	mov	x0, x19
  407560:	bl	413498 <ferror@plt+0xf508>
  407564:	mov	x19, x21
  407568:	ldr	x21, [sp, #32]
  40756c:	b	407534 <ferror@plt+0x35a4>
  407570:	ldr	x0, [sp, #56]
  407574:	cbz	x0, 40759c <ferror@plt+0x360c>
  407578:	ldr	x2, [x0, #8]
  40757c:	mov	x1, x20
  407580:	adrp	x0, 43d000 <ferror@plt+0x39070>
  407584:	add	x0, x0, #0x5a0
  407588:	bl	407ef8 <ferror@plt+0x3f68>
  40758c:	add	x0, sp, #0x38
  407590:	bl	409914 <ferror@plt+0x5984>
  407594:	ldr	x21, [sp, #32]
  407598:	b	407534 <ferror@plt+0x35a4>
  40759c:	adrp	x2, 43d000 <ferror@plt+0x39070>
  4075a0:	add	x2, x2, #0x120
  4075a4:	b	40757c <ferror@plt+0x35ec>
  4075a8:	stp	x29, x30, [sp, #-80]!
  4075ac:	mov	x29, sp
  4075b0:	stp	x19, x20, [sp, #16]
  4075b4:	stp	x21, x22, [sp, #32]
  4075b8:	stp	x23, x24, [sp, #48]
  4075bc:	stp	x25, x26, [sp, #64]
  4075c0:	mov	x20, x0
  4075c4:	mov	x19, x1
  4075c8:	bl	403ad0 <strcmp@plt>
  4075cc:	mov	w25, w0
  4075d0:	cbnz	w0, 4075f4 <ferror@plt+0x3664>
  4075d4:	mov	w0, w25
  4075d8:	mov	sp, x29
  4075dc:	ldp	x19, x20, [sp, #16]
  4075e0:	ldp	x21, x22, [sp, #32]
  4075e4:	ldp	x23, x24, [sp, #48]
  4075e8:	ldp	x25, x26, [sp, #64]
  4075ec:	ldp	x29, x30, [sp], #80
  4075f0:	ret
  4075f4:	mov	x0, x20
  4075f8:	bl	4034d0 <strlen@plt>
  4075fc:	add	x0, x0, #0x10
  407600:	and	x0, x0, #0xfffffffffffffff0
  407604:	sub	sp, sp, x0
  407608:	mov	x23, sp
  40760c:	mov	x0, x19
  407610:	bl	4034d0 <strlen@plt>
  407614:	add	x0, x0, #0x10
  407618:	and	x0, x0, #0xfffffffffffffff0
  40761c:	sub	sp, sp, x0
  407620:	mov	x24, sp
  407624:	mov	x1, x20
  407628:	mov	x0, x23
  40762c:	bl	403cd0 <strcpy@plt>
  407630:	mov	x1, x19
  407634:	mov	x0, x24
  407638:	bl	403cd0 <strcpy@plt>
  40763c:	ldrb	w0, [x23]
  407640:	cbnz	w0, 407760 <ferror@plt+0x37d0>
  407644:	mov	x22, x24
  407648:	ldrb	w0, [x22]
  40764c:	cmp	w0, #0x0
  407650:	csetm	w25, ne  // ne = any
  407654:	b	4075d4 <ferror@plt+0x3644>
  407658:	mov	x21, x23
  40765c:	b	407790 <ferror@plt+0x3800>
  407660:	cmp	w19, #0x0
  407664:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  407668:	b.eq	4077b0 <ferror@plt+0x3820>  // b.none
  40766c:	and	x19, x19, #0xff
  407670:	ldrh	w1, [x0, x19, lsl #1]
  407674:	tbnz	w1, #11, 4076c0 <ferror@plt+0x3730>
  407678:	ldrb	w1, [x21]
  40767c:	mov	x23, x21
  407680:	cbz	w1, 407698 <ferror@plt+0x3708>
  407684:	and	x1, x1, #0xff
  407688:	ldrh	w1, [x0, x1, lsl #1]
  40768c:	tbz	w1, #10, 407698 <ferror@plt+0x3708>
  407690:	ldrb	w1, [x23, #1]!
  407694:	cbnz	w1, 407684 <ferror@plt+0x36f4>
  407698:	ldrb	w1, [x22]
  40769c:	cbz	w1, 4077c0 <ferror@plt+0x3830>
  4076a0:	mov	x24, x22
  4076a4:	and	x1, x1, #0xff
  4076a8:	ldrh	w1, [x0, x1, lsl #1]
  4076ac:	tbz	w1, #10, 4077c8 <ferror@plt+0x3838>
  4076b0:	ldrb	w1, [x24, #1]!
  4076b4:	cbnz	w1, 4076a4 <ferror@plt+0x3714>
  4076b8:	mov	w25, #0x0                   	// #0
  4076bc:	b	407720 <ferror@plt+0x3790>
  4076c0:	ldrb	w1, [x21]
  4076c4:	mov	x23, x21
  4076c8:	cbz	w1, 4076e0 <ferror@plt+0x3750>
  4076cc:	and	x1, x1, #0xff
  4076d0:	ldrh	w1, [x0, x1, lsl #1]
  4076d4:	tbz	w1, #11, 4076e0 <ferror@plt+0x3750>
  4076d8:	ldrb	w1, [x23, #1]!
  4076dc:	cbnz	w1, 4076cc <ferror@plt+0x373c>
  4076e0:	ldrb	w1, [x22]
  4076e4:	cbz	w1, 407708 <ferror@plt+0x3778>
  4076e8:	mov	x24, x22
  4076ec:	and	x1, x1, #0xff
  4076f0:	ldrh	w1, [x0, x1, lsl #1]
  4076f4:	tbz	w1, #11, 40771c <ferror@plt+0x378c>
  4076f8:	ldrb	w1, [x24, #1]!
  4076fc:	cbnz	w1, 4076ec <ferror@plt+0x375c>
  407700:	mov	w25, #0x1                   	// #1
  407704:	b	407720 <ferror@plt+0x3790>
  407708:	mov	w25, #0x1                   	// #1
  40770c:	cmp	x23, x21
  407710:	b.ne	4077d0 <ferror@plt+0x3840>  // b.any
  407714:	mov	w25, #0xffffffff            	// #-1
  407718:	b	4075d4 <ferror@plt+0x3644>
  40771c:	mov	w25, #0x1                   	// #1
  407720:	ldrb	w19, [x23]
  407724:	strb	wzr, [x23]
  407728:	ldrb	w20, [x24]
  40772c:	strb	wzr, [x24]
  407730:	cmp	x23, x21
  407734:	b.eq	407844 <ferror@plt+0x38b4>  // b.none
  407738:	cmp	x24, x22
  40773c:	b.eq	4077d0 <ferror@plt+0x3840>  // b.none
  407740:	cbnz	w25, 4077dc <ferror@plt+0x384c>
  407744:	mov	x1, x22
  407748:	mov	x0, x21
  40774c:	bl	403ad0 <strcmp@plt>
  407750:	cbnz	w0, 407834 <ferror@plt+0x38a4>
  407754:	strb	w19, [x23]
  407758:	strb	w20, [x24]
  40775c:	cbz	w19, 407644 <ferror@plt+0x36b4>
  407760:	ldrb	w20, [x24]
  407764:	cbz	w20, 40784c <ferror@plt+0x38bc>
  407768:	ldrb	w19, [x23]
  40776c:	cbz	w19, 407658 <ferror@plt+0x36c8>
  407770:	bl	403b00 <__ctype_b_loc@plt>
  407774:	ldr	x1, [x0]
  407778:	mov	x21, x23
  40777c:	and	x0, x19, #0xff
  407780:	ldrh	w0, [x1, x0, lsl #1]
  407784:	tbnz	w0, #3, 407790 <ferror@plt+0x3800>
  407788:	ldrb	w19, [x21, #1]!
  40778c:	cbnz	w19, 40777c <ferror@plt+0x37ec>
  407790:	bl	403b00 <__ctype_b_loc@plt>
  407794:	ldr	x0, [x0]
  407798:	mov	x22, x24
  40779c:	and	x1, x20, #0xff
  4077a0:	ldrh	w1, [x0, x1, lsl #1]
  4077a4:	tbnz	w1, #3, 407660 <ferror@plt+0x36d0>
  4077a8:	ldrb	w20, [x22, #1]!
  4077ac:	cbnz	w20, 40779c <ferror@plt+0x380c>
  4077b0:	ldrb	w0, [x21]
  4077b4:	mov	w25, #0x1                   	// #1
  4077b8:	cbnz	w0, 4075d4 <ferror@plt+0x3644>
  4077bc:	b	407648 <ferror@plt+0x36b8>
  4077c0:	mov	w25, #0x0                   	// #0
  4077c4:	b	40770c <ferror@plt+0x377c>
  4077c8:	mov	w25, #0x0                   	// #0
  4077cc:	b	407720 <ferror@plt+0x3790>
  4077d0:	cmp	w25, #0x0
  4077d4:	csinv	w25, w25, wzr, ne  // ne = any
  4077d8:	b	4075d4 <ferror@plt+0x3644>
  4077dc:	ldrb	w0, [x21]
  4077e0:	cmp	w0, #0x30
  4077e4:	b.ne	4077f4 <ferror@plt+0x3864>  // b.any
  4077e8:	ldrb	w1, [x21, #1]!
  4077ec:	cmp	w1, #0x30
  4077f0:	b.eq	4077e8 <ferror@plt+0x3858>  // b.none
  4077f4:	ldrb	w0, [x22]
  4077f8:	cmp	w0, #0x30
  4077fc:	b.ne	40780c <ferror@plt+0x387c>  // b.any
  407800:	ldrb	w1, [x22, #1]!
  407804:	cmp	w1, #0x30
  407808:	b.eq	407800 <ferror@plt+0x3870>  // b.none
  40780c:	mov	x0, x21
  407810:	bl	4034d0 <strlen@plt>
  407814:	mov	x26, x0
  407818:	mov	x0, x22
  40781c:	bl	4034d0 <strlen@plt>
  407820:	cmp	x26, x0
  407824:	b.hi	4075d4 <ferror@plt+0x3644>  // b.pmore
  407828:	b.cs	407744 <ferror@plt+0x37b4>  // b.hs, b.nlast
  40782c:	mov	w25, #0xffffffff            	// #-1
  407830:	b	4075d4 <ferror@plt+0x3644>
  407834:	mov	w25, #0x1                   	// #1
  407838:	cmp	w0, w25
  40783c:	cneg	w25, w25, lt  // lt = tstop
  407840:	b	4075d4 <ferror@plt+0x3644>
  407844:	mov	w25, #0xffffffff            	// #-1
  407848:	b	4075d4 <ferror@plt+0x3644>
  40784c:	ldrb	w0, [x23]
  407850:	cmp	w0, #0x0
  407854:	cset	w25, ne  // ne = any
  407858:	b	4075d4 <ferror@plt+0x3644>
  40785c:	mov	x1, x0
  407860:	ldr	w0, [x0, #120]
  407864:	cbnz	w0, 407894 <ferror@plt+0x3904>
  407868:	stp	x29, x30, [sp, #-32]!
  40786c:	mov	x29, sp
  407870:	str	x19, [sp, #16]
  407874:	ldr	x19, [x1, #56]
  407878:	cbz	x19, 4078a0 <ferror@plt+0x3910>
  40787c:	ldr	x0, [x19]
  407880:	bl	40785c <ferror@plt+0x38cc>
  407884:	cbnz	w0, 40789c <ferror@plt+0x390c>
  407888:	ldr	x19, [x19, #8]
  40788c:	cbnz	x19, 40787c <ferror@plt+0x38ec>
  407890:	b	4078a0 <ferror@plt+0x3910>
  407894:	mov	w0, #0x1                   	// #1
  407898:	ret
  40789c:	mov	w0, #0x1                   	// #1
  4078a0:	ldr	x19, [sp, #16]
  4078a4:	ldp	x29, x30, [sp], #32
  4078a8:	ret
  4078ac:	stp	x29, x30, [sp, #-16]!
  4078b0:	mov	x29, sp
  4078b4:	mov	x1, x0
  4078b8:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4078bc:	add	x0, x0, #0x5c0
  4078c0:	bl	414f38 <ferror@plt+0x10fa8>
  4078c4:	ldp	x29, x30, [sp], #16
  4078c8:	ret
  4078cc:	stp	x29, x30, [sp, #-32]!
  4078d0:	mov	x29, sp
  4078d4:	stp	x19, x20, [sp, #16]
  4078d8:	mov	x0, x1
  4078dc:	bl	4200fc <ferror@plt+0x1c16c>
  4078e0:	ldrb	w19, [x0]
  4078e4:	cbz	w19, 40796c <ferror@plt+0x39dc>
  4078e8:	mov	x20, x0
  4078ec:	bl	403b00 <__ctype_b_loc@plt>
  4078f0:	ldr	x2, [x0]
  4078f4:	mov	x0, x20
  4078f8:	and	x19, x19, #0xff
  4078fc:	ldrh	w1, [x2, x19, lsl #1]
  407900:	tbz	w1, #13, 407914 <ferror@plt+0x3984>
  407904:	ldrb	w19, [x0, #1]!
  407908:	cbnz	w19, 4078f8 <ferror@plt+0x3968>
  40790c:	mov	x1, x0
  407910:	b	407948 <ferror@plt+0x39b8>
  407914:	ldrb	w1, [x0]
  407918:	and	w2, w1, #0xffffffdf
  40791c:	and	w2, w2, #0xff
  407920:	cmp	w1, #0x3d
  407924:	mov	x1, x0
  407928:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40792c:	b.eq	407948 <ferror@plt+0x39b8>  // b.none
  407930:	ldrb	w3, [x1, #1]!
  407934:	and	w2, w3, #0xffffffdf
  407938:	and	w2, w2, #0xff
  40793c:	cmp	w3, #0x3d
  407940:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  407944:	b.ne	407930 <ferror@plt+0x39a0>  // b.any
  407948:	ldrb	w2, [x1]
  40794c:	mov	w3, #0x20                  	// #32
  407950:	cbz	w2, 40796c <ferror@plt+0x39dc>
  407954:	cmp	w2, #0x3d
  407958:	ccmp	w2, w3, #0x4, ne  // ne = any
  40795c:	b.ne	407990 <ferror@plt+0x3a00>  // b.any
  407960:	strb	wzr, [x1]
  407964:	ldrb	w2, [x1, #1]!
  407968:	cbnz	w2, 407954 <ferror@plt+0x39c4>
  40796c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407970:	ldr	x3, [x0, #2352]
  407974:	mov	x2, #0x42                  	// #66
  407978:	mov	x1, #0x1                   	// #1
  40797c:	adrp	x0, 43d000 <ferror@plt+0x39070>
  407980:	add	x0, x0, #0x610
  407984:	bl	403c80 <fwrite@plt>
  407988:	mov	w0, #0x1                   	// #1
  40798c:	bl	403500 <exit@plt>
  407990:	cbz	w2, 40796c <ferror@plt+0x39dc>
  407994:	bl	404af4 <ferror@plt+0xb64>
  407998:	mov	x0, x20
  40799c:	bl	413498 <ferror@plt+0xf508>
  4079a0:	mov	w0, #0x1                   	// #1
  4079a4:	ldp	x19, x20, [sp, #16]
  4079a8:	ldp	x29, x30, [sp], #32
  4079ac:	ret
  4079b0:	stp	x29, x30, [sp, #-48]!
  4079b4:	mov	x29, sp
  4079b8:	stp	x19, x20, [sp, #16]
  4079bc:	str	x21, [sp, #32]
  4079c0:	mov	x20, x0
  4079c4:	mov	x21, x1
  4079c8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4079cc:	ldr	w0, [x0, #2424]
  4079d0:	cbz	w0, 407b24 <ferror@plt+0x3b94>
  4079d4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4079d8:	ldrb	w0, [x0, #2428]
  4079dc:	mov	w19, #0x1                   	// #1
  4079e0:	cbz	w0, 407a8c <ferror@plt+0x3afc>
  4079e4:	adrp	x1, 43d000 <ferror@plt+0x39070>
  4079e8:	add	x1, x1, #0x658
  4079ec:	mov	x0, x20
  4079f0:	bl	403ad0 <strcmp@plt>
  4079f4:	mov	w19, w0
  4079f8:	cbz	w0, 407a8c <ferror@plt+0x3afc>
  4079fc:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407a00:	add	x1, x1, #0x660
  407a04:	mov	x0, x20
  407a08:	bl	403ad0 <strcmp@plt>
  407a0c:	mov	w19, w0
  407a10:	cbz	w0, 407a8c <ferror@plt+0x3afc>
  407a14:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407a18:	add	x1, x1, #0x670
  407a1c:	mov	x0, x20
  407a20:	bl	403ad0 <strcmp@plt>
  407a24:	mov	w19, w0
  407a28:	cbz	w0, 407a8c <ferror@plt+0x3afc>
  407a2c:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407a30:	add	x1, x1, #0x688
  407a34:	mov	x0, x20
  407a38:	bl	403ad0 <strcmp@plt>
  407a3c:	mov	w19, w0
  407a40:	cbz	w0, 407a8c <ferror@plt+0x3afc>
  407a44:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407a48:	add	x1, x1, #0x698
  407a4c:	mov	x0, x20
  407a50:	bl	403ad0 <strcmp@plt>
  407a54:	mov	w19, w0
  407a58:	cbz	w0, 407a8c <ferror@plt+0x3afc>
  407a5c:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407a60:	add	x1, x1, #0x6a8
  407a64:	mov	x0, x20
  407a68:	bl	403ad0 <strcmp@plt>
  407a6c:	mov	w19, w0
  407a70:	cbz	w0, 407a8c <ferror@plt+0x3afc>
  407a74:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407a78:	add	x1, x1, #0x6b8
  407a7c:	mov	x0, x20
  407a80:	bl	403ad0 <strcmp@plt>
  407a84:	cmp	w0, #0x0
  407a88:	cset	w19, ne  // ne = any
  407a8c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407a90:	ldr	w0, [x0, #2432]
  407a94:	cbz	w0, 407aac <ferror@plt+0x3b1c>
  407a98:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407a9c:	add	x1, x1, #0x6d0
  407aa0:	mov	x0, x20
  407aa4:	bl	403ad0 <strcmp@plt>
  407aa8:	cbz	w0, 407edc <ferror@plt+0x3f4c>
  407aac:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407ab0:	ldr	w0, [x0, #2436]
  407ab4:	cbz	w0, 407acc <ferror@plt+0x3b3c>
  407ab8:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407abc:	add	x1, x1, #0x6f0
  407ac0:	mov	x0, x20
  407ac4:	bl	403ad0 <strcmp@plt>
  407ac8:	cbz	w0, 407edc <ferror@plt+0x3f4c>
  407acc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407ad0:	ldr	w0, [x0, #2440]
  407ad4:	cbz	w0, 407b20 <ferror@plt+0x3b90>
  407ad8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407adc:	ldr	w0, [x0, #2444]
  407ae0:	cbnz	w0, 407b20 <ferror@plt+0x3b90>
  407ae4:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407ae8:	add	x1, x1, #0x708
  407aec:	mov	x0, x20
  407af0:	bl	403ad0 <strcmp@plt>
  407af4:	cbz	w0, 407b24 <ferror@plt+0x3b94>
  407af8:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407afc:	add	x1, x1, #0x720
  407b00:	mov	x0, x20
  407b04:	bl	403ad0 <strcmp@plt>
  407b08:	cbz	w0, 407b24 <ferror@plt+0x3b94>
  407b0c:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407b10:	add	x1, x1, #0x730
  407b14:	mov	x0, x20
  407b18:	bl	403ad0 <strcmp@plt>
  407b1c:	cbz	w0, 407b24 <ferror@plt+0x3b94>
  407b20:	cbnz	w19, 407b68 <ferror@plt+0x3bd8>
  407b24:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407b28:	add	x1, x1, #0x770
  407b2c:	mov	x0, x20
  407b30:	bl	403ad0 <strcmp@plt>
  407b34:	cbnz	w0, 407b8c <ferror@plt+0x3bfc>
  407b38:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407b3c:	mov	w1, #0x1                   	// #1
  407b40:	str	w1, [x0, #2448]
  407b44:	mov	w0, #0x1                   	// #1
  407b48:	adrp	x1, 49b000 <ferror@plt+0x97070>
  407b4c:	str	w0, [x1, #2424]
  407b50:	mov	w19, w0
  407b54:	mov	w0, w19
  407b58:	ldp	x19, x20, [sp, #16]
  407b5c:	ldr	x21, [sp, #32]
  407b60:	ldp	x29, x30, [sp], #48
  407b64:	ret
  407b68:	adrp	x21, 49b000 <ferror@plt+0x97070>
  407b6c:	mov	x2, x20
  407b70:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407b74:	add	x1, x1, #0x740
  407b78:	ldr	x0, [x21, #2352]
  407b7c:	bl	403f40 <fprintf@plt>
  407b80:	ldr	x0, [x21, #2352]
  407b84:	bl	403cb0 <fflush@plt>
  407b88:	b	407b54 <ferror@plt+0x3bc4>
  407b8c:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407b90:	add	x1, x1, #0x780
  407b94:	mov	x0, x20
  407b98:	bl	403ad0 <strcmp@plt>
  407b9c:	cbnz	w0, 407bb0 <ferror@plt+0x3c20>
  407ba0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407ba4:	mov	w1, #0x1                   	// #1
  407ba8:	str	w1, [x0, #2452]
  407bac:	b	407b44 <ferror@plt+0x3bb4>
  407bb0:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407bb4:	add	x1, x1, #0x658
  407bb8:	mov	x0, x20
  407bbc:	bl	403ad0 <strcmp@plt>
  407bc0:	cbnz	w0, 407bdc <ferror@plt+0x3c4c>
  407bc4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407bc8:	add	x0, x0, #0x978
  407bcc:	ldrb	w1, [x0, #4]
  407bd0:	orr	w1, w1, #0x7
  407bd4:	strb	w1, [x0, #4]
  407bd8:	b	407b44 <ferror@plt+0x3bb4>
  407bdc:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407be0:	add	x1, x1, #0x660
  407be4:	mov	x0, x20
  407be8:	bl	403ad0 <strcmp@plt>
  407bec:	cbnz	w0, 407c08 <ferror@plt+0x3c78>
  407bf0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407bf4:	add	x0, x0, #0x978
  407bf8:	ldrb	w1, [x0, #4]
  407bfc:	orr	w1, w1, #0x1
  407c00:	strb	w1, [x0, #4]
  407c04:	b	407b44 <ferror@plt+0x3bb4>
  407c08:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407c0c:	add	x1, x1, #0x670
  407c10:	mov	x0, x20
  407c14:	bl	403ad0 <strcmp@plt>
  407c18:	cbnz	w0, 407c34 <ferror@plt+0x3ca4>
  407c1c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407c20:	add	x0, x0, #0x978
  407c24:	ldrb	w1, [x0, #4]
  407c28:	orr	w1, w1, #0x4
  407c2c:	strb	w1, [x0, #4]
  407c30:	b	407b44 <ferror@plt+0x3bb4>
  407c34:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407c38:	add	x1, x1, #0x688
  407c3c:	mov	x0, x20
  407c40:	bl	403ad0 <strcmp@plt>
  407c44:	cbnz	w0, 407c60 <ferror@plt+0x3cd0>
  407c48:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407c4c:	add	x0, x0, #0x978
  407c50:	ldrb	w1, [x0, #4]
  407c54:	orr	w1, w1, #0x2
  407c58:	strb	w1, [x0, #4]
  407c5c:	b	407b44 <ferror@plt+0x3bb4>
  407c60:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407c64:	add	x1, x1, #0x698
  407c68:	mov	x0, x20
  407c6c:	bl	403ad0 <strcmp@plt>
  407c70:	cbnz	w0, 407c8c <ferror@plt+0x3cfc>
  407c74:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407c78:	add	x0, x0, #0x978
  407c7c:	ldrb	w1, [x0, #4]
  407c80:	orr	w1, w1, #0x18
  407c84:	strb	w1, [x0, #4]
  407c88:	b	407b44 <ferror@plt+0x3bb4>
  407c8c:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407c90:	add	x1, x1, #0x6a8
  407c94:	mov	x0, x20
  407c98:	bl	403ad0 <strcmp@plt>
  407c9c:	cbnz	w0, 407cb8 <ferror@plt+0x3d28>
  407ca0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407ca4:	add	x0, x0, #0x978
  407ca8:	ldrb	w1, [x0, #4]
  407cac:	orr	w1, w1, #0x8
  407cb0:	strb	w1, [x0, #4]
  407cb4:	b	407b44 <ferror@plt+0x3bb4>
  407cb8:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407cbc:	add	x1, x1, #0x6b8
  407cc0:	mov	x0, x20
  407cc4:	bl	403ad0 <strcmp@plt>
  407cc8:	cbnz	w0, 407ce4 <ferror@plt+0x3d54>
  407ccc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407cd0:	add	x0, x0, #0x978
  407cd4:	ldrb	w1, [x0, #4]
  407cd8:	orr	w1, w1, #0x10
  407cdc:	strb	w1, [x0, #4]
  407ce0:	b	407b44 <ferror@plt+0x3bb4>
  407ce4:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407ce8:	add	x1, x1, #0x790
  407cec:	mov	x0, x20
  407cf0:	bl	403ad0 <strcmp@plt>
  407cf4:	cbz	w0, 407d1c <ferror@plt+0x3d8c>
  407cf8:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407cfc:	add	x1, x1, #0x7a0
  407d00:	mov	x0, x20
  407d04:	bl	403ad0 <strcmp@plt>
  407d08:	cbnz	w0, 407d30 <ferror@plt+0x3da0>
  407d0c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407d10:	mov	w1, #0x1                   	// #1
  407d14:	str	w1, [x0, #2440]
  407d18:	b	407b44 <ferror@plt+0x3bb4>
  407d1c:	mov	x0, x21
  407d20:	bl	4200fc <ferror@plt+0x1c16c>
  407d24:	adrp	x1, 49b000 <ferror@plt+0x97070>
  407d28:	str	x0, [x1, #2456]
  407d2c:	b	407b44 <ferror@plt+0x3bb4>
  407d30:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407d34:	add	x1, x1, #0x7b0
  407d38:	mov	x0, x20
  407d3c:	bl	403ad0 <strcmp@plt>
  407d40:	cbnz	w0, 407d54 <ferror@plt+0x3dc4>
  407d44:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407d48:	mov	w1, #0x1                   	// #1
  407d4c:	str	w1, [x0, #2464]
  407d50:	b	407b44 <ferror@plt+0x3bb4>
  407d54:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407d58:	add	x1, x1, #0x7c8
  407d5c:	mov	x0, x20
  407d60:	bl	403ad0 <strcmp@plt>
  407d64:	cbnz	w0, 407d78 <ferror@plt+0x3de8>
  407d68:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407d6c:	mov	w1, #0x1                   	// #1
  407d70:	str	w1, [x0, #2468]
  407d74:	b	407b44 <ferror@plt+0x3bb4>
  407d78:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407d7c:	add	x1, x1, #0x708
  407d80:	mov	x0, x20
  407d84:	bl	403ad0 <strcmp@plt>
  407d88:	cbz	w0, 407dd8 <ferror@plt+0x3e48>
  407d8c:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407d90:	add	x1, x1, #0x720
  407d94:	mov	x0, x20
  407d98:	bl	403ad0 <strcmp@plt>
  407d9c:	cbz	w0, 407dfc <ferror@plt+0x3e6c>
  407da0:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407da4:	add	x1, x1, #0x730
  407da8:	mov	x0, x20
  407dac:	bl	403ad0 <strcmp@plt>
  407db0:	cbz	w0, 407e20 <ferror@plt+0x3e90>
  407db4:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407db8:	add	x1, x1, #0x7d8
  407dbc:	mov	x0, x20
  407dc0:	bl	403ad0 <strcmp@plt>
  407dc4:	cbnz	w0, 407e44 <ferror@plt+0x3eb4>
  407dc8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407dcc:	mov	w1, #0x1                   	// #1
  407dd0:	str	w1, [x0, #2496]
  407dd4:	b	407b44 <ferror@plt+0x3bb4>
  407dd8:	mov	x0, x21
  407ddc:	bl	4200fc <ferror@plt+0x1c16c>
  407de0:	adrp	x1, 49b000 <ferror@plt+0x97070>
  407de4:	add	x1, x1, #0x978
  407de8:	str	x0, [x1, #48]
  407dec:	mov	w0, #0x1                   	// #1
  407df0:	str	w0, [x1, #16]
  407df4:	str	w0, [x1, #20]
  407df8:	b	407b44 <ferror@plt+0x3bb4>
  407dfc:	mov	x0, x21
  407e00:	bl	4200fc <ferror@plt+0x1c16c>
  407e04:	adrp	x1, 49b000 <ferror@plt+0x97070>
  407e08:	add	x1, x1, #0x978
  407e0c:	str	x0, [x1, #56]
  407e10:	mov	w0, #0x1                   	// #1
  407e14:	str	w0, [x1, #16]
  407e18:	str	w0, [x1, #20]
  407e1c:	b	407b44 <ferror@plt+0x3bb4>
  407e20:	mov	x0, x21
  407e24:	bl	4200fc <ferror@plt+0x1c16c>
  407e28:	adrp	x1, 49b000 <ferror@plt+0x97070>
  407e2c:	add	x1, x1, #0x978
  407e30:	str	x0, [x1, #64]
  407e34:	mov	w0, #0x1                   	// #1
  407e38:	str	w0, [x1, #16]
  407e3c:	str	w0, [x1, #20]
  407e40:	b	407b44 <ferror@plt+0x3bb4>
  407e44:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407e48:	add	x1, x1, #0x7e8
  407e4c:	mov	x0, x20
  407e50:	bl	403ad0 <strcmp@plt>
  407e54:	cbnz	w0, 407e68 <ferror@plt+0x3ed8>
  407e58:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407e5c:	mov	w1, #0x1                   	// #1
  407e60:	str	w1, [x0, #2500]
  407e64:	b	407b44 <ferror@plt+0x3bb4>
  407e68:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407e6c:	add	x1, x1, #0x6f0
  407e70:	mov	x0, x20
  407e74:	bl	403ad0 <strcmp@plt>
  407e78:	cbnz	w0, 407e8c <ferror@plt+0x3efc>
  407e7c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407e80:	mov	w1, #0x1                   	// #1
  407e84:	str	w1, [x0, #2432]
  407e88:	b	407b44 <ferror@plt+0x3bb4>
  407e8c:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407e90:	add	x1, x1, #0x6d0
  407e94:	mov	x0, x20
  407e98:	bl	403ad0 <strcmp@plt>
  407e9c:	cbnz	w0, 407eb0 <ferror@plt+0x3f20>
  407ea0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407ea4:	mov	w1, #0x1                   	// #1
  407ea8:	str	w1, [x0, #2436]
  407eac:	b	407b44 <ferror@plt+0x3bb4>
  407eb0:	adrp	x1, 43d000 <ferror@plt+0x39070>
  407eb4:	add	x1, x1, #0x800
  407eb8:	mov	x0, x20
  407ebc:	bl	403ad0 <strcmp@plt>
  407ec0:	cbnz	w0, 407ed4 <ferror@plt+0x3f44>
  407ec4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407ec8:	mov	w1, #0x1                   	// #1
  407ecc:	str	w1, [x0, #2504]
  407ed0:	b	407b44 <ferror@plt+0x3bb4>
  407ed4:	mov	w19, #0x0                   	// #0
  407ed8:	b	407b54 <ferror@plt+0x3bc4>
  407edc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407ee0:	ldr	w0, [x0, #2440]
  407ee4:	cbz	w0, 407b24 <ferror@plt+0x3b94>
  407ee8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407eec:	ldr	w19, [x0, #2444]
  407ef0:	cbz	w19, 407ae4 <ferror@plt+0x3b54>
  407ef4:	b	407b24 <ferror@plt+0x3b94>
  407ef8:	stp	x29, x30, [sp, #-288]!
  407efc:	mov	x29, sp
  407f00:	str	x1, [sp, #232]
  407f04:	str	x2, [sp, #240]
  407f08:	str	x3, [sp, #248]
  407f0c:	str	x4, [sp, #256]
  407f10:	str	x5, [sp, #264]
  407f14:	str	x6, [sp, #272]
  407f18:	str	x7, [sp, #280]
  407f1c:	str	q0, [sp, #96]
  407f20:	str	q1, [sp, #112]
  407f24:	str	q2, [sp, #128]
  407f28:	str	q3, [sp, #144]
  407f2c:	str	q4, [sp, #160]
  407f30:	str	q5, [sp, #176]
  407f34:	str	q6, [sp, #192]
  407f38:	str	q7, [sp, #208]
  407f3c:	cbz	x0, 407f54 <ferror@plt+0x3fc4>
  407f40:	adrp	x1, 49b000 <ferror@plt+0x97070>
  407f44:	ldr	w1, [x1, #2508]
  407f48:	cbnz	w1, 407f6c <ferror@plt+0x3fdc>
  407f4c:	ldp	x29, x30, [sp], #288
  407f50:	ret
  407f54:	adrp	x2, 43d000 <ferror@plt+0x39070>
  407f58:	add	x2, x2, #0x810
  407f5c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  407f60:	add	x1, x1, #0x500
  407f64:	bl	4149c4 <ferror@plt+0x10a34>
  407f68:	b	407f4c <ferror@plt+0x3fbc>
  407f6c:	stp	x19, x20, [sp, #16]
  407f70:	add	x1, sp, #0x120
  407f74:	str	x1, [sp, #64]
  407f78:	str	x1, [sp, #72]
  407f7c:	add	x1, sp, #0xe0
  407f80:	str	x1, [sp, #80]
  407f84:	mov	w1, #0xffffffc8            	// #-56
  407f88:	str	w1, [sp, #88]
  407f8c:	mov	w1, #0xffffff80            	// #-128
  407f90:	str	w1, [sp, #92]
  407f94:	ldp	x2, x3, [sp, #64]
  407f98:	stp	x2, x3, [sp, #32]
  407f9c:	ldp	x2, x3, [sp, #80]
  407fa0:	stp	x2, x3, [sp, #48]
  407fa4:	add	x1, sp, #0x20
  407fa8:	bl	4202a4 <ferror@plt+0x1c314>
  407fac:	mov	x19, x0
  407fb0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407fb4:	ldr	w0, [x0, #2512]
  407fb8:	cbz	w0, 407fe8 <ferror@plt+0x4058>
  407fbc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407fc0:	ldr	x20, [x0, #2360]
  407fc4:	mov	x1, x20
  407fc8:	mov	x0, x19
  407fcc:	bl	4034f0 <fputs@plt>
  407fd0:	mov	x0, x20
  407fd4:	bl	403cb0 <fflush@plt>
  407fd8:	mov	x0, x19
  407fdc:	bl	413498 <ferror@plt+0xf508>
  407fe0:	ldp	x19, x20, [sp, #16]
  407fe4:	b	407f4c <ferror@plt+0x3fbc>
  407fe8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407fec:	ldr	x20, [x0, #2352]
  407ff0:	b	407fc4 <ferror@plt+0x4034>
  407ff4:	stp	x29, x30, [sp, #-288]!
  407ff8:	mov	x29, sp
  407ffc:	str	x1, [sp, #232]
  408000:	str	x2, [sp, #240]
  408004:	str	x3, [sp, #248]
  408008:	str	x4, [sp, #256]
  40800c:	str	x5, [sp, #264]
  408010:	str	x6, [sp, #272]
  408014:	str	x7, [sp, #280]
  408018:	str	q0, [sp, #96]
  40801c:	str	q1, [sp, #112]
  408020:	str	q2, [sp, #128]
  408024:	str	q3, [sp, #144]
  408028:	str	q4, [sp, #160]
  40802c:	str	q5, [sp, #176]
  408030:	str	q6, [sp, #192]
  408034:	str	q7, [sp, #208]
  408038:	cbz	x0, 408050 <ferror@plt+0x40c0>
  40803c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  408040:	ldr	w1, [x1, #2516]
  408044:	cbnz	w1, 40806c <ferror@plt+0x40dc>
  408048:	ldp	x29, x30, [sp], #288
  40804c:	ret
  408050:	adrp	x2, 43d000 <ferror@plt+0x39070>
  408054:	add	x2, x2, #0x810
  408058:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40805c:	add	x1, x1, #0x500
  408060:	add	x1, x1, #0x10
  408064:	bl	4149c4 <ferror@plt+0x10a34>
  408068:	b	408048 <ferror@plt+0x40b8>
  40806c:	stp	x19, x20, [sp, #16]
  408070:	add	x1, sp, #0x120
  408074:	str	x1, [sp, #64]
  408078:	str	x1, [sp, #72]
  40807c:	add	x1, sp, #0xe0
  408080:	str	x1, [sp, #80]
  408084:	mov	w1, #0xffffffc8            	// #-56
  408088:	str	w1, [sp, #88]
  40808c:	mov	w1, #0xffffff80            	// #-128
  408090:	str	w1, [sp, #92]
  408094:	ldp	x2, x3, [sp, #64]
  408098:	stp	x2, x3, [sp, #32]
  40809c:	ldp	x2, x3, [sp, #80]
  4080a0:	stp	x2, x3, [sp, #48]
  4080a4:	add	x1, sp, #0x20
  4080a8:	bl	4202a4 <ferror@plt+0x1c314>
  4080ac:	mov	x19, x0
  4080b0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4080b4:	ldr	w0, [x0, #2512]
  4080b8:	cbz	w0, 4080e8 <ferror@plt+0x4158>
  4080bc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4080c0:	ldr	x20, [x0, #2360]
  4080c4:	mov	x1, x20
  4080c8:	mov	x0, x19
  4080cc:	bl	4034f0 <fputs@plt>
  4080d0:	mov	x0, x20
  4080d4:	bl	403cb0 <fflush@plt>
  4080d8:	mov	x0, x19
  4080dc:	bl	413498 <ferror@plt+0xf508>
  4080e0:	ldp	x19, x20, [sp, #16]
  4080e4:	b	408048 <ferror@plt+0x40b8>
  4080e8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4080ec:	ldr	x20, [x0, #2352]
  4080f0:	b	4080c4 <ferror@plt+0x4134>
  4080f4:	stp	x29, x30, [sp, #-144]!
  4080f8:	mov	x29, sp
  4080fc:	stp	x19, x20, [sp, #16]
  408100:	stp	x23, x24, [sp, #48]
  408104:	str	w0, [sp, #124]
  408108:	str	x1, [sp, #112]
  40810c:	str	xzr, [sp, #136]
  408110:	adrp	x0, 43d000 <ferror@plt+0x39070>
  408114:	add	x0, x0, #0x828
  408118:	bl	403e90 <getenv@plt>
  40811c:	cbz	x0, 408144 <ferror@plt+0x41b4>
  408120:	adrp	x0, 49b000 <ferror@plt+0x97070>
  408124:	add	x0, x0, #0x978
  408128:	mov	w1, #0x1                   	// #1
  40812c:	str	w1, [x0, #84]
  408130:	str	w1, [x0, #92]
  408134:	str	wzr, [x0, #96]
  408138:	adrp	x0, 43d000 <ferror@plt+0x39070>
  40813c:	add	x0, x0, #0x840
  408140:	bl	407ef8 <ferror@plt+0x3f68>
  408144:	adrp	x0, 49b000 <ferror@plt+0x97070>
  408148:	adrp	x1, 43d000 <ferror@plt+0x39070>
  40814c:	add	x1, x1, #0x878
  408150:	str	x1, [x0, #2528]
  408154:	adrp	x0, 43d000 <ferror@plt+0x39070>
  408158:	add	x0, x0, #0x8a0
  40815c:	bl	403e90 <getenv@plt>
  408160:	cbz	x0, 408170 <ferror@plt+0x41e0>
  408164:	adrp	x1, 440000 <ferror@plt+0x3c070>
  408168:	add	x1, x1, #0xd00
  40816c:	bl	404780 <ferror@plt+0x7f0>
  408170:	adrp	x0, 43d000 <ferror@plt+0x39070>
  408174:	add	x0, x0, #0x8b0
  408178:	bl	403e90 <getenv@plt>
  40817c:	cbz	x0, 408294 <ferror@plt+0x4304>
  408180:	adrp	x0, 43d000 <ferror@plt+0x39070>
  408184:	add	x0, x0, #0x8b0
  408188:	bl	403e90 <getenv@plt>
  40818c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  408190:	add	x1, x1, #0xd00
  408194:	bl	404780 <ferror@plt+0x7f0>
  408198:	adrp	x0, 43d000 <ferror@plt+0x39070>
  40819c:	add	x0, x0, #0x8c8
  4081a0:	bl	403e90 <getenv@plt>
  4081a4:	mov	x1, x0
  4081a8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4081ac:	str	x1, [x0, #2536]
  4081b0:	cbz	x1, 4082ac <ferror@plt+0x431c>
  4081b4:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4081b8:	add	x0, x0, #0x8e0
  4081bc:	bl	404af4 <ferror@plt+0xb64>
  4081c0:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4081c4:	add	x0, x0, #0x8f8
  4081c8:	bl	403e90 <getenv@plt>
  4081cc:	mov	x1, x0
  4081d0:	cbz	x0, 4082c4 <ferror@plt+0x4334>
  4081d4:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4081d8:	add	x0, x0, #0x918
  4081dc:	bl	404af4 <ferror@plt+0xb64>
  4081e0:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4081e4:	add	x0, x0, #0x938
  4081e8:	bl	403e90 <getenv@plt>
  4081ec:	cbz	x0, 408208 <ferror@plt+0x4278>
  4081f0:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4081f4:	add	x0, x0, #0x958
  4081f8:	bl	407ef8 <ferror@plt+0x3f68>
  4081fc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  408200:	mov	w1, #0x1                   	// #1
  408204:	str	w1, [x0, #2412]
  408208:	mov	x0, #0x0                   	// #0
  40820c:	bl	4165e0 <ferror@plt+0x12650>
  408210:	mov	x19, x0
  408214:	mov	x2, #0x0                   	// #0
  408218:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40821c:	add	x1, x1, #0x500
  408220:	add	x1, x1, #0x20
  408224:	bl	418108 <ferror@plt+0x14178>
  408228:	add	x3, sp, #0x88
  40822c:	add	x2, sp, #0x70
  408230:	add	x1, sp, #0x7c
  408234:	mov	x0, x19
  408238:	bl	4172bc <ferror@plt+0x1332c>
  40823c:	cbz	w0, 4082dc <ferror@plt+0x434c>
  408240:	adrp	x0, 49b000 <ferror@plt+0x97070>
  408244:	ldr	w0, [x0, #2424]
  408248:	cbz	w0, 408300 <ferror@plt+0x4370>
  40824c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  408250:	add	x0, x0, #0x978
  408254:	ldr	w1, [x0, #16]
  408258:	ldr	w0, [x0, #72]
  40825c:	orr	w0, w1, w0
  408260:	cbz	w0, 40831c <ferror@plt+0x438c>
  408264:	adrp	x20, 49b000 <ferror@plt+0x97070>
  408268:	add	x20, x20, #0x978
  40826c:	ldr	w1, [x20, #92]
  408270:	adrp	x0, 43d000 <ferror@plt+0x39070>
  408274:	add	x0, x0, #0x9c0
  408278:	bl	407ef8 <ferror@plt+0x3f68>
  40827c:	ldr	w0, [x20, #92]
  408280:	cbnz	w0, 408348 <ferror@plt+0x43b8>
  408284:	adrp	x0, 43d000 <ferror@plt+0x39070>
  408288:	add	x0, x0, #0xb28
  40828c:	bl	407ef8 <ferror@plt+0x3f68>
  408290:	b	408354 <ferror@plt+0x43c4>
  408294:	adrp	x1, 440000 <ferror@plt+0x3c070>
  408298:	add	x1, x1, #0xd00
  40829c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4082a0:	ldr	x0, [x0, #2528]
  4082a4:	bl	404780 <ferror@plt+0x7f0>
  4082a8:	b	408198 <ferror@plt+0x4208>
  4082ac:	adrp	x1, 43d000 <ferror@plt+0x39070>
  4082b0:	add	x1, x1, #0x8f0
  4082b4:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4082b8:	add	x0, x0, #0x8e0
  4082bc:	bl	404af4 <ferror@plt+0xb64>
  4082c0:	b	4081c0 <ferror@plt+0x4230>
  4082c4:	adrp	x1, 43d000 <ferror@plt+0x39070>
  4082c8:	add	x1, x1, #0x928
  4082cc:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4082d0:	add	x0, x0, #0x918
  4082d4:	bl	404af4 <ferror@plt+0xb64>
  4082d8:	b	4081e0 <ferror@plt+0x4250>
  4082dc:	ldr	x0, [sp, #136]
  4082e0:	ldr	x2, [x0, #8]
  4082e4:	adrp	x1, 43d000 <ferror@plt+0x39070>
  4082e8:	add	x1, x1, #0x5c0
  4082ec:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4082f0:	ldr	x0, [x0, #2352]
  4082f4:	bl	403f40 <fprintf@plt>
  4082f8:	mov	w24, #0x1                   	// #1
  4082fc:	b	408410 <ferror@plt+0x4480>
  408300:	adrp	x0, 43d000 <ferror@plt+0x39070>
  408304:	add	x0, x0, #0x990
  408308:	bl	407ef8 <ferror@plt+0x3f68>
  40830c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  408310:	mov	w1, #0x1                   	// #1
  408314:	str	w1, [x0, #2440]
  408318:	b	408264 <ferror@plt+0x42d4>
  40831c:	adrp	x20, 49b000 <ferror@plt+0x97070>
  408320:	add	x20, x20, #0x978
  408324:	ldr	w1, [x20, #96]
  408328:	adrp	x0, 43d000 <ferror@plt+0x39070>
  40832c:	add	x0, x0, #0xa70
  408330:	bl	407ef8 <ferror@plt+0x3f68>
  408334:	ldr	w0, [x20, #96]
  408338:	cbnz	w0, 408424 <ferror@plt+0x4494>
  40833c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  408340:	mov	w1, #0x1                   	// #1
  408344:	str	w1, [x0, #2516]
  408348:	adrp	x0, 43d000 <ferror@plt+0x39070>
  40834c:	add	x0, x0, #0xb10
  408350:	bl	407ef8 <ferror@plt+0x3f68>
  408354:	adrp	x0, 49b000 <ferror@plt+0x97070>
  408358:	ldr	w0, [x0, #2544]
  40835c:	cbz	w0, 408440 <ferror@plt+0x44b0>
  408360:	bl	405a54 <ferror@plt+0x1ac4>
  408364:	adrp	x0, 49b000 <ferror@plt+0x97070>
  408368:	ldrb	w2, [x0, #2428]
  40836c:	tst	w2, #0x18
  408370:	b.ne	4083a0 <ferror@plt+0x4410>  // b.any
  408374:	adrp	x0, 49b000 <ferror@plt+0x97070>
  408378:	add	x0, x0, #0x978
  40837c:	ldr	w1, [x0, #12]
  408380:	ldr	w0, [x0, #16]
  408384:	orr	w0, w1, w0
  408388:	cbnz	w0, 4083a0 <ferror@plt+0x4410>
  40838c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  408390:	ldr	w0, [x0, #2544]
  408394:	cbz	w0, 4083a4 <ferror@plt+0x4414>
  408398:	tst	x2, #0x7
  40839c:	b.eq	4083a4 <ferror@plt+0x4414>  // b.none
  4083a0:	bl	405a8c <ferror@plt+0x1afc>
  4083a4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4083a8:	ldrb	w0, [x0, #2428]
  4083ac:	cbnz	w0, 4083c8 <ferror@plt+0x4438>
  4083b0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4083b4:	add	x0, x0, #0x978
  4083b8:	ldr	w1, [x0, #8]
  4083bc:	ldr	w0, [x0, #16]
  4083c0:	orr	w0, w1, w0
  4083c4:	cbz	w0, 408448 <ferror@plt+0x44b8>
  4083c8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4083cc:	ldr	w0, [x0, #2496]
  4083d0:	cbz	w0, 4083dc <ferror@plt+0x444c>
  4083d4:	adrp	x1, 49b000 <ferror@plt+0x97070>
  4083d8:	str	wzr, [x1, #1504]
  4083dc:	adrp	x1, 49b000 <ferror@plt+0x97070>
  4083e0:	ldr	w20, [x1, #2448]
  4083e4:	cbnz	w20, 408450 <ferror@plt+0x44c0>
  4083e8:	stp	x21, x22, [sp, #32]
  4083ec:	adrp	x1, 49b000 <ferror@plt+0x97070>
  4083f0:	ldr	x22, [x1, #2552]
  4083f4:	cbz	x22, 408464 <ferror@plt+0x44d4>
  4083f8:	mov	x1, x22
  4083fc:	adrp	x0, 43c000 <ferror@plt+0x38070>
  408400:	add	x0, x0, #0x7b8
  408404:	bl	404df0 <ferror@plt+0xe60>
  408408:	lsr	w24, w0, #31
  40840c:	ldp	x21, x22, [sp, #32]
  408410:	mov	w0, w24
  408414:	ldp	x19, x20, [sp, #16]
  408418:	ldp	x23, x24, [sp, #48]
  40841c:	ldp	x29, x30, [sp], #144
  408420:	ret
  408424:	adrp	x0, 43d000 <ferror@plt+0x39070>
  408428:	add	x0, x0, #0x828
  40842c:	bl	403e90 <getenv@plt>
  408430:	cbnz	x0, 40833c <ferror@plt+0x43ac>
  408434:	adrp	x0, 49b000 <ferror@plt+0x97070>
  408438:	str	wzr, [x0, #2516]
  40843c:	b	408284 <ferror@plt+0x42f4>
  408440:	bl	405a60 <ferror@plt+0x1ad0>
  408444:	b	408364 <ferror@plt+0x43d4>
  408448:	bl	405a7c <ferror@plt+0x1aec>
  40844c:	b	4083c8 <ferror@plt+0x4438>
  408450:	adrp	x0, 43c000 <ferror@plt+0x38070>
  408454:	add	x0, x0, #0x7b8
  408458:	bl	403a90 <puts@plt>
  40845c:	mov	w24, #0x0                   	// #0
  408460:	b	408410 <ferror@plt+0x4480>
  408464:	bl	404830 <ferror@plt+0x8a0>
  408468:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40846c:	ldr	w24, [x0, #2496]
  408470:	cbnz	w24, 408564 <ferror@plt+0x45d4>
  408474:	stp	x25, x26, [sp, #64]
  408478:	stp	x27, x28, [sp, #80]
  40847c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  408480:	add	x0, x0, #0x898
  408484:	bl	422ad0 <ferror@plt+0x1eb40>
  408488:	mov	x26, x0
  40848c:	ldr	w2, [sp, #124]
  408490:	cmp	w2, #0x1
  408494:	b.le	4084d8 <ferror@plt+0x4548>
  408498:	adrp	x20, 442000 <ferror@plt+0x3e070>
  40849c:	add	x20, x20, #0x180
  4084a0:	sub	w2, w2, #0x1
  4084a4:	str	w2, [sp, #124]
  4084a8:	ldr	x0, [sp, #112]
  4084ac:	add	x1, x0, #0x8
  4084b0:	str	x1, [sp, #112]
  4084b4:	ldr	x1, [x0, #8]
  4084b8:	mov	x0, x26
  4084bc:	bl	422928 <ferror@plt+0x1e998>
  4084c0:	mov	x1, x20
  4084c4:	mov	x0, x26
  4084c8:	bl	422928 <ferror@plt+0x1e998>
  4084cc:	ldr	w2, [sp, #124]
  4084d0:	cmp	w2, #0x1
  4084d4:	b.gt	4084a0 <ferror@plt+0x4510>
  4084d8:	mov	x0, x19
  4084dc:	bl	416628 <ferror@plt+0x12698>
  4084e0:	ldr	x0, [x26]
  4084e4:	bl	421560 <ferror@plt+0x1d5d0>
  4084e8:	bl	4215ec <ferror@plt+0x1d65c>
  4084ec:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4084f0:	add	x0, x0, #0xb48
  4084f4:	bl	403e90 <getenv@plt>
  4084f8:	mov	x27, x0
  4084fc:	cbz	x0, 408520 <ferror@plt+0x4590>
  408500:	adrp	x0, 43d000 <ferror@plt+0x39070>
  408504:	add	x0, x0, #0xb48
  408508:	bl	403e90 <getenv@plt>
  40850c:	adrp	x1, 43d000 <ferror@plt+0x39070>
  408510:	add	x1, x1, #0xb58
  408514:	bl	403780 <fopen@plt>
  408518:	mov	x27, x0
  40851c:	cbz	x0, 408574 <ferror@plt+0x45e4>
  408520:	adrp	x2, 43d000 <ferror@plt+0x39070>
  408524:	add	x2, x2, #0xb80
  408528:	ldr	x1, [x26]
  40852c:	mov	x0, #0x0                   	// #0
  408530:	bl	40609c <ferror@plt+0x210c>
  408534:	mov	x21, x0
  408538:	mov	w28, #0x1                   	// #1
  40853c:	cbz	x0, 4085a4 <ferror@plt+0x4614>
  408540:	adrp	x23, 49b000 <ferror@plt+0x97070>
  408544:	add	x23, x23, #0x978
  408548:	adrp	x0, 43d000 <ferror@plt+0x39070>
  40854c:	add	x0, x0, #0xc08
  408550:	str	x0, [sp, #96]
  408554:	adrp	x0, 43c000 <ferror@plt+0x38070>
  408558:	add	x0, x0, #0xcc8
  40855c:	str	x0, [sp, #104]
  408560:	b	4086ac <ferror@plt+0x471c>
  408564:	bl	4059f0 <ferror@plt+0x1a60>
  408568:	mov	w24, w20
  40856c:	ldp	x21, x22, [sp, #32]
  408570:	b	408410 <ferror@plt+0x4480>
  408574:	adrp	x0, 49b000 <ferror@plt+0x97070>
  408578:	ldr	x19, [x0, #2352]
  40857c:	adrp	x0, 43d000 <ferror@plt+0x39070>
  408580:	add	x0, x0, #0xb48
  408584:	bl	403e90 <getenv@plt>
  408588:	mov	x2, x0
  40858c:	adrp	x1, 43d000 <ferror@plt+0x39070>
  408590:	add	x1, x1, #0xb60
  408594:	mov	x0, x19
  408598:	bl	403f40 <fprintf@plt>
  40859c:	mov	w0, #0x1                   	// #1
  4085a0:	bl	403500 <exit@plt>
  4085a4:	adrp	x19, 49b000 <ferror@plt+0x97070>
  4085a8:	ldr	x3, [x19, #2352]
  4085ac:	mov	x2, #0x2f                  	// #47
  4085b0:	mov	x1, #0x1                   	// #1
  4085b4:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4085b8:	add	x0, x0, #0xba0
  4085bc:	bl	403c80 <fwrite@plt>
  4085c0:	ldr	x0, [x19, #2352]
  4085c4:	bl	403cb0 <fflush@plt>
  4085c8:	mov	w24, #0x1                   	// #1
  4085cc:	ldp	x21, x22, [sp, #32]
  4085d0:	ldp	x25, x26, [sp, #64]
  4085d4:	ldp	x27, x28, [sp, #80]
  4085d8:	b	408410 <ferror@plt+0x4480>
  4085dc:	ldr	x0, [x23, #48]
  4085e0:	cbz	x0, 408604 <ferror@plt+0x4674>
  4085e4:	ldr	x0, [x19, #16]
  4085e8:	bl	413498 <ferror@plt+0xf508>
  4085ec:	mov	w0, #0x3                   	// #3
  4085f0:	str	w0, [x19, #8]
  4085f4:	ldr	x0, [x23, #48]
  4085f8:	bl	4200fc <ferror@plt+0x1c16c>
  4085fc:	str	x0, [x19, #16]
  408600:	b	4086d4 <ferror@plt+0x4744>
  408604:	ldr	x0, [x23, #64]
  408608:	cbz	x0, 4086d4 <ferror@plt+0x4744>
  40860c:	ldr	x0, [x19, #16]
  408610:	bl	413498 <ferror@plt+0xf508>
  408614:	mov	w0, #0x2                   	// #2
  408618:	str	w0, [x19, #8]
  40861c:	ldr	x0, [x23, #64]
  408620:	bl	4200fc <ferror@plt+0x1c16c>
  408624:	str	x0, [x19, #16]
  408628:	b	4086d4 <ferror@plt+0x4744>
  40862c:	ldr	x0, [x19]
  408630:	bl	4059c0 <ferror@plt+0x1a30>
  408634:	mov	x20, x0
  408638:	b	4086e8 <ferror@plt+0x4758>
  40863c:	ldr	x2, [x19]
  408640:	adrp	x1, 43d000 <ferror@plt+0x39070>
  408644:	add	x1, x1, #0xbd0
  408648:	mov	x0, x27
  40864c:	bl	403f40 <fprintf@plt>
  408650:	ldr	x1, [x19]
  408654:	adrp	x0, 43d000 <ferror@plt+0x39070>
  408658:	add	x0, x0, #0xbf0
  40865c:	bl	407ff4 <ferror@plt+0x4064>
  408660:	mov	w28, w24
  408664:	b	4086a4 <ferror@plt+0x4714>
  408668:	mov	x2, x25
  40866c:	adrp	x1, 43d000 <ferror@plt+0x39070>
  408670:	add	x1, x1, #0xbe0
  408674:	mov	x0, x27
  408678:	bl	403f40 <fprintf@plt>
  40867c:	ldr	x2, [x19, #16]
  408680:	ldr	x1, [x20, #16]
  408684:	ldr	w0, [x19, #8]
  408688:	bl	404e04 <ferror@plt+0xe74>
  40868c:	mov	w25, w0
  408690:	cbz	w0, 40871c <ferror@plt+0x478c>
  408694:	mov	x1, x20
  408698:	mov	x0, x22
  40869c:	bl	40d6fc <ferror@plt+0x976c>
  4086a0:	mov	x22, x0
  4086a4:	ldr	x21, [x21, #8]
  4086a8:	cbz	x21, 408768 <ferror@plt+0x47d8>
  4086ac:	ldr	x19, [x21]
  4086b0:	ldr	x0, [x23, #56]
  4086b4:	cbz	x0, 4085dc <ferror@plt+0x464c>
  4086b8:	ldr	x0, [x19, #16]
  4086bc:	bl	413498 <ferror@plt+0xf508>
  4086c0:	mov	w0, #0x4                   	// #4
  4086c4:	str	w0, [x19, #8]
  4086c8:	ldr	x0, [x23, #56]
  4086cc:	bl	4200fc <ferror@plt+0x1c16c>
  4086d0:	str	x0, [x19, #16]
  4086d4:	ldr	w0, [x23, #136]
  4086d8:	cbz	w0, 40862c <ferror@plt+0x469c>
  4086dc:	ldr	x0, [x19]
  4086e0:	bl	4059d8 <ferror@plt+0x1a48>
  4086e4:	mov	x20, x0
  4086e8:	cbz	x27, 408714 <ferror@plt+0x4784>
  4086ec:	cbz	x20, 40863c <ferror@plt+0x46ac>
  4086f0:	ldr	x25, [x19]
  4086f4:	ldr	w0, [x19, #8]
  4086f8:	bl	404ef4 <ferror@plt+0xf64>
  4086fc:	mov	x3, x0
  408700:	ldr	x4, [x19, #16]
  408704:	cbnz	x4, 408668 <ferror@plt+0x46d8>
  408708:	adrp	x4, 43d000 <ferror@plt+0x39070>
  40870c:	add	x4, x4, #0x820
  408710:	b	408668 <ferror@plt+0x46d8>
  408714:	cbnz	x20, 40867c <ferror@plt+0x46ec>
  408718:	b	408650 <ferror@plt+0x46c0>
  40871c:	ldr	x28, [x19]
  408720:	ldr	w0, [x19, #8]
  408724:	bl	404ef4 <ferror@plt+0xf64>
  408728:	ldr	x5, [x20, #16]
  40872c:	ldr	x4, [x20, #8]
  408730:	ldr	x3, [x19, #16]
  408734:	mov	x2, x0
  408738:	mov	x1, x28
  40873c:	ldr	x0, [sp, #96]
  408740:	bl	407ff4 <ferror@plt+0x4064>
  408744:	ldr	x2, [x20, #32]
  408748:	cbz	x2, 408760 <ferror@plt+0x47d0>
  40874c:	ldr	x1, [x20, #8]
  408750:	ldr	x0, [sp, #104]
  408754:	bl	407ff4 <ferror@plt+0x4064>
  408758:	mov	w28, w25
  40875c:	b	4086a4 <ferror@plt+0x4714>
  408760:	mov	w28, w25
  408764:	b	4086a4 <ferror@plt+0x4714>
  408768:	mov	x0, x22
  40876c:	bl	40dbf0 <ferror@plt+0x9c60>
  408770:	mov	x21, x0
  408774:	cbz	w28, 408a64 <ferror@plt+0x4ad4>
  408778:	cbz	x27, 408784 <ferror@plt+0x47f4>
  40877c:	mov	x0, x27
  408780:	bl	403740 <fclose@plt>
  408784:	mov	w1, #0x1                   	// #1
  408788:	mov	x0, x26
  40878c:	bl	4224b4 <ferror@plt+0x1e524>
  408790:	adrp	x0, 49b000 <ferror@plt+0x97070>
  408794:	add	x0, x0, #0x978
  408798:	ldr	w20, [x0, #16]
  40879c:	ldr	w0, [x0, #80]
  4087a0:	orr	w20, w20, w0
  4087a4:	cbnz	w20, 408aa8 <ferror@plt+0x4b18>
  4087a8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4087ac:	ldr	w0, [x0, #2464]
  4087b0:	cbnz	w0, 40888c <ferror@plt+0x48fc>
  4087b4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4087b8:	ldr	w24, [x0, #2468]
  4087bc:	cbnz	w24, 4088a8 <ferror@plt+0x4918>
  4087c0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4087c4:	ldr	w0, [x0, #2452]
  4087c8:	cbnz	w0, 4088ec <ferror@plt+0x495c>
  4087cc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4087d0:	ldr	w0, [x0, #2500]
  4087d4:	cbnz	w0, 40892c <ferror@plt+0x499c>
  4087d8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4087dc:	ldr	w0, [x0, #2432]
  4087e0:	cbnz	w0, 4089a4 <ferror@plt+0x4a14>
  4087e4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4087e8:	ldr	w0, [x0, #2436]
  4087ec:	cbnz	w0, 408a2c <ferror@plt+0x4a9c>
  4087f0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4087f4:	ldr	x1, [x0, #2456]
  4087f8:	cbz	x1, 408a8c <ferror@plt+0x4afc>
  4087fc:	mov	x0, x21
  408800:	bl	404d24 <ferror@plt+0xd94>
  408804:	mov	x19, x0
  408808:	mov	x1, x0
  40880c:	adrp	x0, 442000 <ferror@plt+0x3e070>
  408810:	add	x0, x0, #0xcb8
  408814:	bl	403e60 <printf@plt>
  408818:	mov	x0, x19
  40881c:	bl	413498 <ferror@plt+0xf508>
  408820:	adrp	x0, 49b000 <ferror@plt+0x97070>
  408824:	ldrb	w1, [x0, #2428]
  408828:	cbnz	w1, 408a3c <ferror@plt+0x4aac>
  40882c:	mov	w0, #0xa                   	// #10
  408830:	bl	403ea0 <putchar@plt>
  408834:	ldp	x21, x22, [sp, #32]
  408838:	ldp	x25, x26, [sp, #64]
  40883c:	ldp	x27, x28, [sp, #80]
  408840:	b	408410 <ferror@plt+0x4480>
  408844:	mov	w0, w25
  408848:	bl	403ea0 <putchar@plt>
  40884c:	cbz	x19, 4087b4 <ferror@plt+0x4824>
  408850:	ldr	x0, [x19]
  408854:	ldr	x0, [x0, #96]
  408858:	cbz	x0, 408880 <ferror@plt+0x48f0>
  40885c:	bl	40d2a8 <ferror@plt+0x9318>
  408860:	mov	x1, x24
  408864:	bl	40dfe8 <ferror@plt+0xa058>
  408868:	mov	x22, x0
  40886c:	mov	x2, #0x0                   	// #0
  408870:	mov	x1, x23
  408874:	bl	40df48 <ferror@plt+0x9fb8>
  408878:	mov	x0, x22
  40887c:	bl	40d6c0 <ferror@plt+0x9730>
  408880:	ldr	x19, [x19, #8]
  408884:	cbnz	x19, 408844 <ferror@plt+0x48b4>
  408888:	b	40884c <ferror@plt+0x48bc>
  40888c:	mov	x19, x21
  408890:	adrp	x24, 423000 <ferror@plt+0x1f070>
  408894:	add	x24, x24, #0xb8c
  408898:	adrp	x23, 407000 <ferror@plt+0x3070>
  40889c:	add	x23, x23, #0x8ac
  4088a0:	mov	w25, #0xa                   	// #10
  4088a4:	b	40884c <ferror@plt+0x48bc>
  4088a8:	cbz	x21, 4088c0 <ferror@plt+0x4930>
  4088ac:	ldr	x0, [x21]
  4088b0:	bl	40785c <ferror@plt+0x38cc>
  4088b4:	cbnz	w0, 408a78 <ferror@plt+0x4ae8>
  4088b8:	ldr	x21, [x21, #8]
  4088bc:	b	4088a8 <ferror@plt+0x4918>
  4088c0:	mov	w24, w28
  4088c4:	ldp	x21, x22, [sp, #32]
  4088c8:	ldp	x25, x26, [sp, #64]
  4088cc:	ldp	x27, x28, [sp, #80]
  4088d0:	b	408410 <ferror@plt+0x4480>
  4088d4:	ldr	x0, [x19]
  4088d8:	ldr	x0, [x0, #16]
  4088dc:	bl	403a90 <puts@plt>
  4088e0:	ldr	x19, [x19, #8]
  4088e4:	cbnz	x19, 4088d4 <ferror@plt+0x4944>
  4088e8:	b	4087cc <ferror@plt+0x483c>
  4088ec:	mov	x19, x21
  4088f0:	b	4088e4 <ferror@plt+0x4954>
  4088f4:	cbnz	w0, 40891c <ferror@plt+0x498c>
  4088f8:	ldr	x19, [x19, #8]
  4088fc:	cbz	x19, 4087d8 <ferror@plt+0x4848>
  408900:	ldr	x2, [x19]
  408904:	ldr	x1, [x2]
  408908:	ldrb	w0, [x1]
  40890c:	cmp	w0, #0x2f
  408910:	b.ne	4088f4 <ferror@plt+0x4964>  // b.any
  408914:	add	x1, x1, #0x1
  408918:	b	408908 <ferror@plt+0x4978>
  40891c:	ldr	x2, [x2, #16]
  408920:	mov	x0, x20
  408924:	bl	403e60 <printf@plt>
  408928:	b	4088f8 <ferror@plt+0x4968>
  40892c:	mov	x19, x21
  408930:	adrp	x20, 43d000 <ferror@plt+0x39070>
  408934:	add	x20, x20, #0xc38
  408938:	b	4088fc <ferror@plt+0x496c>
  40893c:	ldr	x0, [x20]
  408940:	bl	403a90 <puts@plt>
  408944:	ldr	x22, [x22, #8]
  408948:	cbz	x22, 408990 <ferror@plt+0x4a00>
  40894c:	ldr	x20, [x22]
  408950:	ldr	x1, [x20]
  408954:	ldr	x0, [x23, #104]
  408958:	bl	40c894 <ferror@plt+0x8904>
  40895c:	mov	x19, x0
  408960:	cbz	x0, 40893c <ferror@plt+0x49ac>
  408964:	ldr	w0, [x0, #8]
  408968:	cmp	w0, #0x6
  40896c:	b.eq	40893c <ferror@plt+0x49ac>  // b.none
  408970:	ldr	x20, [x20]
  408974:	bl	404ef4 <ferror@plt+0xf64>
  408978:	ldr	x3, [x19, #16]
  40897c:	mov	x2, x0
  408980:	mov	x1, x20
  408984:	mov	x0, x26
  408988:	bl	403e60 <printf@plt>
  40898c:	b	408944 <ferror@plt+0x49b4>
  408990:	ldr	x25, [x25, #8]
  408994:	cbz	x25, 4087e4 <ferror@plt+0x4854>
  408998:	ldr	x23, [x25]
  40899c:	ldr	x22, [x23, #56]
  4089a0:	b	408948 <ferror@plt+0x49b8>
  4089a4:	mov	x25, x21
  4089a8:	adrp	x26, 43d000 <ferror@plt+0x39070>
  4089ac:	add	x26, x26, #0xbe0
  4089b0:	b	408994 <ferror@plt+0x4a04>
  4089b4:	ldr	x0, [x20]
  4089b8:	bl	403a90 <puts@plt>
  4089bc:	ldr	x19, [x19, #8]
  4089c0:	cbz	x19, 408a18 <ferror@plt+0x4a88>
  4089c4:	ldr	x20, [x19]
  4089c8:	mov	x1, x20
  4089cc:	ldr	x0, [x23, #56]
  4089d0:	bl	40dcac <ferror@plt+0x9d1c>
  4089d4:	cbnz	x0, 4089bc <ferror@plt+0x4a2c>
  4089d8:	ldr	x1, [x20]
  4089dc:	ldr	x0, [x23, #104]
  4089e0:	bl	40c894 <ferror@plt+0x8904>
  4089e4:	mov	x22, x0
  4089e8:	cbz	x0, 4089b4 <ferror@plt+0x4a24>
  4089ec:	ldr	w0, [x0, #8]
  4089f0:	cmp	w0, #0x6
  4089f4:	b.eq	4089b4 <ferror@plt+0x4a24>  // b.none
  4089f8:	ldr	x20, [x20]
  4089fc:	bl	404ef4 <ferror@plt+0xf64>
  408a00:	ldr	x3, [x22, #16]
  408a04:	mov	x2, x0
  408a08:	mov	x1, x20
  408a0c:	mov	x0, x26
  408a10:	bl	403e60 <printf@plt>
  408a14:	b	4089bc <ferror@plt+0x4a2c>
  408a18:	ldr	x25, [x25, #8]
  408a1c:	cbz	x25, 4087f0 <ferror@plt+0x4860>
  408a20:	ldr	x23, [x25]
  408a24:	ldr	x19, [x23, #72]
  408a28:	b	4089c0 <ferror@plt+0x4a30>
  408a2c:	mov	x25, x21
  408a30:	adrp	x26, 43d000 <ferror@plt+0x39070>
  408a34:	add	x26, x26, #0xbe0
  408a38:	b	408a1c <ferror@plt+0x4a8c>
  408a3c:	mov	x0, x21
  408a40:	bl	404950 <ferror@plt+0x9c0>
  408a44:	mov	x19, x0
  408a48:	mov	x1, x0
  408a4c:	adrp	x0, 442000 <ferror@plt+0x3e070>
  408a50:	add	x0, x0, #0xcb8
  408a54:	bl	403e60 <printf@plt>
  408a58:	mov	x0, x19
  408a5c:	bl	413498 <ferror@plt+0xf508>
  408a60:	b	40882c <ferror@plt+0x489c>
  408a64:	mov	w24, #0x1                   	// #1
  408a68:	ldp	x21, x22, [sp, #32]
  408a6c:	ldp	x25, x26, [sp, #64]
  408a70:	ldp	x27, x28, [sp, #80]
  408a74:	b	408410 <ferror@plt+0x4480>
  408a78:	mov	w24, w20
  408a7c:	ldp	x21, x22, [sp, #32]
  408a80:	ldp	x25, x26, [sp, #64]
  408a84:	ldp	x27, x28, [sp, #80]
  408a88:	b	408410 <ferror@plt+0x4480>
  408a8c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  408a90:	ldrb	w1, [x0, #2428]
  408a94:	cbnz	w1, 408a3c <ferror@plt+0x4aac>
  408a98:	ldp	x21, x22, [sp, #32]
  408a9c:	ldp	x25, x26, [sp, #64]
  408aa0:	ldp	x27, x28, [sp, #80]
  408aa4:	b	408410 <ferror@plt+0x4480>
  408aa8:	ldp	x21, x22, [sp, #32]
  408aac:	ldp	x25, x26, [sp, #64]
  408ab0:	ldp	x27, x28, [sp, #80]
  408ab4:	b	408410 <ferror@plt+0x4480>
  408ab8:	stp	x29, x30, [sp, #-48]!
  408abc:	mov	x29, sp
  408ac0:	str	x19, [sp, #16]
  408ac4:	mov	x19, x0
  408ac8:	cbz	x0, 408af0 <ferror@plt+0x4b60>
  408acc:	bl	403610 <opendir@plt>
  408ad0:	str	x0, [sp, #40]
  408ad4:	cbz	x0, 408ae4 <ferror@plt+0x4b54>
  408ad8:	mov	w1, #0x8                   	// #8
  408adc:	add	x0, sp, #0x28
  408ae0:	bl	42014c <ferror@plt+0x1c1bc>
  408ae4:	ldr	x19, [sp, #16]
  408ae8:	ldp	x29, x30, [sp], #48
  408aec:	ret
  408af0:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  408af4:	add	x2, x2, #0xb50
  408af8:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  408afc:	add	x1, x1, #0xbb8
  408b00:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408b04:	add	x0, x0, #0xb60
  408b08:	bl	4149c4 <ferror@plt+0x10a34>
  408b0c:	mov	x0, x19
  408b10:	b	408ae4 <ferror@plt+0x4b54>
  408b14:	stp	x29, x30, [sp, #-64]!
  408b18:	mov	x29, sp
  408b1c:	stp	x19, x20, [sp, #16]
  408b20:	stp	x21, x22, [sp, #32]
  408b24:	mov	x20, x0
  408b28:	mov	x21, x2
  408b2c:	bl	408ab8 <ferror@plt+0x4b28>
  408b30:	mov	x19, x0
  408b34:	cbz	x0, 408b4c <ferror@plt+0x4bbc>
  408b38:	mov	x0, x19
  408b3c:	ldp	x19, x20, [sp, #16]
  408b40:	ldp	x21, x22, [sp, #32]
  408b44:	ldp	x29, x30, [sp], #64
  408b48:	ret
  408b4c:	stp	x23, x24, [sp, #48]
  408b50:	bl	403e80 <__errno_location@plt>
  408b54:	ldr	w22, [x0]
  408b58:	mov	x4, #0x0                   	// #0
  408b5c:	mov	x3, #0x0                   	// #0
  408b60:	mov	x2, #0x0                   	// #0
  408b64:	mov	x1, #0xffffffffffffffff    	// #-1
  408b68:	mov	x0, x20
  408b6c:	bl	436fbc <ferror@plt+0x3302c>
  408b70:	mov	x20, x0
  408b74:	bl	40a048 <ferror@plt+0x60b8>
  408b78:	mov	w23, w0
  408b7c:	mov	w0, w22
  408b80:	bl	40a08c <ferror@plt+0x60fc>
  408b84:	mov	w24, w0
  408b88:	mov	w0, w22
  408b8c:	bl	420748 <ferror@plt+0x1c7b8>
  408b90:	mov	x5, x0
  408b94:	mov	x4, x20
  408b98:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  408b9c:	add	x3, x3, #0xb68
  408ba0:	mov	w2, w24
  408ba4:	mov	w1, w23
  408ba8:	mov	x0, x21
  408bac:	bl	409780 <ferror@plt+0x57f0>
  408bb0:	mov	x0, x20
  408bb4:	bl	413498 <ferror@plt+0xf508>
  408bb8:	ldp	x23, x24, [sp, #48]
  408bbc:	b	408b38 <ferror@plt+0x4ba8>
  408bc0:	stp	x29, x30, [sp, #-32]!
  408bc4:	mov	x29, sp
  408bc8:	str	x19, [sp, #16]
  408bcc:	mov	x19, x0
  408bd0:	cbz	x0, 408bec <ferror@plt+0x4c5c>
  408bd4:	mov	x0, #0x8                   	// #8
  408bd8:	bl	41334c <ferror@plt+0xf3bc>
  408bdc:	str	x19, [x0]
  408be0:	ldr	x19, [sp, #16]
  408be4:	ldp	x29, x30, [sp], #32
  408be8:	ret
  408bec:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  408bf0:	add	x2, x2, #0xb90
  408bf4:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  408bf8:	add	x1, x1, #0xbb8
  408bfc:	add	x1, x1, #0x18
  408c00:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408c04:	add	x0, x0, #0xb60
  408c08:	bl	4149c4 <ferror@plt+0x10a34>
  408c0c:	mov	x0, x19
  408c10:	b	408be0 <ferror@plt+0x4c50>
  408c14:	stp	x29, x30, [sp, #-64]!
  408c18:	mov	x29, sp
  408c1c:	stp	x19, x20, [sp, #16]
  408c20:	stp	x21, x22, [sp, #32]
  408c24:	mov	x21, x0
  408c28:	cbz	x0, 408c54 <ferror@plt+0x4cc4>
  408c2c:	ldr	x0, [x0]
  408c30:	bl	403950 <readdir@plt>
  408c34:	mov	x19, x0
  408c38:	cbz	x0, 408cd4 <ferror@plt+0x4d44>
  408c3c:	str	x23, [sp, #48]
  408c40:	adrp	x22, 440000 <ferror@plt+0x3c070>
  408c44:	add	x22, x22, #0x178
  408c48:	adrp	x23, 43e000 <ferror@plt+0x3a070>
  408c4c:	add	x23, x23, #0xbb0
  408c50:	b	408c8c <ferror@plt+0x4cfc>
  408c54:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  408c58:	add	x2, x2, #0xba0
  408c5c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  408c60:	add	x1, x1, #0xbb8
  408c64:	add	x1, x1, #0x30
  408c68:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408c6c:	add	x0, x0, #0xb60
  408c70:	bl	4149c4 <ferror@plt+0x10a34>
  408c74:	mov	x20, x21
  408c78:	b	408cbc <ferror@plt+0x4d2c>
  408c7c:	ldr	x0, [x21]
  408c80:	bl	403950 <readdir@plt>
  408c84:	mov	x19, x0
  408c88:	cbz	x0, 408cd0 <ferror@plt+0x4d40>
  408c8c:	add	x20, x19, #0x13
  408c90:	mov	x1, x22
  408c94:	mov	x0, x20
  408c98:	bl	403ad0 <strcmp@plt>
  408c9c:	cbz	w0, 408c7c <ferror@plt+0x4cec>
  408ca0:	mov	x1, x23
  408ca4:	mov	x0, x20
  408ca8:	bl	403ad0 <strcmp@plt>
  408cac:	cbz	w0, 408c7c <ferror@plt+0x4cec>
  408cb0:	cmp	x19, #0x0
  408cb4:	csel	x20, x20, x19, ne  // ne = any
  408cb8:	ldr	x23, [sp, #48]
  408cbc:	mov	x0, x20
  408cc0:	ldp	x19, x20, [sp, #16]
  408cc4:	ldp	x21, x22, [sp, #32]
  408cc8:	ldp	x29, x30, [sp], #64
  408ccc:	ret
  408cd0:	ldr	x23, [sp, #48]
  408cd4:	mov	x20, #0x0                   	// #0
  408cd8:	b	408cbc <ferror@plt+0x4d2c>
  408cdc:	stp	x29, x30, [sp, #-16]!
  408ce0:	mov	x29, sp
  408ce4:	cbz	x0, 408cf8 <ferror@plt+0x4d68>
  408ce8:	ldr	x0, [x0]
  408cec:	bl	403b20 <rewinddir@plt>
  408cf0:	ldp	x29, x30, [sp], #16
  408cf4:	ret
  408cf8:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  408cfc:	add	x2, x2, #0xba0
  408d00:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  408d04:	add	x1, x1, #0xbb8
  408d08:	add	x1, x1, #0x40
  408d0c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408d10:	add	x0, x0, #0xb60
  408d14:	bl	4149c4 <ferror@plt+0x10a34>
  408d18:	b	408cf0 <ferror@plt+0x4d60>
  408d1c:	stp	x29, x30, [sp, #-32]!
  408d20:	mov	x29, sp
  408d24:	cbz	x0, 408d4c <ferror@plt+0x4dbc>
  408d28:	str	x19, [sp, #16]
  408d2c:	mov	x19, x0
  408d30:	ldr	x0, [x0]
  408d34:	bl	403990 <closedir@plt>
  408d38:	mov	x0, x19
  408d3c:	bl	413498 <ferror@plt+0xf508>
  408d40:	ldr	x19, [sp, #16]
  408d44:	ldp	x29, x30, [sp], #32
  408d48:	ret
  408d4c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  408d50:	add	x2, x2, #0xba0
  408d54:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  408d58:	add	x1, x1, #0xbb8
  408d5c:	add	x1, x1, #0x50
  408d60:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408d64:	add	x0, x0, #0xb60
  408d68:	bl	4149c4 <ferror@plt+0x10a34>
  408d6c:	b	408d44 <ferror@plt+0x4db4>
  408d70:	stp	x29, x30, [sp, #-64]!
  408d74:	mov	x29, sp
  408d78:	stp	x23, x24, [sp, #48]
  408d7c:	cbz	x0, 408e04 <ferror@plt+0x4e74>
  408d80:	stp	x19, x20, [sp, #16]
  408d84:	stp	x21, x22, [sp, #32]
  408d88:	mov	x22, x0
  408d8c:	mov	x23, x1
  408d90:	mov	x0, x1
  408d94:	bl	4034d0 <strlen@plt>
  408d98:	ldr	x20, [x22]
  408d9c:	cbz	x20, 408e0c <ferror@plt+0x4e7c>
  408da0:	mov	x19, #0x0                   	// #0
  408da4:	sxtw	x21, w0
  408da8:	b	408db8 <ferror@plt+0x4e28>
  408dac:	add	x19, x19, #0x1
  408db0:	ldr	x20, [x22, x19, lsl #3]
  408db4:	cbz	x20, 408de8 <ferror@plt+0x4e58>
  408db8:	mov	w24, w19
  408dbc:	mov	x2, x21
  408dc0:	mov	x1, x23
  408dc4:	mov	x0, x20
  408dc8:	bl	403830 <strncmp@plt>
  408dcc:	cbnz	w0, 408dac <ferror@plt+0x4e1c>
  408dd0:	ldrb	w0, [x20, x21]
  408dd4:	cmp	w0, #0x3d
  408dd8:	b.ne	408dac <ferror@plt+0x4e1c>  // b.any
  408ddc:	ldp	x19, x20, [sp, #16]
  408de0:	ldp	x21, x22, [sp, #32]
  408de4:	b	408df4 <ferror@plt+0x4e64>
  408de8:	mov	w24, #0xffffffff            	// #-1
  408dec:	ldp	x19, x20, [sp, #16]
  408df0:	ldp	x21, x22, [sp, #32]
  408df4:	mov	w0, w24
  408df8:	ldp	x23, x24, [sp, #48]
  408dfc:	ldp	x29, x30, [sp], #64
  408e00:	ret
  408e04:	mov	w24, #0xffffffff            	// #-1
  408e08:	b	408df4 <ferror@plt+0x4e64>
  408e0c:	mov	w24, #0xffffffff            	// #-1
  408e10:	ldp	x19, x20, [sp, #16]
  408e14:	ldp	x21, x22, [sp, #32]
  408e18:	b	408df4 <ferror@plt+0x4e64>
  408e1c:	stp	x29, x30, [sp, #-48]!
  408e20:	mov	x29, sp
  408e24:	stp	x19, x20, [sp, #16]
  408e28:	mov	x19, x1
  408e2c:	cbz	x1, 408e6c <ferror@plt+0x4edc>
  408e30:	str	x21, [sp, #32]
  408e34:	mov	x20, x0
  408e38:	bl	408d70 <ferror@plt+0x4de0>
  408e3c:	mov	w21, w0
  408e40:	cmn	w0, #0x1
  408e44:	b.eq	408e90 <ferror@plt+0x4f00>  // b.none
  408e48:	mov	x0, x19
  408e4c:	bl	4034d0 <strlen@plt>
  408e50:	add	x0, x0, #0x1
  408e54:	ldr	x19, [x20, w21, sxtw #3]
  408e58:	add	x0, x19, x0
  408e5c:	ldr	x21, [sp, #32]
  408e60:	ldp	x19, x20, [sp, #16]
  408e64:	ldp	x29, x30, [sp], #48
  408e68:	ret
  408e6c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  408e70:	add	x2, x2, #0xc18
  408e74:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  408e78:	add	x1, x1, #0xc58
  408e7c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408e80:	add	x0, x0, #0xb60
  408e84:	bl	4149c4 <ferror@plt+0x10a34>
  408e88:	mov	x0, x19
  408e8c:	b	408e60 <ferror@plt+0x4ed0>
  408e90:	mov	x0, #0x0                   	// #0
  408e94:	ldr	x21, [sp, #32]
  408e98:	b	408e60 <ferror@plt+0x4ed0>
  408e9c:	stp	x29, x30, [sp, #-64]!
  408ea0:	mov	x29, sp
  408ea4:	stp	x19, x20, [sp, #16]
  408ea8:	str	x23, [sp, #48]
  408eac:	mov	x19, x1
  408eb0:	cbz	x1, 408f08 <ferror@plt+0x4f78>
  408eb4:	stp	x21, x22, [sp, #32]
  408eb8:	mov	x20, x0
  408ebc:	mov	x22, x2
  408ec0:	mov	w21, w3
  408ec4:	mov	w1, #0x3d                  	// #61
  408ec8:	mov	x0, x19
  408ecc:	bl	403c40 <strchr@plt>
  408ed0:	cbnz	x0, 408f30 <ferror@plt+0x4fa0>
  408ed4:	mov	x1, x19
  408ed8:	mov	x0, x20
  408edc:	bl	408d70 <ferror@plt+0x4de0>
  408ee0:	cmn	w0, #0x1
  408ee4:	b.eq	408f88 <ferror@plt+0x4ff8>  // b.none
  408ee8:	mov	x23, x20
  408eec:	cbnz	w21, 408f5c <ferror@plt+0x4fcc>
  408ef0:	ldp	x21, x22, [sp, #32]
  408ef4:	mov	x0, x23
  408ef8:	ldp	x19, x20, [sp, #16]
  408efc:	ldr	x23, [sp, #48]
  408f00:	ldp	x29, x30, [sp], #64
  408f04:	ret
  408f08:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  408f0c:	add	x2, x2, #0xc18
  408f10:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  408f14:	add	x1, x1, #0xc58
  408f18:	add	x1, x1, #0x18
  408f1c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408f20:	add	x0, x0, #0xb60
  408f24:	bl	4149c4 <ferror@plt+0x10a34>
  408f28:	mov	x23, x19
  408f2c:	b	408ef4 <ferror@plt+0x4f64>
  408f30:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  408f34:	add	x2, x2, #0xc30
  408f38:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  408f3c:	add	x1, x1, #0xc58
  408f40:	add	x1, x1, #0x18
  408f44:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408f48:	add	x0, x0, #0xb60
  408f4c:	bl	4149c4 <ferror@plt+0x10a34>
  408f50:	mov	x23, #0x0                   	// #0
  408f54:	ldp	x21, x22, [sp, #32]
  408f58:	b	408ef4 <ferror@plt+0x4f64>
  408f5c:	sxtw	x21, w0
  408f60:	ldr	x0, [x20, x21, lsl #3]
  408f64:	bl	413498 <ferror@plt+0xf508>
  408f68:	mov	x2, x22
  408f6c:	mov	x1, x19
  408f70:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408f74:	add	x0, x0, #0xc50
  408f78:	bl	4202dc <ferror@plt+0x1c34c>
  408f7c:	str	x0, [x20, x21, lsl #3]
  408f80:	ldp	x21, x22, [sp, #32]
  408f84:	b	408ef4 <ferror@plt+0x4f64>
  408f88:	mov	w21, #0x0                   	// #0
  408f8c:	cbz	x20, 408f9c <ferror@plt+0x500c>
  408f90:	mov	x0, x20
  408f94:	bl	42239c <ferror@plt+0x1e40c>
  408f98:	mov	w21, w0
  408f9c:	add	w1, w21, #0x2
  408fa0:	mov	x2, #0x8                   	// #8
  408fa4:	sxtw	x1, w1
  408fa8:	mov	x0, x20
  408fac:	bl	41365c <ferror@plt+0xf6cc>
  408fb0:	mov	x23, x0
  408fb4:	sxtw	x20, w21
  408fb8:	add	x21, x0, w21, sxtw #3
  408fbc:	mov	x2, x22
  408fc0:	mov	x1, x19
  408fc4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408fc8:	add	x0, x0, #0xc50
  408fcc:	bl	4202dc <ferror@plt+0x1c34c>
  408fd0:	str	x0, [x23, x20, lsl #3]
  408fd4:	str	xzr, [x21, #8]
  408fd8:	ldp	x21, x22, [sp, #32]
  408fdc:	b	408ef4 <ferror@plt+0x4f64>
  408fe0:	stp	x29, x30, [sp, #-64]!
  408fe4:	mov	x29, sp
  408fe8:	stp	x21, x22, [sp, #32]
  408fec:	mov	x21, x1
  408ff0:	cbz	x1, 409034 <ferror@plt+0x50a4>
  408ff4:	stp	x19, x20, [sp, #16]
  408ff8:	mov	x19, x0
  408ffc:	mov	w1, #0x3d                  	// #61
  409000:	mov	x0, x21
  409004:	bl	403c40 <strchr@plt>
  409008:	cbnz	x0, 40905c <ferror@plt+0x50cc>
  40900c:	cbz	x19, 4090e0 <ferror@plt+0x5150>
  409010:	stp	x23, x24, [sp, #48]
  409014:	mov	x0, x21
  409018:	bl	4034d0 <strlen@plt>
  40901c:	ldr	x20, [x19]
  409020:	cbz	x20, 4090c0 <ferror@plt+0x5130>
  409024:	mov	x24, x19
  409028:	mov	x23, x19
  40902c:	sxtw	x22, w0
  409030:	b	409094 <ferror@plt+0x5104>
  409034:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  409038:	add	x2, x2, #0xc18
  40903c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409040:	add	x1, x1, #0xc58
  409044:	add	x1, x1, #0x30
  409048:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40904c:	add	x0, x0, #0xb60
  409050:	bl	4149c4 <ferror@plt+0x10a34>
  409054:	mov	x0, x21
  409058:	b	4090d4 <ferror@plt+0x5144>
  40905c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  409060:	add	x2, x2, #0xc30
  409064:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409068:	add	x1, x1, #0xc58
  40906c:	add	x1, x1, #0x30
  409070:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409074:	add	x0, x0, #0xb60
  409078:	bl	4149c4 <ferror@plt+0x10a34>
  40907c:	mov	x0, #0x0                   	// #0
  409080:	ldp	x19, x20, [sp, #16]
  409084:	b	4090d4 <ferror@plt+0x5144>
  409088:	str	x20, [x23], #8
  40908c:	ldr	x20, [x24, #8]!
  409090:	cbz	x20, 4090c4 <ferror@plt+0x5134>
  409094:	mov	x2, x22
  409098:	mov	x1, x21
  40909c:	mov	x0, x20
  4090a0:	bl	403830 <strncmp@plt>
  4090a4:	cbnz	w0, 409088 <ferror@plt+0x50f8>
  4090a8:	ldrb	w0, [x20, x22]
  4090ac:	cmp	w0, #0x3d
  4090b0:	b.ne	409088 <ferror@plt+0x50f8>  // b.any
  4090b4:	mov	x0, x20
  4090b8:	bl	413498 <ferror@plt+0xf508>
  4090bc:	b	40908c <ferror@plt+0x50fc>
  4090c0:	mov	x23, x19
  4090c4:	str	xzr, [x23]
  4090c8:	mov	x0, x19
  4090cc:	ldp	x19, x20, [sp, #16]
  4090d0:	ldp	x23, x24, [sp, #48]
  4090d4:	ldp	x21, x22, [sp, #32]
  4090d8:	ldp	x29, x30, [sp], #64
  4090dc:	ret
  4090e0:	mov	x0, x19
  4090e4:	ldp	x19, x20, [sp, #16]
  4090e8:	b	4090d4 <ferror@plt+0x5144>
  4090ec:	stp	x29, x30, [sp, #-32]!
  4090f0:	mov	x29, sp
  4090f4:	str	x19, [sp, #16]
  4090f8:	mov	x19, x0
  4090fc:	cbz	x0, 409110 <ferror@plt+0x5180>
  409100:	bl	403e90 <getenv@plt>
  409104:	ldr	x19, [sp, #16]
  409108:	ldp	x29, x30, [sp], #32
  40910c:	ret
  409110:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  409114:	add	x2, x2, #0xc18
  409118:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40911c:	add	x1, x1, #0xc58
  409120:	add	x1, x1, #0x48
  409124:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409128:	add	x0, x0, #0xb60
  40912c:	bl	4149c4 <ferror@plt+0x10a34>
  409130:	mov	x0, x19
  409134:	b	409104 <ferror@plt+0x5174>
  409138:	stp	x29, x30, [sp, #-48]!
  40913c:	mov	x29, sp
  409140:	cbz	x0, 40918c <ferror@plt+0x51fc>
  409144:	stp	x19, x20, [sp, #16]
  409148:	str	x21, [sp, #32]
  40914c:	mov	x19, x0
  409150:	mov	x20, x1
  409154:	mov	w21, w2
  409158:	mov	w1, #0x3d                  	// #61
  40915c:	bl	403c40 <strchr@plt>
  409160:	cbnz	x0, 4091b4 <ferror@plt+0x5224>
  409164:	mov	w2, w21
  409168:	mov	x1, x20
  40916c:	mov	x0, x19
  409170:	bl	4035b0 <setenv@plt>
  409174:	cmp	w0, #0x0
  409178:	cset	w0, eq  // eq = none
  40917c:	ldp	x19, x20, [sp, #16]
  409180:	ldr	x21, [sp, #32]
  409184:	ldp	x29, x30, [sp], #48
  409188:	ret
  40918c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  409190:	add	x2, x2, #0xc18
  409194:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409198:	add	x1, x1, #0xc58
  40919c:	add	x1, x1, #0x58
  4091a0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4091a4:	add	x0, x0, #0xb60
  4091a8:	bl	4149c4 <ferror@plt+0x10a34>
  4091ac:	mov	w0, #0x0                   	// #0
  4091b0:	b	409184 <ferror@plt+0x51f4>
  4091b4:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4091b8:	add	x2, x2, #0xc30
  4091bc:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  4091c0:	add	x1, x1, #0xc58
  4091c4:	add	x1, x1, #0x58
  4091c8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4091cc:	add	x0, x0, #0xb60
  4091d0:	bl	4149c4 <ferror@plt+0x10a34>
  4091d4:	mov	w0, #0x0                   	// #0
  4091d8:	ldp	x19, x20, [sp, #16]
  4091dc:	ldr	x21, [sp, #32]
  4091e0:	b	409184 <ferror@plt+0x51f4>
  4091e4:	stp	x29, x30, [sp, #-32]!
  4091e8:	mov	x29, sp
  4091ec:	cbz	x0, 409218 <ferror@plt+0x5288>
  4091f0:	str	x19, [sp, #16]
  4091f4:	mov	x19, x0
  4091f8:	mov	w1, #0x3d                  	// #61
  4091fc:	bl	403c40 <strchr@plt>
  409200:	cbnz	x0, 40923c <ferror@plt+0x52ac>
  409204:	mov	x0, x19
  409208:	bl	403d10 <unsetenv@plt>
  40920c:	ldr	x19, [sp, #16]
  409210:	ldp	x29, x30, [sp], #32
  409214:	ret
  409218:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40921c:	add	x2, x2, #0xc18
  409220:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409224:	add	x1, x1, #0xc58
  409228:	add	x1, x1, #0x68
  40922c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409230:	add	x0, x0, #0xb60
  409234:	bl	4149c4 <ferror@plt+0x10a34>
  409238:	b	409210 <ferror@plt+0x5280>
  40923c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  409240:	add	x2, x2, #0xc30
  409244:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409248:	add	x1, x1, #0xc58
  40924c:	add	x1, x1, #0x68
  409250:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409254:	add	x0, x0, #0xb60
  409258:	bl	4149c4 <ferror@plt+0x10a34>
  40925c:	ldr	x19, [sp, #16]
  409260:	b	409210 <ferror@plt+0x5280>
  409264:	stp	x29, x30, [sp, #-80]!
  409268:	mov	x29, sp
  40926c:	stp	x21, x22, [sp, #32]
  409270:	stp	x23, x24, [sp, #48]
  409274:	adrp	x0, 49b000 <ferror@plt+0x97070>
  409278:	ldr	x0, [x0, #2368]
  40927c:	bl	42239c <ferror@plt+0x1e40c>
  409280:	mov	w22, w0
  409284:	add	w0, w0, #0x1
  409288:	mov	x1, #0x8                   	// #8
  40928c:	sxtw	x0, w0
  409290:	bl	41360c <ferror@plt+0xf67c>
  409294:	mov	x23, x0
  409298:	cmp	w22, #0x0
  40929c:	b.le	40932c <ferror@plt+0x539c>
  4092a0:	stp	x19, x20, [sp, #16]
  4092a4:	stp	x25, x26, [sp, #64]
  4092a8:	sub	w22, w22, #0x1
  4092ac:	add	x22, x22, #0x1
  4092b0:	lsl	x22, x22, #3
  4092b4:	mov	x19, #0x0                   	// #0
  4092b8:	mov	w21, #0x0                   	// #0
  4092bc:	adrp	x25, 49b000 <ferror@plt+0x97070>
  4092c0:	mov	w24, #0x3d                  	// #61
  4092c4:	b	4092f0 <ferror@plt+0x5360>
  4092c8:	add	w26, w21, #0x1
  4092cc:	sxtw	x21, w21
  4092d0:	sub	x1, x0, x20
  4092d4:	mov	x0, x20
  4092d8:	bl	420198 <ferror@plt+0x1c208>
  4092dc:	str	x0, [x23, x21, lsl #3]
  4092e0:	mov	w21, w26
  4092e4:	add	x19, x19, #0x8
  4092e8:	cmp	x22, x19
  4092ec:	b.eq	40930c <ferror@plt+0x537c>  // b.none
  4092f0:	ldr	x1, [x25, #2368]
  4092f4:	ldr	x20, [x1, x19]
  4092f8:	mov	w1, w24
  4092fc:	mov	x0, x20
  409300:	bl	403c40 <strchr@plt>
  409304:	cbnz	x0, 4092c8 <ferror@plt+0x5338>
  409308:	b	4092e4 <ferror@plt+0x5354>
  40930c:	ldp	x19, x20, [sp, #16]
  409310:	ldp	x25, x26, [sp, #64]
  409314:	str	xzr, [x23, w21, sxtw #3]
  409318:	mov	x0, x23
  40931c:	ldp	x21, x22, [sp, #32]
  409320:	ldp	x23, x24, [sp, #48]
  409324:	ldp	x29, x30, [sp], #80
  409328:	ret
  40932c:	mov	w21, #0x0                   	// #0
  409330:	b	409314 <ferror@plt+0x5384>
  409334:	stp	x29, x30, [sp, #-16]!
  409338:	mov	x29, sp
  40933c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  409340:	ldr	x0, [x0, #2368]
  409344:	bl	421a4c <ferror@plt+0x1dabc>
  409348:	ldp	x29, x30, [sp], #16
  40934c:	ret
  409350:	stp	x29, x30, [sp, #-80]!
  409354:	mov	x29, sp
  409358:	stp	x19, x20, [sp, #16]
  40935c:	str	x21, [sp, #32]
  409360:	mov	x19, x0
  409364:	mov	x0, x1
  409368:	ldp	x4, x5, [x2]
  40936c:	stp	x4, x5, [sp, #48]
  409370:	ldp	x2, x3, [x2, #16]
  409374:	stp	x2, x3, [sp, #64]
  409378:	add	x1, sp, #0x30
  40937c:	bl	4202a4 <ferror@plt+0x1c314>
  409380:	mov	x20, x0
  409384:	ldr	x21, [x19]
  409388:	mov	x2, #0x0                   	// #0
  40938c:	mov	x1, x21
  409390:	bl	420364 <ferror@plt+0x1c3d4>
  409394:	str	x0, [x19]
  409398:	mov	x0, x21
  40939c:	bl	413498 <ferror@plt+0xf508>
  4093a0:	mov	x0, x20
  4093a4:	bl	413498 <ferror@plt+0xf508>
  4093a8:	ldp	x19, x20, [sp, #16]
  4093ac:	ldr	x21, [sp, #32]
  4093b0:	ldp	x29, x30, [sp], #80
  4093b4:	ret
  4093b8:	stp	x29, x30, [sp, #-96]!
  4093bc:	mov	x29, sp
  4093c0:	stp	x19, x20, [sp, #16]
  4093c4:	stp	x21, x22, [sp, #32]
  4093c8:	str	x23, [sp, #48]
  4093cc:	mov	w22, w0
  4093d0:	mov	w23, w1
  4093d4:	mov	x20, x2
  4093d8:	mov	x21, x3
  4093dc:	cbz	w0, 409430 <ferror@plt+0x54a0>
  4093e0:	cbz	x20, 40945c <ferror@plt+0x54cc>
  4093e4:	mov	x0, #0x10                  	// #16
  4093e8:	bl	41e67c <ferror@plt+0x1a6ec>
  4093ec:	mov	x19, x0
  4093f0:	str	w22, [x0]
  4093f4:	str	w23, [x0, #4]
  4093f8:	ldp	x0, x1, [x21]
  4093fc:	stp	x0, x1, [sp, #64]
  409400:	ldp	x0, x1, [x21, #16]
  409404:	stp	x0, x1, [sp, #80]
  409408:	add	x1, sp, #0x40
  40940c:	mov	x0, x20
  409410:	bl	4202a4 <ferror@plt+0x1c314>
  409414:	str	x0, [x19, #8]
  409418:	mov	x0, x19
  40941c:	ldp	x19, x20, [sp, #16]
  409420:	ldp	x21, x22, [sp, #32]
  409424:	ldr	x23, [sp, #48]
  409428:	ldp	x29, x30, [sp], #96
  40942c:	ret
  409430:	adrp	x4, 43e000 <ferror@plt+0x3a070>
  409434:	add	x4, x4, #0xcd0
  409438:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40943c:	add	x3, x3, #0xe18
  409440:	mov	w2, #0x186                 	// #390
  409444:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409448:	add	x1, x1, #0xce0
  40944c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409450:	add	x0, x0, #0xb60
  409454:	bl	414c24 <ferror@plt+0x10c94>
  409458:	b	4093e0 <ferror@plt+0x5450>
  40945c:	adrp	x4, 43d000 <ferror@plt+0x39070>
  409460:	add	x4, x4, #0x810
  409464:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  409468:	add	x3, x3, #0xe18
  40946c:	mov	w2, #0x187                 	// #391
  409470:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409474:	add	x1, x1, #0xce0
  409478:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40947c:	add	x0, x0, #0xb60
  409480:	bl	414c24 <ferror@plt+0x10c94>
  409484:	b	4093e4 <ferror@plt+0x5454>
  409488:	stp	x29, x30, [sp, #-272]!
  40948c:	mov	x29, sp
  409490:	str	x19, [sp, #16]
  409494:	mov	x19, x2
  409498:	str	x3, [sp, #232]
  40949c:	str	x4, [sp, #240]
  4094a0:	str	x5, [sp, #248]
  4094a4:	str	x6, [sp, #256]
  4094a8:	str	x7, [sp, #264]
  4094ac:	str	q0, [sp, #96]
  4094b0:	str	q1, [sp, #112]
  4094b4:	str	q2, [sp, #128]
  4094b8:	str	q3, [sp, #144]
  4094bc:	str	q4, [sp, #160]
  4094c0:	str	q5, [sp, #176]
  4094c4:	str	q6, [sp, #192]
  4094c8:	str	q7, [sp, #208]
  4094cc:	cbz	x2, 409520 <ferror@plt+0x5590>
  4094d0:	cbz	w0, 409548 <ferror@plt+0x55b8>
  4094d4:	add	x2, sp, #0x110
  4094d8:	str	x2, [sp, #64]
  4094dc:	str	x2, [sp, #72]
  4094e0:	add	x2, sp, #0xe0
  4094e4:	str	x2, [sp, #80]
  4094e8:	mov	w2, #0xffffffd8            	// #-40
  4094ec:	str	w2, [sp, #88]
  4094f0:	mov	w2, #0xffffff80            	// #-128
  4094f4:	str	w2, [sp, #92]
  4094f8:	ldp	x2, x3, [sp, #64]
  4094fc:	stp	x2, x3, [sp, #32]
  409500:	ldp	x2, x3, [sp, #80]
  409504:	stp	x2, x3, [sp, #48]
  409508:	add	x3, sp, #0x20
  40950c:	mov	x2, x19
  409510:	bl	4093b8 <ferror@plt+0x5428>
  409514:	ldr	x19, [sp, #16]
  409518:	ldp	x29, x30, [sp], #272
  40951c:	ret
  409520:	adrp	x2, 43d000 <ferror@plt+0x39070>
  409524:	add	x2, x2, #0x810
  409528:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40952c:	add	x1, x1, #0xe18
  409530:	add	x1, x1, #0x18
  409534:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409538:	add	x0, x0, #0xb60
  40953c:	bl	4149c4 <ferror@plt+0x10a34>
  409540:	mov	x0, x19
  409544:	b	409514 <ferror@plt+0x5584>
  409548:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40954c:	add	x2, x2, #0xcd0
  409550:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409554:	add	x1, x1, #0xe18
  409558:	add	x1, x1, #0x18
  40955c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409560:	add	x0, x0, #0xb60
  409564:	bl	4149c4 <ferror@plt+0x10a34>
  409568:	mov	x0, #0x0                   	// #0
  40956c:	b	409514 <ferror@plt+0x5584>
  409570:	stp	x29, x30, [sp, #-48]!
  409574:	mov	x29, sp
  409578:	stp	x19, x20, [sp, #16]
  40957c:	mov	x20, x2
  409580:	cbz	x2, 4095c8 <ferror@plt+0x5638>
  409584:	stp	x21, x22, [sp, #32]
  409588:	mov	w21, w0
  40958c:	mov	w22, w1
  409590:	cbz	w0, 4095f0 <ferror@plt+0x5660>
  409594:	mov	x0, #0x10                  	// #16
  409598:	bl	41e67c <ferror@plt+0x1a6ec>
  40959c:	mov	x19, x0
  4095a0:	str	w21, [x0]
  4095a4:	str	w22, [x0, #4]
  4095a8:	mov	x0, x20
  4095ac:	bl	4200fc <ferror@plt+0x1c16c>
  4095b0:	str	x0, [x19, #8]
  4095b4:	ldp	x21, x22, [sp, #32]
  4095b8:	mov	x0, x19
  4095bc:	ldp	x19, x20, [sp, #16]
  4095c0:	ldp	x29, x30, [sp], #48
  4095c4:	ret
  4095c8:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4095cc:	add	x2, x2, #0xcf0
  4095d0:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  4095d4:	add	x1, x1, #0xe18
  4095d8:	add	x1, x1, #0x28
  4095dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4095e0:	add	x0, x0, #0xb60
  4095e4:	bl	4149c4 <ferror@plt+0x10a34>
  4095e8:	mov	x19, x20
  4095ec:	b	4095b8 <ferror@plt+0x5628>
  4095f0:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4095f4:	add	x2, x2, #0xcd0
  4095f8:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  4095fc:	add	x1, x1, #0xe18
  409600:	add	x1, x1, #0x28
  409604:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409608:	add	x0, x0, #0xb60
  40960c:	bl	4149c4 <ferror@plt+0x10a34>
  409610:	mov	x19, #0x0                   	// #0
  409614:	ldp	x21, x22, [sp, #32]
  409618:	b	4095b8 <ferror@plt+0x5628>
  40961c:	stp	x29, x30, [sp, #-32]!
  409620:	mov	x29, sp
  409624:	cbz	x0, 409650 <ferror@plt+0x56c0>
  409628:	str	x19, [sp, #16]
  40962c:	mov	x19, x0
  409630:	ldr	x0, [x0, #8]
  409634:	bl	413498 <ferror@plt+0xf508>
  409638:	mov	x1, x19
  40963c:	mov	x0, #0x10                  	// #16
  409640:	bl	41ed68 <ferror@plt+0x1add8>
  409644:	ldr	x19, [sp, #16]
  409648:	ldp	x29, x30, [sp], #32
  40964c:	ret
  409650:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  409654:	add	x2, x2, #0xd00
  409658:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40965c:	add	x1, x1, #0xe18
  409660:	add	x1, x1, #0x40
  409664:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409668:	add	x0, x0, #0xb60
  40966c:	bl	4149c4 <ferror@plt+0x10a34>
  409670:	b	409648 <ferror@plt+0x56b8>
  409674:	stp	x29, x30, [sp, #-32]!
  409678:	mov	x29, sp
  40967c:	stp	x19, x20, [sp, #16]
  409680:	mov	x19, x0
  409684:	cbz	x0, 4096c8 <ferror@plt+0x5738>
  409688:	ldr	w0, [x0]
  40968c:	cbz	w0, 4096f0 <ferror@plt+0x5760>
  409690:	ldr	x0, [x19, #8]
  409694:	cbz	x0, 409720 <ferror@plt+0x5790>
  409698:	mov	x0, #0x10                  	// #16
  40969c:	bl	41e67c <ferror@plt+0x1a6ec>
  4096a0:	mov	x20, x0
  4096a4:	ldp	x0, x1, [x19]
  4096a8:	stp	x0, x1, [x20]
  4096ac:	ldr	x0, [x19, #8]
  4096b0:	bl	4200fc <ferror@plt+0x1c16c>
  4096b4:	str	x0, [x20, #8]
  4096b8:	mov	x0, x20
  4096bc:	ldp	x19, x20, [sp, #16]
  4096c0:	ldp	x29, x30, [sp], #32
  4096c4:	ret
  4096c8:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4096cc:	add	x2, x2, #0xd00
  4096d0:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  4096d4:	add	x1, x1, #0xe18
  4096d8:	add	x1, x1, #0x50
  4096dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4096e0:	add	x0, x0, #0xb60
  4096e4:	bl	4149c4 <ferror@plt+0x10a34>
  4096e8:	mov	x20, x19
  4096ec:	b	4096b8 <ferror@plt+0x5728>
  4096f0:	adrp	x4, 43e000 <ferror@plt+0x3a070>
  4096f4:	add	x4, x4, #0xd10
  4096f8:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  4096fc:	add	x3, x3, #0xe18
  409700:	add	x3, x3, #0x60
  409704:	mov	w2, #0x1f0                 	// #496
  409708:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40970c:	add	x1, x1, #0xce0
  409710:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409714:	add	x0, x0, #0xb60
  409718:	bl	414c24 <ferror@plt+0x10c94>
  40971c:	b	409690 <ferror@plt+0x5700>
  409720:	adrp	x4, 43e000 <ferror@plt+0x3a070>
  409724:	add	x4, x4, #0xd28
  409728:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40972c:	add	x3, x3, #0xe18
  409730:	add	x3, x3, #0x60
  409734:	mov	w2, #0x1f1                 	// #497
  409738:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40973c:	add	x1, x1, #0xce0
  409740:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409744:	add	x0, x0, #0xb60
  409748:	bl	414c24 <ferror@plt+0x10c94>
  40974c:	b	409698 <ferror@plt+0x5708>
  409750:	mov	x3, x0
  409754:	mov	w0, #0x0                   	// #0
  409758:	cbz	x3, 40976c <ferror@plt+0x57dc>
  40975c:	ldr	w4, [x3]
  409760:	mov	w0, #0x0                   	// #0
  409764:	cmp	w4, w1
  409768:	b.eq	409770 <ferror@plt+0x57e0>  // b.none
  40976c:	ret
  409770:	ldr	w0, [x3, #4]
  409774:	cmp	w0, w2
  409778:	cset	w0, eq  // eq = none
  40977c:	b	40976c <ferror@plt+0x57dc>
  409780:	stp	x29, x30, [sp, #-256]!
  409784:	mov	x29, sp
  409788:	str	x19, [sp, #16]
  40978c:	mov	x19, x0
  409790:	str	x4, [sp, #224]
  409794:	str	x5, [sp, #232]
  409798:	str	x6, [sp, #240]
  40979c:	str	x7, [sp, #248]
  4097a0:	str	q0, [sp, #96]
  4097a4:	str	q1, [sp, #112]
  4097a8:	str	q2, [sp, #128]
  4097ac:	str	q3, [sp, #144]
  4097b0:	str	q4, [sp, #160]
  4097b4:	str	q5, [sp, #176]
  4097b8:	str	q6, [sp, #192]
  4097bc:	str	q7, [sp, #208]
  4097c0:	cbz	x0, 409830 <ferror@plt+0x58a0>
  4097c4:	mov	w0, w1
  4097c8:	mov	w1, w2
  4097cc:	mov	x2, x3
  4097d0:	add	x3, sp, #0x100
  4097d4:	str	x3, [sp, #64]
  4097d8:	str	x3, [sp, #72]
  4097dc:	add	x3, sp, #0xe0
  4097e0:	str	x3, [sp, #80]
  4097e4:	mov	w3, #0xffffffe0            	// #-32
  4097e8:	str	w3, [sp, #88]
  4097ec:	mov	w3, #0xffffff80            	// #-128
  4097f0:	str	w3, [sp, #92]
  4097f4:	ldp	x4, x5, [sp, #64]
  4097f8:	stp	x4, x5, [sp, #32]
  4097fc:	ldp	x4, x5, [sp, #80]
  409800:	stp	x4, x5, [sp, #48]
  409804:	add	x3, sp, #0x20
  409808:	bl	4093b8 <ferror@plt+0x5428>
  40980c:	ldr	x1, [x19]
  409810:	cbz	x1, 40983c <ferror@plt+0x58ac>
  409814:	ldr	x3, [x0, #8]
  409818:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40981c:	add	x2, x2, #0xd40
  409820:	mov	w1, #0x10                  	// #16
  409824:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409828:	add	x0, x0, #0xb60
  40982c:	bl	414944 <ferror@plt+0x109b4>
  409830:	ldr	x19, [sp, #16]
  409834:	ldp	x29, x30, [sp], #256
  409838:	ret
  40983c:	str	x0, [x19]
  409840:	b	409830 <ferror@plt+0x58a0>
  409844:	stp	x29, x30, [sp, #-32]!
  409848:	mov	x29, sp
  40984c:	str	x19, [sp, #16]
  409850:	mov	x19, x0
  409854:	cbz	x0, 40988c <ferror@plt+0x58fc>
  409858:	mov	w0, w1
  40985c:	mov	w1, w2
  409860:	mov	x2, x3
  409864:	bl	409570 <ferror@plt+0x55e0>
  409868:	ldr	x1, [x19]
  40986c:	cbz	x1, 409898 <ferror@plt+0x5908>
  409870:	ldr	x3, [x0, #8]
  409874:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  409878:	add	x2, x2, #0xd40
  40987c:	mov	w1, #0x10                  	// #16
  409880:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409884:	add	x0, x0, #0xb60
  409888:	bl	414944 <ferror@plt+0x109b4>
  40988c:	ldr	x19, [sp, #16]
  409890:	ldp	x29, x30, [sp], #32
  409894:	ret
  409898:	str	x0, [x19]
  40989c:	b	40988c <ferror@plt+0x58fc>
  4098a0:	stp	x29, x30, [sp, #-16]!
  4098a4:	mov	x29, sp
  4098a8:	cbz	x1, 4098dc <ferror@plt+0x594c>
  4098ac:	cbz	x0, 409900 <ferror@plt+0x5970>
  4098b0:	ldr	x2, [x0]
  4098b4:	cbz	x2, 40990c <ferror@plt+0x597c>
  4098b8:	ldr	x3, [x1, #8]
  4098bc:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4098c0:	add	x2, x2, #0xd40
  4098c4:	mov	w1, #0x10                  	// #16
  4098c8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4098cc:	add	x0, x0, #0xb60
  4098d0:	bl	414944 <ferror@plt+0x109b4>
  4098d4:	ldp	x29, x30, [sp], #16
  4098d8:	ret
  4098dc:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4098e0:	add	x2, x2, #0xe08
  4098e4:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  4098e8:	add	x1, x1, #0xe18
  4098ec:	add	x1, x1, #0x70
  4098f0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4098f4:	add	x0, x0, #0xb60
  4098f8:	bl	4149c4 <ferror@plt+0x10a34>
  4098fc:	b	4098d4 <ferror@plt+0x5944>
  409900:	mov	x0, x1
  409904:	bl	40961c <ferror@plt+0x568c>
  409908:	b	4098d4 <ferror@plt+0x5944>
  40990c:	str	x1, [x0]
  409910:	b	4098d4 <ferror@plt+0x5944>
  409914:	cbz	x0, 409944 <ferror@plt+0x59b4>
  409918:	stp	x29, x30, [sp, #-32]!
  40991c:	mov	x29, sp
  409920:	str	x19, [sp, #16]
  409924:	mov	x19, x0
  409928:	ldr	x0, [x0]
  40992c:	cbz	x0, 409938 <ferror@plt+0x59a8>
  409930:	bl	40961c <ferror@plt+0x568c>
  409934:	str	xzr, [x19]
  409938:	ldr	x19, [sp, #16]
  40993c:	ldp	x29, x30, [sp], #32
  409940:	ret
  409944:	ret
  409948:	stp	x29, x30, [sp, #-256]!
  40994c:	mov	x29, sp
  409950:	str	x2, [sp, #208]
  409954:	str	x3, [sp, #216]
  409958:	str	x4, [sp, #224]
  40995c:	str	x5, [sp, #232]
  409960:	str	x6, [sp, #240]
  409964:	str	x7, [sp, #248]
  409968:	str	q0, [sp, #80]
  40996c:	str	q1, [sp, #96]
  409970:	str	q2, [sp, #112]
  409974:	str	q3, [sp, #128]
  409978:	str	q4, [sp, #144]
  40997c:	str	q5, [sp, #160]
  409980:	str	q6, [sp, #176]
  409984:	str	q7, [sp, #192]
  409988:	cbz	x0, 4099d8 <ferror@plt+0x5a48>
  40998c:	ldr	x2, [x0]
  409990:	cbz	x2, 4099d8 <ferror@plt+0x5a48>
  409994:	add	x2, sp, #0x100
  409998:	str	x2, [sp, #48]
  40999c:	str	x2, [sp, #56]
  4099a0:	add	x2, sp, #0xd0
  4099a4:	str	x2, [sp, #64]
  4099a8:	mov	w2, #0xffffffd0            	// #-48
  4099ac:	str	w2, [sp, #72]
  4099b0:	mov	w2, #0xffffff80            	// #-128
  4099b4:	str	w2, [sp, #76]
  4099b8:	ldp	x2, x3, [sp, #48]
  4099bc:	stp	x2, x3, [sp, #16]
  4099c0:	ldp	x2, x3, [sp, #64]
  4099c4:	stp	x2, x3, [sp, #32]
  4099c8:	ldr	x0, [x0]
  4099cc:	add	x2, sp, #0x10
  4099d0:	add	x0, x0, #0x8
  4099d4:	bl	409350 <ferror@plt+0x53c0>
  4099d8:	ldp	x29, x30, [sp], #256
  4099dc:	ret
  4099e0:	stp	x29, x30, [sp, #-272]!
  4099e4:	mov	x29, sp
  4099e8:	stp	x19, x20, [sp, #16]
  4099ec:	mov	x19, x0
  4099f0:	mov	x20, x2
  4099f4:	str	x3, [sp, #232]
  4099f8:	str	x4, [sp, #240]
  4099fc:	str	x5, [sp, #248]
  409a00:	str	x6, [sp, #256]
  409a04:	str	x7, [sp, #264]
  409a08:	str	q0, [sp, #96]
  409a0c:	str	q1, [sp, #112]
  409a10:	str	q2, [sp, #128]
  409a14:	str	q3, [sp, #144]
  409a18:	str	q4, [sp, #160]
  409a1c:	str	q5, [sp, #176]
  409a20:	str	q6, [sp, #192]
  409a24:	str	q7, [sp, #208]
  409a28:	bl	4098a0 <ferror@plt+0x5910>
  409a2c:	cbz	x19, 409a80 <ferror@plt+0x5af0>
  409a30:	ldr	x0, [x19]
  409a34:	cbz	x0, 409a80 <ferror@plt+0x5af0>
  409a38:	add	x0, sp, #0x110
  409a3c:	str	x0, [sp, #64]
  409a40:	str	x0, [sp, #72]
  409a44:	add	x0, sp, #0xe0
  409a48:	str	x0, [sp, #80]
  409a4c:	mov	w0, #0xffffffd8            	// #-40
  409a50:	str	w0, [sp, #88]
  409a54:	mov	w0, #0xffffff80            	// #-128
  409a58:	str	w0, [sp, #92]
  409a5c:	ldp	x0, x1, [sp, #64]
  409a60:	stp	x0, x1, [sp, #32]
  409a64:	ldp	x0, x1, [sp, #80]
  409a68:	stp	x0, x1, [sp, #48]
  409a6c:	ldr	x0, [x19]
  409a70:	add	x2, sp, #0x20
  409a74:	mov	x1, x20
  409a78:	add	x0, x0, #0x8
  409a7c:	bl	409350 <ferror@plt+0x53c0>
  409a80:	ldp	x19, x20, [sp, #16]
  409a84:	ldp	x29, x30, [sp], #272
  409a88:	ret
  409a8c:	stp	x29, x30, [sp, #-16]!
  409a90:	mov	x29, sp
  409a94:	mov	w1, w2
  409a98:	bl	403f20 <mkdir@plt>
  409a9c:	ldp	x29, x30, [sp], #16
  409aa0:	ret
  409aa4:	stp	x29, x30, [sp, #-16]!
  409aa8:	mov	x29, sp
  409aac:	bl	4037b0 <open@plt>
  409ab0:	ldp	x29, x30, [sp], #16
  409ab4:	ret
  409ab8:	stp	x29, x30, [sp, #-112]!
  409abc:	mov	x29, sp
  409ac0:	cbz	x0, 409c54 <ferror@plt+0x5cc4>
  409ac4:	stp	x19, x20, [sp, #16]
  409ac8:	stp	x23, x24, [sp, #48]
  409acc:	stp	x25, x26, [sp, #64]
  409ad0:	mov	x23, x0
  409ad4:	mov	x24, x1
  409ad8:	mov	w25, w2
  409adc:	mov	w26, w3
  409ae0:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409ae4:	add	x1, x1, #0xeb0
  409ae8:	bl	421fb8 <ferror@plt+0x1e028>
  409aec:	mov	x19, x0
  409af0:	cbz	x0, 409c78 <ferror@plt+0x5ce8>
  409af4:	mov	x2, #0x6                   	// #6
  409af8:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409afc:	add	x1, x1, #0xeb0
  409b00:	bl	403830 <strncmp@plt>
  409b04:	cbnz	w0, 409c78 <ferror@plt+0x5ce8>
  409b08:	stp	x21, x22, [sp, #32]
  409b0c:	stp	x27, x28, [sp, #80]
  409b10:	add	x0, sp, #0x60
  409b14:	bl	410a3c <ferror@plt+0xcaac>
  409b18:	ldr	x21, [sp, #104]
  409b1c:	ldr	x0, [sp, #96]
  409b20:	eor	x0, x21, x0
  409b24:	adrp	x1, 49b000 <ferror@plt+0x97070>
  409b28:	ldr	w21, [x1, #2568]
  409b2c:	add	w2, w21, #0x1
  409b30:	str	w2, [x1, #2568]
  409b34:	add	x21, x0, w21, sxtw
  409b38:	add	x28, x21, #0xbd, lsl #12
  409b3c:	add	x28, x28, #0xde4
  409b40:	adrp	x20, 43f000 <ferror@plt+0x3b070>
  409b44:	add	x20, x20, #0x298
  409b48:	add	x20, x20, #0x10
  409b4c:	mov	x22, #0x8e39                	// #36409
  409b50:	movk	x22, #0x38e3, lsl #16
  409b54:	movk	x22, #0xe38e, lsl #32
  409b58:	movk	x22, #0xe38, lsl #48
  409b5c:	mov	x27, #0x1e61                	// #7777
  409b60:	smulh	x0, x21, x22
  409b64:	asr	x0, x0, #1
  409b68:	sub	x0, x0, x21, asr #63
  409b6c:	add	x1, x0, x0, lsl #3
  409b70:	sub	x1, x21, x1, lsl #2
  409b74:	ldrb	w1, [x20, x1]
  409b78:	strb	w1, [x19]
  409b7c:	smulh	x1, x0, x22
  409b80:	asr	x1, x1, #1
  409b84:	sub	x1, x1, x0, asr #63
  409b88:	add	x2, x1, x1, lsl #3
  409b8c:	sub	x0, x0, x2, lsl #2
  409b90:	ldrb	w0, [x20, x0]
  409b94:	strb	w0, [x19, #1]
  409b98:	smulh	x0, x1, x22
  409b9c:	asr	x0, x0, #1
  409ba0:	sub	x0, x0, x1, asr #63
  409ba4:	add	x2, x0, x0, lsl #3
  409ba8:	sub	x1, x1, x2, lsl #2
  409bac:	ldrb	w1, [x20, x1]
  409bb0:	strb	w1, [x19, #2]
  409bb4:	smulh	x2, x0, x22
  409bb8:	asr	x2, x2, #1
  409bbc:	sub	x2, x2, x0, asr #63
  409bc0:	add	x1, x2, x2, lsl #3
  409bc4:	sub	x0, x0, x1, lsl #2
  409bc8:	ldrb	w0, [x20, x0]
  409bcc:	strb	w0, [x19, #3]
  409bd0:	smulh	x0, x2, x22
  409bd4:	asr	x0, x0, #1
  409bd8:	sub	x1, x0, x2, asr #63
  409bdc:	add	x0, x1, x1, lsl #3
  409be0:	sub	x2, x2, x0, lsl #2
  409be4:	ldrb	w0, [x20, x2]
  409be8:	strb	w0, [x19, #4]
  409bec:	smulh	x0, x1, x22
  409bf0:	asr	x0, x0, #1
  409bf4:	sub	x0, x0, x1, asr #63
  409bf8:	add	x0, x0, x0, lsl #3
  409bfc:	sub	x0, x1, x0, lsl #2
  409c00:	ldrb	w0, [x20, x0]
  409c04:	strb	w0, [x19, #5]
  409c08:	mov	w2, w26
  409c0c:	mov	w1, w25
  409c10:	mov	x0, x23
  409c14:	blr	x24
  409c18:	tbz	w0, #31, 409cb4 <ferror@plt+0x5d24>
  409c1c:	bl	403e80 <__errno_location@plt>
  409c20:	ldr	w0, [x0]
  409c24:	cmp	w0, #0x11
  409c28:	b.ne	409c98 <ferror@plt+0x5d08>  // b.any
  409c2c:	add	x21, x21, x27
  409c30:	cmp	x28, x21
  409c34:	b.ne	409b60 <ferror@plt+0x5bd0>  // b.any
  409c38:	mov	w0, #0xffffffff            	// #-1
  409c3c:	ldp	x19, x20, [sp, #16]
  409c40:	ldp	x21, x22, [sp, #32]
  409c44:	ldp	x23, x24, [sp, #48]
  409c48:	ldp	x25, x26, [sp, #64]
  409c4c:	ldp	x27, x28, [sp, #80]
  409c50:	b	409cc8 <ferror@plt+0x5d38>
  409c54:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  409c58:	add	x2, x2, #0xea0
  409c5c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  409c60:	add	x1, x1, #0x298
  409c64:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409c68:	add	x0, x0, #0xb60
  409c6c:	bl	4149c4 <ferror@plt+0x10a34>
  409c70:	mov	w0, #0xffffffff            	// #-1
  409c74:	b	409cc8 <ferror@plt+0x5d38>
  409c78:	bl	403e80 <__errno_location@plt>
  409c7c:	mov	w1, #0x16                  	// #22
  409c80:	str	w1, [x0]
  409c84:	mov	w0, #0xffffffff            	// #-1
  409c88:	ldp	x19, x20, [sp, #16]
  409c8c:	ldp	x23, x24, [sp, #48]
  409c90:	ldp	x25, x26, [sp, #64]
  409c94:	b	409cc8 <ferror@plt+0x5d38>
  409c98:	mov	w0, #0xffffffff            	// #-1
  409c9c:	ldp	x19, x20, [sp, #16]
  409ca0:	ldp	x21, x22, [sp, #32]
  409ca4:	ldp	x23, x24, [sp, #48]
  409ca8:	ldp	x25, x26, [sp, #64]
  409cac:	ldp	x27, x28, [sp, #80]
  409cb0:	b	409cc8 <ferror@plt+0x5d38>
  409cb4:	ldp	x19, x20, [sp, #16]
  409cb8:	ldp	x21, x22, [sp, #32]
  409cbc:	ldp	x23, x24, [sp, #48]
  409cc0:	ldp	x25, x26, [sp, #64]
  409cc4:	ldp	x27, x28, [sp, #80]
  409cc8:	ldp	x29, x30, [sp], #112
  409ccc:	ret
  409cd0:	stp	x29, x30, [sp, #-144]!
  409cd4:	mov	x29, sp
  409cd8:	stp	x21, x22, [sp, #32]
  409cdc:	stp	x23, x24, [sp, #48]
  409ce0:	stp	x27, x28, [sp, #80]
  409ce4:	mov	x23, x0
  409ce8:	mov	x21, x1
  409cec:	str	x2, [sp, #120]
  409cf0:	mov	x28, x3
  409cf4:	bl	4034d0 <strlen@plt>
  409cf8:	str	w0, [sp, #136]
  409cfc:	mov	x0, #0x0                   	// #0
  409d00:	bl	422ad0 <ferror@plt+0x1eb40>
  409d04:	str	x0, [sp, #112]
  409d08:	mov	w27, #0x0                   	// #0
  409d0c:	cbz	x28, 409d18 <ferror@plt+0x5d88>
  409d10:	ldr	x21, [x28]
  409d14:	mov	w27, #0x1                   	// #1
  409d18:	cbz	x21, 409f14 <ferror@plt+0x5f84>
  409d1c:	stp	x19, x20, [sp, #16]
  409d20:	stp	x25, x26, [sp, #64]
  409d24:	mov	x24, #0x0                   	// #0
  409d28:	str	xzr, [sp, #128]
  409d2c:	str	wzr, [sp, #140]
  409d30:	mov	w0, #0x1                   	// #1
  409d34:	str	w0, [sp, #108]
  409d38:	ldrsw	x19, [sp, #136]
  409d3c:	b	409e88 <ferror@plt+0x5ef8>
  409d40:	ldr	x2, [sp, #120]
  409d44:	ldr	w1, [x2, #24]
  409d48:	ldr	x0, [x2]
  409d4c:	tbnz	w1, #31, 409d64 <ferror@plt+0x5dd4>
  409d50:	add	x1, x0, #0xf
  409d54:	and	x1, x1, #0xfffffffffffffff8
  409d58:	str	x1, [x2]
  409d5c:	ldr	x26, [x0]
  409d60:	b	409e94 <ferror@plt+0x5f04>
  409d64:	add	w2, w1, #0x8
  409d68:	ldr	x3, [sp, #120]
  409d6c:	str	w2, [x3, #24]
  409d70:	cmp	w2, #0x0
  409d74:	b.le	409d88 <ferror@plt+0x5df8>
  409d78:	add	x1, x0, #0xf
  409d7c:	and	x1, x1, #0xfffffffffffffff8
  409d80:	str	x1, [x3]
  409d84:	b	409d5c <ferror@plt+0x5dcc>
  409d88:	ldr	x0, [sp, #120]
  409d8c:	ldr	x0, [x0, #8]
  409d90:	add	x0, x0, w1, sxtw
  409d94:	b	409d5c <ferror@plt+0x5dcc>
  409d98:	mov	x22, x21
  409d9c:	mov	x2, x19
  409da0:	mov	x1, x23
  409da4:	mov	x0, x22
  409da8:	bl	403830 <strncmp@plt>
  409dac:	cbnz	w0, 409f30 <ferror@plt+0x5fa0>
  409db0:	add	x22, x22, x19
  409db4:	b	409d9c <ferror@plt+0x5e0c>
  409db8:	mov	x20, x24
  409dbc:	cmp	x20, x25
  409dc0:	b.cc	409de4 <ferror@plt+0x5e54>  // b.lo, b.ul, b.last
  409dc4:	sub	x24, x20, x19
  409dc8:	mov	x2, x19
  409dcc:	mov	x1, x23
  409dd0:	mov	x0, x24
  409dd4:	bl	403830 <strncmp@plt>
  409dd8:	cbz	w0, 409db8 <ferror@plt+0x5e28>
  409ddc:	mov	x24, x20
  409de0:	b	409de8 <ferror@plt+0x5e58>
  409de4:	mov	x24, x20
  409de8:	add	x0, x21, x19
  409dec:	str	x0, [sp, #96]
  409df0:	b	409df8 <ferror@plt+0x5e68>
  409df4:	mov	x24, x25
  409df8:	ldr	x0, [sp, #96]
  409dfc:	cmp	x24, x0
  409e00:	b.cc	409e1c <ferror@plt+0x5e8c>  // b.lo, b.ul, b.last
  409e04:	sub	x25, x24, x19
  409e08:	mov	x2, x19
  409e0c:	mov	x1, x23
  409e10:	mov	x0, x25
  409e14:	bl	403830 <strncmp@plt>
  409e18:	cbz	w0, 409df4 <ferror@plt+0x5e64>
  409e1c:	ldr	w0, [sp, #140]
  409e20:	cbnz	w0, 409e54 <ferror@plt+0x5ec4>
  409e24:	cmp	x24, x22
  409e28:	ldr	x0, [sp, #128]
  409e2c:	csel	x0, x0, x21, hi  // hi = pmore
  409e30:	str	x0, [sp, #128]
  409e34:	sub	x2, x22, x21
  409e38:	mov	x1, x21
  409e3c:	ldr	x0, [sp, #112]
  409e40:	bl	422a44 <ferror@plt+0x1eab4>
  409e44:	mov	x21, x22
  409e48:	mov	w0, #0x1                   	// #1
  409e4c:	str	w0, [sp, #140]
  409e50:	b	409eb0 <ferror@plt+0x5f20>
  409e54:	mov	x21, x22
  409e58:	str	xzr, [sp, #128]
  409e5c:	b	409eb0 <ferror@plt+0x5f20>
  409e60:	mov	x1, x23
  409e64:	ldr	x0, [sp, #112]
  409e68:	bl	422928 <ferror@plt+0x1e998>
  409e6c:	sub	x2, x20, x21
  409e70:	mov	x1, x21
  409e74:	ldr	x0, [sp, #112]
  409e78:	bl	422a44 <ferror@plt+0x1eab4>
  409e7c:	str	wzr, [sp, #108]
  409e80:	cbz	x26, 409ec4 <ferror@plt+0x5f34>
  409e84:	mov	x21, x26
  409e88:	cbz	x28, 409d40 <ferror@plt+0x5db0>
  409e8c:	ldr	x26, [x28, w27, sxtw #3]
  409e90:	add	w27, w27, #0x1
  409e94:	ldrb	w0, [x21]
  409e98:	cbz	w0, 409e80 <ferror@plt+0x5ef0>
  409e9c:	ldr	w0, [sp, #136]
  409ea0:	cbnz	w0, 409d98 <ferror@plt+0x5e08>
  409ea4:	mov	x0, x21
  409ea8:	bl	4034d0 <strlen@plt>
  409eac:	add	x20, x21, x0
  409eb0:	cmp	x21, x20
  409eb4:	b.eq	409e80 <ferror@plt+0x5ef0>  // b.none
  409eb8:	ldr	w0, [sp, #108]
  409ebc:	cbnz	w0, 409e6c <ferror@plt+0x5edc>
  409ec0:	b	409e60 <ferror@plt+0x5ed0>
  409ec4:	ldr	x19, [sp, #128]
  409ec8:	cbz	x19, 409efc <ferror@plt+0x5f6c>
  409ecc:	mov	w1, #0x1                   	// #1
  409ed0:	ldr	x0, [sp, #112]
  409ed4:	bl	4224b4 <ferror@plt+0x1e524>
  409ed8:	mov	x0, x19
  409edc:	bl	4200fc <ferror@plt+0x1c16c>
  409ee0:	ldp	x19, x20, [sp, #16]
  409ee4:	ldp	x25, x26, [sp, #64]
  409ee8:	ldp	x21, x22, [sp, #32]
  409eec:	ldp	x23, x24, [sp, #48]
  409ef0:	ldp	x27, x28, [sp, #80]
  409ef4:	ldp	x29, x30, [sp], #144
  409ef8:	ret
  409efc:	cbz	x24, 409f24 <ferror@plt+0x5f94>
  409f00:	mov	x1, x24
  409f04:	ldr	x0, [sp, #112]
  409f08:	bl	422928 <ferror@plt+0x1e998>
  409f0c:	ldp	x19, x20, [sp, #16]
  409f10:	ldp	x25, x26, [sp, #64]
  409f14:	mov	w1, #0x0                   	// #0
  409f18:	ldr	x0, [sp, #112]
  409f1c:	bl	4224b4 <ferror@plt+0x1e524>
  409f20:	b	409ee8 <ferror@plt+0x5f58>
  409f24:	ldp	x19, x20, [sp, #16]
  409f28:	ldp	x25, x26, [sp, #64]
  409f2c:	b	409f14 <ferror@plt+0x5f84>
  409f30:	mov	x0, x22
  409f34:	bl	4034d0 <strlen@plt>
  409f38:	add	x20, x22, x0
  409f3c:	add	x25, x22, x19
  409f40:	b	409dbc <ferror@plt+0x5e2c>
  409f44:	stp	x29, x30, [sp, #-160]!
  409f48:	mov	x29, sp
  409f4c:	stp	x19, x20, [sp, #16]
  409f50:	mov	x20, x0
  409f54:	mov	w19, w1
  409f58:	tbnz	w19, #4, 409f84 <ferror@plt+0x5ff4>
  409f5c:	tbnz	w19, #3, 409f9c <ferror@plt+0x600c>
  409f60:	and	w19, w19, #0xfffffff7
  409f64:	tbnz	w19, #1, 409fc0 <ferror@plt+0x6030>
  409f68:	mov	w0, #0x0                   	// #0
  409f6c:	mov	w1, #0xd                   	// #13
  409f70:	tst	w19, w1
  409f74:	b.ne	409fec <ferror@plt+0x605c>  // b.any
  409f78:	ldp	x19, x20, [sp, #16]
  409f7c:	ldp	x29, x30, [sp], #160
  409f80:	ret
  409f84:	mov	w1, #0x0                   	// #0
  409f88:	bl	403a70 <access@plt>
  409f8c:	mov	w1, w0
  409f90:	mov	w0, #0x1                   	// #1
  409f94:	cbnz	w1, 409f5c <ferror@plt+0x5fcc>
  409f98:	b	409f78 <ferror@plt+0x5fe8>
  409f9c:	mov	w1, #0x1                   	// #1
  409fa0:	mov	x0, x20
  409fa4:	bl	403a70 <access@plt>
  409fa8:	cbnz	w0, 409f60 <ferror@plt+0x5fd0>
  409fac:	bl	4035f0 <getuid@plt>
  409fb0:	mov	w1, w0
  409fb4:	mov	w0, #0x1                   	// #1
  409fb8:	cbz	w1, 409f64 <ferror@plt+0x5fd4>
  409fbc:	b	409f78 <ferror@plt+0x5fe8>
  409fc0:	add	x2, sp, #0x20
  409fc4:	mov	x1, x20
  409fc8:	mov	w0, #0x0                   	// #0
  409fcc:	bl	403d40 <__lxstat@plt>
  409fd0:	cbnz	w0, 409f68 <ferror@plt+0x5fd8>
  409fd4:	ldr	w0, [sp, #48]
  409fd8:	and	w0, w0, #0xf000
  409fdc:	cmp	w0, #0xa, lsl #12
  409fe0:	b.ne	409f68 <ferror@plt+0x5fd8>  // b.any
  409fe4:	mov	w0, #0x1                   	// #1
  409fe8:	b	409f78 <ferror@plt+0x5fe8>
  409fec:	add	x2, sp, #0x20
  409ff0:	mov	x1, x20
  409ff4:	bl	403eb0 <__xstat@plt>
  409ff8:	cbnz	w0, 40a038 <ferror@plt+0x60a8>
  409ffc:	tbz	w19, #0, 40a010 <ferror@plt+0x6080>
  40a000:	ldr	w0, [sp, #48]
  40a004:	and	w0, w0, #0xf000
  40a008:	cmp	w0, #0x8, lsl #12
  40a00c:	b.eq	40a040 <ferror@plt+0x60b0>  // b.none
  40a010:	tbz	w19, #2, 40a024 <ferror@plt+0x6094>
  40a014:	ldr	w0, [sp, #48]
  40a018:	and	w0, w0, #0xf000
  40a01c:	cmp	w0, #0x4, lsl #12
  40a020:	b.eq	40a040 <ferror@plt+0x60b0>  // b.none
  40a024:	tbz	w19, #3, 40a038 <ferror@plt+0x60a8>
  40a028:	ldr	w1, [sp, #48]
  40a02c:	mov	w0, #0x49                  	// #73
  40a030:	tst	w1, w0
  40a034:	b.ne	40a040 <ferror@plt+0x60b0>  // b.any
  40a038:	mov	w0, #0x0                   	// #0
  40a03c:	b	409f78 <ferror@plt+0x5fe8>
  40a040:	mov	w0, #0x1                   	// #1
  40a044:	b	409f78 <ferror@plt+0x5fe8>
  40a048:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40a04c:	ldr	w0, [x0, #2572]
  40a050:	cbz	w0, 40a060 <ferror@plt+0x60d0>
  40a054:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40a058:	ldr	w0, [x0, #2572]
  40a05c:	ret
  40a060:	stp	x29, x30, [sp, #-16]!
  40a064:	mov	x29, sp
  40a068:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a06c:	add	x0, x0, #0xeb8
  40a070:	bl	41a890 <ferror@plt+0x16900>
  40a074:	adrp	x1, 49b000 <ferror@plt+0x97070>
  40a078:	str	w0, [x1, #2572]
  40a07c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40a080:	ldr	w0, [x0, #2572]
  40a084:	ldp	x29, x30, [sp], #16
  40a088:	ret
  40a08c:	sub	w0, w0, #0x1
  40a090:	cmp	w0, #0x27
  40a094:	b.hi	40a168 <ferror@plt+0x61d8>  // b.pmore
  40a098:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40a09c:	add	x1, x1, #0x270
  40a0a0:	ldrb	w0, [x1, w0, uxtw]
  40a0a4:	adr	x1, 40a0b0 <ferror@plt+0x6120>
  40a0a8:	add	x0, x1, w0, sxtb #2
  40a0ac:	br	x0
  40a0b0:	mov	w0, #0x1                   	// #1
  40a0b4:	b	40a0bc <ferror@plt+0x612c>
  40a0b8:	mov	w0, #0x2                   	// #2
  40a0bc:	ret
  40a0c0:	mov	w0, #0x3                   	// #3
  40a0c4:	b	40a0bc <ferror@plt+0x612c>
  40a0c8:	mov	w0, #0x4                   	// #4
  40a0cc:	b	40a0bc <ferror@plt+0x612c>
  40a0d0:	mov	w0, #0x5                   	// #5
  40a0d4:	b	40a0bc <ferror@plt+0x612c>
  40a0d8:	mov	w0, #0x6                   	// #6
  40a0dc:	b	40a0bc <ferror@plt+0x612c>
  40a0e0:	mov	w0, #0x7                   	// #7
  40a0e4:	b	40a0bc <ferror@plt+0x612c>
  40a0e8:	mov	w0, #0x8                   	// #8
  40a0ec:	b	40a0bc <ferror@plt+0x612c>
  40a0f0:	mov	w0, #0x9                   	// #9
  40a0f4:	b	40a0bc <ferror@plt+0x612c>
  40a0f8:	mov	w0, #0xa                   	// #10
  40a0fc:	b	40a0bc <ferror@plt+0x612c>
  40a100:	mov	w0, #0xb                   	// #11
  40a104:	b	40a0bc <ferror@plt+0x612c>
  40a108:	mov	w0, #0xc                   	// #12
  40a10c:	b	40a0bc <ferror@plt+0x612c>
  40a110:	mov	w0, #0xd                   	// #13
  40a114:	b	40a0bc <ferror@plt+0x612c>
  40a118:	mov	w0, #0xe                   	// #14
  40a11c:	b	40a0bc <ferror@plt+0x612c>
  40a120:	mov	w0, #0xf                   	// #15
  40a124:	b	40a0bc <ferror@plt+0x612c>
  40a128:	mov	w0, #0x10                  	// #16
  40a12c:	b	40a0bc <ferror@plt+0x612c>
  40a130:	mov	w0, #0x11                  	// #17
  40a134:	b	40a0bc <ferror@plt+0x612c>
  40a138:	mov	w0, #0x12                  	// #18
  40a13c:	b	40a0bc <ferror@plt+0x612c>
  40a140:	mov	w0, #0x13                  	// #19
  40a144:	b	40a0bc <ferror@plt+0x612c>
  40a148:	mov	w0, #0x14                  	// #20
  40a14c:	b	40a0bc <ferror@plt+0x612c>
  40a150:	mov	w0, #0x15                  	// #21
  40a154:	b	40a0bc <ferror@plt+0x612c>
  40a158:	mov	w0, #0x16                  	// #22
  40a15c:	b	40a0bc <ferror@plt+0x612c>
  40a160:	mov	w0, #0x17                  	// #23
  40a164:	b	40a0bc <ferror@plt+0x612c>
  40a168:	mov	w0, #0x18                  	// #24
  40a16c:	b	40a0bc <ferror@plt+0x612c>
  40a170:	mov	w0, #0x0                   	// #0
  40a174:	b	40a0bc <ferror@plt+0x612c>
  40a178:	mov	x12, #0x1090                	// #4240
  40a17c:	sub	sp, sp, x12
  40a180:	stp	x29, x30, [sp]
  40a184:	mov	x29, sp
  40a188:	stp	x19, x20, [sp, #16]
  40a18c:	stp	x21, x22, [sp, #32]
  40a190:	stp	x23, x24, [sp, #48]
  40a194:	stp	x25, x26, [sp, #64]
  40a198:	stp	x27, x28, [sp, #80]
  40a19c:	str	x0, [sp, #104]
  40a1a0:	str	x2, [sp, #128]
  40a1a4:	str	x3, [sp, #136]
  40a1a8:	str	x4, [sp, #112]
  40a1ac:	cbz	x1, 40a208 <ferror@plt+0x6278>
  40a1b0:	mov	x23, x1
  40a1b4:	mov	x19, #0x0                   	// #0
  40a1b8:	mov	x26, #0x0                   	// #0
  40a1bc:	mov	x20, #0x0                   	// #0
  40a1c0:	mov	x25, #0x1000                	// #4096
  40a1c4:	mov	x28, #0x1                   	// #1
  40a1c8:	mov	x0, x23
  40a1cc:	bl	403a80 <feof@plt>
  40a1d0:	mov	w24, w0
  40a1d4:	cbnz	w0, 40a378 <ferror@plt+0x63e8>
  40a1d8:	mov	x3, x23
  40a1dc:	mov	x2, x25
  40a1e0:	mov	x1, x28
  40a1e4:	add	x0, sp, #0x90
  40a1e8:	bl	403b60 <fread@plt>
  40a1ec:	mov	x22, x0
  40a1f0:	bl	403e80 <__errno_location@plt>
  40a1f4:	ldr	w0, [x0]
  40a1f8:	str	w0, [sp, #124]
  40a1fc:	add	x27, x26, x22
  40a200:	add	x21, x27, #0x1
  40a204:	b	40a254 <ferror@plt+0x62c4>
  40a208:	adrp	x4, 43e000 <ferror@plt+0x3a070>
  40a20c:	add	x4, x4, #0xed0
  40a210:	adrp	x3, 43f000 <ferror@plt+0x3b070>
  40a214:	add	x3, x3, #0x298
  40a218:	add	x3, x3, #0x38
  40a21c:	mov	w2, #0x288                 	// #648
  40a220:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40a224:	add	x1, x1, #0xee0
  40a228:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a22c:	add	x0, x0, #0xb60
  40a230:	bl	4274b0 <ferror@plt+0x23520>
  40a234:	add	x19, x22, #0x1
  40a238:	cmp	x19, #0x1, lsl #12
  40a23c:	csel	x19, x19, x25, ls  // ls = plast
  40a240:	mov	x1, x19
  40a244:	mov	x0, x20
  40a248:	bl	413578 <ferror@plt+0xf5e8>
  40a24c:	cbz	x0, 40a268 <ferror@plt+0x62d8>
  40a250:	mov	x20, x0
  40a254:	cmp	x21, x19
  40a258:	b.ls	40a2e4 <ferror@plt+0x6354>  // b.plast
  40a25c:	lsl	x19, x19, #1
  40a260:	cbnz	x20, 40a240 <ferror@plt+0x62b0>
  40a264:	b	40a234 <ferror@plt+0x62a4>
  40a268:	bl	40a048 <ferror@plt+0x60b8>
  40a26c:	mov	w21, w0
  40a270:	mov	x3, x19
  40a274:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40a278:	add	x2, x2, #0xef0
  40a27c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40a280:	add	x1, x1, #0xf20
  40a284:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a288:	add	x0, x0, #0xf50
  40a28c:	bl	40b948 <ferror@plt+0x79b8>
  40a290:	ldr	x5, [sp, #104]
  40a294:	mov	x4, x19
  40a298:	mov	x3, x0
  40a29c:	mov	w2, #0xd                   	// #13
  40a2a0:	mov	w1, w21
  40a2a4:	ldr	x0, [sp, #112]
  40a2a8:	bl	409780 <ferror@plt+0x57f0>
  40a2ac:	mov	x0, x20
  40a2b0:	bl	413498 <ferror@plt+0xf508>
  40a2b4:	mov	x0, x23
  40a2b8:	bl	403740 <fclose@plt>
  40a2bc:	mov	w0, w24
  40a2c0:	ldp	x19, x20, [sp, #16]
  40a2c4:	ldp	x21, x22, [sp, #32]
  40a2c8:	ldp	x23, x24, [sp, #48]
  40a2cc:	ldp	x25, x26, [sp, #64]
  40a2d0:	ldp	x27, x28, [sp, #80]
  40a2d4:	ldp	x29, x30, [sp]
  40a2d8:	mov	x12, #0x1090                	// #4240
  40a2dc:	add	sp, sp, x12
  40a2e0:	ret
  40a2e4:	mov	x0, x23
  40a2e8:	bl	403f90 <ferror@plt>
  40a2ec:	cbnz	w0, 40a310 <ferror@plt+0x6380>
  40a2f0:	mov	x2, x22
  40a2f4:	add	x1, sp, #0x90
  40a2f8:	add	x0, x20, x26
  40a2fc:	bl	403460 <memcpy@plt>
  40a300:	cmp	x27, x26
  40a304:	b.cc	40a354 <ferror@plt+0x63c4>  // b.lo, b.ul, b.last
  40a308:	mov	x26, x27
  40a30c:	b	40a1c8 <ferror@plt+0x6238>
  40a310:	bl	40a048 <ferror@plt+0x60b8>
  40a314:	mov	w19, w0
  40a318:	ldr	w22, [sp, #124]
  40a31c:	mov	w0, w22
  40a320:	bl	40a08c <ferror@plt+0x60fc>
  40a324:	mov	w21, w0
  40a328:	mov	w0, w22
  40a32c:	bl	420748 <ferror@plt+0x1c7b8>
  40a330:	mov	x5, x0
  40a334:	ldr	x4, [sp, #104]
  40a338:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40a33c:	add	x3, x3, #0xf58
  40a340:	mov	w2, w21
  40a344:	mov	w1, w19
  40a348:	ldr	x0, [sp, #112]
  40a34c:	bl	409780 <ferror@plt+0x57f0>
  40a350:	b	40a2ac <ferror@plt+0x631c>
  40a354:	bl	40a048 <ferror@plt+0x60b8>
  40a358:	ldr	x4, [sp, #104]
  40a35c:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40a360:	add	x3, x3, #0xf78
  40a364:	mov	w2, #0x18                  	// #24
  40a368:	mov	w1, w0
  40a36c:	ldr	x0, [sp, #112]
  40a370:	bl	409780 <ferror@plt+0x57f0>
  40a374:	b	40a2ac <ferror@plt+0x631c>
  40a378:	mov	x0, x23
  40a37c:	bl	403740 <fclose@plt>
  40a380:	cbz	x19, 40a3a4 <ferror@plt+0x6414>
  40a384:	strb	wzr, [x20, x26]
  40a388:	ldr	x0, [sp, #136]
  40a38c:	cbz	x0, 40a394 <ferror@plt+0x6404>
  40a390:	str	x26, [x0]
  40a394:	ldr	x0, [sp, #128]
  40a398:	str	x20, [x0]
  40a39c:	mov	w24, #0x1                   	// #1
  40a3a0:	b	40a2bc <ferror@plt+0x632c>
  40a3a4:	mov	x0, #0x1                   	// #1
  40a3a8:	bl	41334c <ferror@plt+0xf3bc>
  40a3ac:	mov	x20, x0
  40a3b0:	mov	x26, x19
  40a3b4:	b	40a384 <ferror@plt+0x63f4>
  40a3b8:	stp	x29, x30, [sp, #-48]!
  40a3bc:	mov	x29, sp
  40a3c0:	stp	x19, x20, [sp, #16]
  40a3c4:	stp	x21, x22, [sp, #32]
  40a3c8:	mov	x21, x0
  40a3cc:	mov	x20, x1
  40a3d0:	mov	x19, x2
  40a3d4:	bl	403e80 <__errno_location@plt>
  40a3d8:	ldr	w22, [x0]
  40a3dc:	mov	x0, x20
  40a3e0:	bl	4375f0 <ferror@plt+0x33660>
  40a3e4:	mov	x20, x0
  40a3e8:	mov	w0, w22
  40a3ec:	bl	420748 <ferror@plt+0x1c7b8>
  40a3f0:	mov	x2, x0
  40a3f4:	mov	x1, x20
  40a3f8:	mov	x0, x19
  40a3fc:	bl	4202dc <ferror@plt+0x1c34c>
  40a400:	mov	x19, x0
  40a404:	mov	x0, x20
  40a408:	bl	413498 <ferror@plt+0xf508>
  40a40c:	bl	40a048 <ferror@plt+0x60b8>
  40a410:	mov	w20, w0
  40a414:	mov	w0, w22
  40a418:	bl	40a08c <ferror@plt+0x60fc>
  40a41c:	mov	x3, x19
  40a420:	mov	w2, w0
  40a424:	mov	w1, w20
  40a428:	mov	x0, x21
  40a42c:	bl	409844 <ferror@plt+0x58b4>
  40a430:	mov	x0, x19
  40a434:	bl	413498 <ferror@plt+0xf508>
  40a438:	ldp	x19, x20, [sp, #16]
  40a43c:	ldp	x21, x22, [sp, #32]
  40a440:	ldp	x29, x30, [sp], #48
  40a444:	ret
  40a448:	stp	x29, x30, [sp, #-96]!
  40a44c:	mov	x29, sp
  40a450:	stp	x19, x20, [sp, #16]
  40a454:	stp	x21, x22, [sp, #32]
  40a458:	stp	x23, x24, [sp, #48]
  40a45c:	str	x25, [sp, #64]
  40a460:	mov	x24, x1
  40a464:	mov	x21, x2
  40a468:	mov	w22, w3
  40a46c:	mov	w23, w4
  40a470:	mov	x25, x5
  40a474:	cbz	x0, 40a568 <ferror@plt+0x65d8>
  40a478:	mov	x19, x0
  40a47c:	mov	w1, #0x2f                  	// #47
  40a480:	bl	403c40 <strchr@plt>
  40a484:	mov	x20, x0
  40a488:	cbnz	x0, 40a51c <ferror@plt+0x658c>
  40a48c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40a490:	add	x1, x1, #0xeb0
  40a494:	mov	x0, x19
  40a498:	bl	403dd0 <strstr@plt>
  40a49c:	cbz	x0, 40a574 <ferror@plt+0x65e4>
  40a4a0:	bl	42e6a0 <ferror@plt+0x2a710>
  40a4a4:	mov	x20, x0
  40a4a8:	bl	4034d0 <strlen@plt>
  40a4ac:	add	x0, x20, x0
  40a4b0:	ldurb	w2, [x0, #-1]
  40a4b4:	adrp	x0, 43d000 <ferror@plt+0x39070>
  40a4b8:	add	x0, x0, #0x8f0
  40a4bc:	adrp	x1, 43c000 <ferror@plt+0x38070>
  40a4c0:	add	x1, x1, #0x898
  40a4c4:	cmp	w2, #0x2f
  40a4c8:	mov	x3, #0x0                   	// #0
  40a4cc:	mov	x2, x19
  40a4d0:	csel	x1, x1, x0, eq  // eq = none
  40a4d4:	mov	x0, x20
  40a4d8:	bl	420364 <ferror@plt+0x1c3d4>
  40a4dc:	mov	x20, x0
  40a4e0:	mov	w3, w23
  40a4e4:	mov	w2, w22
  40a4e8:	mov	x1, x21
  40a4ec:	bl	409ab8 <ferror@plt+0x5b28>
  40a4f0:	mov	w19, w0
  40a4f4:	cmn	w0, #0x1
  40a4f8:	b.eq	40a5b0 <ferror@plt+0x6620>  // b.none
  40a4fc:	str	x20, [x24]
  40a500:	mov	w0, w19
  40a504:	ldp	x19, x20, [sp, #16]
  40a508:	ldp	x21, x22, [sp, #32]
  40a50c:	ldp	x23, x24, [sp, #48]
  40a510:	ldr	x25, [sp, #64]
  40a514:	ldp	x29, x30, [sp], #96
  40a518:	ret
  40a51c:	mov	x0, x19
  40a520:	bl	4375f0 <ferror@plt+0x33660>
  40a524:	mov	x19, x0
  40a528:	ldrb	w0, [x20]
  40a52c:	strb	w0, [sp, #88]
  40a530:	strb	wzr, [sp, #89]
  40a534:	bl	40a048 <ferror@plt+0x60b8>
  40a538:	add	x5, sp, #0x58
  40a53c:	mov	x4, x19
  40a540:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40a544:	add	x3, x3, #0xf98
  40a548:	mov	w2, #0x18                  	// #24
  40a54c:	mov	w1, w0
  40a550:	mov	x0, x25
  40a554:	bl	409780 <ferror@plt+0x57f0>
  40a558:	mov	x0, x19
  40a55c:	bl	413498 <ferror@plt+0xf508>
  40a560:	mov	w19, #0xffffffff            	// #-1
  40a564:	b	40a500 <ferror@plt+0x6570>
  40a568:	adrp	x19, 43e000 <ferror@plt+0x3a070>
  40a56c:	add	x19, x19, #0xf90
  40a570:	b	40a48c <ferror@plt+0x64fc>
  40a574:	mov	x0, x19
  40a578:	bl	4375f0 <ferror@plt+0x33660>
  40a57c:	mov	x19, x0
  40a580:	bl	40a048 <ferror@plt+0x60b8>
  40a584:	mov	x4, x19
  40a588:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40a58c:	add	x3, x3, #0xfd0
  40a590:	mov	w2, #0x18                  	// #24
  40a594:	mov	w1, w0
  40a598:	mov	x0, x25
  40a59c:	bl	409780 <ferror@plt+0x57f0>
  40a5a0:	mov	x0, x19
  40a5a4:	bl	413498 <ferror@plt+0xf508>
  40a5a8:	mov	w19, #0xffffffff            	// #-1
  40a5ac:	b	40a500 <ferror@plt+0x6570>
  40a5b0:	bl	403e80 <__errno_location@plt>
  40a5b4:	ldr	w24, [x0]
  40a5b8:	mov	x0, x20
  40a5bc:	bl	4375f0 <ferror@plt+0x33660>
  40a5c0:	mov	x21, x0
  40a5c4:	bl	40a048 <ferror@plt+0x60b8>
  40a5c8:	mov	w22, w0
  40a5cc:	mov	w0, w24
  40a5d0:	bl	40a08c <ferror@plt+0x60fc>
  40a5d4:	mov	w23, w0
  40a5d8:	mov	w0, w24
  40a5dc:	bl	420748 <ferror@plt+0x1c7b8>
  40a5e0:	mov	x5, x0
  40a5e4:	mov	x4, x21
  40a5e8:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40a5ec:	add	x3, x3, #0xff8
  40a5f0:	mov	w2, w23
  40a5f4:	mov	w1, w22
  40a5f8:	mov	x0, x25
  40a5fc:	bl	409780 <ferror@plt+0x57f0>
  40a600:	mov	x0, x21
  40a604:	bl	413498 <ferror@plt+0xf508>
  40a608:	mov	x0, x20
  40a60c:	bl	413498 <ferror@plt+0xf508>
  40a610:	b	40a500 <ferror@plt+0x6570>
  40a614:	stp	x29, x30, [sp, #-224]!
  40a618:	mov	x29, sp
  40a61c:	stp	x19, x20, [sp, #16]
  40a620:	mov	x19, x0
  40a624:	cbz	x0, 40a6ec <ferror@plt+0x675c>
  40a628:	stp	x21, x22, [sp, #32]
  40a62c:	stp	x23, x24, [sp, #48]
  40a630:	mov	x20, x1
  40a634:	mov	x21, x2
  40a638:	mov	x23, x3
  40a63c:	cbz	x1, 40a710 <ferror@plt+0x6780>
  40a640:	str	xzr, [x1]
  40a644:	cbz	x2, 40a64c <ferror@plt+0x66bc>
  40a648:	str	xzr, [x2]
  40a64c:	mov	x0, x19
  40a650:	bl	4375f0 <ferror@plt+0x33660>
  40a654:	mov	x22, x0
  40a658:	mov	w1, #0x0                   	// #0
  40a65c:	mov	x0, x19
  40a660:	bl	4037b0 <open@plt>
  40a664:	mov	w19, w0
  40a668:	tbnz	w0, #31, 40a740 <ferror@plt+0x67b0>
  40a66c:	add	x2, sp, #0x60
  40a670:	mov	w1, w0
  40a674:	mov	w0, #0x0                   	// #0
  40a678:	bl	403dc0 <__fxstat@plt>
  40a67c:	tbnz	w0, #31, 40a79c <ferror@plt+0x680c>
  40a680:	ldr	x1, [sp, #144]
  40a684:	cmp	x1, #0x0
  40a688:	b.le	40a69c <ferror@plt+0x670c>
  40a68c:	ldr	w0, [sp, #112]
  40a690:	and	w0, w0, #0xf000
  40a694:	cmp	w0, #0x8, lsl #12
  40a698:	b.eq	40a800 <ferror@plt+0x6870>  // b.none
  40a69c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  40a6a0:	add	x1, x1, #0x368
  40a6a4:	mov	w0, w19
  40a6a8:	bl	403890 <fdopen@plt>
  40a6ac:	mov	x1, x0
  40a6b0:	cbz	x0, 40a92c <ferror@plt+0x699c>
  40a6b4:	mov	x4, x23
  40a6b8:	mov	x3, x21
  40a6bc:	mov	x2, x20
  40a6c0:	mov	x0, x22
  40a6c4:	bl	40a178 <ferror@plt+0x61e8>
  40a6c8:	mov	w19, w0
  40a6cc:	mov	x0, x22
  40a6d0:	bl	413498 <ferror@plt+0xf508>
  40a6d4:	ldp	x21, x22, [sp, #32]
  40a6d8:	ldp	x23, x24, [sp, #48]
  40a6dc:	mov	w0, w19
  40a6e0:	ldp	x19, x20, [sp, #16]
  40a6e4:	ldp	x29, x30, [sp], #224
  40a6e8:	ret
  40a6ec:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40a6f0:	add	x2, x2, #0x18
  40a6f4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40a6f8:	add	x1, x1, #0x298
  40a6fc:	add	x1, x1, #0x50
  40a700:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a704:	add	x0, x0, #0xb60
  40a708:	bl	4149c4 <ferror@plt+0x10a34>
  40a70c:	b	40a6dc <ferror@plt+0x674c>
  40a710:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40a714:	add	x2, x2, #0x30
  40a718:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40a71c:	add	x1, x1, #0x298
  40a720:	add	x1, x1, #0x50
  40a724:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a728:	add	x0, x0, #0xb60
  40a72c:	bl	4149c4 <ferror@plt+0x10a34>
  40a730:	mov	w19, #0x0                   	// #0
  40a734:	ldp	x21, x22, [sp, #32]
  40a738:	ldp	x23, x24, [sp, #48]
  40a73c:	b	40a6dc <ferror@plt+0x674c>
  40a740:	bl	403e80 <__errno_location@plt>
  40a744:	ldr	w21, [x0]
  40a748:	bl	40a048 <ferror@plt+0x60b8>
  40a74c:	mov	w19, w0
  40a750:	mov	w0, w21
  40a754:	bl	40a08c <ferror@plt+0x60fc>
  40a758:	mov	w20, w0
  40a75c:	mov	w0, w21
  40a760:	bl	420748 <ferror@plt+0x1c7b8>
  40a764:	mov	x5, x0
  40a768:	mov	x4, x22
  40a76c:	adrp	x3, 43f000 <ferror@plt+0x3b070>
  40a770:	add	x3, x3, #0x48
  40a774:	mov	w2, w20
  40a778:	mov	w1, w19
  40a77c:	mov	x0, x23
  40a780:	bl	409780 <ferror@plt+0x57f0>
  40a784:	mov	x0, x22
  40a788:	bl	413498 <ferror@plt+0xf508>
  40a78c:	mov	w19, #0x0                   	// #0
  40a790:	ldp	x21, x22, [sp, #32]
  40a794:	ldp	x23, x24, [sp, #48]
  40a798:	b	40a6dc <ferror@plt+0x674c>
  40a79c:	bl	403e80 <__errno_location@plt>
  40a7a0:	ldr	w21, [x0]
  40a7a4:	mov	w0, w19
  40a7a8:	bl	4039c0 <close@plt>
  40a7ac:	bl	40a048 <ferror@plt+0x60b8>
  40a7b0:	mov	w19, w0
  40a7b4:	mov	w0, w21
  40a7b8:	bl	40a08c <ferror@plt+0x60fc>
  40a7bc:	mov	w20, w0
  40a7c0:	mov	w0, w21
  40a7c4:	bl	420748 <ferror@plt+0x1c7b8>
  40a7c8:	mov	x5, x0
  40a7cc:	mov	x4, x22
  40a7d0:	adrp	x3, 43f000 <ferror@plt+0x3b070>
  40a7d4:	add	x3, x3, #0x68
  40a7d8:	mov	w2, w20
  40a7dc:	mov	w1, w19
  40a7e0:	mov	x0, x23
  40a7e4:	bl	409780 <ferror@plt+0x57f0>
  40a7e8:	mov	x0, x22
  40a7ec:	bl	413498 <ferror@plt+0xf508>
  40a7f0:	mov	w19, #0x0                   	// #0
  40a7f4:	ldp	x21, x22, [sp, #32]
  40a7f8:	ldp	x23, x24, [sp, #48]
  40a7fc:	b	40a6dc <ferror@plt+0x674c>
  40a800:	stp	x25, x26, [sp, #64]
  40a804:	str	x27, [sp, #80]
  40a808:	mov	x25, x1
  40a80c:	add	x27, x1, #0x1
  40a810:	mov	x0, x27
  40a814:	bl	413500 <ferror@plt+0xf570>
  40a818:	mov	x26, x0
  40a81c:	mov	x24, #0x0                   	// #0
  40a820:	cbnz	x0, 40a8dc <ferror@plt+0x694c>
  40a824:	bl	40a048 <ferror@plt+0x60b8>
  40a828:	mov	w20, w0
  40a82c:	mov	x3, x27
  40a830:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40a834:	add	x2, x2, #0xef0
  40a838:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40a83c:	add	x1, x1, #0xf20
  40a840:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a844:	add	x0, x0, #0xf50
  40a848:	bl	40b948 <ferror@plt+0x79b8>
  40a84c:	mov	x5, x22
  40a850:	mov	x4, x27
  40a854:	mov	x3, x0
  40a858:	mov	w2, #0xd                   	// #13
  40a85c:	mov	w1, w20
  40a860:	mov	x0, x23
  40a864:	bl	409780 <ferror@plt+0x57f0>
  40a868:	b	40a8c0 <ferror@plt+0x6930>
  40a86c:	bl	403e80 <__errno_location@plt>
  40a870:	ldr	w27, [x0]
  40a874:	cmp	w27, #0x4
  40a878:	b.eq	40a8d4 <ferror@plt+0x6944>  // b.none
  40a87c:	mov	x0, x26
  40a880:	bl	413498 <ferror@plt+0xf508>
  40a884:	bl	40a048 <ferror@plt+0x60b8>
  40a888:	mov	w20, w0
  40a88c:	mov	w0, w27
  40a890:	bl	40a08c <ferror@plt+0x60fc>
  40a894:	mov	w21, w0
  40a898:	mov	w0, w27
  40a89c:	bl	420748 <ferror@plt+0x1c7b8>
  40a8a0:	mov	x5, x0
  40a8a4:	mov	x4, x22
  40a8a8:	adrp	x3, 43f000 <ferror@plt+0x3b070>
  40a8ac:	add	x3, x3, #0xa8
  40a8b0:	mov	w2, w21
  40a8b4:	mov	w1, w20
  40a8b8:	mov	x0, x23
  40a8bc:	bl	409780 <ferror@plt+0x57f0>
  40a8c0:	mov	w0, w19
  40a8c4:	bl	4039c0 <close@plt>
  40a8c8:	mov	w19, #0x0                   	// #0
  40a8cc:	b	40a910 <ferror@plt+0x6980>
  40a8d0:	add	x24, x24, x0
  40a8d4:	cmp	x24, x25
  40a8d8:	b.cs	40a8f4 <ferror@plt+0x6964>  // b.hs, b.nlast
  40a8dc:	sub	x2, x25, x24
  40a8e0:	add	x1, x26, x24
  40a8e4:	mov	w0, w19
  40a8e8:	bl	403d50 <read@plt>
  40a8ec:	tbnz	x0, #63, 40a86c <ferror@plt+0x68dc>
  40a8f0:	cbnz	x0, 40a8d0 <ferror@plt+0x6940>
  40a8f4:	strb	wzr, [x26, x24]
  40a8f8:	cbz	x21, 40a900 <ferror@plt+0x6970>
  40a8fc:	str	x24, [x21]
  40a900:	str	x26, [x20]
  40a904:	mov	w0, w19
  40a908:	bl	4039c0 <close@plt>
  40a90c:	mov	w19, #0x1                   	// #1
  40a910:	mov	x0, x22
  40a914:	bl	413498 <ferror@plt+0xf508>
  40a918:	ldp	x21, x22, [sp, #32]
  40a91c:	ldp	x23, x24, [sp, #48]
  40a920:	ldp	x25, x26, [sp, #64]
  40a924:	ldr	x27, [sp, #80]
  40a928:	b	40a6dc <ferror@plt+0x674c>
  40a92c:	bl	403e80 <__errno_location@plt>
  40a930:	ldr	w21, [x0]
  40a934:	bl	40a048 <ferror@plt+0x60b8>
  40a938:	mov	w19, w0
  40a93c:	mov	w0, w21
  40a940:	bl	40a08c <ferror@plt+0x60fc>
  40a944:	mov	w20, w0
  40a948:	mov	w0, w21
  40a94c:	bl	420748 <ferror@plt+0x1c7b8>
  40a950:	mov	x5, x0
  40a954:	mov	x4, x22
  40a958:	adrp	x3, 43f000 <ferror@plt+0x3b070>
  40a95c:	add	x3, x3, #0xd0
  40a960:	mov	w2, w20
  40a964:	mov	w1, w19
  40a968:	mov	x0, x23
  40a96c:	bl	409780 <ferror@plt+0x57f0>
  40a970:	mov	x0, x22
  40a974:	bl	413498 <ferror@plt+0xf508>
  40a978:	mov	w19, #0x0                   	// #0
  40a97c:	ldp	x21, x22, [sp, #32]
  40a980:	ldp	x23, x24, [sp, #48]
  40a984:	b	40a6dc <ferror@plt+0x674c>
  40a988:	stp	x29, x30, [sp, #-32]!
  40a98c:	mov	x29, sp
  40a990:	str	x19, [sp, #16]
  40a994:	mov	x19, x0
  40a998:	mov	w3, w1
  40a99c:	mov	w2, #0x0                   	// #0
  40a9a0:	adrp	x1, 409000 <ferror@plt+0x5070>
  40a9a4:	add	x1, x1, #0xa8c
  40a9a8:	bl	409ab8 <ferror@plt+0x5b28>
  40a9ac:	cmn	w0, #0x1
  40a9b0:	csel	x0, x19, xzr, ne  // ne = any
  40a9b4:	ldr	x19, [sp, #16]
  40a9b8:	ldp	x29, x30, [sp], #32
  40a9bc:	ret
  40a9c0:	stp	x29, x30, [sp, #-16]!
  40a9c4:	mov	x29, sp
  40a9c8:	mov	w1, #0x1c0                 	// #448
  40a9cc:	bl	40a988 <ferror@plt+0x69f8>
  40a9d0:	ldp	x29, x30, [sp], #16
  40a9d4:	ret
  40a9d8:	stp	x29, x30, [sp, #-16]!
  40a9dc:	mov	x29, sp
  40a9e0:	mov	w3, w2
  40a9e4:	orr	w2, w1, #0xc0
  40a9e8:	adrp	x1, 409000 <ferror@plt+0x5070>
  40a9ec:	add	x1, x1, #0xaa4
  40a9f0:	bl	409ab8 <ferror@plt+0x5b28>
  40a9f4:	ldp	x29, x30, [sp], #16
  40a9f8:	ret
  40a9fc:	stp	x29, x30, [sp, #-224]!
  40aa00:	mov	x29, sp
  40aa04:	stp	x19, x20, [sp, #16]
  40aa08:	str	xzr, [sp, #216]
  40aa0c:	cbz	x0, 40ab48 <ferror@plt+0x6bb8>
  40aa10:	stp	x21, x22, [sp, #32]
  40aa14:	mov	x21, x0
  40aa18:	mov	x20, x1
  40aa1c:	mov	x19, x2
  40aa20:	mov	x22, x3
  40aa24:	cbz	x3, 40aa30 <ferror@plt+0x6aa0>
  40aa28:	ldr	x0, [x3]
  40aa2c:	cbnz	x0, 40ab70 <ferror@plt+0x6be0>
  40aa30:	cmp	x20, #0x0
  40aa34:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40aa38:	b.ne	40ab9c <ferror@plt+0x6c0c>  // b.any
  40aa3c:	cmn	x19, #0x1
  40aa40:	b.lt	40abc8 <ferror@plt+0x6c38>  // b.tstop
  40aa44:	stp	x23, x24, [sp, #48]
  40aa48:	str	x25, [sp, #64]
  40aa4c:	b.eq	40abf4 <ferror@plt+0x6c64>  // b.none
  40aa50:	mov	x1, x21
  40aa54:	adrp	x0, 43f000 <ferror@plt+0x3b070>
  40aa58:	add	x0, x0, #0x150
  40aa5c:	bl	4202dc <ferror@plt+0x1c34c>
  40aa60:	mov	x24, x0
  40aa64:	bl	403e80 <__errno_location@plt>
  40aa68:	mov	x25, x0
  40aa6c:	str	wzr, [x0]
  40aa70:	mov	w2, #0x1b6                 	// #438
  40aa74:	mov	w1, #0x2                   	// #2
  40aa78:	mov	x0, x24
  40aa7c:	bl	40a9d8 <ferror@plt+0x6a48>
  40aa80:	mov	w23, w0
  40aa84:	cmn	w0, #0x1
  40aa88:	b.eq	40ac04 <ferror@plt+0x6c74>  // b.none
  40aa8c:	cmp	x19, #0x0
  40aa90:	b.gt	40ac1c <ferror@plt+0x6c8c>
  40aa94:	add	x1, sp, #0x58
  40aa98:	mov	w0, w23
  40aa9c:	bl	403870 <fstatfs@plt>
  40aaa0:	cbnz	w0, 40aab8 <ferror@plt+0x6b28>
  40aaa4:	mov	x0, #0x683e                	// #26686
  40aaa8:	movk	x0, #0x9123, lsl #16
  40aaac:	ldr	x1, [sp, #88]
  40aab0:	cmp	x1, x0
  40aab4:	b.eq	40aadc <ferror@plt+0x6b4c>  // b.none
  40aab8:	str	wzr, [x25]
  40aabc:	add	x2, sp, #0x58
  40aac0:	mov	x1, x21
  40aac4:	mov	w0, #0x0                   	// #0
  40aac8:	bl	403d40 <__lxstat@plt>
  40aacc:	cbnz	w0, 40aadc <ferror@plt+0x6b4c>
  40aad0:	ldr	x0, [sp, #136]
  40aad4:	cmp	x0, #0x0
  40aad8:	b.gt	40accc <ferror@plt+0x6d3c>
  40aadc:	str	wzr, [x25]
  40aae0:	mov	x1, x22
  40aae4:	mov	w0, w23
  40aae8:	bl	41fff0 <ferror@plt+0x1c060>
  40aaec:	cbz	w0, 40ad00 <ferror@plt+0x6d70>
  40aaf0:	mov	x0, x24
  40aaf4:	bl	4200fc <ferror@plt+0x1c16c>
  40aaf8:	mov	x19, x0
  40aafc:	mov	x0, x24
  40ab00:	bl	413498 <ferror@plt+0xf508>
  40ab04:	cbz	x19, 40ad94 <ferror@plt+0x6e04>
  40ab08:	str	wzr, [x25]
  40ab0c:	mov	x1, x21
  40ab10:	mov	x0, x19
  40ab14:	bl	403c70 <rename@plt>
  40ab18:	mov	w20, #0x1                   	// #1
  40ab1c:	cmn	w0, #0x1
  40ab20:	b.eq	40ad0c <ferror@plt+0x6d7c>  // b.none
  40ab24:	mov	x0, x19
  40ab28:	bl	413498 <ferror@plt+0xf508>
  40ab2c:	ldp	x21, x22, [sp, #32]
  40ab30:	ldp	x23, x24, [sp, #48]
  40ab34:	ldr	x25, [sp, #64]
  40ab38:	mov	w0, w20
  40ab3c:	ldp	x19, x20, [sp, #16]
  40ab40:	ldp	x29, x30, [sp], #224
  40ab44:	ret
  40ab48:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40ab4c:	add	x2, x2, #0x18
  40ab50:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40ab54:	add	x1, x1, #0x298
  40ab58:	add	x1, x1, #0x68
  40ab5c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40ab60:	add	x0, x0, #0xb60
  40ab64:	bl	4149c4 <ferror@plt+0x10a34>
  40ab68:	mov	w20, #0x0                   	// #0
  40ab6c:	b	40ab38 <ferror@plt+0x6ba8>
  40ab70:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40ab74:	add	x2, x2, #0x100
  40ab78:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40ab7c:	add	x1, x1, #0x298
  40ab80:	add	x1, x1, #0x68
  40ab84:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40ab88:	add	x0, x0, #0xb60
  40ab8c:	bl	4149c4 <ferror@plt+0x10a34>
  40ab90:	mov	w20, #0x0                   	// #0
  40ab94:	ldp	x21, x22, [sp, #32]
  40ab98:	b	40ab38 <ferror@plt+0x6ba8>
  40ab9c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40aba0:	add	x2, x2, #0x120
  40aba4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40aba8:	add	x1, x1, #0x298
  40abac:	add	x1, x1, #0x68
  40abb0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40abb4:	add	x0, x0, #0xb60
  40abb8:	bl	4149c4 <ferror@plt+0x10a34>
  40abbc:	mov	w20, #0x0                   	// #0
  40abc0:	ldp	x21, x22, [sp, #32]
  40abc4:	b	40ab38 <ferror@plt+0x6ba8>
  40abc8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40abcc:	add	x2, x2, #0x140
  40abd0:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40abd4:	add	x1, x1, #0x298
  40abd8:	add	x1, x1, #0x68
  40abdc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40abe0:	add	x0, x0, #0xb60
  40abe4:	bl	4149c4 <ferror@plt+0x10a34>
  40abe8:	mov	w20, #0x0                   	// #0
  40abec:	ldp	x21, x22, [sp, #32]
  40abf0:	b	40ab38 <ferror@plt+0x6ba8>
  40abf4:	mov	x0, x20
  40abf8:	bl	4034d0 <strlen@plt>
  40abfc:	mov	x19, x0
  40ac00:	b	40aa50 <ferror@plt+0x6ac0>
  40ac04:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40ac08:	add	x2, x2, #0xff8
  40ac0c:	mov	x1, x24
  40ac10:	mov	x0, x22
  40ac14:	bl	40a3b8 <ferror@plt+0x6428>
  40ac18:	b	40ac60 <ferror@plt+0x6cd0>
  40ac1c:	mov	x3, x19
  40ac20:	mov	x2, #0x0                   	// #0
  40ac24:	mov	w1, #0x0                   	// #0
  40ac28:	bl	403e30 <fallocate@plt>
  40ac2c:	b	40ac84 <ferror@plt+0x6cf4>
  40ac30:	ldr	w0, [x25]
  40ac34:	cmp	w0, #0x4
  40ac38:	b.eq	40ac7c <ferror@plt+0x6cec>  // b.none
  40ac3c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40ac40:	add	x2, x2, #0x160
  40ac44:	mov	x1, x24
  40ac48:	mov	x0, x22
  40ac4c:	bl	40a3b8 <ferror@plt+0x6428>
  40ac50:	mov	w0, w23
  40ac54:	bl	4039c0 <close@plt>
  40ac58:	mov	x0, x24
  40ac5c:	bl	41ff78 <ferror@plt+0x1bfe8>
  40ac60:	mov	x0, x24
  40ac64:	bl	413498 <ferror@plt+0xf508>
  40ac68:	mov	x19, #0x0                   	// #0
  40ac6c:	mov	w20, #0x0                   	// #0
  40ac70:	b	40ab24 <ferror@plt+0x6b94>
  40ac74:	add	x20, x20, x0
  40ac78:	sub	x19, x19, x0
  40ac7c:	cmp	x19, #0x0
  40ac80:	b.le	40aa94 <ferror@plt+0x6b04>
  40ac84:	mov	x2, x19
  40ac88:	mov	x1, x20
  40ac8c:	mov	w0, w23
  40ac90:	bl	403a20 <write@plt>
  40ac94:	tbnz	x0, #63, 40ac30 <ferror@plt+0x6ca0>
  40ac98:	cmp	x0, x19
  40ac9c:	b.le	40ac74 <ferror@plt+0x6ce4>
  40aca0:	adrp	x4, 43f000 <ferror@plt+0x3b070>
  40aca4:	add	x4, x4, #0x190
  40aca8:	adrp	x3, 43f000 <ferror@plt+0x3b070>
  40acac:	add	x3, x3, #0x298
  40acb0:	add	x3, x3, #0x80
  40acb4:	mov	w2, #0x44c                 	// #1100
  40acb8:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40acbc:	add	x1, x1, #0xee0
  40acc0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40acc4:	add	x0, x0, #0xb60
  40acc8:	bl	4274b0 <ferror@plt+0x23520>
  40accc:	mov	w0, w23
  40acd0:	bl	403750 <fsync@plt>
  40acd4:	cbz	w0, 40aadc <ferror@plt+0x6b4c>
  40acd8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40acdc:	add	x2, x2, #0x1a0
  40ace0:	mov	x1, x24
  40ace4:	mov	x0, x22
  40ace8:	bl	40a3b8 <ferror@plt+0x6428>
  40acec:	mov	w0, w23
  40acf0:	bl	4039c0 <close@plt>
  40acf4:	mov	x0, x24
  40acf8:	bl	41ff78 <ferror@plt+0x1bfe8>
  40acfc:	b	40ac60 <ferror@plt+0x6cd0>
  40ad00:	mov	x0, x24
  40ad04:	bl	41ff78 <ferror@plt+0x1bfe8>
  40ad08:	b	40ac60 <ferror@plt+0x6cd0>
  40ad0c:	ldr	w25, [x25]
  40ad10:	mov	x0, x19
  40ad14:	bl	4375f0 <ferror@plt+0x33660>
  40ad18:	mov	x23, x0
  40ad1c:	mov	x0, x21
  40ad20:	bl	4375f0 <ferror@plt+0x33660>
  40ad24:	mov	x20, x0
  40ad28:	bl	40a048 <ferror@plt+0x60b8>
  40ad2c:	mov	w21, w0
  40ad30:	mov	w0, w25
  40ad34:	bl	40a08c <ferror@plt+0x60fc>
  40ad38:	mov	w24, w0
  40ad3c:	mov	w0, w25
  40ad40:	bl	420748 <ferror@plt+0x1c7b8>
  40ad44:	mov	x6, x0
  40ad48:	mov	x5, x20
  40ad4c:	mov	x4, x23
  40ad50:	adrp	x3, 43f000 <ferror@plt+0x3b070>
  40ad54:	add	x3, x3, #0x1d0
  40ad58:	mov	w2, w24
  40ad5c:	mov	w1, w21
  40ad60:	add	x0, sp, #0xd8
  40ad64:	bl	409780 <ferror@plt+0x57f0>
  40ad68:	mov	x0, x23
  40ad6c:	bl	413498 <ferror@plt+0xf508>
  40ad70:	mov	x0, x20
  40ad74:	bl	413498 <ferror@plt+0xf508>
  40ad78:	mov	x0, x19
  40ad7c:	bl	41ff78 <ferror@plt+0x1bfe8>
  40ad80:	ldr	x1, [sp, #216]
  40ad84:	mov	x0, x22
  40ad88:	bl	4098a0 <ferror@plt+0x5910>
  40ad8c:	mov	w20, #0x0                   	// #0
  40ad90:	b	40ab24 <ferror@plt+0x6b94>
  40ad94:	mov	w20, #0x0                   	// #0
  40ad98:	b	40ab24 <ferror@plt+0x6b94>
  40ad9c:	stp	x29, x30, [sp, #-16]!
  40ada0:	mov	x29, sp
  40ada4:	mov	w2, #0x180                 	// #384
  40ada8:	mov	w1, #0x2                   	// #2
  40adac:	bl	40a9d8 <ferror@plt+0x6a48>
  40adb0:	ldp	x29, x30, [sp], #16
  40adb4:	ret
  40adb8:	stp	x29, x30, [sp, #-48]!
  40adbc:	mov	x29, sp
  40adc0:	stp	x19, x20, [sp, #16]
  40adc4:	mov	x20, x1
  40adc8:	mov	x5, x2
  40adcc:	mov	w4, #0x180                 	// #384
  40add0:	mov	w3, #0xc2                  	// #194
  40add4:	adrp	x2, 409000 <ferror@plt+0x5070>
  40add8:	add	x2, x2, #0xaa4
  40addc:	add	x1, sp, #0x28
  40ade0:	bl	40a448 <ferror@plt+0x64b8>
  40ade4:	mov	w19, w0
  40ade8:	cmn	w0, #0x1
  40adec:	b.eq	40adfc <ferror@plt+0x6e6c>  // b.none
  40adf0:	cbz	x20, 40ae0c <ferror@plt+0x6e7c>
  40adf4:	ldr	x0, [sp, #40]
  40adf8:	str	x0, [x20]
  40adfc:	mov	w0, w19
  40ae00:	ldp	x19, x20, [sp, #16]
  40ae04:	ldp	x29, x30, [sp], #48
  40ae08:	ret
  40ae0c:	ldr	x0, [sp, #40]
  40ae10:	bl	413498 <ferror@plt+0xf508>
  40ae14:	b	40adfc <ferror@plt+0x6e6c>
  40ae18:	stp	x29, x30, [sp, #-32]!
  40ae1c:	mov	x29, sp
  40ae20:	mov	x5, x1
  40ae24:	mov	w4, #0x1c0                 	// #448
  40ae28:	mov	w3, #0x0                   	// #0
  40ae2c:	adrp	x2, 409000 <ferror@plt+0x5070>
  40ae30:	add	x2, x2, #0xa8c
  40ae34:	add	x1, sp, #0x18
  40ae38:	bl	40a448 <ferror@plt+0x64b8>
  40ae3c:	cmn	w0, #0x1
  40ae40:	ldr	x0, [sp, #24]
  40ae44:	csel	x0, x0, xzr, ne  // ne = any
  40ae48:	ldp	x29, x30, [sp], #32
  40ae4c:	ret
  40ae50:	mov	x3, x1
  40ae54:	cbz	x1, 40ae74 <ferror@plt+0x6ee4>
  40ae58:	stp	x29, x30, [sp, #-16]!
  40ae5c:	mov	x29, sp
  40ae60:	mov	x2, #0x0                   	// #0
  40ae64:	mov	x1, #0x0                   	// #0
  40ae68:	bl	409cd0 <ferror@plt+0x5d40>
  40ae6c:	ldp	x29, x30, [sp], #16
  40ae70:	ret
  40ae74:	mov	x0, x1
  40ae78:	ret
  40ae7c:	stp	x29, x30, [sp, #-240]!
  40ae80:	mov	x29, sp
  40ae84:	str	x19, [sp, #16]
  40ae88:	mov	x19, x0
  40ae8c:	str	x2, [sp, #192]
  40ae90:	str	x3, [sp, #200]
  40ae94:	str	x4, [sp, #208]
  40ae98:	str	x5, [sp, #216]
  40ae9c:	str	x6, [sp, #224]
  40aea0:	str	x7, [sp, #232]
  40aea4:	str	q0, [sp, #64]
  40aea8:	str	q1, [sp, #80]
  40aeac:	str	q2, [sp, #96]
  40aeb0:	str	q3, [sp, #112]
  40aeb4:	str	q4, [sp, #128]
  40aeb8:	str	q5, [sp, #144]
  40aebc:	str	q6, [sp, #160]
  40aec0:	str	q7, [sp, #176]
  40aec4:	cbz	x0, 40af08 <ferror@plt+0x6f78>
  40aec8:	add	x0, sp, #0xf0
  40aecc:	str	x0, [sp, #32]
  40aed0:	str	x0, [sp, #40]
  40aed4:	add	x0, sp, #0xc0
  40aed8:	str	x0, [sp, #48]
  40aedc:	mov	w0, #0xffffffd0            	// #-48
  40aee0:	str	w0, [sp, #56]
  40aee4:	mov	w0, #0xffffff80            	// #-128
  40aee8:	str	w0, [sp, #60]
  40aeec:	mov	x3, #0x0                   	// #0
  40aef0:	add	x2, sp, #0x20
  40aef4:	mov	x0, x19
  40aef8:	bl	409cd0 <ferror@plt+0x5d40>
  40aefc:	ldr	x19, [sp, #16]
  40af00:	ldp	x29, x30, [sp], #240
  40af04:	ret
  40af08:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40af0c:	add	x2, x2, #0x210
  40af10:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40af14:	add	x1, x1, #0x298
  40af18:	add	x1, x1, #0x98
  40af1c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40af20:	add	x0, x0, #0xb60
  40af24:	bl	4149c4 <ferror@plt+0x10a34>
  40af28:	mov	x0, x19
  40af2c:	b	40aefc <ferror@plt+0x6f6c>
  40af30:	stp	x29, x30, [sp, #-16]!
  40af34:	mov	x29, sp
  40af38:	mov	x3, x0
  40af3c:	mov	x2, #0x0                   	// #0
  40af40:	mov	x1, #0x0                   	// #0
  40af44:	adrp	x0, 43d000 <ferror@plt+0x39070>
  40af48:	add	x0, x0, #0x8f0
  40af4c:	bl	409cd0 <ferror@plt+0x5d40>
  40af50:	ldp	x29, x30, [sp], #16
  40af54:	ret
  40af58:	stp	x29, x30, [sp, #-240]!
  40af5c:	mov	x29, sp
  40af60:	str	x1, [sp, #184]
  40af64:	str	x2, [sp, #192]
  40af68:	str	x3, [sp, #200]
  40af6c:	str	x4, [sp, #208]
  40af70:	str	x5, [sp, #216]
  40af74:	str	x6, [sp, #224]
  40af78:	str	x7, [sp, #232]
  40af7c:	str	q0, [sp, #48]
  40af80:	str	q1, [sp, #64]
  40af84:	str	q2, [sp, #80]
  40af88:	str	q3, [sp, #96]
  40af8c:	str	q4, [sp, #112]
  40af90:	str	q5, [sp, #128]
  40af94:	str	q6, [sp, #144]
  40af98:	str	q7, [sp, #160]
  40af9c:	add	x1, sp, #0xf0
  40afa0:	str	x1, [sp, #16]
  40afa4:	str	x1, [sp, #24]
  40afa8:	add	x1, sp, #0xb0
  40afac:	str	x1, [sp, #32]
  40afb0:	mov	w1, #0xffffffc8            	// #-56
  40afb4:	str	w1, [sp, #40]
  40afb8:	mov	w1, #0xffffff80            	// #-128
  40afbc:	str	w1, [sp, #44]
  40afc0:	mov	x3, #0x0                   	// #0
  40afc4:	add	x2, sp, #0x10
  40afc8:	mov	x1, x0
  40afcc:	adrp	x0, 43d000 <ferror@plt+0x39070>
  40afd0:	add	x0, x0, #0x8f0
  40afd4:	bl	409cd0 <ferror@plt+0x5d40>
  40afd8:	ldp	x29, x30, [sp], #240
  40afdc:	ret
  40afe0:	stp	x29, x30, [sp, #-64]!
  40afe4:	mov	x29, sp
  40afe8:	stp	x19, x20, [sp, #16]
  40afec:	stp	x21, x22, [sp, #32]
  40aff0:	mov	x22, x0
  40aff4:	mov	x21, x1
  40aff8:	mov	x0, #0x100                 	// #256
  40affc:	bl	41334c <ferror@plt+0xf3bc>
  40b000:	mov	x19, x0
  40b004:	mov	w20, #0x100                 	// #256
  40b008:	mov	w2, w20
  40b00c:	mov	x1, x19
  40b010:	mov	x0, x22
  40b014:	bl	4035c0 <readlink@plt>
  40b018:	tbnz	w0, #31, 40b03c <ferror@plt+0x70ac>
  40b01c:	cmp	w20, w0
  40b020:	b.hi	40b0bc <ferror@plt+0x712c>  // b.pmore
  40b024:	lsl	w20, w20, #1
  40b028:	mov	w1, w20
  40b02c:	mov	x0, x19
  40b030:	bl	413418 <ferror@plt+0xf488>
  40b034:	mov	x19, x0
  40b038:	b	40b008 <ferror@plt+0x7078>
  40b03c:	str	x23, [sp, #48]
  40b040:	bl	403e80 <__errno_location@plt>
  40b044:	ldr	w23, [x0]
  40b048:	mov	x0, x22
  40b04c:	bl	4375f0 <ferror@plt+0x33660>
  40b050:	mov	x20, x0
  40b054:	mov	x0, x19
  40b058:	bl	413498 <ferror@plt+0xf508>
  40b05c:	bl	40a048 <ferror@plt+0x60b8>
  40b060:	mov	w19, w0
  40b064:	mov	w0, w23
  40b068:	bl	40a08c <ferror@plt+0x60fc>
  40b06c:	mov	w22, w0
  40b070:	mov	w0, w23
  40b074:	bl	420748 <ferror@plt+0x1c7b8>
  40b078:	mov	x5, x0
  40b07c:	mov	x4, x20
  40b080:	adrp	x3, 43f000 <ferror@plt+0x3b070>
  40b084:	add	x3, x3, #0x228
  40b088:	mov	w2, w22
  40b08c:	mov	w1, w19
  40b090:	mov	x0, x21
  40b094:	bl	409780 <ferror@plt+0x57f0>
  40b098:	mov	x0, x20
  40b09c:	bl	413498 <ferror@plt+0xf508>
  40b0a0:	mov	x19, #0x0                   	// #0
  40b0a4:	ldr	x23, [sp, #48]
  40b0a8:	mov	x0, x19
  40b0ac:	ldp	x19, x20, [sp, #16]
  40b0b0:	ldp	x21, x22, [sp, #32]
  40b0b4:	ldp	x29, x30, [sp], #64
  40b0b8:	ret
  40b0bc:	strb	wzr, [x19, w0, sxtw]
  40b0c0:	b	40b0a8 <ferror@plt+0x7118>
  40b0c4:	cbz	x0, 40b0d8 <ferror@plt+0x7148>
  40b0c8:	ldrb	w0, [x0]
  40b0cc:	cmp	w0, #0x2f
  40b0d0:	cset	w0, eq  // eq = none
  40b0d4:	ret
  40b0d8:	stp	x29, x30, [sp, #-16]!
  40b0dc:	mov	x29, sp
  40b0e0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40b0e4:	add	x2, x2, #0x258
  40b0e8:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40b0ec:	add	x1, x1, #0x298
  40b0f0:	add	x1, x1, #0xa8
  40b0f4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40b0f8:	add	x0, x0, #0xb60
  40b0fc:	bl	4149c4 <ferror@plt+0x10a34>
  40b100:	mov	w0, #0x0                   	// #0
  40b104:	ldp	x29, x30, [sp], #16
  40b108:	ret
  40b10c:	stp	x29, x30, [sp, #-32]!
  40b110:	mov	x29, sp
  40b114:	str	x19, [sp, #16]
  40b118:	mov	x19, x0
  40b11c:	cbz	x0, 40b13c <ferror@plt+0x71ac>
  40b120:	ldrb	w1, [x0]
  40b124:	mov	x0, #0x0                   	// #0
  40b128:	cmp	w1, #0x2f
  40b12c:	b.eq	40b164 <ferror@plt+0x71d4>  // b.none
  40b130:	ldr	x19, [sp, #16]
  40b134:	ldp	x29, x30, [sp], #32
  40b138:	ret
  40b13c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40b140:	add	x2, x2, #0x258
  40b144:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40b148:	add	x1, x1, #0x298
  40b14c:	add	x1, x1, #0xc0
  40b150:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40b154:	add	x0, x0, #0xb60
  40b158:	bl	4149c4 <ferror@plt+0x10a34>
  40b15c:	mov	x0, x19
  40b160:	b	40b130 <ferror@plt+0x71a0>
  40b164:	ldrb	w0, [x19, #1]!
  40b168:	cmp	w0, #0x2f
  40b16c:	b.eq	40b164 <ferror@plt+0x71d4>  // b.none
  40b170:	mov	x0, x19
  40b174:	b	40b130 <ferror@plt+0x71a0>
  40b178:	stp	x29, x30, [sp, #-96]!
  40b17c:	mov	x29, sp
  40b180:	stp	x21, x22, [sp, #32]
  40b184:	cbz	x0, 40b1cc <ferror@plt+0x723c>
  40b188:	stp	x23, x24, [sp, #48]
  40b18c:	mov	w23, w1
  40b190:	ldrb	w1, [x0]
  40b194:	cbz	w1, 40b1c8 <ferror@plt+0x7238>
  40b198:	stp	x19, x20, [sp, #16]
  40b19c:	stp	x25, x26, [sp, #64]
  40b1a0:	str	x27, [sp, #80]
  40b1a4:	bl	4200fc <ferror@plt+0x1c16c>
  40b1a8:	mov	x20, x0
  40b1ac:	bl	40b0c4 <ferror@plt+0x7134>
  40b1b0:	mov	x19, x20
  40b1b4:	cbnz	w0, 40b1e0 <ferror@plt+0x7250>
  40b1b8:	mov	w22, #0x10                  	// #16
  40b1bc:	mov	w25, #0x2f                  	// #47
  40b1c0:	mov	w24, #0x4                   	// #4
  40b1c4:	b	40b1f4 <ferror@plt+0x7264>
  40b1c8:	ldp	x23, x24, [sp, #48]
  40b1cc:	bl	403e80 <__errno_location@plt>
  40b1d0:	mov	w1, #0x16                  	// #22
  40b1d4:	str	w1, [x0]
  40b1d8:	mov	w21, #0xffffffff            	// #-1
  40b1dc:	b	40b2a0 <ferror@plt+0x7310>
  40b1e0:	mov	x0, x20
  40b1e4:	bl	40b10c <ferror@plt+0x717c>
  40b1e8:	mov	x19, x0
  40b1ec:	b	40b1b8 <ferror@plt+0x7228>
  40b1f0:	add	x19, x19, #0x1
  40b1f4:	ldrb	w2, [x19]
  40b1f8:	cmp	w2, #0x2f
  40b1fc:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40b200:	b.ne	40b1f0 <ferror@plt+0x7260>  // b.any
  40b204:	cbz	w2, 40b268 <ferror@plt+0x72d8>
  40b208:	strb	wzr, [x19]
  40b20c:	mov	w1, w22
  40b210:	mov	x0, x20
  40b214:	bl	409f44 <ferror@plt+0x5fb4>
  40b218:	cbnz	w0, 40b270 <ferror@plt+0x72e0>
  40b21c:	mov	w1, w23
  40b220:	mov	x0, x20
  40b224:	bl	403f20 <mkdir@plt>
  40b228:	mov	w21, w0
  40b22c:	cmn	w0, #0x1
  40b230:	b.ne	40b280 <ferror@plt+0x72f0>  // b.any
  40b234:	bl	403e80 <__errno_location@plt>
  40b238:	mov	x26, x0
  40b23c:	ldr	w27, [x0]
  40b240:	cmp	w27, #0x11
  40b244:	b.eq	40b280 <ferror@plt+0x72f0>  // b.none
  40b248:	mov	x0, x20
  40b24c:	bl	413498 <ferror@plt+0xf508>
  40b250:	str	w27, [x26]
  40b254:	ldp	x19, x20, [sp, #16]
  40b258:	ldp	x23, x24, [sp, #48]
  40b25c:	ldp	x25, x26, [sp, #64]
  40b260:	ldr	x27, [sp, #80]
  40b264:	b	40b2a0 <ferror@plt+0x7310>
  40b268:	mov	x19, #0x0                   	// #0
  40b26c:	b	40b20c <ferror@plt+0x727c>
  40b270:	mov	w1, w24
  40b274:	mov	x0, x20
  40b278:	bl	409f44 <ferror@plt+0x5fb4>
  40b27c:	cbz	w0, 40b2b0 <ferror@plt+0x7320>
  40b280:	cbnz	x19, 40b2dc <ferror@plt+0x734c>
  40b284:	mov	x0, x20
  40b288:	bl	413498 <ferror@plt+0xf508>
  40b28c:	mov	w21, #0x0                   	// #0
  40b290:	ldp	x19, x20, [sp, #16]
  40b294:	ldp	x23, x24, [sp, #48]
  40b298:	ldp	x25, x26, [sp, #64]
  40b29c:	ldr	x27, [sp, #80]
  40b2a0:	mov	w0, w21
  40b2a4:	ldp	x21, x22, [sp, #32]
  40b2a8:	ldp	x29, x30, [sp], #96
  40b2ac:	ret
  40b2b0:	mov	x0, x20
  40b2b4:	bl	413498 <ferror@plt+0xf508>
  40b2b8:	bl	403e80 <__errno_location@plt>
  40b2bc:	mov	w1, #0x14                  	// #20
  40b2c0:	str	w1, [x0]
  40b2c4:	mov	w21, #0xffffffff            	// #-1
  40b2c8:	ldp	x19, x20, [sp, #16]
  40b2cc:	ldp	x23, x24, [sp, #48]
  40b2d0:	ldp	x25, x26, [sp, #64]
  40b2d4:	ldr	x27, [sp, #80]
  40b2d8:	b	40b2a0 <ferror@plt+0x7310>
  40b2dc:	mov	x2, x19
  40b2e0:	strb	w25, [x2], #1
  40b2e4:	ldrb	w0, [x19, #1]
  40b2e8:	cmp	w0, #0x2f
  40b2ec:	b.ne	40b2fc <ferror@plt+0x736c>  // b.any
  40b2f0:	ldrb	w3, [x2, #1]!
  40b2f4:	cmp	w3, #0x2f
  40b2f8:	b.eq	40b2f0 <ferror@plt+0x7360>  // b.none
  40b2fc:	mov	x19, x2
  40b300:	b	40b1f4 <ferror@plt+0x7264>
  40b304:	stp	x29, x30, [sp, #-32]!
  40b308:	mov	x29, sp
  40b30c:	str	x19, [sp, #16]
  40b310:	mov	x19, x0
  40b314:	cbz	x0, 40b334 <ferror@plt+0x73a4>
  40b318:	mov	w1, #0x2f                  	// #47
  40b31c:	bl	4039e0 <strrchr@plt>
  40b320:	cmp	x0, #0x0
  40b324:	csinc	x0, x19, x0, eq  // eq = none
  40b328:	ldr	x19, [sp, #16]
  40b32c:	ldp	x29, x30, [sp], #32
  40b330:	ret
  40b334:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40b338:	add	x2, x2, #0x258
  40b33c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40b340:	add	x1, x1, #0x298
  40b344:	add	x1, x1, #0xd8
  40b348:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40b34c:	add	x0, x0, #0xb60
  40b350:	bl	4149c4 <ferror@plt+0x10a34>
  40b354:	mov	x0, x19
  40b358:	b	40b328 <ferror@plt+0x7398>
  40b35c:	stp	x29, x30, [sp, #-48]!
  40b360:	mov	x29, sp
  40b364:	stp	x21, x22, [sp, #32]
  40b368:	mov	x21, x0
  40b36c:	cbz	x0, 40b3c4 <ferror@plt+0x7434>
  40b370:	ldrb	w0, [x0]
  40b374:	cbz	w0, 40b3ec <ferror@plt+0x745c>
  40b378:	stp	x19, x20, [sp, #16]
  40b37c:	mov	x0, x21
  40b380:	bl	4034d0 <strlen@plt>
  40b384:	subs	x1, x0, #0x1
  40b388:	b.mi	40b3a0 <ferror@plt+0x7410>  // b.first
  40b38c:	ldrb	w0, [x21, x1]
  40b390:	cmp	w0, #0x2f
  40b394:	b.ne	40b400 <ferror@plt+0x7470>  // b.any
  40b398:	subs	x1, x1, #0x1
  40b39c:	b.pl	40b38c <ferror@plt+0x73fc>  // b.nfrst
  40b3a0:	mov	x20, x1
  40b3a4:	cmn	x1, #0x1
  40b3a8:	b.ne	40b428 <ferror@plt+0x7498>  // b.any
  40b3ac:	adrp	x0, 43d000 <ferror@plt+0x39070>
  40b3b0:	add	x0, x0, #0x8f0
  40b3b4:	bl	4200fc <ferror@plt+0x1c16c>
  40b3b8:	mov	x22, x0
  40b3bc:	ldp	x19, x20, [sp, #16]
  40b3c0:	b	40b450 <ferror@plt+0x74c0>
  40b3c4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40b3c8:	add	x2, x2, #0x258
  40b3cc:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40b3d0:	add	x1, x1, #0x298
  40b3d4:	add	x1, x1, #0xe8
  40b3d8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40b3dc:	add	x0, x0, #0xb60
  40b3e0:	bl	4149c4 <ferror@plt+0x10a34>
  40b3e4:	mov	x22, x21
  40b3e8:	b	40b450 <ferror@plt+0x74c0>
  40b3ec:	adrp	x0, 440000 <ferror@plt+0x3c070>
  40b3f0:	add	x0, x0, #0x178
  40b3f4:	bl	4200fc <ferror@plt+0x1c16c>
  40b3f8:	mov	x22, x0
  40b3fc:	b	40b450 <ferror@plt+0x74c0>
  40b400:	cmn	x1, #0x1
  40b404:	b.eq	40b3ac <ferror@plt+0x741c>  // b.none
  40b408:	mov	x20, x1
  40b40c:	tbnz	x1, #63, 40b428 <ferror@plt+0x7498>
  40b410:	ldrb	w0, [x21, x20]
  40b414:	cmp	w0, #0x2f
  40b418:	b.eq	40b428 <ferror@plt+0x7498>  // b.none
  40b41c:	sub	x20, x20, #0x1
  40b420:	cmn	x20, #0x1
  40b424:	b.ne	40b410 <ferror@plt+0x7480>  // b.any
  40b428:	sub	x19, x1, x20
  40b42c:	add	x0, x19, #0x1
  40b430:	bl	41334c <ferror@plt+0xf3bc>
  40b434:	mov	x22, x0
  40b438:	add	x1, x20, #0x1
  40b43c:	mov	x2, x19
  40b440:	add	x1, x21, x1
  40b444:	bl	403460 <memcpy@plt>
  40b448:	strb	wzr, [x22, x19]
  40b44c:	ldp	x19, x20, [sp, #16]
  40b450:	mov	x0, x22
  40b454:	ldp	x21, x22, [sp, #32]
  40b458:	ldp	x29, x30, [sp], #48
  40b45c:	ret
  40b460:	stp	x29, x30, [sp, #-48]!
  40b464:	mov	x29, sp
  40b468:	stp	x19, x20, [sp, #16]
  40b46c:	str	x21, [sp, #32]
  40b470:	mov	x20, x0
  40b474:	cbz	x0, 40b4dc <ferror@plt+0x754c>
  40b478:	mov	w1, #0x2f                  	// #47
  40b47c:	bl	4039e0 <strrchr@plt>
  40b480:	cbz	x0, 40b504 <ferror@plt+0x7574>
  40b484:	cmp	x20, x0
  40b488:	b.cs	40b4a4 <ferror@plt+0x7514>  // b.hs, b.nlast
  40b48c:	ldrb	w1, [x0]
  40b490:	cmp	w1, #0x2f
  40b494:	b.ne	40b4a4 <ferror@plt+0x7514>  // b.any
  40b498:	sub	x0, x0, #0x1
  40b49c:	cmp	x20, x0
  40b4a0:	b.ne	40b48c <ferror@plt+0x74fc>  // b.any
  40b4a4:	add	x19, x0, #0x1
  40b4a8:	sub	x19, x19, x20
  40b4ac:	add	x0, x19, #0x1
  40b4b0:	bl	41334c <ferror@plt+0xf3bc>
  40b4b4:	mov	x21, x0
  40b4b8:	mov	x2, x19
  40b4bc:	mov	x1, x20
  40b4c0:	bl	403460 <memcpy@plt>
  40b4c4:	strb	wzr, [x21, x19]
  40b4c8:	mov	x0, x21
  40b4cc:	ldp	x19, x20, [sp, #16]
  40b4d0:	ldr	x21, [sp, #32]
  40b4d4:	ldp	x29, x30, [sp], #48
  40b4d8:	ret
  40b4dc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40b4e0:	add	x2, x2, #0x258
  40b4e4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40b4e8:	add	x1, x1, #0x298
  40b4ec:	add	x1, x1, #0x100
  40b4f0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40b4f4:	add	x0, x0, #0xb60
  40b4f8:	bl	4149c4 <ferror@plt+0x10a34>
  40b4fc:	mov	x21, x20
  40b500:	b	40b4c8 <ferror@plt+0x7538>
  40b504:	adrp	x0, 440000 <ferror@plt+0x3c070>
  40b508:	add	x0, x0, #0x178
  40b50c:	bl	4200fc <ferror@plt+0x1c16c>
  40b510:	mov	x21, x0
  40b514:	b	40b4c8 <ferror@plt+0x7538>
  40b518:	stp	x29, x30, [sp, #-48]!
  40b51c:	mov	x29, sp
  40b520:	stp	x19, x20, [sp, #16]
  40b524:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40b528:	ldr	x0, [x0, #2576]
  40b52c:	cbnz	x0, 40b5a4 <ferror@plt+0x7614>
  40b530:	stp	x21, x22, [sp, #32]
  40b534:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40b538:	mov	x1, #0x1000                	// #4096
  40b53c:	str	x1, [x0, #2576]
  40b540:	mov	x20, #0x0                   	// #0
  40b544:	adrp	x21, 49b000 <ferror@plt+0x97070>
  40b548:	add	x21, x21, #0xa08
  40b54c:	mov	x22, #0x7ffffffffffffffe    	// #9223372036854775806
  40b550:	mov	x0, x20
  40b554:	bl	413498 <ferror@plt+0xf508>
  40b558:	ldr	x0, [x21, #8]
  40b55c:	add	x0, x0, #0x1
  40b560:	bl	41334c <ferror@plt+0xf3bc>
  40b564:	mov	x20, x0
  40b568:	strb	wzr, [x0]
  40b56c:	ldr	x19, [x21, #8]
  40b570:	mov	x1, x19
  40b574:	bl	4034b0 <getcwd@plt>
  40b578:	cbnz	x0, 40b5f4 <ferror@plt+0x7664>
  40b57c:	bl	403e80 <__errno_location@plt>
  40b580:	ldr	w0, [x0]
  40b584:	cmp	w0, #0x22
  40b588:	b.ne	40b5b8 <ferror@plt+0x7628>  // b.any
  40b58c:	lsl	x19, x19, #1
  40b590:	str	x19, [x21, #8]
  40b594:	cmp	x19, x22
  40b598:	b.ls	40b550 <ferror@plt+0x75c0>  // b.plast
  40b59c:	ldp	x21, x22, [sp, #32]
  40b5a0:	b	40b5c4 <ferror@plt+0x7634>
  40b5a4:	mov	x1, #0x7ffffffffffffffe    	// #9223372036854775806
  40b5a8:	cmp	x0, x1
  40b5ac:	b.hi	40b604 <ferror@plt+0x7674>  // b.pmore
  40b5b0:	stp	x21, x22, [sp, #32]
  40b5b4:	b	40b540 <ferror@plt+0x75b0>
  40b5b8:	ldp	x21, x22, [sp, #32]
  40b5bc:	b	40b5c4 <ferror@plt+0x7634>
  40b5c0:	ldp	x21, x22, [sp, #32]
  40b5c4:	mov	w0, #0x2f                  	// #47
  40b5c8:	strb	w0, [x20]
  40b5cc:	strb	wzr, [x20, #1]
  40b5d0:	mov	x0, x20
  40b5d4:	bl	4200fc <ferror@plt+0x1c16c>
  40b5d8:	mov	x19, x0
  40b5dc:	mov	x0, x20
  40b5e0:	bl	413498 <ferror@plt+0xf508>
  40b5e4:	mov	x0, x19
  40b5e8:	ldp	x19, x20, [sp, #16]
  40b5ec:	ldp	x29, x30, [sp], #48
  40b5f0:	ret
  40b5f4:	ldrb	w0, [x20]
  40b5f8:	cbz	w0, 40b5c0 <ferror@plt+0x7630>
  40b5fc:	ldp	x21, x22, [sp, #32]
  40b600:	b	40b5d0 <ferror@plt+0x7640>
  40b604:	mov	x20, #0x0                   	// #0
  40b608:	b	40b5c4 <ferror@plt+0x7634>
  40b60c:	dmb	ish
  40b610:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40b614:	ldr	x0, [x0, #2584]
  40b618:	cbz	x0, 40b620 <ferror@plt+0x7690>
  40b61c:	ret
  40b620:	stp	x29, x30, [sp, #-16]!
  40b624:	mov	x29, sp
  40b628:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40b62c:	add	x0, x0, #0xa18
  40b630:	bl	4281a8 <ferror@plt+0x24218>
  40b634:	cbnz	w0, 40b640 <ferror@plt+0x76b0>
  40b638:	ldp	x29, x30, [sp], #16
  40b63c:	ret
  40b640:	mov	x1, #0x1                   	// #1
  40b644:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40b648:	add	x0, x0, #0xa18
  40b64c:	bl	428268 <ferror@plt+0x242d8>
  40b650:	b	40b638 <ferror@plt+0x76a8>
  40b654:	dmb	ish
  40b658:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40b65c:	ldr	x0, [x0, #2592]
  40b660:	cbz	x0, 40b678 <ferror@plt+0x76e8>
  40b664:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40b668:	ldr	x0, [x0, #2592]
  40b66c:	cmp	x0, #0x1
  40b670:	cset	w0, eq  // eq = none
  40b674:	ret
  40b678:	stp	x29, x30, [sp, #-16]!
  40b67c:	mov	x29, sp
  40b680:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40b684:	add	x0, x0, #0xa18
  40b688:	add	x0, x0, #0x8
  40b68c:	bl	4281a8 <ferror@plt+0x24218>
  40b690:	cbnz	w0, 40b6ac <ferror@plt+0x771c>
  40b694:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40b698:	ldr	x0, [x0, #2592]
  40b69c:	cmp	x0, #0x1
  40b6a0:	cset	w0, eq  // eq = none
  40b6a4:	ldp	x29, x30, [sp], #16
  40b6a8:	ret
  40b6ac:	mov	x1, #0x0                   	// #0
  40b6b0:	mov	w0, #0x5                   	// #5
  40b6b4:	bl	403f80 <setlocale@plt>
  40b6b8:	cmp	x0, #0x0
  40b6bc:	cset	x1, eq  // eq = none
  40b6c0:	add	x1, x1, #0x1
  40b6c4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40b6c8:	add	x0, x0, #0xa18
  40b6cc:	add	x0, x0, #0x8
  40b6d0:	bl	428268 <ferror@plt+0x242d8>
  40b6d4:	b	40b694 <ferror@plt+0x7704>
  40b6d8:	stp	x29, x30, [sp, #-32]!
  40b6dc:	mov	x29, sp
  40b6e0:	str	x19, [sp, #16]
  40b6e4:	mov	x19, x1
  40b6e8:	cmp	x1, x0
  40b6ec:	b.eq	40b700 <ferror@plt+0x7770>  // b.none
  40b6f0:	mov	x0, x19
  40b6f4:	ldr	x19, [sp, #16]
  40b6f8:	ldp	x29, x30, [sp], #32
  40b6fc:	ret
  40b700:	mov	w1, #0x7c                  	// #124
  40b704:	bl	403c40 <strchr@plt>
  40b708:	cmp	x0, #0x0
  40b70c:	csinc	x19, x19, x0, eq  // eq = none
  40b710:	b	40b6f0 <ferror@plt+0x7760>
  40b714:	stp	x29, x30, [sp, #-32]!
  40b718:	mov	x29, sp
  40b71c:	str	x19, [sp, #16]
  40b720:	mov	x19, x1
  40b724:	cbz	x0, 40b72c <ferror@plt+0x779c>
  40b728:	bl	40b654 <ferror@plt+0x76c4>
  40b72c:	mov	x0, x19
  40b730:	ldr	x19, [sp, #16]
  40b734:	ldp	x29, x30, [sp], #32
  40b738:	ret
  40b73c:	stp	x29, x30, [sp, #-32]!
  40b740:	mov	x29, sp
  40b744:	str	x19, [sp, #16]
  40b748:	mov	x19, x0
  40b74c:	bl	40b60c <ferror@plt+0x767c>
  40b750:	mov	x1, x19
  40b754:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40b758:	add	x0, x0, #0xf50
  40b75c:	bl	40b714 <ferror@plt+0x7784>
  40b760:	ldr	x19, [sp, #16]
  40b764:	ldp	x29, x30, [sp], #32
  40b768:	ret
  40b76c:	stp	x29, x30, [sp, #-48]!
  40b770:	mov	x29, sp
  40b774:	stp	x19, x20, [sp, #16]
  40b778:	stp	x21, x22, [sp, #32]
  40b77c:	mov	x22, x0
  40b780:	mov	x20, x1
  40b784:	mov	x21, x2
  40b788:	bl	40b714 <ferror@plt+0x7784>
  40b78c:	mov	x19, x0
  40b790:	cmp	x20, x0
  40b794:	b.eq	40b7b0 <ferror@plt+0x7820>  // b.none
  40b798:	mov	x0, x19
  40b79c:	mov	sp, x29
  40b7a0:	ldp	x19, x20, [sp, #16]
  40b7a4:	ldp	x21, x22, [sp, #32]
  40b7a8:	ldp	x29, x30, [sp], #48
  40b7ac:	ret
  40b7b0:	cbnz	x21, 40b80c <ferror@plt+0x787c>
  40b7b4:	mov	w1, #0x7c                  	// #124
  40b7b8:	bl	403c40 <strchr@plt>
  40b7bc:	mov	x20, x0
  40b7c0:	cbz	x0, 40b798 <ferror@plt+0x7808>
  40b7c4:	mov	x0, x19
  40b7c8:	bl	4034d0 <strlen@plt>
  40b7cc:	add	x0, x0, #0x10
  40b7d0:	and	x0, x0, #0xfffffffffffffff0
  40b7d4:	sub	sp, sp, x0
  40b7d8:	mov	x21, sp
  40b7dc:	mov	x1, x19
  40b7e0:	mov	x0, x21
  40b7e4:	bl	403cd0 <strcpy@plt>
  40b7e8:	sub	x19, x20, x19
  40b7ec:	mov	w0, #0x4                   	// #4
  40b7f0:	strb	w0, [x21, x19]
  40b7f4:	mov	x1, x21
  40b7f8:	mov	x0, x22
  40b7fc:	bl	40b714 <ferror@plt+0x7784>
  40b800:	cmp	x21, x0
  40b804:	csinc	x19, x0, x20, ne  // ne = any
  40b808:	b	40b798 <ferror@plt+0x7808>
  40b80c:	add	x19, x0, x21
  40b810:	b	40b798 <ferror@plt+0x7808>
  40b814:	stp	x29, x30, [sp, #-32]!
  40b818:	mov	x29, sp
  40b81c:	stp	x19, x20, [sp, #16]
  40b820:	mov	x19, x0
  40b824:	mov	x20, x1
  40b828:	bl	40b60c <ferror@plt+0x767c>
  40b82c:	mov	x2, x20
  40b830:	mov	x1, x19
  40b834:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40b838:	add	x0, x0, #0xf50
  40b83c:	bl	40b76c <ferror@plt+0x77dc>
  40b840:	ldp	x19, x20, [sp, #16]
  40b844:	ldp	x29, x30, [sp], #32
  40b848:	ret
  40b84c:	stp	x29, x30, [sp, #-80]!
  40b850:	mov	x29, sp
  40b854:	stp	x19, x20, [sp, #16]
  40b858:	stp	x21, x22, [sp, #32]
  40b85c:	stp	x23, x24, [sp, #48]
  40b860:	str	x25, [sp, #64]
  40b864:	mov	x23, x0
  40b868:	mov	x24, x1
  40b86c:	mov	x22, x2
  40b870:	mov	x0, x1
  40b874:	bl	4034d0 <strlen@plt>
  40b878:	mov	x19, x0
  40b87c:	add	x25, x0, #0x1
  40b880:	mov	x0, x22
  40b884:	bl	4034d0 <strlen@plt>
  40b888:	add	x21, x0, #0x1
  40b88c:	add	x3, x25, x21
  40b890:	add	x3, x3, #0xf
  40b894:	and	x3, x3, #0xfffffffffffffff0
  40b898:	sub	sp, sp, x3
  40b89c:	mov	x20, sp
  40b8a0:	mov	x2, x19
  40b8a4:	mov	x1, x24
  40b8a8:	mov	x0, x20
  40b8ac:	bl	403460 <memcpy@plt>
  40b8b0:	mov	w0, #0x4                   	// #4
  40b8b4:	strb	w0, [x20, x19]
  40b8b8:	mov	x2, x21
  40b8bc:	mov	x1, x22
  40b8c0:	add	x0, x20, x25
  40b8c4:	bl	403460 <memcpy@plt>
  40b8c8:	mov	x1, x20
  40b8cc:	mov	x0, x23
  40b8d0:	bl	40b714 <ferror@plt+0x7784>
  40b8d4:	mov	x21, x0
  40b8d8:	cmp	x20, x0
  40b8dc:	b.eq	40b900 <ferror@plt+0x7970>  // b.none
  40b8e0:	mov	x0, x21
  40b8e4:	mov	sp, x29
  40b8e8:	ldp	x19, x20, [sp, #16]
  40b8ec:	ldp	x21, x22, [sp, #32]
  40b8f0:	ldp	x23, x24, [sp, #48]
  40b8f4:	ldr	x25, [sp, #64]
  40b8f8:	ldp	x29, x30, [sp], #80
  40b8fc:	ret
  40b900:	mov	w0, #0x7c                  	// #124
  40b904:	strb	w0, [x20, x19]
  40b908:	mov	x1, x21
  40b90c:	mov	x0, x23
  40b910:	bl	40b714 <ferror@plt+0x7784>
  40b914:	cmp	x21, x0
  40b918:	csel	x21, x0, x22, ne  // ne = any
  40b91c:	b	40b8e0 <ferror@plt+0x7950>
  40b920:	stp	x29, x30, [sp, #-32]!
  40b924:	mov	x29, sp
  40b928:	str	x19, [sp, #16]
  40b92c:	mov	x19, x1
  40b930:	cbz	x0, 40b938 <ferror@plt+0x79a8>
  40b934:	bl	40b654 <ferror@plt+0x76c4>
  40b938:	mov	x0, x19
  40b93c:	ldr	x19, [sp, #16]
  40b940:	ldp	x29, x30, [sp], #32
  40b944:	ret
  40b948:	stp	x29, x30, [sp, #-48]!
  40b94c:	mov	x29, sp
  40b950:	stp	x19, x20, [sp, #16]
  40b954:	str	x21, [sp, #32]
  40b958:	mov	x19, x1
  40b95c:	mov	x20, x2
  40b960:	mov	x21, x3
  40b964:	cbz	x0, 40b970 <ferror@plt+0x79e0>
  40b968:	bl	40b654 <ferror@plt+0x76c4>
  40b96c:	cbz	w0, 40b988 <ferror@plt+0x79f8>
  40b970:	cmp	x21, #0x1
  40b974:	csel	x0, x19, x20, eq  // eq = none
  40b978:	ldp	x19, x20, [sp, #16]
  40b97c:	ldr	x21, [sp, #32]
  40b980:	ldp	x29, x30, [sp], #48
  40b984:	ret
  40b988:	cmp	x21, #0x1
  40b98c:	csel	x0, x19, x20, eq  // eq = none
  40b990:	b	40b978 <ferror@plt+0x79e8>
  40b994:	stp	x29, x30, [sp, #-32]!
  40b998:	mov	x29, sp
  40b99c:	stp	x19, x20, [sp, #16]
  40b9a0:	mov	x19, x0
  40b9a4:	sxtw	x1, w1
  40b9a8:	ldr	x0, [x0, #24]
  40b9ac:	ldr	x0, [x0, x1, lsl #3]
  40b9b0:	ldr	x3, [x19, #40]
  40b9b4:	ldr	x20, [x3, x1, lsl #3]
  40b9b8:	ldr	x3, [x19, #32]
  40b9bc:	mov	w4, #0x1                   	// #1
  40b9c0:	str	w4, [x3, x1, lsl #2]
  40b9c4:	ldr	x3, [x19, #24]
  40b9c8:	str	xzr, [x3, x1, lsl #3]
  40b9cc:	ldr	x3, [x19, #40]
  40b9d0:	str	xzr, [x3, x1, lsl #3]
  40b9d4:	ldr	w1, [x19, #12]
  40b9d8:	sub	w1, w1, #0x1
  40b9dc:	str	w1, [x19, #12]
  40b9e0:	cbz	w2, 40ba00 <ferror@plt+0x7a70>
  40b9e4:	ldr	x1, [x19, #72]
  40b9e8:	cbz	x1, 40b9f0 <ferror@plt+0x7a60>
  40b9ec:	blr	x1
  40b9f0:	ldr	x1, [x19, #80]
  40b9f4:	cbz	x1, 40ba00 <ferror@plt+0x7a70>
  40b9f8:	mov	x0, x20
  40b9fc:	blr	x1
  40ba00:	ldp	x19, x20, [sp, #16]
  40ba04:	ldp	x29, x30, [sp], #32
  40ba08:	ret
  40ba0c:	ret
  40ba10:	stp	x29, x30, [sp, #-32]!
  40ba14:	mov	x29, sp
  40ba18:	cbz	x0, 40ba7c <ferror@plt+0x7aec>
  40ba1c:	str	x19, [sp, #16]
  40ba20:	mov	x19, x0
  40ba24:	mov	w2, w1
  40ba28:	ldr	x0, [x0]
  40ba2c:	ldr	w3, [x19, #32]
  40ba30:	ldr	w1, [x0, #68]
  40ba34:	cmp	w3, w1
  40ba38:	b.ne	40ba9c <ferror@plt+0x7b0c>  // b.any
  40ba3c:	ldr	w1, [x19, #24]
  40ba40:	tbnz	w1, #31, 40bac0 <ferror@plt+0x7b30>
  40ba44:	ldr	w3, [x0]
  40ba48:	cmp	w1, w3
  40ba4c:	b.ge	40bae4 <ferror@plt+0x7b54>  // b.tcont
  40ba50:	bl	40b994 <ferror@plt+0x7a04>
  40ba54:	ldr	w0, [x19, #32]
  40ba58:	add	w0, w0, #0x1
  40ba5c:	str	w0, [x19, #32]
  40ba60:	ldr	x1, [x19]
  40ba64:	ldr	w0, [x1, #68]
  40ba68:	add	w0, w0, #0x1
  40ba6c:	str	w0, [x1, #68]
  40ba70:	ldr	x19, [sp, #16]
  40ba74:	ldp	x29, x30, [sp], #32
  40ba78:	ret
  40ba7c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40ba80:	add	x2, x2, #0x3b0
  40ba84:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40ba88:	add	x1, x1, #0x488
  40ba8c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40ba90:	add	x0, x0, #0xb60
  40ba94:	bl	4149c4 <ferror@plt+0x10a34>
  40ba98:	b	40ba74 <ferror@plt+0x7ae4>
  40ba9c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40baa0:	add	x2, x2, #0x3c0
  40baa4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40baa8:	add	x1, x1, #0x488
  40baac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40bab0:	add	x0, x0, #0xb60
  40bab4:	bl	4149c4 <ferror@plt+0x10a34>
  40bab8:	ldr	x19, [sp, #16]
  40babc:	b	40ba74 <ferror@plt+0x7ae4>
  40bac0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40bac4:	add	x2, x2, #0x3e8
  40bac8:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40bacc:	add	x1, x1, #0x488
  40bad0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40bad4:	add	x0, x0, #0xb60
  40bad8:	bl	4149c4 <ferror@plt+0x10a34>
  40badc:	ldr	x19, [sp, #16]
  40bae0:	b	40ba74 <ferror@plt+0x7ae4>
  40bae4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40bae8:	add	x2, x2, #0x400
  40baec:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40baf0:	add	x1, x1, #0x488
  40baf4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40baf8:	add	x0, x0, #0xb60
  40bafc:	bl	4149c4 <ferror@plt+0x10a34>
  40bb00:	ldr	x19, [sp, #16]
  40bb04:	b	40ba74 <ferror@plt+0x7ae4>
  40bb08:	stp	x29, x30, [sp, #-64]!
  40bb0c:	mov	x29, sp
  40bb10:	stp	x19, x20, [sp, #16]
  40bb14:	stp	x21, x22, [sp, #32]
  40bb18:	str	x23, [sp, #48]
  40bb1c:	mov	x20, x0
  40bb20:	ldr	w21, [x0]
  40bb24:	ldr	w0, [x0, #12]
  40bb28:	lsl	w1, w0, #1
  40bb2c:	cmp	wzr, w0, lsl #1
  40bb30:	b.eq	40bbe8 <ferror@plt+0x7c58>  // b.none
  40bb34:	mov	w0, #0x0                   	// #0
  40bb38:	asr	w1, w1, #1
  40bb3c:	add	w0, w0, #0x1
  40bb40:	cbnz	w1, 40bb38 <ferror@plt+0x7ba8>
  40bb44:	cmp	w0, #0x3
  40bb48:	mov	w1, #0x3                   	// #3
  40bb4c:	csel	w0, w0, w1, ge  // ge = tcont
  40bb50:	mov	w3, #0x1                   	// #1
  40bb54:	lsl	w3, w3, w0
  40bb58:	str	w3, [x20]
  40bb5c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40bb60:	add	x1, x1, #0x488
  40bb64:	add	x1, x1, #0x18
  40bb68:	ldr	w1, [x1, w0, sxtw #2]
  40bb6c:	str	w1, [x20, #4]
  40bb70:	mov	w2, #0x0                   	// #0
  40bb74:	mov	w1, #0x0                   	// #0
  40bb78:	lsl	w1, w1, #1
  40bb7c:	orr	w1, w1, #0x1
  40bb80:	add	w2, w2, #0x1
  40bb84:	cmp	w0, w2
  40bb88:	b.ne	40bb78 <ferror@plt+0x7be8>  // b.any
  40bb8c:	str	w1, [x20, #8]
  40bb90:	mov	x1, #0x8                   	// #8
  40bb94:	sxtw	x0, w3
  40bb98:	bl	41360c <ferror@plt+0xf67c>
  40bb9c:	mov	x22, x0
  40bba0:	ldr	x1, [x20, #24]
  40bba4:	ldr	x0, [x20, #40]
  40bba8:	mov	x23, x22
  40bbac:	cmp	x1, x0
  40bbb0:	b.eq	40bbc4 <ferror@plt+0x7c34>  // b.none
  40bbb4:	mov	x1, #0x8                   	// #8
  40bbb8:	ldrsw	x0, [x20]
  40bbbc:	bl	41360c <ferror@plt+0xf67c>
  40bbc0:	mov	x23, x0
  40bbc4:	mov	x1, #0x4                   	// #4
  40bbc8:	ldrsw	x0, [x20]
  40bbcc:	bl	41360c <ferror@plt+0xf67c>
  40bbd0:	mov	x19, x0
  40bbd4:	cmp	w21, #0x0
  40bbd8:	b.le	40bc68 <ferror@plt+0x7cd8>
  40bbdc:	ldr	x8, [x20, #32]
  40bbe0:	mov	x6, #0x0                   	// #0
  40bbe4:	b	40bc18 <ferror@plt+0x7c88>
  40bbe8:	mov	w0, w1
  40bbec:	b	40bb44 <ferror@plt+0x7bb4>
  40bbf0:	str	w7, [x5]
  40bbf4:	ldr	x0, [x20, #24]
  40bbf8:	ldr	x0, [x0, x6, lsl #3]
  40bbfc:	str	x0, [x22, x1, lsl #3]
  40bc00:	ldr	x0, [x20, #40]
  40bc04:	ldr	x0, [x0, x6, lsl #3]
  40bc08:	str	x0, [x23, x1, lsl #3]
  40bc0c:	add	x6, x6, #0x1
  40bc10:	cmp	w21, w6
  40bc14:	b.le	40bc68 <ferror@plt+0x7cd8>
  40bc18:	ldr	w7, [x8, x6, lsl #2]
  40bc1c:	cmp	w7, #0x1
  40bc20:	b.ls	40bc0c <ferror@plt+0x7c7c>  // b.plast
  40bc24:	ldr	w0, [x20, #4]
  40bc28:	udiv	w3, w7, w0
  40bc2c:	msub	w3, w3, w0, w7
  40bc30:	mov	w1, w3
  40bc34:	add	x5, x19, w3, uxtw #2
  40bc38:	ldr	w0, [x19, x1, lsl #2]
  40bc3c:	cbz	w0, 40bbf0 <ferror@plt+0x7c60>
  40bc40:	ldr	w0, [x20, #8]
  40bc44:	mov	w2, #0x0                   	// #0
  40bc48:	add	w2, w2, #0x1
  40bc4c:	add	w1, w2, w3
  40bc50:	and	w3, w0, w1
  40bc54:	and	w1, w0, w1
  40bc58:	add	x5, x19, x1, lsl #2
  40bc5c:	ldr	w4, [x19, x1, lsl #2]
  40bc60:	cbnz	w4, 40bc48 <ferror@plt+0x7cb8>
  40bc64:	b	40bbf0 <ferror@plt+0x7c60>
  40bc68:	ldr	x0, [x20, #40]
  40bc6c:	ldr	x1, [x20, #24]
  40bc70:	cmp	x1, x0
  40bc74:	b.eq	40bc7c <ferror@plt+0x7cec>  // b.none
  40bc78:	bl	413498 <ferror@plt+0xf508>
  40bc7c:	ldr	x0, [x20, #24]
  40bc80:	bl	413498 <ferror@plt+0xf508>
  40bc84:	ldr	x0, [x20, #32]
  40bc88:	bl	413498 <ferror@plt+0xf508>
  40bc8c:	str	x22, [x20, #24]
  40bc90:	str	x23, [x20, #40]
  40bc94:	str	x19, [x20, #32]
  40bc98:	ldr	w0, [x20, #12]
  40bc9c:	str	w0, [x20, #16]
  40bca0:	ldp	x19, x20, [sp, #16]
  40bca4:	ldp	x21, x22, [sp, #32]
  40bca8:	ldr	x23, [sp, #48]
  40bcac:	ldp	x29, x30, [sp], #64
  40bcb0:	ret
  40bcb4:	stp	x29, x30, [sp, #-80]!
  40bcb8:	mov	x29, sp
  40bcbc:	stp	x19, x20, [sp, #16]
  40bcc0:	stp	x21, x22, [sp, #32]
  40bcc4:	stp	x23, x24, [sp, #48]
  40bcc8:	str	x25, [sp, #64]
  40bccc:	mov	x19, x0
  40bcd0:	mov	x21, x3
  40bcd4:	mov	x22, x4
  40bcd8:	mov	w23, w6
  40bcdc:	mov	w20, w1
  40bce0:	ldr	x0, [x0, #32]
  40bce4:	ldr	w24, [x0, x20, lsl #2]
  40bce8:	cmp	w24, #0x1
  40bcec:	b.ls	40bd5c <ferror@plt+0x7dcc>  // b.plast
  40bcf0:	ldr	x0, [x19, #40]
  40bcf4:	ldr	x25, [x0, x20, lsl #3]
  40bcf8:	cbz	w5, 40bd0c <ferror@plt+0x7d7c>
  40bcfc:	ldr	x0, [x19, #24]
  40bd00:	ldr	x1, [x0, x20, lsl #3]
  40bd04:	str	x3, [x0, x20, lsl #3]
  40bd08:	mov	x21, x1
  40bd0c:	ldr	x0, [x19, #24]
  40bd10:	ldr	x1, [x19, #40]
  40bd14:	cmp	x0, x1
  40bd18:	b.eq	40bda8 <ferror@plt+0x7e18>  // b.none
  40bd1c:	ldr	x0, [x19, #40]
  40bd20:	str	x22, [x0, x20, lsl #3]
  40bd24:	ldr	x1, [x19, #72]
  40bd28:	cmp	w23, #0x0
  40bd2c:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  40bd30:	b.ne	40be24 <ferror@plt+0x7e94>  // b.any
  40bd34:	ldr	x1, [x19, #80]
  40bd38:	cbz	x1, 40bd44 <ferror@plt+0x7db4>
  40bd3c:	mov	x0, x25
  40bd40:	blr	x1
  40bd44:	ldp	x19, x20, [sp, #16]
  40bd48:	ldp	x21, x22, [sp, #32]
  40bd4c:	ldp	x23, x24, [sp, #48]
  40bd50:	ldr	x25, [sp, #64]
  40bd54:	ldp	x29, x30, [sp], #80
  40bd58:	ret
  40bd5c:	str	w2, [x0, x20, lsl #2]
  40bd60:	ldr	x0, [x19, #24]
  40bd64:	str	x3, [x0, x20, lsl #3]
  40bd68:	ldr	x0, [x19, #24]
  40bd6c:	ldr	x1, [x19, #40]
  40bd70:	cmp	x0, x1
  40bd74:	b.eq	40bda0 <ferror@plt+0x7e10>  // b.none
  40bd78:	ldr	x0, [x19, #40]
  40bd7c:	str	x4, [x0, x20, lsl #3]
  40bd80:	ldr	w0, [x19, #12]
  40bd84:	add	w0, w0, #0x1
  40bd88:	str	w0, [x19, #12]
  40bd8c:	cbz	w24, 40bdd8 <ferror@plt+0x7e48>
  40bd90:	ldr	w0, [x19, #68]
  40bd94:	add	w0, w0, #0x1
  40bd98:	str	w0, [x19, #68]
  40bd9c:	b	40bd44 <ferror@plt+0x7db4>
  40bda0:	mov	x25, #0x0                   	// #0
  40bda4:	mov	x21, #0x0                   	// #0
  40bda8:	ldr	x1, [x0, x20, lsl #3]
  40bdac:	cmp	x1, x22
  40bdb0:	b.eq	40bdc4 <ferror@plt+0x7e34>  // b.none
  40bdb4:	ldrsw	x1, [x19]
  40bdb8:	lsl	w1, w1, #3
  40bdbc:	bl	42014c <ferror@plt+0x1c1bc>
  40bdc0:	str	x0, [x19, #40]
  40bdc4:	ldr	x0, [x19, #40]
  40bdc8:	str	x22, [x0, x20, lsl #3]
  40bdcc:	cmp	w24, #0x1
  40bdd0:	b.hi	40bd24 <ferror@plt+0x7d94>  // b.pmore
  40bdd4:	b	40bd80 <ferror@plt+0x7df0>
  40bdd8:	ldr	w1, [x19, #16]
  40bddc:	add	w1, w1, #0x1
  40bde0:	str	w1, [x19, #16]
  40bde4:	ldr	w2, [x19]
  40bde8:	lsl	w0, w0, #2
  40bdec:	cmp	w0, #0x8
  40bdf0:	mov	w3, #0x8                   	// #8
  40bdf4:	csel	w0, w0, w3, ge  // ge = tcont
  40bdf8:	cmp	w2, w0
  40bdfc:	b.gt	40be18 <ferror@plt+0x7e88>
  40be00:	add	w0, w1, #0xf
  40be04:	cmp	w1, #0x0
  40be08:	csel	w0, w0, w1, lt  // lt = tstop
  40be0c:	add	w1, w1, w0, asr #4
  40be10:	cmp	w2, w1
  40be14:	b.gt	40bd90 <ferror@plt+0x7e00>
  40be18:	mov	x0, x19
  40be1c:	bl	40bb08 <ferror@plt+0x7b78>
  40be20:	b	40bd90 <ferror@plt+0x7e00>
  40be24:	mov	x0, x21
  40be28:	blr	x1
  40be2c:	b	40bd34 <ferror@plt+0x7da4>
  40be30:	stp	x29, x30, [sp, #-48]!
  40be34:	mov	x29, sp
  40be38:	stp	x19, x20, [sp, #16]
  40be3c:	mov	x20, x0
  40be40:	str	wzr, [x0, #12]
  40be44:	str	wzr, [x0, #16]
  40be48:	cbz	w1, 40be74 <ferror@plt+0x7ee4>
  40be4c:	ldr	x0, [x0, #72]
  40be50:	cbz	x0, 40be6c <ferror@plt+0x7edc>
  40be54:	ldr	w0, [x20]
  40be58:	mov	x19, #0x0                   	// #0
  40be5c:	cmp	w0, #0x0
  40be60:	b.le	40bf2c <ferror@plt+0x7f9c>
  40be64:	str	x21, [sp, #32]
  40be68:	b	40bec8 <ferror@plt+0x7f38>
  40be6c:	ldr	x0, [x20, #80]
  40be70:	cbnz	x0, 40be54 <ferror@plt+0x7ec4>
  40be74:	ldrsw	x2, [x20]
  40be78:	lsl	x2, x2, #2
  40be7c:	mov	w1, #0x0                   	// #0
  40be80:	ldr	x0, [x20, #32]
  40be84:	bl	403880 <memset@plt>
  40be88:	ldrsw	x2, [x20]
  40be8c:	lsl	x2, x2, #3
  40be90:	mov	w1, #0x0                   	// #0
  40be94:	ldr	x0, [x20, #24]
  40be98:	bl	403880 <memset@plt>
  40be9c:	ldrsw	x2, [x20]
  40bea0:	lsl	x2, x2, #3
  40bea4:	mov	w1, #0x0                   	// #0
  40bea8:	ldr	x0, [x20, #40]
  40beac:	bl	403880 <memset@plt>
  40beb0:	b	40bf2c <ferror@plt+0x7f9c>
  40beb4:	b.eq	40bf20 <ferror@plt+0x7f90>  // b.none
  40beb8:	add	x19, x19, #0x1
  40bebc:	ldr	w0, [x20]
  40bec0:	cmp	w0, w19
  40bec4:	b.le	40bf28 <ferror@plt+0x7f98>
  40bec8:	lsl	x2, x19, #2
  40becc:	ldr	x1, [x20, #32]
  40bed0:	ldr	w0, [x1, x19, lsl #2]
  40bed4:	cmp	w0, #0x1
  40bed8:	b.ls	40beb4 <ferror@plt+0x7f24>  // b.plast
  40bedc:	ldr	x0, [x20, #24]
  40bee0:	ldr	x0, [x0, x19, lsl #3]
  40bee4:	ldr	x2, [x20, #40]
  40bee8:	ldr	x21, [x2, x19, lsl #3]
  40beec:	str	wzr, [x1, x19, lsl #2]
  40bef0:	ldr	x1, [x20, #24]
  40bef4:	str	xzr, [x1, x19, lsl #3]
  40bef8:	ldr	x1, [x20, #40]
  40befc:	str	xzr, [x1, x19, lsl #3]
  40bf00:	ldr	x1, [x20, #72]
  40bf04:	cbz	x1, 40bf0c <ferror@plt+0x7f7c>
  40bf08:	blr	x1
  40bf0c:	ldr	x1, [x20, #80]
  40bf10:	cbz	x1, 40beb8 <ferror@plt+0x7f28>
  40bf14:	mov	x0, x21
  40bf18:	blr	x1
  40bf1c:	b	40beb8 <ferror@plt+0x7f28>
  40bf20:	str	wzr, [x1, x2]
  40bf24:	b	40beb8 <ferror@plt+0x7f28>
  40bf28:	ldr	x21, [sp, #32]
  40bf2c:	ldp	x19, x20, [sp, #16]
  40bf30:	ldp	x29, x30, [sp], #48
  40bf34:	ret
  40bf38:	stp	x29, x30, [sp, #-80]!
  40bf3c:	mov	x29, sp
  40bf40:	stp	x19, x20, [sp, #16]
  40bf44:	stp	x21, x22, [sp, #32]
  40bf48:	stp	x23, x24, [sp, #48]
  40bf4c:	mov	x20, x0
  40bf50:	ldr	w21, [x0, #68]
  40bf54:	ldr	w0, [x0]
  40bf58:	cmp	w0, #0x0
  40bf5c:	b.le	40c074 <ferror@plt+0x80e4>
  40bf60:	stp	x25, x26, [sp, #64]
  40bf64:	mov	x22, x1
  40bf68:	mov	x23, x2
  40bf6c:	mov	w25, w3
  40bf70:	mov	x19, #0x0                   	// #0
  40bf74:	mov	w24, #0x0                   	// #0
  40bf78:	b	40bfac <ferror@plt+0x801c>
  40bf7c:	mov	w2, w25
  40bf80:	mov	w1, w19
  40bf84:	mov	x0, x20
  40bf88:	bl	40b994 <ferror@plt+0x7a04>
  40bf8c:	add	w24, w24, #0x1
  40bf90:	ldr	w0, [x20, #68]
  40bf94:	cmp	w0, w21
  40bf98:	b.ne	40bfdc <ferror@plt+0x804c>  // b.any
  40bf9c:	ldr	w0, [x20]
  40bfa0:	add	x19, x19, #0x1
  40bfa4:	cmp	w0, w19
  40bfa8:	b.le	40c01c <ferror@plt+0x808c>
  40bfac:	ldr	x0, [x20, #32]
  40bfb0:	ldr	w0, [x0, x19, lsl #2]
  40bfb4:	cmp	w0, #0x1
  40bfb8:	b.ls	40bf90 <ferror@plt+0x8000>  // b.plast
  40bfbc:	ldr	x1, [x20, #40]
  40bfc0:	ldr	x0, [x20, #24]
  40bfc4:	mov	x2, x23
  40bfc8:	ldr	x1, [x1, x19, lsl #3]
  40bfcc:	ldr	x0, [x0, x19, lsl #3]
  40bfd0:	blr	x22
  40bfd4:	cbz	w0, 40bf90 <ferror@plt+0x8000>
  40bfd8:	b	40bf7c <ferror@plt+0x7fec>
  40bfdc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40bfe0:	add	x2, x2, #0x428
  40bfe4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40bfe8:	add	x1, x1, #0x488
  40bfec:	add	x1, x1, #0x98
  40bff0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40bff4:	add	x0, x0, #0xb60
  40bff8:	bl	4149c4 <ferror@plt+0x10a34>
  40bffc:	mov	w24, #0x0                   	// #0
  40c000:	ldp	x25, x26, [sp, #64]
  40c004:	mov	w0, w24
  40c008:	ldp	x19, x20, [sp, #16]
  40c00c:	ldp	x21, x22, [sp, #32]
  40c010:	ldp	x23, x24, [sp, #48]
  40c014:	ldp	x29, x30, [sp], #80
  40c018:	ret
  40c01c:	ldp	x25, x26, [sp, #64]
  40c020:	ldr	w1, [x20, #12]
  40c024:	lsl	w1, w1, #2
  40c028:	cmp	w1, #0x8
  40c02c:	mov	w2, #0x8                   	// #8
  40c030:	csel	w1, w1, w2, ge  // ge = tcont
  40c034:	cmp	w1, w0
  40c038:	b.lt	40c058 <ferror@plt+0x80c8>  // b.tstop
  40c03c:	ldr	w2, [x20, #16]
  40c040:	add	w1, w2, #0xf
  40c044:	cmp	w2, #0x0
  40c048:	csel	w1, w1, w2, lt  // lt = tstop
  40c04c:	add	w1, w2, w1, asr #4
  40c050:	cmp	w1, w0
  40c054:	b.lt	40c060 <ferror@plt+0x80d0>  // b.tstop
  40c058:	mov	x0, x20
  40c05c:	bl	40bb08 <ferror@plt+0x7b78>
  40c060:	cbz	w24, 40c004 <ferror@plt+0x8074>
  40c064:	ldr	w0, [x20, #68]
  40c068:	add	w0, w0, #0x1
  40c06c:	str	w0, [x20, #68]
  40c070:	b	40c004 <ferror@plt+0x8074>
  40c074:	mov	w24, #0x0                   	// #0
  40c078:	b	40c020 <ferror@plt+0x8090>
  40c07c:	stp	x29, x30, [sp, #-96]!
  40c080:	mov	x29, sp
  40c084:	cbz	x0, 40c0f0 <ferror@plt+0x8160>
  40c088:	stp	x19, x20, [sp, #16]
  40c08c:	stp	x21, x22, [sp, #32]
  40c090:	stp	x23, x24, [sp, #48]
  40c094:	stp	x25, x26, [sp, #64]
  40c098:	mov	x19, x0
  40c09c:	mov	x22, x1
  40c0a0:	mov	x24, x2
  40c0a4:	mov	w25, w3
  40c0a8:	ldr	x1, [x0, #48]
  40c0ac:	mov	x0, x22
  40c0b0:	blr	x1
  40c0b4:	cmp	w0, #0x2
  40c0b8:	mov	w21, #0x2                   	// #2
  40c0bc:	csel	w21, w0, w21, cs  // cs = hs, nlast
  40c0c0:	ldr	w0, [x19, #4]
  40c0c4:	udiv	w20, w21, w0
  40c0c8:	msub	w20, w20, w0, w21
  40c0cc:	ldr	x0, [x19, #32]
  40c0d0:	ldr	w0, [x0, w20, uxtw #2]
  40c0d4:	cbz	w0, 40c18c <ferror@plt+0x81fc>
  40c0d8:	stp	x27, x28, [sp, #80]
  40c0dc:	mov	w27, #0x0                   	// #0
  40c0e0:	mov	w26, #0x0                   	// #0
  40c0e4:	mov	w23, #0x0                   	// #0
  40c0e8:	mov	w28, #0x1                   	// #1
  40c0ec:	b	40c154 <ferror@plt+0x81c4>
  40c0f0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40c0f4:	add	x2, x2, #0x448
  40c0f8:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40c0fc:	add	x1, x1, #0x488
  40c100:	add	x1, x1, #0xc0
  40c104:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c108:	add	x0, x0, #0xb60
  40c10c:	bl	4149c4 <ferror@plt+0x10a34>
  40c110:	b	40c1bc <ferror@plt+0x822c>
  40c114:	cmp	x22, x0
  40c118:	b.ne	40c134 <ferror@plt+0x81a4>  // b.any
  40c11c:	ldp	x27, x28, [sp, #80]
  40c120:	b	40c18c <ferror@plt+0x81fc>
  40c124:	cmp	w23, #0x0
  40c128:	ccmp	w0, #0x1, #0x0, eq  // eq = none
  40c12c:	csel	w27, w27, w20, ne  // ne = any
  40c130:	csel	w23, w23, w28, ne  // ne = any
  40c134:	add	w26, w26, #0x1
  40c138:	add	w0, w26, w20
  40c13c:	ldr	w1, [x19, #8]
  40c140:	and	w20, w0, w1
  40c144:	and	w0, w0, w1
  40c148:	ldr	x1, [x19, #32]
  40c14c:	ldr	w0, [x1, x0, lsl #2]
  40c150:	cbz	w0, 40c180 <ferror@plt+0x81f0>
  40c154:	cmp	w0, w21
  40c158:	b.ne	40c124 <ferror@plt+0x8194>  // b.any
  40c15c:	ldr	x0, [x19, #24]
  40c160:	ldr	x0, [x0, w20, uxtw #3]
  40c164:	ldr	x2, [x19, #56]
  40c168:	cbz	x2, 40c114 <ferror@plt+0x8184>
  40c16c:	mov	x1, x22
  40c170:	blr	x2
  40c174:	cbz	w0, 40c134 <ferror@plt+0x81a4>
  40c178:	ldp	x27, x28, [sp, #80]
  40c17c:	b	40c18c <ferror@plt+0x81fc>
  40c180:	cmp	w23, #0x0
  40c184:	csel	w20, w20, w27, eq  // eq = none
  40c188:	ldp	x27, x28, [sp, #80]
  40c18c:	mov	w6, #0x0                   	// #0
  40c190:	mov	w5, w25
  40c194:	mov	x4, x24
  40c198:	mov	x3, x22
  40c19c:	mov	w2, w21
  40c1a0:	mov	w1, w20
  40c1a4:	mov	x0, x19
  40c1a8:	bl	40bcb4 <ferror@plt+0x7d24>
  40c1ac:	ldp	x19, x20, [sp, #16]
  40c1b0:	ldp	x21, x22, [sp, #32]
  40c1b4:	ldp	x23, x24, [sp, #48]
  40c1b8:	ldp	x25, x26, [sp, #64]
  40c1bc:	ldp	x29, x30, [sp], #96
  40c1c0:	ret
  40c1c4:	stp	x29, x30, [sp, #-96]!
  40c1c8:	mov	x29, sp
  40c1cc:	stp	x21, x22, [sp, #32]
  40c1d0:	cbz	x0, 40c234 <ferror@plt+0x82a4>
  40c1d4:	stp	x19, x20, [sp, #16]
  40c1d8:	stp	x23, x24, [sp, #48]
  40c1dc:	stp	x25, x26, [sp, #64]
  40c1e0:	mov	x19, x0
  40c1e4:	mov	x23, x1
  40c1e8:	mov	w26, w2
  40c1ec:	ldr	x1, [x0, #48]
  40c1f0:	mov	x0, x23
  40c1f4:	blr	x1
  40c1f8:	cmp	w0, #0x2
  40c1fc:	mov	w20, #0x2                   	// #2
  40c200:	csel	w20, w0, w20, cs  // cs = hs, nlast
  40c204:	ldr	w0, [x19, #4]
  40c208:	udiv	w21, w20, w0
  40c20c:	msub	w21, w21, w0, w20
  40c210:	ldr	x0, [x19, #32]
  40c214:	ldr	w0, [x0, w21, uxtw #2]
  40c218:	cbz	w0, 40c358 <ferror@plt+0x83c8>
  40c21c:	str	x27, [sp, #80]
  40c220:	mov	w24, #0x0                   	// #0
  40c224:	mov	w25, #0x0                   	// #0
  40c228:	mov	w22, #0x0                   	// #0
  40c22c:	mov	w27, #0x1                   	// #1
  40c230:	b	40c29c <ferror@plt+0x830c>
  40c234:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40c238:	add	x2, x2, #0x448
  40c23c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40c240:	add	x1, x1, #0x488
  40c244:	add	x1, x1, #0xe0
  40c248:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c24c:	add	x0, x0, #0xb60
  40c250:	bl	4149c4 <ferror@plt+0x10a34>
  40c254:	mov	w22, #0x0                   	// #0
  40c258:	b	40c348 <ferror@plt+0x83b8>
  40c25c:	cmp	x23, x0
  40c260:	b.ne	40c27c <ferror@plt+0x82ec>  // b.any
  40c264:	mov	w24, w21
  40c268:	b	40c2c4 <ferror@plt+0x8334>
  40c26c:	cmp	w22, #0x0
  40c270:	ccmp	w0, #0x1, #0x0, eq  // eq = none
  40c274:	csel	w24, w24, w21, ne  // ne = any
  40c278:	csel	w22, w22, w27, ne  // ne = any
  40c27c:	add	w25, w25, #0x1
  40c280:	add	w0, w25, w21
  40c284:	ldr	w1, [x19, #8]
  40c288:	and	w21, w0, w1
  40c28c:	and	w0, w0, w1
  40c290:	ldr	x1, [x19, #32]
  40c294:	ldr	w0, [x1, x0, lsl #2]
  40c298:	cbz	w0, 40c384 <ferror@plt+0x83f4>
  40c29c:	cmp	w20, w0
  40c2a0:	b.ne	40c26c <ferror@plt+0x82dc>  // b.any
  40c2a4:	ldr	x0, [x19, #24]
  40c2a8:	ldr	x0, [x0, w21, uxtw #3]
  40c2ac:	ldr	x2, [x19, #56]
  40c2b0:	cbz	x2, 40c25c <ferror@plt+0x82cc>
  40c2b4:	mov	x1, x23
  40c2b8:	blr	x2
  40c2bc:	cbz	w0, 40c27c <ferror@plt+0x82ec>
  40c2c0:	mov	w24, w21
  40c2c4:	ldr	x0, [x19, #32]
  40c2c8:	ldr	w0, [x0, w24, uxtw #2]
  40c2cc:	cmp	w0, #0x1
  40c2d0:	b.ls	40c36c <ferror@plt+0x83dc>  // b.plast
  40c2d4:	mov	w2, w26
  40c2d8:	mov	w1, w24
  40c2dc:	mov	x0, x19
  40c2e0:	bl	40b994 <ferror@plt+0x7a04>
  40c2e4:	ldr	w2, [x19]
  40c2e8:	ldr	w0, [x19, #12]
  40c2ec:	lsl	w0, w0, #2
  40c2f0:	cmp	w0, #0x8
  40c2f4:	mov	w1, #0x8                   	// #8
  40c2f8:	csel	w0, w0, w1, ge  // ge = tcont
  40c2fc:	cmp	w0, w2
  40c300:	b.lt	40c320 <ferror@plt+0x8390>  // b.tstop
  40c304:	ldr	w1, [x19, #16]
  40c308:	add	w0, w1, #0xf
  40c30c:	cmp	w1, #0x0
  40c310:	csel	w0, w0, w1, lt  // lt = tstop
  40c314:	add	w0, w1, w0, asr #4
  40c318:	cmp	w2, w0
  40c31c:	b.gt	40c328 <ferror@plt+0x8398>
  40c320:	mov	x0, x19
  40c324:	bl	40bb08 <ferror@plt+0x7b78>
  40c328:	ldr	w0, [x19, #68]
  40c32c:	add	w0, w0, #0x1
  40c330:	str	w0, [x19, #68]
  40c334:	mov	w22, #0x1                   	// #1
  40c338:	ldp	x19, x20, [sp, #16]
  40c33c:	ldp	x23, x24, [sp, #48]
  40c340:	ldp	x25, x26, [sp, #64]
  40c344:	ldr	x27, [sp, #80]
  40c348:	mov	w0, w22
  40c34c:	ldp	x21, x22, [sp, #32]
  40c350:	ldp	x29, x30, [sp], #96
  40c354:	ret
  40c358:	mov	w22, #0x0                   	// #0
  40c35c:	ldp	x19, x20, [sp, #16]
  40c360:	ldp	x23, x24, [sp, #48]
  40c364:	ldp	x25, x26, [sp, #64]
  40c368:	b	40c348 <ferror@plt+0x83b8>
  40c36c:	mov	w22, #0x0                   	// #0
  40c370:	ldp	x19, x20, [sp, #16]
  40c374:	ldp	x23, x24, [sp, #48]
  40c378:	ldp	x25, x26, [sp, #64]
  40c37c:	ldr	x27, [sp, #80]
  40c380:	b	40c348 <ferror@plt+0x83b8>
  40c384:	cbnz	w22, 40c2c4 <ferror@plt+0x8334>
  40c388:	ldp	x19, x20, [sp, #16]
  40c38c:	ldp	x23, x24, [sp, #48]
  40c390:	ldp	x25, x26, [sp, #64]
  40c394:	ldr	x27, [sp, #80]
  40c398:	b	40c348 <ferror@plt+0x83b8>
  40c39c:	stp	x29, x30, [sp, #-64]!
  40c3a0:	mov	x29, sp
  40c3a4:	stp	x19, x20, [sp, #16]
  40c3a8:	stp	x21, x22, [sp, #32]
  40c3ac:	str	x23, [sp, #48]
  40c3b0:	mov	x20, x0
  40c3b4:	mov	x23, x1
  40c3b8:	mov	x22, x2
  40c3bc:	mov	x21, x3
  40c3c0:	mov	x0, #0x58                  	// #88
  40c3c4:	bl	41e67c <ferror@plt+0x1a6ec>
  40c3c8:	mov	x19, x0
  40c3cc:	mov	w0, #0x8                   	// #8
  40c3d0:	str	w0, [x19]
  40c3d4:	mov	w0, #0x7                   	// #7
  40c3d8:	str	w0, [x19, #4]
  40c3dc:	str	w0, [x19, #8]
  40c3e0:	str	wzr, [x19, #12]
  40c3e4:	str	wzr, [x19, #16]
  40c3e8:	adrp	x0, 40b000 <ferror@plt+0x7070>
  40c3ec:	add	x0, x0, #0xa0c
  40c3f0:	cmp	x20, #0x0
  40c3f4:	csel	x20, x0, x20, eq  // eq = none
  40c3f8:	str	x20, [x19, #48]
  40c3fc:	str	x23, [x19, #56]
  40c400:	mov	w0, #0x1                   	// #1
  40c404:	str	w0, [x19, #64]
  40c408:	str	wzr, [x19, #68]
  40c40c:	str	x22, [x19, #72]
  40c410:	str	x21, [x19, #80]
  40c414:	mov	x0, #0x40                  	// #64
  40c418:	bl	4133b0 <ferror@plt+0xf420>
  40c41c:	str	x0, [x19, #24]
  40c420:	str	x0, [x19, #40]
  40c424:	mov	x1, #0x4                   	// #4
  40c428:	ldrsw	x0, [x19]
  40c42c:	bl	41360c <ferror@plt+0xf67c>
  40c430:	str	x0, [x19, #32]
  40c434:	mov	x0, x19
  40c438:	ldp	x19, x20, [sp, #16]
  40c43c:	ldp	x21, x22, [sp, #32]
  40c440:	ldr	x23, [sp, #48]
  40c444:	ldp	x29, x30, [sp], #64
  40c448:	ret
  40c44c:	stp	x29, x30, [sp, #-16]!
  40c450:	mov	x29, sp
  40c454:	mov	x3, #0x0                   	// #0
  40c458:	mov	x2, #0x0                   	// #0
  40c45c:	bl	40c39c <ferror@plt+0x840c>
  40c460:	ldp	x29, x30, [sp], #16
  40c464:	ret
  40c468:	stp	x29, x30, [sp, #-16]!
  40c46c:	mov	x29, sp
  40c470:	cbz	x0, 40c494 <ferror@plt+0x8504>
  40c474:	cbz	x1, 40c4b8 <ferror@plt+0x8528>
  40c478:	str	x1, [x0]
  40c47c:	mov	w2, #0xffffffff            	// #-1
  40c480:	str	w2, [x0, #24]
  40c484:	ldr	w1, [x1, #68]
  40c488:	str	w1, [x0, #32]
  40c48c:	ldp	x29, x30, [sp], #16
  40c490:	ret
  40c494:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40c498:	add	x2, x2, #0x460
  40c49c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40c4a0:	add	x1, x1, #0x488
  40c4a4:	add	x1, x1, #0x100
  40c4a8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c4ac:	add	x0, x0, #0xb60
  40c4b0:	bl	4149c4 <ferror@plt+0x10a34>
  40c4b4:	b	40c48c <ferror@plt+0x84fc>
  40c4b8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40c4bc:	add	x2, x2, #0x448
  40c4c0:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40c4c4:	add	x1, x1, #0x488
  40c4c8:	add	x1, x1, #0x100
  40c4cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c4d0:	add	x0, x0, #0xb60
  40c4d4:	bl	4149c4 <ferror@plt+0x10a34>
  40c4d8:	b	40c48c <ferror@plt+0x84fc>
  40c4dc:	stp	x29, x30, [sp, #-16]!
  40c4e0:	mov	x29, sp
  40c4e4:	cbz	x0, 40c53c <ferror@plt+0x85ac>
  40c4e8:	ldr	x7, [x0]
  40c4ec:	ldr	w4, [x0, #32]
  40c4f0:	ldr	w3, [x7, #68]
  40c4f4:	cmp	w4, w3
  40c4f8:	b.ne	40c564 <ferror@plt+0x85d4>  // b.any
  40c4fc:	ldr	w3, [x0, #24]
  40c500:	ldr	w8, [x7]
  40c504:	sxtw	x4, w3
  40c508:	add	x4, x4, #0x1
  40c50c:	cmp	w3, w8
  40c510:	b.lt	40c590 <ferror@plt+0x8600>  // b.tstop
  40c514:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40c518:	add	x2, x2, #0x400
  40c51c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40c520:	add	x1, x1, #0x488
  40c524:	add	x1, x1, #0x118
  40c528:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c52c:	add	x0, x0, #0xb60
  40c530:	bl	4149c4 <ferror@plt+0x10a34>
  40c534:	mov	w0, #0x0                   	// #0
  40c538:	b	40c5e8 <ferror@plt+0x8658>
  40c53c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40c540:	add	x2, x2, #0x460
  40c544:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40c548:	add	x1, x1, #0x488
  40c54c:	add	x1, x1, #0x118
  40c550:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c554:	add	x0, x0, #0xb60
  40c558:	bl	4149c4 <ferror@plt+0x10a34>
  40c55c:	mov	w0, #0x0                   	// #0
  40c560:	b	40c5e8 <ferror@plt+0x8658>
  40c564:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40c568:	add	x2, x2, #0x3c0
  40c56c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40c570:	add	x1, x1, #0x488
  40c574:	add	x1, x1, #0x118
  40c578:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c57c:	add	x0, x0, #0xb60
  40c580:	bl	4149c4 <ferror@plt+0x10a34>
  40c584:	mov	w0, #0x0                   	// #0
  40c588:	b	40c5e8 <ferror@plt+0x8658>
  40c58c:	mov	x4, x6
  40c590:	add	w3, w3, #0x1
  40c594:	cmp	w8, w3
  40c598:	b.eq	40c5e0 <ferror@plt+0x8650>  // b.none
  40c59c:	add	x6, x4, #0x1
  40c5a0:	ldr	x5, [x7, #32]
  40c5a4:	ldr	w5, [x5, x4, lsl #2]
  40c5a8:	cmp	w5, #0x1
  40c5ac:	b.ls	40c58c <ferror@plt+0x85fc>  // b.plast
  40c5b0:	cbz	x1, 40c5c0 <ferror@plt+0x8630>
  40c5b4:	ldr	x5, [x7, #24]
  40c5b8:	ldr	x5, [x5, x4, lsl #3]
  40c5bc:	str	x5, [x1]
  40c5c0:	cbz	x2, 40c5d4 <ferror@plt+0x8644>
  40c5c4:	ldr	x1, [x0]
  40c5c8:	ldr	x1, [x1, #40]
  40c5cc:	ldr	x1, [x1, x4, lsl #3]
  40c5d0:	str	x1, [x2]
  40c5d4:	str	w3, [x0, #24]
  40c5d8:	mov	w0, #0x1                   	// #1
  40c5dc:	b	40c5e8 <ferror@plt+0x8658>
  40c5e0:	str	w8, [x0, #24]
  40c5e4:	mov	w0, #0x0                   	// #0
  40c5e8:	ldp	x29, x30, [sp], #16
  40c5ec:	ret
  40c5f0:	stp	x29, x30, [sp, #-32]!
  40c5f4:	mov	x29, sp
  40c5f8:	str	x19, [sp, #16]
  40c5fc:	mov	x19, x0
  40c600:	cbz	x0, 40c614 <ferror@plt+0x8684>
  40c604:	ldr	x0, [x0]
  40c608:	ldr	x19, [sp, #16]
  40c60c:	ldp	x29, x30, [sp], #32
  40c610:	ret
  40c614:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40c618:	add	x2, x2, #0x460
  40c61c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40c620:	add	x1, x1, #0x488
  40c624:	add	x1, x1, #0x130
  40c628:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c62c:	add	x0, x0, #0xb60
  40c630:	bl	4149c4 <ferror@plt+0x10a34>
  40c634:	mov	x0, x19
  40c638:	b	40c608 <ferror@plt+0x8678>
  40c63c:	stp	x29, x30, [sp, #-16]!
  40c640:	mov	x29, sp
  40c644:	mov	w1, #0x1                   	// #1
  40c648:	bl	40ba10 <ferror@plt+0x7a80>
  40c64c:	ldp	x29, x30, [sp], #16
  40c650:	ret
  40c654:	stp	x29, x30, [sp, #-32]!
  40c658:	mov	x29, sp
  40c65c:	cbz	x0, 40c6dc <ferror@plt+0x874c>
  40c660:	str	x19, [sp, #16]
  40c664:	mov	x19, x0
  40c668:	mov	x4, x1
  40c66c:	ldr	x0, [x0]
  40c670:	ldr	w2, [x19, #32]
  40c674:	ldr	w1, [x0, #68]
  40c678:	cmp	w2, w1
  40c67c:	b.ne	40c700 <ferror@plt+0x8770>  // b.any
  40c680:	ldr	w1, [x19, #24]
  40c684:	tbnz	w1, #31, 40c728 <ferror@plt+0x8798>
  40c688:	ldr	w2, [x0]
  40c68c:	cmp	w1, w2
  40c690:	b.ge	40c750 <ferror@plt+0x87c0>  // b.tcont
  40c694:	sxtw	x2, w1
  40c698:	ldr	x3, [x0, #24]
  40c69c:	ldr	x7, [x0, #32]
  40c6a0:	mov	w6, #0x1                   	// #1
  40c6a4:	mov	w5, w6
  40c6a8:	ldr	x3, [x3, x2, lsl #3]
  40c6ac:	ldr	w2, [x7, x2, lsl #2]
  40c6b0:	bl	40bcb4 <ferror@plt+0x7d24>
  40c6b4:	ldr	w0, [x19, #32]
  40c6b8:	add	w0, w0, #0x1
  40c6bc:	str	w0, [x19, #32]
  40c6c0:	ldr	x1, [x19]
  40c6c4:	ldr	w0, [x1, #68]
  40c6c8:	add	w0, w0, #0x1
  40c6cc:	str	w0, [x1, #68]
  40c6d0:	ldr	x19, [sp, #16]
  40c6d4:	ldp	x29, x30, [sp], #32
  40c6d8:	ret
  40c6dc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40c6e0:	add	x2, x2, #0x3b0
  40c6e4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40c6e8:	add	x1, x1, #0x488
  40c6ec:	add	x1, x1, #0x158
  40c6f0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c6f4:	add	x0, x0, #0xb60
  40c6f8:	bl	4149c4 <ferror@plt+0x10a34>
  40c6fc:	b	40c6d4 <ferror@plt+0x8744>
  40c700:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40c704:	add	x2, x2, #0x3c0
  40c708:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40c70c:	add	x1, x1, #0x488
  40c710:	add	x1, x1, #0x158
  40c714:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c718:	add	x0, x0, #0xb60
  40c71c:	bl	4149c4 <ferror@plt+0x10a34>
  40c720:	ldr	x19, [sp, #16]
  40c724:	b	40c6d4 <ferror@plt+0x8744>
  40c728:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40c72c:	add	x2, x2, #0x3e8
  40c730:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40c734:	add	x1, x1, #0x488
  40c738:	add	x1, x1, #0x158
  40c73c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c740:	add	x0, x0, #0xb60
  40c744:	bl	4149c4 <ferror@plt+0x10a34>
  40c748:	ldr	x19, [sp, #16]
  40c74c:	b	40c6d4 <ferror@plt+0x8744>
  40c750:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40c754:	add	x2, x2, #0x400
  40c758:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40c75c:	add	x1, x1, #0x488
  40c760:	add	x1, x1, #0x158
  40c764:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c768:	add	x0, x0, #0xb60
  40c76c:	bl	4149c4 <ferror@plt+0x10a34>
  40c770:	ldr	x19, [sp, #16]
  40c774:	b	40c6d4 <ferror@plt+0x8744>
  40c778:	stp	x29, x30, [sp, #-16]!
  40c77c:	mov	x29, sp
  40c780:	mov	w1, #0x0                   	// #0
  40c784:	bl	40ba10 <ferror@plt+0x7a80>
  40c788:	ldp	x29, x30, [sp], #16
  40c78c:	ret
  40c790:	stp	x29, x30, [sp, #-32]!
  40c794:	mov	x29, sp
  40c798:	str	x19, [sp, #16]
  40c79c:	mov	x19, x0
  40c7a0:	cbz	x0, 40c7cc <ferror@plt+0x883c>
  40c7a4:	add	x0, x0, #0x40
  40c7a8:	ldxr	w1, [x0]
  40c7ac:	add	w1, w1, #0x1
  40c7b0:	stlxr	w2, w1, [x0]
  40c7b4:	cbnz	w2, 40c7a8 <ferror@plt+0x8818>
  40c7b8:	dmb	ish
  40c7bc:	mov	x0, x19
  40c7c0:	ldr	x19, [sp, #16]
  40c7c4:	ldp	x29, x30, [sp], #32
  40c7c8:	ret
  40c7cc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40c7d0:	add	x2, x2, #0x448
  40c7d4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40c7d8:	add	x1, x1, #0x488
  40c7dc:	add	x1, x1, #0x178
  40c7e0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c7e4:	add	x0, x0, #0xb60
  40c7e8:	bl	4149c4 <ferror@plt+0x10a34>
  40c7ec:	b	40c7bc <ferror@plt+0x882c>
  40c7f0:	stp	x29, x30, [sp, #-32]!
  40c7f4:	mov	x29, sp
  40c7f8:	cbz	x0, 40c830 <ferror@plt+0x88a0>
  40c7fc:	str	x19, [sp, #16]
  40c800:	mov	x19, x0
  40c804:	add	x0, x0, #0x40
  40c808:	ldxr	w1, [x0]
  40c80c:	sub	w2, w1, #0x1
  40c810:	stlxr	w3, w2, [x0]
  40c814:	cbnz	w3, 40c808 <ferror@plt+0x8878>
  40c818:	dmb	ish
  40c81c:	cmp	w1, #0x1
  40c820:	b.eq	40c854 <ferror@plt+0x88c4>  // b.none
  40c824:	ldr	x19, [sp, #16]
  40c828:	ldp	x29, x30, [sp], #32
  40c82c:	ret
  40c830:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40c834:	add	x2, x2, #0x448
  40c838:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40c83c:	add	x1, x1, #0x488
  40c840:	add	x1, x1, #0x190
  40c844:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c848:	add	x0, x0, #0xb60
  40c84c:	bl	4149c4 <ferror@plt+0x10a34>
  40c850:	b	40c828 <ferror@plt+0x8898>
  40c854:	mov	x0, x19
  40c858:	bl	40be30 <ferror@plt+0x7ea0>
  40c85c:	ldr	x0, [x19, #40]
  40c860:	ldr	x1, [x19, #24]
  40c864:	cmp	x1, x0
  40c868:	b.eq	40c870 <ferror@plt+0x88e0>  // b.none
  40c86c:	bl	413498 <ferror@plt+0xf508>
  40c870:	ldr	x0, [x19, #24]
  40c874:	bl	413498 <ferror@plt+0xf508>
  40c878:	ldr	x0, [x19, #32]
  40c87c:	bl	413498 <ferror@plt+0xf508>
  40c880:	mov	x1, x19
  40c884:	mov	x0, #0x58                  	// #88
  40c888:	bl	41ed68 <ferror@plt+0x1add8>
  40c88c:	ldr	x19, [sp, #16]
  40c890:	b	40c828 <ferror@plt+0x8898>
  40c894:	stp	x29, x30, [sp, #-80]!
  40c898:	mov	x29, sp
  40c89c:	stp	x19, x20, [sp, #16]
  40c8a0:	mov	x19, x0
  40c8a4:	cbz	x0, 40c8fc <ferror@plt+0x896c>
  40c8a8:	stp	x21, x22, [sp, #32]
  40c8ac:	mov	x22, x1
  40c8b0:	ldr	x1, [x0, #48]
  40c8b4:	mov	x0, x22
  40c8b8:	blr	x1
  40c8bc:	cmp	w0, #0x2
  40c8c0:	mov	w20, #0x2                   	// #2
  40c8c4:	csel	w20, w0, w20, cs  // cs = hs, nlast
  40c8c8:	ldr	w0, [x19, #4]
  40c8cc:	udiv	w21, w20, w0
  40c8d0:	msub	w21, w21, w0, w20
  40c8d4:	ldr	x0, [x19, #32]
  40c8d8:	ldr	w0, [x0, w21, uxtw #2]
  40c8dc:	cbz	w0, 40c990 <ferror@plt+0x8a00>
  40c8e0:	stp	x23, x24, [sp, #48]
  40c8e4:	stp	x25, x26, [sp, #64]
  40c8e8:	mov	w23, #0x0                   	// #0
  40c8ec:	mov	w25, #0x0                   	// #0
  40c8f0:	mov	w24, #0x0                   	// #0
  40c8f4:	mov	w26, #0x1                   	// #1
  40c8f8:	b	40c964 <ferror@plt+0x89d4>
  40c8fc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40c900:	add	x2, x2, #0x448
  40c904:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40c908:	add	x1, x1, #0x488
  40c90c:	add	x1, x1, #0x1a8
  40c910:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c914:	add	x0, x0, #0xb60
  40c918:	bl	4149c4 <ferror@plt+0x10a34>
  40c91c:	mov	x0, x19
  40c920:	b	40c9dc <ferror@plt+0x8a4c>
  40c924:	cmp	x22, x0
  40c928:	b.ne	40c944 <ferror@plt+0x89b4>  // b.any
  40c92c:	mov	w23, w21
  40c930:	b	40c9b4 <ferror@plt+0x8a24>
  40c934:	cmp	w24, #0x0
  40c938:	ccmp	w0, #0x1, #0x0, eq  // eq = none
  40c93c:	csel	w23, w23, w21, ne  // ne = any
  40c940:	csel	w24, w24, w26, ne  // ne = any
  40c944:	add	w25, w25, #0x1
  40c948:	add	w0, w21, w25
  40c94c:	ldr	w1, [x19, #8]
  40c950:	and	w21, w0, w1
  40c954:	and	w0, w0, w1
  40c958:	ldr	x1, [x19, #32]
  40c95c:	ldr	w0, [x1, x0, lsl #2]
  40c960:	cbz	w0, 40c9b0 <ferror@plt+0x8a20>
  40c964:	cmp	w20, w0
  40c968:	b.ne	40c934 <ferror@plt+0x89a4>  // b.any
  40c96c:	ldr	x0, [x19, #24]
  40c970:	ldr	x0, [x0, w21, uxtw #3]
  40c974:	ldr	x2, [x19, #56]
  40c978:	cbz	x2, 40c924 <ferror@plt+0x8994>
  40c97c:	mov	x1, x22
  40c980:	blr	x2
  40c984:	cbz	w0, 40c944 <ferror@plt+0x89b4>
  40c988:	mov	w23, w21
  40c98c:	b	40c9b4 <ferror@plt+0x8a24>
  40c990:	mov	x0, #0x0                   	// #0
  40c994:	ldp	x21, x22, [sp, #32]
  40c998:	b	40c9dc <ferror@plt+0x8a4c>
  40c99c:	mov	x0, #0x0                   	// #0
  40c9a0:	ldp	x21, x22, [sp, #32]
  40c9a4:	ldp	x23, x24, [sp, #48]
  40c9a8:	ldp	x25, x26, [sp, #64]
  40c9ac:	b	40c9dc <ferror@plt+0x8a4c>
  40c9b0:	cbz	w24, 40c9e8 <ferror@plt+0x8a58>
  40c9b4:	mov	w23, w23
  40c9b8:	ldr	x0, [x19, #32]
  40c9bc:	ldr	w0, [x0, x23, lsl #2]
  40c9c0:	cmp	w0, #0x1
  40c9c4:	b.ls	40c99c <ferror@plt+0x8a0c>  // b.plast
  40c9c8:	ldr	x0, [x19, #40]
  40c9cc:	ldr	x0, [x0, x23, lsl #3]
  40c9d0:	ldp	x21, x22, [sp, #32]
  40c9d4:	ldp	x23, x24, [sp, #48]
  40c9d8:	ldp	x25, x26, [sp, #64]
  40c9dc:	ldp	x19, x20, [sp, #16]
  40c9e0:	ldp	x29, x30, [sp], #80
  40c9e4:	ret
  40c9e8:	mov	x0, #0x0                   	// #0
  40c9ec:	ldp	x21, x22, [sp, #32]
  40c9f0:	ldp	x23, x24, [sp, #48]
  40c9f4:	ldp	x25, x26, [sp, #64]
  40c9f8:	b	40c9dc <ferror@plt+0x8a4c>
  40c9fc:	stp	x29, x30, [sp, #-96]!
  40ca00:	mov	x29, sp
  40ca04:	stp	x21, x22, [sp, #32]
  40ca08:	cbz	x0, 40ca70 <ferror@plt+0x8ae0>
  40ca0c:	stp	x19, x20, [sp, #16]
  40ca10:	stp	x23, x24, [sp, #48]
  40ca14:	stp	x25, x26, [sp, #64]
  40ca18:	mov	x19, x0
  40ca1c:	mov	x24, x1
  40ca20:	mov	x25, x2
  40ca24:	mov	x26, x3
  40ca28:	ldr	x1, [x0, #48]
  40ca2c:	mov	x0, x24
  40ca30:	blr	x1
  40ca34:	cmp	w0, #0x2
  40ca38:	mov	w20, #0x2                   	// #2
  40ca3c:	csel	w20, w0, w20, cs  // cs = hs, nlast
  40ca40:	ldr	w0, [x19, #4]
  40ca44:	udiv	w21, w20, w0
  40ca48:	msub	w21, w21, w0, w20
  40ca4c:	ldr	x0, [x19, #32]
  40ca50:	ldr	w0, [x0, w21, uxtw #2]
  40ca54:	cbz	w0, 40cb04 <ferror@plt+0x8b74>
  40ca58:	stp	x27, x28, [sp, #80]
  40ca5c:	mov	w23, #0x0                   	// #0
  40ca60:	mov	w27, #0x0                   	// #0
  40ca64:	mov	w22, #0x0                   	// #0
  40ca68:	mov	w28, #0x1                   	// #1
  40ca6c:	b	40cad8 <ferror@plt+0x8b48>
  40ca70:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40ca74:	add	x2, x2, #0x448
  40ca78:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40ca7c:	add	x1, x1, #0x488
  40ca80:	add	x1, x1, #0x1c0
  40ca84:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40ca88:	add	x0, x0, #0xb60
  40ca8c:	bl	4149c4 <ferror@plt+0x10a34>
  40ca90:	mov	w22, #0x0                   	// #0
  40ca94:	b	40cb7c <ferror@plt+0x8bec>
  40ca98:	cmp	x24, x0
  40ca9c:	b.ne	40cab8 <ferror@plt+0x8b28>  // b.any
  40caa0:	mov	w23, w21
  40caa4:	b	40cb34 <ferror@plt+0x8ba4>
  40caa8:	cmp	w22, #0x0
  40caac:	ccmp	w0, #0x1, #0x0, eq  // eq = none
  40cab0:	csel	w23, w23, w21, ne  // ne = any
  40cab4:	csel	w22, w22, w28, ne  // ne = any
  40cab8:	add	w27, w27, #0x1
  40cabc:	add	w0, w21, w27
  40cac0:	ldr	w1, [x19, #8]
  40cac4:	and	w21, w0, w1
  40cac8:	and	w0, w0, w1
  40cacc:	ldr	x1, [x19, #32]
  40cad0:	ldr	w0, [x1, x0, lsl #2]
  40cad4:	cbz	w0, 40cb30 <ferror@plt+0x8ba0>
  40cad8:	cmp	w20, w0
  40cadc:	b.ne	40caa8 <ferror@plt+0x8b18>  // b.any
  40cae0:	ldr	x0, [x19, #24]
  40cae4:	ldr	x0, [x0, w21, uxtw #3]
  40cae8:	ldr	x2, [x19, #56]
  40caec:	cbz	x2, 40ca98 <ferror@plt+0x8b08>
  40caf0:	mov	x1, x24
  40caf4:	blr	x2
  40caf8:	cbz	w0, 40cab8 <ferror@plt+0x8b28>
  40cafc:	mov	w23, w21
  40cb00:	b	40cb34 <ferror@plt+0x8ba4>
  40cb04:	mov	w22, #0x0                   	// #0
  40cb08:	ldp	x19, x20, [sp, #16]
  40cb0c:	ldp	x23, x24, [sp, #48]
  40cb10:	ldp	x25, x26, [sp, #64]
  40cb14:	b	40cb7c <ferror@plt+0x8bec>
  40cb18:	mov	w22, #0x0                   	// #0
  40cb1c:	ldp	x19, x20, [sp, #16]
  40cb20:	ldp	x23, x24, [sp, #48]
  40cb24:	ldp	x25, x26, [sp, #64]
  40cb28:	ldp	x27, x28, [sp, #80]
  40cb2c:	b	40cb7c <ferror@plt+0x8bec>
  40cb30:	cbz	w22, 40cb8c <ferror@plt+0x8bfc>
  40cb34:	mov	w23, w23
  40cb38:	ldr	x0, [x19, #32]
  40cb3c:	ldr	w0, [x0, x23, lsl #2]
  40cb40:	cmp	w0, #0x1
  40cb44:	b.ls	40cb18 <ferror@plt+0x8b88>  // b.plast
  40cb48:	cbz	x25, 40cb58 <ferror@plt+0x8bc8>
  40cb4c:	ldr	x0, [x19, #24]
  40cb50:	ldr	x0, [x0, x23, lsl #3]
  40cb54:	str	x0, [x25]
  40cb58:	mov	w22, #0x1                   	// #1
  40cb5c:	cbz	x26, 40cba0 <ferror@plt+0x8c10>
  40cb60:	ldr	x0, [x19, #40]
  40cb64:	ldr	x0, [x0, x23, lsl #3]
  40cb68:	str	x0, [x26]
  40cb6c:	ldp	x19, x20, [sp, #16]
  40cb70:	ldp	x23, x24, [sp, #48]
  40cb74:	ldp	x25, x26, [sp, #64]
  40cb78:	ldp	x27, x28, [sp, #80]
  40cb7c:	mov	w0, w22
  40cb80:	ldp	x21, x22, [sp, #32]
  40cb84:	ldp	x29, x30, [sp], #96
  40cb88:	ret
  40cb8c:	ldp	x19, x20, [sp, #16]
  40cb90:	ldp	x23, x24, [sp, #48]
  40cb94:	ldp	x25, x26, [sp, #64]
  40cb98:	ldp	x27, x28, [sp, #80]
  40cb9c:	b	40cb7c <ferror@plt+0x8bec>
  40cba0:	ldp	x19, x20, [sp, #16]
  40cba4:	ldp	x23, x24, [sp, #48]
  40cba8:	ldp	x25, x26, [sp, #64]
  40cbac:	ldp	x27, x28, [sp, #80]
  40cbb0:	b	40cb7c <ferror@plt+0x8bec>
  40cbb4:	stp	x29, x30, [sp, #-16]!
  40cbb8:	mov	x29, sp
  40cbbc:	mov	w3, #0x0                   	// #0
  40cbc0:	bl	40c07c <ferror@plt+0x80ec>
  40cbc4:	ldp	x29, x30, [sp], #16
  40cbc8:	ret
  40cbcc:	stp	x29, x30, [sp, #-16]!
  40cbd0:	mov	x29, sp
  40cbd4:	mov	w3, #0x1                   	// #1
  40cbd8:	bl	40c07c <ferror@plt+0x80ec>
  40cbdc:	ldp	x29, x30, [sp], #16
  40cbe0:	ret
  40cbe4:	stp	x29, x30, [sp, #-16]!
  40cbe8:	mov	x29, sp
  40cbec:	mov	x2, x1
  40cbf0:	mov	w3, #0x1                   	// #1
  40cbf4:	bl	40c07c <ferror@plt+0x80ec>
  40cbf8:	ldp	x29, x30, [sp], #16
  40cbfc:	ret
  40cc00:	stp	x29, x30, [sp, #-80]!
  40cc04:	mov	x29, sp
  40cc08:	cbz	x0, 40cc68 <ferror@plt+0x8cd8>
  40cc0c:	stp	x19, x20, [sp, #16]
  40cc10:	stp	x21, x22, [sp, #32]
  40cc14:	mov	x19, x0
  40cc18:	mov	x22, x1
  40cc1c:	ldr	x1, [x0, #48]
  40cc20:	mov	x0, x22
  40cc24:	blr	x1
  40cc28:	cmp	w0, #0x2
  40cc2c:	mov	w21, #0x2                   	// #2
  40cc30:	csel	w21, w0, w21, cs  // cs = hs, nlast
  40cc34:	ldr	w0, [x19, #4]
  40cc38:	udiv	w20, w21, w0
  40cc3c:	msub	w20, w20, w0, w21
  40cc40:	ldr	x0, [x19, #32]
  40cc44:	ldr	w0, [x0, w20, uxtw #2]
  40cc48:	cbz	w0, 40cd14 <ferror@plt+0x8d84>
  40cc4c:	stp	x23, x24, [sp, #48]
  40cc50:	stp	x25, x26, [sp, #64]
  40cc54:	mov	w25, #0x0                   	// #0
  40cc58:	mov	w24, #0x0                   	// #0
  40cc5c:	mov	w23, #0x0                   	// #0
  40cc60:	mov	w26, #0x1                   	// #1
  40cc64:	b	40ccd4 <ferror@plt+0x8d44>
  40cc68:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40cc6c:	add	x2, x2, #0x448
  40cc70:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40cc74:	add	x1, x1, #0x488
  40cc78:	add	x1, x1, #0x1e0
  40cc7c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40cc80:	add	x0, x0, #0xb60
  40cc84:	bl	4149c4 <ferror@plt+0x10a34>
  40cc88:	mov	w0, #0x0                   	// #0
  40cc8c:	b	40cd2c <ferror@plt+0x8d9c>
  40cc90:	cmp	x22, x0
  40cc94:	b.ne	40ccb4 <ferror@plt+0x8d24>  // b.any
  40cc98:	ldp	x23, x24, [sp, #48]
  40cc9c:	ldp	x25, x26, [sp, #64]
  40cca0:	b	40cd14 <ferror@plt+0x8d84>
  40cca4:	cmp	w23, #0x0
  40cca8:	ccmp	w0, #0x1, #0x0, eq  // eq = none
  40ccac:	csel	w25, w25, w20, ne  // ne = any
  40ccb0:	csel	w23, w23, w26, ne  // ne = any
  40ccb4:	add	w24, w24, #0x1
  40ccb8:	add	w0, w20, w24
  40ccbc:	ldr	w1, [x19, #8]
  40ccc0:	and	w20, w0, w1
  40ccc4:	and	w0, w0, w1
  40ccc8:	ldr	x1, [x19, #32]
  40cccc:	ldr	w0, [x1, x0, lsl #2]
  40ccd0:	cbz	w0, 40cd04 <ferror@plt+0x8d74>
  40ccd4:	cmp	w21, w0
  40ccd8:	b.ne	40cca4 <ferror@plt+0x8d14>  // b.any
  40ccdc:	ldr	x0, [x19, #24]
  40cce0:	ldr	x0, [x0, w20, uxtw #3]
  40cce4:	ldr	x2, [x19, #56]
  40cce8:	cbz	x2, 40cc90 <ferror@plt+0x8d00>
  40ccec:	mov	x1, x22
  40ccf0:	blr	x2
  40ccf4:	cbz	w0, 40ccb4 <ferror@plt+0x8d24>
  40ccf8:	ldp	x23, x24, [sp, #48]
  40ccfc:	ldp	x25, x26, [sp, #64]
  40cd00:	b	40cd14 <ferror@plt+0x8d84>
  40cd04:	cmp	w23, #0x0
  40cd08:	csel	w20, w20, w25, eq  // eq = none
  40cd0c:	ldp	x23, x24, [sp, #48]
  40cd10:	ldp	x25, x26, [sp, #64]
  40cd14:	ldr	x0, [x19, #32]
  40cd18:	ldr	w0, [x0, w20, uxtw #2]
  40cd1c:	cmp	w0, #0x1
  40cd20:	cset	w0, hi  // hi = pmore
  40cd24:	ldp	x19, x20, [sp, #16]
  40cd28:	ldp	x21, x22, [sp, #32]
  40cd2c:	ldp	x29, x30, [sp], #80
  40cd30:	ret
  40cd34:	stp	x29, x30, [sp, #-16]!
  40cd38:	mov	x29, sp
  40cd3c:	mov	w2, #0x1                   	// #1
  40cd40:	bl	40c1c4 <ferror@plt+0x8234>
  40cd44:	ldp	x29, x30, [sp], #16
  40cd48:	ret
  40cd4c:	stp	x29, x30, [sp, #-16]!
  40cd50:	mov	x29, sp
  40cd54:	mov	w2, #0x0                   	// #0
  40cd58:	bl	40c1c4 <ferror@plt+0x8234>
  40cd5c:	ldp	x29, x30, [sp], #16
  40cd60:	ret
  40cd64:	stp	x29, x30, [sp, #-32]!
  40cd68:	mov	x29, sp
  40cd6c:	cbz	x0, 40cde8 <ferror@plt+0x8e58>
  40cd70:	str	x19, [sp, #16]
  40cd74:	mov	x19, x0
  40cd78:	ldr	w0, [x0, #12]
  40cd7c:	cbz	w0, 40cd8c <ferror@plt+0x8dfc>
  40cd80:	ldr	w0, [x19, #68]
  40cd84:	add	w0, w0, #0x1
  40cd88:	str	w0, [x19, #68]
  40cd8c:	mov	w1, #0x1                   	// #1
  40cd90:	mov	x0, x19
  40cd94:	bl	40be30 <ferror@plt+0x7ea0>
  40cd98:	ldr	w2, [x19]
  40cd9c:	ldr	w0, [x19, #12]
  40cda0:	lsl	w0, w0, #2
  40cda4:	cmp	w0, #0x8
  40cda8:	mov	w1, #0x8                   	// #8
  40cdac:	csel	w0, w0, w1, ge  // ge = tcont
  40cdb0:	cmp	w0, w2
  40cdb4:	b.lt	40cdd4 <ferror@plt+0x8e44>  // b.tstop
  40cdb8:	ldr	w1, [x19, #16]
  40cdbc:	add	w0, w1, #0xf
  40cdc0:	cmp	w1, #0x0
  40cdc4:	csel	w0, w0, w1, lt  // lt = tstop
  40cdc8:	add	w0, w1, w0, asr #4
  40cdcc:	cmp	w2, w0
  40cdd0:	b.gt	40ce0c <ferror@plt+0x8e7c>
  40cdd4:	mov	x0, x19
  40cdd8:	bl	40bb08 <ferror@plt+0x7b78>
  40cddc:	ldr	x19, [sp, #16]
  40cde0:	ldp	x29, x30, [sp], #32
  40cde4:	ret
  40cde8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40cdec:	add	x2, x2, #0x448
  40cdf0:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40cdf4:	add	x1, x1, #0x488
  40cdf8:	add	x1, x1, #0x1f8
  40cdfc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40ce00:	add	x0, x0, #0xb60
  40ce04:	bl	4149c4 <ferror@plt+0x10a34>
  40ce08:	b	40cde0 <ferror@plt+0x8e50>
  40ce0c:	ldr	x19, [sp, #16]
  40ce10:	b	40cde0 <ferror@plt+0x8e50>
  40ce14:	stp	x29, x30, [sp, #-32]!
  40ce18:	mov	x29, sp
  40ce1c:	cbz	x0, 40ce40 <ferror@plt+0x8eb0>
  40ce20:	str	x19, [sp, #16]
  40ce24:	mov	x19, x0
  40ce28:	bl	40cd64 <ferror@plt+0x8dd4>
  40ce2c:	mov	x0, x19
  40ce30:	bl	40c7f0 <ferror@plt+0x8860>
  40ce34:	ldr	x19, [sp, #16]
  40ce38:	ldp	x29, x30, [sp], #32
  40ce3c:	ret
  40ce40:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40ce44:	add	x2, x2, #0x448
  40ce48:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40ce4c:	add	x1, x1, #0x488
  40ce50:	add	x1, x1, #0x210
  40ce54:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40ce58:	add	x0, x0, #0xb60
  40ce5c:	bl	4149c4 <ferror@plt+0x10a34>
  40ce60:	b	40ce38 <ferror@plt+0x8ea8>
  40ce64:	stp	x29, x30, [sp, #-32]!
  40ce68:	mov	x29, sp
  40ce6c:	cbz	x0, 40cee8 <ferror@plt+0x8f58>
  40ce70:	str	x19, [sp, #16]
  40ce74:	mov	x19, x0
  40ce78:	ldr	w0, [x0, #12]
  40ce7c:	cbz	w0, 40ce8c <ferror@plt+0x8efc>
  40ce80:	ldr	w0, [x19, #68]
  40ce84:	add	w0, w0, #0x1
  40ce88:	str	w0, [x19, #68]
  40ce8c:	mov	w1, #0x0                   	// #0
  40ce90:	mov	x0, x19
  40ce94:	bl	40be30 <ferror@plt+0x7ea0>
  40ce98:	ldr	w2, [x19]
  40ce9c:	ldr	w0, [x19, #12]
  40cea0:	lsl	w0, w0, #2
  40cea4:	cmp	w0, #0x8
  40cea8:	mov	w1, #0x8                   	// #8
  40ceac:	csel	w0, w0, w1, ge  // ge = tcont
  40ceb0:	cmp	w0, w2
  40ceb4:	b.lt	40ced4 <ferror@plt+0x8f44>  // b.tstop
  40ceb8:	ldr	w1, [x19, #16]
  40cebc:	add	w0, w1, #0xf
  40cec0:	cmp	w1, #0x0
  40cec4:	csel	w0, w0, w1, lt  // lt = tstop
  40cec8:	add	w0, w1, w0, asr #4
  40cecc:	cmp	w2, w0
  40ced0:	b.gt	40cf0c <ferror@plt+0x8f7c>
  40ced4:	mov	x0, x19
  40ced8:	bl	40bb08 <ferror@plt+0x7b78>
  40cedc:	ldr	x19, [sp, #16]
  40cee0:	ldp	x29, x30, [sp], #32
  40cee4:	ret
  40cee8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40ceec:	add	x2, x2, #0x448
  40cef0:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40cef4:	add	x1, x1, #0x488
  40cef8:	add	x1, x1, #0x228
  40cefc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40cf00:	add	x0, x0, #0xb60
  40cf04:	bl	4149c4 <ferror@plt+0x10a34>
  40cf08:	b	40cee0 <ferror@plt+0x8f50>
  40cf0c:	ldr	x19, [sp, #16]
  40cf10:	b	40cee0 <ferror@plt+0x8f50>
  40cf14:	stp	x29, x30, [sp, #-16]!
  40cf18:	mov	x29, sp
  40cf1c:	cbz	x0, 40cf34 <ferror@plt+0x8fa4>
  40cf20:	cbz	x1, 40cf5c <ferror@plt+0x8fcc>
  40cf24:	mov	w3, #0x1                   	// #1
  40cf28:	bl	40bf38 <ferror@plt+0x7fa8>
  40cf2c:	ldp	x29, x30, [sp], #16
  40cf30:	ret
  40cf34:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40cf38:	add	x2, x2, #0x448
  40cf3c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40cf40:	add	x1, x1, #0x488
  40cf44:	add	x1, x1, #0x240
  40cf48:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40cf4c:	add	x0, x0, #0xb60
  40cf50:	bl	4149c4 <ferror@plt+0x10a34>
  40cf54:	mov	w0, #0x0                   	// #0
  40cf58:	b	40cf2c <ferror@plt+0x8f9c>
  40cf5c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  40cf60:	add	x2, x2, #0x980
  40cf64:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40cf68:	add	x1, x1, #0x488
  40cf6c:	add	x1, x1, #0x240
  40cf70:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40cf74:	add	x0, x0, #0xb60
  40cf78:	bl	4149c4 <ferror@plt+0x10a34>
  40cf7c:	mov	w0, #0x0                   	// #0
  40cf80:	b	40cf2c <ferror@plt+0x8f9c>
  40cf84:	stp	x29, x30, [sp, #-16]!
  40cf88:	mov	x29, sp
  40cf8c:	cbz	x0, 40cfa4 <ferror@plt+0x9014>
  40cf90:	cbz	x1, 40cfcc <ferror@plt+0x903c>
  40cf94:	mov	w3, #0x0                   	// #0
  40cf98:	bl	40bf38 <ferror@plt+0x7fa8>
  40cf9c:	ldp	x29, x30, [sp], #16
  40cfa0:	ret
  40cfa4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40cfa8:	add	x2, x2, #0x448
  40cfac:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40cfb0:	add	x1, x1, #0x488
  40cfb4:	add	x1, x1, #0x260
  40cfb8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40cfbc:	add	x0, x0, #0xb60
  40cfc0:	bl	4149c4 <ferror@plt+0x10a34>
  40cfc4:	mov	w0, #0x0                   	// #0
  40cfc8:	b	40cf9c <ferror@plt+0x900c>
  40cfcc:	adrp	x2, 441000 <ferror@plt+0x3d070>
  40cfd0:	add	x2, x2, #0x980
  40cfd4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40cfd8:	add	x1, x1, #0x488
  40cfdc:	add	x1, x1, #0x260
  40cfe0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40cfe4:	add	x0, x0, #0xb60
  40cfe8:	bl	4149c4 <ferror@plt+0x10a34>
  40cfec:	mov	w0, #0x0                   	// #0
  40cff0:	b	40cf9c <ferror@plt+0x900c>
  40cff4:	stp	x29, x30, [sp, #-64]!
  40cff8:	mov	x29, sp
  40cffc:	cbz	x0, 40d034 <ferror@plt+0x90a4>
  40d000:	stp	x19, x20, [sp, #16]
  40d004:	stp	x21, x22, [sp, #32]
  40d008:	mov	x19, x0
  40d00c:	mov	x21, x1
  40d010:	mov	x22, x2
  40d014:	cbz	x1, 40d058 <ferror@plt+0x90c8>
  40d018:	str	x23, [sp, #48]
  40d01c:	ldr	w23, [x0, #68]
  40d020:	ldr	w0, [x0]
  40d024:	cmp	w0, #0x0
  40d028:	b.le	40d110 <ferror@plt+0x9180>
  40d02c:	mov	x20, #0x0                   	// #0
  40d030:	b	40d0a0 <ferror@plt+0x9110>
  40d034:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40d038:	add	x2, x2, #0x448
  40d03c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40d040:	add	x1, x1, #0x488
  40d044:	add	x1, x1, #0x280
  40d048:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d04c:	add	x0, x0, #0xb60
  40d050:	bl	4149c4 <ferror@plt+0x10a34>
  40d054:	b	40d0f8 <ferror@plt+0x9168>
  40d058:	adrp	x2, 441000 <ferror@plt+0x3d070>
  40d05c:	add	x2, x2, #0x980
  40d060:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40d064:	add	x1, x1, #0x488
  40d068:	add	x1, x1, #0x280
  40d06c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d070:	add	x0, x0, #0xb60
  40d074:	bl	4149c4 <ferror@plt+0x10a34>
  40d078:	ldp	x19, x20, [sp, #16]
  40d07c:	ldp	x21, x22, [sp, #32]
  40d080:	b	40d0f8 <ferror@plt+0x9168>
  40d084:	ldr	w0, [x19, #68]
  40d088:	cmp	w0, w23
  40d08c:	b.ne	40d0cc <ferror@plt+0x913c>  // b.any
  40d090:	add	x20, x20, #0x1
  40d094:	ldr	w0, [x19]
  40d098:	cmp	w0, w20
  40d09c:	b.le	40d100 <ferror@plt+0x9170>
  40d0a0:	ldr	x0, [x19, #32]
  40d0a4:	ldr	w0, [x0, x20, lsl #2]
  40d0a8:	cmp	w0, #0x1
  40d0ac:	b.ls	40d084 <ferror@plt+0x90f4>  // b.plast
  40d0b0:	ldr	x1, [x19, #40]
  40d0b4:	ldr	x0, [x19, #24]
  40d0b8:	mov	x2, x22
  40d0bc:	ldr	x1, [x1, x20, lsl #3]
  40d0c0:	ldr	x0, [x0, x20, lsl #3]
  40d0c4:	blr	x21
  40d0c8:	b	40d084 <ferror@plt+0x90f4>
  40d0cc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40d0d0:	add	x2, x2, #0x428
  40d0d4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40d0d8:	add	x1, x1, #0x488
  40d0dc:	add	x1, x1, #0x280
  40d0e0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d0e4:	add	x0, x0, #0xb60
  40d0e8:	bl	4149c4 <ferror@plt+0x10a34>
  40d0ec:	ldp	x19, x20, [sp, #16]
  40d0f0:	ldp	x21, x22, [sp, #32]
  40d0f4:	ldr	x23, [sp, #48]
  40d0f8:	ldp	x29, x30, [sp], #64
  40d0fc:	ret
  40d100:	ldp	x19, x20, [sp, #16]
  40d104:	ldp	x21, x22, [sp, #32]
  40d108:	ldr	x23, [sp, #48]
  40d10c:	b	40d0f8 <ferror@plt+0x9168>
  40d110:	ldp	x19, x20, [sp, #16]
  40d114:	ldp	x21, x22, [sp, #32]
  40d118:	ldr	x23, [sp, #48]
  40d11c:	b	40d0f8 <ferror@plt+0x9168>
  40d120:	stp	x29, x30, [sp, #-64]!
  40d124:	mov	x29, sp
  40d128:	stp	x19, x20, [sp, #16]
  40d12c:	stp	x23, x24, [sp, #48]
  40d130:	mov	x19, x0
  40d134:	cbz	x0, 40d160 <ferror@plt+0x91d0>
  40d138:	stp	x21, x22, [sp, #32]
  40d13c:	mov	x21, x1
  40d140:	mov	x22, x2
  40d144:	cbz	x1, 40d188 <ferror@plt+0x91f8>
  40d148:	ldr	w23, [x0, #68]
  40d14c:	ldr	w0, [x0]
  40d150:	cmp	w0, #0x0
  40d154:	b.le	40d1fc <ferror@plt+0x926c>
  40d158:	mov	x20, #0x0                   	// #0
  40d15c:	b	40d224 <ferror@plt+0x9294>
  40d160:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40d164:	add	x2, x2, #0x448
  40d168:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40d16c:	add	x1, x1, #0x488
  40d170:	add	x1, x1, #0x298
  40d174:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d178:	add	x0, x0, #0xb60
  40d17c:	bl	4149c4 <ferror@plt+0x10a34>
  40d180:	mov	x24, x19
  40d184:	b	40d1dc <ferror@plt+0x924c>
  40d188:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40d18c:	add	x2, x2, #0x470
  40d190:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40d194:	add	x1, x1, #0x488
  40d198:	add	x1, x1, #0x298
  40d19c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d1a0:	add	x0, x0, #0xb60
  40d1a4:	bl	4149c4 <ferror@plt+0x10a34>
  40d1a8:	mov	x24, #0x0                   	// #0
  40d1ac:	ldp	x21, x22, [sp, #32]
  40d1b0:	b	40d1dc <ferror@plt+0x924c>
  40d1b4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40d1b8:	add	x2, x2, #0x428
  40d1bc:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40d1c0:	add	x1, x1, #0x488
  40d1c4:	add	x1, x1, #0x298
  40d1c8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d1cc:	add	x0, x0, #0xb60
  40d1d0:	bl	4149c4 <ferror@plt+0x10a34>
  40d1d4:	mov	x24, #0x0                   	// #0
  40d1d8:	ldp	x21, x22, [sp, #32]
  40d1dc:	mov	x0, x24
  40d1e0:	ldp	x19, x20, [sp, #16]
  40d1e4:	ldp	x23, x24, [sp, #48]
  40d1e8:	ldp	x29, x30, [sp], #64
  40d1ec:	ret
  40d1f0:	mov	x24, #0x0                   	// #0
  40d1f4:	ldp	x21, x22, [sp, #32]
  40d1f8:	b	40d1dc <ferror@plt+0x924c>
  40d1fc:	mov	x24, #0x0                   	// #0
  40d200:	ldp	x21, x22, [sp, #32]
  40d204:	b	40d1dc <ferror@plt+0x924c>
  40d208:	ldr	w0, [x19, #68]
  40d20c:	cmp	w23, w0
  40d210:	b.ne	40d1b4 <ferror@plt+0x9224>  // b.any
  40d214:	add	x20, x20, #0x1
  40d218:	ldr	w0, [x19]
  40d21c:	cmp	w0, w20
  40d220:	b.le	40d1f0 <ferror@plt+0x9260>
  40d224:	ldr	x0, [x19, #40]
  40d228:	ldr	x24, [x0, x20, lsl #3]
  40d22c:	ldr	x0, [x19, #32]
  40d230:	ldr	w0, [x0, x20, lsl #2]
  40d234:	cmp	w0, #0x1
  40d238:	b.ls	40d208 <ferror@plt+0x9278>  // b.plast
  40d23c:	ldr	x0, [x19, #24]
  40d240:	mov	x2, x22
  40d244:	mov	x1, x24
  40d248:	ldr	x0, [x0, x20, lsl #3]
  40d24c:	blr	x21
  40d250:	ldr	w1, [x19, #68]
  40d254:	cmp	w1, w23
  40d258:	b.ne	40d1b4 <ferror@plt+0x9224>  // b.any
  40d25c:	cbz	w0, 40d214 <ferror@plt+0x9284>
  40d260:	ldp	x21, x22, [sp, #32]
  40d264:	b	40d1dc <ferror@plt+0x924c>
  40d268:	cbz	x0, 40d274 <ferror@plt+0x92e4>
  40d26c:	ldr	w0, [x0, #12]
  40d270:	ret
  40d274:	stp	x29, x30, [sp, #-16]!
  40d278:	mov	x29, sp
  40d27c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40d280:	add	x2, x2, #0x448
  40d284:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40d288:	add	x1, x1, #0x488
  40d28c:	add	x1, x1, #0x2b0
  40d290:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d294:	add	x0, x0, #0xb60
  40d298:	bl	4149c4 <ferror@plt+0x10a34>
  40d29c:	mov	w0, #0x0                   	// #0
  40d2a0:	ldp	x29, x30, [sp], #16
  40d2a4:	ret
  40d2a8:	stp	x29, x30, [sp, #-32]!
  40d2ac:	mov	x29, sp
  40d2b0:	stp	x19, x20, [sp, #16]
  40d2b4:	mov	x20, x0
  40d2b8:	cbz	x0, 40d2d4 <ferror@plt+0x9344>
  40d2bc:	ldr	w1, [x0]
  40d2c0:	mov	x19, #0x0                   	// #0
  40d2c4:	mov	x0, #0x0                   	// #0
  40d2c8:	cmp	w1, #0x0
  40d2cc:	b.gt	40d314 <ferror@plt+0x9384>
  40d2d0:	b	40d2f8 <ferror@plt+0x9368>
  40d2d4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40d2d8:	add	x2, x2, #0x448
  40d2dc:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40d2e0:	add	x1, x1, #0x488
  40d2e4:	add	x1, x1, #0x2c8
  40d2e8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d2ec:	add	x0, x0, #0xb60
  40d2f0:	bl	4149c4 <ferror@plt+0x10a34>
  40d2f4:	mov	x0, x20
  40d2f8:	ldp	x19, x20, [sp, #16]
  40d2fc:	ldp	x29, x30, [sp], #32
  40d300:	ret
  40d304:	add	x19, x19, #0x1
  40d308:	ldr	w1, [x20]
  40d30c:	cmp	w1, w19
  40d310:	b.le	40d2f8 <ferror@plt+0x9368>
  40d314:	ldr	x1, [x20, #32]
  40d318:	ldr	w1, [x1, x19, lsl #2]
  40d31c:	cmp	w1, #0x1
  40d320:	b.ls	40d304 <ferror@plt+0x9374>  // b.plast
  40d324:	ldr	x1, [x20, #24]
  40d328:	ldr	x1, [x1, x19, lsl #3]
  40d32c:	bl	40d6fc <ferror@plt+0x976c>
  40d330:	b	40d304 <ferror@plt+0x9374>
  40d334:	stp	x29, x30, [sp, #-32]!
  40d338:	mov	x29, sp
  40d33c:	stp	x19, x20, [sp, #16]
  40d340:	mov	x20, x0
  40d344:	cbz	x0, 40d360 <ferror@plt+0x93d0>
  40d348:	ldr	w1, [x0]
  40d34c:	mov	x19, #0x0                   	// #0
  40d350:	mov	x0, #0x0                   	// #0
  40d354:	cmp	w1, #0x0
  40d358:	b.gt	40d3a0 <ferror@plt+0x9410>
  40d35c:	b	40d384 <ferror@plt+0x93f4>
  40d360:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40d364:	add	x2, x2, #0x448
  40d368:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40d36c:	add	x1, x1, #0x488
  40d370:	add	x1, x1, #0x2e0
  40d374:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d378:	add	x0, x0, #0xb60
  40d37c:	bl	4149c4 <ferror@plt+0x10a34>
  40d380:	mov	x0, x20
  40d384:	ldp	x19, x20, [sp, #16]
  40d388:	ldp	x29, x30, [sp], #32
  40d38c:	ret
  40d390:	add	x19, x19, #0x1
  40d394:	ldr	w1, [x20]
  40d398:	cmp	w1, w19
  40d39c:	b.le	40d384 <ferror@plt+0x93f4>
  40d3a0:	ldr	x1, [x20, #32]
  40d3a4:	ldr	w1, [x1, x19, lsl #2]
  40d3a8:	cmp	w1, #0x1
  40d3ac:	b.ls	40d390 <ferror@plt+0x9400>  // b.plast
  40d3b0:	ldr	x1, [x20, #40]
  40d3b4:	ldr	x1, [x1, x19, lsl #3]
  40d3b8:	bl	40d6fc <ferror@plt+0x976c>
  40d3bc:	b	40d390 <ferror@plt+0x9400>
  40d3c0:	stp	x29, x30, [sp, #-16]!
  40d3c4:	mov	x29, sp
  40d3c8:	bl	403ad0 <strcmp@plt>
  40d3cc:	cmp	w0, #0x0
  40d3d0:	cset	w0, eq  // eq = none
  40d3d4:	ldp	x29, x30, [sp], #16
  40d3d8:	ret
  40d3dc:	mov	x2, x0
  40d3e0:	ldrsb	w1, [x0]
  40d3e4:	cbz	w1, 40d400 <ferror@plt+0x9470>
  40d3e8:	mov	w0, #0x1505                	// #5381
  40d3ec:	add	w1, w1, w0, lsl #5
  40d3f0:	add	w0, w0, w1
  40d3f4:	ldrsb	w1, [x2, #1]!
  40d3f8:	cbnz	w1, 40d3ec <ferror@plt+0x945c>
  40d3fc:	ret
  40d400:	mov	w0, #0x1505                	// #5381
  40d404:	b	40d3fc <ferror@plt+0x946c>
  40d408:	cmp	x1, x0
  40d40c:	cset	w0, eq  // eq = none
  40d410:	ret
  40d414:	ldr	w2, [x0]
  40d418:	ldr	w0, [x1]
  40d41c:	cmp	w2, w0
  40d420:	cset	w0, eq  // eq = none
  40d424:	ret
  40d428:	ldr	w0, [x0]
  40d42c:	ret
  40d430:	ldr	x2, [x0]
  40d434:	ldr	x0, [x1]
  40d438:	cmp	x2, x0
  40d43c:	cset	w0, eq  // eq = none
  40d440:	ret
  40d444:	ldr	w0, [x0]
  40d448:	ret
  40d44c:	ldr	d1, [x0]
  40d450:	ldr	d0, [x1]
  40d454:	fcmp	d1, d0
  40d458:	cset	w0, eq  // eq = none
  40d45c:	ret
  40d460:	ldr	d0, [x0]
  40d464:	fcvtzu	w0, d0
  40d468:	ret
  40d46c:	cbz	x0, 40d570 <ferror@plt+0x95e0>
  40d470:	stp	x29, x30, [sp, #-96]!
  40d474:	mov	x29, sp
  40d478:	stp	x21, x22, [sp, #32]
  40d47c:	stp	x23, x24, [sp, #48]
  40d480:	mov	x22, x1
  40d484:	mov	x23, x2
  40d488:	ldr	x1, [x0, #8]
  40d48c:	cbz	x1, 40d560 <ferror@plt+0x95d0>
  40d490:	stp	x19, x20, [sp, #16]
  40d494:	ldr	x3, [x1, #8]
  40d498:	cbz	x3, 40d4f8 <ferror@plt+0x9568>
  40d49c:	mov	x4, x0
  40d4a0:	ldr	x3, [x3, #8]
  40d4a4:	cbz	x3, 40d4b4 <ferror@plt+0x9524>
  40d4a8:	ldr	x4, [x4, #8]
  40d4ac:	ldr	x3, [x3, #8]
  40d4b0:	cbnz	x3, 40d4a0 <ferror@plt+0x9510>
  40d4b4:	ldr	x19, [x4, #8]
  40d4b8:	str	xzr, [x4, #8]
  40d4bc:	mov	x2, x23
  40d4c0:	mov	x1, x22
  40d4c4:	bl	40d46c <ferror@plt+0x94dc>
  40d4c8:	mov	x21, x0
  40d4cc:	mov	x2, x23
  40d4d0:	mov	x1, x22
  40d4d4:	mov	x0, x19
  40d4d8:	bl	40d46c <ferror@plt+0x94dc>
  40d4dc:	mov	x20, x0
  40d4e0:	cmp	x21, #0x0
  40d4e4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40d4e8:	b.eq	40d544 <ferror@plt+0x95b4>  // b.none
  40d4ec:	mov	x24, #0x0                   	// #0
  40d4f0:	add	x19, sp, #0x48
  40d4f4:	b	40d520 <ferror@plt+0x9590>
  40d4f8:	mov	x4, x0
  40d4fc:	b	40d4b4 <ferror@plt+0x9524>
  40d500:	str	x21, [x19, #8]
  40d504:	ldr	x21, [x21, #8]
  40d508:	ldr	x19, [x19, #8]
  40d50c:	str	x24, [x19, #16]
  40d510:	cmp	x21, #0x0
  40d514:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  40d518:	b.eq	40d548 <ferror@plt+0x95b8>  // b.none
  40d51c:	mov	x24, x19
  40d520:	mov	x2, x23
  40d524:	ldr	x1, [x20]
  40d528:	ldr	x0, [x21]
  40d52c:	blr	x22
  40d530:	cmp	w0, #0x0
  40d534:	b.le	40d500 <ferror@plt+0x9570>
  40d538:	str	x20, [x19, #8]
  40d53c:	ldr	x20, [x20, #8]
  40d540:	b	40d508 <ferror@plt+0x9578>
  40d544:	add	x19, sp, #0x48
  40d548:	cmp	x21, #0x0
  40d54c:	csel	x21, x21, x20, ne  // ne = any
  40d550:	str	x21, [x19, #8]
  40d554:	str	x19, [x21, #16]
  40d558:	ldr	x0, [sp, #80]
  40d55c:	ldp	x19, x20, [sp, #16]
  40d560:	ldp	x21, x22, [sp, #32]
  40d564:	ldp	x23, x24, [sp, #48]
  40d568:	ldp	x29, x30, [sp], #96
  40d56c:	ret
  40d570:	ret
  40d574:	stp	x29, x30, [sp, #-80]!
  40d578:	mov	x29, sp
  40d57c:	str	x25, [sp, #64]
  40d580:	mov	x25, x0
  40d584:	cbz	x2, 40d648 <ferror@plt+0x96b8>
  40d588:	stp	x21, x22, [sp, #32]
  40d58c:	stp	x23, x24, [sp, #48]
  40d590:	mov	x22, x1
  40d594:	mov	x21, x2
  40d598:	mov	x24, x3
  40d59c:	cbz	x0, 40d66c <ferror@plt+0x96dc>
  40d5a0:	stp	x19, x20, [sp, #16]
  40d5a4:	mov	x2, x3
  40d5a8:	ldr	x1, [x0]
  40d5ac:	mov	x0, x22
  40d5b0:	blr	x21
  40d5b4:	mov	w20, w0
  40d5b8:	ldr	x19, [x25, #8]
  40d5bc:	cmp	w0, #0x0
  40d5c0:	ccmp	x19, #0x0, #0x4, gt
  40d5c4:	b.eq	40d684 <ferror@plt+0x96f4>  // b.none
  40d5c8:	mov	x2, x24
  40d5cc:	ldr	x1, [x19]
  40d5d0:	mov	x0, x22
  40d5d4:	blr	x21
  40d5d8:	mov	w20, w0
  40d5dc:	mov	x23, x19
  40d5e0:	ldr	x19, [x19, #8]
  40d5e4:	cmp	w0, #0x0
  40d5e8:	ccmp	x19, #0x0, #0x4, gt
  40d5ec:	b.ne	40d5c8 <ferror@plt+0x9638>  // b.any
  40d5f0:	mov	x0, #0x18                  	// #24
  40d5f4:	bl	41ecec <ferror@plt+0x1ad5c>
  40d5f8:	str	x22, [x0]
  40d5fc:	ldr	x1, [x23, #8]
  40d600:	cmp	x1, #0x0
  40d604:	ccmp	w20, #0x0, #0x4, eq  // eq = none
  40d608:	b.gt	40d68c <ferror@plt+0x96fc>
  40d60c:	ldr	x1, [x23, #16]
  40d610:	cbz	x1, 40d620 <ferror@plt+0x9690>
  40d614:	str	x0, [x1, #8]
  40d618:	ldr	x1, [x23, #16]
  40d61c:	str	x1, [x0, #16]
  40d620:	str	x23, [x0, #8]
  40d624:	str	x0, [x23, #16]
  40d628:	cmp	x25, x23
  40d62c:	csel	x0, x0, x25, eq  // eq = none
  40d630:	ldp	x19, x20, [sp, #16]
  40d634:	ldp	x21, x22, [sp, #32]
  40d638:	ldp	x23, x24, [sp, #48]
  40d63c:	ldr	x25, [sp, #64]
  40d640:	ldp	x29, x30, [sp], #80
  40d644:	ret
  40d648:	adrp	x2, 441000 <ferror@plt+0x3d070>
  40d64c:	add	x2, x2, #0x980
  40d650:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40d654:	add	x1, x1, #0x7c8
  40d658:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d65c:	add	x0, x0, #0xb60
  40d660:	bl	4149c4 <ferror@plt+0x10a34>
  40d664:	mov	x0, x25
  40d668:	b	40d63c <ferror@plt+0x96ac>
  40d66c:	mov	x0, #0x18                  	// #24
  40d670:	bl	41ecec <ferror@plt+0x1ad5c>
  40d674:	str	x22, [x0]
  40d678:	ldp	x21, x22, [sp, #32]
  40d67c:	ldp	x23, x24, [sp, #48]
  40d680:	b	40d63c <ferror@plt+0x96ac>
  40d684:	mov	x23, x25
  40d688:	b	40d5f0 <ferror@plt+0x9660>
  40d68c:	str	x0, [x23, #8]
  40d690:	str	x23, [x0, #16]
  40d694:	mov	x0, x25
  40d698:	ldp	x19, x20, [sp, #16]
  40d69c:	ldp	x21, x22, [sp, #32]
  40d6a0:	ldp	x23, x24, [sp, #48]
  40d6a4:	b	40d63c <ferror@plt+0x96ac>
  40d6a8:	stp	x29, x30, [sp, #-16]!
  40d6ac:	mov	x29, sp
  40d6b0:	mov	x0, #0x18                  	// #24
  40d6b4:	bl	41ecec <ferror@plt+0x1ad5c>
  40d6b8:	ldp	x29, x30, [sp], #16
  40d6bc:	ret
  40d6c0:	stp	x29, x30, [sp, #-16]!
  40d6c4:	mov	x29, sp
  40d6c8:	mov	x2, #0x8                   	// #8
  40d6cc:	mov	x1, x0
  40d6d0:	mov	x0, #0x18                  	// #24
  40d6d4:	bl	41f084 <ferror@plt+0x1b0f4>
  40d6d8:	ldp	x29, x30, [sp], #16
  40d6dc:	ret
  40d6e0:	stp	x29, x30, [sp, #-16]!
  40d6e4:	mov	x29, sp
  40d6e8:	mov	x1, x0
  40d6ec:	mov	x0, #0x18                  	// #24
  40d6f0:	bl	41ed68 <ferror@plt+0x1add8>
  40d6f4:	ldp	x29, x30, [sp], #16
  40d6f8:	ret
  40d6fc:	stp	x29, x30, [sp, #-32]!
  40d700:	mov	x29, sp
  40d704:	stp	x19, x20, [sp, #16]
  40d708:	mov	x19, x0
  40d70c:	mov	x20, x1
  40d710:	mov	x0, #0x18                  	// #24
  40d714:	bl	41e67c <ferror@plt+0x1a6ec>
  40d718:	str	x20, [x0]
  40d71c:	str	x19, [x0, #8]
  40d720:	cbz	x19, 40d744 <ferror@plt+0x97b4>
  40d724:	ldr	x1, [x19, #16]
  40d728:	str	x1, [x0, #16]
  40d72c:	cbz	x1, 40d734 <ferror@plt+0x97a4>
  40d730:	str	x0, [x1, #8]
  40d734:	str	x0, [x19, #16]
  40d738:	ldp	x19, x20, [sp, #16]
  40d73c:	ldp	x29, x30, [sp], #32
  40d740:	ret
  40d744:	str	xzr, [x0, #16]
  40d748:	b	40d738 <ferror@plt+0x97a8>
  40d74c:	stp	x29, x30, [sp, #-48]!
  40d750:	mov	x29, sp
  40d754:	stp	x19, x20, [sp, #16]
  40d758:	stp	x21, x22, [sp, #32]
  40d75c:	mov	x20, x1
  40d760:	mov	x22, x2
  40d764:	cbz	x0, 40d7b0 <ferror@plt+0x9820>
  40d768:	mov	x21, x0
  40d76c:	cbz	x1, 40d810 <ferror@plt+0x9880>
  40d770:	mov	x0, #0x18                  	// #24
  40d774:	bl	41e67c <ferror@plt+0x1a6ec>
  40d778:	mov	x19, x0
  40d77c:	str	x22, [x0]
  40d780:	ldr	x0, [x20, #16]
  40d784:	str	x0, [x19, #16]
  40d788:	str	x20, [x19, #8]
  40d78c:	str	x19, [x20, #16]
  40d790:	cbz	x0, 40d7e4 <ferror@plt+0x9854>
  40d794:	str	x19, [x0, #8]
  40d798:	mov	x19, x21
  40d79c:	mov	x0, x19
  40d7a0:	ldp	x19, x20, [sp, #16]
  40d7a4:	ldp	x21, x22, [sp, #32]
  40d7a8:	ldp	x29, x30, [sp], #48
  40d7ac:	ret
  40d7b0:	bl	40d6a8 <ferror@plt+0x9718>
  40d7b4:	mov	x19, x0
  40d7b8:	str	x22, [x0]
  40d7bc:	cbz	x20, 40d79c <ferror@plt+0x980c>
  40d7c0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40d7c4:	add	x2, x2, #0x780
  40d7c8:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40d7cc:	add	x1, x1, #0x7c8
  40d7d0:	add	x1, x1, #0x20
  40d7d4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d7d8:	add	x0, x0, #0xb60
  40d7dc:	bl	4149c4 <ferror@plt+0x10a34>
  40d7e0:	b	40d79c <ferror@plt+0x980c>
  40d7e4:	cmp	x21, x20
  40d7e8:	b.eq	40d79c <ferror@plt+0x980c>  // b.none
  40d7ec:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40d7f0:	add	x2, x2, #0x790
  40d7f4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40d7f8:	add	x1, x1, #0x7c8
  40d7fc:	add	x1, x1, #0x20
  40d800:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d804:	add	x0, x0, #0xb60
  40d808:	bl	4149c4 <ferror@plt+0x10a34>
  40d80c:	b	40d79c <ferror@plt+0x980c>
  40d810:	mov	x1, x0
  40d814:	mov	x19, x1
  40d818:	ldr	x1, [x1, #8]
  40d81c:	cbnz	x1, 40d814 <ferror@plt+0x9884>
  40d820:	mov	x0, #0x18                  	// #24
  40d824:	bl	41e67c <ferror@plt+0x1a6ec>
  40d828:	str	x0, [x19, #8]
  40d82c:	str	x22, [x0]
  40d830:	ldr	x0, [x19, #8]
  40d834:	str	x19, [x0, #16]
  40d838:	ldr	x0, [x19, #8]
  40d83c:	str	xzr, [x0, #8]
  40d840:	mov	x19, x21
  40d844:	b	40d79c <ferror@plt+0x980c>
  40d848:	stp	x29, x30, [sp, #-32]!
  40d84c:	mov	x29, sp
  40d850:	stp	x19, x20, [sp, #16]
  40d854:	mov	x20, x0
  40d858:	cbz	x0, 40d8ec <ferror@plt+0x995c>
  40d85c:	mov	x19, x0
  40d860:	ldr	x2, [x19]
  40d864:	cmp	x2, x1
  40d868:	b.eq	40d878 <ferror@plt+0x98e8>  // b.none
  40d86c:	ldr	x19, [x19, #8]
  40d870:	cbnz	x19, 40d860 <ferror@plt+0x98d0>
  40d874:	b	40d8ec <ferror@plt+0x995c>
  40d878:	ldr	x0, [x19, #16]
  40d87c:	cbz	x0, 40d8a4 <ferror@plt+0x9914>
  40d880:	ldr	x1, [x0, #8]
  40d884:	cmp	x1, x19
  40d888:	b.eq	40d8fc <ferror@plt+0x996c>  // b.none
  40d88c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40d890:	add	x2, x2, #0x7a0
  40d894:	mov	w1, #0x10                  	// #16
  40d898:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d89c:	add	x0, x0, #0xb60
  40d8a0:	bl	414944 <ferror@plt+0x109b4>
  40d8a4:	ldr	x0, [x19, #8]
  40d8a8:	cbz	x0, 40d8d0 <ferror@plt+0x9940>
  40d8ac:	ldr	x1, [x0, #16]
  40d8b0:	cmp	x1, x19
  40d8b4:	b.eq	40d908 <ferror@plt+0x9978>  // b.none
  40d8b8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40d8bc:	add	x2, x2, #0x7a0
  40d8c0:	mov	w1, #0x10                  	// #16
  40d8c4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d8c8:	add	x0, x0, #0xb60
  40d8cc:	bl	414944 <ferror@plt+0x109b4>
  40d8d0:	cmp	x20, x19
  40d8d4:	b.eq	40d914 <ferror@plt+0x9984>  // b.none
  40d8d8:	str	xzr, [x19, #8]
  40d8dc:	str	xzr, [x19, #16]
  40d8e0:	mov	x1, x19
  40d8e4:	mov	x0, #0x18                  	// #24
  40d8e8:	bl	41ed68 <ferror@plt+0x1add8>
  40d8ec:	mov	x0, x20
  40d8f0:	ldp	x19, x20, [sp, #16]
  40d8f4:	ldp	x29, x30, [sp], #32
  40d8f8:	ret
  40d8fc:	ldr	x1, [x19, #8]
  40d900:	str	x1, [x0, #8]
  40d904:	b	40d8a4 <ferror@plt+0x9914>
  40d908:	ldr	x1, [x19, #16]
  40d90c:	str	x1, [x0, #16]
  40d910:	b	40d8d0 <ferror@plt+0x9940>
  40d914:	ldr	x20, [x20, #8]
  40d918:	b	40d8d8 <ferror@plt+0x9948>
  40d91c:	stp	x29, x30, [sp, #-48]!
  40d920:	mov	x29, sp
  40d924:	stp	x21, x22, [sp, #32]
  40d928:	mov	x21, x0
  40d92c:	cbz	x0, 40d990 <ferror@plt+0x9a00>
  40d930:	stp	x19, x20, [sp, #16]
  40d934:	mov	x20, x1
  40d938:	mov	x1, x0
  40d93c:	mov	x22, #0x18                  	// #24
  40d940:	b	40d970 <ferror@plt+0x99e0>
  40d944:	ldr	x19, [x1, #8]
  40d948:	ldr	x0, [x1, #16]
  40d94c:	cbz	x0, 40d984 <ferror@plt+0x99f4>
  40d950:	str	x19, [x0, #8]
  40d954:	cbz	x19, 40d960 <ferror@plt+0x99d0>
  40d958:	ldr	x0, [x1, #16]
  40d95c:	str	x0, [x19, #16]
  40d960:	mov	x0, x22
  40d964:	bl	41ed68 <ferror@plt+0x1add8>
  40d968:	mov	x1, x19
  40d96c:	cbz	x1, 40d98c <ferror@plt+0x99fc>
  40d970:	ldr	x2, [x1]
  40d974:	cmp	x2, x20
  40d978:	b.eq	40d944 <ferror@plt+0x99b4>  // b.none
  40d97c:	ldr	x1, [x1, #8]
  40d980:	b	40d96c <ferror@plt+0x99dc>
  40d984:	mov	x21, x19
  40d988:	b	40d954 <ferror@plt+0x99c4>
  40d98c:	ldp	x19, x20, [sp, #16]
  40d990:	mov	x0, x21
  40d994:	ldp	x21, x22, [sp, #32]
  40d998:	ldp	x29, x30, [sp], #48
  40d99c:	ret
  40d9a0:	stp	x29, x30, [sp, #-32]!
  40d9a4:	mov	x29, sp
  40d9a8:	stp	x19, x20, [sp, #16]
  40d9ac:	mov	x20, x0
  40d9b0:	cbz	x1, 40da24 <ferror@plt+0x9a94>
  40d9b4:	mov	x19, x1
  40d9b8:	ldr	x1, [x1, #16]
  40d9bc:	cbz	x1, 40d9e4 <ferror@plt+0x9a54>
  40d9c0:	ldr	x0, [x1, #8]
  40d9c4:	cmp	x19, x0
  40d9c8:	b.eq	40da30 <ferror@plt+0x9aa0>  // b.none
  40d9cc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40d9d0:	add	x2, x2, #0x7a0
  40d9d4:	mov	w1, #0x10                  	// #16
  40d9d8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d9dc:	add	x0, x0, #0xb60
  40d9e0:	bl	414944 <ferror@plt+0x109b4>
  40d9e4:	ldr	x1, [x19, #8]
  40d9e8:	cbz	x1, 40da10 <ferror@plt+0x9a80>
  40d9ec:	ldr	x0, [x1, #16]
  40d9f0:	cmp	x19, x0
  40d9f4:	b.eq	40da3c <ferror@plt+0x9aac>  // b.none
  40d9f8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40d9fc:	add	x2, x2, #0x7a0
  40da00:	mov	w1, #0x10                  	// #16
  40da04:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40da08:	add	x0, x0, #0xb60
  40da0c:	bl	414944 <ferror@plt+0x109b4>
  40da10:	cmp	x20, x19
  40da14:	b.eq	40da48 <ferror@plt+0x9ab8>  // b.none
  40da18:	str	xzr, [x19, #8]
  40da1c:	str	xzr, [x19, #16]
  40da20:	mov	x0, x20
  40da24:	ldp	x19, x20, [sp, #16]
  40da28:	ldp	x29, x30, [sp], #32
  40da2c:	ret
  40da30:	ldr	x0, [x19, #8]
  40da34:	str	x0, [x1, #8]
  40da38:	b	40d9e4 <ferror@plt+0x9a54>
  40da3c:	ldr	x0, [x19, #16]
  40da40:	str	x0, [x1, #16]
  40da44:	b	40da10 <ferror@plt+0x9a80>
  40da48:	ldr	x20, [x20, #8]
  40da4c:	b	40da18 <ferror@plt+0x9a88>
  40da50:	stp	x29, x30, [sp, #-32]!
  40da54:	mov	x29, sp
  40da58:	stp	x19, x20, [sp, #16]
  40da5c:	mov	x20, x0
  40da60:	mov	x19, x1
  40da64:	cbz	x1, 40dad0 <ferror@plt+0x9b40>
  40da68:	ldr	x1, [x1, #16]
  40da6c:	cbz	x1, 40da94 <ferror@plt+0x9b04>
  40da70:	ldr	x0, [x1, #8]
  40da74:	cmp	x19, x0
  40da78:	b.eq	40daec <ferror@plt+0x9b5c>  // b.none
  40da7c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40da80:	add	x2, x2, #0x7a0
  40da84:	mov	w1, #0x10                  	// #16
  40da88:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40da8c:	add	x0, x0, #0xb60
  40da90:	bl	414944 <ferror@plt+0x109b4>
  40da94:	ldr	x1, [x19, #8]
  40da98:	cbz	x1, 40dac0 <ferror@plt+0x9b30>
  40da9c:	ldr	x0, [x1, #16]
  40daa0:	cmp	x19, x0
  40daa4:	b.eq	40daf8 <ferror@plt+0x9b68>  // b.none
  40daa8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40daac:	add	x2, x2, #0x7a0
  40dab0:	mov	w1, #0x10                  	// #16
  40dab4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40dab8:	add	x0, x0, #0xb60
  40dabc:	bl	414944 <ferror@plt+0x109b4>
  40dac0:	cmp	x20, x19
  40dac4:	b.eq	40db04 <ferror@plt+0x9b74>  // b.none
  40dac8:	str	xzr, [x19, #8]
  40dacc:	str	xzr, [x19, #16]
  40dad0:	mov	x1, x19
  40dad4:	mov	x0, #0x18                  	// #24
  40dad8:	bl	41ed68 <ferror@plt+0x1add8>
  40dadc:	mov	x0, x20
  40dae0:	ldp	x19, x20, [sp, #16]
  40dae4:	ldp	x29, x30, [sp], #32
  40dae8:	ret
  40daec:	ldr	x0, [x19, #8]
  40daf0:	str	x0, [x1, #8]
  40daf4:	b	40da94 <ferror@plt+0x9b04>
  40daf8:	ldr	x0, [x19, #16]
  40dafc:	str	x0, [x1, #16]
  40db00:	b	40dac0 <ferror@plt+0x9b30>
  40db04:	ldr	x20, [x20, #8]
  40db08:	b	40dac8 <ferror@plt+0x9b38>
  40db0c:	stp	x29, x30, [sp, #-64]!
  40db10:	mov	x29, sp
  40db14:	stp	x19, x20, [sp, #16]
  40db18:	stp	x23, x24, [sp, #48]
  40db1c:	mov	x19, x0
  40db20:	mov	x24, x0
  40db24:	cbz	x0, 40dbc0 <ferror@plt+0x9c30>
  40db28:	stp	x21, x22, [sp, #32]
  40db2c:	mov	x21, x1
  40db30:	mov	x22, x2
  40db34:	mov	x0, #0x18                  	// #24
  40db38:	bl	41e67c <ferror@plt+0x1a6ec>
  40db3c:	mov	x24, x0
  40db40:	cbz	x21, 40db6c <ferror@plt+0x9bdc>
  40db44:	mov	x1, x22
  40db48:	ldr	x0, [x19]
  40db4c:	blr	x21
  40db50:	str	x0, [x24]
  40db54:	str	xzr, [x24, #16]
  40db58:	ldr	x20, [x19, #8]
  40db5c:	cbz	x20, 40dbb4 <ferror@plt+0x9c24>
  40db60:	mov	x19, x24
  40db64:	mov	x23, #0x18                  	// #24
  40db68:	b	40db88 <ferror@plt+0x9bf8>
  40db6c:	ldr	x0, [x19]
  40db70:	str	x0, [x24]
  40db74:	b	40db54 <ferror@plt+0x9bc4>
  40db78:	ldr	x0, [x20]
  40db7c:	str	x0, [x19]
  40db80:	ldr	x20, [x20, #8]
  40db84:	cbz	x20, 40dbb8 <ferror@plt+0x9c28>
  40db88:	mov	x0, x23
  40db8c:	bl	41e67c <ferror@plt+0x1a6ec>
  40db90:	str	x0, [x19, #8]
  40db94:	str	x19, [x0, #16]
  40db98:	ldr	x19, [x19, #8]
  40db9c:	cbz	x21, 40db78 <ferror@plt+0x9be8>
  40dba0:	mov	x1, x22
  40dba4:	ldr	x0, [x20]
  40dba8:	blr	x21
  40dbac:	str	x0, [x19]
  40dbb0:	b	40db80 <ferror@plt+0x9bf0>
  40dbb4:	mov	x19, x24
  40dbb8:	str	xzr, [x19, #8]
  40dbbc:	ldp	x21, x22, [sp, #32]
  40dbc0:	mov	x0, x24
  40dbc4:	ldp	x19, x20, [sp, #16]
  40dbc8:	ldp	x23, x24, [sp, #48]
  40dbcc:	ldp	x29, x30, [sp], #64
  40dbd0:	ret
  40dbd4:	stp	x29, x30, [sp, #-16]!
  40dbd8:	mov	x29, sp
  40dbdc:	mov	x2, #0x0                   	// #0
  40dbe0:	mov	x1, #0x0                   	// #0
  40dbe4:	bl	40db0c <ferror@plt+0x9b7c>
  40dbe8:	ldp	x29, x30, [sp], #16
  40dbec:	ret
  40dbf0:	mov	x1, x0
  40dbf4:	cbz	x0, 40dc10 <ferror@plt+0x9c80>
  40dbf8:	mov	x0, x1
  40dbfc:	ldr	x1, [x1, #8]
  40dc00:	ldr	x2, [x0, #16]
  40dc04:	str	x2, [x0, #8]
  40dc08:	str	x1, [x0, #16]
  40dc0c:	cbnz	x1, 40dbf8 <ferror@plt+0x9c68>
  40dc10:	ret
  40dc14:	sub	w2, w1, #0x1
  40dc18:	cmp	x0, #0x0
  40dc1c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40dc20:	b.eq	40dc40 <ferror@plt+0x9cb0>  // b.none
  40dc24:	ldr	x0, [x0, #8]
  40dc28:	cmp	x0, #0x0
  40dc2c:	cset	w1, ne  // ne = any
  40dc30:	cmp	w2, #0x0
  40dc34:	csel	w1, w1, wzr, ne  // ne = any
  40dc38:	sub	w2, w2, #0x1
  40dc3c:	cbnz	w1, 40dc24 <ferror@plt+0x9c94>
  40dc40:	ret
  40dc44:	sub	w2, w1, #0x1
  40dc48:	cmp	x0, #0x0
  40dc4c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40dc50:	b.eq	40dc70 <ferror@plt+0x9ce0>  // b.none
  40dc54:	ldr	x0, [x0, #16]
  40dc58:	cmp	x0, #0x0
  40dc5c:	cset	w1, ne  // ne = any
  40dc60:	cmp	w2, #0x0
  40dc64:	csel	w1, w1, wzr, ne  // ne = any
  40dc68:	sub	w2, w2, #0x1
  40dc6c:	cbnz	w1, 40dc54 <ferror@plt+0x9cc4>
  40dc70:	ret
  40dc74:	sub	w2, w1, #0x1
  40dc78:	cmp	x0, #0x0
  40dc7c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40dc80:	b.eq	40dca0 <ferror@plt+0x9d10>  // b.none
  40dc84:	ldr	x0, [x0, #8]
  40dc88:	cmp	x0, #0x0
  40dc8c:	cset	w1, ne  // ne = any
  40dc90:	cmp	w2, #0x0
  40dc94:	csel	w1, w1, wzr, ne  // ne = any
  40dc98:	sub	w2, w2, #0x1
  40dc9c:	cbnz	w1, 40dc84 <ferror@plt+0x9cf4>
  40dca0:	cbz	x0, 40dca8 <ferror@plt+0x9d18>
  40dca4:	ldr	x0, [x0]
  40dca8:	ret
  40dcac:	cbz	x0, 40dcc4 <ferror@plt+0x9d34>
  40dcb0:	ldr	x2, [x0]
  40dcb4:	cmp	x2, x1
  40dcb8:	b.eq	40dcc4 <ferror@plt+0x9d34>  // b.none
  40dcbc:	ldr	x0, [x0, #8]
  40dcc0:	cbnz	x0, 40dcb0 <ferror@plt+0x9d20>
  40dcc4:	ret
  40dcc8:	stp	x29, x30, [sp, #-48]!
  40dccc:	mov	x29, sp
  40dcd0:	stp	x19, x20, [sp, #16]
  40dcd4:	mov	x19, x0
  40dcd8:	cbz	x2, 40dd18 <ferror@plt+0x9d88>
  40dcdc:	str	x21, [sp, #32]
  40dce0:	mov	x21, x1
  40dce4:	mov	x20, x2
  40dce8:	cbz	x0, 40dd10 <ferror@plt+0x9d80>
  40dcec:	mov	x1, x21
  40dcf0:	ldr	x0, [x19]
  40dcf4:	blr	x20
  40dcf8:	cbz	w0, 40dd40 <ferror@plt+0x9db0>
  40dcfc:	ldr	x19, [x19, #8]
  40dd00:	cbnz	x19, 40dcec <ferror@plt+0x9d5c>
  40dd04:	mov	x0, x19
  40dd08:	ldr	x21, [sp, #32]
  40dd0c:	b	40dd48 <ferror@plt+0x9db8>
  40dd10:	ldr	x21, [sp, #32]
  40dd14:	b	40dd48 <ferror@plt+0x9db8>
  40dd18:	adrp	x2, 441000 <ferror@plt+0x3d070>
  40dd1c:	add	x2, x2, #0x980
  40dd20:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40dd24:	add	x1, x1, #0x7c8
  40dd28:	add	x1, x1, #0x38
  40dd2c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40dd30:	add	x0, x0, #0xb60
  40dd34:	bl	4149c4 <ferror@plt+0x10a34>
  40dd38:	mov	x0, x19
  40dd3c:	b	40dd48 <ferror@plt+0x9db8>
  40dd40:	mov	x0, x19
  40dd44:	ldr	x21, [sp, #32]
  40dd48:	ldp	x19, x20, [sp, #16]
  40dd4c:	ldp	x29, x30, [sp], #48
  40dd50:	ret
  40dd54:	mov	x2, x0
  40dd58:	cbz	x0, 40dd88 <ferror@plt+0x9df8>
  40dd5c:	cmp	x0, x1
  40dd60:	b.eq	40dd90 <ferror@plt+0x9e00>  // b.none
  40dd64:	mov	w0, #0x0                   	// #0
  40dd68:	add	w0, w0, #0x1
  40dd6c:	ldr	x2, [x2, #8]
  40dd70:	cbz	x2, 40dd80 <ferror@plt+0x9df0>
  40dd74:	cmp	x1, x2
  40dd78:	b.ne	40dd68 <ferror@plt+0x9dd8>  // b.any
  40dd7c:	b	40dd84 <ferror@plt+0x9df4>
  40dd80:	mov	w0, #0xffffffff            	// #-1
  40dd84:	ret
  40dd88:	mov	w0, #0xffffffff            	// #-1
  40dd8c:	b	40dd84 <ferror@plt+0x9df4>
  40dd90:	mov	w0, #0x0                   	// #0
  40dd94:	b	40dd84 <ferror@plt+0x9df4>
  40dd98:	mov	x2, x0
  40dd9c:	cbz	x0, 40ddc4 <ferror@plt+0x9e34>
  40dda0:	mov	w0, #0x0                   	// #0
  40dda4:	ldr	x3, [x2]
  40dda8:	cmp	x3, x1
  40ddac:	b.eq	40ddc0 <ferror@plt+0x9e30>  // b.none
  40ddb0:	add	w0, w0, #0x1
  40ddb4:	ldr	x2, [x2, #8]
  40ddb8:	cbnz	x2, 40dda4 <ferror@plt+0x9e14>
  40ddbc:	mov	w0, #0xffffffff            	// #-1
  40ddc0:	ret
  40ddc4:	mov	w0, #0xffffffff            	// #-1
  40ddc8:	b	40ddc0 <ferror@plt+0x9e30>
  40ddcc:	mov	x1, x0
  40ddd0:	cbz	x0, 40dde0 <ferror@plt+0x9e50>
  40ddd4:	mov	x0, x1
  40ddd8:	ldr	x1, [x1, #8]
  40dddc:	cbnz	x1, 40ddd4 <ferror@plt+0x9e44>
  40dde0:	ret
  40dde4:	stp	x29, x30, [sp, #-48]!
  40dde8:	mov	x29, sp
  40ddec:	stp	x19, x20, [sp, #16]
  40ddf0:	str	x21, [sp, #32]
  40ddf4:	mov	x20, x0
  40ddf8:	mov	x21, x1
  40ddfc:	mov	x0, #0x18                  	// #24
  40de00:	bl	41e67c <ferror@plt+0x1a6ec>
  40de04:	mov	x19, x0
  40de08:	str	x21, [x0]
  40de0c:	str	xzr, [x0, #8]
  40de10:	cbz	x20, 40de3c <ferror@plt+0x9eac>
  40de14:	mov	x0, x20
  40de18:	bl	40ddcc <ferror@plt+0x9e3c>
  40de1c:	str	x19, [x0, #8]
  40de20:	str	x0, [x19, #16]
  40de24:	mov	x19, x20
  40de28:	mov	x0, x19
  40de2c:	ldp	x19, x20, [sp, #16]
  40de30:	ldr	x21, [sp, #32]
  40de34:	ldp	x29, x30, [sp], #48
  40de38:	ret
  40de3c:	str	xzr, [x0, #16]
  40de40:	b	40de28 <ferror@plt+0x9e98>
  40de44:	stp	x29, x30, [sp, #-48]!
  40de48:	mov	x29, sp
  40de4c:	stp	x19, x20, [sp, #16]
  40de50:	str	x21, [sp, #32]
  40de54:	mov	x19, x0
  40de58:	mov	x21, x1
  40de5c:	tbnz	w2, #31, 40dea8 <ferror@plt+0x9f18>
  40de60:	mov	w1, w2
  40de64:	cbz	w2, 40deb0 <ferror@plt+0x9f20>
  40de68:	bl	40dc14 <ferror@plt+0x9c84>
  40de6c:	mov	x20, x0
  40de70:	cbz	x0, 40debc <ferror@plt+0x9f2c>
  40de74:	mov	x0, #0x18                  	// #24
  40de78:	bl	41e67c <ferror@plt+0x1a6ec>
  40de7c:	str	x21, [x0]
  40de80:	ldr	x1, [x20, #16]
  40de84:	str	x1, [x0, #16]
  40de88:	str	x0, [x1, #8]
  40de8c:	str	x20, [x0, #8]
  40de90:	str	x0, [x20, #16]
  40de94:	mov	x0, x19
  40de98:	ldp	x19, x20, [sp, #16]
  40de9c:	ldr	x21, [sp, #32]
  40dea0:	ldp	x29, x30, [sp], #48
  40dea4:	ret
  40dea8:	bl	40dde4 <ferror@plt+0x9e54>
  40deac:	b	40de98 <ferror@plt+0x9f08>
  40deb0:	mov	x1, x21
  40deb4:	bl	40d6fc <ferror@plt+0x976c>
  40deb8:	b	40de98 <ferror@plt+0x9f08>
  40debc:	mov	x1, x21
  40dec0:	mov	x0, x19
  40dec4:	bl	40dde4 <ferror@plt+0x9e54>
  40dec8:	b	40de98 <ferror@plt+0x9f08>
  40decc:	stp	x29, x30, [sp, #-32]!
  40ded0:	mov	x29, sp
  40ded4:	stp	x19, x20, [sp, #16]
  40ded8:	mov	x20, x0
  40dedc:	cbz	x1, 40df00 <ferror@plt+0x9f70>
  40dee0:	mov	x19, x1
  40dee4:	bl	40ddcc <ferror@plt+0x9e3c>
  40dee8:	mov	x1, x0
  40deec:	mov	x0, x19
  40def0:	cbz	x1, 40defc <ferror@plt+0x9f6c>
  40def4:	str	x19, [x1, #8]
  40def8:	mov	x0, x20
  40defc:	str	x1, [x19, #16]
  40df00:	ldp	x19, x20, [sp, #16]
  40df04:	ldp	x29, x30, [sp], #32
  40df08:	ret
  40df0c:	mov	x1, x0
  40df10:	cbz	x0, 40df20 <ferror@plt+0x9f90>
  40df14:	mov	x0, x1
  40df18:	ldr	x1, [x1, #16]
  40df1c:	cbnz	x1, 40df14 <ferror@plt+0x9f84>
  40df20:	ret
  40df24:	mov	x1, x0
  40df28:	cbz	x0, 40df40 <ferror@plt+0x9fb0>
  40df2c:	mov	w0, #0x0                   	// #0
  40df30:	add	w0, w0, #0x1
  40df34:	ldr	x1, [x1, #8]
  40df38:	cbnz	x1, 40df30 <ferror@plt+0x9fa0>
  40df3c:	ret
  40df40:	mov	w0, #0x0                   	// #0
  40df44:	b	40df3c <ferror@plt+0x9fac>
  40df48:	stp	x29, x30, [sp, #-48]!
  40df4c:	mov	x29, sp
  40df50:	stp	x19, x20, [sp, #16]
  40df54:	str	x21, [sp, #32]
  40df58:	mov	x19, x0
  40df5c:	mov	x21, x1
  40df60:	mov	x20, x2
  40df64:	cbz	x0, 40df80 <ferror@plt+0x9ff0>
  40df68:	mov	x0, x19
  40df6c:	ldr	x19, [x19, #8]
  40df70:	mov	x1, x20
  40df74:	ldr	x0, [x0]
  40df78:	blr	x21
  40df7c:	cbnz	x19, 40df68 <ferror@plt+0x9fd8>
  40df80:	ldp	x19, x20, [sp, #16]
  40df84:	ldr	x21, [sp, #32]
  40df88:	ldp	x29, x30, [sp], #48
  40df8c:	ret
  40df90:	stp	x29, x30, [sp, #-32]!
  40df94:	mov	x29, sp
  40df98:	str	x19, [sp, #16]
  40df9c:	mov	x19, x0
  40dfa0:	mov	x2, #0x0                   	// #0
  40dfa4:	bl	40df48 <ferror@plt+0x9fb8>
  40dfa8:	mov	x0, x19
  40dfac:	bl	40d6c0 <ferror@plt+0x9730>
  40dfb0:	ldr	x19, [sp, #16]
  40dfb4:	ldp	x29, x30, [sp], #32
  40dfb8:	ret
  40dfbc:	stp	x29, x30, [sp, #-16]!
  40dfc0:	mov	x29, sp
  40dfc4:	mov	x3, #0x0                   	// #0
  40dfc8:	bl	40d574 <ferror@plt+0x95e4>
  40dfcc:	ldp	x29, x30, [sp], #16
  40dfd0:	ret
  40dfd4:	stp	x29, x30, [sp, #-16]!
  40dfd8:	mov	x29, sp
  40dfdc:	bl	40d574 <ferror@plt+0x95e4>
  40dfe0:	ldp	x29, x30, [sp], #16
  40dfe4:	ret
  40dfe8:	stp	x29, x30, [sp, #-16]!
  40dfec:	mov	x29, sp
  40dff0:	mov	x2, #0x0                   	// #0
  40dff4:	bl	40d46c <ferror@plt+0x94dc>
  40dff8:	ldp	x29, x30, [sp], #16
  40dffc:	ret
  40e000:	stp	x29, x30, [sp, #-16]!
  40e004:	mov	x29, sp
  40e008:	bl	40d46c <ferror@plt+0x94dc>
  40e00c:	ldp	x29, x30, [sp], #16
  40e010:	ret
  40e014:	ldr	w1, [x0]
  40e018:	add	w1, w1, #0x1
  40e01c:	str	w1, [x0]
  40e020:	ret
  40e024:	ldr	x1, [x0, #8]
  40e028:	str	x1, [x2]
  40e02c:	ldr	x0, [x0, #16]
  40e030:	str	x0, [x3]
  40e034:	ret
  40e038:	ldr	w0, [x0, #104]
  40e03c:	ret
  40e040:	ldr	w0, [x0, #104]
  40e044:	ret
  40e048:	ldr	w0, [x0, #100]
  40e04c:	ret
  40e050:	ldr	w0, [x0, #100]
  40e054:	ret
  40e058:	str	wzr, [x1]
  40e05c:	mov	w0, #0x1                   	// #1
  40e060:	ret
  40e064:	mov	w0, #0x1                   	// #1
  40e068:	ret
  40e06c:	stp	x29, x30, [sp, #-192]!
  40e070:	mov	x29, sp
  40e074:	str	x19, [sp, #16]
  40e078:	mov	w19, w0
  40e07c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  40e080:	add	x1, x1, #0xa28
  40e084:	sxtw	x0, w0
  40e088:	ldr	w2, [x1, x0, lsl #2]
  40e08c:	sub	w2, w2, #0x1
  40e090:	str	w2, [x1, x0, lsl #2]
  40e094:	ldr	w0, [x1, x0, lsl #2]
  40e098:	cbz	w0, 40e0a8 <ferror@plt+0xa118>
  40e09c:	ldr	x19, [sp, #16]
  40e0a0:	ldp	x29, x30, [sp], #192
  40e0a4:	ret
  40e0a8:	str	xzr, [sp, #40]
  40e0ac:	add	x0, sp, #0x30
  40e0b0:	bl	403810 <sigemptyset@plt>
  40e0b4:	mov	x2, #0x0                   	// #0
  40e0b8:	add	x1, sp, #0x28
  40e0bc:	mov	w0, w19
  40e0c0:	bl	4039d0 <sigaction@plt>
  40e0c4:	b	40e09c <ferror@plt+0xa10c>
  40e0c8:	stp	x29, x30, [sp, #-48]!
  40e0cc:	mov	x29, sp
  40e0d0:	stp	x19, x20, [sp, #16]
  40e0d4:	str	x21, [sp, #32]
  40e0d8:	mov	x20, x0
  40e0dc:	adrp	x19, 49b000 <ferror@plt+0x97070>
  40e0e0:	add	x19, x19, #0xa28
  40e0e4:	add	x21, x19, #0x108
  40e0e8:	mov	x0, x21
  40e0ec:	bl	4308a4 <ferror@plt+0x2c914>
  40e0f0:	ldr	w0, [x20, #96]
  40e0f4:	bl	40e06c <ferror@plt+0xa0dc>
  40e0f8:	mov	x1, x20
  40e0fc:	ldr	x0, [x19, #272]
  40e100:	bl	41f818 <ferror@plt+0x1b888>
  40e104:	str	x0, [x19, #272]
  40e108:	mov	x0, x21
  40e10c:	bl	4308cc <ferror@plt+0x2c93c>
  40e110:	ldp	x19, x20, [sp, #16]
  40e114:	ldr	x21, [sp, #32]
  40e118:	ldp	x29, x30, [sp], #48
  40e11c:	ret
  40e120:	stp	x29, x30, [sp, #-48]!
  40e124:	mov	x29, sp
  40e128:	stp	x19, x20, [sp, #16]
  40e12c:	str	x21, [sp, #32]
  40e130:	mov	x20, x0
  40e134:	adrp	x19, 49b000 <ferror@plt+0x97070>
  40e138:	add	x19, x19, #0xa28
  40e13c:	add	x21, x19, #0x108
  40e140:	mov	x0, x21
  40e144:	bl	4308a4 <ferror@plt+0x2c914>
  40e148:	mov	x1, x20
  40e14c:	ldr	x0, [x19, #280]
  40e150:	bl	41f818 <ferror@plt+0x1b888>
  40e154:	str	x0, [x19, #280]
  40e158:	mov	w0, #0x11                  	// #17
  40e15c:	bl	40e06c <ferror@plt+0xa0dc>
  40e160:	mov	x0, x21
  40e164:	bl	4308cc <ferror@plt+0x2c93c>
  40e168:	ldp	x19, x20, [sp, #16]
  40e16c:	ldr	x21, [sp, #32]
  40e170:	ldp	x29, x30, [sp], #48
  40e174:	ret
  40e178:	stp	x29, x30, [sp, #-32]!
  40e17c:	mov	x29, sp
  40e180:	cbz	x1, 40e1a4 <ferror@plt+0xa214>
  40e184:	str	x19, [sp, #16]
  40e188:	mov	x19, x0
  40e18c:	mov	x0, x2
  40e190:	blr	x1
  40e194:	str	wzr, [x19, #100]
  40e198:	ldr	x19, [sp, #16]
  40e19c:	ldp	x29, x30, [sp], #32
  40e1a0:	ret
  40e1a4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40e1a8:	add	x2, x2, #0x818
  40e1ac:	mov	w1, #0x10                  	// #16
  40e1b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e1b4:	add	x0, x0, #0xb60
  40e1b8:	bl	414944 <ferror@plt+0x109b4>
  40e1bc:	mov	w0, #0x0                   	// #0
  40e1c0:	b	40e19c <ferror@plt+0xa20c>
  40e1c4:	stp	x29, x30, [sp, #-16]!
  40e1c8:	mov	x29, sp
  40e1cc:	cbz	x1, 40e1ec <ferror@plt+0xa25c>
  40e1d0:	mov	x3, x1
  40e1d4:	ldr	w1, [x0, #100]
  40e1d8:	ldr	w0, [x0, #96]
  40e1dc:	blr	x3
  40e1e0:	mov	w0, #0x0                   	// #0
  40e1e4:	ldp	x29, x30, [sp], #16
  40e1e8:	ret
  40e1ec:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40e1f0:	add	x2, x2, #0x870
  40e1f4:	mov	w1, #0x10                  	// #16
  40e1f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e1fc:	add	x0, x0, #0xb60
  40e200:	bl	414944 <ferror@plt+0x109b4>
  40e204:	b	40e1e0 <ferror@plt+0xa250>
  40e208:	stp	x29, x30, [sp, #-16]!
  40e20c:	mov	x29, sp
  40e210:	cbz	x1, 40e224 <ferror@plt+0xa294>
  40e214:	mov	x0, x2
  40e218:	blr	x1
  40e21c:	ldp	x29, x30, [sp], #16
  40e220:	ret
  40e224:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40e228:	add	x2, x2, #0x8c8
  40e22c:	mov	w1, #0x10                  	// #16
  40e230:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e234:	add	x0, x0, #0xb60
  40e238:	bl	414944 <ferror@plt+0x109b4>
  40e23c:	mov	w0, #0x0                   	// #0
  40e240:	b	40e21c <ferror@plt+0xa28c>
  40e244:	stp	x29, x30, [sp, #-16]!
  40e248:	mov	x29, sp
  40e24c:	mov	x1, x0
  40e250:	mov	x0, #0x10                  	// #16
  40e254:	bl	41ed68 <ferror@plt+0x1add8>
  40e258:	ldp	x29, x30, [sp], #16
  40e25c:	ret
  40e260:	stp	x29, x30, [sp, #-32]!
  40e264:	mov	x29, sp
  40e268:	str	x19, [sp, #16]
  40e26c:	mov	x19, x0
  40e270:	ldr	w0, [x0]
  40e274:	sub	w0, w0, #0x1
  40e278:	str	w0, [x19]
  40e27c:	cbnz	w0, 40e298 <ferror@plt+0xa308>
  40e280:	ldr	x1, [x19, #24]
  40e284:	cbz	x1, 40e290 <ferror@plt+0xa300>
  40e288:	ldr	x0, [x19, #16]
  40e28c:	blr	x1
  40e290:	mov	x0, x19
  40e294:	bl	413498 <ferror@plt+0xf508>
  40e298:	ldr	x19, [sp, #16]
  40e29c:	ldp	x29, x30, [sp], #32
  40e2a0:	ret
  40e2a4:	stp	x29, x30, [sp, #-32]!
  40e2a8:	mov	x29, sp
  40e2ac:	str	x19, [sp, #16]
  40e2b0:	mov	x19, x0
  40e2b4:	mov	x4, x1
  40e2b8:	ldr	x1, [x0, #96]
  40e2bc:	mov	x5, #0x0                   	// #0
  40e2c0:	cbz	x1, 40e304 <ferror@plt+0xa374>
  40e2c4:	ldr	x2, [x1, #16]
  40e2c8:	ldr	x3, [x1]
  40e2cc:	cmp	x3, x4
  40e2d0:	b.eq	40e2e0 <ferror@plt+0xa350>  // b.none
  40e2d4:	mov	x5, x1
  40e2d8:	mov	x1, x2
  40e2dc:	b	40e2c0 <ferror@plt+0xa330>
  40e2e0:	cbz	x5, 40e320 <ferror@plt+0xa390>
  40e2e4:	str	x2, [x5, #16]
  40e2e8:	cbz	x2, 40e328 <ferror@plt+0xa398>
  40e2ec:	str	x5, [x2, #8]
  40e2f0:	mov	x0, #0x20                  	// #32
  40e2f4:	bl	41ed68 <ferror@plt+0x1add8>
  40e2f8:	ldr	w0, [x19, #112]
  40e2fc:	sub	w0, w0, #0x1
  40e300:	str	w0, [x19, #112]
  40e304:	mov	w0, #0x1                   	// #1
  40e308:	str	w0, [x19, #152]
  40e30c:	ldr	x0, [x19, #136]
  40e310:	bl	42f99c <ferror@plt+0x2ba0c>
  40e314:	ldr	x19, [sp, #16]
  40e318:	ldp	x29, x30, [sp], #32
  40e31c:	ret
  40e320:	str	x2, [x19, #96]
  40e324:	b	40e2e8 <ferror@plt+0xa358>
  40e328:	str	x5, [x19, #104]
  40e32c:	b	40e2f0 <ferror@plt+0xa360>
  40e330:	stp	x29, x30, [sp, #-32]!
  40e334:	mov	x29, sp
  40e338:	stp	x19, x20, [sp, #16]
  40e33c:	mov	x20, x0
  40e340:	ldr	w0, [x0, #44]
  40e344:	tbnz	w0, #6, 40e3c0 <ferror@plt+0xa430>
  40e348:	orr	w0, w0, #0x40
  40e34c:	str	w0, [x20, #44]
  40e350:	ldr	x0, [x20, #32]
  40e354:	cbz	x0, 40e394 <ferror@plt+0xa404>
  40e358:	ldr	x19, [x20, #56]
  40e35c:	cbz	x19, 40e374 <ferror@plt+0xa3e4>
  40e360:	ldr	x1, [x19]
  40e364:	ldr	x0, [x20, #32]
  40e368:	bl	40e2a4 <ferror@plt+0xa314>
  40e36c:	ldr	x19, [x19, #8]
  40e370:	cbnz	x19, 40e360 <ferror@plt+0xa3d0>
  40e374:	ldr	x0, [x20, #88]
  40e378:	ldr	x19, [x0, #24]
  40e37c:	cbz	x19, 40e39c <ferror@plt+0xa40c>
  40e380:	ldr	x1, [x19]
  40e384:	ldr	x0, [x20, #32]
  40e388:	bl	40e2a4 <ferror@plt+0xa314>
  40e38c:	ldr	x19, [x19, #8]
  40e390:	cbnz	x19, 40e380 <ferror@plt+0xa3f0>
  40e394:	ldr	x0, [x20, #88]
  40e398:	cbz	x0, 40e3b4 <ferror@plt+0xa424>
  40e39c:	ldr	x19, [x0]
  40e3a0:	cbz	x19, 40e3b4 <ferror@plt+0xa424>
  40e3a4:	ldr	x0, [x19]
  40e3a8:	bl	40e330 <ferror@plt+0xa3a0>
  40e3ac:	ldr	x19, [x19, #8]
  40e3b0:	cbnz	x19, 40e3a4 <ferror@plt+0xa414>
  40e3b4:	ldp	x19, x20, [sp, #16]
  40e3b8:	ldp	x29, x30, [sp], #32
  40e3bc:	ret
  40e3c0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40e3c4:	add	x2, x2, #0x918
  40e3c8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40e3cc:	add	x1, x1, #0x1a0
  40e3d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e3d4:	add	x0, x0, #0xb60
  40e3d8:	bl	4149c4 <ferror@plt+0x10a34>
  40e3dc:	b	40e3b4 <ferror@plt+0xa424>
  40e3e0:	stp	x29, x30, [sp, #-16]!
  40e3e4:	mov	x29, sp
  40e3e8:	adrp	x1, 49b000 <ferror@plt+0x97070>
  40e3ec:	add	x1, x1, #0xa28
  40e3f0:	add	x3, x1, #0x120
  40e3f4:	sxtw	x0, w0
  40e3f8:	mov	w2, #0x1                   	// #1
  40e3fc:	str	w2, [x3, x0, lsl #2]
  40e400:	str	w2, [x1, #548]
  40e404:	ldr	x0, [x1, #552]
  40e408:	ldr	x0, [x0, #136]
  40e40c:	bl	42f99c <ferror@plt+0x2ba0c>
  40e410:	ldp	x29, x30, [sp], #16
  40e414:	ret
  40e418:	stp	x29, x30, [sp, #-32]!
  40e41c:	mov	x29, sp
  40e420:	str	x19, [sp, #16]
  40e424:	mov	x19, x0
  40e428:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40e42c:	add	x0, x0, #0xa28
  40e430:	add	x0, x0, #0x230
  40e434:	bl	4308a4 <ferror@plt+0x2c914>
  40e438:	ldr	x0, [x19, #32]
  40e43c:	cbz	x0, 40e448 <ferror@plt+0xa4b8>
  40e440:	ldr	x0, [x0, #136]
  40e444:	bl	42f99c <ferror@plt+0x2ba0c>
  40e448:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40e44c:	add	x0, x0, #0xa28
  40e450:	add	x0, x0, #0x230
  40e454:	bl	4308cc <ferror@plt+0x2c93c>
  40e458:	ldr	x19, [sp, #16]
  40e45c:	ldp	x29, x30, [sp], #32
  40e460:	ret
  40e464:	stp	x29, x30, [sp, #-48]!
  40e468:	mov	x29, sp
  40e46c:	stp	x19, x20, [sp, #16]
  40e470:	str	x21, [sp, #32]
  40e474:	mov	x20, x0
  40e478:	mov	w19, w1
  40e47c:	mov	x21, x2
  40e480:	mov	x0, #0x20                  	// #32
  40e484:	bl	41e67c <ferror@plt+0x1a6ec>
  40e488:	strh	wzr, [x21, #6]
  40e48c:	str	x21, [x0]
  40e490:	str	w19, [x0, #24]
  40e494:	ldr	x2, [x20, #104]
  40e498:	mov	x1, #0x0                   	// #0
  40e49c:	cbz	x2, 40e4c8 <ferror@plt+0xa538>
  40e4a0:	ldr	w3, [x2, #24]
  40e4a4:	cmp	w3, w19
  40e4a8:	b.le	40e4d8 <ferror@plt+0xa548>
  40e4ac:	ldr	x3, [x2, #8]
  40e4b0:	mov	x1, x2
  40e4b4:	cbz	x3, 40e4c8 <ferror@plt+0xa538>
  40e4b8:	mov	x2, x3
  40e4bc:	b	40e4a0 <ferror@plt+0xa510>
  40e4c0:	str	x0, [x20, #104]
  40e4c4:	b	40e4ec <ferror@plt+0xa55c>
  40e4c8:	str	x0, [x20, #96]
  40e4cc:	mov	x1, x2
  40e4d0:	mov	x2, #0x0                   	// #0
  40e4d4:	b	40e4dc <ferror@plt+0xa54c>
  40e4d8:	str	x0, [x2, #16]
  40e4dc:	str	x2, [x0, #8]
  40e4e0:	str	x1, [x0, #16]
  40e4e4:	cbz	x1, 40e4c0 <ferror@plt+0xa530>
  40e4e8:	str	x0, [x1, #8]
  40e4ec:	ldr	w0, [x20, #112]
  40e4f0:	add	w0, w0, #0x1
  40e4f4:	str	w0, [x20, #112]
  40e4f8:	mov	w0, #0x1                   	// #1
  40e4fc:	str	w0, [x20, #152]
  40e500:	ldr	x0, [x20, #136]
  40e504:	bl	42f99c <ferror@plt+0x2ba0c>
  40e508:	ldp	x19, x20, [sp, #16]
  40e50c:	ldr	x21, [sp, #32]
  40e510:	ldp	x29, x30, [sp], #48
  40e514:	ret
  40e518:	stp	x29, x30, [sp, #-32]!
  40e51c:	mov	x29, sp
  40e520:	stp	x19, x20, [sp, #16]
  40e524:	mov	x19, x0
  40e528:	ldr	w0, [x0, #44]
  40e52c:	tbz	w0, #6, 40e5ac <ferror@plt+0xa61c>
  40e530:	tbz	w0, #0, 40e5d0 <ferror@plt+0xa640>
  40e534:	and	w0, w0, #0xffffffbf
  40e538:	str	w0, [x19, #44]
  40e53c:	ldr	x20, [x19, #56]
  40e540:	cbz	x20, 40e55c <ferror@plt+0xa5cc>
  40e544:	ldr	x2, [x20]
  40e548:	ldr	w1, [x19, #40]
  40e54c:	ldr	x0, [x19, #32]
  40e550:	bl	40e464 <ferror@plt+0xa4d4>
  40e554:	ldr	x20, [x20, #8]
  40e558:	cbnz	x20, 40e544 <ferror@plt+0xa5b4>
  40e55c:	ldr	x0, [x19, #88]
  40e560:	ldr	x20, [x0, #24]
  40e564:	cbz	x20, 40e588 <ferror@plt+0xa5f8>
  40e568:	ldr	x2, [x20]
  40e56c:	ldr	w1, [x19, #40]
  40e570:	ldr	x0, [x19, #32]
  40e574:	bl	40e464 <ferror@plt+0xa4d4>
  40e578:	ldr	x20, [x20, #8]
  40e57c:	cbnz	x20, 40e568 <ferror@plt+0xa5d8>
  40e580:	ldr	x0, [x19, #88]
  40e584:	cbz	x0, 40e5a0 <ferror@plt+0xa610>
  40e588:	ldr	x19, [x0]
  40e58c:	cbz	x19, 40e5a0 <ferror@plt+0xa610>
  40e590:	ldr	x0, [x19]
  40e594:	bl	40e518 <ferror@plt+0xa588>
  40e598:	ldr	x19, [x19, #8]
  40e59c:	cbnz	x19, 40e590 <ferror@plt+0xa600>
  40e5a0:	ldp	x19, x20, [sp, #16]
  40e5a4:	ldp	x29, x30, [sp], #32
  40e5a8:	ret
  40e5ac:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40e5b0:	add	x2, x2, #0x938
  40e5b4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40e5b8:	add	x1, x1, #0x1a0
  40e5bc:	add	x1, x1, #0x10
  40e5c0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e5c4:	add	x0, x0, #0xb60
  40e5c8:	bl	4149c4 <ferror@plt+0x10a34>
  40e5cc:	b	40e5a0 <ferror@plt+0xa610>
  40e5d0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40e5d4:	add	x2, x2, #0x950
  40e5d8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40e5dc:	add	x1, x1, #0x1a0
  40e5e0:	add	x1, x1, #0x10
  40e5e4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e5e8:	add	x0, x0, #0xb60
  40e5ec:	bl	4149c4 <ferror@plt+0x10a34>
  40e5f0:	b	40e5a0 <ferror@plt+0xa610>
  40e5f4:	stp	x29, x30, [sp, #-32]!
  40e5f8:	mov	x29, sp
  40e5fc:	str	x19, [sp, #16]
  40e600:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40e604:	add	x0, x0, #0x5f0
  40e608:	bl	430c58 <ferror@plt+0x2ccc8>
  40e60c:	mov	x19, x0
  40e610:	cbz	x0, 40e624 <ferror@plt+0xa694>
  40e614:	mov	x0, x19
  40e618:	ldr	x19, [sp, #16]
  40e61c:	ldp	x29, x30, [sp], #32
  40e620:	ret
  40e624:	mov	x0, #0x10                  	// #16
  40e628:	bl	41ecec <ferror@plt+0x1ad5c>
  40e62c:	mov	x19, x0
  40e630:	mov	x1, x0
  40e634:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40e638:	add	x0, x0, #0x5f0
  40e63c:	bl	430c74 <ferror@plt+0x2cce4>
  40e640:	b	40e614 <ferror@plt+0xa684>
  40e644:	stp	x29, x30, [sp, #-16]!
  40e648:	mov	x29, sp
  40e64c:	adrp	x1, 410000 <ferror@plt+0xc070>
  40e650:	add	x1, x1, #0xdbc
  40e654:	bl	41b03c <ferror@plt+0x170ac>
  40e658:	ldp	x29, x30, [sp], #16
  40e65c:	ret
  40e660:	stp	x29, x30, [sp, #-64]!
  40e664:	mov	x29, sp
  40e668:	stp	x19, x20, [sp, #16]
  40e66c:	stp	x21, x22, [sp, #32]
  40e670:	str	x23, [sp, #48]
  40e674:	mov	x19, x0
  40e678:	mov	x22, x1
  40e67c:	ldr	w23, [x0, #40]
  40e680:	ldr	x21, [x1, #80]
  40e684:	cbnz	x21, 40e6b0 <ferror@plt+0xa720>
  40e688:	mov	x0, #0x18                  	// #24
  40e68c:	bl	41ecec <ferror@plt+0x1ad5c>
  40e690:	mov	x20, x0
  40e694:	str	w23, [x0, #16]
  40e698:	mov	x1, x0
  40e69c:	mov	x0, #0x0                   	// #0
  40e6a0:	bl	40dde4 <ferror@plt+0x9e54>
  40e6a4:	str	x0, [x22, #80]
  40e6a8:	b	40e710 <ferror@plt+0xa780>
  40e6ac:	mov	x21, x0
  40e6b0:	ldr	x20, [x21]
  40e6b4:	ldr	w0, [x20, #16]
  40e6b8:	cmp	w23, w0
  40e6bc:	b.eq	40e710 <ferror@plt+0xa780>  // b.none
  40e6c0:	b.lt	40e6ec <ferror@plt+0xa75c>  // b.tstop
  40e6c4:	ldr	x0, [x21, #8]
  40e6c8:	cbnz	x0, 40e6ac <ferror@plt+0xa71c>
  40e6cc:	mov	x0, #0x18                  	// #24
  40e6d0:	bl	41ecec <ferror@plt+0x1ad5c>
  40e6d4:	mov	x20, x0
  40e6d8:	str	w23, [x0, #16]
  40e6dc:	mov	x1, x0
  40e6e0:	mov	x0, x21
  40e6e4:	bl	40dde4 <ferror@plt+0x9e54>
  40e6e8:	b	40e710 <ferror@plt+0xa780>
  40e6ec:	mov	x0, #0x18                  	// #24
  40e6f0:	bl	41ecec <ferror@plt+0x1ad5c>
  40e6f4:	mov	x20, x0
  40e6f8:	str	w23, [x0, #16]
  40e6fc:	mov	x2, x0
  40e700:	mov	x1, x21
  40e704:	ldr	x0, [x22, #80]
  40e708:	bl	40d74c <ferror@plt+0x97bc>
  40e70c:	str	x0, [x22, #80]
  40e710:	ldr	x0, [x19, #88]
  40e714:	ldr	x0, [x0, #8]
  40e718:	cbz	x0, 40e77c <ferror@plt+0xa7ec>
  40e71c:	ldr	x1, [x20]
  40e720:	cbz	x1, 40e750 <ferror@plt+0xa7c0>
  40e724:	ldr	x1, [x0, #64]
  40e728:	str	x0, [x19, #72]
  40e72c:	str	x19, [x0, #64]
  40e730:	str	x1, [x19, #64]
  40e734:	cbz	x1, 40e78c <ferror@plt+0xa7fc>
  40e738:	str	x19, [x1, #72]
  40e73c:	ldp	x19, x20, [sp, #16]
  40e740:	ldp	x21, x22, [sp, #32]
  40e744:	ldr	x23, [sp, #48]
  40e748:	ldp	x29, x30, [sp], #64
  40e74c:	ret
  40e750:	adrp	x4, 43f000 <ferror@plt+0x3b070>
  40e754:	add	x4, x4, #0x970
  40e758:	adrp	x3, 440000 <ferror@plt+0x3c070>
  40e75c:	add	x3, x3, #0x1a0
  40e760:	add	x3, x3, #0x20
  40e764:	mov	w2, #0x3e9                 	// #1001
  40e768:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40e76c:	add	x1, x1, #0x990
  40e770:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e774:	add	x0, x0, #0xb60
  40e778:	bl	4274b0 <ferror@plt+0x23520>
  40e77c:	ldr	x1, [x20, #8]
  40e780:	str	xzr, [x19, #72]
  40e784:	str	x19, [x20, #8]
  40e788:	b	40e730 <ferror@plt+0xa7a0>
  40e78c:	str	x19, [x20]
  40e790:	b	40e73c <ferror@plt+0xa7ac>
  40e794:	stp	x29, x30, [sp, #-48]!
  40e798:	mov	x29, sp
  40e79c:	stp	x19, x20, [sp, #16]
  40e7a0:	mov	x19, x0
  40e7a4:	mov	x20, x1
  40e7a8:	ldr	w1, [x0, #40]
  40e7ac:	ldr	x0, [x20, #80]
  40e7b0:	cbz	x0, 40e818 <ferror@plt+0xa888>
  40e7b4:	str	x21, [sp, #32]
  40e7b8:	ldr	x21, [x0]
  40e7bc:	ldr	w2, [x21, #16]
  40e7c0:	cmp	w1, w2
  40e7c4:	b.eq	40e83c <ferror@plt+0xa8ac>  // b.none
  40e7c8:	b.lt	40e814 <ferror@plt+0xa884>  // b.tstop
  40e7cc:	ldr	x0, [x0, #8]
  40e7d0:	cbnz	x0, 40e7b8 <ferror@plt+0xa828>
  40e7d4:	ldr	x21, [sp, #32]
  40e7d8:	b	40e818 <ferror@plt+0xa888>
  40e7dc:	ldr	x0, [x19, #72]
  40e7e0:	str	x0, [x21]
  40e7e4:	b	40e84c <ferror@plt+0xa8bc>
  40e7e8:	ldr	x0, [x19, #64]
  40e7ec:	str	x0, [x21, #8]
  40e7f0:	b	40e85c <ferror@plt+0xa8cc>
  40e7f4:	mov	x1, x21
  40e7f8:	ldr	x0, [x20, #80]
  40e7fc:	bl	40d848 <ferror@plt+0x98b8>
  40e800:	str	x0, [x20, #80]
  40e804:	mov	x1, x21
  40e808:	mov	x0, #0x18                  	// #24
  40e80c:	bl	41ed68 <ferror@plt+0x1add8>
  40e810:	b	40e86c <ferror@plt+0xa8dc>
  40e814:	ldr	x21, [sp, #32]
  40e818:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40e81c:	add	x2, x2, #0x998
  40e820:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40e824:	add	x1, x1, #0x1a0
  40e828:	add	x1, x1, #0x38
  40e82c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e830:	add	x0, x0, #0xb60
  40e834:	bl	4149c4 <ferror@plt+0x10a34>
  40e838:	b	40e880 <ferror@plt+0xa8f0>
  40e83c:	ldr	x0, [x19, #64]
  40e840:	cbz	x0, 40e7dc <ferror@plt+0xa84c>
  40e844:	ldr	x1, [x19, #72]
  40e848:	str	x1, [x0, #72]
  40e84c:	ldr	x0, [x19, #72]
  40e850:	cbz	x0, 40e7e8 <ferror@plt+0xa858>
  40e854:	ldr	x1, [x19, #64]
  40e858:	str	x1, [x0, #64]
  40e85c:	str	xzr, [x19, #64]
  40e860:	str	xzr, [x19, #72]
  40e864:	ldr	x0, [x21]
  40e868:	cbz	x0, 40e7f4 <ferror@plt+0xa864>
  40e86c:	ldr	x0, [x20, #72]
  40e870:	cbz	x0, 40e88c <ferror@plt+0xa8fc>
  40e874:	ldr	w1, [x19, #48]
  40e878:	bl	40cd34 <ferror@plt+0x8da4>
  40e87c:	ldr	x21, [sp, #32]
  40e880:	ldp	x19, x20, [sp, #16]
  40e884:	ldp	x29, x30, [sp], #48
  40e888:	ret
  40e88c:	ldr	x21, [sp, #32]
  40e890:	b	40e880 <ferror@plt+0xa8f0>
  40e894:	stp	x29, x30, [sp, #-64]!
  40e898:	mov	x29, sp
  40e89c:	cbz	x0, 40e97c <ferror@plt+0xa9ec>
  40e8a0:	stp	x19, x20, [sp, #16]
  40e8a4:	stp	x21, x22, [sp, #32]
  40e8a8:	stp	x23, x24, [sp, #48]
  40e8ac:	mov	x19, x0
  40e8b0:	mov	x20, x1
  40e8b4:	mov	w21, w2
  40e8b8:	cmp	w2, #0x0
  40e8bc:	cset	w22, eq  // eq = none
  40e8c0:	cmp	x1, #0x0
  40e8c4:	csel	w22, w22, wzr, ne  // ne = any
  40e8c8:	cbnz	w22, 40e9a0 <ferror@plt+0xaa10>
  40e8cc:	ldr	w0, [x0, #24]
  40e8d0:	sub	w0, w0, #0x1
  40e8d4:	str	w0, [x19, #24]
  40e8d8:	cbnz	w0, 40eaa8 <ferror@plt+0xab18>
  40e8dc:	ldr	x24, [x19]
  40e8e0:	ldr	x23, [x19, #8]
  40e8e4:	str	xzr, [x19]
  40e8e8:	str	xzr, [x19, #8]
  40e8ec:	cbz	x1, 40ea0c <ferror@plt+0xaa7c>
  40e8f0:	ldr	w0, [x19, #44]
  40e8f4:	tbnz	w0, #0, 40e9f0 <ferror@plt+0xaa60>
  40e8f8:	mov	x1, x20
  40e8fc:	mov	x0, x19
  40e900:	bl	40e794 <ferror@plt+0xa804>
  40e904:	ldr	x0, [x19, #16]
  40e908:	ldr	x0, [x0, #24]
  40e90c:	cbz	x0, 40e930 <ferror@plt+0xa9a0>
  40e910:	mov	x0, x20
  40e914:	bl	4308cc <ferror@plt+0x2c93c>
  40e918:	ldr	x0, [x19, #16]
  40e91c:	ldr	x1, [x0, #24]
  40e920:	mov	x0, x19
  40e924:	blr	x1
  40e928:	mov	x0, x20
  40e92c:	bl	4308a4 <ferror@plt+0x2c914>
  40e930:	ldr	x0, [x19, #80]
  40e934:	bl	413498 <ferror@plt+0xf508>
  40e938:	str	xzr, [x19, #80]
  40e93c:	ldr	x0, [x19, #56]
  40e940:	bl	41f6e8 <ferror@plt+0x1b758>
  40e944:	str	xzr, [x19, #56]
  40e948:	ldr	x0, [x19, #88]
  40e94c:	adrp	x1, 413000 <ferror@plt+0xf070>
  40e950:	add	x1, x1, #0x498
  40e954:	ldr	x0, [x0, #24]
  40e958:	bl	41fddc <ferror@plt+0x1be4c>
  40e95c:	ldr	x1, [x19, #88]
  40e960:	mov	x0, #0x20                  	// #32
  40e964:	bl	41ed68 <ferror@plt+0x1add8>
  40e968:	str	xzr, [x19, #88]
  40e96c:	mov	x0, x19
  40e970:	bl	413498 <ferror@plt+0xf508>
  40e974:	cbz	w22, 40e9c8 <ferror@plt+0xaa38>
  40e978:	b	40e9c0 <ferror@plt+0xaa30>
  40e97c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40e980:	add	x2, x2, #0x9b0
  40e984:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40e988:	add	x1, x1, #0x1a0
  40e98c:	add	x1, x1, #0x58
  40e990:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e994:	add	x0, x0, #0xb60
  40e998:	bl	4149c4 <ferror@plt+0x10a34>
  40e99c:	b	40e9e8 <ferror@plt+0xaa58>
  40e9a0:	mov	x0, x1
  40e9a4:	bl	4308a4 <ferror@plt+0x2c914>
  40e9a8:	ldr	w0, [x19, #24]
  40e9ac:	sub	w0, w0, #0x1
  40e9b0:	str	w0, [x19, #24]
  40e9b4:	cbz	w0, 40ea94 <ferror@plt+0xab04>
  40e9b8:	mov	x23, #0x0                   	// #0
  40e9bc:	mov	x24, #0x0                   	// #0
  40e9c0:	mov	x0, x20
  40e9c4:	bl	4308cc <ferror@plt+0x2c93c>
  40e9c8:	cbz	x23, 40eab8 <ferror@plt+0xab28>
  40e9cc:	cbnz	w21, 40ea68 <ferror@plt+0xaad8>
  40e9d0:	ldr	x1, [x23, #8]
  40e9d4:	mov	x0, x24
  40e9d8:	blr	x1
  40e9dc:	ldp	x19, x20, [sp, #16]
  40e9e0:	ldp	x21, x22, [sp, #32]
  40e9e4:	ldp	x23, x24, [sp, #48]
  40e9e8:	ldp	x29, x30, [sp], #64
  40e9ec:	ret
  40e9f0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40e9f4:	add	x2, x2, #0x9c0
  40e9f8:	mov	w1, #0x10                  	// #16
  40e9fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40ea00:	add	x0, x0, #0xb60
  40ea04:	bl	414944 <ferror@plt+0x109b4>
  40ea08:	b	40e8f8 <ferror@plt+0xa968>
  40ea0c:	ldr	x0, [x19, #16]
  40ea10:	ldr	x1, [x0, #24]
  40ea14:	cbz	x1, 40ea20 <ferror@plt+0xaa90>
  40ea18:	mov	x0, x19
  40ea1c:	blr	x1
  40ea20:	ldr	x0, [x19, #80]
  40ea24:	bl	413498 <ferror@plt+0xf508>
  40ea28:	str	xzr, [x19, #80]
  40ea2c:	ldr	x0, [x19, #56]
  40ea30:	bl	41f6e8 <ferror@plt+0x1b758>
  40ea34:	str	xzr, [x19, #56]
  40ea38:	ldr	x0, [x19, #88]
  40ea3c:	adrp	x1, 413000 <ferror@plt+0xf070>
  40ea40:	add	x1, x1, #0x498
  40ea44:	ldr	x0, [x0, #24]
  40ea48:	bl	41fddc <ferror@plt+0x1be4c>
  40ea4c:	ldr	x1, [x19, #88]
  40ea50:	mov	x0, #0x20                  	// #32
  40ea54:	bl	41ed68 <ferror@plt+0x1add8>
  40ea58:	str	xzr, [x19, #88]
  40ea5c:	mov	x0, x19
  40ea60:	bl	413498 <ferror@plt+0xf508>
  40ea64:	b	40e9c8 <ferror@plt+0xaa38>
  40ea68:	mov	x0, x20
  40ea6c:	bl	4308cc <ferror@plt+0x2c93c>
  40ea70:	ldr	x1, [x23, #8]
  40ea74:	mov	x0, x24
  40ea78:	blr	x1
  40ea7c:	mov	x0, x20
  40ea80:	bl	4308a4 <ferror@plt+0x2c914>
  40ea84:	ldp	x19, x20, [sp, #16]
  40ea88:	ldp	x21, x22, [sp, #32]
  40ea8c:	ldp	x23, x24, [sp, #48]
  40ea90:	b	40e9e8 <ferror@plt+0xaa58>
  40ea94:	ldr	x24, [x19]
  40ea98:	ldr	x23, [x19, #8]
  40ea9c:	str	xzr, [x19]
  40eaa0:	str	xzr, [x19, #8]
  40eaa4:	b	40e8f0 <ferror@plt+0xa960>
  40eaa8:	ldp	x19, x20, [sp, #16]
  40eaac:	ldp	x21, x22, [sp, #32]
  40eab0:	ldp	x23, x24, [sp, #48]
  40eab4:	b	40e9e8 <ferror@plt+0xaa58>
  40eab8:	ldp	x19, x20, [sp, #16]
  40eabc:	ldp	x21, x22, [sp, #32]
  40eac0:	ldp	x23, x24, [sp, #48]
  40eac4:	b	40e9e8 <ferror@plt+0xaa58>
  40eac8:	stp	x29, x30, [sp, #-48]!
  40eacc:	mov	x29, sp
  40ead0:	stp	x19, x20, [sp, #16]
  40ead4:	str	x21, [sp, #32]
  40ead8:	mov	x19, x0
  40eadc:	mov	x20, x1
  40eae0:	ldr	x0, [x0, #88]
  40eae4:	ldr	x0, [x0, #8]
  40eae8:	ldr	x21, [x0, #88]
  40eaec:	mov	x1, x19
  40eaf0:	ldr	x0, [x21]
  40eaf4:	bl	41f818 <ferror@plt+0x1b888>
  40eaf8:	str	x0, [x21]
  40eafc:	ldr	x0, [x19, #88]
  40eb00:	str	xzr, [x0, #8]
  40eb04:	mov	w2, #0x1                   	// #1
  40eb08:	mov	x1, x20
  40eb0c:	mov	x0, x19
  40eb10:	bl	40eb34 <ferror@plt+0xaba4>
  40eb14:	mov	w2, #0x1                   	// #1
  40eb18:	mov	x1, x20
  40eb1c:	mov	x0, x19
  40eb20:	bl	40e894 <ferror@plt+0xa904>
  40eb24:	ldp	x19, x20, [sp, #16]
  40eb28:	ldr	x21, [sp, #32]
  40eb2c:	ldp	x29, x30, [sp], #48
  40eb30:	ret
  40eb34:	stp	x29, x30, [sp, #-64]!
  40eb38:	mov	x29, sp
  40eb3c:	stp	x19, x20, [sp, #16]
  40eb40:	stp	x21, x22, [sp, #32]
  40eb44:	mov	x20, x0
  40eb48:	mov	x19, x1
  40eb4c:	mov	w22, w2
  40eb50:	cbz	w2, 40ec00 <ferror@plt+0xac70>
  40eb54:	ldr	w0, [x0, #44]
  40eb58:	tbz	w0, #0, 40ebf0 <ferror@plt+0xac60>
  40eb5c:	str	x23, [sp, #48]
  40eb60:	and	w0, w0, #0xfffffffe
  40eb64:	str	w0, [x20, #44]
  40eb68:	ldr	x23, [x20]
  40eb6c:	ldr	x21, [x20, #8]
  40eb70:	str	xzr, [x20]
  40eb74:	str	xzr, [x20, #8]
  40eb78:	cbz	x21, 40eb98 <ferror@plt+0xac08>
  40eb7c:	mov	x0, x19
  40eb80:	bl	4308cc <ferror@plt+0x2c93c>
  40eb84:	ldr	x1, [x21, #8]
  40eb88:	mov	x0, x23
  40eb8c:	blr	x1
  40eb90:	mov	x0, x19
  40eb94:	bl	4308a4 <ferror@plt+0x2c914>
  40eb98:	ldr	w0, [x20, #44]
  40eb9c:	tbz	w0, #6, 40ec1c <ferror@plt+0xac8c>
  40eba0:	ldr	x0, [x20, #88]
  40eba4:	ldr	x3, [x0]
  40eba8:	cbz	x3, 40ebc4 <ferror@plt+0xac34>
  40ebac:	mov	x1, x19
  40ebb0:	ldr	x0, [x3]
  40ebb4:	bl	40eac8 <ferror@plt+0xab38>
  40ebb8:	ldr	x0, [x20, #88]
  40ebbc:	ldr	x3, [x0]
  40ebc0:	cbnz	x3, 40ebac <ferror@plt+0xac1c>
  40ebc4:	ldr	x0, [x0, #8]
  40ebc8:	cbz	x0, 40ebd8 <ferror@plt+0xac48>
  40ebcc:	mov	x1, x19
  40ebd0:	mov	x0, x20
  40ebd4:	bl	40eac8 <ferror@plt+0xab38>
  40ebd8:	mov	w2, #0x1                   	// #1
  40ebdc:	mov	x1, x19
  40ebe0:	mov	x0, x20
  40ebe4:	bl	40e894 <ferror@plt+0xa904>
  40ebe8:	cbz	w22, 40ec5c <ferror@plt+0xaccc>
  40ebec:	ldr	x23, [sp, #48]
  40ebf0:	ldp	x19, x20, [sp, #16]
  40ebf4:	ldp	x21, x22, [sp, #32]
  40ebf8:	ldp	x29, x30, [sp], #64
  40ebfc:	ret
  40ec00:	mov	x0, x1
  40ec04:	bl	4308a4 <ferror@plt+0x2c914>
  40ec08:	ldr	w0, [x20, #44]
  40ec0c:	tbnz	w0, #0, 40eb5c <ferror@plt+0xabcc>
  40ec10:	mov	x0, x19
  40ec14:	bl	4308cc <ferror@plt+0x2c93c>
  40ec18:	b	40ebf0 <ferror@plt+0xac60>
  40ec1c:	ldr	x21, [x20, #56]
  40ec20:	cbz	x21, 40ec38 <ferror@plt+0xaca8>
  40ec24:	ldr	x1, [x21]
  40ec28:	mov	x0, x19
  40ec2c:	bl	40e2a4 <ferror@plt+0xa314>
  40ec30:	ldr	x21, [x21, #8]
  40ec34:	cbnz	x21, 40ec24 <ferror@plt+0xac94>
  40ec38:	ldr	x0, [x20, #88]
  40ec3c:	ldr	x21, [x0, #24]
  40ec40:	cbz	x21, 40eba0 <ferror@plt+0xac10>
  40ec44:	ldr	x1, [x21]
  40ec48:	mov	x0, x19
  40ec4c:	bl	40e2a4 <ferror@plt+0xa314>
  40ec50:	ldr	x21, [x21, #8]
  40ec54:	cbnz	x21, 40ec44 <ferror@plt+0xacb4>
  40ec58:	b	40eba0 <ferror@plt+0xac10>
  40ec5c:	ldr	x23, [sp, #48]
  40ec60:	b	40ec10 <ferror@plt+0xac80>
  40ec64:	stp	x29, x30, [sp, #-48]!
  40ec68:	mov	x29, sp
  40ec6c:	stp	x19, x20, [sp, #16]
  40ec70:	str	x21, [sp, #32]
  40ec74:	mov	x19, x0
  40ec78:	mov	x21, x1
  40ec7c:	ldr	x0, [x0, #24]
  40ec80:	cbz	x0, 40ec9c <ferror@plt+0xad0c>
  40ec84:	ldr	x20, [x0, #72]
  40ec88:	cbz	x20, 40ec9c <ferror@plt+0xad0c>
  40ec8c:	ldr	w1, [x19, #8]
  40ec90:	cbnz	w1, 40ecc4 <ferror@plt+0xad34>
  40ec94:	str	x20, [x19, #24]
  40ec98:	b	40ece0 <ferror@plt+0xad50>
  40ec9c:	ldr	x1, [x19, #16]
  40eca0:	cbz	x1, 40ed14 <ferror@plt+0xad84>
  40eca4:	ldr	x20, [x1, #8]
  40eca8:	str	x20, [x19, #16]
  40ecac:	cbz	x20, 40ed30 <ferror@plt+0xada0>
  40ecb0:	ldr	x1, [x20]
  40ecb4:	ldr	x20, [x1]
  40ecb8:	cbz	x0, 40ecd8 <ferror@plt+0xad48>
  40ecbc:	ldr	w1, [x19, #8]
  40ecc0:	cbz	w1, 40ecd8 <ferror@plt+0xad48>
  40ecc4:	ldr	w1, [x0, #24]
  40ecc8:	cmp	w1, #0x1
  40eccc:	b.ls	40ed20 <ferror@plt+0xad90>  // b.plast
  40ecd0:	sub	w1, w1, #0x1
  40ecd4:	str	w1, [x0, #24]
  40ecd8:	str	x20, [x19, #24]
  40ecdc:	cbz	x20, 40ecf4 <ferror@plt+0xad64>
  40ece0:	ldr	w0, [x19, #8]
  40ece4:	cbz	w0, 40ecf4 <ferror@plt+0xad64>
  40ece8:	ldr	w0, [x20, #24]
  40ecec:	add	w0, w0, #0x1
  40ecf0:	str	w0, [x20, #24]
  40ecf4:	ldr	x0, [x19, #24]
  40ecf8:	str	x0, [x21]
  40ecfc:	cmp	x0, #0x0
  40ed00:	cset	w0, ne  // ne = any
  40ed04:	ldp	x19, x20, [sp, #16]
  40ed08:	ldr	x21, [sp, #32]
  40ed0c:	ldp	x29, x30, [sp], #48
  40ed10:	ret
  40ed14:	ldr	x1, [x19]
  40ed18:	ldr	x20, [x1, #80]
  40ed1c:	b	40eca8 <ferror@plt+0xad18>
  40ed20:	mov	w2, #0x1                   	// #1
  40ed24:	ldr	x1, [x19]
  40ed28:	bl	40e894 <ferror@plt+0xa904>
  40ed2c:	b	40ecd8 <ferror@plt+0xad48>
  40ed30:	cbnz	x0, 40ed3c <ferror@plt+0xadac>
  40ed34:	str	xzr, [x19, #24]
  40ed38:	b	40ecf4 <ferror@plt+0xad64>
  40ed3c:	ldr	w1, [x19, #8]
  40ed40:	cbnz	w1, 40ecc4 <ferror@plt+0xad34>
  40ed44:	str	xzr, [x19, #24]
  40ed48:	b	40ecf4 <ferror@plt+0xad64>
  40ed4c:	stp	x29, x30, [sp, #-112]!
  40ed50:	mov	x29, sp
  40ed54:	stp	x19, x20, [sp, #16]
  40ed58:	stp	x21, x22, [sp, #32]
  40ed5c:	str	x23, [sp, #48]
  40ed60:	mov	x22, x0
  40ed64:	mov	x21, x1
  40ed68:	mov	w23, w2
  40ed6c:	str	x1, [x0, #32]
  40ed70:	ldr	w19, [x1, #68]
  40ed74:	cmn	w19, #0x1
  40ed78:	b.eq	40ee74 <ferror@plt+0xaee4>  // b.none
  40ed7c:	ldr	x0, [x1, #72]
  40ed80:	cbz	x0, 40eec4 <ferror@plt+0xaf34>
  40ed84:	bl	41c8c8 <ferror@plt+0x18938>
  40ed88:	mov	w19, w0
  40ed8c:	cbz	w0, 40ed84 <ferror@plt+0xadf4>
  40ed90:	mov	w20, w0
  40ed94:	mov	x1, x20
  40ed98:	ldr	x0, [x21, #72]
  40ed9c:	bl	40cc00 <ferror@plt+0x8c70>
  40eda0:	cbnz	w0, 40ed84 <ferror@plt+0xadf4>
  40eda4:	mov	x1, x20
  40eda8:	ldr	x0, [x21, #72]
  40edac:	bl	40cbe4 <ferror@plt+0x8c54>
  40edb0:	str	w19, [x22, #48]
  40edb4:	ldr	w0, [x22, #24]
  40edb8:	add	w0, w0, #0x1
  40edbc:	str	w0, [x22, #24]
  40edc0:	mov	x1, x21
  40edc4:	mov	x0, x22
  40edc8:	bl	40e660 <ferror@plt+0xa6d0>
  40edcc:	ldr	w0, [x22, #44]
  40edd0:	tbnz	w0, #6, 40ee18 <ferror@plt+0xae88>
  40edd4:	ldr	x19, [x22, #56]
  40edd8:	cbz	x19, 40edf4 <ferror@plt+0xae64>
  40eddc:	ldr	x2, [x19]
  40ede0:	ldr	w1, [x22, #40]
  40ede4:	mov	x0, x21
  40ede8:	bl	40e464 <ferror@plt+0xa4d4>
  40edec:	ldr	x19, [x19, #8]
  40edf0:	cbnz	x19, 40eddc <ferror@plt+0xae4c>
  40edf4:	ldr	x0, [x22, #88]
  40edf8:	ldr	x19, [x0, #24]
  40edfc:	cbz	x19, 40ee18 <ferror@plt+0xae88>
  40ee00:	ldr	x2, [x19]
  40ee04:	ldr	w1, [x22, #40]
  40ee08:	mov	x0, x21
  40ee0c:	bl	40e464 <ferror@plt+0xa4d4>
  40ee10:	ldr	x19, [x19, #8]
  40ee14:	cbnz	x19, 40ee00 <ferror@plt+0xae70>
  40ee18:	ldr	x0, [x22, #88]
  40ee1c:	ldr	x19, [x0]
  40ee20:	cbz	x19, 40ee3c <ferror@plt+0xaeac>
  40ee24:	mov	w2, #0x0                   	// #0
  40ee28:	mov	x1, x21
  40ee2c:	ldr	x0, [x19]
  40ee30:	bl	40ed4c <ferror@plt+0xadbc>
  40ee34:	ldr	x19, [x19, #8]
  40ee38:	cbnz	x19, 40ee24 <ferror@plt+0xae94>
  40ee3c:	cbz	w23, 40ee5c <ferror@plt+0xaecc>
  40ee40:	ldr	x19, [x21, #24]
  40ee44:	cbz	x19, 40ee5c <ferror@plt+0xaecc>
  40ee48:	bl	4285cc <ferror@plt+0x2463c>
  40ee4c:	cmp	x19, x0
  40ee50:	b.eq	40ee5c <ferror@plt+0xaecc>  // b.none
  40ee54:	ldr	x0, [x21, #136]
  40ee58:	bl	42f99c <ferror@plt+0x2ba0c>
  40ee5c:	ldr	w0, [x22, #48]
  40ee60:	ldp	x19, x20, [sp, #16]
  40ee64:	ldp	x21, x22, [sp, #32]
  40ee68:	ldr	x23, [sp, #48]
  40ee6c:	ldp	x29, x30, [sp], #112
  40ee70:	ret
  40ee74:	ldr	x0, [x1, #72]
  40ee78:	cbnz	x0, 40ed84 <ferror@plt+0xadf4>
  40ee7c:	mov	x1, #0x0                   	// #0
  40ee80:	mov	x0, #0x0                   	// #0
  40ee84:	bl	40c44c <ferror@plt+0x84bc>
  40ee88:	str	x0, [x21, #72]
  40ee8c:	str	x21, [sp, #80]
  40ee90:	str	xzr, [sp, #96]
  40ee94:	str	xzr, [sp, #104]
  40ee98:	str	wzr, [sp, #88]
  40ee9c:	b	40eeb0 <ferror@plt+0xaf20>
  40eea0:	ldr	x0, [sp, #72]
  40eea4:	ldr	w1, [x0, #48]
  40eea8:	ldr	x0, [x21, #72]
  40eeac:	bl	40cbe4 <ferror@plt+0x8c54>
  40eeb0:	add	x1, sp, #0x48
  40eeb4:	add	x0, sp, #0x50
  40eeb8:	bl	40ec64 <ferror@plt+0xacd4>
  40eebc:	cbnz	w0, 40eea0 <ferror@plt+0xaf10>
  40eec0:	b	40edb0 <ferror@plt+0xae20>
  40eec4:	add	w0, w19, #0x1
  40eec8:	str	w0, [x21, #68]
  40eecc:	b	40edb0 <ferror@plt+0xae20>
  40eed0:	stp	x29, x30, [sp, #-32]!
  40eed4:	mov	x29, sp
  40eed8:	str	x19, [sp, #16]
  40eedc:	mov	x19, x0
  40eee0:	ldr	x0, [x0, #24]
  40eee4:	cbz	x0, 40ef08 <ferror@plt+0xaf78>
  40eee8:	ldr	w1, [x19, #8]
  40eeec:	cbz	w1, 40ef08 <ferror@plt+0xaf78>
  40eef0:	ldr	w1, [x0, #24]
  40eef4:	cmp	w1, #0x1
  40eef8:	b.ls	40ef14 <ferror@plt+0xaf84>  // b.plast
  40eefc:	sub	w1, w1, #0x1
  40ef00:	str	w1, [x0, #24]
  40ef04:	str	xzr, [x19, #24]
  40ef08:	ldr	x19, [sp, #16]
  40ef0c:	ldp	x29, x30, [sp], #32
  40ef10:	ret
  40ef14:	mov	w2, #0x1                   	// #1
  40ef18:	ldr	x1, [x19]
  40ef1c:	bl	40e894 <ferror@plt+0xa904>
  40ef20:	b	40ef04 <ferror@plt+0xaf74>
  40ef24:	stp	x29, x30, [sp, #-48]!
  40ef28:	mov	x29, sp
  40ef2c:	stp	x19, x20, [sp, #16]
  40ef30:	stp	x21, x22, [sp, #32]
  40ef34:	mov	x22, x0
  40ef38:	mov	x19, x1
  40ef3c:	mov	w21, w2
  40ef40:	ldr	x1, [x0, #88]
  40ef44:	ldr	x1, [x1, #8]
  40ef48:	cbz	x1, 40ef58 <ferror@plt+0xafc8>
  40ef4c:	ldr	w0, [x1, #40]
  40ef50:	cmp	w0, w2
  40ef54:	b.ne	40efe0 <ferror@plt+0xb050>  // b.any
  40ef58:	cbz	x19, 40f004 <ferror@plt+0xb074>
  40ef5c:	ldr	x1, [x22, #32]
  40ef60:	mov	x0, x22
  40ef64:	bl	40e794 <ferror@plt+0xa804>
  40ef68:	str	w21, [x22, #40]
  40ef6c:	ldr	x1, [x22, #32]
  40ef70:	mov	x0, x22
  40ef74:	bl	40e660 <ferror@plt+0xa6d0>
  40ef78:	ldr	w0, [x22, #44]
  40ef7c:	tbnz	w0, #6, 40f008 <ferror@plt+0xb078>
  40ef80:	ldr	x20, [x22, #56]
  40ef84:	cbz	x20, 40efac <ferror@plt+0xb01c>
  40ef88:	ldr	x1, [x20]
  40ef8c:	mov	x0, x19
  40ef90:	bl	40e2a4 <ferror@plt+0xa314>
  40ef94:	ldr	x2, [x20]
  40ef98:	mov	w1, w21
  40ef9c:	mov	x0, x19
  40efa0:	bl	40e464 <ferror@plt+0xa4d4>
  40efa4:	ldr	x20, [x20, #8]
  40efa8:	cbnz	x20, 40ef88 <ferror@plt+0xaff8>
  40efac:	ldr	x0, [x22, #88]
  40efb0:	ldr	x20, [x0, #24]
  40efb4:	cbz	x20, 40f008 <ferror@plt+0xb078>
  40efb8:	ldr	x1, [x20]
  40efbc:	mov	x0, x19
  40efc0:	bl	40e2a4 <ferror@plt+0xa314>
  40efc4:	ldr	x2, [x20]
  40efc8:	mov	w1, w21
  40efcc:	mov	x0, x19
  40efd0:	bl	40e464 <ferror@plt+0xa4d4>
  40efd4:	ldr	x20, [x20, #8]
  40efd8:	cbnz	x20, 40efb8 <ferror@plt+0xb028>
  40efdc:	b	40f008 <ferror@plt+0xb078>
  40efe0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40efe4:	add	x2, x2, #0xa10
  40efe8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40efec:	add	x1, x1, #0x1a0
  40eff0:	add	x1, x1, #0x70
  40eff4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40eff8:	add	x0, x0, #0xb60
  40effc:	bl	4149c4 <ferror@plt+0x10a34>
  40f000:	b	40f02c <ferror@plt+0xb09c>
  40f004:	str	w21, [x22, #40]
  40f008:	ldr	x0, [x22, #88]
  40f00c:	ldr	x20, [x0]
  40f010:	cbz	x20, 40f02c <ferror@plt+0xb09c>
  40f014:	mov	w2, w21
  40f018:	mov	x1, x19
  40f01c:	ldr	x0, [x20]
  40f020:	bl	40ef24 <ferror@plt+0xaf94>
  40f024:	ldr	x20, [x20, #8]
  40f028:	cbnz	x20, 40f014 <ferror@plt+0xb084>
  40f02c:	ldp	x19, x20, [sp, #16]
  40f030:	ldp	x21, x22, [sp, #32]
  40f034:	ldp	x29, x30, [sp], #48
  40f038:	ret
  40f03c:	stp	x29, x30, [sp, #-32]!
  40f040:	mov	x29, sp
  40f044:	str	x19, [sp, #16]
  40f048:	mov	x19, x0
  40f04c:	cbz	x0, 40f088 <ferror@plt+0xb0f8>
  40f050:	dmb	ish
  40f054:	ldr	w0, [x0, #48]
  40f058:	cmp	w0, #0x0
  40f05c:	b.le	40f0b0 <ferror@plt+0xb120>
  40f060:	add	x0, x19, #0x30
  40f064:	ldxr	w1, [x0]
  40f068:	add	w1, w1, #0x1
  40f06c:	stlxr	w2, w1, [x0]
  40f070:	cbnz	w2, 40f064 <ferror@plt+0xb0d4>
  40f074:	dmb	ish
  40f078:	mov	x0, x19
  40f07c:	ldr	x19, [sp, #16]
  40f080:	ldp	x29, x30, [sp], #32
  40f084:	ret
  40f088:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f08c:	add	x2, x2, #0xaf8
  40f090:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f094:	add	x1, x1, #0x1a0
  40f098:	add	x1, x1, #0x90
  40f09c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f0a0:	add	x0, x0, #0xb60
  40f0a4:	bl	4149c4 <ferror@plt+0x10a34>
  40f0a8:	mov	x0, x19
  40f0ac:	b	40f07c <ferror@plt+0xb0ec>
  40f0b0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f0b4:	add	x2, x2, #0xa70
  40f0b8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f0bc:	add	x1, x1, #0x1a0
  40f0c0:	add	x1, x1, #0x90
  40f0c4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f0c8:	add	x0, x0, #0xb60
  40f0cc:	bl	4149c4 <ferror@plt+0x10a34>
  40f0d0:	mov	x0, #0x0                   	// #0
  40f0d4:	b	40f07c <ferror@plt+0xb0ec>
  40f0d8:	stp	x29, x30, [sp, #-96]!
  40f0dc:	mov	x29, sp
  40f0e0:	cbz	x0, 40f128 <ferror@plt+0xb198>
  40f0e4:	stp	x19, x20, [sp, #16]
  40f0e8:	mov	x19, x0
  40f0ec:	dmb	ish
  40f0f0:	ldr	w0, [x0, #48]
  40f0f4:	cmp	w0, #0x0
  40f0f8:	b.le	40f14c <ferror@plt+0xb1bc>
  40f0fc:	add	x0, x19, #0x30
  40f100:	ldxr	w1, [x0]
  40f104:	sub	w2, w1, #0x1
  40f108:	stlxr	w3, w2, [x0]
  40f10c:	cbnz	w3, 40f100 <ferror@plt+0xb170>
  40f110:	dmb	ish
  40f114:	cmp	w1, #0x1
  40f118:	b.eq	40f174 <ferror@plt+0xb1e4>  // b.none
  40f11c:	ldp	x19, x20, [sp, #16]
  40f120:	ldp	x29, x30, [sp], #96
  40f124:	ret
  40f128:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f12c:	add	x2, x2, #0xaf8
  40f130:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f134:	add	x1, x1, #0x1a0
  40f138:	add	x1, x1, #0xa8
  40f13c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f140:	add	x0, x0, #0xb60
  40f144:	bl	4149c4 <ferror@plt+0x10a34>
  40f148:	b	40f120 <ferror@plt+0xb190>
  40f14c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f150:	add	x2, x2, #0xa70
  40f154:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f158:	add	x1, x1, #0x1a0
  40f15c:	add	x1, x1, #0xa8
  40f160:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f164:	add	x0, x0, #0xb60
  40f168:	bl	4149c4 <ferror@plt+0x10a34>
  40f16c:	ldp	x19, x20, [sp, #16]
  40f170:	b	40f120 <ferror@plt+0xb190>
  40f174:	str	x21, [sp, #32]
  40f178:	adrp	x20, 49b000 <ferror@plt+0x97070>
  40f17c:	add	x20, x20, #0xa28
  40f180:	add	x21, x20, #0x230
  40f184:	mov	x0, x21
  40f188:	bl	4308a4 <ferror@plt+0x2c914>
  40f18c:	mov	x1, x19
  40f190:	ldr	x0, [x20, #568]
  40f194:	bl	41f818 <ferror@plt+0x1b888>
  40f198:	str	x0, [x20, #568]
  40f19c:	mov	x0, x21
  40f1a0:	bl	4308cc <ferror@plt+0x2c93c>
  40f1a4:	mov	x0, x19
  40f1a8:	bl	4308a4 <ferror@plt+0x2c914>
  40f1ac:	str	x19, [sp, #64]
  40f1b0:	str	xzr, [sp, #80]
  40f1b4:	str	xzr, [sp, #88]
  40f1b8:	mov	w0, #0x1                   	// #1
  40f1bc:	str	w0, [sp, #72]
  40f1c0:	mov	w20, w0
  40f1c4:	add	x1, sp, #0x38
  40f1c8:	add	x0, sp, #0x40
  40f1cc:	bl	40ec64 <ferror@plt+0xacd4>
  40f1d0:	cbz	w0, 40f1ec <ferror@plt+0xb25c>
  40f1d4:	ldr	x0, [sp, #56]
  40f1d8:	str	xzr, [x0, #32]
  40f1dc:	mov	w2, w20
  40f1e0:	mov	x1, x19
  40f1e4:	bl	40eb34 <ferror@plt+0xaba4>
  40f1e8:	b	40f1c4 <ferror@plt+0xb234>
  40f1ec:	mov	x0, x19
  40f1f0:	bl	4308cc <ferror@plt+0x2c93c>
  40f1f4:	ldr	x20, [x19, #80]
  40f1f8:	cbz	x20, 40f214 <ferror@plt+0xb284>
  40f1fc:	mov	x21, #0x18                  	// #24
  40f200:	ldr	x1, [x20]
  40f204:	mov	x0, x21
  40f208:	bl	41ed68 <ferror@plt+0x1add8>
  40f20c:	ldr	x20, [x20, #8]
  40f210:	cbnz	x20, 40f200 <ferror@plt+0xb270>
  40f214:	ldr	x0, [x19, #80]
  40f218:	bl	40d6c0 <ferror@plt+0x9730>
  40f21c:	ldr	x0, [x19, #72]
  40f220:	cbz	x0, 40f228 <ferror@plt+0xb298>
  40f224:	bl	40ce14 <ferror@plt+0x8e84>
  40f228:	mov	x0, x19
  40f22c:	bl	430878 <ferror@plt+0x2c8e8>
  40f230:	mov	w1, #0x1                   	// #1
  40f234:	ldr	x0, [x19, #56]
  40f238:	bl	434a70 <ferror@plt+0x30ae0>
  40f23c:	ldr	x0, [x19, #120]
  40f240:	bl	413498 <ferror@plt+0xf508>
  40f244:	mov	x2, #0x10                  	// #16
  40f248:	ldr	x1, [x19, #96]
  40f24c:	mov	x0, #0x20                  	// #32
  40f250:	bl	41f084 <ferror@plt+0x1b0f4>
  40f254:	ldr	x0, [x19, #136]
  40f258:	bl	42fa2c <ferror@plt+0x2ba9c>
  40f25c:	add	x0, x19, #0x8
  40f260:	bl	430aec <ferror@plt+0x2cb5c>
  40f264:	mov	x0, x19
  40f268:	bl	413498 <ferror@plt+0xf508>
  40f26c:	ldp	x19, x20, [sp, #16]
  40f270:	ldr	x21, [sp, #32]
  40f274:	b	40f120 <ferror@plt+0xb190>
  40f278:	stp	x29, x30, [sp, #-48]!
  40f27c:	mov	x29, sp
  40f280:	stp	x19, x20, [sp, #16]
  40f284:	str	x21, [sp, #32]
  40f288:	dmb	ish
  40f28c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40f290:	ldr	x0, [x0, #3176]
  40f294:	cbz	x0, 40f34c <ferror@plt+0xb3bc>
  40f298:	mov	x0, #0xb8                  	// #184
  40f29c:	bl	4133b0 <ferror@plt+0xf420>
  40f2a0:	mov	x19, x0
  40f2a4:	bl	430854 <ferror@plt+0x2c8c4>
  40f2a8:	add	x0, x19, #0x8
  40f2ac:	bl	430ac8 <ferror@plt+0x2cb38>
  40f2b0:	str	xzr, [x19, #24]
  40f2b4:	str	xzr, [x19, #40]
  40f2b8:	mov	w0, #0x1                   	// #1
  40f2bc:	str	w0, [x19, #48]
  40f2c0:	str	w0, [x19, #68]
  40f2c4:	str	xzr, [x19, #80]
  40f2c8:	adrp	x0, 41a000 <ferror@plt+0x16070>
  40f2cc:	add	x0, x0, #0x5c0
  40f2d0:	str	x0, [x19, #160]
  40f2d4:	str	xzr, [x19, #120]
  40f2d8:	str	wzr, [x19, #128]
  40f2dc:	bl	4341b4 <ferror@plt+0x30224>
  40f2e0:	str	x0, [x19, #56]
  40f2e4:	str	wzr, [x19, #176]
  40f2e8:	bl	42f87c <ferror@plt+0x2b8ec>
  40f2ec:	str	x0, [x19, #136]
  40f2f0:	add	x20, x19, #0x90
  40f2f4:	mov	x1, x20
  40f2f8:	bl	42f950 <ferror@plt+0x2b9c0>
  40f2fc:	mov	x2, x20
  40f300:	mov	w1, #0x0                   	// #0
  40f304:	mov	x0, x19
  40f308:	bl	40e464 <ferror@plt+0xa4d4>
  40f30c:	adrp	x20, 49b000 <ferror@plt+0x97070>
  40f310:	add	x20, x20, #0xa28
  40f314:	add	x21, x20, #0x230
  40f318:	mov	x0, x21
  40f31c:	bl	4308a4 <ferror@plt+0x2c914>
  40f320:	mov	x1, x19
  40f324:	ldr	x0, [x20, #568]
  40f328:	bl	41fc4c <ferror@plt+0x1bcbc>
  40f32c:	str	x0, [x20, #568]
  40f330:	mov	x0, x21
  40f334:	bl	4308cc <ferror@plt+0x2c93c>
  40f338:	mov	x0, x19
  40f33c:	ldp	x19, x20, [sp, #16]
  40f340:	ldr	x21, [sp, #32]
  40f344:	ldp	x29, x30, [sp], #48
  40f348:	ret
  40f34c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40f350:	add	x0, x0, #0xa28
  40f354:	add	x0, x0, #0x240
  40f358:	bl	4281a8 <ferror@plt+0x24218>
  40f35c:	cbz	w0, 40f298 <ferror@plt+0xb308>
  40f360:	mov	x1, #0x1                   	// #1
  40f364:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40f368:	add	x0, x0, #0xa28
  40f36c:	add	x0, x0, #0x240
  40f370:	bl	428268 <ferror@plt+0x242d8>
  40f374:	b	40f298 <ferror@plt+0xb308>
  40f378:	stp	x29, x30, [sp, #-32]!
  40f37c:	mov	x29, sp
  40f380:	str	x19, [sp, #16]
  40f384:	mov	w19, w0
  40f388:	bl	40f278 <ferror@plt+0xb2e8>
  40f38c:	str	w19, [x0, #68]
  40f390:	ldr	x19, [sp, #16]
  40f394:	ldp	x29, x30, [sp], #32
  40f398:	ret
  40f39c:	stp	x29, x30, [sp, #-32]!
  40f3a0:	mov	x29, sp
  40f3a4:	str	x19, [sp, #16]
  40f3a8:	adrp	x19, 49b000 <ferror@plt+0x97070>
  40f3ac:	add	x19, x19, #0xa28
  40f3b0:	add	x0, x19, #0x248
  40f3b4:	bl	4308a4 <ferror@plt+0x2c914>
  40f3b8:	ldr	x0, [x19, #592]
  40f3bc:	cbz	x0, 40f3e0 <ferror@plt+0xb450>
  40f3c0:	adrp	x19, 49b000 <ferror@plt+0x97070>
  40f3c4:	add	x19, x19, #0xa28
  40f3c8:	add	x0, x19, #0x248
  40f3cc:	bl	4308cc <ferror@plt+0x2c93c>
  40f3d0:	ldr	x0, [x19, #592]
  40f3d4:	ldr	x19, [sp, #16]
  40f3d8:	ldp	x29, x30, [sp], #32
  40f3dc:	ret
  40f3e0:	bl	40f278 <ferror@plt+0xb2e8>
  40f3e4:	adrp	x1, 49b000 <ferror@plt+0x97070>
  40f3e8:	str	x0, [x1, #3192]
  40f3ec:	b	40f3c0 <ferror@plt+0xb430>
  40f3f0:	stp	x29, x30, [sp, #-16]!
  40f3f4:	mov	x29, sp
  40f3f8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40f3fc:	add	x0, x0, #0x5f0
  40f400:	add	x0, x0, #0x20
  40f404:	bl	430c58 <ferror@plt+0x2ccc8>
  40f408:	cbz	x0, 40f410 <ferror@plt+0xb480>
  40f40c:	bl	41bb90 <ferror@plt+0x17c00>
  40f410:	ldp	x29, x30, [sp], #16
  40f414:	ret
  40f418:	stp	x29, x30, [sp, #-16]!
  40f41c:	mov	x29, sp
  40f420:	bl	40f3f0 <ferror@plt+0xb460>
  40f424:	cbz	x0, 40f434 <ferror@plt+0xb4a4>
  40f428:	bl	40f03c <ferror@plt+0xb0ac>
  40f42c:	ldp	x29, x30, [sp], #16
  40f430:	ret
  40f434:	bl	40f39c <ferror@plt+0xb40c>
  40f438:	b	40f428 <ferror@plt+0xb498>
  40f43c:	stp	x29, x30, [sp, #-32]!
  40f440:	mov	x29, sp
  40f444:	stp	x19, x20, [sp, #16]
  40f448:	mov	x20, x0
  40f44c:	cbz	x0, 40f49c <ferror@plt+0xb50c>
  40f450:	cmp	w1, #0x5f
  40f454:	b.ls	40f4c4 <ferror@plt+0xb534>  // b.plast
  40f458:	mov	w0, w1
  40f45c:	bl	4133b0 <ferror@plt+0xf420>
  40f460:	mov	x19, x0
  40f464:	mov	x0, #0x20                  	// #32
  40f468:	bl	41ecec <ferror@plt+0x1ad5c>
  40f46c:	str	x0, [x19, #88]
  40f470:	str	x20, [x19, #16]
  40f474:	mov	w1, #0x1                   	// #1
  40f478:	str	w1, [x19, #24]
  40f47c:	str	wzr, [x19, #40]
  40f480:	str	w1, [x19, #44]
  40f484:	mov	x1, #0xffffffffffffffff    	// #-1
  40f488:	str	x1, [x0, #16]
  40f48c:	mov	x0, x19
  40f490:	ldp	x19, x20, [sp, #16]
  40f494:	ldp	x29, x30, [sp], #32
  40f498:	ret
  40f49c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f4a0:	add	x2, x2, #0xaa0
  40f4a4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f4a8:	add	x1, x1, #0x1a0
  40f4ac:	add	x1, x1, #0xc0
  40f4b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f4b4:	add	x0, x0, #0xb60
  40f4b8:	bl	4149c4 <ferror@plt+0x10a34>
  40f4bc:	mov	x19, x20
  40f4c0:	b	40f48c <ferror@plt+0xb4fc>
  40f4c4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f4c8:	add	x2, x2, #0xab8
  40f4cc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f4d0:	add	x1, x1, #0x1a0
  40f4d4:	add	x1, x1, #0xc0
  40f4d8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f4dc:	add	x0, x0, #0xb60
  40f4e0:	bl	4149c4 <ferror@plt+0x10a34>
  40f4e4:	mov	x19, #0x0                   	// #0
  40f4e8:	b	40f48c <ferror@plt+0xb4fc>
  40f4ec:	stp	x29, x30, [sp, #-48]!
  40f4f0:	mov	x29, sp
  40f4f4:	stp	x19, x20, [sp, #16]
  40f4f8:	str	x21, [sp, #32]
  40f4fc:	mov	x20, x0
  40f500:	ldr	x0, [x0, #32]
  40f504:	cbnz	x0, 40f554 <ferror@plt+0xb5c4>
  40f508:	mov	x19, x1
  40f50c:	ldr	w0, [x20, #44]
  40f510:	and	w21, w0, #0x1
  40f514:	tbz	w0, #0, 40f57c <ferror@plt+0xb5ec>
  40f518:	cbz	x1, 40f5a0 <ferror@plt+0xb610>
  40f51c:	mov	x0, x19
  40f520:	bl	4308a4 <ferror@plt+0x2c914>
  40f524:	mov	w2, #0x1                   	// #1
  40f528:	mov	x1, x19
  40f52c:	mov	x0, x20
  40f530:	bl	40ed4c <ferror@plt+0xadbc>
  40f534:	mov	w21, w0
  40f538:	mov	x0, x19
  40f53c:	bl	4308cc <ferror@plt+0x2c93c>
  40f540:	mov	w0, w21
  40f544:	ldp	x19, x20, [sp, #16]
  40f548:	ldr	x21, [sp, #32]
  40f54c:	ldp	x29, x30, [sp], #48
  40f550:	ret
  40f554:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f558:	add	x2, x2, #0xad8
  40f55c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f560:	add	x1, x1, #0x1a0
  40f564:	add	x1, x1, #0xd0
  40f568:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f56c:	add	x0, x0, #0xb60
  40f570:	bl	4149c4 <ferror@plt+0x10a34>
  40f574:	mov	w21, #0x0                   	// #0
  40f578:	b	40f540 <ferror@plt+0xb5b0>
  40f57c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f580:	add	x2, x2, #0x950
  40f584:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f588:	add	x1, x1, #0x1a0
  40f58c:	add	x1, x1, #0xd0
  40f590:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f594:	add	x0, x0, #0xb60
  40f598:	bl	4149c4 <ferror@plt+0x10a34>
  40f59c:	b	40f540 <ferror@plt+0xb5b0>
  40f5a0:	bl	40f39c <ferror@plt+0xb40c>
  40f5a4:	mov	x19, x0
  40f5a8:	b	40f51c <ferror@plt+0xb58c>
  40f5ac:	stp	x29, x30, [sp, #-16]!
  40f5b0:	mov	x29, sp
  40f5b4:	cbz	x0, 40f5d0 <ferror@plt+0xb640>
  40f5b8:	ldr	x1, [x0, #32]
  40f5bc:	cbz	x1, 40f5f4 <ferror@plt+0xb664>
  40f5c0:	mov	w2, #0x0                   	// #0
  40f5c4:	bl	40eb34 <ferror@plt+0xaba4>
  40f5c8:	ldp	x29, x30, [sp], #16
  40f5cc:	ret
  40f5d0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f5d4:	add	x2, x2, #0x9b0
  40f5d8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f5dc:	add	x1, x1, #0x1a0
  40f5e0:	add	x1, x1, #0xe0
  40f5e4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f5e8:	add	x0, x0, #0xb60
  40f5ec:	bl	4149c4 <ferror@plt+0x10a34>
  40f5f0:	b	40f5c8 <ferror@plt+0xb638>
  40f5f4:	ldr	w1, [x0, #44]
  40f5f8:	and	w1, w1, #0xfffffffe
  40f5fc:	str	w1, [x0, #44]
  40f600:	b	40f5c8 <ferror@plt+0xb638>
  40f604:	stp	x29, x30, [sp, #-32]!
  40f608:	mov	x29, sp
  40f60c:	stp	x19, x20, [sp, #16]
  40f610:	cbz	x0, 40f640 <ferror@plt+0xb6b0>
  40f614:	mov	x19, x0
  40f618:	ldr	x0, [x0, #32]
  40f61c:	cbz	x0, 40f668 <ferror@plt+0xb6d8>
  40f620:	bl	4308a4 <ferror@plt+0x2c914>
  40f624:	ldr	w20, [x19, #48]
  40f628:	ldr	x0, [x19, #32]
  40f62c:	bl	4308cc <ferror@plt+0x2c93c>
  40f630:	mov	w0, w20
  40f634:	ldp	x19, x20, [sp, #16]
  40f638:	ldp	x29, x30, [sp], #32
  40f63c:	ret
  40f640:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f644:	add	x2, x2, #0x9b0
  40f648:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f64c:	add	x1, x1, #0x1a0
  40f650:	add	x1, x1, #0xf8
  40f654:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f658:	add	x0, x0, #0xb60
  40f65c:	bl	4149c4 <ferror@plt+0x10a34>
  40f660:	mov	w20, #0x0                   	// #0
  40f664:	b	40f630 <ferror@plt+0xb6a0>
  40f668:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f66c:	add	x2, x2, #0xaf0
  40f670:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f674:	add	x1, x1, #0x1a0
  40f678:	add	x1, x1, #0xf8
  40f67c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f680:	add	x0, x0, #0xb60
  40f684:	bl	4149c4 <ferror@plt+0x10a34>
  40f688:	mov	w20, #0x0                   	// #0
  40f68c:	b	40f630 <ferror@plt+0xb6a0>
  40f690:	stp	x29, x30, [sp, #-32]!
  40f694:	mov	x29, sp
  40f698:	str	x19, [sp, #16]
  40f69c:	ldr	x19, [x0, #32]
  40f6a0:	cbz	x19, 40f6b4 <ferror@plt+0xb724>
  40f6a4:	mov	x0, x19
  40f6a8:	ldr	x19, [sp, #16]
  40f6ac:	ldp	x29, x30, [sp], #32
  40f6b0:	ret
  40f6b4:	ldr	w0, [x0, #44]
  40f6b8:	tbnz	w0, #0, 40f6a4 <ferror@plt+0xb714>
  40f6bc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f6c0:	add	x2, x2, #0xb08
  40f6c4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f6c8:	add	x1, x1, #0x1a0
  40f6cc:	add	x1, x1, #0x108
  40f6d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f6d4:	add	x0, x0, #0xb60
  40f6d8:	bl	4149c4 <ferror@plt+0x10a34>
  40f6dc:	b	40f6a4 <ferror@plt+0xb714>
  40f6e0:	stp	x29, x30, [sp, #-48]!
  40f6e4:	mov	x29, sp
  40f6e8:	cbz	x0, 40f748 <ferror@plt+0xb7b8>
  40f6ec:	stp	x19, x20, [sp, #16]
  40f6f0:	mov	x19, x0
  40f6f4:	mov	x20, x1
  40f6f8:	cbz	x1, 40f76c <ferror@plt+0xb7dc>
  40f6fc:	ldr	w0, [x0, #44]
  40f700:	tbz	w0, #0, 40f794 <ferror@plt+0xb804>
  40f704:	str	x21, [sp, #32]
  40f708:	ldr	x21, [x19, #32]
  40f70c:	cbz	x21, 40f7d0 <ferror@plt+0xb840>
  40f710:	mov	x0, x21
  40f714:	bl	4308a4 <ferror@plt+0x2c914>
  40f718:	mov	x1, x20
  40f71c:	ldr	x0, [x19, #56]
  40f720:	bl	41f724 <ferror@plt+0x1b794>
  40f724:	str	x0, [x19, #56]
  40f728:	ldr	w0, [x19, #44]
  40f72c:	tbz	w0, #6, 40f7bc <ferror@plt+0xb82c>
  40f730:	mov	x0, x21
  40f734:	bl	4308cc <ferror@plt+0x2c93c>
  40f738:	ldp	x19, x20, [sp, #16]
  40f73c:	ldr	x21, [sp, #32]
  40f740:	ldp	x29, x30, [sp], #48
  40f744:	ret
  40f748:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f74c:	add	x2, x2, #0x9b0
  40f750:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f754:	add	x1, x1, #0x1a0
  40f758:	add	x1, x1, #0x120
  40f75c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f760:	add	x0, x0, #0xb60
  40f764:	bl	4149c4 <ferror@plt+0x10a34>
  40f768:	b	40f740 <ferror@plt+0xb7b0>
  40f76c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f770:	add	x2, x2, #0xb40
  40f774:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f778:	add	x1, x1, #0x1a0
  40f77c:	add	x1, x1, #0x120
  40f780:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f784:	add	x0, x0, #0xb60
  40f788:	bl	4149c4 <ferror@plt+0x10a34>
  40f78c:	ldp	x19, x20, [sp, #16]
  40f790:	b	40f740 <ferror@plt+0xb7b0>
  40f794:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f798:	add	x2, x2, #0x950
  40f79c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f7a0:	add	x1, x1, #0x1a0
  40f7a4:	add	x1, x1, #0x120
  40f7a8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f7ac:	add	x0, x0, #0xb60
  40f7b0:	bl	4149c4 <ferror@plt+0x10a34>
  40f7b4:	ldp	x19, x20, [sp, #16]
  40f7b8:	b	40f740 <ferror@plt+0xb7b0>
  40f7bc:	mov	x2, x20
  40f7c0:	ldr	w1, [x19, #40]
  40f7c4:	mov	x0, x21
  40f7c8:	bl	40e464 <ferror@plt+0xa4d4>
  40f7cc:	b	40f730 <ferror@plt+0xb7a0>
  40f7d0:	ldr	x0, [x19, #56]
  40f7d4:	bl	41f724 <ferror@plt+0x1b794>
  40f7d8:	str	x0, [x19, #56]
  40f7dc:	ldp	x19, x20, [sp, #16]
  40f7e0:	ldr	x21, [sp, #32]
  40f7e4:	b	40f740 <ferror@plt+0xb7b0>
  40f7e8:	stp	x29, x30, [sp, #-48]!
  40f7ec:	mov	x29, sp
  40f7f0:	cbz	x0, 40f850 <ferror@plt+0xb8c0>
  40f7f4:	stp	x19, x20, [sp, #16]
  40f7f8:	mov	x19, x0
  40f7fc:	mov	x20, x1
  40f800:	cbz	x1, 40f874 <ferror@plt+0xb8e4>
  40f804:	ldr	w0, [x0, #44]
  40f808:	tbz	w0, #0, 40f89c <ferror@plt+0xb90c>
  40f80c:	str	x21, [sp, #32]
  40f810:	ldr	x21, [x19, #32]
  40f814:	cbz	x21, 40f8d4 <ferror@plt+0xb944>
  40f818:	mov	x0, x21
  40f81c:	bl	4308a4 <ferror@plt+0x2c914>
  40f820:	mov	x1, x20
  40f824:	ldr	x0, [x19, #56]
  40f828:	bl	41f818 <ferror@plt+0x1b888>
  40f82c:	str	x0, [x19, #56]
  40f830:	ldr	w0, [x19, #44]
  40f834:	tbz	w0, #6, 40f8c4 <ferror@plt+0xb934>
  40f838:	mov	x0, x21
  40f83c:	bl	4308cc <ferror@plt+0x2c93c>
  40f840:	ldp	x19, x20, [sp, #16]
  40f844:	ldr	x21, [sp, #32]
  40f848:	ldp	x29, x30, [sp], #48
  40f84c:	ret
  40f850:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f854:	add	x2, x2, #0x9b0
  40f858:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f85c:	add	x1, x1, #0x1a0
  40f860:	add	x1, x1, #0x138
  40f864:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f868:	add	x0, x0, #0xb60
  40f86c:	bl	4149c4 <ferror@plt+0x10a34>
  40f870:	b	40f848 <ferror@plt+0xb8b8>
  40f874:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f878:	add	x2, x2, #0xb40
  40f87c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f880:	add	x1, x1, #0x1a0
  40f884:	add	x1, x1, #0x138
  40f888:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f88c:	add	x0, x0, #0xb60
  40f890:	bl	4149c4 <ferror@plt+0x10a34>
  40f894:	ldp	x19, x20, [sp, #16]
  40f898:	b	40f848 <ferror@plt+0xb8b8>
  40f89c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f8a0:	add	x2, x2, #0x950
  40f8a4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f8a8:	add	x1, x1, #0x1a0
  40f8ac:	add	x1, x1, #0x138
  40f8b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f8b4:	add	x0, x0, #0xb60
  40f8b8:	bl	4149c4 <ferror@plt+0x10a34>
  40f8bc:	ldp	x19, x20, [sp, #16]
  40f8c0:	b	40f848 <ferror@plt+0xb8b8>
  40f8c4:	mov	x1, x20
  40f8c8:	mov	x0, x21
  40f8cc:	bl	40e2a4 <ferror@plt+0xa314>
  40f8d0:	b	40f838 <ferror@plt+0xb8a8>
  40f8d4:	ldr	x0, [x19, #56]
  40f8d8:	bl	41f818 <ferror@plt+0x1b888>
  40f8dc:	str	x0, [x19, #56]
  40f8e0:	ldp	x19, x20, [sp, #16]
  40f8e4:	ldr	x21, [sp, #32]
  40f8e8:	b	40f848 <ferror@plt+0xb8b8>
  40f8ec:	stp	x29, x30, [sp, #-32]!
  40f8f0:	mov	x29, sp
  40f8f4:	cbz	x0, 40f954 <ferror@plt+0xb9c4>
  40f8f8:	stp	x19, x20, [sp, #16]
  40f8fc:	mov	x19, x1
  40f900:	cbz	x1, 40f978 <ferror@plt+0xb9e8>
  40f904:	ldr	x1, [x1, #88]
  40f908:	ldr	x1, [x1, #8]
  40f90c:	cmp	x1, x0
  40f910:	b.ne	40f9a0 <ferror@plt+0xba10>  // b.any
  40f914:	ldr	w1, [x0, #44]
  40f918:	tbz	w1, #0, 40f9c8 <ferror@plt+0xba38>
  40f91c:	ldr	w1, [x19, #44]
  40f920:	tbz	w1, #0, 40f9f0 <ferror@plt+0xba60>
  40f924:	ldr	x20, [x0, #32]
  40f928:	cbz	x20, 40fa18 <ferror@plt+0xba88>
  40f92c:	mov	x0, x20
  40f930:	bl	4308a4 <ferror@plt+0x2c914>
  40f934:	mov	x1, x20
  40f938:	mov	x0, x19
  40f93c:	bl	40eac8 <ferror@plt+0xab38>
  40f940:	mov	x0, x20
  40f944:	bl	4308cc <ferror@plt+0x2c93c>
  40f948:	ldp	x19, x20, [sp, #16]
  40f94c:	ldp	x29, x30, [sp], #32
  40f950:	ret
  40f954:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f958:	add	x2, x2, #0x9b0
  40f95c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f960:	add	x1, x1, #0x1a0
  40f964:	add	x1, x1, #0x150
  40f968:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f96c:	add	x0, x0, #0xb60
  40f970:	bl	4149c4 <ferror@plt+0x10a34>
  40f974:	b	40f94c <ferror@plt+0xb9bc>
  40f978:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f97c:	add	x2, x2, #0xb50
  40f980:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f984:	add	x1, x1, #0x1a0
  40f988:	add	x1, x1, #0x150
  40f98c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f990:	add	x0, x0, #0xb60
  40f994:	bl	4149c4 <ferror@plt+0x10a34>
  40f998:	ldp	x19, x20, [sp, #16]
  40f99c:	b	40f94c <ferror@plt+0xb9bc>
  40f9a0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f9a4:	add	x2, x2, #0xb68
  40f9a8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f9ac:	add	x1, x1, #0x1a0
  40f9b0:	add	x1, x1, #0x150
  40f9b4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f9b8:	add	x0, x0, #0xb60
  40f9bc:	bl	4149c4 <ferror@plt+0x10a34>
  40f9c0:	ldp	x19, x20, [sp, #16]
  40f9c4:	b	40f94c <ferror@plt+0xb9bc>
  40f9c8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f9cc:	add	x2, x2, #0x950
  40f9d0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f9d4:	add	x1, x1, #0x1a0
  40f9d8:	add	x1, x1, #0x150
  40f9dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f9e0:	add	x0, x0, #0xb60
  40f9e4:	bl	4149c4 <ferror@plt+0x10a34>
  40f9e8:	ldp	x19, x20, [sp, #16]
  40f9ec:	b	40f94c <ferror@plt+0xb9bc>
  40f9f0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f9f4:	add	x2, x2, #0xb98
  40f9f8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40f9fc:	add	x1, x1, #0x1a0
  40fa00:	add	x1, x1, #0x150
  40fa04:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fa08:	add	x0, x0, #0xb60
  40fa0c:	bl	4149c4 <ferror@plt+0x10a34>
  40fa10:	ldp	x19, x20, [sp, #16]
  40fa14:	b	40f94c <ferror@plt+0xb9bc>
  40fa18:	mov	x1, #0x0                   	// #0
  40fa1c:	mov	x0, x19
  40fa20:	bl	40eac8 <ferror@plt+0xab38>
  40fa24:	ldp	x19, x20, [sp, #16]
  40fa28:	b	40f94c <ferror@plt+0xb9bc>
  40fa2c:	stp	x29, x30, [sp, #-64]!
  40fa30:	mov	x29, sp
  40fa34:	cbz	x0, 40faa8 <ferror@plt+0xbb18>
  40fa38:	stp	x19, x20, [sp, #16]
  40fa3c:	stp	x21, x22, [sp, #32]
  40fa40:	mov	x19, x0
  40fa44:	mov	x21, x1
  40fa48:	mov	x20, x2
  40fa4c:	cmp	x2, #0x0
  40fa50:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  40fa54:	b.ne	40facc <ferror@plt+0xbb3c>  // b.any
  40fa58:	stp	x23, x24, [sp, #48]
  40fa5c:	ldr	x22, [x0, #32]
  40fa60:	cbz	x22, 40faf8 <ferror@plt+0xbb68>
  40fa64:	mov	x0, x22
  40fa68:	bl	4308a4 <ferror@plt+0x2c914>
  40fa6c:	ldr	x24, [x19]
  40fa70:	ldr	x23, [x19, #8]
  40fa74:	str	x21, [x19]
  40fa78:	str	x20, [x19, #8]
  40fa7c:	mov	x0, x22
  40fa80:	bl	4308cc <ferror@plt+0x2c93c>
  40fa84:	cbz	x23, 40fb0c <ferror@plt+0xbb7c>
  40fa88:	ldr	x1, [x23, #8]
  40fa8c:	mov	x0, x24
  40fa90:	blr	x1
  40fa94:	ldp	x19, x20, [sp, #16]
  40fa98:	ldp	x21, x22, [sp, #32]
  40fa9c:	ldp	x23, x24, [sp, #48]
  40faa0:	ldp	x29, x30, [sp], #64
  40faa4:	ret
  40faa8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40faac:	add	x2, x2, #0x9b0
  40fab0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40fab4:	add	x1, x1, #0x1a0
  40fab8:	add	x1, x1, #0x170
  40fabc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fac0:	add	x0, x0, #0xb60
  40fac4:	bl	4149c4 <ferror@plt+0x10a34>
  40fac8:	b	40faa0 <ferror@plt+0xbb10>
  40facc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40fad0:	add	x2, x2, #0xbc0
  40fad4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40fad8:	add	x1, x1, #0x1a0
  40fadc:	add	x1, x1, #0x170
  40fae0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fae4:	add	x0, x0, #0xb60
  40fae8:	bl	4149c4 <ferror@plt+0x10a34>
  40faec:	ldp	x19, x20, [sp, #16]
  40faf0:	ldp	x21, x22, [sp, #32]
  40faf4:	b	40faa0 <ferror@plt+0xbb10>
  40faf8:	ldr	x24, [x0]
  40fafc:	ldr	x23, [x0, #8]
  40fb00:	str	x1, [x0]
  40fb04:	str	x2, [x0, #8]
  40fb08:	b	40fa84 <ferror@plt+0xbaf4>
  40fb0c:	ldp	x19, x20, [sp, #16]
  40fb10:	ldp	x21, x22, [sp, #32]
  40fb14:	ldp	x23, x24, [sp, #48]
  40fb18:	b	40faa0 <ferror@plt+0xbb10>
  40fb1c:	stp	x29, x30, [sp, #-48]!
  40fb20:	mov	x29, sp
  40fb24:	cbz	x0, 40fb84 <ferror@plt+0xbbf4>
  40fb28:	stp	x19, x20, [sp, #16]
  40fb2c:	stp	x21, x22, [sp, #32]
  40fb30:	mov	x19, x0
  40fb34:	mov	x22, x1
  40fb38:	mov	x21, x2
  40fb3c:	mov	x20, x3
  40fb40:	mov	x0, #0x20                  	// #32
  40fb44:	bl	41334c <ferror@plt+0xf3bc>
  40fb48:	mov	x1, x0
  40fb4c:	mov	w0, #0x1                   	// #1
  40fb50:	str	w0, [x1]
  40fb54:	str	x22, [x1, #8]
  40fb58:	str	x21, [x1, #16]
  40fb5c:	str	x20, [x1, #24]
  40fb60:	adrp	x2, 49b000 <ferror@plt+0x97070>
  40fb64:	add	x2, x2, #0x5f0
  40fb68:	add	x2, x2, #0x40
  40fb6c:	mov	x0, x19
  40fb70:	bl	40fa2c <ferror@plt+0xba9c>
  40fb74:	ldp	x19, x20, [sp, #16]
  40fb78:	ldp	x21, x22, [sp, #32]
  40fb7c:	ldp	x29, x30, [sp], #48
  40fb80:	ret
  40fb84:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40fb88:	add	x2, x2, #0x9b0
  40fb8c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40fb90:	add	x1, x1, #0x1a0
  40fb94:	add	x1, x1, #0x190
  40fb98:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fb9c:	add	x0, x0, #0xb60
  40fba0:	bl	4149c4 <ferror@plt+0x10a34>
  40fba4:	b	40fb7c <ferror@plt+0xbbec>
  40fba8:	stp	x29, x30, [sp, #-16]!
  40fbac:	mov	x29, sp
  40fbb0:	cbz	x0, 40fbd4 <ferror@plt+0xbc44>
  40fbb4:	ldr	x2, [x0, #32]
  40fbb8:	cbnz	x2, 40fbf8 <ferror@plt+0xbc68>
  40fbbc:	ldr	w2, [x0, #24]
  40fbc0:	cbz	w2, 40fc1c <ferror@plt+0xbc8c>
  40fbc4:	cbz	x1, 40fc40 <ferror@plt+0xbcb0>
  40fbc8:	str	x1, [x0, #16]
  40fbcc:	ldp	x29, x30, [sp], #16
  40fbd0:	ret
  40fbd4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40fbd8:	add	x2, x2, #0x9b0
  40fbdc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40fbe0:	add	x1, x1, #0x1a0
  40fbe4:	add	x1, x1, #0x1a8
  40fbe8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fbec:	add	x0, x0, #0xb60
  40fbf0:	bl	4149c4 <ferror@plt+0x10a34>
  40fbf4:	b	40fbcc <ferror@plt+0xbc3c>
  40fbf8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40fbfc:	add	x2, x2, #0xad8
  40fc00:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40fc04:	add	x1, x1, #0x1a0
  40fc08:	add	x1, x1, #0x1a8
  40fc0c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fc10:	add	x0, x0, #0xb60
  40fc14:	bl	4149c4 <ferror@plt+0x10a34>
  40fc18:	b	40fbcc <ferror@plt+0xbc3c>
  40fc1c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40fc20:	add	x2, x2, #0xbf0
  40fc24:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40fc28:	add	x1, x1, #0x1a0
  40fc2c:	add	x1, x1, #0x1a8
  40fc30:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fc34:	add	x0, x0, #0xb60
  40fc38:	bl	4149c4 <ferror@plt+0x10a34>
  40fc3c:	b	40fbcc <ferror@plt+0xbc3c>
  40fc40:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40fc44:	add	x2, x2, #0xc08
  40fc48:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40fc4c:	add	x1, x1, #0x1a0
  40fc50:	add	x1, x1, #0x1a8
  40fc54:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fc58:	add	x0, x0, #0xb60
  40fc5c:	bl	4149c4 <ferror@plt+0x10a34>
  40fc60:	b	40fbcc <ferror@plt+0xbc3c>
  40fc64:	stp	x29, x30, [sp, #-48]!
  40fc68:	mov	x29, sp
  40fc6c:	cbz	x0, 40fcb8 <ferror@plt+0xbd28>
  40fc70:	stp	x19, x20, [sp, #16]
  40fc74:	str	x21, [sp, #32]
  40fc78:	mov	x19, x0
  40fc7c:	mov	w20, w1
  40fc80:	ldr	x21, [x0, #32]
  40fc84:	cbz	x21, 40fcdc <ferror@plt+0xbd4c>
  40fc88:	mov	x0, x21
  40fc8c:	bl	4308a4 <ferror@plt+0x2c914>
  40fc90:	mov	w2, w20
  40fc94:	mov	x1, x21
  40fc98:	mov	x0, x19
  40fc9c:	bl	40ef24 <ferror@plt+0xaf94>
  40fca0:	ldr	x0, [x19, #32]
  40fca4:	bl	4308cc <ferror@plt+0x2c93c>
  40fca8:	ldp	x19, x20, [sp, #16]
  40fcac:	ldr	x21, [sp, #32]
  40fcb0:	ldp	x29, x30, [sp], #48
  40fcb4:	ret
  40fcb8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40fcbc:	add	x2, x2, #0x9b0
  40fcc0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40fcc4:	add	x1, x1, #0x1a0
  40fcc8:	add	x1, x1, #0x1c0
  40fccc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fcd0:	add	x0, x0, #0xb60
  40fcd4:	bl	4149c4 <ferror@plt+0x10a34>
  40fcd8:	b	40fcb0 <ferror@plt+0xbd20>
  40fcdc:	mov	w2, w1
  40fce0:	mov	x1, #0x0                   	// #0
  40fce4:	bl	40ef24 <ferror@plt+0xaf94>
  40fce8:	ldp	x19, x20, [sp, #16]
  40fcec:	ldr	x21, [sp, #32]
  40fcf0:	b	40fcb0 <ferror@plt+0xbd20>
  40fcf4:	cbz	x0, 40fd00 <ferror@plt+0xbd70>
  40fcf8:	ldr	w0, [x0, #40]
  40fcfc:	ret
  40fd00:	stp	x29, x30, [sp, #-16]!
  40fd04:	mov	x29, sp
  40fd08:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40fd0c:	add	x2, x2, #0x9b0
  40fd10:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40fd14:	add	x1, x1, #0x1a0
  40fd18:	add	x1, x1, #0x1d8
  40fd1c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fd20:	add	x0, x0, #0xb60
  40fd24:	bl	4149c4 <ferror@plt+0x10a34>
  40fd28:	mov	w0, #0x0                   	// #0
  40fd2c:	ldp	x29, x30, [sp], #16
  40fd30:	ret
  40fd34:	stp	x29, x30, [sp, #-48]!
  40fd38:	mov	x29, sp
  40fd3c:	cbz	x0, 40fda0 <ferror@plt+0xbe10>
  40fd40:	stp	x19, x20, [sp, #16]
  40fd44:	mov	x19, x0
  40fd48:	mov	x20, x1
  40fd4c:	ldr	w0, [x0, #24]
  40fd50:	cbz	w0, 40fdc4 <ferror@plt+0xbe34>
  40fd54:	ldr	x0, [x19, #88]
  40fd58:	ldr	x1, [x0, #16]
  40fd5c:	cmp	x1, x20
  40fd60:	b.eq	40fe08 <ferror@plt+0xbe78>  // b.none
  40fd64:	str	x21, [sp, #32]
  40fd68:	ldr	x21, [x19, #32]
  40fd6c:	cbz	x21, 40fdf8 <ferror@plt+0xbe68>
  40fd70:	mov	x0, x21
  40fd74:	bl	4308a4 <ferror@plt+0x2c914>
  40fd78:	ldr	x0, [x19, #88]
  40fd7c:	str	x20, [x0, #16]
  40fd80:	ldr	w0, [x19, #44]
  40fd84:	tbz	w0, #6, 40fdec <ferror@plt+0xbe5c>
  40fd88:	mov	x0, x21
  40fd8c:	bl	4308cc <ferror@plt+0x2c93c>
  40fd90:	ldp	x19, x20, [sp, #16]
  40fd94:	ldr	x21, [sp, #32]
  40fd98:	ldp	x29, x30, [sp], #48
  40fd9c:	ret
  40fda0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40fda4:	add	x2, x2, #0x9b0
  40fda8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40fdac:	add	x1, x1, #0x1a0
  40fdb0:	add	x1, x1, #0x1f0
  40fdb4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fdb8:	add	x0, x0, #0xb60
  40fdbc:	bl	4149c4 <ferror@plt+0x10a34>
  40fdc0:	b	40fd98 <ferror@plt+0xbe08>
  40fdc4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40fdc8:	add	x2, x2, #0xbf0
  40fdcc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40fdd0:	add	x1, x1, #0x1a0
  40fdd4:	add	x1, x1, #0x1f0
  40fdd8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fddc:	add	x0, x0, #0xb60
  40fde0:	bl	4149c4 <ferror@plt+0x10a34>
  40fde4:	ldp	x19, x20, [sp, #16]
  40fde8:	b	40fd98 <ferror@plt+0xbe08>
  40fdec:	ldr	x0, [x21, #136]
  40fdf0:	bl	42f99c <ferror@plt+0x2ba0c>
  40fdf4:	b	40fd88 <ferror@plt+0xbdf8>
  40fdf8:	str	x20, [x0, #16]
  40fdfc:	ldp	x19, x20, [sp, #16]
  40fe00:	ldr	x21, [sp, #32]
  40fe04:	b	40fd98 <ferror@plt+0xbe08>
  40fe08:	ldp	x19, x20, [sp, #16]
  40fe0c:	b	40fd98 <ferror@plt+0xbe08>
  40fe10:	stp	x29, x30, [sp, #-48]!
  40fe14:	mov	x29, sp
  40fe18:	stp	x19, x20, [sp, #16]
  40fe1c:	mov	x20, x0
  40fe20:	ldr	w0, [x0, #96]
  40fe24:	lsl	x2, x0, #5
  40fe28:	sub	x2, x2, x0
  40fe2c:	add	x2, x0, x2, lsl #2
  40fe30:	add	x19, x1, x2, lsl #3
  40fe34:	ldr	w0, [x20, #100]
  40fe38:	cbz	w0, 40fe9c <ferror@plt+0xbf0c>
  40fe3c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40fe40:	ldr	w0, [x0, #1608]
  40fe44:	cmn	w0, #0x1
  40fe48:	b.eq	40feb4 <ferror@plt+0xbf24>  // b.none
  40fe4c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40fe50:	ldrsw	x0, [x0, #1608]
  40fe54:	sub	x1, x19, x0
  40fe58:	mov	x3, #0x34db                	// #13531
  40fe5c:	movk	x3, #0xd7b6, lsl #16
  40fe60:	movk	x3, #0xde82, lsl #32
  40fe64:	movk	x3, #0x431b, lsl #48
  40fe68:	smulh	x3, x1, x3
  40fe6c:	asr	x3, x3, #18
  40fe70:	sub	x3, x3, x1, asr #63
  40fe74:	mov	x2, #0x4240                	// #16960
  40fe78:	movk	x2, #0xf, lsl #16
  40fe7c:	msub	x3, x3, x2, x1
  40fe80:	add	x2, x1, x2
  40fe84:	mov	x4, #0xd08f                	// #53391
  40fe88:	movk	x4, #0x3, lsl #16
  40fe8c:	cmp	x3, x4
  40fe90:	csel	x1, x2, x1, gt
  40fe94:	sub	x1, x1, x3
  40fe98:	add	x19, x0, x1
  40fe9c:	mov	x1, x19
  40fea0:	mov	x0, x20
  40fea4:	bl	40fd34 <ferror@plt+0xbda4>
  40fea8:	ldp	x19, x20, [sp, #16]
  40feac:	ldp	x29, x30, [sp], #48
  40feb0:	ret
  40feb4:	str	x21, [sp, #32]
  40feb8:	adrp	x0, 43f000 <ferror@plt+0x3b070>
  40febc:	add	x0, x0, #0xc18
  40fec0:	bl	4090ec <ferror@plt+0x515c>
  40fec4:	mov	x21, x0
  40fec8:	cbz	x0, 40ff10 <ferror@plt+0xbf80>
  40fecc:	mov	x0, x21
  40fed0:	bl	40d3dc <ferror@plt+0x944c>
  40fed4:	tbnz	w0, #31, 40ff34 <ferror@plt+0xbfa4>
  40fed8:	mov	x0, x21
  40fedc:	bl	40d3dc <ferror@plt+0x944c>
  40fee0:	mov	w1, #0xde83                	// #56963
  40fee4:	movk	w1, #0x431b, lsl #16
  40fee8:	smull	x1, w0, w1
  40feec:	asr	x1, x1, #50
  40fef0:	sub	w1, w1, w0, asr #31
  40fef4:	mov	w2, #0x4240                	// #16960
  40fef8:	movk	w2, #0xf, lsl #16
  40fefc:	msub	w1, w1, w2, w0
  40ff00:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40ff04:	str	w1, [x0, #1608]
  40ff08:	ldr	x21, [sp, #32]
  40ff0c:	b	40fe4c <ferror@plt+0xbebc>
  40ff10:	adrp	x0, 43f000 <ferror@plt+0x3b070>
  40ff14:	add	x0, x0, #0xc38
  40ff18:	bl	4090ec <ferror@plt+0x515c>
  40ff1c:	mov	x21, x0
  40ff20:	cbnz	x0, 40fecc <ferror@plt+0xbf3c>
  40ff24:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40ff28:	str	wzr, [x0, #1608]
  40ff2c:	ldr	x21, [sp, #32]
  40ff30:	b	40fe4c <ferror@plt+0xbebc>
  40ff34:	mov	x0, x21
  40ff38:	bl	40d3dc <ferror@plt+0x944c>
  40ff3c:	neg	w0, w0
  40ff40:	mov	w1, #0xde83                	// #56963
  40ff44:	movk	w1, #0x431b, lsl #16
  40ff48:	smull	x1, w0, w1
  40ff4c:	asr	x1, x1, #50
  40ff50:	sub	w1, w1, w0, asr #31
  40ff54:	mov	w2, #0x4240                	// #16960
  40ff58:	movk	w2, #0xf, lsl #16
  40ff5c:	msub	w1, w1, w2, w0
  40ff60:	b	40ff00 <ferror@plt+0xbf70>
  40ff64:	cbz	x0, 40ff74 <ferror@plt+0xbfe4>
  40ff68:	ldr	x0, [x0, #88]
  40ff6c:	ldr	x0, [x0, #16]
  40ff70:	ret
  40ff74:	stp	x29, x30, [sp, #-16]!
  40ff78:	mov	x29, sp
  40ff7c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40ff80:	add	x2, x2, #0x9b0
  40ff84:	adrp	x1, 440000 <ferror@plt+0x3c070>
  40ff88:	add	x1, x1, #0x1a0
  40ff8c:	add	x1, x1, #0x208
  40ff90:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40ff94:	add	x0, x0, #0xb60
  40ff98:	bl	4149c4 <ferror@plt+0x10a34>
  40ff9c:	mov	x0, #0xffffffffffffffff    	// #-1
  40ffa0:	ldp	x29, x30, [sp], #16
  40ffa4:	ret
  40ffa8:	stp	x29, x30, [sp, #-48]!
  40ffac:	mov	x29, sp
  40ffb0:	cbz	x0, 410000 <ferror@plt+0xc070>
  40ffb4:	stp	x19, x20, [sp, #16]
  40ffb8:	str	x21, [sp, #32]
  40ffbc:	mov	x19, x0
  40ffc0:	mov	w20, w1
  40ffc4:	ldr	x21, [x0, #32]
  40ffc8:	cbz	x21, 40ffd4 <ferror@plt+0xc044>
  40ffcc:	mov	x0, x21
  40ffd0:	bl	4308a4 <ferror@plt+0x2c914>
  40ffd4:	cbz	w20, 410024 <ferror@plt+0xc094>
  40ffd8:	ldr	w0, [x19, #44]
  40ffdc:	orr	w0, w0, #0x20
  40ffe0:	str	w0, [x19, #44]
  40ffe4:	cbz	x21, 410030 <ferror@plt+0xc0a0>
  40ffe8:	mov	x0, x21
  40ffec:	bl	4308cc <ferror@plt+0x2c93c>
  40fff0:	ldp	x19, x20, [sp, #16]
  40fff4:	ldr	x21, [sp, #32]
  40fff8:	ldp	x29, x30, [sp], #48
  40fffc:	ret
  410000:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410004:	add	x2, x2, #0x9b0
  410008:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41000c:	add	x1, x1, #0x1a0
  410010:	add	x1, x1, #0x220
  410014:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410018:	add	x0, x0, #0xb60
  41001c:	bl	4149c4 <ferror@plt+0x10a34>
  410020:	b	40fff8 <ferror@plt+0xc068>
  410024:	ldr	w0, [x19, #44]
  410028:	and	w0, w0, #0xffffffdf
  41002c:	b	40ffe0 <ferror@plt+0xc050>
  410030:	ldp	x19, x20, [sp, #16]
  410034:	ldr	x21, [sp, #32]
  410038:	b	40fff8 <ferror@plt+0xc068>
  41003c:	cbz	x0, 41004c <ferror@plt+0xc0bc>
  410040:	ldr	w0, [x0, #44]
  410044:	ubfx	x0, x0, #5, #1
  410048:	ret
  41004c:	stp	x29, x30, [sp, #-16]!
  410050:	mov	x29, sp
  410054:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410058:	add	x2, x2, #0x9b0
  41005c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  410060:	add	x1, x1, #0x1a0
  410064:	add	x1, x1, #0x240
  410068:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41006c:	add	x0, x0, #0xb60
  410070:	bl	4149c4 <ferror@plt+0x10a34>
  410074:	mov	w0, #0x0                   	// #0
  410078:	ldp	x29, x30, [sp], #16
  41007c:	ret
  410080:	stp	x29, x30, [sp, #-32]!
  410084:	mov	x29, sp
  410088:	cbz	x0, 4100b8 <ferror@plt+0xc128>
  41008c:	stp	x19, x20, [sp, #16]
  410090:	mov	x19, x0
  410094:	mov	x20, x1
  410098:	ldr	x0, [x0, #80]
  41009c:	bl	413498 <ferror@plt+0xf508>
  4100a0:	mov	x0, x20
  4100a4:	bl	4200fc <ferror@plt+0x1c16c>
  4100a8:	str	x0, [x19, #80]
  4100ac:	ldp	x19, x20, [sp, #16]
  4100b0:	ldp	x29, x30, [sp], #32
  4100b4:	ret
  4100b8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4100bc:	add	x2, x2, #0x9b0
  4100c0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4100c4:	add	x1, x1, #0x1a0
  4100c8:	add	x1, x1, #0x260
  4100cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4100d0:	add	x0, x0, #0xb60
  4100d4:	bl	4149c4 <ferror@plt+0x10a34>
  4100d8:	b	4100b0 <ferror@plt+0xc120>
  4100dc:	stp	x29, x30, [sp, #-32]!
  4100e0:	mov	x29, sp
  4100e4:	str	x19, [sp, #16]
  4100e8:	mov	x19, x0
  4100ec:	cbz	x0, 410100 <ferror@plt+0xc170>
  4100f0:	ldr	x0, [x0, #80]
  4100f4:	ldr	x19, [sp, #16]
  4100f8:	ldp	x29, x30, [sp], #32
  4100fc:	ret
  410100:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410104:	add	x2, x2, #0x9b0
  410108:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41010c:	add	x1, x1, #0x1a0
  410110:	add	x1, x1, #0x278
  410114:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410118:	add	x0, x0, #0xb60
  41011c:	bl	4149c4 <ferror@plt+0x10a34>
  410120:	mov	x0, x19
  410124:	b	4100f4 <ferror@plt+0xc164>
  410128:	stp	x29, x30, [sp, #-32]!
  41012c:	mov	x29, sp
  410130:	stp	x19, x20, [sp, #16]
  410134:	mov	x19, x0
  410138:	cbz	x0, 410170 <ferror@plt+0xc1e0>
  41013c:	ldr	x20, [x0, #32]
  410140:	cbz	x20, 410194 <ferror@plt+0xc204>
  410144:	mov	x0, x20
  410148:	bl	4308a4 <ferror@plt+0x2c914>
  41014c:	ldr	w0, [x19, #24]
  410150:	add	w0, w0, #0x1
  410154:	str	w0, [x19, #24]
  410158:	mov	x0, x20
  41015c:	bl	4308cc <ferror@plt+0x2c93c>
  410160:	mov	x0, x19
  410164:	ldp	x19, x20, [sp, #16]
  410168:	ldp	x29, x30, [sp], #32
  41016c:	ret
  410170:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410174:	add	x2, x2, #0x9b0
  410178:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41017c:	add	x1, x1, #0x1a0
  410180:	add	x1, x1, #0x290
  410184:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410188:	add	x0, x0, #0xb60
  41018c:	bl	4149c4 <ferror@plt+0x10a34>
  410190:	b	410160 <ferror@plt+0xc1d0>
  410194:	ldr	w0, [x0, #24]
  410198:	add	w0, w0, #0x1
  41019c:	str	w0, [x19, #24]
  4101a0:	b	410160 <ferror@plt+0xc1d0>
  4101a4:	stp	x29, x30, [sp, #-64]!
  4101a8:	mov	x29, sp
  4101ac:	cbz	x0, 41026c <ferror@plt+0xc2dc>
  4101b0:	stp	x19, x20, [sp, #16]
  4101b4:	mov	x19, x0
  4101b8:	mov	x20, x1
  4101bc:	cbz	x1, 410290 <ferror@plt+0xc300>
  4101c0:	ldr	w0, [x0, #44]
  4101c4:	tbz	w0, #0, 4102b8 <ferror@plt+0xc328>
  4101c8:	ldr	w0, [x1, #44]
  4101cc:	tbz	w0, #0, 4102e0 <ferror@plt+0xc350>
  4101d0:	ldr	x0, [x1, #32]
  4101d4:	cbnz	x0, 410308 <ferror@plt+0xc378>
  4101d8:	ldr	x0, [x1, #88]
  4101dc:	ldr	x0, [x0, #8]
  4101e0:	cbnz	x0, 410330 <ferror@plt+0xc3a0>
  4101e4:	stp	x21, x22, [sp, #32]
  4101e8:	ldr	x21, [x19, #32]
  4101ec:	cbz	x21, 410358 <ferror@plt+0xc3c8>
  4101f0:	str	x23, [sp, #48]
  4101f4:	mov	x0, x21
  4101f8:	bl	4308a4 <ferror@plt+0x2c914>
  4101fc:	ldr	x0, [x19, #88]
  410200:	ldr	x23, [x0]
  410204:	mov	x0, x20
  410208:	bl	410128 <ferror@plt+0xc198>
  41020c:	ldr	x22, [x19, #88]
  410210:	mov	x1, x0
  410214:	mov	x0, x23
  410218:	bl	41f724 <ferror@plt+0x1b794>
  41021c:	str	x0, [x22]
  410220:	ldr	x0, [x20, #88]
  410224:	str	x19, [x0, #8]
  410228:	ldr	w2, [x19, #40]
  41022c:	mov	x1, #0x0                   	// #0
  410230:	mov	x0, x20
  410234:	bl	40ef24 <ferror@plt+0xaf94>
  410238:	ldr	w0, [x19, #44]
  41023c:	tbnz	w0, #6, 4103a8 <ferror@plt+0xc418>
  410240:	mov	w2, #0x1                   	// #1
  410244:	mov	x1, x21
  410248:	mov	x0, x20
  41024c:	bl	40ed4c <ferror@plt+0xadbc>
  410250:	mov	x0, x21
  410254:	bl	4308cc <ferror@plt+0x2c93c>
  410258:	ldp	x19, x20, [sp, #16]
  41025c:	ldp	x21, x22, [sp, #32]
  410260:	ldr	x23, [sp, #48]
  410264:	ldp	x29, x30, [sp], #64
  410268:	ret
  41026c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410270:	add	x2, x2, #0x9b0
  410274:	adrp	x1, 440000 <ferror@plt+0x3c070>
  410278:	add	x1, x1, #0x1a0
  41027c:	add	x1, x1, #0x2a0
  410280:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410284:	add	x0, x0, #0xb60
  410288:	bl	4149c4 <ferror@plt+0x10a34>
  41028c:	b	410264 <ferror@plt+0xc2d4>
  410290:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410294:	add	x2, x2, #0xb50
  410298:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41029c:	add	x1, x1, #0x1a0
  4102a0:	add	x1, x1, #0x2a0
  4102a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4102a8:	add	x0, x0, #0xb60
  4102ac:	bl	4149c4 <ferror@plt+0x10a34>
  4102b0:	ldp	x19, x20, [sp, #16]
  4102b4:	b	410264 <ferror@plt+0xc2d4>
  4102b8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4102bc:	add	x2, x2, #0x950
  4102c0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4102c4:	add	x1, x1, #0x1a0
  4102c8:	add	x1, x1, #0x2a0
  4102cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4102d0:	add	x0, x0, #0xb60
  4102d4:	bl	4149c4 <ferror@plt+0x10a34>
  4102d8:	ldp	x19, x20, [sp, #16]
  4102dc:	b	410264 <ferror@plt+0xc2d4>
  4102e0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4102e4:	add	x2, x2, #0xb98
  4102e8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4102ec:	add	x1, x1, #0x1a0
  4102f0:	add	x1, x1, #0x2a0
  4102f4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4102f8:	add	x0, x0, #0xb60
  4102fc:	bl	4149c4 <ferror@plt+0x10a34>
  410300:	ldp	x19, x20, [sp, #16]
  410304:	b	410264 <ferror@plt+0xc2d4>
  410308:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  41030c:	add	x2, x2, #0xc48
  410310:	adrp	x1, 440000 <ferror@plt+0x3c070>
  410314:	add	x1, x1, #0x1a0
  410318:	add	x1, x1, #0x2a0
  41031c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410320:	add	x0, x0, #0xb60
  410324:	bl	4149c4 <ferror@plt+0x10a34>
  410328:	ldp	x19, x20, [sp, #16]
  41032c:	b	410264 <ferror@plt+0xc2d4>
  410330:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410334:	add	x2, x2, #0xc68
  410338:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41033c:	add	x1, x1, #0x1a0
  410340:	add	x1, x1, #0x2a0
  410344:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410348:	add	x0, x0, #0xb60
  41034c:	bl	4149c4 <ferror@plt+0x10a34>
  410350:	ldp	x19, x20, [sp, #16]
  410354:	b	410264 <ferror@plt+0xc2d4>
  410358:	ldr	x0, [x19, #88]
  41035c:	ldr	x22, [x0]
  410360:	mov	x0, x1
  410364:	bl	410128 <ferror@plt+0xc198>
  410368:	ldr	x21, [x19, #88]
  41036c:	mov	x1, x0
  410370:	mov	x0, x22
  410374:	bl	41f724 <ferror@plt+0x1b794>
  410378:	str	x0, [x21]
  41037c:	ldr	x0, [x20, #88]
  410380:	str	x19, [x0, #8]
  410384:	ldr	w2, [x19, #40]
  410388:	mov	x1, #0x0                   	// #0
  41038c:	mov	x0, x20
  410390:	bl	40ef24 <ferror@plt+0xaf94>
  410394:	ldr	w0, [x19, #44]
  410398:	tbnz	w0, #6, 4103b4 <ferror@plt+0xc424>
  41039c:	ldp	x19, x20, [sp, #16]
  4103a0:	ldp	x21, x22, [sp, #32]
  4103a4:	b	410264 <ferror@plt+0xc2d4>
  4103a8:	mov	x0, x20
  4103ac:	bl	40e330 <ferror@plt+0xa3a0>
  4103b0:	b	410240 <ferror@plt+0xc2b0>
  4103b4:	mov	x0, x20
  4103b8:	bl	40e330 <ferror@plt+0xa3a0>
  4103bc:	ldp	x19, x20, [sp, #16]
  4103c0:	ldp	x21, x22, [sp, #32]
  4103c4:	b	410264 <ferror@plt+0xc2d4>
  4103c8:	stp	x29, x30, [sp, #-16]!
  4103cc:	mov	x29, sp
  4103d0:	cbz	x0, 4103e8 <ferror@plt+0xc458>
  4103d4:	mov	w2, #0x0                   	// #0
  4103d8:	ldr	x1, [x0, #32]
  4103dc:	bl	40e894 <ferror@plt+0xa904>
  4103e0:	ldp	x29, x30, [sp], #16
  4103e4:	ret
  4103e8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4103ec:	add	x2, x2, #0x9b0
  4103f0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4103f4:	add	x1, x1, #0x1a0
  4103f8:	add	x1, x1, #0x2c0
  4103fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410400:	add	x0, x0, #0xb60
  410404:	bl	4149c4 <ferror@plt+0x10a34>
  410408:	b	4103e0 <ferror@plt+0xc450>
  41040c:	stp	x29, x30, [sp, #-96]!
  410410:	mov	x29, sp
  410414:	cbz	w1, 410494 <ferror@plt+0xc504>
  410418:	stp	x19, x20, [sp, #16]
  41041c:	str	x21, [sp, #32]
  410420:	mov	x20, x0
  410424:	mov	w19, w1
  410428:	cbz	x0, 4104bc <ferror@plt+0xc52c>
  41042c:	mov	x21, x20
  410430:	mov	x0, x20
  410434:	bl	4308a4 <ferror@plt+0x2c914>
  410438:	str	x20, [sp, #64]
  41043c:	str	xzr, [sp, #80]
  410440:	str	xzr, [sp, #88]
  410444:	str	wzr, [sp, #72]
  410448:	add	x1, sp, #0x38
  41044c:	add	x0, sp, #0x40
  410450:	bl	40ec64 <ferror@plt+0xacd4>
  410454:	cbz	w0, 410470 <ferror@plt+0xc4e0>
  410458:	ldr	x0, [sp, #56]
  41045c:	ldr	w2, [x0, #44]
  410460:	tbz	w2, #0, 410448 <ferror@plt+0xc4b8>
  410464:	ldr	w0, [x0, #48]
  410468:	cmp	w0, w19
  41046c:	b.ne	410448 <ferror@plt+0xc4b8>  // b.any
  410470:	add	x0, sp, #0x40
  410474:	bl	40eed0 <ferror@plt+0xaf40>
  410478:	mov	x0, x21
  41047c:	bl	4308cc <ferror@plt+0x2c93c>
  410480:	ldr	x0, [sp, #56]
  410484:	ldp	x19, x20, [sp, #16]
  410488:	ldr	x21, [sp, #32]
  41048c:	ldp	x29, x30, [sp], #96
  410490:	ret
  410494:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410498:	add	x2, x2, #0xc98
  41049c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4104a0:	add	x1, x1, #0x1a0
  4104a4:	add	x1, x1, #0x2d0
  4104a8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4104ac:	add	x0, x0, #0xb60
  4104b0:	bl	4149c4 <ferror@plt+0x10a34>
  4104b4:	mov	x0, #0x0                   	// #0
  4104b8:	b	41048c <ferror@plt+0xc4fc>
  4104bc:	bl	40f39c <ferror@plt+0xb40c>
  4104c0:	mov	x20, x0
  4104c4:	b	41042c <ferror@plt+0xc49c>
  4104c8:	stp	x29, x30, [sp, #-32]!
  4104cc:	mov	x29, sp
  4104d0:	cbz	w0, 410500 <ferror@plt+0xc570>
  4104d4:	str	x19, [sp, #16]
  4104d8:	mov	x19, x1
  4104dc:	mov	w1, w0
  4104e0:	mov	x0, #0x0                   	// #0
  4104e4:	bl	41040c <ferror@plt+0xc47c>
  4104e8:	cbz	x0, 410524 <ferror@plt+0xc594>
  4104ec:	mov	x1, x19
  4104f0:	bl	410080 <ferror@plt+0xc0f0>
  4104f4:	ldr	x19, [sp, #16]
  4104f8:	ldp	x29, x30, [sp], #32
  4104fc:	ret
  410500:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410504:	add	x2, x2, #0xca8
  410508:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41050c:	add	x1, x1, #0x1a0
  410510:	add	x1, x1, #0x2f8
  410514:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410518:	add	x0, x0, #0xb60
  41051c:	bl	4149c4 <ferror@plt+0x10a34>
  410520:	b	4104f8 <ferror@plt+0xc568>
  410524:	ldr	x19, [sp, #16]
  410528:	b	4104f8 <ferror@plt+0xc568>
  41052c:	stp	x29, x30, [sp, #-112]!
  410530:	mov	x29, sp
  410534:	stp	x19, x20, [sp, #16]
  410538:	mov	x19, x1
  41053c:	cbz	x1, 4105e0 <ferror@plt+0xc650>
  410540:	stp	x21, x22, [sp, #32]
  410544:	mov	x20, x0
  410548:	mov	x21, x2
  41054c:	cbz	x0, 410608 <ferror@plt+0xc678>
  410550:	mov	x22, x20
  410554:	mov	x0, x20
  410558:	bl	4308a4 <ferror@plt+0x2c914>
  41055c:	str	x20, [sp, #80]
  410560:	str	xzr, [sp, #96]
  410564:	str	xzr, [sp, #104]
  410568:	str	wzr, [sp, #88]
  41056c:	add	x1, sp, #0x48
  410570:	add	x0, sp, #0x50
  410574:	bl	40ec64 <ferror@plt+0xacd4>
  410578:	cbz	w0, 4105bc <ferror@plt+0xc62c>
  41057c:	ldr	x1, [sp, #72]
  410580:	ldr	w3, [x1, #44]
  410584:	tbz	w3, #0, 41056c <ferror@plt+0xc5dc>
  410588:	ldr	x3, [x1, #16]
  41058c:	cmp	x3, x19
  410590:	b.ne	41056c <ferror@plt+0xc5dc>  // b.any
  410594:	ldr	x0, [x1, #8]
  410598:	cbz	x0, 41056c <ferror@plt+0xc5dc>
  41059c:	ldr	x4, [x0, #16]
  4105a0:	add	x3, sp, #0x40
  4105a4:	add	x2, sp, #0x38
  4105a8:	ldr	x0, [x1]
  4105ac:	blr	x4
  4105b0:	ldr	x0, [sp, #64]
  4105b4:	cmp	x0, x21
  4105b8:	b.ne	41056c <ferror@plt+0xc5dc>  // b.any
  4105bc:	add	x0, sp, #0x50
  4105c0:	bl	40eed0 <ferror@plt+0xaf40>
  4105c4:	mov	x0, x22
  4105c8:	bl	4308cc <ferror@plt+0x2c93c>
  4105cc:	ldr	x0, [sp, #72]
  4105d0:	ldp	x21, x22, [sp, #32]
  4105d4:	ldp	x19, x20, [sp, #16]
  4105d8:	ldp	x29, x30, [sp], #112
  4105dc:	ret
  4105e0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4105e4:	add	x2, x2, #0xc08
  4105e8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4105ec:	add	x1, x1, #0x1a0
  4105f0:	add	x1, x1, #0x310
  4105f4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4105f8:	add	x0, x0, #0xb60
  4105fc:	bl	4149c4 <ferror@plt+0x10a34>
  410600:	mov	x0, x19
  410604:	b	4105d4 <ferror@plt+0xc644>
  410608:	bl	40f39c <ferror@plt+0xb40c>
  41060c:	mov	x20, x0
  410610:	b	410550 <ferror@plt+0xc5c0>
  410614:	stp	x29, x30, [sp, #-112]!
  410618:	mov	x29, sp
  41061c:	stp	x19, x20, [sp, #16]
  410620:	str	x21, [sp, #32]
  410624:	mov	x20, x0
  410628:	mov	x19, x1
  41062c:	cbz	x0, 4106b8 <ferror@plt+0xc728>
  410630:	mov	x21, x20
  410634:	mov	x0, x20
  410638:	bl	4308a4 <ferror@plt+0x2c914>
  41063c:	str	x20, [sp, #80]
  410640:	str	xzr, [sp, #96]
  410644:	str	xzr, [sp, #104]
  410648:	str	wzr, [sp, #88]
  41064c:	add	x1, sp, #0x48
  410650:	add	x0, sp, #0x50
  410654:	bl	40ec64 <ferror@plt+0xacd4>
  410658:	cbz	w0, 410694 <ferror@plt+0xc704>
  41065c:	ldr	x1, [sp, #72]
  410660:	ldr	w0, [x1, #44]
  410664:	tbz	w0, #0, 41064c <ferror@plt+0xc6bc>
  410668:	ldr	x0, [x1, #8]
  41066c:	cbz	x0, 41064c <ferror@plt+0xc6bc>
  410670:	str	xzr, [sp, #64]
  410674:	ldr	x4, [x0, #16]
  410678:	add	x3, sp, #0x40
  41067c:	add	x2, sp, #0x38
  410680:	ldr	x0, [x1]
  410684:	blr	x4
  410688:	ldr	x0, [sp, #64]
  41068c:	cmp	x0, x19
  410690:	b.ne	41064c <ferror@plt+0xc6bc>  // b.any
  410694:	add	x0, sp, #0x50
  410698:	bl	40eed0 <ferror@plt+0xaf40>
  41069c:	mov	x0, x21
  4106a0:	bl	4308cc <ferror@plt+0x2c93c>
  4106a4:	ldr	x0, [sp, #72]
  4106a8:	ldp	x19, x20, [sp, #16]
  4106ac:	ldr	x21, [sp, #32]
  4106b0:	ldp	x29, x30, [sp], #112
  4106b4:	ret
  4106b8:	bl	40f39c <ferror@plt+0xb40c>
  4106bc:	mov	x20, x0
  4106c0:	b	410630 <ferror@plt+0xc6a0>
  4106c4:	stp	x29, x30, [sp, #-32]!
  4106c8:	mov	x29, sp
  4106cc:	cbz	w0, 410700 <ferror@plt+0xc770>
  4106d0:	str	x19, [sp, #16]
  4106d4:	mov	w1, w0
  4106d8:	mov	x0, #0x0                   	// #0
  4106dc:	bl	41040c <ferror@plt+0xc47c>
  4106e0:	mov	x19, x0
  4106e4:	cbz	x0, 4106ec <ferror@plt+0xc75c>
  4106e8:	bl	40f5ac <ferror@plt+0xb61c>
  4106ec:	cmp	x19, #0x0
  4106f0:	cset	w0, ne  // ne = any
  4106f4:	ldr	x19, [sp, #16]
  4106f8:	ldp	x29, x30, [sp], #32
  4106fc:	ret
  410700:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410704:	add	x2, x2, #0xca8
  410708:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41070c:	add	x1, x1, #0x1a0
  410710:	add	x1, x1, #0x340
  410714:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410718:	add	x0, x0, #0xb60
  41071c:	bl	4149c4 <ferror@plt+0x10a34>
  410720:	mov	w0, #0x0                   	// #0
  410724:	b	4106f8 <ferror@plt+0xc768>
  410728:	stp	x29, x30, [sp, #-16]!
  41072c:	mov	x29, sp
  410730:	mov	x1, x0
  410734:	mov	x0, #0x0                   	// #0
  410738:	bl	410614 <ferror@plt+0xc684>
  41073c:	cbz	x0, 410750 <ferror@plt+0xc7c0>
  410740:	bl	40f5ac <ferror@plt+0xb61c>
  410744:	mov	w0, #0x1                   	// #1
  410748:	ldp	x29, x30, [sp], #16
  41074c:	ret
  410750:	mov	w0, #0x0                   	// #0
  410754:	b	410748 <ferror@plt+0xc7b8>
  410758:	stp	x29, x30, [sp, #-16]!
  41075c:	mov	x29, sp
  410760:	cbz	x0, 410794 <ferror@plt+0xc804>
  410764:	mov	x2, x1
  410768:	mov	x1, x0
  41076c:	mov	x0, #0x0                   	// #0
  410770:	bl	41052c <ferror@plt+0xc59c>
  410774:	mov	x1, x0
  410778:	mov	w0, #0x0                   	// #0
  41077c:	cbz	x1, 41078c <ferror@plt+0xc7fc>
  410780:	mov	x0, x1
  410784:	bl	40f5ac <ferror@plt+0xb61c>
  410788:	mov	w0, #0x1                   	// #1
  41078c:	ldp	x29, x30, [sp], #16
  410790:	ret
  410794:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410798:	add	x2, x2, #0xc08
  41079c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4107a0:	add	x1, x1, #0x1a0
  4107a4:	add	x1, x1, #0x350
  4107a8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4107ac:	add	x0, x0, #0xb60
  4107b0:	bl	4149c4 <ferror@plt+0x10a34>
  4107b4:	mov	w0, #0x0                   	// #0
  4107b8:	b	41078c <ferror@plt+0xc7fc>
  4107bc:	stp	x29, x30, [sp, #-48]!
  4107c0:	mov	x29, sp
  4107c4:	stp	x19, x20, [sp, #16]
  4107c8:	mov	x19, x0
  4107cc:	cbz	x0, 410844 <ferror@plt+0xc8b4>
  4107d0:	stp	x21, x22, [sp, #32]
  4107d4:	mov	w22, w1
  4107d8:	mov	w21, w2
  4107dc:	ldr	w0, [x0, #44]
  4107e0:	tbz	w0, #0, 41086c <ferror@plt+0xc8dc>
  4107e4:	mov	x0, #0x8                   	// #8
  4107e8:	bl	41334c <ferror@plt+0xf3bc>
  4107ec:	mov	x20, x0
  4107f0:	str	w22, [x0]
  4107f4:	strh	w21, [x0, #4]
  4107f8:	strh	wzr, [x0, #6]
  4107fc:	ldr	x21, [x19, #32]
  410800:	cbz	x21, 4108ac <ferror@plt+0xc91c>
  410804:	mov	x0, x21
  410808:	bl	4308a4 <ferror@plt+0x2c914>
  41080c:	ldr	x22, [x19, #88]
  410810:	mov	x1, x20
  410814:	ldr	x0, [x22, #24]
  410818:	bl	41f724 <ferror@plt+0x1b794>
  41081c:	str	x0, [x22, #24]
  410820:	ldr	w0, [x19, #44]
  410824:	tbz	w0, #6, 410898 <ferror@plt+0xc908>
  410828:	mov	x0, x21
  41082c:	bl	4308cc <ferror@plt+0x2c93c>
  410830:	ldp	x21, x22, [sp, #32]
  410834:	mov	x0, x20
  410838:	ldp	x19, x20, [sp, #16]
  41083c:	ldp	x29, x30, [sp], #48
  410840:	ret
  410844:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410848:	add	x2, x2, #0x9b0
  41084c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  410850:	add	x1, x1, #0x1a0
  410854:	add	x1, x1, #0x378
  410858:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41085c:	add	x0, x0, #0xb60
  410860:	bl	4149c4 <ferror@plt+0x10a34>
  410864:	mov	x20, x19
  410868:	b	410834 <ferror@plt+0xc8a4>
  41086c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410870:	add	x2, x2, #0x950
  410874:	adrp	x1, 440000 <ferror@plt+0x3c070>
  410878:	add	x1, x1, #0x1a0
  41087c:	add	x1, x1, #0x378
  410880:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410884:	add	x0, x0, #0xb60
  410888:	bl	4149c4 <ferror@plt+0x10a34>
  41088c:	mov	x20, #0x0                   	// #0
  410890:	ldp	x21, x22, [sp, #32]
  410894:	b	410834 <ferror@plt+0xc8a4>
  410898:	mov	x2, x20
  41089c:	ldr	w1, [x19, #40]
  4108a0:	mov	x0, x21
  4108a4:	bl	40e464 <ferror@plt+0xa4d4>
  4108a8:	b	410828 <ferror@plt+0xc898>
  4108ac:	ldr	x19, [x19, #88]
  4108b0:	mov	x1, x0
  4108b4:	ldr	x0, [x19, #24]
  4108b8:	bl	41f724 <ferror@plt+0x1b794>
  4108bc:	str	x0, [x19, #24]
  4108c0:	ldp	x21, x22, [sp, #32]
  4108c4:	b	410834 <ferror@plt+0xc8a4>
  4108c8:	stp	x29, x30, [sp, #-48]!
  4108cc:	mov	x29, sp
  4108d0:	cbz	x0, 410940 <ferror@plt+0xc9b0>
  4108d4:	stp	x19, x20, [sp, #16]
  4108d8:	mov	x19, x0
  4108dc:	mov	x20, x1
  4108e0:	ldr	x0, [x0, #88]
  4108e4:	ldr	x0, [x0, #24]
  4108e8:	bl	41fb14 <ferror@plt+0x1bb84>
  4108ec:	cbz	x0, 410964 <ferror@plt+0xc9d4>
  4108f0:	stp	x21, x22, [sp, #32]
  4108f4:	ldr	x21, [x19, #32]
  4108f8:	cbz	x21, 41099c <ferror@plt+0xca0c>
  4108fc:	mov	x0, x21
  410900:	bl	4308a4 <ferror@plt+0x2c914>
  410904:	ldr	x22, [x19, #88]
  410908:	mov	x1, x20
  41090c:	ldr	x0, [x22, #24]
  410910:	bl	41f818 <ferror@plt+0x1b888>
  410914:	str	x0, [x22, #24]
  410918:	ldr	w0, [x19, #44]
  41091c:	tbz	w0, #6, 41098c <ferror@plt+0xc9fc>
  410920:	mov	x0, x21
  410924:	bl	4308cc <ferror@plt+0x2c93c>
  410928:	mov	x0, x20
  41092c:	bl	413498 <ferror@plt+0xf508>
  410930:	ldp	x19, x20, [sp, #16]
  410934:	ldp	x21, x22, [sp, #32]
  410938:	ldp	x29, x30, [sp], #48
  41093c:	ret
  410940:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410944:	add	x2, x2, #0x9b0
  410948:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41094c:	add	x1, x1, #0x1a0
  410950:	add	x1, x1, #0x390
  410954:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410958:	add	x0, x0, #0xb60
  41095c:	bl	4149c4 <ferror@plt+0x10a34>
  410960:	b	410938 <ferror@plt+0xc9a8>
  410964:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410968:	add	x2, x2, #0xcb0
  41096c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  410970:	add	x1, x1, #0x1a0
  410974:	add	x1, x1, #0x390
  410978:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41097c:	add	x0, x0, #0xb60
  410980:	bl	4149c4 <ferror@plt+0x10a34>
  410984:	ldp	x19, x20, [sp, #16]
  410988:	b	410938 <ferror@plt+0xc9a8>
  41098c:	mov	x1, x20
  410990:	mov	x0, x21
  410994:	bl	40e2a4 <ferror@plt+0xa314>
  410998:	b	410920 <ferror@plt+0xc990>
  41099c:	ldr	x19, [x19, #88]
  4109a0:	mov	x1, x20
  4109a4:	ldr	x0, [x19, #24]
  4109a8:	bl	41f818 <ferror@plt+0x1b888>
  4109ac:	str	x0, [x19, #24]
  4109b0:	b	410928 <ferror@plt+0xc998>
  4109b4:	stp	x29, x30, [sp, #-32]!
  4109b8:	mov	x29, sp
  4109bc:	cbz	x0, 4109e8 <ferror@plt+0xca58>
  4109c0:	str	x19, [sp, #16]
  4109c4:	mov	x19, x1
  4109c8:	ldr	x0, [x0, #88]
  4109cc:	ldr	x0, [x0, #24]
  4109d0:	bl	41fb14 <ferror@plt+0x1bb84>
  4109d4:	cbz	x0, 410a10 <ferror@plt+0xca80>
  4109d8:	ldrh	w0, [x19, #6]
  4109dc:	ldr	x19, [sp, #16]
  4109e0:	ldp	x29, x30, [sp], #32
  4109e4:	ret
  4109e8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4109ec:	add	x2, x2, #0x9b0
  4109f0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4109f4:	add	x1, x1, #0x1a0
  4109f8:	add	x1, x1, #0x3a8
  4109fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410a00:	add	x0, x0, #0xb60
  410a04:	bl	4149c4 <ferror@plt+0x10a34>
  410a08:	mov	w0, #0x0                   	// #0
  410a0c:	b	4109e0 <ferror@plt+0xca50>
  410a10:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410a14:	add	x2, x2, #0xcb0
  410a18:	adrp	x1, 440000 <ferror@plt+0x3c070>
  410a1c:	add	x1, x1, #0x1a0
  410a20:	add	x1, x1, #0x3a8
  410a24:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410a28:	add	x0, x0, #0xb60
  410a2c:	bl	4149c4 <ferror@plt+0x10a34>
  410a30:	mov	w0, #0x0                   	// #0
  410a34:	ldr	x19, [sp, #16]
  410a38:	b	4109e0 <ferror@plt+0xca50>
  410a3c:	stp	x29, x30, [sp, #-48]!
  410a40:	mov	x29, sp
  410a44:	cbz	x0, 410a78 <ferror@plt+0xcae8>
  410a48:	str	x19, [sp, #16]
  410a4c:	mov	x19, x0
  410a50:	mov	x1, #0x0                   	// #0
  410a54:	add	x0, sp, #0x20
  410a58:	bl	4038b0 <gettimeofday@plt>
  410a5c:	ldr	x0, [sp, #32]
  410a60:	str	x0, [x19]
  410a64:	ldr	x0, [sp, #40]
  410a68:	str	x0, [x19, #8]
  410a6c:	ldr	x19, [sp, #16]
  410a70:	ldp	x29, x30, [sp], #48
  410a74:	ret
  410a78:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410a7c:	add	x2, x2, #0xcd8
  410a80:	adrp	x1, 440000 <ferror@plt+0x3c070>
  410a84:	add	x1, x1, #0x1a0
  410a88:	add	x1, x1, #0x3c0
  410a8c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410a90:	add	x0, x0, #0xb60
  410a94:	bl	4149c4 <ferror@plt+0x10a34>
  410a98:	b	410a70 <ferror@plt+0xcae0>
  410a9c:	stp	x29, x30, [sp, #-32]!
  410aa0:	mov	x29, sp
  410aa4:	add	x0, sp, #0x10
  410aa8:	bl	410a3c <ferror@plt+0xcaac>
  410aac:	ldr	x2, [sp, #16]
  410ab0:	mov	x0, #0x4240                	// #16960
  410ab4:	movk	x0, #0xf, lsl #16
  410ab8:	ldr	x1, [sp, #24]
  410abc:	madd	x0, x2, x0, x1
  410ac0:	ldp	x29, x30, [sp], #32
  410ac4:	ret
  410ac8:	stp	x29, x30, [sp, #-32]!
  410acc:	mov	x29, sp
  410ad0:	add	x1, sp, #0x10
  410ad4:	mov	w0, #0x1                   	// #1
  410ad8:	bl	403650 <clock_gettime@plt>
  410adc:	ldr	x0, [sp, #16]
  410ae0:	mov	x1, #0x5fff                	// #24575
  410ae4:	movk	x1, #0x758a, lsl #16
  410ae8:	movk	x1, #0x20ce, lsl #32
  410aec:	movk	x1, #0x461, lsl #48
  410af0:	add	x1, x0, x1
  410af4:	mov	x2, #0xbffe                	// #49150
  410af8:	movk	x2, #0xeb14, lsl #16
  410afc:	movk	x2, #0x419c, lsl #32
  410b00:	movk	x2, #0x8c2, lsl #48
  410b04:	cmp	x1, x2
  410b08:	b.hi	410b40 <ferror@plt+0xcbb0>  // b.pmore
  410b0c:	ldr	x2, [sp, #24]
  410b10:	mov	x1, #0xf7cf                	// #63439
  410b14:	movk	x1, #0xe353, lsl #16
  410b18:	movk	x1, #0x9ba5, lsl #32
  410b1c:	movk	x1, #0x20c4, lsl #48
  410b20:	smulh	x1, x2, x1
  410b24:	asr	x1, x1, #7
  410b28:	sub	x1, x1, x2, asr #63
  410b2c:	mov	x2, #0x4240                	// #16960
  410b30:	movk	x2, #0xf, lsl #16
  410b34:	madd	x0, x0, x2, x1
  410b38:	ldp	x29, x30, [sp], #32
  410b3c:	ret
  410b40:	adrp	x4, 43f000 <ferror@plt+0x3b070>
  410b44:	add	x4, x4, #0xce8
  410b48:	adrp	x3, 440000 <ferror@plt+0x3c070>
  410b4c:	add	x3, x3, #0x1a0
  410b50:	add	x3, x3, #0x3d8
  410b54:	mov	w2, #0xa0c                 	// #2572
  410b58:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  410b5c:	add	x1, x1, #0x990
  410b60:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410b64:	add	x0, x0, #0xb60
  410b68:	bl	4274b0 <ferror@plt+0x23520>
  410b6c:	stp	x29, x30, [sp, #-16]!
  410b70:	mov	x29, sp
  410b74:	bl	40e5f4 <ferror@plt+0xa664>
  410b78:	ldr	w0, [x0]
  410b7c:	ldp	x29, x30, [sp], #16
  410b80:	ret
  410b84:	stp	x29, x30, [sp, #-16]!
  410b88:	mov	x29, sp
  410b8c:	bl	40e5f4 <ferror@plt+0xa664>
  410b90:	ldr	x0, [x0, #8]
  410b94:	cbz	x0, 410b9c <ferror@plt+0xcc0c>
  410b98:	ldr	x0, [x0]
  410b9c:	ldp	x29, x30, [sp], #16
  410ba0:	ret
  410ba4:	ldr	w0, [x0, #44]
  410ba8:	eor	w0, w0, #0x1
  410bac:	and	w0, w0, #0x1
  410bb0:	ret
  410bb4:	stp	x29, x30, [sp, #-48]!
  410bb8:	mov	x29, sp
  410bbc:	stp	x19, x20, [sp, #16]
  410bc0:	stp	x21, x22, [sp, #32]
  410bc4:	mov	x19, x0
  410bc8:	bl	4285cc <ferror@plt+0x2463c>
  410bcc:	mov	x20, x0
  410bd0:	cbz	x19, 410c10 <ferror@plt+0xcc80>
  410bd4:	mov	x21, x19
  410bd8:	mov	x0, x19
  410bdc:	bl	4308a4 <ferror@plt+0x2c914>
  410be0:	ldr	x0, [x19, #24]
  410be4:	cbz	x0, 410c1c <ferror@plt+0xcc8c>
  410be8:	mov	w22, #0x0                   	// #0
  410bec:	cmp	x0, x20
  410bf0:	b.eq	410c28 <ferror@plt+0xcc98>  // b.none
  410bf4:	mov	x0, x21
  410bf8:	bl	4308cc <ferror@plt+0x2c93c>
  410bfc:	mov	w0, w22
  410c00:	ldp	x19, x20, [sp, #16]
  410c04:	ldp	x21, x22, [sp, #32]
  410c08:	ldp	x29, x30, [sp], #48
  410c0c:	ret
  410c10:	bl	40f39c <ferror@plt+0xb40c>
  410c14:	mov	x19, x0
  410c18:	b	410bd4 <ferror@plt+0xcc44>
  410c1c:	str	x20, [x19, #24]
  410c20:	ldr	w0, [x19, #32]
  410c24:	cbnz	w0, 410c3c <ferror@plt+0xccac>
  410c28:	ldr	w0, [x19, #32]
  410c2c:	add	w0, w0, #0x1
  410c30:	str	w0, [x19, #32]
  410c34:	mov	w22, #0x1                   	// #1
  410c38:	b	410bf4 <ferror@plt+0xcc64>
  410c3c:	adrp	x4, 43f000 <ferror@plt+0x3b070>
  410c40:	add	x4, x4, #0xd58
  410c44:	adrp	x3, 440000 <ferror@plt+0x3c070>
  410c48:	add	x3, x3, #0x1a0
  410c4c:	add	x3, x3, #0x3f0
  410c50:	mov	w2, #0xc3c                 	// #3132
  410c54:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  410c58:	add	x1, x1, #0x990
  410c5c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410c60:	add	x0, x0, #0xb60
  410c64:	bl	4274b0 <ferror@plt+0x23520>
  410c68:	stp	x29, x30, [sp, #-32]!
  410c6c:	mov	x29, sp
  410c70:	stp	x19, x20, [sp, #16]
  410c74:	mov	x19, x0
  410c78:	bl	410bb4 <ferror@plt+0xcc24>
  410c7c:	cbz	w0, 410cc8 <ferror@plt+0xcd38>
  410c80:	bl	40f39c <ferror@plt+0xb40c>
  410c84:	cmp	x19, x0
  410c88:	b.eq	410cec <ferror@plt+0xcd5c>  // b.none
  410c8c:	cbz	x19, 410c98 <ferror@plt+0xcd08>
  410c90:	mov	x0, x19
  410c94:	bl	40f03c <ferror@plt+0xb0ac>
  410c98:	adrp	x0, 49b000 <ferror@plt+0x97070>
  410c9c:	add	x0, x0, #0x5f0
  410ca0:	add	x0, x0, #0x20
  410ca4:	bl	430c58 <ferror@plt+0x2ccc8>
  410ca8:	mov	x20, x0
  410cac:	cbz	x0, 410cf4 <ferror@plt+0xcd64>
  410cb0:	mov	x1, x19
  410cb4:	mov	x0, x20
  410cb8:	bl	41b1b8 <ferror@plt+0x17228>
  410cbc:	ldp	x19, x20, [sp, #16]
  410cc0:	ldp	x29, x30, [sp], #32
  410cc4:	ret
  410cc8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410ccc:	add	x2, x2, #0xd78
  410cd0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  410cd4:	add	x1, x1, #0x1a0
  410cd8:	add	x1, x1, #0x408
  410cdc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410ce0:	add	x0, x0, #0xb60
  410ce4:	bl	4149c4 <ferror@plt+0x10a34>
  410ce8:	b	410cbc <ferror@plt+0xcd2c>
  410cec:	mov	x19, #0x0                   	// #0
  410cf0:	b	410c98 <ferror@plt+0xcd08>
  410cf4:	bl	41adb0 <ferror@plt+0x16e20>
  410cf8:	mov	x20, x0
  410cfc:	mov	x1, x0
  410d00:	adrp	x0, 49b000 <ferror@plt+0x97070>
  410d04:	add	x0, x0, #0x5f0
  410d08:	add	x0, x0, #0x20
  410d0c:	bl	430c74 <ferror@plt+0x2cce4>
  410d10:	b	410cb0 <ferror@plt+0xcd20>
  410d14:	stp	x29, x30, [sp, #-48]!
  410d18:	mov	x29, sp
  410d1c:	stp	x19, x20, [sp, #16]
  410d20:	mov	x19, x0
  410d24:	cbz	x0, 410da0 <ferror@plt+0xce10>
  410d28:	mov	x20, x19
  410d2c:	mov	x0, x19
  410d30:	bl	4308a4 <ferror@plt+0x2c914>
  410d34:	ldr	w0, [x19, #32]
  410d38:	sub	w0, w0, #0x1
  410d3c:	str	w0, [x19, #32]
  410d40:	cbnz	w0, 410d8c <ferror@plt+0xcdfc>
  410d44:	str	xzr, [x19, #24]
  410d48:	ldr	x0, [x19, #40]
  410d4c:	cbz	x0, 410d8c <ferror@plt+0xcdfc>
  410d50:	stp	x21, x22, [sp, #32]
  410d54:	ldr	x21, [x0]
  410d58:	ldr	x22, [x21, #8]
  410d5c:	mov	x1, x0
  410d60:	bl	41f934 <ferror@plt+0x1b9a4>
  410d64:	str	x0, [x19, #40]
  410d68:	cmp	x19, x22
  410d6c:	b.eq	410dac <ferror@plt+0xce1c>  // b.none
  410d70:	ldr	x0, [x21, #8]
  410d74:	bl	4308a4 <ferror@plt+0x2c914>
  410d78:	ldr	x0, [x21]
  410d7c:	bl	430b60 <ferror@plt+0x2cbd0>
  410d80:	ldr	x0, [x21, #8]
  410d84:	bl	4308cc <ferror@plt+0x2c93c>
  410d88:	ldp	x21, x22, [sp, #32]
  410d8c:	mov	x0, x20
  410d90:	bl	4308cc <ferror@plt+0x2c93c>
  410d94:	ldp	x19, x20, [sp, #16]
  410d98:	ldp	x29, x30, [sp], #48
  410d9c:	ret
  410da0:	bl	40f39c <ferror@plt+0xb40c>
  410da4:	mov	x19, x0
  410da8:	b	410d28 <ferror@plt+0xcd98>
  410dac:	ldr	x0, [x21]
  410db0:	bl	430b60 <ferror@plt+0x2cbd0>
  410db4:	ldp	x21, x22, [sp, #32]
  410db8:	b	410d8c <ferror@plt+0xcdfc>
  410dbc:	stp	x29, x30, [sp, #-32]!
  410dc0:	mov	x29, sp
  410dc4:	str	x19, [sp, #16]
  410dc8:	mov	x19, x0
  410dcc:	bl	410d14 <ferror@plt+0xcd84>
  410dd0:	cbz	x19, 410ddc <ferror@plt+0xce4c>
  410dd4:	mov	x0, x19
  410dd8:	bl	40f0d8 <ferror@plt+0xb148>
  410ddc:	ldr	x19, [sp, #16]
  410de0:	ldp	x29, x30, [sp], #32
  410de4:	ret
  410de8:	stp	x29, x30, [sp, #-32]!
  410dec:	mov	x29, sp
  410df0:	stp	x19, x20, [sp, #16]
  410df4:	mov	x19, x0
  410df8:	bl	40f39c <ferror@plt+0xb40c>
  410dfc:	cmp	x19, x0
  410e00:	csel	x19, x19, xzr, ne  // ne = any
  410e04:	adrp	x0, 49b000 <ferror@plt+0x97070>
  410e08:	add	x0, x0, #0x5f0
  410e0c:	add	x0, x0, #0x20
  410e10:	bl	430c58 <ferror@plt+0x2ccc8>
  410e14:	cbz	x0, 410e50 <ferror@plt+0xcec0>
  410e18:	mov	x20, x0
  410e1c:	bl	41bb90 <ferror@plt+0x17c00>
  410e20:	cmp	x19, x0
  410e24:	b.ne	410e74 <ferror@plt+0xcee4>  // b.any
  410e28:	mov	x0, x20
  410e2c:	bl	41b4c4 <ferror@plt+0x17534>
  410e30:	mov	x0, x19
  410e34:	bl	410d14 <ferror@plt+0xcd84>
  410e38:	cbz	x19, 410e44 <ferror@plt+0xceb4>
  410e3c:	mov	x0, x19
  410e40:	bl	40f0d8 <ferror@plt+0xb148>
  410e44:	ldp	x19, x20, [sp, #16]
  410e48:	ldp	x29, x30, [sp], #32
  410e4c:	ret
  410e50:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410e54:	add	x2, x2, #0xd90
  410e58:	adrp	x1, 440000 <ferror@plt+0x3c070>
  410e5c:	add	x1, x1, #0x1a0
  410e60:	add	x1, x1, #0x430
  410e64:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410e68:	add	x0, x0, #0xb60
  410e6c:	bl	4149c4 <ferror@plt+0x10a34>
  410e70:	b	410e44 <ferror@plt+0xceb4>
  410e74:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410e78:	add	x2, x2, #0xda0
  410e7c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  410e80:	add	x1, x1, #0x1a0
  410e84:	add	x1, x1, #0x430
  410e88:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410e8c:	add	x0, x0, #0xb60
  410e90:	bl	4149c4 <ferror@plt+0x10a34>
  410e94:	b	410e44 <ferror@plt+0xceb4>
  410e98:	stp	x29, x30, [sp, #-80]!
  410e9c:	mov	x29, sp
  410ea0:	stp	x19, x20, [sp, #16]
  410ea4:	stp	x21, x22, [sp, #32]
  410ea8:	str	x23, [sp, #48]
  410eac:	mov	x19, x0
  410eb0:	mov	x22, x1
  410eb4:	mov	x20, x2
  410eb8:	bl	4285cc <ferror@plt+0x2463c>
  410ebc:	mov	x21, x0
  410ec0:	cbz	x19, 410f68 <ferror@plt+0xcfd8>
  410ec4:	mov	x23, x19
  410ec8:	cmp	x19, x20
  410ecc:	b.eq	410f74 <ferror@plt+0xcfe4>  // b.none
  410ed0:	mov	x0, x19
  410ed4:	bl	4308a4 <ferror@plt+0x2c914>
  410ed8:	ldr	x0, [x19, #24]
  410edc:	cmp	x0, #0x0
  410ee0:	ccmp	x21, x0, #0x4, ne  // ne = any
  410ee4:	b.eq	410f2c <ferror@plt+0xcf9c>  // b.none
  410ee8:	str	x22, [sp, #64]
  410eec:	str	x20, [sp, #72]
  410ef0:	add	x1, sp, #0x40
  410ef4:	ldr	x0, [x19, #40]
  410ef8:	bl	41fc4c <ferror@plt+0x1bcbc>
  410efc:	str	x0, [x19, #40]
  410f00:	mov	x0, x19
  410f04:	bl	4308cc <ferror@plt+0x2c93c>
  410f08:	mov	x1, x20
  410f0c:	mov	x0, x22
  410f10:	bl	430b18 <ferror@plt+0x2cb88>
  410f14:	mov	x0, x19
  410f18:	bl	4308a4 <ferror@plt+0x2c914>
  410f1c:	add	x1, sp, #0x40
  410f20:	ldr	x0, [x19, #40]
  410f24:	bl	41f818 <ferror@plt+0x1b888>
  410f28:	str	x0, [x19, #40]
  410f2c:	ldr	x0, [x19, #24]
  410f30:	cbz	x0, 410fac <ferror@plt+0xd01c>
  410f34:	mov	w22, #0x0                   	// #0
  410f38:	cmp	x0, x21
  410f3c:	b.eq	410fb8 <ferror@plt+0xd028>  // b.none
  410f40:	cmp	x23, x20
  410f44:	b.eq	410f50 <ferror@plt+0xcfc0>  // b.none
  410f48:	mov	x0, x23
  410f4c:	bl	4308cc <ferror@plt+0x2c93c>
  410f50:	mov	w0, w22
  410f54:	ldp	x19, x20, [sp, #16]
  410f58:	ldp	x21, x22, [sp, #32]
  410f5c:	ldr	x23, [sp, #48]
  410f60:	ldp	x29, x30, [sp], #80
  410f64:	ret
  410f68:	bl	40f39c <ferror@plt+0xb40c>
  410f6c:	mov	x19, x0
  410f70:	b	410ec4 <ferror@plt+0xcf34>
  410f74:	ldr	x0, [x19, #24]
  410f78:	cmp	x0, #0x0
  410f7c:	ccmp	x0, x21, #0x4, ne  // ne = any
  410f80:	b.eq	410f2c <ferror@plt+0xcf9c>  // b.none
  410f84:	str	x22, [sp, #64]
  410f88:	str	x20, [sp, #72]
  410f8c:	add	x1, sp, #0x40
  410f90:	ldr	x0, [x19, #40]
  410f94:	bl	41fc4c <ferror@plt+0x1bcbc>
  410f98:	str	x0, [x19, #40]
  410f9c:	mov	x1, x20
  410fa0:	mov	x0, x22
  410fa4:	bl	430b18 <ferror@plt+0x2cb88>
  410fa8:	b	410f1c <ferror@plt+0xcf8c>
  410fac:	str	x21, [x19, #24]
  410fb0:	ldr	w0, [x19, #32]
  410fb4:	cbnz	w0, 410fcc <ferror@plt+0xd03c>
  410fb8:	ldr	w0, [x19, #32]
  410fbc:	add	w0, w0, #0x1
  410fc0:	str	w0, [x19, #32]
  410fc4:	mov	w22, #0x1                   	// #1
  410fc8:	b	410f40 <ferror@plt+0xcfb0>
  410fcc:	adrp	x4, 43f000 <ferror@plt+0x3b070>
  410fd0:	add	x4, x4, #0xd58
  410fd4:	adrp	x3, 440000 <ferror@plt+0x3c070>
  410fd8:	add	x3, x3, #0x1a0
  410fdc:	add	x3, x3, #0x458
  410fe0:	mov	w2, #0xca8                 	// #3240
  410fe4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  410fe8:	add	x1, x1, #0x990
  410fec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410ff0:	add	x0, x0, #0xb60
  410ff4:	bl	4274b0 <ferror@plt+0x23520>
  410ff8:	stp	x29, x30, [sp, #-144]!
  410ffc:	mov	x29, sp
  411000:	stp	x19, x20, [sp, #16]
  411004:	stp	x23, x24, [sp, #48]
  411008:	stp	x25, x26, [sp, #64]
  41100c:	mov	x19, x0
  411010:	mov	x25, x1
  411014:	cbz	x0, 411090 <ferror@plt+0xd100>
  411018:	mov	x24, x19
  41101c:	mov	x0, x19
  411020:	bl	4308a4 <ferror@plt+0x2c914>
  411024:	str	wzr, [x19, #176]
  411028:	ldr	w23, [x19, #88]
  41102c:	cbnz	w23, 41109c <ferror@plt+0xd10c>
  411030:	stp	x21, x22, [sp, #32]
  411034:	str	x27, [sp, #80]
  411038:	ldr	x0, [x19, #56]
  41103c:	ldr	w1, [x0, #8]
  411040:	mov	x20, #0x0                   	// #0
  411044:	mov	w21, #0x1                   	// #1
  411048:	cbnz	w1, 4110e0 <ferror@plt+0xd150>
  41104c:	mov	w1, #0x0                   	// #0
  411050:	bl	43464c <ferror@plt+0x306bc>
  411054:	mov	w0, #0xffffffff            	// #-1
  411058:	str	w0, [x19, #64]
  41105c:	str	x19, [sp, #104]
  411060:	str	xzr, [sp, #120]
  411064:	str	xzr, [sp, #128]
  411068:	mov	w0, #0x1                   	// #1
  41106c:	str	w0, [sp, #112]
  411070:	mov	w20, w23
  411074:	mov	w22, #0x7fffffff            	// #2147483647
  411078:	mov	w21, #0xffffffff            	// #-1
  41107c:	mov	x26, #0xf7cf                	// #63439
  411080:	movk	x26, #0xe353, lsl #16
  411084:	movk	x26, #0x9ba5, lsl #32
  411088:	movk	x26, #0x20c4, lsl #48
  41108c:	b	411148 <ferror@plt+0xd1b8>
  411090:	bl	40f39c <ferror@plt+0xb40c>
  411094:	mov	x19, x0
  411098:	b	411018 <ferror@plt+0xd088>
  41109c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4110a0:	add	x2, x2, #0xdc8
  4110a4:	mov	w1, #0x10                  	// #16
  4110a8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4110ac:	add	x0, x0, #0xb60
  4110b0:	bl	414944 <ferror@plt+0x109b4>
  4110b4:	mov	x0, x19
  4110b8:	bl	4308cc <ferror@plt+0x2c93c>
  4110bc:	mov	w0, #0x0                   	// #0
  4110c0:	b	41125c <ferror@plt+0xd2cc>
  4110c4:	sub	w1, w1, #0x1
  4110c8:	str	w1, [x0, #24]
  4110cc:	ldr	x0, [x19, #56]
  4110d0:	add	x20, x20, #0x1
  4110d4:	ldr	w1, [x0, #8]
  4110d8:	cmp	w1, w20
  4110dc:	b.ls	41104c <ferror@plt+0xd0bc>  // b.plast
  4110e0:	ldr	x0, [x0]
  4110e4:	ldr	x0, [x0, x20, lsl #3]
  4110e8:	cbz	x0, 4110cc <ferror@plt+0xd13c>
  4110ec:	ldr	w1, [x0, #24]
  4110f0:	cmp	w1, #0x1
  4110f4:	b.hi	4110c4 <ferror@plt+0xd134>  // b.pmore
  4110f8:	mov	w2, w21
  4110fc:	mov	x1, x19
  411100:	bl	40e894 <ferror@plt+0xa904>
  411104:	b	4110cc <ferror@plt+0xd13c>
  411108:	bl	410ac8 <ferror@plt+0xcb38>
  41110c:	str	x0, [x19, #168]
  411110:	mov	w0, #0x1                   	// #1
  411114:	str	w0, [x19, #176]
  411118:	b	4111f0 <ferror@plt+0xd260>
  41111c:	str	wzr, [sp, #100]
  411120:	b	411278 <ferror@plt+0xd2e8>
  411124:	add	w20, w20, #0x1
  411128:	ldr	w22, [x0, #40]
  41112c:	str	wzr, [x19, #64]
  411130:	ldr	w0, [sp, #100]
  411134:	mov	w1, w23
  411138:	tbnz	w0, #31, 411148 <ferror@plt+0xd1b8>
  41113c:	cmp	w0, w1
  411140:	csel	w0, w0, w1, le
  411144:	str	w0, [x19, #64]
  411148:	add	x1, sp, #0x88
  41114c:	add	x0, sp, #0x68
  411150:	bl	40ec64 <ferror@plt+0xacd4>
  411154:	cbz	w0, 411234 <ferror@plt+0xd2a4>
  411158:	str	w21, [sp, #100]
  41115c:	ldr	x0, [sp, #136]
  411160:	ldr	w1, [x0, #44]
  411164:	mov	w2, #0x41                  	// #65
  411168:	and	w2, w1, w2
  41116c:	cmp	w2, #0x1
  411170:	b.ne	411148 <ferror@plt+0xd1b8>  // b.any
  411174:	cmp	w20, #0x0
  411178:	b.le	411188 <ferror@plt+0xd1f8>
  41117c:	ldr	w2, [x0, #40]
  411180:	cmp	w2, w22
  411184:	b.gt	411234 <ferror@plt+0xd2a4>
  411188:	tbnz	w1, #4, 411124 <ferror@plt+0xd194>
  41118c:	ldr	x0, [x0, #16]
  411190:	ldr	x27, [x0]
  411194:	cbz	x27, 4111d4 <ferror@plt+0xd244>
  411198:	ldr	w0, [x19, #88]
  41119c:	add	w0, w0, #0x1
  4111a0:	str	w0, [x19, #88]
  4111a4:	mov	x0, x24
  4111a8:	bl	4308cc <ferror@plt+0x2c93c>
  4111ac:	add	x1, sp, #0x64
  4111b0:	ldr	x0, [sp, #136]
  4111b4:	blr	x27
  4111b8:	mov	w27, w0
  4111bc:	mov	x0, x24
  4111c0:	bl	4308a4 <ferror@plt+0x2c914>
  4111c4:	ldr	w0, [x19, #88]
  4111c8:	sub	w0, w0, #0x1
  4111cc:	str	w0, [x19, #88]
  4111d0:	cbnz	w27, 411270 <ferror@plt+0xd2e0>
  4111d4:	ldr	x0, [sp, #136]
  4111d8:	ldr	x0, [x0, #88]
  4111dc:	ldr	x0, [x0, #16]
  4111e0:	cmn	x0, #0x1
  4111e4:	b.eq	411290 <ferror@plt+0xd300>  // b.none
  4111e8:	ldr	w0, [x19, #176]
  4111ec:	cbz	w0, 411108 <ferror@plt+0xd178>
  4111f0:	ldr	x2, [sp, #136]
  4111f4:	ldr	x0, [x2, #88]
  4111f8:	ldr	x0, [x0, #16]
  4111fc:	ldr	x1, [x19, #168]
  411200:	cmp	x0, x1
  411204:	b.le	41111c <ferror@plt+0xd18c>
  411208:	sub	x0, x0, x1
  41120c:	add	x0, x0, #0x3e7
  411210:	smulh	x1, x0, x26
  411214:	asr	x1, x1, #7
  411218:	sub	x0, x1, x0, asr #63
  41121c:	ldr	w1, [sp, #100]
  411220:	cmp	w1, #0x0
  411224:	ccmp	w1, w0, #0x0, ge  // ge = tcont
  411228:	b.le	411290 <ferror@plt+0xd300>
  41122c:	str	w0, [sp, #100]
  411230:	b	411290 <ferror@plt+0xd300>
  411234:	add	x0, sp, #0x68
  411238:	bl	40eed0 <ferror@plt+0xaf40>
  41123c:	mov	x0, x24
  411240:	bl	4308cc <ferror@plt+0x2c93c>
  411244:	cbz	x25, 41124c <ferror@plt+0xd2bc>
  411248:	str	w22, [x25]
  41124c:	cmp	w20, #0x0
  411250:	cset	w0, gt
  411254:	ldp	x21, x22, [sp, #32]
  411258:	ldr	x27, [sp, #80]
  41125c:	ldp	x19, x20, [sp, #16]
  411260:	ldp	x23, x24, [sp, #48]
  411264:	ldp	x25, x26, [sp, #64]
  411268:	ldp	x29, x30, [sp], #144
  41126c:	ret
  411270:	ldr	x2, [sp, #136]
  411274:	cbz	x2, 411290 <ferror@plt+0xd300>
  411278:	ldr	w0, [x2, #44]
  41127c:	orr	w0, w0, #0x10
  411280:	str	w0, [x2, #44]
  411284:	ldr	x0, [x2, #88]
  411288:	ldr	x2, [x0, #8]
  41128c:	cbnz	x2, 411278 <ferror@plt+0xd2e8>
  411290:	ldr	x0, [sp, #136]
  411294:	ldr	w1, [x0, #44]
  411298:	tbnz	w1, #4, 411124 <ferror@plt+0xd194>
  41129c:	ldr	w0, [sp, #100]
  4112a0:	tbnz	w0, #31, 411148 <ferror@plt+0xd1b8>
  4112a4:	ldr	w1, [x19, #64]
  4112a8:	tbz	w1, #31, 41113c <ferror@plt+0xd1ac>
  4112ac:	str	w0, [x19, #64]
  4112b0:	b	411148 <ferror@plt+0xd1b8>
  4112b4:	stp	x29, x30, [sp, #-64]!
  4112b8:	mov	x29, sp
  4112bc:	stp	x19, x20, [sp, #16]
  4112c0:	stp	x21, x22, [sp, #32]
  4112c4:	str	x23, [sp, #48]
  4112c8:	mov	x21, x0
  4112cc:	mov	w20, w1
  4112d0:	mov	x22, x2
  4112d4:	mov	x19, x3
  4112d8:	mov	w23, w4
  4112dc:	bl	4308a4 <ferror@plt+0x2c914>
  4112e0:	ldr	x5, [x21, #96]
  4112e4:	cbz	x5, 41133c <ferror@plt+0xd3ac>
  4112e8:	mov	x3, x19
  4112ec:	mov	w19, #0x0                   	// #0
  4112f0:	b	411304 <ferror@plt+0xd374>
  4112f4:	ldr	x5, [x5, #16]
  4112f8:	add	w19, w19, #0x1
  4112fc:	add	x3, x3, #0x8
  411300:	cbz	x5, 411340 <ferror@plt+0xd3b0>
  411304:	ldr	w6, [x5, #24]
  411308:	cmp	w6, w20
  41130c:	b.gt	411340 <ferror@plt+0xd3b0>
  411310:	cmp	w23, w19
  411314:	b.le	4112f4 <ferror@plt+0xd364>
  411318:	ldr	x0, [x5]
  41131c:	ldr	w0, [x0]
  411320:	str	w0, [x3]
  411324:	ldr	x0, [x5]
  411328:	ldrh	w6, [x0, #4]
  41132c:	and	w6, w6, #0xffffffc7
  411330:	strh	w6, [x3, #4]
  411334:	strh	wzr, [x3, #6]
  411338:	b	4112f4 <ferror@plt+0xd364>
  41133c:	mov	w19, #0x0                   	// #0
  411340:	str	wzr, [x21, #152]
  411344:	cbz	x22, 411358 <ferror@plt+0xd3c8>
  411348:	ldr	w0, [x21, #64]
  41134c:	str	w0, [x22]
  411350:	cbz	w0, 411358 <ferror@plt+0xd3c8>
  411354:	str	wzr, [x21, #176]
  411358:	mov	x0, x21
  41135c:	bl	4308cc <ferror@plt+0x2c93c>
  411360:	mov	w0, w19
  411364:	ldp	x19, x20, [sp, #16]
  411368:	ldp	x21, x22, [sp, #32]
  41136c:	ldr	x23, [sp, #48]
  411370:	ldp	x29, x30, [sp], #64
  411374:	ret
  411378:	stp	x29, x30, [sp, #-128]!
  41137c:	mov	x29, sp
  411380:	stp	x19, x20, [sp, #16]
  411384:	stp	x21, x22, [sp, #32]
  411388:	stp	x23, x24, [sp, #48]
  41138c:	str	x25, [sp, #64]
  411390:	mov	x19, x0
  411394:	mov	w22, w1
  411398:	mov	x24, x2
  41139c:	mov	w21, w3
  4113a0:	mov	x23, x0
  4113a4:	bl	4308a4 <ferror@plt+0x2c914>
  4113a8:	ldr	w25, [x19, #88]
  4113ac:	cbnz	w25, 4113e0 <ferror@plt+0xd450>
  4113b0:	ldrh	w0, [x19, #150]
  4113b4:	cbnz	w0, 411408 <ferror@plt+0xd478>
  4113b8:	ldr	w20, [x19, #152]
  4113bc:	cbnz	w20, 411414 <ferror@plt+0xd484>
  4113c0:	ldr	x1, [x19, #96]
  4113c4:	cmp	w21, #0x0
  4113c8:	b.le	411448 <ferror@plt+0xd4b8>
  4113cc:	add	x0, x24, #0x6
  4113d0:	sub	w3, w21, #0x1
  4113d4:	add	x24, x24, #0xe
  4113d8:	add	x3, x24, x3, lsl #3
  4113dc:	b	411430 <ferror@plt+0xd4a0>
  4113e0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4113e4:	add	x2, x2, #0xe28
  4113e8:	mov	w1, #0x10                  	// #16
  4113ec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4113f0:	add	x0, x0, #0xb60
  4113f4:	bl	414944 <ferror@plt+0x109b4>
  4113f8:	mov	x0, x19
  4113fc:	bl	4308cc <ferror@plt+0x2c93c>
  411400:	mov	w25, #0x0                   	// #0
  411404:	b	411508 <ferror@plt+0xd578>
  411408:	ldr	x0, [x19, #136]
  41140c:	bl	42f964 <ferror@plt+0x2b9d4>
  411410:	b	4113b8 <ferror@plt+0xd428>
  411414:	mov	x0, x19
  411418:	bl	4308cc <ferror@plt+0x2c93c>
  41141c:	b	411508 <ferror@plt+0xd578>
  411420:	ldr	x1, [x1, #16]
  411424:	add	x0, x0, #0x8
  411428:	cmp	x0, x3
  41142c:	b.eq	411448 <ferror@plt+0xd4b8>  // b.none
  411430:	ldr	x2, [x1]
  411434:	ldrh	w4, [x2, #4]
  411438:	cbz	w4, 411420 <ferror@plt+0xd490>
  41143c:	ldrh	w4, [x0]
  411440:	strh	w4, [x2, #6]
  411444:	b	411420 <ferror@plt+0xd490>
  411448:	str	x19, [sp, #88]
  41144c:	str	xzr, [sp, #104]
  411450:	str	xzr, [sp, #112]
  411454:	mov	w0, #0x1                   	// #1
  411458:	str	w0, [sp, #96]
  41145c:	mov	w21, #0x41                  	// #65
  411460:	mov	w24, w0
  411464:	b	41154c <ferror@plt+0xd5bc>
  411468:	ldr	x0, [sp, #120]
  41146c:	ldr	x1, [x0, #88]
  411470:	ldr	x2, [x1, #24]
  411474:	cbz	x2, 41148c <ferror@plt+0xd4fc>
  411478:	ldr	x0, [x2]
  41147c:	ldrh	w0, [x0, #6]
  411480:	cbnz	w0, 411524 <ferror@plt+0xd594>
  411484:	ldr	x2, [x2, #8]
  411488:	cbnz	x2, 411478 <ferror@plt+0xd4e8>
  41148c:	ldr	x0, [x1, #16]
  411490:	cmn	x0, #0x1
  411494:	b.eq	411540 <ferror@plt+0xd5b0>  // b.none
  411498:	ldr	w0, [x19, #176]
  41149c:	cbz	w0, 4114bc <ferror@plt+0xd52c>
  4114a0:	ldr	x2, [sp, #120]
  4114a4:	ldr	x0, [x2, #88]
  4114a8:	ldr	x1, [x0, #16]
  4114ac:	ldr	x0, [x19, #168]
  4114b0:	cmp	x1, x0
  4114b4:	b.gt	411540 <ferror@plt+0xd5b0>
  4114b8:	b	411528 <ferror@plt+0xd598>
  4114bc:	bl	410ac8 <ferror@plt+0xcb38>
  4114c0:	str	x0, [x19, #168]
  4114c4:	str	w24, [x19, #176]
  4114c8:	b	4114a0 <ferror@plt+0xd510>
  4114cc:	ldr	w0, [x1, #24]
  4114d0:	add	w0, w0, #0x1
  4114d4:	str	w0, [x1, #24]
  4114d8:	ldr	x0, [x19, #56]
  4114dc:	bl	434808 <ferror@plt+0x30878>
  4114e0:	add	w20, w20, #0x1
  4114e4:	ldr	x0, [sp, #120]
  4114e8:	ldr	w22, [x0, #40]
  4114ec:	b	41154c <ferror@plt+0xd5bc>
  4114f0:	add	x0, sp, #0x58
  4114f4:	bl	40eed0 <ferror@plt+0xaf40>
  4114f8:	mov	x0, x19
  4114fc:	bl	4308cc <ferror@plt+0x2c93c>
  411500:	cmp	w20, #0x0
  411504:	cset	w25, gt
  411508:	mov	w0, w25
  41150c:	ldp	x19, x20, [sp, #16]
  411510:	ldp	x21, x22, [sp, #32]
  411514:	ldp	x23, x24, [sp, #48]
  411518:	ldr	x25, [sp, #64]
  41151c:	ldp	x29, x30, [sp], #128
  411520:	ret
  411524:	ldr	x2, [sp, #120]
  411528:	ldr	w3, [x2, #44]
  41152c:	orr	w3, w3, #0x10
  411530:	str	w3, [x2, #44]
  411534:	ldr	x0, [x2, #88]
  411538:	ldr	x2, [x0, #8]
  41153c:	cbnz	x2, 411528 <ferror@plt+0xd598>
  411540:	ldr	x1, [sp, #120]
  411544:	ldr	w0, [x1, #44]
  411548:	tbnz	w0, #4, 4114cc <ferror@plt+0xd53c>
  41154c:	add	x1, sp, #0x78
  411550:	add	x0, sp, #0x58
  411554:	bl	40ec64 <ferror@plt+0xacd4>
  411558:	cbz	w0, 4114f0 <ferror@plt+0xd560>
  41155c:	ldr	x1, [sp, #120]
  411560:	ldr	w0, [x1, #44]
  411564:	and	w2, w0, w21
  411568:	cmp	w2, #0x1
  41156c:	b.ne	41154c <ferror@plt+0xd5bc>  // b.any
  411570:	cmp	w20, #0x0
  411574:	b.le	411584 <ferror@plt+0xd5f4>
  411578:	ldr	w2, [x1, #40]
  41157c:	cmp	w2, w22
  411580:	b.gt	4114f0 <ferror@plt+0xd560>
  411584:	tbnz	w0, #4, 4114cc <ferror@plt+0xd53c>
  411588:	ldr	x0, [x1, #16]
  41158c:	ldr	x25, [x0, #8]
  411590:	cbz	x25, 411468 <ferror@plt+0xd4d8>
  411594:	ldr	w0, [x19, #88]
  411598:	add	w0, w0, #0x1
  41159c:	str	w0, [x19, #88]
  4115a0:	mov	x0, x23
  4115a4:	bl	4308cc <ferror@plt+0x2c93c>
  4115a8:	ldr	x0, [sp, #120]
  4115ac:	blr	x25
  4115b0:	mov	w25, w0
  4115b4:	mov	x0, x23
  4115b8:	bl	4308a4 <ferror@plt+0x2c914>
  4115bc:	ldr	w0, [x19, #88]
  4115c0:	sub	w0, w0, #0x1
  4115c4:	str	w0, [x19, #88]
  4115c8:	cbz	w25, 411468 <ferror@plt+0xd4d8>
  4115cc:	ldr	x2, [sp, #120]
  4115d0:	cbnz	x2, 411528 <ferror@plt+0xd598>
  4115d4:	b	411540 <ferror@plt+0xd5b0>
  4115d8:	stp	x29, x30, [sp, #-128]!
  4115dc:	mov	x29, sp
  4115e0:	stp	x19, x20, [sp, #16]
  4115e4:	stp	x23, x24, [sp, #48]
  4115e8:	mov	x20, x0
  4115ec:	mov	x24, x0
  4115f0:	bl	4308a4 <ferror@plt+0x2c914>
  4115f4:	ldr	x0, [x20, #56]
  4115f8:	ldr	w0, [x0, #8]
  4115fc:	cbnz	w0, 411618 <ferror@plt+0xd688>
  411600:	mov	x0, x20
  411604:	bl	4308cc <ferror@plt+0x2c93c>
  411608:	ldp	x19, x20, [sp, #16]
  41160c:	ldp	x23, x24, [sp, #48]
  411610:	ldp	x29, x30, [sp], #128
  411614:	ret
  411618:	stp	x21, x22, [sp, #32]
  41161c:	bl	40e5f4 <ferror@plt+0xa664>
  411620:	mov	x21, x0
  411624:	ldr	x2, [x20, #56]
  411628:	ldr	w0, [x2, #8]
  41162c:	cbz	w0, 41184c <ferror@plt+0xd8bc>
  411630:	stp	x25, x26, [sp, #64]
  411634:	stp	x27, x28, [sp, #80]
  411638:	mov	w22, #0x0                   	// #0
  41163c:	add	x26, sp, #0x70
  411640:	b	4116e0 <ferror@plt+0xd750>
  411644:	adrp	x4, 43f000 <ferror@plt+0x3b070>
  411648:	add	x4, x4, #0xe88
  41164c:	adrp	x3, 440000 <ferror@plt+0x3c070>
  411650:	add	x3, x3, #0x1a0
  411654:	add	x3, x3, #0x470
  411658:	mov	w2, #0xbc9                 	// #3017
  41165c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  411660:	add	x1, x1, #0x990
  411664:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  411668:	add	x0, x0, #0xb60
  41166c:	bl	4274b0 <ferror@plt+0x23520>
  411670:	adrp	x4, 43f000 <ferror@plt+0x3b070>
  411674:	add	x4, x4, #0xe90
  411678:	adrp	x3, 440000 <ferror@plt+0x3c070>
  41167c:	add	x3, x3, #0x1a0
  411680:	add	x3, x3, #0x470
  411684:	mov	w2, #0xbfd                 	// #3069
  411688:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  41168c:	add	x1, x1, #0x990
  411690:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  411694:	add	x0, x0, #0xb60
  411698:	bl	4274b0 <ferror@plt+0x23520>
  41169c:	mov	x0, x19
  4116a0:	bl	40e518 <ferror@plt+0xa588>
  4116a4:	b	4117ec <ferror@plt+0xd85c>
  4116a8:	mov	w2, #0x1                   	// #1
  4116ac:	mov	x1, x20
  4116b0:	mov	x0, x19
  4116b4:	bl	40eb34 <ferror@plt+0xaba4>
  4116b8:	ldr	w0, [x19, #24]
  4116bc:	cmp	w0, #0x1
  4116c0:	b.ls	411830 <ferror@plt+0xd8a0>  // b.plast
  4116c4:	sub	w0, w0, #0x1
  4116c8:	str	w0, [x19, #24]
  4116cc:	add	w22, w22, #0x1
  4116d0:	ldr	x2, [x20, #56]
  4116d4:	ldr	w0, [x2, #8]
  4116d8:	cmp	w22, w0
  4116dc:	b.cs	411844 <ferror@plt+0xd8b4>  // b.hs, b.nlast
  4116e0:	mov	w0, w22
  4116e4:	ldr	x1, [x2]
  4116e8:	ldr	x19, [x1, x0, lsl #3]
  4116ec:	str	xzr, [x1, x0, lsl #3]
  4116f0:	cbz	x19, 411644 <ferror@plt+0xd6b4>
  4116f4:	ldr	w0, [x19, #44]
  4116f8:	and	w1, w0, #0xffffffef
  4116fc:	str	w1, [x19, #44]
  411700:	tbz	w0, #0, 4116b8 <ferror@plt+0xd728>
  411704:	str	xzr, [sp, #96]
  411708:	str	xzr, [sp, #104]
  41170c:	ldr	x2, [x19, #16]
  411710:	ldr	x27, [x2, #16]
  411714:	ldr	x23, [x19, #8]
  411718:	ldr	x25, [x19]
  41171c:	cbz	x23, 411860 <ferror@plt+0xd8d0>
  411720:	ldr	x1, [x23]
  411724:	mov	x0, x25
  411728:	blr	x1
  41172c:	ldr	w0, [x19, #44]
  411730:	tbz	w0, #5, 411874 <ferror@plt+0xd8e4>
  411734:	and	w28, w0, #0x2
  411738:	orr	w0, w0, #0x2
  41173c:	str	w0, [x19, #44]
  411740:	ldr	x4, [x23, #16]
  411744:	add	x3, sp, #0x60
  411748:	add	x2, sp, #0x68
  41174c:	mov	x1, x19
  411750:	mov	x0, x25
  411754:	blr	x4
  411758:	mov	x0, x24
  41175c:	bl	4308cc <ferror@plt+0x2c93c>
  411760:	ldr	w0, [x21]
  411764:	add	w0, w0, #0x1
  411768:	str	w0, [x21]
  41176c:	str	x19, [sp, #112]
  411770:	ldr	x0, [x21, #8]
  411774:	str	x0, [sp, #120]
  411778:	str	x26, [x21, #8]
  41177c:	ldr	x2, [sp, #96]
  411780:	ldr	x1, [sp, #104]
  411784:	mov	x0, x19
  411788:	blr	x27
  41178c:	mov	w27, w0
  411790:	ldr	x0, [x21, #8]
  411794:	cmp	x0, x26
  411798:	b.ne	411670 <ferror@plt+0xd6e0>  // b.any
  41179c:	ldr	x0, [sp, #120]
  4117a0:	str	x0, [x21, #8]
  4117a4:	ldr	w0, [x21]
  4117a8:	sub	w0, w0, #0x1
  4117ac:	str	w0, [x21]
  4117b0:	cbz	x23, 4117c0 <ferror@plt+0xd830>
  4117b4:	ldr	x1, [x23, #8]
  4117b8:	mov	x0, x25
  4117bc:	blr	x1
  4117c0:	mov	x0, x24
  4117c4:	bl	4308a4 <ferror@plt+0x2c914>
  4117c8:	cbnz	w28, 4117d8 <ferror@plt+0xd848>
  4117cc:	ldr	w0, [x19, #44]
  4117d0:	and	w0, w0, #0xfffffffd
  4117d4:	str	w0, [x19, #44]
  4117d8:	ldr	w0, [x19, #44]
  4117dc:	mov	w1, #0x41                  	// #65
  4117e0:	and	w0, w0, w1
  4117e4:	cmp	w0, w1
  4117e8:	b.eq	41169c <ferror@plt+0xd70c>  // b.none
  4117ec:	cbnz	w27, 4116b8 <ferror@plt+0xd728>
  4117f0:	ldr	w0, [x19, #44]
  4117f4:	tbz	w0, #0, 4116b8 <ferror@plt+0xd728>
  4117f8:	ldr	x0, [x19, #32]
  4117fc:	cmp	x20, x0
  411800:	b.eq	4116a8 <ferror@plt+0xd718>  // b.none
  411804:	adrp	x4, 43f000 <ferror@plt+0x3b070>
  411808:	add	x4, x4, #0xec8
  41180c:	adrp	x3, 440000 <ferror@plt+0x3c070>
  411810:	add	x3, x3, #0x1a0
  411814:	add	x3, x3, #0x470
  411818:	mov	w2, #0xc11                 	// #3089
  41181c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  411820:	add	x1, x1, #0x990
  411824:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  411828:	add	x0, x0, #0xb60
  41182c:	bl	4274b0 <ferror@plt+0x23520>
  411830:	mov	w2, #0x1                   	// #1
  411834:	mov	x1, x20
  411838:	mov	x0, x19
  41183c:	bl	40e894 <ferror@plt+0xa904>
  411840:	b	4116cc <ferror@plt+0xd73c>
  411844:	ldp	x25, x26, [sp, #64]
  411848:	ldp	x27, x28, [sp, #80]
  41184c:	mov	w1, #0x0                   	// #0
  411850:	mov	x0, x2
  411854:	bl	43464c <ferror@plt+0x306bc>
  411858:	ldp	x21, x22, [sp, #32]
  41185c:	b	411600 <ferror@plt+0xd670>
  411860:	tbz	w0, #5, 411890 <ferror@plt+0xd900>
  411864:	and	w28, w1, #0x2
  411868:	orr	w1, w1, #0x2
  41186c:	str	w1, [x19, #44]
  411870:	b	411758 <ferror@plt+0xd7c8>
  411874:	mov	x0, x19
  411878:	bl	40e330 <ferror@plt+0xa3a0>
  41187c:	ldr	w0, [x19, #44]
  411880:	and	w28, w0, #0x2
  411884:	orr	w0, w0, #0x2
  411888:	str	w0, [x19, #44]
  41188c:	b	411740 <ferror@plt+0xd7b0>
  411890:	mov	x0, x19
  411894:	bl	40e330 <ferror@plt+0xa3a0>
  411898:	ldr	w0, [x19, #44]
  41189c:	and	w28, w0, #0x2
  4118a0:	orr	w0, w0, #0x2
  4118a4:	str	w0, [x19, #44]
  4118a8:	b	411758 <ferror@plt+0xd7c8>
  4118ac:	stp	x29, x30, [sp, #-96]!
  4118b0:	mov	x29, sp
  4118b4:	stp	x19, x20, [sp, #16]
  4118b8:	stp	x21, x22, [sp, #32]
  4118bc:	stp	x23, x24, [sp, #48]
  4118c0:	stp	x25, x26, [sp, #64]
  4118c4:	mov	x22, x0
  4118c8:	mov	w25, w1
  4118cc:	mov	w26, w2
  4118d0:	mov	x23, x0
  4118d4:	bl	4308cc <ferror@plt+0x2c93c>
  4118d8:	mov	x0, x22
  4118dc:	bl	410bb4 <ferror@plt+0xcc24>
  4118e0:	cbnz	w0, 411910 <ferror@plt+0xd980>
  4118e4:	mov	x0, x22
  4118e8:	bl	4308a4 <ferror@plt+0x2c914>
  4118ec:	mov	w19, w25
  4118f0:	cbz	w25, 4119f8 <ferror@plt+0xda68>
  4118f4:	mov	x2, x22
  4118f8:	add	x1, x22, #0x8
  4118fc:	mov	x0, x22
  411900:	bl	410e98 <ferror@plt+0xcf08>
  411904:	mov	w19, w0
  411908:	cbnz	w0, 411918 <ferror@plt+0xd988>
  41190c:	b	4119f8 <ferror@plt+0xda68>
  411910:	mov	x0, x22
  411914:	bl	4308a4 <ferror@plt+0x2c914>
  411918:	ldr	x0, [x22, #120]
  41191c:	cbz	x0, 41199c <ferror@plt+0xda0c>
  411920:	ldr	w20, [x22, #128]
  411924:	ldr	x21, [x22, #120]
  411928:	mov	x0, x22
  41192c:	bl	4308cc <ferror@plt+0x2c93c>
  411930:	add	x1, sp, #0x5c
  411934:	mov	x0, x22
  411938:	bl	410ff8 <ferror@plt+0xd068>
  41193c:	mov	x24, #0x8                   	// #8
  411940:	mov	w4, w20
  411944:	mov	x3, x21
  411948:	add	x2, sp, #0x58
  41194c:	ldr	w1, [sp, #92]
  411950:	mov	x0, x22
  411954:	bl	4112b4 <ferror@plt+0xd324>
  411958:	mov	w19, w0
  41195c:	cmp	w20, w0
  411960:	b.ge	4119b8 <ferror@plt+0xda28>  // b.tcont
  411964:	mov	x0, x23
  411968:	bl	4308a4 <ferror@plt+0x2c914>
  41196c:	mov	x0, x21
  411970:	bl	413498 <ferror@plt+0xf508>
  411974:	str	w19, [x22, #128]
  411978:	mov	x1, x24
  41197c:	sxtw	x0, w19
  411980:	bl	4135bc <ferror@plt+0xf62c>
  411984:	mov	x21, x0
  411988:	str	x0, [x22, #120]
  41198c:	mov	x0, x23
  411990:	bl	4308cc <ferror@plt+0x2c93c>
  411994:	mov	w20, w19
  411998:	b	411940 <ferror@plt+0xd9b0>
  41199c:	ldr	w0, [x22, #112]
  4119a0:	str	w0, [x22, #128]
  4119a4:	mov	x1, #0x8                   	// #8
  4119a8:	mov	w0, w0
  4119ac:	bl	4135bc <ferror@plt+0xf62c>
  4119b0:	str	x0, [x22, #120]
  4119b4:	b	411920 <ferror@plt+0xd990>
  4119b8:	cbnz	w25, 4119c0 <ferror@plt+0xda30>
  4119bc:	str	wzr, [sp, #88]
  4119c0:	ldr	w20, [sp, #88]
  4119c4:	orr	w0, w20, w19
  4119c8:	cbnz	w0, 411a14 <ferror@plt+0xda84>
  4119cc:	mov	w3, w19
  4119d0:	mov	x2, x21
  4119d4:	ldr	w1, [sp, #92]
  4119d8:	mov	x0, x22
  4119dc:	bl	411378 <ferror@plt+0xd3e8>
  4119e0:	mov	w19, w0
  4119e4:	cbnz	w26, 411a70 <ferror@plt+0xdae0>
  4119e8:	mov	x0, x22
  4119ec:	bl	410d14 <ferror@plt+0xcd84>
  4119f0:	mov	x0, x22
  4119f4:	bl	4308a4 <ferror@plt+0x2c914>
  4119f8:	mov	w0, w19
  4119fc:	ldp	x19, x20, [sp, #16]
  411a00:	ldp	x21, x22, [sp, #32]
  411a04:	ldp	x23, x24, [sp, #48]
  411a08:	ldp	x25, x26, [sp, #64]
  411a0c:	ldp	x29, x30, [sp], #96
  411a10:	ret
  411a14:	mov	x0, x22
  411a18:	bl	4308a4 <ferror@plt+0x2c914>
  411a1c:	ldr	x23, [x22, #160]
  411a20:	mov	x0, x22
  411a24:	bl	4308cc <ferror@plt+0x2c93c>
  411a28:	mov	w2, w20
  411a2c:	mov	w1, w19
  411a30:	mov	x0, x21
  411a34:	blr	x23
  411a38:	tbz	w0, #31, 4119cc <ferror@plt+0xda3c>
  411a3c:	bl	403e80 <__errno_location@plt>
  411a40:	ldr	w0, [x0]
  411a44:	cmp	w0, #0x4
  411a48:	b.eq	4119cc <ferror@plt+0xda3c>  // b.none
  411a4c:	bl	420748 <ferror@plt+0x1c7b8>
  411a50:	mov	x3, x0
  411a54:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  411a58:	add	x2, x2, #0xee8
  411a5c:	mov	w1, #0x10                  	// #16
  411a60:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  411a64:	add	x0, x0, #0xb60
  411a68:	bl	414944 <ferror@plt+0x109b4>
  411a6c:	b	4119cc <ferror@plt+0xda3c>
  411a70:	mov	x0, x22
  411a74:	bl	4115d8 <ferror@plt+0xd648>
  411a78:	b	4119e8 <ferror@plt+0xda58>
  411a7c:	stp	x29, x30, [sp, #-32]!
  411a80:	mov	x29, sp
  411a84:	stp	x19, x20, [sp, #16]
  411a88:	mov	x19, x0
  411a8c:	cbz	x0, 411acc <ferror@plt+0xdb3c>
  411a90:	mov	x0, x19
  411a94:	bl	4308a4 <ferror@plt+0x2c914>
  411a98:	bl	4285cc <ferror@plt+0x2463c>
  411a9c:	mov	x3, x0
  411aa0:	mov	w2, #0x0                   	// #0
  411aa4:	mov	w1, #0x0                   	// #0
  411aa8:	mov	x0, x19
  411aac:	bl	4118ac <ferror@plt+0xd91c>
  411ab0:	mov	w20, w0
  411ab4:	mov	x0, x19
  411ab8:	bl	4308cc <ferror@plt+0x2c93c>
  411abc:	mov	w0, w20
  411ac0:	ldp	x19, x20, [sp, #16]
  411ac4:	ldp	x29, x30, [sp], #32
  411ac8:	ret
  411acc:	bl	40f39c <ferror@plt+0xb40c>
  411ad0:	mov	x19, x0
  411ad4:	b	411a90 <ferror@plt+0xdb00>
  411ad8:	stp	x29, x30, [sp, #-32]!
  411adc:	mov	x29, sp
  411ae0:	stp	x19, x20, [sp, #16]
  411ae4:	mov	x19, x0
  411ae8:	mov	w20, w1
  411aec:	cbz	x0, 411b2c <ferror@plt+0xdb9c>
  411af0:	mov	x0, x19
  411af4:	bl	4308a4 <ferror@plt+0x2c914>
  411af8:	bl	4285cc <ferror@plt+0x2463c>
  411afc:	mov	x3, x0
  411b00:	mov	w2, #0x1                   	// #1
  411b04:	mov	w1, w20
  411b08:	mov	x0, x19
  411b0c:	bl	4118ac <ferror@plt+0xd91c>
  411b10:	mov	w20, w0
  411b14:	mov	x0, x19
  411b18:	bl	4308cc <ferror@plt+0x2c93c>
  411b1c:	mov	w0, w20
  411b20:	ldp	x19, x20, [sp, #16]
  411b24:	ldp	x29, x30, [sp], #32
  411b28:	ret
  411b2c:	bl	40f39c <ferror@plt+0xb40c>
  411b30:	mov	x19, x0
  411b34:	b	411af0 <ferror@plt+0xdb60>
  411b38:	stp	x29, x30, [sp, #-80]!
  411b3c:	mov	x29, sp
  411b40:	stp	x19, x20, [sp, #16]
  411b44:	stp	x21, x22, [sp, #32]
  411b48:	stp	x23, x24, [sp, #48]
  411b4c:	stp	x25, x26, [sp, #64]
  411b50:	adrp	x21, 49b000 <ferror@plt+0x97070>
  411b54:	add	x21, x21, #0xa28
  411b58:	add	x23, x21, #0x108
  411b5c:	adrp	x24, 43f000 <ferror@plt+0x3b070>
  411b60:	add	x24, x24, #0xf08
  411b64:	b	411bec <ferror@plt+0xdc5c>
  411b68:	mov	w0, #0x1                   	// #1
  411b6c:	str	w0, [x19, #104]
  411b70:	mov	x0, x19
  411b74:	bl	40e418 <ferror@plt+0xa488>
  411b78:	ldr	x20, [x20, #8]
  411b7c:	cbz	x20, 411b94 <ferror@plt+0xdc04>
  411b80:	ldr	x19, [x20]
  411b84:	ldr	w0, [x19, #104]
  411b88:	cbnz	w0, 411b78 <ferror@plt+0xdbe8>
  411b8c:	add	x25, x19, #0x64
  411b90:	b	411c38 <ferror@plt+0xdca8>
  411b94:	ldr	x19, [x21, #272]
  411b98:	cbz	x19, 411bd4 <ferror@plt+0xdc44>
  411b9c:	add	x20, x21, #0x120
  411ba0:	mov	w22, #0x1                   	// #1
  411ba4:	b	411bb8 <ferror@plt+0xdc28>
  411ba8:	str	w22, [x0, #100]
  411bac:	bl	40e418 <ferror@plt+0xa488>
  411bb0:	ldr	x19, [x19, #8]
  411bb4:	cbz	x19, 411bd4 <ferror@plt+0xdc44>
  411bb8:	ldr	x0, [x19]
  411bbc:	ldr	w1, [x0, #100]
  411bc0:	cbnz	w1, 411bb0 <ferror@plt+0xdc20>
  411bc4:	ldrsw	x1, [x0, #96]
  411bc8:	ldr	w1, [x20, x1, lsl #2]
  411bcc:	cbz	w1, 411bb0 <ferror@plt+0xdc20>
  411bd0:	b	411ba8 <ferror@plt+0xdc18>
  411bd4:	mov	x2, #0x104                 	// #260
  411bd8:	mov	w1, #0x0                   	// #0
  411bdc:	add	x0, x21, #0x120
  411be0:	bl	403880 <memset@plt>
  411be4:	mov	x0, x23
  411be8:	bl	4308cc <ferror@plt+0x2c93c>
  411bec:	mov	w19, #0x1                   	// #1
  411bf0:	mov	w1, w19
  411bf4:	ldr	x0, [x21, #552]
  411bf8:	bl	411ad8 <ferror@plt+0xdb48>
  411bfc:	ldr	w0, [x21, #548]
  411c00:	cbz	w0, 411bf0 <ferror@plt+0xdc60>
  411c04:	str	wzr, [x21, #548]
  411c08:	mov	x0, x23
  411c0c:	bl	4308a4 <ferror@plt+0x2c914>
  411c10:	ldr	w0, [x21, #356]
  411c14:	cbz	w0, 411b94 <ferror@plt+0xdc04>
  411c18:	ldr	x20, [x21, #280]
  411c1c:	cbz	x20, 411b94 <ferror@plt+0xdc04>
  411c20:	adrp	x26, 43e000 <ferror@plt+0x3a070>
  411c24:	add	x26, x26, #0xb60
  411c28:	b	411b80 <ferror@plt+0xdbf0>
  411c2c:	ldr	w0, [x22]
  411c30:	cmp	w0, #0x4
  411c34:	b.ne	411b78 <ferror@plt+0xdbe8>  // b.any
  411c38:	mov	w2, #0x1                   	// #1
  411c3c:	mov	x1, x25
  411c40:	ldr	w0, [x19, #96]
  411c44:	bl	403f00 <waitpid@plt>
  411c48:	cmp	w0, #0x0
  411c4c:	b.gt	411b68 <ferror@plt+0xdbd8>
  411c50:	cmn	w0, #0x1
  411c54:	b.ne	411b78 <ferror@plt+0xdbe8>  // b.any
  411c58:	bl	403e80 <__errno_location@plt>
  411c5c:	mov	x22, x0
  411c60:	ldr	w0, [x0]
  411c64:	cmp	w0, #0xa
  411c68:	b.ne	411c2c <ferror@plt+0xdc9c>  // b.any
  411c6c:	mov	x2, x24
  411c70:	mov	w1, #0x10                  	// #16
  411c74:	mov	x0, x26
  411c78:	bl	414944 <ferror@plt+0x109b4>
  411c7c:	mov	w0, #0x1                   	// #1
  411c80:	str	w0, [x19, #104]
  411c84:	str	wzr, [x19, #100]
  411c88:	mov	x0, x19
  411c8c:	bl	40e418 <ferror@plt+0xa488>
  411c90:	b	411c2c <ferror@plt+0xdc9c>
  411c94:	stp	x29, x30, [sp, #-32]!
  411c98:	mov	x29, sp
  411c9c:	stp	x19, x20, [sp, #16]
  411ca0:	mov	x19, x0
  411ca4:	mov	w20, w1
  411ca8:	cbz	x0, 411ce0 <ferror@plt+0xdd50>
  411cac:	mov	x0, x19
  411cb0:	bl	40f03c <ferror@plt+0xb0ac>
  411cb4:	mov	x0, #0x10                  	// #16
  411cb8:	bl	4133b0 <ferror@plt+0xf420>
  411cbc:	str	x19, [x0]
  411cc0:	cmp	w20, #0x0
  411cc4:	cset	w1, ne  // ne = any
  411cc8:	str	w1, [x0, #8]
  411ccc:	mov	w1, #0x1                   	// #1
  411cd0:	str	w1, [x0, #12]
  411cd4:	ldp	x19, x20, [sp, #16]
  411cd8:	ldp	x29, x30, [sp], #32
  411cdc:	ret
  411ce0:	bl	40f39c <ferror@plt+0xb40c>
  411ce4:	mov	x19, x0
  411ce8:	b	411cac <ferror@plt+0xdd1c>
  411cec:	stp	x29, x30, [sp, #-32]!
  411cf0:	mov	x29, sp
  411cf4:	str	x19, [sp, #16]
  411cf8:	mov	x19, x0
  411cfc:	cbz	x0, 411d38 <ferror@plt+0xdda8>
  411d00:	dmb	ish
  411d04:	ldr	w0, [x0, #12]
  411d08:	cmp	w0, #0x0
  411d0c:	b.le	411d60 <ferror@plt+0xddd0>
  411d10:	add	x0, x19, #0xc
  411d14:	ldxr	w1, [x0]
  411d18:	add	w1, w1, #0x1
  411d1c:	stlxr	w2, w1, [x0]
  411d20:	cbnz	w2, 411d14 <ferror@plt+0xdd84>
  411d24:	dmb	ish
  411d28:	mov	x0, x19
  411d2c:	ldr	x19, [sp, #16]
  411d30:	ldp	x29, x30, [sp], #32
  411d34:	ret
  411d38:	adrp	x2, 440000 <ferror@plt+0x3c070>
  411d3c:	add	x2, x2, #0x60
  411d40:	adrp	x1, 440000 <ferror@plt+0x3c070>
  411d44:	add	x1, x1, #0x1a0
  411d48:	add	x1, x1, #0x480
  411d4c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  411d50:	add	x0, x0, #0xb60
  411d54:	bl	4149c4 <ferror@plt+0x10a34>
  411d58:	mov	x0, x19
  411d5c:	b	411d2c <ferror@plt+0xdd9c>
  411d60:	adrp	x2, 440000 <ferror@plt+0x3c070>
  411d64:	add	x2, x2, #0x70
  411d68:	adrp	x1, 440000 <ferror@plt+0x3c070>
  411d6c:	add	x1, x1, #0x1a0
  411d70:	add	x1, x1, #0x480
  411d74:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  411d78:	add	x0, x0, #0xb60
  411d7c:	bl	4149c4 <ferror@plt+0x10a34>
  411d80:	mov	x0, #0x0                   	// #0
  411d84:	b	411d2c <ferror@plt+0xdd9c>
  411d88:	stp	x29, x30, [sp, #-32]!
  411d8c:	mov	x29, sp
  411d90:	cbz	x0, 411dd8 <ferror@plt+0xde48>
  411d94:	str	x19, [sp, #16]
  411d98:	mov	x19, x0
  411d9c:	dmb	ish
  411da0:	ldr	w0, [x0, #12]
  411da4:	cmp	w0, #0x0
  411da8:	b.le	411dfc <ferror@plt+0xde6c>
  411dac:	add	x0, x19, #0xc
  411db0:	ldxr	w1, [x0]
  411db4:	sub	w2, w1, #0x1
  411db8:	stlxr	w3, w2, [x0]
  411dbc:	cbnz	w3, 411db0 <ferror@plt+0xde20>
  411dc0:	dmb	ish
  411dc4:	cmp	w1, #0x1
  411dc8:	b.eq	411e24 <ferror@plt+0xde94>  // b.none
  411dcc:	ldr	x19, [sp, #16]
  411dd0:	ldp	x29, x30, [sp], #32
  411dd4:	ret
  411dd8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  411ddc:	add	x2, x2, #0x60
  411de0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  411de4:	add	x1, x1, #0x1a0
  411de8:	add	x1, x1, #0x490
  411dec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  411df0:	add	x0, x0, #0xb60
  411df4:	bl	4149c4 <ferror@plt+0x10a34>
  411df8:	b	411dd0 <ferror@plt+0xde40>
  411dfc:	adrp	x2, 440000 <ferror@plt+0x3c070>
  411e00:	add	x2, x2, #0x70
  411e04:	adrp	x1, 440000 <ferror@plt+0x3c070>
  411e08:	add	x1, x1, #0x1a0
  411e0c:	add	x1, x1, #0x490
  411e10:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  411e14:	add	x0, x0, #0xb60
  411e18:	bl	4149c4 <ferror@plt+0x10a34>
  411e1c:	ldr	x19, [sp, #16]
  411e20:	b	411dd0 <ferror@plt+0xde40>
  411e24:	ldr	x0, [x19]
  411e28:	bl	40f0d8 <ferror@plt+0xb148>
  411e2c:	mov	x0, x19
  411e30:	bl	413498 <ferror@plt+0xf508>
  411e34:	ldr	x19, [sp, #16]
  411e38:	b	411dd0 <ferror@plt+0xde40>
  411e3c:	stp	x29, x30, [sp, #-48]!
  411e40:	mov	x29, sp
  411e44:	stp	x19, x20, [sp, #16]
  411e48:	mov	x19, x0
  411e4c:	bl	4285cc <ferror@plt+0x2463c>
  411e50:	cbz	x19, 411f00 <ferror@plt+0xdf70>
  411e54:	str	x21, [sp, #32]
  411e58:	mov	x21, x0
  411e5c:	dmb	ish
  411e60:	ldr	w0, [x19, #12]
  411e64:	cmp	w0, #0x0
  411e68:	b.le	411f24 <ferror@plt+0xdf94>
  411e6c:	ldr	x0, [x19]
  411e70:	bl	410bb4 <ferror@plt+0xcc24>
  411e74:	cbnz	w0, 411f74 <ferror@plt+0xdfe4>
  411e78:	mov	x20, x19
  411e7c:	ldr	x0, [x20], #12
  411e80:	bl	4308a4 <ferror@plt+0x2c914>
  411e84:	ldxr	w0, [x20]
  411e88:	add	w0, w0, #0x1
  411e8c:	stlxr	w1, w0, [x20]
  411e90:	cbnz	w1, 411e84 <ferror@plt+0xdef4>
  411e94:	dmb	ish
  411e98:	ldr	w0, [x19, #8]
  411e9c:	cbnz	w0, 411ea8 <ferror@plt+0xdf18>
  411ea0:	mov	w0, #0x1                   	// #1
  411ea4:	str	w0, [x19, #8]
  411ea8:	ldr	x0, [x19]
  411eac:	mov	x2, x0
  411eb0:	add	x1, x0, #0x8
  411eb4:	bl	410e98 <ferror@plt+0xcf08>
  411eb8:	mov	w20, w0
  411ebc:	ldr	w1, [x19, #8]
  411ec0:	cmp	w1, #0x0
  411ec4:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  411ec8:	b.eq	411ea8 <ferror@plt+0xdf18>  // b.none
  411ecc:	cbz	w1, 411f4c <ferror@plt+0xdfbc>
  411ed0:	cbnz	w0, 411f7c <ferror@plt+0xdfec>
  411ed4:	adrp	x4, 440000 <ferror@plt+0x3c070>
  411ed8:	add	x4, x4, #0x98
  411edc:	adrp	x3, 440000 <ferror@plt+0x3c070>
  411ee0:	add	x3, x3, #0x1a0
  411ee4:	add	x3, x3, #0x4b8
  411ee8:	mov	w2, #0xf34                 	// #3892
  411eec:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  411ef0:	add	x1, x1, #0x990
  411ef4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  411ef8:	add	x0, x0, #0xb60
  411efc:	bl	4274b0 <ferror@plt+0x23520>
  411f00:	adrp	x2, 440000 <ferror@plt+0x3c070>
  411f04:	add	x2, x2, #0x60
  411f08:	adrp	x1, 440000 <ferror@plt+0x3c070>
  411f0c:	add	x1, x1, #0x1a0
  411f10:	add	x1, x1, #0x4a8
  411f14:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  411f18:	add	x0, x0, #0xb60
  411f1c:	bl	4149c4 <ferror@plt+0x10a34>
  411f20:	b	411fe4 <ferror@plt+0xe054>
  411f24:	adrp	x2, 440000 <ferror@plt+0x3c070>
  411f28:	add	x2, x2, #0x70
  411f2c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  411f30:	add	x1, x1, #0x1a0
  411f34:	add	x1, x1, #0x4a8
  411f38:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  411f3c:	add	x0, x0, #0xb60
  411f40:	bl	4149c4 <ferror@plt+0x10a34>
  411f44:	ldr	x21, [sp, #32]
  411f48:	b	411fe4 <ferror@plt+0xe054>
  411f4c:	ldr	x0, [x19]
  411f50:	bl	4308cc <ferror@plt+0x2c93c>
  411f54:	cbnz	w20, 411f68 <ferror@plt+0xdfd8>
  411f58:	mov	x0, x19
  411f5c:	bl	411d88 <ferror@plt+0xddf8>
  411f60:	ldr	x21, [sp, #32]
  411f64:	b	411fe4 <ferror@plt+0xe054>
  411f68:	ldr	x0, [x19]
  411f6c:	bl	410d14 <ferror@plt+0xcd84>
  411f70:	b	411f58 <ferror@plt+0xdfc8>
  411f74:	ldr	x0, [x19]
  411f78:	bl	4308a4 <ferror@plt+0x2c914>
  411f7c:	ldr	x0, [x19]
  411f80:	ldr	w0, [x0, #88]
  411f84:	cbnz	w0, 411ff0 <ferror@plt+0xe060>
  411f88:	add	x0, x19, #0xc
  411f8c:	ldxr	w1, [x0]
  411f90:	add	w1, w1, #0x1
  411f94:	stlxr	w2, w1, [x0]
  411f98:	cbnz	w2, 411f8c <ferror@plt+0xdffc>
  411f9c:	dmb	ish
  411fa0:	mov	w0, #0x1                   	// #1
  411fa4:	str	w0, [x19, #8]
  411fa8:	mov	w20, w0
  411fac:	mov	x3, x21
  411fb0:	mov	w2, w20
  411fb4:	mov	w1, w20
  411fb8:	ldr	x0, [x19]
  411fbc:	bl	4118ac <ferror@plt+0xd91c>
  411fc0:	ldr	w1, [x19, #8]
  411fc4:	cbnz	w1, 411fac <ferror@plt+0xe01c>
  411fc8:	ldr	x0, [x19]
  411fcc:	bl	4308cc <ferror@plt+0x2c93c>
  411fd0:	ldr	x0, [x19]
  411fd4:	bl	410d14 <ferror@plt+0xcd84>
  411fd8:	mov	x0, x19
  411fdc:	bl	411d88 <ferror@plt+0xddf8>
  411fe0:	ldr	x21, [sp, #32]
  411fe4:	ldp	x19, x20, [sp, #16]
  411fe8:	ldp	x29, x30, [sp], #48
  411fec:	ret
  411ff0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  411ff4:	add	x2, x2, #0xa8
  411ff8:	mov	w1, #0x10                  	// #16
  411ffc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412000:	add	x0, x0, #0xb60
  412004:	bl	414944 <ferror@plt+0x109b4>
  412008:	ldr	x21, [sp, #32]
  41200c:	b	411fe4 <ferror@plt+0xe054>
  412010:	stp	x29, x30, [sp, #-32]!
  412014:	mov	x29, sp
  412018:	cbz	x0, 41206c <ferror@plt+0xe0dc>
  41201c:	str	x19, [sp, #16]
  412020:	mov	x19, x0
  412024:	dmb	ish
  412028:	ldr	w0, [x0, #12]
  41202c:	cmp	w0, #0x0
  412030:	b.le	412090 <ferror@plt+0xe100>
  412034:	ldr	x0, [x19]
  412038:	bl	4308a4 <ferror@plt+0x2c914>
  41203c:	str	wzr, [x19, #8]
  412040:	ldr	x0, [x19]
  412044:	ldr	x0, [x0, #136]
  412048:	bl	42f99c <ferror@plt+0x2ba0c>
  41204c:	ldr	x0, [x19]
  412050:	add	x0, x0, #0x8
  412054:	bl	430b88 <ferror@plt+0x2cbf8>
  412058:	ldr	x0, [x19]
  41205c:	bl	4308cc <ferror@plt+0x2c93c>
  412060:	ldr	x19, [sp, #16]
  412064:	ldp	x29, x30, [sp], #32
  412068:	ret
  41206c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  412070:	add	x2, x2, #0x60
  412074:	adrp	x1, 440000 <ferror@plt+0x3c070>
  412078:	add	x1, x1, #0x1a0
  41207c:	add	x1, x1, #0x4c8
  412080:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412084:	add	x0, x0, #0xb60
  412088:	bl	4149c4 <ferror@plt+0x10a34>
  41208c:	b	412064 <ferror@plt+0xe0d4>
  412090:	adrp	x2, 440000 <ferror@plt+0x3c070>
  412094:	add	x2, x2, #0x70
  412098:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41209c:	add	x1, x1, #0x1a0
  4120a0:	add	x1, x1, #0x4c8
  4120a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4120a8:	add	x0, x0, #0xb60
  4120ac:	bl	4149c4 <ferror@plt+0x10a34>
  4120b0:	ldr	x19, [sp, #16]
  4120b4:	b	412064 <ferror@plt+0xe0d4>
  4120b8:	stp	x29, x30, [sp, #-16]!
  4120bc:	mov	x29, sp
  4120c0:	cbz	x0, 4120e0 <ferror@plt+0xe150>
  4120c4:	dmb	ish
  4120c8:	ldr	w1, [x0, #12]
  4120cc:	cmp	w1, #0x0
  4120d0:	b.le	412108 <ferror@plt+0xe178>
  4120d4:	ldr	w0, [x0, #8]
  4120d8:	ldp	x29, x30, [sp], #16
  4120dc:	ret
  4120e0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4120e4:	add	x2, x2, #0x60
  4120e8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4120ec:	add	x1, x1, #0x1a0
  4120f0:	add	x1, x1, #0x4e0
  4120f4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4120f8:	add	x0, x0, #0xb60
  4120fc:	bl	4149c4 <ferror@plt+0x10a34>
  412100:	mov	w0, #0x0                   	// #0
  412104:	b	4120d8 <ferror@plt+0xe148>
  412108:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41210c:	add	x2, x2, #0x70
  412110:	adrp	x1, 440000 <ferror@plt+0x3c070>
  412114:	add	x1, x1, #0x1a0
  412118:	add	x1, x1, #0x4e0
  41211c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412120:	add	x0, x0, #0xb60
  412124:	bl	4149c4 <ferror@plt+0x10a34>
  412128:	mov	w0, #0x0                   	// #0
  41212c:	b	4120d8 <ferror@plt+0xe148>
  412130:	stp	x29, x30, [sp, #-32]!
  412134:	mov	x29, sp
  412138:	str	x19, [sp, #16]
  41213c:	mov	x19, x0
  412140:	cbz	x0, 412164 <ferror@plt+0xe1d4>
  412144:	dmb	ish
  412148:	ldr	w0, [x0, #12]
  41214c:	cmp	w0, #0x0
  412150:	b.le	41218c <ferror@plt+0xe1fc>
  412154:	ldr	x0, [x19]
  412158:	ldr	x19, [sp, #16]
  41215c:	ldp	x29, x30, [sp], #32
  412160:	ret
  412164:	adrp	x2, 440000 <ferror@plt+0x3c070>
  412168:	add	x2, x2, #0x60
  41216c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  412170:	add	x1, x1, #0x1a0
  412174:	add	x1, x1, #0x4f8
  412178:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41217c:	add	x0, x0, #0xb60
  412180:	bl	4149c4 <ferror@plt+0x10a34>
  412184:	mov	x0, x19
  412188:	b	412158 <ferror@plt+0xe1c8>
  41218c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  412190:	add	x2, x2, #0x70
  412194:	adrp	x1, 440000 <ferror@plt+0x3c070>
  412198:	add	x1, x1, #0x1a0
  41219c:	add	x1, x1, #0x4f8
  4121a0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4121a4:	add	x0, x0, #0xb60
  4121a8:	bl	4149c4 <ferror@plt+0x10a34>
  4121ac:	mov	x0, #0x0                   	// #0
  4121b0:	b	412158 <ferror@plt+0xe1c8>
  4121b4:	stp	x29, x30, [sp, #-48]!
  4121b8:	mov	x29, sp
  4121bc:	stp	x19, x20, [sp, #16]
  4121c0:	str	x21, [sp, #32]
  4121c4:	mov	x19, x0
  4121c8:	mov	x20, x1
  4121cc:	mov	w21, w2
  4121d0:	cbz	x0, 412218 <ferror@plt+0xe288>
  4121d4:	dmb	ish
  4121d8:	ldr	w0, [x19, #48]
  4121dc:	cmp	w0, #0x0
  4121e0:	b.le	412224 <ferror@plt+0xe294>
  4121e4:	cbz	x20, 412248 <ferror@plt+0xe2b8>
  4121e8:	mov	x0, x19
  4121ec:	bl	4308a4 <ferror@plt+0x2c914>
  4121f0:	mov	x2, x20
  4121f4:	mov	w1, w21
  4121f8:	mov	x0, x19
  4121fc:	bl	40e464 <ferror@plt+0xa4d4>
  412200:	mov	x0, x19
  412204:	bl	4308cc <ferror@plt+0x2c93c>
  412208:	ldp	x19, x20, [sp, #16]
  41220c:	ldr	x21, [sp, #32]
  412210:	ldp	x29, x30, [sp], #48
  412214:	ret
  412218:	bl	40f39c <ferror@plt+0xb40c>
  41221c:	mov	x19, x0
  412220:	b	4121d4 <ferror@plt+0xe244>
  412224:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  412228:	add	x2, x2, #0xa70
  41222c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  412230:	add	x1, x1, #0x1a0
  412234:	add	x1, x1, #0x510
  412238:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41223c:	add	x0, x0, #0xb60
  412240:	bl	4149c4 <ferror@plt+0x10a34>
  412244:	b	412208 <ferror@plt+0xe278>
  412248:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41224c:	add	x2, x2, #0x120
  412250:	adrp	x1, 440000 <ferror@plt+0x3c070>
  412254:	add	x1, x1, #0x1a0
  412258:	add	x1, x1, #0x510
  41225c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412260:	add	x0, x0, #0xb60
  412264:	bl	4149c4 <ferror@plt+0x10a34>
  412268:	b	412208 <ferror@plt+0xe278>
  41226c:	stp	x29, x30, [sp, #-32]!
  412270:	mov	x29, sp
  412274:	stp	x19, x20, [sp, #16]
  412278:	mov	x19, x0
  41227c:	mov	x20, x1
  412280:	cbz	x0, 4122c0 <ferror@plt+0xe330>
  412284:	dmb	ish
  412288:	ldr	w0, [x19, #48]
  41228c:	cmp	w0, #0x0
  412290:	b.le	4122cc <ferror@plt+0xe33c>
  412294:	cbz	x20, 4122f0 <ferror@plt+0xe360>
  412298:	mov	x0, x19
  41229c:	bl	4308a4 <ferror@plt+0x2c914>
  4122a0:	mov	x1, x20
  4122a4:	mov	x0, x19
  4122a8:	bl	40e2a4 <ferror@plt+0xa314>
  4122ac:	mov	x0, x19
  4122b0:	bl	4308cc <ferror@plt+0x2c93c>
  4122b4:	ldp	x19, x20, [sp, #16]
  4122b8:	ldp	x29, x30, [sp], #32
  4122bc:	ret
  4122c0:	bl	40f39c <ferror@plt+0xb40c>
  4122c4:	mov	x19, x0
  4122c8:	b	412284 <ferror@plt+0xe2f4>
  4122cc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4122d0:	add	x2, x2, #0xa70
  4122d4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4122d8:	add	x1, x1, #0x1a0
  4122dc:	add	x1, x1, #0x528
  4122e0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4122e4:	add	x0, x0, #0xb60
  4122e8:	bl	4149c4 <ferror@plt+0x10a34>
  4122ec:	b	4122b4 <ferror@plt+0xe324>
  4122f0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4122f4:	add	x2, x2, #0x120
  4122f8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4122fc:	add	x1, x1, #0x1a0
  412300:	add	x1, x1, #0x528
  412304:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412308:	add	x0, x0, #0xb60
  41230c:	bl	4149c4 <ferror@plt+0x10a34>
  412310:	b	4122b4 <ferror@plt+0xe324>
  412314:	stp	x29, x30, [sp, #-16]!
  412318:	mov	x29, sp
  41231c:	mov	x0, x1
  412320:	bl	410a3c <ferror@plt+0xcaac>
  412324:	ldp	x29, x30, [sp], #16
  412328:	ret
  41232c:	stp	x29, x30, [sp, #-32]!
  412330:	mov	x29, sp
  412334:	stp	x19, x20, [sp, #16]
  412338:	ldr	x19, [x0, #32]
  41233c:	cbz	x19, 41236c <ferror@plt+0xe3dc>
  412340:	mov	x0, x19
  412344:	bl	4308a4 <ferror@plt+0x2c914>
  412348:	ldr	w0, [x19, #176]
  41234c:	cbz	w0, 412394 <ferror@plt+0xe404>
  412350:	ldr	x20, [x19, #168]
  412354:	mov	x0, x19
  412358:	bl	4308cc <ferror@plt+0x2c93c>
  41235c:	mov	x0, x20
  412360:	ldp	x19, x20, [sp, #16]
  412364:	ldp	x29, x30, [sp], #32
  412368:	ret
  41236c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  412370:	add	x2, x2, #0xaf0
  412374:	adrp	x1, 440000 <ferror@plt+0x3c070>
  412378:	add	x1, x1, #0x1a0
  41237c:	add	x1, x1, #0x548
  412380:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412384:	add	x0, x0, #0xb60
  412388:	bl	4149c4 <ferror@plt+0x10a34>
  41238c:	mov	x20, #0x0                   	// #0
  412390:	b	41235c <ferror@plt+0xe3cc>
  412394:	bl	410ac8 <ferror@plt+0xcb38>
  412398:	str	x0, [x19, #168]
  41239c:	mov	w0, #0x1                   	// #1
  4123a0:	str	w0, [x19, #176]
  4123a4:	b	412350 <ferror@plt+0xe3c0>
  4123a8:	stp	x29, x30, [sp, #-32]!
  4123ac:	mov	x29, sp
  4123b0:	stp	x19, x20, [sp, #16]
  4123b4:	cbz	x1, 4123dc <ferror@plt+0xe44c>
  4123b8:	mov	x20, x0
  4123bc:	mov	x0, x2
  4123c0:	blr	x1
  4123c4:	mov	w19, w0
  4123c8:	cbnz	w0, 4123fc <ferror@plt+0xe46c>
  4123cc:	mov	w0, w19
  4123d0:	ldp	x19, x20, [sp, #16]
  4123d4:	ldp	x29, x30, [sp], #32
  4123d8:	ret
  4123dc:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4123e0:	add	x2, x2, #0x128
  4123e4:	mov	w1, #0x10                  	// #16
  4123e8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4123ec:	add	x0, x0, #0xb60
  4123f0:	bl	414944 <ferror@plt+0x109b4>
  4123f4:	mov	w19, #0x0                   	// #0
  4123f8:	b	4123cc <ferror@plt+0xe43c>
  4123fc:	mov	x0, x20
  412400:	bl	41232c <ferror@plt+0xe39c>
  412404:	mov	x1, x0
  412408:	mov	x0, x20
  41240c:	bl	40fe10 <ferror@plt+0xbe80>
  412410:	b	4123cc <ferror@plt+0xe43c>
  412414:	stp	x29, x30, [sp, #-48]!
  412418:	mov	x29, sp
  41241c:	stp	x19, x20, [sp, #16]
  412420:	mov	x19, x0
  412424:	mov	x20, x1
  412428:	cbz	x0, 412474 <ferror@plt+0xe4e4>
  41242c:	dmb	ish
  412430:	ldr	w0, [x19, #48]
  412434:	cmp	w0, #0x0
  412438:	b.le	412480 <ferror@plt+0xe4f0>
  41243c:	str	x21, [sp, #32]
  412440:	mov	x0, x19
  412444:	bl	4308a4 <ferror@plt+0x2c914>
  412448:	adrp	x0, 41a000 <ferror@plt+0x16070>
  41244c:	add	x0, x0, #0x5c0
  412450:	cmp	x20, #0x0
  412454:	csel	x20, x0, x20, eq  // eq = none
  412458:	str	x20, [x19, #160]
  41245c:	mov	x0, x19
  412460:	bl	4308cc <ferror@plt+0x2c93c>
  412464:	ldr	x21, [sp, #32]
  412468:	ldp	x19, x20, [sp, #16]
  41246c:	ldp	x29, x30, [sp], #48
  412470:	ret
  412474:	bl	40f39c <ferror@plt+0xb40c>
  412478:	mov	x19, x0
  41247c:	b	41242c <ferror@plt+0xe49c>
  412480:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  412484:	add	x2, x2, #0xa70
  412488:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41248c:	add	x1, x1, #0x1a0
  412490:	add	x1, x1, #0x560
  412494:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412498:	add	x0, x0, #0xb60
  41249c:	bl	4149c4 <ferror@plt+0x10a34>
  4124a0:	b	412468 <ferror@plt+0xe4d8>
  4124a4:	stp	x29, x30, [sp, #-32]!
  4124a8:	mov	x29, sp
  4124ac:	stp	x19, x20, [sp, #16]
  4124b0:	mov	x19, x0
  4124b4:	cbz	x0, 4124ec <ferror@plt+0xe55c>
  4124b8:	dmb	ish
  4124bc:	ldr	w0, [x19, #48]
  4124c0:	cmp	w0, #0x0
  4124c4:	b.le	4124f8 <ferror@plt+0xe568>
  4124c8:	mov	x0, x19
  4124cc:	bl	4308a4 <ferror@plt+0x2c914>
  4124d0:	ldr	x20, [x19, #160]
  4124d4:	mov	x0, x19
  4124d8:	bl	4308cc <ferror@plt+0x2c93c>
  4124dc:	mov	x0, x20
  4124e0:	ldp	x19, x20, [sp, #16]
  4124e4:	ldp	x29, x30, [sp], #32
  4124e8:	ret
  4124ec:	bl	40f39c <ferror@plt+0xb40c>
  4124f0:	mov	x19, x0
  4124f4:	b	4124b8 <ferror@plt+0xe528>
  4124f8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4124fc:	add	x2, x2, #0xa70
  412500:	adrp	x1, 440000 <ferror@plt+0x3c070>
  412504:	add	x1, x1, #0x1a0
  412508:	add	x1, x1, #0x580
  41250c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412510:	add	x0, x0, #0xb60
  412514:	bl	4149c4 <ferror@plt+0x10a34>
  412518:	mov	x20, #0x0                   	// #0
  41251c:	b	4124dc <ferror@plt+0xe54c>
  412520:	stp	x29, x30, [sp, #-16]!
  412524:	mov	x29, sp
  412528:	cbz	x0, 41254c <ferror@plt+0xe5bc>
  41252c:	dmb	ish
  412530:	ldr	w1, [x0, #48]
  412534:	cmp	w1, #0x0
  412538:	b.le	412554 <ferror@plt+0xe5c4>
  41253c:	ldr	x0, [x0, #136]
  412540:	bl	42f99c <ferror@plt+0x2ba0c>
  412544:	ldp	x29, x30, [sp], #16
  412548:	ret
  41254c:	bl	40f39c <ferror@plt+0xb40c>
  412550:	b	41252c <ferror@plt+0xe59c>
  412554:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  412558:	add	x2, x2, #0xa70
  41255c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  412560:	add	x1, x1, #0x1a0
  412564:	add	x1, x1, #0x5a0
  412568:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41256c:	add	x0, x0, #0xb60
  412570:	bl	4149c4 <ferror@plt+0x10a34>
  412574:	b	412544 <ferror@plt+0xe5b4>
  412578:	stp	x29, x30, [sp, #-48]!
  41257c:	mov	x29, sp
  412580:	cbz	x0, 4125c8 <ferror@plt+0xe638>
  412584:	stp	x19, x20, [sp, #16]
  412588:	str	x21, [sp, #32]
  41258c:	mov	x19, x0
  412590:	mov	x20, x1
  412594:	mov	w21, w2
  412598:	ldr	x0, [x0, #88]
  41259c:	ldr	x0, [x0, #24]
  4125a0:	bl	41fb14 <ferror@plt+0x1bb84>
  4125a4:	cbz	x0, 4125ec <ferror@plt+0xe65c>
  4125a8:	ldr	x0, [x19, #32]
  4125ac:	strh	w21, [x20, #4]
  4125b0:	cbz	x0, 412618 <ferror@plt+0xe688>
  4125b4:	bl	412520 <ferror@plt+0xe590>
  4125b8:	ldp	x19, x20, [sp, #16]
  4125bc:	ldr	x21, [sp, #32]
  4125c0:	ldp	x29, x30, [sp], #48
  4125c4:	ret
  4125c8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4125cc:	add	x2, x2, #0x9b0
  4125d0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4125d4:	add	x1, x1, #0x1a0
  4125d8:	add	x1, x1, #0x5b8
  4125dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4125e0:	add	x0, x0, #0xb60
  4125e4:	bl	4149c4 <ferror@plt+0x10a34>
  4125e8:	b	4125c0 <ferror@plt+0xe630>
  4125ec:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4125f0:	add	x2, x2, #0xcb0
  4125f4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4125f8:	add	x1, x1, #0x1a0
  4125fc:	add	x1, x1, #0x5b8
  412600:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412604:	add	x0, x0, #0xb60
  412608:	bl	4149c4 <ferror@plt+0x10a34>
  41260c:	ldp	x19, x20, [sp, #16]
  412610:	ldr	x21, [sp, #32]
  412614:	b	4125c0 <ferror@plt+0xe630>
  412618:	ldp	x19, x20, [sp, #16]
  41261c:	ldr	x21, [sp, #32]
  412620:	b	4125c0 <ferror@plt+0xe630>
  412624:	stp	x29, x30, [sp, #-48]!
  412628:	mov	x29, sp
  41262c:	stp	x19, x20, [sp, #16]
  412630:	str	x21, [sp, #32]
  412634:	mov	x19, x0
  412638:	cbz	x0, 412670 <ferror@plt+0xe6e0>
  41263c:	mov	x0, x19
  412640:	bl	4308a4 <ferror@plt+0x2c914>
  412644:	ldr	x21, [x19, #24]
  412648:	bl	4285cc <ferror@plt+0x2463c>
  41264c:	mov	x20, x0
  412650:	mov	x0, x19
  412654:	bl	4308cc <ferror@plt+0x2c93c>
  412658:	cmp	x21, x20
  41265c:	cset	w0, eq  // eq = none
  412660:	ldp	x19, x20, [sp, #16]
  412664:	ldr	x21, [sp, #32]
  412668:	ldp	x29, x30, [sp], #48
  41266c:	ret
  412670:	bl	40f39c <ferror@plt+0xb40c>
  412674:	mov	x19, x0
  412678:	b	41263c <ferror@plt+0xe6ac>
  41267c:	stp	x29, x30, [sp, #-32]!
  412680:	mov	x29, sp
  412684:	stp	x19, x20, [sp, #16]
  412688:	mov	w20, w0
  41268c:	mov	w1, #0x68                  	// #104
  412690:	adrp	x0, 49b000 <ferror@plt+0x97070>
  412694:	add	x0, x0, #0x5f0
  412698:	add	x0, x0, #0x60
  41269c:	bl	40f43c <ferror@plt+0xb4ac>
  4126a0:	mov	x19, x0
  4126a4:	str	w20, [x0, #96]
  4126a8:	bl	410ac8 <ferror@plt+0xcb38>
  4126ac:	mov	x1, x0
  4126b0:	mov	x0, x19
  4126b4:	bl	40fe10 <ferror@plt+0xbe80>
  4126b8:	mov	x0, x19
  4126bc:	ldp	x19, x20, [sp, #16]
  4126c0:	ldp	x29, x30, [sp], #32
  4126c4:	ret
  4126c8:	stp	x29, x30, [sp, #-32]!
  4126cc:	mov	x29, sp
  4126d0:	stp	x19, x20, [sp, #16]
  4126d4:	mov	w20, w0
  4126d8:	mov	w1, #0x68                  	// #104
  4126dc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4126e0:	add	x0, x0, #0x5f0
  4126e4:	add	x0, x0, #0x60
  4126e8:	bl	40f43c <ferror@plt+0xb4ac>
  4126ec:	mov	x19, x0
  4126f0:	mov	w0, #0x3e8                 	// #1000
  4126f4:	mul	w20, w20, w0
  4126f8:	str	w20, [x19, #96]
  4126fc:	mov	w0, #0x1                   	// #1
  412700:	str	w0, [x19, #100]
  412704:	bl	410ac8 <ferror@plt+0xcb38>
  412708:	mov	x1, x0
  41270c:	mov	x0, x19
  412710:	bl	40fe10 <ferror@plt+0xbe80>
  412714:	mov	x0, x19
  412718:	ldp	x19, x20, [sp, #16]
  41271c:	ldp	x29, x30, [sp], #32
  412720:	ret
  412724:	stp	x29, x30, [sp, #-64]!
  412728:	mov	x29, sp
  41272c:	stp	x19, x20, [sp, #16]
  412730:	mov	x20, x2
  412734:	cbz	x2, 4127a0 <ferror@plt+0xe810>
  412738:	stp	x21, x22, [sp, #32]
  41273c:	str	x23, [sp, #48]
  412740:	mov	w21, w0
  412744:	mov	w0, w1
  412748:	mov	x22, x3
  41274c:	mov	x23, x4
  412750:	bl	41267c <ferror@plt+0xe6ec>
  412754:	mov	x19, x0
  412758:	cbnz	w21, 4127c4 <ferror@plt+0xe834>
  41275c:	mov	x3, x23
  412760:	mov	x2, x22
  412764:	mov	x1, x20
  412768:	mov	x0, x19
  41276c:	bl	40fb1c <ferror@plt+0xbb8c>
  412770:	mov	x1, #0x0                   	// #0
  412774:	mov	x0, x19
  412778:	bl	40f4ec <ferror@plt+0xb55c>
  41277c:	mov	w20, w0
  412780:	mov	x0, x19
  412784:	bl	4103c8 <ferror@plt+0xc438>
  412788:	ldp	x21, x22, [sp, #32]
  41278c:	ldr	x23, [sp, #48]
  412790:	mov	w0, w20
  412794:	ldp	x19, x20, [sp, #16]
  412798:	ldp	x29, x30, [sp], #64
  41279c:	ret
  4127a0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4127a4:	add	x2, x2, #0x180
  4127a8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4127ac:	add	x1, x1, #0x1a0
  4127b0:	add	x1, x1, #0x5d0
  4127b4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4127b8:	add	x0, x0, #0xb60
  4127bc:	bl	4149c4 <ferror@plt+0x10a34>
  4127c0:	b	412790 <ferror@plt+0xe800>
  4127c4:	mov	w1, w21
  4127c8:	bl	40fc64 <ferror@plt+0xbcd4>
  4127cc:	b	41275c <ferror@plt+0xe7cc>
  4127d0:	stp	x29, x30, [sp, #-16]!
  4127d4:	mov	x29, sp
  4127d8:	mov	x4, #0x0                   	// #0
  4127dc:	mov	x3, x2
  4127e0:	mov	x2, x1
  4127e4:	mov	w1, w0
  4127e8:	mov	w0, #0x0                   	// #0
  4127ec:	bl	412724 <ferror@plt+0xe794>
  4127f0:	ldp	x29, x30, [sp], #16
  4127f4:	ret
  4127f8:	stp	x29, x30, [sp, #-64]!
  4127fc:	mov	x29, sp
  412800:	stp	x19, x20, [sp, #16]
  412804:	mov	x20, x2
  412808:	cbz	x2, 412874 <ferror@plt+0xe8e4>
  41280c:	stp	x21, x22, [sp, #32]
  412810:	str	x23, [sp, #48]
  412814:	mov	w21, w0
  412818:	mov	w0, w1
  41281c:	mov	x22, x3
  412820:	mov	x23, x4
  412824:	bl	4126c8 <ferror@plt+0xe738>
  412828:	mov	x19, x0
  41282c:	cbnz	w21, 412898 <ferror@plt+0xe908>
  412830:	mov	x3, x23
  412834:	mov	x2, x22
  412838:	mov	x1, x20
  41283c:	mov	x0, x19
  412840:	bl	40fb1c <ferror@plt+0xbb8c>
  412844:	mov	x1, #0x0                   	// #0
  412848:	mov	x0, x19
  41284c:	bl	40f4ec <ferror@plt+0xb55c>
  412850:	mov	w20, w0
  412854:	mov	x0, x19
  412858:	bl	4103c8 <ferror@plt+0xc438>
  41285c:	ldp	x21, x22, [sp, #32]
  412860:	ldr	x23, [sp, #48]
  412864:	mov	w0, w20
  412868:	ldp	x19, x20, [sp, #16]
  41286c:	ldp	x29, x30, [sp], #64
  412870:	ret
  412874:	adrp	x2, 440000 <ferror@plt+0x3c070>
  412878:	add	x2, x2, #0x180
  41287c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  412880:	add	x1, x1, #0x1a0
  412884:	add	x1, x1, #0x5e8
  412888:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41288c:	add	x0, x0, #0xb60
  412890:	bl	4149c4 <ferror@plt+0x10a34>
  412894:	b	412864 <ferror@plt+0xe8d4>
  412898:	mov	w1, w21
  41289c:	bl	40fc64 <ferror@plt+0xbcd4>
  4128a0:	b	412830 <ferror@plt+0xe8a0>
  4128a4:	stp	x29, x30, [sp, #-16]!
  4128a8:	mov	x29, sp
  4128ac:	cbz	x1, 4128d0 <ferror@plt+0xe940>
  4128b0:	mov	x3, x2
  4128b4:	mov	x4, #0x0                   	// #0
  4128b8:	mov	x2, x1
  4128bc:	mov	w1, w0
  4128c0:	mov	w0, #0x0                   	// #0
  4128c4:	bl	4127f8 <ferror@plt+0xe868>
  4128c8:	ldp	x29, x30, [sp], #16
  4128cc:	ret
  4128d0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4128d4:	add	x2, x2, #0x180
  4128d8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4128dc:	add	x1, x1, #0x1a0
  4128e0:	add	x1, x1, #0x608
  4128e4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4128e8:	add	x0, x0, #0xb60
  4128ec:	bl	4149c4 <ferror@plt+0x10a34>
  4128f0:	mov	w0, #0x0                   	// #0
  4128f4:	b	4128c8 <ferror@plt+0xe938>
  4128f8:	stp	x29, x30, [sp, #-32]!
  4128fc:	mov	x29, sp
  412900:	str	x19, [sp, #16]
  412904:	mov	w1, #0x60                  	// #96
  412908:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41290c:	add	x0, x0, #0x5f0
  412910:	add	x0, x0, #0x90
  412914:	bl	40f43c <ferror@plt+0xb4ac>
  412918:	mov	x19, x0
  41291c:	mov	w1, #0xc8                  	// #200
  412920:	bl	40fc64 <ferror@plt+0xbcd4>
  412924:	mov	x0, x19
  412928:	ldr	x19, [sp, #16]
  41292c:	ldp	x29, x30, [sp], #32
  412930:	ret
  412934:	stp	x29, x30, [sp, #-64]!
  412938:	mov	x29, sp
  41293c:	stp	x19, x20, [sp, #16]
  412940:	mov	x20, x1
  412944:	cbz	x1, 4129b0 <ferror@plt+0xea20>
  412948:	stp	x21, x22, [sp, #32]
  41294c:	str	x23, [sp, #48]
  412950:	mov	w21, w0
  412954:	mov	x22, x2
  412958:	mov	x23, x3
  41295c:	bl	4128f8 <ferror@plt+0xe968>
  412960:	mov	x19, x0
  412964:	cmp	w21, #0xc8
  412968:	b.ne	4129d4 <ferror@plt+0xea44>  // b.any
  41296c:	mov	x3, x23
  412970:	mov	x2, x22
  412974:	mov	x1, x20
  412978:	mov	x0, x19
  41297c:	bl	40fb1c <ferror@plt+0xbb8c>
  412980:	mov	x1, #0x0                   	// #0
  412984:	mov	x0, x19
  412988:	bl	40f4ec <ferror@plt+0xb55c>
  41298c:	mov	w20, w0
  412990:	mov	x0, x19
  412994:	bl	4103c8 <ferror@plt+0xc438>
  412998:	ldp	x21, x22, [sp, #32]
  41299c:	ldr	x23, [sp, #48]
  4129a0:	mov	w0, w20
  4129a4:	ldp	x19, x20, [sp, #16]
  4129a8:	ldp	x29, x30, [sp], #64
  4129ac:	ret
  4129b0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4129b4:	add	x2, x2, #0x180
  4129b8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4129bc:	add	x1, x1, #0x1a0
  4129c0:	add	x1, x1, #0x620
  4129c4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4129c8:	add	x0, x0, #0xb60
  4129cc:	bl	4149c4 <ferror@plt+0x10a34>
  4129d0:	b	4129a0 <ferror@plt+0xea10>
  4129d4:	mov	w1, w21
  4129d8:	bl	40fc64 <ferror@plt+0xbcd4>
  4129dc:	b	41296c <ferror@plt+0xe9dc>
  4129e0:	stp	x29, x30, [sp, #-16]!
  4129e4:	mov	x29, sp
  4129e8:	mov	x3, #0x0                   	// #0
  4129ec:	mov	x2, x1
  4129f0:	mov	x1, x0
  4129f4:	mov	w0, #0xc8                  	// #200
  4129f8:	bl	412934 <ferror@plt+0xe9a4>
  4129fc:	ldp	x29, x30, [sp], #16
  412a00:	ret
  412a04:	stp	x29, x30, [sp, #-16]!
  412a08:	mov	x29, sp
  412a0c:	mov	x1, x0
  412a10:	adrp	x0, 49b000 <ferror@plt+0x97070>
  412a14:	add	x0, x0, #0x5f0
  412a18:	add	x0, x0, #0x90
  412a1c:	bl	410758 <ferror@plt+0xc7c8>
  412a20:	ldp	x29, x30, [sp], #16
  412a24:	ret
  412a28:	stp	x29, x30, [sp, #-64]!
  412a2c:	mov	x29, sp
  412a30:	cbz	x2, 412a90 <ferror@plt+0xeb00>
  412a34:	stp	x19, x20, [sp, #16]
  412a38:	stp	x21, x22, [sp, #32]
  412a3c:	stp	x23, x24, [sp, #48]
  412a40:	mov	x22, x0
  412a44:	mov	w23, w1
  412a48:	mov	x19, x2
  412a4c:	mov	x20, x3
  412a50:	mov	x21, x4
  412a54:	cbz	x0, 412ab4 <ferror@plt+0xeb24>
  412a58:	mov	x0, x22
  412a5c:	bl	412624 <ferror@plt+0xe694>
  412a60:	cbz	w0, 412ac0 <ferror@plt+0xeb30>
  412a64:	mov	x0, x20
  412a68:	blr	x19
  412a6c:	cbnz	w0, 412a64 <ferror@plt+0xead4>
  412a70:	cbz	x21, 412b5c <ferror@plt+0xebcc>
  412a74:	mov	x0, x20
  412a78:	blr	x21
  412a7c:	ldp	x19, x20, [sp, #16]
  412a80:	ldp	x21, x22, [sp, #32]
  412a84:	ldp	x23, x24, [sp, #48]
  412a88:	ldp	x29, x30, [sp], #64
  412a8c:	ret
  412a90:	adrp	x2, 440000 <ferror@plt+0x3c070>
  412a94:	add	x2, x2, #0x180
  412a98:	adrp	x1, 440000 <ferror@plt+0x3c070>
  412a9c:	add	x1, x1, #0x1a0
  412aa0:	add	x1, x1, #0x630
  412aa4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412aa8:	add	x0, x0, #0xb60
  412aac:	bl	4149c4 <ferror@plt+0x10a34>
  412ab0:	b	412a88 <ferror@plt+0xeaf8>
  412ab4:	bl	40f39c <ferror@plt+0xb40c>
  412ab8:	mov	x22, x0
  412abc:	b	412a58 <ferror@plt+0xeac8>
  412ac0:	bl	40f3f0 <ferror@plt+0xb460>
  412ac4:	cbz	x0, 412b18 <ferror@plt+0xeb88>
  412ac8:	cmp	x22, x0
  412acc:	b.eq	412b20 <ferror@plt+0xeb90>  // b.none
  412ad0:	bl	4128f8 <ferror@plt+0xe968>
  412ad4:	mov	x24, x0
  412ad8:	mov	w1, w23
  412adc:	bl	40fc64 <ferror@plt+0xbcd4>
  412ae0:	mov	x3, x21
  412ae4:	mov	x2, x20
  412ae8:	mov	x1, x19
  412aec:	mov	x0, x24
  412af0:	bl	40fb1c <ferror@plt+0xbb8c>
  412af4:	mov	x1, x22
  412af8:	mov	x0, x24
  412afc:	bl	40f4ec <ferror@plt+0xb55c>
  412b00:	mov	x0, x24
  412b04:	bl	4103c8 <ferror@plt+0xc438>
  412b08:	ldp	x19, x20, [sp, #16]
  412b0c:	ldp	x21, x22, [sp, #32]
  412b10:	ldp	x23, x24, [sp, #48]
  412b14:	b	412a88 <ferror@plt+0xeaf8>
  412b18:	bl	40f39c <ferror@plt+0xb40c>
  412b1c:	b	412ac8 <ferror@plt+0xeb38>
  412b20:	mov	x0, x22
  412b24:	bl	410bb4 <ferror@plt+0xcc24>
  412b28:	cbz	w0, 412ad0 <ferror@plt+0xeb40>
  412b2c:	mov	x0, x20
  412b30:	blr	x19
  412b34:	cbnz	w0, 412b2c <ferror@plt+0xeb9c>
  412b38:	mov	x0, x22
  412b3c:	bl	410d14 <ferror@plt+0xcd84>
  412b40:	cbz	x21, 412b6c <ferror@plt+0xebdc>
  412b44:	mov	x0, x20
  412b48:	blr	x21
  412b4c:	ldp	x19, x20, [sp, #16]
  412b50:	ldp	x21, x22, [sp, #32]
  412b54:	ldp	x23, x24, [sp, #48]
  412b58:	b	412a88 <ferror@plt+0xeaf8>
  412b5c:	ldp	x19, x20, [sp, #16]
  412b60:	ldp	x21, x22, [sp, #32]
  412b64:	ldp	x23, x24, [sp, #48]
  412b68:	b	412a88 <ferror@plt+0xeaf8>
  412b6c:	ldp	x19, x20, [sp, #16]
  412b70:	ldp	x21, x22, [sp, #32]
  412b74:	ldp	x23, x24, [sp, #48]
  412b78:	b	412a88 <ferror@plt+0xeaf8>
  412b7c:	stp	x29, x30, [sp, #-16]!
  412b80:	mov	x29, sp
  412b84:	mov	x4, #0x0                   	// #0
  412b88:	mov	x3, x2
  412b8c:	mov	x2, x1
  412b90:	mov	w1, #0x0                   	// #0
  412b94:	bl	412a28 <ferror@plt+0xea98>
  412b98:	ldp	x29, x30, [sp], #16
  412b9c:	ret
  412ba0:	dmb	ish
  412ba4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  412ba8:	ldr	x0, [x0, #3200]
  412bac:	cbz	x0, 412bbc <ferror@plt+0xec2c>
  412bb0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  412bb4:	ldr	x0, [x0, #3152]
  412bb8:	ret
  412bbc:	stp	x29, x30, [sp, #-288]!
  412bc0:	mov	x29, sp
  412bc4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  412bc8:	add	x0, x0, #0xa28
  412bcc:	add	x0, x0, #0x258
  412bd0:	bl	4281a8 <ferror@plt+0x24218>
  412bd4:	cbnz	w0, 412be8 <ferror@plt+0xec58>
  412bd8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  412bdc:	ldr	x0, [x0, #3152]
  412be0:	ldp	x29, x30, [sp], #288
  412be4:	ret
  412be8:	str	x19, [sp, #16]
  412bec:	add	x0, sp, #0xa0
  412bf0:	bl	4036e0 <sigfillset@plt>
  412bf4:	add	x2, sp, #0x20
  412bf8:	add	x1, sp, #0xa0
  412bfc:	mov	w0, #0x2                   	// #2
  412c00:	bl	403490 <pthread_sigmask@plt>
  412c04:	bl	40f278 <ferror@plt+0xb2e8>
  412c08:	adrp	x19, 49b000 <ferror@plt+0x97070>
  412c0c:	add	x19, x19, #0xa28
  412c10:	str	x0, [x19, #552]
  412c14:	mov	x2, #0x0                   	// #0
  412c18:	adrp	x1, 411000 <ferror@plt+0xd070>
  412c1c:	add	x1, x1, #0xb38
  412c20:	adrp	x0, 440000 <ferror@plt+0x3c070>
  412c24:	add	x0, x0, #0x198
  412c28:	bl	428498 <ferror@plt+0x24508>
  412c2c:	mov	x2, #0x0                   	// #0
  412c30:	add	x1, sp, #0x20
  412c34:	mov	w0, #0x2                   	// #2
  412c38:	bl	403490 <pthread_sigmask@plt>
  412c3c:	mov	x1, #0x1                   	// #1
  412c40:	add	x0, x19, #0x258
  412c44:	bl	428268 <ferror@plt+0x242d8>
  412c48:	ldr	x19, [sp, #16]
  412c4c:	b	412bd8 <ferror@plt+0xec48>
  412c50:	stp	x29, x30, [sp, #-192]!
  412c54:	mov	x29, sp
  412c58:	str	x19, [sp, #16]
  412c5c:	mov	w19, w0
  412c60:	bl	412ba0 <ferror@plt+0xec10>
  412c64:	adrp	x1, 49b000 <ferror@plt+0x97070>
  412c68:	add	x1, x1, #0xa28
  412c6c:	sxtw	x0, w19
  412c70:	ldr	w2, [x1, x0, lsl #2]
  412c74:	add	w2, w2, #0x1
  412c78:	str	w2, [x1, x0, lsl #2]
  412c7c:	ldr	w0, [x1, x0, lsl #2]
  412c80:	cmp	w0, #0x1
  412c84:	b.eq	412c94 <ferror@plt+0xed04>  // b.none
  412c88:	ldr	x19, [sp, #16]
  412c8c:	ldp	x29, x30, [sp], #192
  412c90:	ret
  412c94:	adrp	x0, 40e000 <ferror@plt+0xa070>
  412c98:	add	x0, x0, #0x3e0
  412c9c:	str	x0, [sp, #40]
  412ca0:	add	x0, sp, #0x30
  412ca4:	bl	403810 <sigemptyset@plt>
  412ca8:	mov	w0, #0x1                   	// #1
  412cac:	movk	w0, #0x1000, lsl #16
  412cb0:	str	w0, [sp, #176]
  412cb4:	mov	x2, #0x0                   	// #0
  412cb8:	add	x1, sp, #0x28
  412cbc:	mov	w0, w19
  412cc0:	bl	4039d0 <sigaction@plt>
  412cc4:	b	412c88 <ferror@plt+0xecf8>
  412cc8:	stp	x29, x30, [sp, #-48]!
  412ccc:	mov	x29, sp
  412cd0:	stp	x19, x20, [sp, #16]
  412cd4:	str	x21, [sp, #32]
  412cd8:	mov	w20, w0
  412cdc:	mov	w1, #0x68                  	// #104
  412ce0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  412ce4:	add	x0, x0, #0x5f0
  412ce8:	add	x0, x0, #0xc0
  412cec:	bl	40f43c <ferror@plt+0xb4ac>
  412cf0:	mov	x21, x0
  412cf4:	str	w20, [x0, #96]
  412cf8:	str	wzr, [x0, #100]
  412cfc:	adrp	x19, 49b000 <ferror@plt+0x97070>
  412d00:	add	x19, x19, #0xa28
  412d04:	add	x0, x19, #0x108
  412d08:	bl	4308a4 <ferror@plt+0x2c914>
  412d0c:	mov	w0, w20
  412d10:	bl	412c50 <ferror@plt+0xecc0>
  412d14:	mov	x1, x21
  412d18:	ldr	x0, [x19, #272]
  412d1c:	bl	41f724 <ferror@plt+0x1b794>
  412d20:	str	x0, [x19, #272]
  412d24:	add	x19, x19, #0x120
  412d28:	sxtw	x20, w20
  412d2c:	ldr	w0, [x19, x20, lsl #2]
  412d30:	cbz	w0, 412d3c <ferror@plt+0xedac>
  412d34:	mov	w0, #0x1                   	// #1
  412d38:	str	w0, [x21, #100]
  412d3c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  412d40:	add	x0, x0, #0xa28
  412d44:	add	x0, x0, #0x108
  412d48:	bl	4308cc <ferror@plt+0x2c93c>
  412d4c:	mov	x0, x21
  412d50:	ldp	x19, x20, [sp, #16]
  412d54:	ldr	x21, [sp, #32]
  412d58:	ldp	x29, x30, [sp], #48
  412d5c:	ret
  412d60:	stp	x29, x30, [sp, #-48]!
  412d64:	mov	x29, sp
  412d68:	stp	x19, x20, [sp, #16]
  412d6c:	str	x21, [sp, #32]
  412d70:	mov	w21, w0
  412d74:	mov	w1, #0x70                  	// #112
  412d78:	adrp	x0, 49b000 <ferror@plt+0x97070>
  412d7c:	add	x0, x0, #0x5f0
  412d80:	add	x0, x0, #0xf0
  412d84:	bl	40f43c <ferror@plt+0xb4ac>
  412d88:	mov	x19, x0
  412d8c:	str	w21, [x0, #96]
  412d90:	adrp	x20, 49b000 <ferror@plt+0x97070>
  412d94:	add	x20, x20, #0xa28
  412d98:	add	x0, x20, #0x108
  412d9c:	bl	4308a4 <ferror@plt+0x2c914>
  412da0:	mov	w0, #0x11                  	// #17
  412da4:	bl	412c50 <ferror@plt+0xecc0>
  412da8:	mov	x1, x19
  412dac:	ldr	x0, [x20, #280]
  412db0:	bl	41f724 <ferror@plt+0x1b794>
  412db4:	str	x0, [x20, #280]
  412db8:	mov	w2, #0x1                   	// #1
  412dbc:	add	x1, x19, #0x64
  412dc0:	mov	w0, w21
  412dc4:	bl	403f00 <waitpid@plt>
  412dc8:	cmp	w0, #0x0
  412dcc:	b.le	412dd8 <ferror@plt+0xee48>
  412dd0:	mov	w0, #0x1                   	// #1
  412dd4:	str	w0, [x19, #104]
  412dd8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  412ddc:	add	x0, x0, #0xa28
  412de0:	add	x0, x0, #0x108
  412de4:	bl	4308cc <ferror@plt+0x2c93c>
  412de8:	mov	x0, x19
  412dec:	ldp	x19, x20, [sp, #16]
  412df0:	ldr	x21, [sp, #32]
  412df4:	ldp	x29, x30, [sp], #48
  412df8:	ret
  412dfc:	stp	x29, x30, [sp, #-64]!
  412e00:	mov	x29, sp
  412e04:	stp	x19, x20, [sp, #16]
  412e08:	mov	x20, x2
  412e0c:	cbz	x2, 412e78 <ferror@plt+0xeee8>
  412e10:	stp	x21, x22, [sp, #32]
  412e14:	str	x23, [sp, #48]
  412e18:	mov	w21, w0
  412e1c:	mov	w0, w1
  412e20:	mov	x22, x3
  412e24:	mov	x23, x4
  412e28:	bl	412d60 <ferror@plt+0xedd0>
  412e2c:	mov	x19, x0
  412e30:	cbnz	w21, 412e9c <ferror@plt+0xef0c>
  412e34:	mov	x3, x23
  412e38:	mov	x2, x22
  412e3c:	mov	x1, x20
  412e40:	mov	x0, x19
  412e44:	bl	40fb1c <ferror@plt+0xbb8c>
  412e48:	mov	x1, #0x0                   	// #0
  412e4c:	mov	x0, x19
  412e50:	bl	40f4ec <ferror@plt+0xb55c>
  412e54:	mov	w20, w0
  412e58:	mov	x0, x19
  412e5c:	bl	4103c8 <ferror@plt+0xc438>
  412e60:	ldp	x21, x22, [sp, #32]
  412e64:	ldr	x23, [sp, #48]
  412e68:	mov	w0, w20
  412e6c:	ldp	x19, x20, [sp, #16]
  412e70:	ldp	x29, x30, [sp], #64
  412e74:	ret
  412e78:	adrp	x2, 440000 <ferror@plt+0x3c070>
  412e7c:	add	x2, x2, #0x180
  412e80:	adrp	x1, 440000 <ferror@plt+0x3c070>
  412e84:	add	x1, x1, #0x1a0
  412e88:	add	x1, x1, #0x650
  412e8c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412e90:	add	x0, x0, #0xb60
  412e94:	bl	4149c4 <ferror@plt+0x10a34>
  412e98:	b	412e68 <ferror@plt+0xeed8>
  412e9c:	mov	w1, w21
  412ea0:	bl	40fc64 <ferror@plt+0xbcd4>
  412ea4:	b	412e34 <ferror@plt+0xeea4>
  412ea8:	stp	x29, x30, [sp, #-16]!
  412eac:	mov	x29, sp
  412eb0:	mov	x4, #0x0                   	// #0
  412eb4:	mov	x3, x2
  412eb8:	mov	x2, x1
  412ebc:	mov	w1, w0
  412ec0:	mov	w0, #0x0                   	// #0
  412ec4:	bl	412dfc <ferror@plt+0xee6c>
  412ec8:	ldp	x29, x30, [sp], #16
  412ecc:	ret
  412ed0:	stp	x29, x30, [sp, #-32]!
  412ed4:	mov	x29, sp
  412ed8:	stp	x19, x20, [sp, #16]
  412edc:	mul	x20, x0, x1
  412ee0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  412ee4:	ldr	x1, [x0, #1808]
  412ee8:	mov	x0, x20
  412eec:	blr	x1
  412ef0:	mov	x19, x0
  412ef4:	cbz	x0, 412f04 <ferror@plt+0xef74>
  412ef8:	mov	x2, x20
  412efc:	mov	w1, #0x0                   	// #0
  412f00:	bl	403880 <memset@plt>
  412f04:	mov	x0, x19
  412f08:	ldp	x19, x20, [sp, #16]
  412f0c:	ldp	x29, x30, [sp], #32
  412f10:	ret
  412f14:	stp	x29, x30, [sp, #-48]!
  412f18:	mov	x29, sp
  412f1c:	stp	x19, x20, [sp, #16]
  412f20:	stp	x21, x22, [sp, #32]
  412f24:	mov	w21, w0
  412f28:	mov	x20, x1
  412f2c:	mov	w19, w2
  412f30:	adrp	x22, 49b000 <ferror@plt+0x97070>
  412f34:	add	x22, x22, #0xc88
  412f38:	mov	x0, x22
  412f3c:	bl	4308a4 <ferror@plt+0x2c914>
  412f40:	ldr	x0, [x22, #8]
  412f44:	cbz	x0, 412fb8 <ferror@plt+0xf028>
  412f48:	cmp	x20, #0xfff
  412f4c:	b.hi	412fdc <ferror@plt+0xf04c>  // b.pmore
  412f50:	adrp	x0, 49b000 <ferror@plt+0x97070>
  412f54:	ldr	x2, [x0, #3216]
  412f58:	cmp	w19, #0x0
  412f5c:	mov	w1, #0x4                   	// #4
  412f60:	csel	w0, w19, w1, eq  // eq = none
  412f64:	and	w1, w21, #0x3
  412f68:	orr	w1, w1, w0
  412f6c:	add	w1, w1, w1, lsl #12
  412f70:	add	x1, x20, w1, sxtw
  412f74:	ldr	w0, [x2, x1, lsl #2]
  412f78:	add	w0, w0, #0x1
  412f7c:	str	w0, [x2, x1, lsl #2]
  412f80:	cbz	w19, 413028 <ferror@plt+0xf098>
  412f84:	tbz	w21, #0, 413014 <ferror@plt+0xf084>
  412f88:	adrp	x0, 49b000 <ferror@plt+0x97070>
  412f8c:	add	x0, x0, #0xc88
  412f90:	ldr	x1, [x0, #16]
  412f94:	add	x1, x1, x20
  412f98:	str	x1, [x0, #16]
  412f9c:	tbz	w21, #2, 413028 <ferror@plt+0xf098>
  412fa0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  412fa4:	add	x0, x0, #0xc88
  412fa8:	ldr	x1, [x0, #24]
  412fac:	add	x20, x1, x20
  412fb0:	str	x20, [x0, #24]
  412fb4:	b	413028 <ferror@plt+0xf098>
  412fb8:	mov	x1, #0x4                   	// #4
  412fbc:	mov	x0, #0x8008                	// #32776
  412fc0:	bl	4038f0 <calloc@plt>
  412fc4:	adrp	x1, 49b000 <ferror@plt+0x97070>
  412fc8:	str	x0, [x1, #3216]
  412fcc:	cbnz	x0, 412f48 <ferror@plt+0xefb8>
  412fd0:	mov	x0, x22
  412fd4:	bl	4308cc <ferror@plt+0x2c93c>
  412fd8:	b	413034 <ferror@plt+0xf0a4>
  412fdc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  412fe0:	ldr	x1, [x0, #3216]
  412fe4:	cmp	w19, #0x0
  412fe8:	mov	w3, #0x4                   	// #4
  412fec:	csel	w0, w19, w3, eq  // eq = none
  412ff0:	and	w3, w21, #0x3
  412ff4:	orr	w3, w3, w0
  412ff8:	add	w3, w3, w3, lsl #12
  412ffc:	add	w3, w3, #0x1, lsl #12
  413000:	sxtw	x3, w3
  413004:	ldr	w0, [x1, x3, lsl #2]
  413008:	add	w0, w0, #0x1
  41300c:	str	w0, [x1, x3, lsl #2]
  413010:	b	412f80 <ferror@plt+0xeff0>
  413014:	adrp	x0, 49b000 <ferror@plt+0x97070>
  413018:	add	x0, x0, #0xc88
  41301c:	ldr	x1, [x0, #32]
  413020:	add	x20, x1, x20
  413024:	str	x20, [x0, #32]
  413028:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41302c:	add	x0, x0, #0xc88
  413030:	bl	4308cc <ferror@plt+0x2c93c>
  413034:	ldp	x19, x20, [sp, #16]
  413038:	ldp	x21, x22, [sp, #32]
  41303c:	ldp	x29, x30, [sp], #48
  413040:	ret
  413044:	stp	x29, x30, [sp, #-32]!
  413048:	mov	x29, sp
  41304c:	stp	x19, x20, [sp, #16]
  413050:	mov	x20, x1
  413054:	cbz	x0, 4130e4 <ferror@plt+0xf154>
  413058:	ldur	x5, [x0, #-16]
  41305c:	cbnz	x5, 4130ac <ferror@plt+0xf11c>
  413060:	add	x1, x1, #0x10
  413064:	sub	x0, x0, #0x10
  413068:	bl	403960 <realloc@plt>
  41306c:	mov	x19, x0
  413070:	cbz	x0, 4130f4 <ferror@plt+0xf164>
  413074:	mov	w2, #0x1                   	// #1
  413078:	ldr	x1, [x19, #8]
  41307c:	mov	w0, #0x2                   	// #2
  413080:	bl	412f14 <ferror@plt+0xef84>
  413084:	str	xzr, [x19]
  413088:	str	x20, [x19, #8]
  41308c:	mov	w2, #0x1                   	// #1
  413090:	mov	x1, x20
  413094:	mov	w0, #0x3                   	// #3
  413098:	bl	412f14 <ferror@plt+0xef84>
  41309c:	add	x0, x19, #0x10
  4130a0:	ldp	x19, x20, [sp, #16]
  4130a4:	ldp	x29, x30, [sp], #32
  4130a8:	ret
  4130ac:	mov	x4, x1
  4130b0:	mov	x3, x0
  4130b4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4130b8:	add	x2, x2, #0x808
  4130bc:	mov	w1, #0x10                  	// #16
  4130c0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4130c4:	add	x0, x0, #0xb60
  4130c8:	bl	414944 <ferror@plt+0x109b4>
  4130cc:	mov	w2, #0x0                   	// #0
  4130d0:	mov	x1, x20
  4130d4:	mov	w0, #0x3                   	// #3
  4130d8:	bl	412f14 <ferror@plt+0xef84>
  4130dc:	mov	x0, #0x0                   	// #0
  4130e0:	b	4130a0 <ferror@plt+0xf110>
  4130e4:	add	x0, x1, #0x10
  4130e8:	bl	403790 <malloc@plt>
  4130ec:	mov	x19, x0
  4130f0:	cbnz	x0, 413084 <ferror@plt+0xf0f4>
  4130f4:	mov	w2, #0x0                   	// #0
  4130f8:	mov	x1, x20
  4130fc:	mov	w0, #0x3                   	// #3
  413100:	bl	412f14 <ferror@plt+0xef84>
  413104:	mov	x0, #0x0                   	// #0
  413108:	b	4130a0 <ferror@plt+0xf110>
  41310c:	stp	x29, x30, [sp, #-32]!
  413110:	mov	x29, sp
  413114:	stp	x19, x20, [sp, #16]
  413118:	mov	x20, x0
  41311c:	add	x0, x0, #0x10
  413120:	bl	403790 <malloc@plt>
  413124:	mov	x19, x0
  413128:	cbz	x0, 413158 <ferror@plt+0xf1c8>
  41312c:	str	xzr, [x0]
  413130:	str	x20, [x0, #8]
  413134:	mov	w2, #0x1                   	// #1
  413138:	mov	x1, x20
  41313c:	mov	w0, w2
  413140:	bl	412f14 <ferror@plt+0xef84>
  413144:	add	x19, x19, #0x10
  413148:	mov	x0, x19
  41314c:	ldp	x19, x20, [sp, #16]
  413150:	ldp	x29, x30, [sp], #32
  413154:	ret
  413158:	mov	w2, #0x0                   	// #0
  41315c:	mov	x1, x20
  413160:	mov	w0, #0x1                   	// #1
  413164:	bl	412f14 <ferror@plt+0xef84>
  413168:	b	413148 <ferror@plt+0xf1b8>
  41316c:	stp	x29, x30, [sp, #-32]!
  413170:	mov	x29, sp
  413174:	str	x19, [sp, #16]
  413178:	mov	x19, x0
  41317c:	ldur	x4, [x0, #-16]
  413180:	cbz	x4, 4131c8 <ferror@plt+0xf238>
  413184:	mov	x3, x0
  413188:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41318c:	add	x2, x2, #0x848
  413190:	mov	w1, #0x10                  	// #16
  413194:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  413198:	add	x0, x0, #0xb60
  41319c:	bl	414944 <ferror@plt+0x109b4>
  4131a0:	mov	w2, #0x0                   	// #0
  4131a4:	ldur	x1, [x19, #-8]
  4131a8:	mov	w0, #0x0                   	// #0
  4131ac:	bl	412f14 <ferror@plt+0xef84>
  4131b0:	ldur	x0, [x19, #-16]
  4131b4:	add	x0, x0, #0x1
  4131b8:	stur	x0, [x19, #-16]
  4131bc:	ldr	x19, [sp, #16]
  4131c0:	ldp	x29, x30, [sp], #32
  4131c4:	ret
  4131c8:	mov	w2, #0x1                   	// #1
  4131cc:	ldur	x1, [x0, #-8]
  4131d0:	mov	w0, #0x0                   	// #0
  4131d4:	bl	412f14 <ferror@plt+0xef84>
  4131d8:	ldur	x2, [x19, #-8]
  4131dc:	mov	w1, #0xaa                  	// #170
  4131e0:	mov	x0, x19
  4131e4:	bl	403880 <memset@plt>
  4131e8:	b	4131b0 <ferror@plt+0xf220>
  4131ec:	stp	x29, x30, [sp, #-128]!
  4131f0:	mov	x29, sp
  4131f4:	stp	x19, x20, [sp, #16]
  4131f8:	stp	x21, x22, [sp, #32]
  4131fc:	stp	x23, x24, [sp, #48]
  413200:	stp	x25, x26, [sp, #64]
  413204:	stp	x27, x28, [sp, #80]
  413208:	mov	x24, x0
  41320c:	lsl	w0, w1, #2
  413210:	orr	w28, w0, #0x1
  413214:	add	w28, w28, w28, lsl #12
  413218:	orr	w27, w0, #0x3
  41321c:	add	w27, w27, w27, lsl #12
  413220:	add	w26, w0, w1, lsl #14
  413224:	orr	w0, w0, #0x2
  413228:	add	w0, w0, w0, lsl #12
  41322c:	str	w0, [sp, #108]
  413230:	mov	x19, #0x0                   	// #0
  413234:	mov	w2, #0x1                   	// #1
  413238:	adrp	x0, 440000 <ferror@plt+0x3c070>
  41323c:	add	x0, x0, #0x9f0
  413240:	str	x0, [sp, #120]
  413244:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413248:	add	x0, x0, #0x9c0
  41324c:	str	x0, [sp, #112]
  413250:	b	4132c0 <ferror@plt+0xf330>
  413254:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413258:	add	x0, x0, #0x880
  41325c:	bl	414f38 <ferror@plt+0x10fa8>
  413260:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413264:	add	x0, x0, #0x8d0
  413268:	bl	414f38 <ferror@plt+0x10fa8>
  41326c:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413270:	add	x0, x0, #0x920
  413274:	bl	414f38 <ferror@plt+0x10fa8>
  413278:	adrp	x0, 440000 <ferror@plt+0x3c070>
  41327c:	add	x0, x0, #0x970
  413280:	bl	414f38 <ferror@plt+0x10fa8>
  413284:	mov	w2, w20
  413288:	mov	w4, w22
  41328c:	mov	w3, w21
  413290:	mov	w5, w23
  413294:	cmp	w25, #0xfff
  413298:	b.hi	413300 <ferror@plt+0xf370>  // b.pmore
  41329c:	sub	x6, x2, x3
  4132a0:	add	x6, x6, x4
  4132a4:	sub	x6, x6, x5
  4132a8:	mul	x6, x6, x19
  4132ac:	mov	w1, w25
  4132b0:	ldr	x0, [sp, #112]
  4132b4:	bl	414f38 <ferror@plt+0x10fa8>
  4132b8:	mov	w2, #0x0                   	// #0
  4132bc:	add	x19, x19, #0x1
  4132c0:	mov	w25, w19
  4132c4:	add	w0, w28, w19
  4132c8:	ldr	w20, [x24, x0, lsl #2]
  4132cc:	add	w0, w27, w19
  4132d0:	ldr	w22, [x24, x0, lsl #2]
  4132d4:	add	w0, w26, w19
  4132d8:	ldr	w21, [x24, x0, lsl #2]
  4132dc:	ldr	w0, [sp, #108]
  4132e0:	add	w0, w0, w19
  4132e4:	ldr	w23, [x24, x0, lsl #2]
  4132e8:	orr	w0, w20, w22
  4132ec:	orr	w1, w21, w23
  4132f0:	orr	w0, w0, w1
  4132f4:	cbz	w0, 413310 <ferror@plt+0xf380>
  4132f8:	cbz	w2, 413284 <ferror@plt+0xf2f4>
  4132fc:	b	413254 <ferror@plt+0xf2c4>
  413300:	mov	w1, w25
  413304:	ldr	x0, [sp, #120]
  413308:	bl	414f38 <ferror@plt+0x10fa8>
  41330c:	mov	w2, #0x0                   	// #0
  413310:	add	w25, w25, #0x1
  413314:	cmp	w25, #0x1, lsl #12
  413318:	b.ls	4132bc <ferror@plt+0xf32c>  // b.plast
  41331c:	cbnz	w2, 41333c <ferror@plt+0xf3ac>
  413320:	ldp	x19, x20, [sp, #16]
  413324:	ldp	x21, x22, [sp, #32]
  413328:	ldp	x23, x24, [sp, #48]
  41332c:	ldp	x25, x26, [sp, #64]
  413330:	ldp	x27, x28, [sp, #80]
  413334:	ldp	x29, x30, [sp], #128
  413338:	ret
  41333c:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413340:	add	x0, x0, #0xa28
  413344:	bl	414f38 <ferror@plt+0x10fa8>
  413348:	b	413320 <ferror@plt+0xf390>
  41334c:	cbz	x0, 4133a8 <ferror@plt+0xf418>
  413350:	stp	x29, x30, [sp, #-32]!
  413354:	mov	x29, sp
  413358:	str	x19, [sp, #16]
  41335c:	mov	x19, x0
  413360:	adrp	x0, 49b000 <ferror@plt+0x97070>
  413364:	ldr	x1, [x0, #1808]
  413368:	mov	x0, x19
  41336c:	blr	x1
  413370:	cbz	x0, 413380 <ferror@plt+0xf3f0>
  413374:	ldr	x19, [sp, #16]
  413378:	ldp	x29, x30, [sp], #32
  41337c:	ret
  413380:	mov	x4, x19
  413384:	adrp	x3, 440000 <ferror@plt+0x3c070>
  413388:	add	x3, x3, #0xa38
  41338c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  413390:	add	x2, x2, #0xa48
  413394:	mov	w1, #0x4                   	// #4
  413398:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41339c:	add	x0, x0, #0xb60
  4133a0:	bl	414944 <ferror@plt+0x109b4>
  4133a4:	b	4133a4 <ferror@plt+0xf414>
  4133a8:	mov	x0, #0x0                   	// #0
  4133ac:	ret
  4133b0:	cbz	x0, 413410 <ferror@plt+0xf480>
  4133b4:	stp	x29, x30, [sp, #-32]!
  4133b8:	mov	x29, sp
  4133bc:	str	x19, [sp, #16]
  4133c0:	mov	x19, x0
  4133c4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4133c8:	ldr	x2, [x0, #1832]
  4133cc:	mov	x1, x19
  4133d0:	mov	x0, #0x1                   	// #1
  4133d4:	blr	x2
  4133d8:	cbz	x0, 4133e8 <ferror@plt+0xf458>
  4133dc:	ldr	x19, [sp, #16]
  4133e0:	ldp	x29, x30, [sp], #32
  4133e4:	ret
  4133e8:	mov	x4, x19
  4133ec:	adrp	x3, 440000 <ferror@plt+0x3c070>
  4133f0:	add	x3, x3, #0xa70
  4133f4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4133f8:	add	x2, x2, #0xa48
  4133fc:	mov	w1, #0x4                   	// #4
  413400:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  413404:	add	x0, x0, #0xb60
  413408:	bl	414944 <ferror@plt+0x109b4>
  41340c:	b	41340c <ferror@plt+0xf47c>
  413410:	mov	x0, #0x0                   	// #0
  413414:	ret
  413418:	stp	x29, x30, [sp, #-32]!
  41341c:	mov	x29, sp
  413420:	cbz	x1, 41347c <ferror@plt+0xf4ec>
  413424:	str	x19, [sp, #16]
  413428:	mov	x19, x1
  41342c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  413430:	ldr	x2, [x1, #1816]
  413434:	mov	x1, x19
  413438:	blr	x2
  41343c:	mov	x1, x0
  413440:	cbz	x0, 413454 <ferror@plt+0xf4c4>
  413444:	ldr	x19, [sp, #16]
  413448:	mov	x0, x1
  41344c:	ldp	x29, x30, [sp], #32
  413450:	ret
  413454:	mov	x4, x19
  413458:	adrp	x3, 440000 <ferror@plt+0x3c070>
  41345c:	add	x3, x3, #0xa80
  413460:	adrp	x2, 440000 <ferror@plt+0x3c070>
  413464:	add	x2, x2, #0xa48
  413468:	mov	w1, #0x4                   	// #4
  41346c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  413470:	add	x0, x0, #0xb60
  413474:	bl	414944 <ferror@plt+0x109b4>
  413478:	b	413478 <ferror@plt+0xf4e8>
  41347c:	mov	x1, x0
  413480:	cbz	x0, 413448 <ferror@plt+0xf4b8>
  413484:	adrp	x1, 49b000 <ferror@plt+0x97070>
  413488:	ldr	x1, [x1, #1824]
  41348c:	blr	x1
  413490:	mov	x1, #0x0                   	// #0
  413494:	b	413448 <ferror@plt+0xf4b8>
  413498:	cbz	x0, 4134b8 <ferror@plt+0xf528>
  41349c:	stp	x29, x30, [sp, #-16]!
  4134a0:	mov	x29, sp
  4134a4:	adrp	x1, 49b000 <ferror@plt+0x97070>
  4134a8:	ldr	x1, [x1, #1824]
  4134ac:	blr	x1
  4134b0:	ldp	x29, x30, [sp], #16
  4134b4:	ret
  4134b8:	ret
  4134bc:	mov	x2, x0
  4134c0:	dmb	ish
  4134c4:	ldr	x0, [x2]
  4134c8:	ldxr	x3, [x2]
  4134cc:	cmp	x3, x0
  4134d0:	b.ne	4134dc <ferror@plt+0xf54c>  // b.any
  4134d4:	stlxr	w4, xzr, [x2]
  4134d8:	cbnz	w4, 4134c8 <ferror@plt+0xf538>
  4134dc:	dmb	ish
  4134e0:	b.ne	4134c0 <ferror@plt+0xf530>  // b.any
  4134e4:	cbz	x0, 4134fc <ferror@plt+0xf56c>
  4134e8:	stp	x29, x30, [sp, #-16]!
  4134ec:	mov	x29, sp
  4134f0:	blr	x1
  4134f4:	ldp	x29, x30, [sp], #16
  4134f8:	ret
  4134fc:	ret
  413500:	cbz	x0, 413520 <ferror@plt+0xf590>
  413504:	stp	x29, x30, [sp, #-16]!
  413508:	mov	x29, sp
  41350c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  413510:	ldr	x1, [x1, #1840]
  413514:	blr	x1
  413518:	ldp	x29, x30, [sp], #16
  41351c:	ret
  413520:	mov	x0, #0x0                   	// #0
  413524:	ret
  413528:	stp	x29, x30, [sp, #-32]!
  41352c:	mov	x29, sp
  413530:	stp	x19, x20, [sp, #16]
  413534:	cbz	x0, 413570 <ferror@plt+0xf5e0>
  413538:	mov	x19, x0
  41353c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  413540:	ldr	x1, [x0, #1840]
  413544:	mov	x0, x19
  413548:	blr	x1
  41354c:	mov	x20, x0
  413550:	cbz	x0, 413560 <ferror@plt+0xf5d0>
  413554:	mov	x2, x19
  413558:	mov	w1, #0x0                   	// #0
  41355c:	bl	403880 <memset@plt>
  413560:	mov	x0, x20
  413564:	ldp	x19, x20, [sp, #16]
  413568:	ldp	x29, x30, [sp], #32
  41356c:	ret
  413570:	mov	x20, #0x0                   	// #0
  413574:	b	413560 <ferror@plt+0xf5d0>
  413578:	stp	x29, x30, [sp, #-16]!
  41357c:	mov	x29, sp
  413580:	cbz	x1, 4135a0 <ferror@plt+0xf610>
  413584:	adrp	x2, 49b000 <ferror@plt+0x97070>
  413588:	ldr	x2, [x2, #1848]
  41358c:	blr	x2
  413590:	mov	x1, x0
  413594:	mov	x0, x1
  413598:	ldp	x29, x30, [sp], #16
  41359c:	ret
  4135a0:	mov	x1, x0
  4135a4:	cbz	x0, 413594 <ferror@plt+0xf604>
  4135a8:	adrp	x1, 49b000 <ferror@plt+0x97070>
  4135ac:	ldr	x1, [x1, #1824]
  4135b0:	blr	x1
  4135b4:	mov	x1, #0x0                   	// #0
  4135b8:	b	413594 <ferror@plt+0xf604>
  4135bc:	stp	x29, x30, [sp, #-16]!
  4135c0:	mov	x29, sp
  4135c4:	mov	x4, x0
  4135c8:	mov	x5, x1
  4135cc:	cbz	x1, 4135d8 <ferror@plt+0xf648>
  4135d0:	umulh	x0, x0, x1
  4135d4:	cbnz	x0, 4135e8 <ferror@plt+0xf658>
  4135d8:	mul	x0, x5, x4
  4135dc:	bl	41334c <ferror@plt+0xf3bc>
  4135e0:	ldp	x29, x30, [sp], #16
  4135e4:	ret
  4135e8:	adrp	x3, 440000 <ferror@plt+0x3c070>
  4135ec:	add	x3, x3, #0xa90
  4135f0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4135f4:	add	x2, x2, #0xaa0
  4135f8:	mov	w1, #0x4                   	// #4
  4135fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  413600:	add	x0, x0, #0xb60
  413604:	bl	414944 <ferror@plt+0x109b4>
  413608:	b	413608 <ferror@plt+0xf678>
  41360c:	stp	x29, x30, [sp, #-16]!
  413610:	mov	x29, sp
  413614:	mov	x4, x0
  413618:	mov	x5, x1
  41361c:	cbz	x1, 413628 <ferror@plt+0xf698>
  413620:	umulh	x0, x0, x1
  413624:	cbnz	x0, 413638 <ferror@plt+0xf6a8>
  413628:	mul	x0, x5, x4
  41362c:	bl	4133b0 <ferror@plt+0xf420>
  413630:	ldp	x29, x30, [sp], #16
  413634:	ret
  413638:	adrp	x3, 440000 <ferror@plt+0x3c070>
  41363c:	add	x3, x3, #0xac8
  413640:	adrp	x2, 440000 <ferror@plt+0x3c070>
  413644:	add	x2, x2, #0xaa0
  413648:	mov	w1, #0x4                   	// #4
  41364c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  413650:	add	x0, x0, #0xb60
  413654:	bl	414944 <ferror@plt+0x109b4>
  413658:	b	413658 <ferror@plt+0xf6c8>
  41365c:	stp	x29, x30, [sp, #-16]!
  413660:	mov	x29, sp
  413664:	mov	x4, x1
  413668:	mov	x5, x2
  41366c:	cbz	x2, 413678 <ferror@plt+0xf6e8>
  413670:	umulh	x1, x1, x2
  413674:	cbnz	x1, 413688 <ferror@plt+0xf6f8>
  413678:	mul	x1, x5, x4
  41367c:	bl	413418 <ferror@plt+0xf488>
  413680:	ldp	x29, x30, [sp], #16
  413684:	ret
  413688:	adrp	x3, 440000 <ferror@plt+0x3c070>
  41368c:	add	x3, x3, #0xad8
  413690:	adrp	x2, 440000 <ferror@plt+0x3c070>
  413694:	add	x2, x2, #0xaa0
  413698:	mov	w1, #0x4                   	// #4
  41369c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4136a0:	add	x0, x0, #0xb60
  4136a4:	bl	414944 <ferror@plt+0x109b4>
  4136a8:	b	4136a8 <ferror@plt+0xf718>
  4136ac:	cbz	x1, 4136c0 <ferror@plt+0xf730>
  4136b0:	umulh	x2, x0, x1
  4136b4:	cbz	x2, 4136c0 <ferror@plt+0xf730>
  4136b8:	mov	x0, #0x0                   	// #0
  4136bc:	ret
  4136c0:	stp	x29, x30, [sp, #-16]!
  4136c4:	mov	x29, sp
  4136c8:	mul	x0, x1, x0
  4136cc:	bl	413500 <ferror@plt+0xf570>
  4136d0:	ldp	x29, x30, [sp], #16
  4136d4:	ret
  4136d8:	cbz	x1, 4136ec <ferror@plt+0xf75c>
  4136dc:	umulh	x2, x0, x1
  4136e0:	cbz	x2, 4136ec <ferror@plt+0xf75c>
  4136e4:	mov	x0, #0x0                   	// #0
  4136e8:	ret
  4136ec:	stp	x29, x30, [sp, #-16]!
  4136f0:	mov	x29, sp
  4136f4:	mul	x0, x1, x0
  4136f8:	bl	413528 <ferror@plt+0xf598>
  4136fc:	ldp	x29, x30, [sp], #16
  413700:	ret
  413704:	cbz	x2, 413718 <ferror@plt+0xf788>
  413708:	umulh	x3, x1, x2
  41370c:	cbz	x3, 413718 <ferror@plt+0xf788>
  413710:	mov	x0, #0x0                   	// #0
  413714:	ret
  413718:	stp	x29, x30, [sp, #-16]!
  41371c:	mov	x29, sp
  413720:	mul	x1, x2, x1
  413724:	bl	413578 <ferror@plt+0xf5e8>
  413728:	ldp	x29, x30, [sp], #16
  41372c:	ret
  413730:	adrp	x0, 49b000 <ferror@plt+0x97070>
  413734:	ldr	w0, [x0, #3248]
  413738:	cmp	w0, #0x0
  41373c:	cset	w0, eq  // eq = none
  413740:	ret
  413744:	stp	x29, x30, [sp, #-16]!
  413748:	mov	x29, sp
  41374c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  413750:	ldr	w1, [x1, #3248]
  413754:	cbnz	w1, 4137f8 <ferror@plt+0xf868>
  413758:	ldr	x1, [x0]
  41375c:	cbz	x1, 4137d8 <ferror@plt+0xf848>
  413760:	ldr	x2, [x0, #8]
  413764:	cbz	x2, 4137d8 <ferror@plt+0xf848>
  413768:	ldr	x3, [x0, #16]
  41376c:	cbz	x3, 4137d8 <ferror@plt+0xf848>
  413770:	adrp	x5, 49b000 <ferror@plt+0x97070>
  413774:	add	x4, x5, #0x710
  413778:	str	x1, [x5, #1808]
  41377c:	str	x2, [x4, #8]
  413780:	str	x3, [x4, #16]
  413784:	ldr	x3, [x0, #24]
  413788:	adrp	x4, 412000 <ferror@plt+0xe070>
  41378c:	add	x4, x4, #0xed0
  413790:	cmp	x3, #0x0
  413794:	csel	x3, x4, x3, eq  // eq = none
  413798:	adrp	x4, 49b000 <ferror@plt+0x97070>
  41379c:	str	x3, [x4, #1832]
  4137a0:	ldr	x3, [x0, #32]
  4137a4:	cmp	x3, #0x0
  4137a8:	csel	x3, x3, x1, ne  // ne = any
  4137ac:	adrp	x1, 49b000 <ferror@plt+0x97070>
  4137b0:	str	x3, [x1, #1840]
  4137b4:	ldr	x0, [x0, #40]
  4137b8:	cmp	x0, #0x0
  4137bc:	csel	x0, x0, x2, ne  // ne = any
  4137c0:	adrp	x1, 49b000 <ferror@plt+0x97070>
  4137c4:	str	x0, [x1, #1848]
  4137c8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4137cc:	mov	w1, #0x1                   	// #1
  4137d0:	str	w1, [x0, #3248]
  4137d4:	b	4137f0 <ferror@plt+0xf860>
  4137d8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4137dc:	add	x2, x2, #0xae8
  4137e0:	mov	w1, #0x10                  	// #16
  4137e4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4137e8:	add	x0, x0, #0xb60
  4137ec:	bl	414944 <ferror@plt+0x109b4>
  4137f0:	ldp	x29, x30, [sp], #16
  4137f4:	ret
  4137f8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4137fc:	add	x2, x2, #0xb38
  413800:	mov	w1, #0x10                  	// #16
  413804:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  413808:	add	x0, x0, #0xb60
  41380c:	bl	414944 <ferror@plt+0x109b4>
  413810:	b	4137f0 <ferror@plt+0xf860>
  413814:	sub	sp, sp, #0x50
  413818:	sub	sp, sp, #0x20, lsl #12
  41381c:	stp	x29, x30, [sp]
  413820:	mov	x29, sp
  413824:	stp	x19, x20, [sp, #16]
  413828:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41382c:	add	x19, x19, #0xc88
  413830:	mov	x0, x19
  413834:	bl	4308a4 <ferror@plt+0x2c914>
  413838:	ldr	x1, [x19, #8]
  41383c:	cbz	x1, 4138f8 <ferror@plt+0xf968>
  413840:	stp	x21, x22, [sp, #32]
  413844:	adrp	x19, 49b000 <ferror@plt+0x97070>
  413848:	add	x19, x19, #0xc88
  41384c:	ldr	x20, [x19, #16]
  413850:	ldr	x22, [x19, #24]
  413854:	ldr	x21, [x19, #32]
  413858:	mov	x2, #0x20                  	// #32
  41385c:	movk	x2, #0x2, lsl #16
  413860:	add	x0, sp, #0x30
  413864:	bl	403460 <memcpy@plt>
  413868:	mov	x0, x19
  41386c:	bl	4308cc <ferror@plt+0x2c93c>
  413870:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413874:	add	x0, x0, #0xb80
  413878:	bl	414f38 <ferror@plt+0x10fa8>
  41387c:	mov	w1, #0x1                   	// #1
  413880:	add	x0, sp, #0x30
  413884:	bl	4131ec <ferror@plt+0xf25c>
  413888:	adrp	x0, 440000 <ferror@plt+0x3c070>
  41388c:	add	x0, x0, #0xbb8
  413890:	bl	414f38 <ferror@plt+0x10fa8>
  413894:	mov	w1, #0x0                   	// #0
  413898:	add	x0, sp, #0x30
  41389c:	bl	4131ec <ferror@plt+0xf25c>
  4138a0:	ucvtf	d0, x20
  4138a4:	ucvtf	d1, x21
  4138a8:	fdiv	d1, d1, d0
  4138ac:	adrp	x0, 440000 <ferror@plt+0x3c070>
  4138b0:	ldr	d3, [x0, #3144]
  4138b4:	ucvtf	d2, x22
  4138b8:	fdiv	d0, d2, d0
  4138bc:	sub	x4, x20, x21
  4138c0:	fmul	d1, d1, d3
  4138c4:	mov	x3, x21
  4138c8:	fmul	d0, d0, d3
  4138cc:	mov	x2, x22
  4138d0:	mov	x1, x20
  4138d4:	adrp	x0, 440000 <ferror@plt+0x3c070>
  4138d8:	add	x0, x0, #0xbe8
  4138dc:	bl	414f38 <ferror@plt+0x10fa8>
  4138e0:	ldp	x21, x22, [sp, #32]
  4138e4:	ldp	x19, x20, [sp, #16]
  4138e8:	ldp	x29, x30, [sp]
  4138ec:	add	sp, sp, #0x50
  4138f0:	add	sp, sp, #0x20, lsl #12
  4138f4:	ret
  4138f8:	mov	x0, x19
  4138fc:	bl	4308cc <ferror@plt+0x2c93c>
  413900:	b	4138e4 <ferror@plt+0xf954>
  413904:	stp	x29, x30, [sp, #-32]!
  413908:	mov	x29, sp
  41390c:	stp	x19, x20, [sp, #16]
  413910:	mul	x20, x0, x1
  413914:	add	x1, x20, #0x10
  413918:	mov	x0, #0x1                   	// #1
  41391c:	bl	4038f0 <calloc@plt>
  413920:	mov	x19, x0
  413924:	cbz	x0, 413954 <ferror@plt+0xf9c4>
  413928:	str	xzr, [x0]
  41392c:	str	x20, [x0, #8]
  413930:	mov	w2, #0x1                   	// #1
  413934:	mov	x1, x20
  413938:	mov	w0, #0x5                   	// #5
  41393c:	bl	412f14 <ferror@plt+0xef84>
  413940:	add	x19, x19, #0x10
  413944:	mov	x0, x19
  413948:	ldp	x19, x20, [sp, #16]
  41394c:	ldp	x29, x30, [sp], #32
  413950:	ret
  413954:	mov	w2, #0x0                   	// #0
  413958:	mov	x1, x20
  41395c:	mov	w0, #0x5                   	// #5
  413960:	bl	412f14 <ferror@plt+0xef84>
  413964:	bl	413814 <ferror@plt+0xf884>
  413968:	b	413944 <ferror@plt+0xf9b4>
  41396c:	stp	x29, x30, [sp, #-32]!
  413970:	mov	x29, sp
  413974:	str	x19, [sp, #16]
  413978:	bl	413044 <ferror@plt+0xf0b4>
  41397c:	mov	x19, x0
  413980:	cbz	x0, 413994 <ferror@plt+0xfa04>
  413984:	mov	x0, x19
  413988:	ldr	x19, [sp, #16]
  41398c:	ldp	x29, x30, [sp], #32
  413990:	ret
  413994:	bl	413814 <ferror@plt+0xf884>
  413998:	b	413984 <ferror@plt+0xf9f4>
  41399c:	stp	x29, x30, [sp, #-32]!
  4139a0:	mov	x29, sp
  4139a4:	str	x19, [sp, #16]
  4139a8:	bl	41310c <ferror@plt+0xf17c>
  4139ac:	mov	x19, x0
  4139b0:	cbz	x0, 4139c4 <ferror@plt+0xfa34>
  4139b4:	mov	x0, x19
  4139b8:	ldr	x19, [sp, #16]
  4139bc:	ldp	x29, x30, [sp], #32
  4139c0:	ret
  4139c4:	bl	413814 <ferror@plt+0xf884>
  4139c8:	b	4139b4 <ferror@plt+0xfa24>
  4139cc:	stp	x29, x30, [sp, #-32]!
  4139d0:	mov	x29, sp
  4139d4:	stp	x19, x20, [sp, #16]
  4139d8:	mov	x20, x0
  4139dc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4139e0:	ldr	x19, [x0, #3256]
  4139e4:	cbz	x19, 413a00 <ferror@plt+0xfa70>
  4139e8:	mov	x1, x20
  4139ec:	ldr	x0, [x19]
  4139f0:	bl	403ad0 <strcmp@plt>
  4139f4:	cbz	w0, 413a00 <ferror@plt+0xfa70>
  4139f8:	ldr	x19, [x19, #24]
  4139fc:	cbnz	x19, 4139e8 <ferror@plt+0xfa58>
  413a00:	mov	x0, x19
  413a04:	ldp	x19, x20, [sp, #16]
  413a08:	ldp	x29, x30, [sp], #32
  413a0c:	ret
  413a10:	stp	x29, x30, [sp, #-32]!
  413a14:	mov	x29, sp
  413a18:	stp	x19, x20, [sp, #16]
  413a1c:	mov	x20, x0
  413a20:	mov	x0, #0x20                  	// #32
  413a24:	bl	41334c <ferror@plt+0xf3bc>
  413a28:	mov	x19, x0
  413a2c:	mov	x0, x20
  413a30:	bl	4200fc <ferror@plt+0x1c16c>
  413a34:	str	x0, [x19]
  413a38:	mov	w0, #0x5                   	// #5
  413a3c:	str	w0, [x19, #8]
  413a40:	str	xzr, [x19, #16]
  413a44:	adrp	x0, 49b000 <ferror@plt+0x97070>
  413a48:	ldr	x1, [x0, #3256]
  413a4c:	str	x1, [x19, #24]
  413a50:	str	x19, [x0, #3256]
  413a54:	mov	x0, x19
  413a58:	ldp	x19, x20, [sp, #16]
  413a5c:	ldp	x29, x30, [sp], #32
  413a60:	ret
  413a64:	stp	x29, x30, [sp, #-32]!
  413a68:	mov	x29, sp
  413a6c:	str	x19, [sp, #16]
  413a70:	mov	x19, x0
  413a74:	ldr	w0, [x0, #8]
  413a78:	cmp	w0, #0x5
  413a7c:	b.eq	413a8c <ferror@plt+0xfafc>  // b.none
  413a80:	ldr	x19, [sp, #16]
  413a84:	ldp	x29, x30, [sp], #32
  413a88:	ret
  413a8c:	ldr	x0, [x19, #16]
  413a90:	cbnz	x0, 413a80 <ferror@plt+0xfaf0>
  413a94:	adrp	x0, 49b000 <ferror@plt+0x97070>
  413a98:	ldr	x0, [x0, #3256]
  413a9c:	cbz	x0, 413a80 <ferror@plt+0xfaf0>
  413aa0:	cmp	x19, x0
  413aa4:	b.eq	413ad8 <ferror@plt+0xfb48>  // b.none
  413aa8:	mov	x1, x0
  413aac:	ldr	x0, [x0, #24]
  413ab0:	cbz	x0, 413a80 <ferror@plt+0xfaf0>
  413ab4:	cmp	x19, x0
  413ab8:	b.ne	413aa8 <ferror@plt+0xfb18>  // b.any
  413abc:	ldr	x0, [x0, #24]
  413ac0:	str	x0, [x1, #24]
  413ac4:	ldr	x0, [x19]
  413ac8:	bl	413498 <ferror@plt+0xf508>
  413acc:	mov	x0, x19
  413ad0:	bl	413498 <ferror@plt+0xf508>
  413ad4:	b	413a80 <ferror@plt+0xfaf0>
  413ad8:	ldr	x1, [x0, #24]
  413adc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  413ae0:	str	x1, [x0, #3256]
  413ae4:	b	413ac4 <ferror@plt+0xfb34>
  413ae8:	stp	x29, x30, [sp, #-48]!
  413aec:	mov	x29, sp
  413af0:	stp	x19, x20, [sp, #16]
  413af4:	str	x21, [sp, #32]
  413af8:	mov	x19, x0
  413afc:	mov	w20, w1
  413b00:	and	w2, w1, #0xfffffffc
  413b04:	cmp	w2, #0x20
  413b08:	b.eq	413bd8 <ferror@plt+0xfc48>  // b.none
  413b0c:	b.gt	413b8c <ferror@plt+0xfbfc>
  413b10:	cmp	w2, #0x8
  413b14:	b.eq	413bbc <ferror@plt+0xfc2c>  // b.none
  413b18:	cmp	w2, #0x10
  413b1c:	b.ne	413b38 <ferror@plt+0xfba8>  // b.any
  413b20:	mov	x0, #0x4157                	// #16727
  413b24:	movk	x0, #0x4e52, lsl #16
  413b28:	movk	x0, #0x4e49, lsl #32
  413b2c:	movk	x0, #0x47, lsl #48
  413b30:	str	x0, [x19]
  413b34:	b	413b58 <ferror@plt+0xfbc8>
  413b38:	cmp	w2, #0x4
  413b3c:	b.ne	413c44 <ferror@plt+0xfcb4>  // b.any
  413b40:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413b44:	add	x0, x0, #0xc50
  413b48:	ldr	w1, [x0]
  413b4c:	str	w1, [x19]
  413b50:	ldrh	w0, [x0, #4]
  413b54:	strh	w0, [x19, #4]
  413b58:	and	w21, w20, #0x1
  413b5c:	tbnz	w20, #0, 413d1c <ferror@plt+0xfd8c>
  413b60:	mov	x0, x19
  413b64:	bl	4034d0 <strlen@plt>
  413b68:	mov	w1, #0x2a20                	// #10784
  413b6c:	movk	w1, #0x2a, lsl #16
  413b70:	str	w1, [x19, x0]
  413b74:	mov	w0, #0x2                   	// #2
  413b78:	sub	w0, w0, w21
  413b7c:	ldp	x19, x20, [sp, #16]
  413b80:	ldr	x21, [sp, #32]
  413b84:	ldp	x29, x30, [sp], #48
  413b88:	ret
  413b8c:	cmp	w2, #0x40
  413b90:	b.eq	413c24 <ferror@plt+0xfc94>  // b.none
  413b94:	cmp	w2, #0x80
  413b98:	b.ne	413c48 <ferror@plt+0xfcb8>  // b.any
  413b9c:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413ba0:	add	x0, x0, #0xc70
  413ba4:	ldr	w1, [x0]
  413ba8:	str	w1, [x19]
  413bac:	ldrh	w0, [x0, #4]
  413bb0:	strh	w0, [x19, #4]
  413bb4:	mov	w21, #0x1                   	// #1
  413bb8:	b	413bf0 <ferror@plt+0xfc60>
  413bbc:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413bc0:	add	x0, x0, #0xc58
  413bc4:	ldr	x1, [x0]
  413bc8:	str	x1, [x19]
  413bcc:	ldrb	w0, [x0, #8]
  413bd0:	strb	w0, [x19, #8]
  413bd4:	b	413b58 <ferror@plt+0xfbc8>
  413bd8:	mov	x0, #0x654d                	// #25933
  413bdc:	movk	x0, #0x7373, lsl #16
  413be0:	movk	x0, #0x6761, lsl #32
  413be4:	movk	x0, #0x65, lsl #48
  413be8:	str	x0, [x19]
  413bec:	mov	w21, #0x0                   	// #0
  413bf0:	tbz	w20, #0, 413b74 <ferror@plt+0xfbe4>
  413bf4:	mov	x0, x19
  413bf8:	bl	4034d0 <strlen@plt>
  413bfc:	add	x2, x19, x0
  413c00:	adrp	x1, 440000 <ferror@plt+0x3c070>
  413c04:	add	x1, x1, #0xc80
  413c08:	ldr	x3, [x1]
  413c0c:	str	x3, [x19, x0]
  413c10:	ldr	w0, [x1, #8]
  413c14:	str	w0, [x2, #8]
  413c18:	tst	w20, #0x1c
  413c1c:	b.eq	413b74 <ferror@plt+0xfbe4>  // b.none
  413c20:	b	413b60 <ferror@plt+0xfbd0>
  413c24:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413c28:	add	x0, x0, #0xc68
  413c2c:	ldr	w1, [x0]
  413c30:	str	w1, [x19]
  413c34:	ldrb	w0, [x0, #4]
  413c38:	strb	w0, [x19, #4]
  413c3c:	mov	w21, #0x1                   	// #1
  413c40:	b	413bf0 <ferror@plt+0xfc60>
  413c44:	cbz	w1, 413d08 <ferror@plt+0xfd78>
  413c48:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413c4c:	add	x0, x0, #0xc78
  413c50:	ldr	w1, [x0]
  413c54:	str	w1, [x19]
  413c58:	ldrb	w0, [x0, #4]
  413c5c:	strb	w0, [x19, #4]
  413c60:	sxtw	x3, w2
  413c64:	cbz	w2, 413ca8 <ferror@plt+0xfd18>
  413c68:	mov	w0, #0x30                  	// #48
  413c6c:	strb	w0, [x19, #4]
  413c70:	mov	w0, #0x78                  	// #120
  413c74:	strb	w0, [x19, #5]
  413c78:	mov	x1, x3
  413c7c:	mov	w2, #0x0                   	// #0
  413c80:	add	w2, w2, #0x1
  413c84:	cmp	x1, #0xf
  413c88:	lsr	x1, x1, #4
  413c8c:	b.hi	413c80 <ferror@plt+0xfcf0>  // b.pmore
  413c90:	cmp	w2, #0x18
  413c94:	b.gt	413cb8 <ferror@plt+0xfd28>
  413c98:	add	x4, x19, #0x6
  413c9c:	sxtw	x2, w2
  413ca0:	add	x1, x19, x2
  413ca4:	b	413cdc <ferror@plt+0xfd4c>
  413ca8:	mov	w0, #0x30                  	// #48
  413cac:	strb	w0, [x19, #4]
  413cb0:	strb	wzr, [x19, #5]
  413cb4:	b	413cf8 <ferror@plt+0xfd68>
  413cb8:	strb	wzr, [x19, #6]
  413cbc:	b	413cf8 <ferror@plt+0xfd68>
  413cc0:	add	w0, w0, #0x57
  413cc4:	strb	w0, [x1, #5]
  413cc8:	lsr	x0, x3, #4
  413ccc:	sub	x1, x1, #0x1
  413cd0:	cmp	x3, #0xf
  413cd4:	b.ls	413cf4 <ferror@plt+0xfd64>  // b.plast
  413cd8:	mov	x3, x0
  413cdc:	and	w0, w3, #0xf
  413ce0:	cmp	w0, #0x9
  413ce4:	b.hi	413cc0 <ferror@plt+0xfd30>  // b.pmore
  413ce8:	add	w0, w0, #0x30
  413cec:	strb	w0, [x1, #5]
  413cf0:	b	413cc8 <ferror@plt+0xfd38>
  413cf4:	strb	wzr, [x4, x2]
  413cf8:	and	w21, w20, #0x1
  413cfc:	tbnz	w20, #0, 413bf4 <ferror@plt+0xfc64>
  413d00:	mov	w21, #0x1                   	// #1
  413d04:	b	413c18 <ferror@plt+0xfc88>
  413d08:	mov	w0, #0x4f4c                	// #20300
  413d0c:	movk	w0, #0x47, lsl #16
  413d10:	str	w0, [x19]
  413d14:	mov	w21, #0x1                   	// #1
  413d18:	b	413b74 <ferror@plt+0xfbe4>
  413d1c:	mov	w21, #0x0                   	// #0
  413d20:	b	413bf4 <ferror@plt+0xfc64>
  413d24:	stp	x29, x30, [sp, #-32]!
  413d28:	mov	x29, sp
  413d2c:	stp	x19, x20, [sp, #16]
  413d30:	mov	w20, w0
  413d34:	mov	x19, x1
  413d38:	mov	x0, x19
  413d3c:	bl	4034d0 <strlen@plt>
  413d40:	mov	x2, x0
  413d44:	mov	x1, x19
  413d48:	mov	w0, w20
  413d4c:	bl	403a20 <write@plt>
  413d50:	cmn	w0, #0x1
  413d54:	b.eq	413d64 <ferror@plt+0xfdd4>  // b.none
  413d58:	ldp	x19, x20, [sp, #16]
  413d5c:	ldp	x29, x30, [sp], #32
  413d60:	ret
  413d64:	bl	403e80 <__errno_location@plt>
  413d68:	ldr	w0, [x0]
  413d6c:	cmp	w0, #0x4
  413d70:	b.ne	413d58 <ferror@plt+0xfdc8>  // b.any
  413d74:	b	413d38 <ferror@plt+0xfda8>
  413d78:	stp	x29, x30, [sp, #-64]!
  413d7c:	mov	x29, sp
  413d80:	stp	x19, x20, [sp, #16]
  413d84:	mov	x19, x0
  413d88:	mov	x20, x1
  413d8c:	mov	x2, #0x0                   	// #0
  413d90:	mov	x1, #0xffffffffffffffff    	// #-1
  413d94:	bl	42cd10 <ferror@plt+0x28d80>
  413d98:	cbz	w0, 413ddc <ferror@plt+0xfe4c>
  413d9c:	str	xzr, [sp, #56]
  413da0:	add	x7, sp, #0x38
  413da4:	mov	x6, #0x0                   	// #0
  413da8:	mov	x5, #0x0                   	// #0
  413dac:	adrp	x4, 440000 <ferror@plt+0x3c070>
  413db0:	add	x4, x4, #0xcb0
  413db4:	adrp	x3, 440000 <ferror@plt+0x3c070>
  413db8:	add	x3, x3, #0xcb8
  413dbc:	mov	x2, x20
  413dc0:	mov	x1, #0xffffffffffffffff    	// #-1
  413dc4:	mov	x0, x19
  413dc8:	bl	4367fc <ferror@plt+0x3286c>
  413dcc:	cbz	x0, 413eb0 <ferror@plt+0xff20>
  413dd0:	ldp	x19, x20, [sp, #16]
  413dd4:	ldp	x29, x30, [sp], #64
  413dd8:	ret
  413ddc:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413de0:	add	x0, x0, #0xc90
  413de4:	bl	422ad0 <ferror@plt+0x1eb40>
  413de8:	mov	x20, x0
  413dec:	ldrb	w2, [x19]
  413df0:	cbz	w2, 413ea0 <ferror@plt+0xff10>
  413df4:	stp	x21, x22, [sp, #32]
  413df8:	adrp	x21, 440000 <ferror@plt+0x3c070>
  413dfc:	add	x21, x21, #0xca8
  413e00:	mov	x22, #0xffffffffffffffff    	// #-1
  413e04:	b	413e28 <ferror@plt+0xfe98>
  413e08:	ldrb	w0, [x19, #1]
  413e0c:	cmp	w0, #0xa
  413e10:	b.eq	413e5c <ferror@plt+0xfecc>  // b.none
  413e14:	mov	x1, x21
  413e18:	mov	x0, x20
  413e1c:	bl	423af0 <ferror@plt+0x1fb60>
  413e20:	ldrb	w2, [x19, #1]!
  413e24:	cbz	w2, 413e9c <ferror@plt+0xff0c>
  413e28:	sub	w1, w2, #0x9
  413e2c:	and	w1, w1, #0xff
  413e30:	cmp	w2, #0x1f
  413e34:	ccmp	w2, #0xd, #0x4, ls  // ls = plast
  413e38:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  413e3c:	b.hi	413e14 <ferror@plt+0xfe84>  // b.pmore
  413e40:	sub	w1, w2, #0x7f
  413e44:	and	w1, w1, #0xff
  413e48:	cmp	w1, #0x20
  413e4c:	b.ls	413e14 <ferror@plt+0xfe84>  // b.plast
  413e50:	cmp	w2, #0xd
  413e54:	b.eq	413e08 <ferror@plt+0xfe78>  // b.none
  413e58:	tbnz	w2, #7, 413e14 <ferror@plt+0xfe84>
  413e5c:	ldr	x0, [x20, #8]
  413e60:	add	x1, x0, #0x1
  413e64:	ldr	x3, [x20, #16]
  413e68:	cmp	x1, x3
  413e6c:	b.cs	413e8c <ferror@plt+0xfefc>  // b.hs, b.nlast
  413e70:	ldr	x3, [x20]
  413e74:	str	x1, [x20, #8]
  413e78:	strb	w2, [x3, x0]
  413e7c:	ldr	x1, [x20]
  413e80:	ldr	x0, [x20, #8]
  413e84:	strb	wzr, [x1, x0]
  413e88:	b	413e20 <ferror@plt+0xfe90>
  413e8c:	mov	x1, x22
  413e90:	mov	x0, x20
  413e94:	bl	422d54 <ferror@plt+0x1edc4>
  413e98:	b	413e20 <ferror@plt+0xfe90>
  413e9c:	ldp	x21, x22, [sp, #32]
  413ea0:	mov	w1, #0x0                   	// #0
  413ea4:	mov	x0, x20
  413ea8:	bl	4224b4 <ferror@plt+0x1e524>
  413eac:	b	413dd0 <ferror@plt+0xfe40>
  413eb0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  413eb4:	ldr	w0, [x0, #3264]
  413eb8:	cbz	w0, 413ed0 <ferror@plt+0xff40>
  413ebc:	ldr	x0, [sp, #56]
  413ec0:	bl	40961c <ferror@plt+0x568c>
  413ec4:	mov	x0, x19
  413ec8:	bl	4200fc <ferror@plt+0x1c16c>
  413ecc:	b	413dd0 <ferror@plt+0xfe40>
  413ed0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  413ed4:	mov	w1, #0x1                   	// #1
  413ed8:	str	w1, [x0, #3264]
  413edc:	ldr	x0, [sp, #56]
  413ee0:	ldr	x2, [x0, #8]
  413ee4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  413ee8:	add	x1, x1, #0xcc0
  413eec:	adrp	x0, 49b000 <ferror@plt+0x97070>
  413ef0:	ldr	x0, [x0, #2352]
  413ef4:	bl	403f40 <fprintf@plt>
  413ef8:	b	413ebc <ferror@plt+0xff2c>
  413efc:	stp	x29, x30, [sp, #-144]!
  413f00:	mov	x29, sp
  413f04:	stp	x19, x20, [sp, #16]
  413f08:	str	x21, [sp, #32]
  413f0c:	mov	x21, x0
  413f10:	mov	x20, x2
  413f14:	add	x0, sp, #0x50
  413f18:	bl	413ae8 <ferror@plt+0xfb58>
  413f1c:	mov	w19, w0
  413f20:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413f24:	add	x0, x0, #0xce8
  413f28:	cmp	x20, #0x0
  413f2c:	csel	x20, x0, x20, eq  // eq = none
  413f30:	bl	403760 <getpid@plt>
  413f34:	sxtw	x1, w0
  413f38:	mov	x2, x1
  413f3c:	mov	w0, #0x0                   	// #0
  413f40:	mov	x3, #0xcccccccccccccccc    	// #-3689348814741910324
  413f44:	movk	x3, #0xcccd
  413f48:	cbz	x1, 414040 <ferror@plt+0x100b0>
  413f4c:	mov	x4, x2
  413f50:	umulh	x2, x2, x3
  413f54:	lsr	x2, x2, #3
  413f58:	add	w0, w0, #0x1
  413f5c:	cmp	x4, #0x9
  413f60:	b.hi	413f4c <ferror@plt+0xffbc>  // b.pmore
  413f64:	cmp	w0, #0x18
  413f68:	b.gt	414050 <ferror@plt+0x100c0>
  413f6c:	add	x6, sp, #0x30
  413f70:	sxtw	x0, w0
  413f74:	add	x4, x6, x0
  413f78:	mov	x5, #0xcccccccccccccccc    	// #-3689348814741910324
  413f7c:	movk	x5, #0xcccd
  413f80:	umulh	x2, x1, x5
  413f84:	lsr	x2, x2, #3
  413f88:	add	x3, x2, x2, lsl #2
  413f8c:	sub	x3, x1, x3, lsl #1
  413f90:	add	w3, w3, #0x30
  413f94:	strb	w3, [x4, #-1]!
  413f98:	mov	x3, x1
  413f9c:	mov	x1, x2
  413fa0:	cmp	x3, #0x9
  413fa4:	b.hi	413f80 <ferror@plt+0xfff0>  // b.pmore
  413fa8:	strb	wzr, [x6, x0]
  413fac:	cbz	x21, 414058 <ferror@plt+0x100c8>
  413fb0:	adrp	x1, 43c000 <ferror@plt+0x38070>
  413fb4:	add	x1, x1, #0x728
  413fb8:	mov	w0, w19
  413fbc:	bl	413d24 <ferror@plt+0xfd94>
  413fc0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  413fc4:	add	x1, x1, #0xcf8
  413fc8:	mov	w0, w19
  413fcc:	bl	413d24 <ferror@plt+0xfd94>
  413fd0:	add	x1, sp, #0x30
  413fd4:	mov	w0, w19
  413fd8:	bl	413d24 <ferror@plt+0xfd94>
  413fdc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  413fe0:	add	x1, x1, #0xd08
  413fe4:	mov	w0, w19
  413fe8:	bl	413d24 <ferror@plt+0xfd94>
  413fec:	mov	x1, x21
  413ff0:	mov	w0, w19
  413ff4:	bl	413d24 <ferror@plt+0xfd94>
  413ff8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  413ffc:	add	x1, x1, #0xd10
  414000:	mov	w0, w19
  414004:	bl	413d24 <ferror@plt+0xfd94>
  414008:	add	x1, sp, #0x50
  41400c:	mov	w0, w19
  414010:	bl	413d24 <ferror@plt+0xfd94>
  414014:	adrp	x1, 443000 <ferror@plt+0x3f070>
  414018:	add	x1, x1, #0xa70
  41401c:	mov	w0, w19
  414020:	bl	413d24 <ferror@plt+0xfd94>
  414024:	mov	x1, x20
  414028:	mov	w0, w19
  41402c:	bl	413d24 <ferror@plt+0xfd94>
  414030:	ldp	x19, x20, [sp, #16]
  414034:	ldr	x21, [sp, #32]
  414038:	ldp	x29, x30, [sp], #144
  41403c:	ret
  414040:	mov	w0, #0x30                  	// #48
  414044:	strb	w0, [sp, #48]
  414048:	strb	wzr, [sp, #49]
  41404c:	b	413fac <ferror@plt+0x1001c>
  414050:	strb	wzr, [sp, #48]
  414054:	b	413fac <ferror@plt+0x1001c>
  414058:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41405c:	add	x1, x1, #0xd18
  414060:	mov	w0, w19
  414064:	bl	413d24 <ferror@plt+0xfd94>
  414068:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41406c:	add	x1, x1, #0xcf8
  414070:	mov	w0, w19
  414074:	bl	413d24 <ferror@plt+0xfd94>
  414078:	add	x1, sp, #0x30
  41407c:	mov	w0, w19
  414080:	bl	413d24 <ferror@plt+0xfd94>
  414084:	adrp	x1, 440000 <ferror@plt+0x3c070>
  414088:	add	x1, x1, #0xd08
  41408c:	mov	w0, w19
  414090:	bl	413d24 <ferror@plt+0xfd94>
  414094:	b	414008 <ferror@plt+0x10078>
  414098:	stp	x29, x30, [sp, #-176]!
  41409c:	mov	x29, sp
  4140a0:	stp	x19, x20, [sp, #16]
  4140a4:	stp	x21, x22, [sp, #32]
  4140a8:	mov	x20, x0
  4140ac:	mov	w19, w1
  4140b0:	mov	x21, x2
  4140b4:	mov	x22, x3
  4140b8:	and	w0, w1, #0x3c
  4140bc:	orr	w0, w0, w1, asr #8
  4140c0:	cbz	w0, 4141a8 <ferror@plt+0x10218>
  4140c4:	tbnz	w19, #0, 4141fc <ferror@plt+0x1026c>
  4140c8:	stp	x23, x24, [sp, #48]
  4140cc:	mov	w1, w19
  4140d0:	add	x0, sp, #0x70
  4140d4:	bl	413ae8 <ferror@plt+0xfb58>
  4140d8:	mov	w23, w0
  4140dc:	mov	x0, #0x0                   	// #0
  4140e0:	bl	422ad0 <ferror@plt+0x1eb40>
  4140e4:	mov	x22, x0
  4140e8:	tst	w19, #0x1c
  4140ec:	b.ne	414214 <ferror@plt+0x10284>  // b.any
  4140f0:	cbz	x20, 414224 <ferror@plt+0x10294>
  4140f4:	and	w19, w19, #0xfffffffc
  4140f8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4140fc:	ldr	w0, [x0, #2344]
  414100:	bics	wzr, w19, w0
  414104:	b.eq	414248 <ferror@plt+0x102b8>  // b.none
  414108:	mov	x1, x20
  41410c:	mov	x0, x22
  414110:	bl	422928 <ferror@plt+0x1e998>
  414114:	ldr	x0, [x22, #8]
  414118:	add	x1, x0, #0x1
  41411c:	ldr	x2, [x22, #16]
  414120:	cmp	x1, x2
  414124:	b.cs	414294 <ferror@plt+0x10304>  // b.hs, b.nlast
  414128:	ldr	x2, [x22]
  41412c:	str	x1, [x22, #8]
  414130:	mov	w1, #0x2d                  	// #45
  414134:	strb	w1, [x2, x0]
  414138:	ldr	x1, [x22]
  41413c:	ldr	x0, [x22, #8]
  414140:	strb	wzr, [x1, x0]
  414144:	add	x1, sp, #0x70
  414148:	mov	x0, x22
  41414c:	bl	422928 <ferror@plt+0x1e998>
  414150:	adrp	x1, 443000 <ferror@plt+0x3f070>
  414154:	add	x1, x1, #0xa70
  414158:	mov	x0, x22
  41415c:	bl	422928 <ferror@plt+0x1e998>
  414160:	cbz	x21, 4142a8 <ferror@plt+0x10318>
  414164:	mov	x0, x21
  414168:	bl	422ad0 <ferror@plt+0x1eb40>
  41416c:	mov	x21, x0
  414170:	ldr	x19, [x0]
  414174:	ldr	x0, [x0, #8]
  414178:	add	x0, x19, x0
  41417c:	cmp	x19, x0
  414180:	b.cs	4143dc <ferror@plt+0x1044c>  // b.hs, b.nlast
  414184:	stp	x25, x26, [sp, #64]
  414188:	stp	x27, x28, [sp, #80]
  41418c:	mov	x20, x19
  414190:	mov	x26, #0xffffffffffffffff    	// #-1
  414194:	adrp	x24, 440000 <ferror@plt+0x3c070>
  414198:	add	x24, x24, #0xd68
  41419c:	adrp	x25, 440000 <ferror@plt+0x3c070>
  4141a0:	add	x25, x25, #0xca8
  4141a4:	b	414380 <ferror@plt+0x103f0>
  4141a8:	stp	x23, x24, [sp, #48]
  4141ac:	adrp	x0, 440000 <ferror@plt+0x3c070>
  4141b0:	add	x0, x0, #0xd20
  4141b4:	bl	4090ec <ferror@plt+0x515c>
  4141b8:	mov	x23, x0
  4141bc:	tst	w19, #0xc0
  4141c0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4141c4:	b.eq	414470 <ferror@plt+0x104e0>  // b.none
  4141c8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4141cc:	add	x1, x1, #0xd38
  4141d0:	bl	403ad0 <strcmp@plt>
  4141d4:	cbz	w0, 4141f4 <ferror@plt+0x10264>
  4141d8:	cbz	x20, 414478 <ferror@plt+0x104e8>
  4141dc:	mov	x1, x20
  4141e0:	mov	x0, x23
  4141e4:	bl	403dd0 <strstr@plt>
  4141e8:	cbz	x0, 414480 <ferror@plt+0x104f0>
  4141ec:	ldp	x23, x24, [sp, #48]
  4141f0:	b	4140c4 <ferror@plt+0x10134>
  4141f4:	ldp	x23, x24, [sp, #48]
  4141f8:	b	4140c4 <ferror@plt+0x10134>
  4141fc:	mov	x3, x22
  414200:	mov	x2, x21
  414204:	mov	w1, w19
  414208:	mov	x0, x20
  41420c:	bl	413efc <ferror@plt+0xff6c>
  414210:	b	414438 <ferror@plt+0x104a8>
  414214:	adrp	x1, 43c000 <ferror@plt+0x38070>
  414218:	add	x1, x1, #0x728
  41421c:	bl	422928 <ferror@plt+0x1e998>
  414220:	b	4140f0 <ferror@plt+0x10160>
  414224:	adrp	x1, 440000 <ferror@plt+0x3c070>
  414228:	add	x1, x1, #0xd40
  41422c:	mov	x0, x22
  414230:	bl	422928 <ferror@plt+0x1e998>
  414234:	and	w19, w19, #0xfffffffc
  414238:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41423c:	ldr	w0, [x0, #2344]
  414240:	bics	wzr, w19, w0
  414244:	b.ne	414144 <ferror@plt+0x101b4>  // b.any
  414248:	bl	42ebec <ferror@plt+0x2ac5c>
  41424c:	mov	x19, x0
  414250:	cbz	x0, 414278 <ferror@plt+0x102e8>
  414254:	bl	403760 <getpid@plt>
  414258:	sxtw	x3, w0
  41425c:	mov	x2, x19
  414260:	adrp	x1, 440000 <ferror@plt+0x3c070>
  414264:	add	x1, x1, #0xd58
  414268:	mov	x0, x22
  41426c:	bl	423af0 <ferror@plt+0x1fb60>
  414270:	cbz	x20, 414144 <ferror@plt+0x101b4>
  414274:	b	414108 <ferror@plt+0x10178>
  414278:	bl	403760 <getpid@plt>
  41427c:	sxtw	x2, w0
  414280:	adrp	x1, 440000 <ferror@plt+0x3c070>
  414284:	add	x1, x1, #0xd48
  414288:	mov	x0, x22
  41428c:	bl	423af0 <ferror@plt+0x1fb60>
  414290:	b	414270 <ferror@plt+0x102e0>
  414294:	mov	w2, #0x2d                  	// #45
  414298:	mov	x1, #0xffffffffffffffff    	// #-1
  41429c:	mov	x0, x22
  4142a0:	bl	422d54 <ferror@plt+0x1edc4>
  4142a4:	b	414144 <ferror@plt+0x101b4>
  4142a8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4142ac:	add	x1, x1, #0xce8
  4142b0:	mov	x0, x22
  4142b4:	bl	422928 <ferror@plt+0x1e998>
  4142b8:	b	414400 <ferror@plt+0x10470>
  4142bc:	sub	x20, x19, x20
  4142c0:	ldrb	w1, [x19]
  4142c4:	mov	x0, x25
  4142c8:	bl	4202dc <ferror@plt+0x1c34c>
  4142cc:	mov	x27, x0
  4142d0:	and	x19, x20, #0xffffffff
  4142d4:	mov	x2, #0x1                   	// #1
  4142d8:	mov	x1, x19
  4142dc:	mov	x0, x21
  4142e0:	bl	423598 <ferror@plt+0x1f608>
  4142e4:	mov	x2, x27
  4142e8:	mov	x1, x19
  4142ec:	mov	x0, x21
  4142f0:	bl	422c9c <ferror@plt+0x1ed0c>
  4142f4:	add	w20, w20, #0x4
  4142f8:	ldr	x19, [x21]
  4142fc:	add	x19, x19, x20
  414300:	mov	x0, x27
  414304:	bl	413498 <ferror@plt+0xf508>
  414308:	b	41436c <ferror@plt+0x103dc>
  41430c:	ldrb	w0, [x19, #1]
  414310:	cmp	w0, #0xa
  414314:	b.eq	4143bc <ferror@plt+0x1042c>  // b.none
  414318:	sub	x20, x19, x20
  41431c:	mov	x0, x24
  414320:	bl	4202dc <ferror@plt+0x1c34c>
  414324:	mov	x27, x0
  414328:	and	x28, x20, #0xffffffff
  41432c:	ldrb	w0, [x19]
  414330:	adrp	x1, 45a000 <ferror@plt+0x56070>
  414334:	ldr	x1, [x1, #3824]
  414338:	ldrb	w2, [x1, x0]
  41433c:	mov	x1, x28
  414340:	mov	x0, x21
  414344:	bl	423598 <ferror@plt+0x1f608>
  414348:	mov	x2, x27
  41434c:	mov	x1, x28
  414350:	mov	x0, x21
  414354:	bl	422c9c <ferror@plt+0x1ed0c>
  414358:	mov	x0, x27
  41435c:	bl	413498 <ferror@plt+0xf508>
  414360:	add	w20, w20, #0x6
  414364:	ldr	x19, [x21]
  414368:	add	x19, x19, x20
  41436c:	ldr	x20, [x21]
  414370:	ldr	x0, [x21, #8]
  414374:	add	x0, x20, x0
  414378:	cmp	x19, x0
  41437c:	b.cs	4143d4 <ferror@plt+0x10444>  // b.hs, b.nlast
  414380:	mov	x1, x26
  414384:	mov	x0, x19
  414388:	bl	42bbec <ferror@plt+0x27c5c>
  41438c:	mov	w1, w0
  414390:	cmn	w0, #0x3
  414394:	b.hi	4142bc <ferror@plt+0x1032c>  // b.pmore
  414398:	cmp	w0, #0xd
  41439c:	b.eq	41430c <ferror@plt+0x1037c>  // b.none
  4143a0:	sub	w0, w0, #0x9
  4143a4:	cmp	w0, #0x1
  4143a8:	ccmp	w1, #0x1f, #0x2, hi  // hi = pmore
  4143ac:	b.ls	414318 <ferror@plt+0x10388>  // b.plast
  4143b0:	sub	w0, w1, #0x7f
  4143b4:	cmp	w0, #0x20
  4143b8:	b.ls	414318 <ferror@plt+0x10388>  // b.plast
  4143bc:	ldrb	w0, [x19]
  4143c0:	adrp	x1, 45a000 <ferror@plt+0x56070>
  4143c4:	ldr	x1, [x1, #3824]
  4143c8:	ldrb	w0, [x1, x0]
  4143cc:	add	x19, x19, x0
  4143d0:	b	41436c <ferror@plt+0x103dc>
  4143d4:	ldp	x25, x26, [sp, #64]
  4143d8:	ldp	x27, x28, [sp, #80]
  4143dc:	add	x0, sp, #0x68
  4143e0:	bl	435750 <ferror@plt+0x317c0>
  4143e4:	cbz	w0, 414448 <ferror@plt+0x104b8>
  4143e8:	ldr	x1, [x21]
  4143ec:	mov	x0, x22
  4143f0:	bl	422928 <ferror@plt+0x1e998>
  4143f4:	mov	w1, #0x1                   	// #1
  4143f8:	mov	x0, x21
  4143fc:	bl	4224b4 <ferror@plt+0x1e524>
  414400:	adrp	x1, 43c000 <ferror@plt+0x38070>
  414404:	add	x1, x1, #0x728
  414408:	mov	x0, x22
  41440c:	bl	422928 <ferror@plt+0x1e998>
  414410:	mov	w1, #0x0                   	// #0
  414414:	mov	x0, x22
  414418:	bl	4224b4 <ferror@plt+0x1e524>
  41441c:	mov	x19, x0
  414420:	mov	x1, x0
  414424:	mov	w0, w23
  414428:	bl	413d24 <ferror@plt+0xfd94>
  41442c:	mov	x0, x19
  414430:	bl	413498 <ferror@plt+0xf508>
  414434:	ldp	x23, x24, [sp, #48]
  414438:	ldp	x19, x20, [sp, #16]
  41443c:	ldp	x21, x22, [sp, #32]
  414440:	ldp	x29, x30, [sp], #176
  414444:	ret
  414448:	ldr	x1, [sp, #104]
  41444c:	ldr	x0, [x21]
  414450:	bl	413d78 <ferror@plt+0xfde8>
  414454:	mov	x19, x0
  414458:	mov	x1, x0
  41445c:	mov	x0, x22
  414460:	bl	422928 <ferror@plt+0x1e998>
  414464:	mov	x0, x19
  414468:	bl	413498 <ferror@plt+0xf508>
  41446c:	b	4143f4 <ferror@plt+0x10464>
  414470:	ldp	x23, x24, [sp, #48]
  414474:	b	414438 <ferror@plt+0x104a8>
  414478:	ldp	x23, x24, [sp, #48]
  41447c:	b	414438 <ferror@plt+0x104a8>
  414480:	ldp	x23, x24, [sp, #48]
  414484:	b	414438 <ferror@plt+0x104a8>
  414488:	stp	x29, x30, [sp, #-16]!
  41448c:	mov	x29, sp
  414490:	adrp	x0, 49b000 <ferror@plt+0x97070>
  414494:	ldr	w0, [x0, #3268]
  414498:	cbz	w0, 4144a4 <ferror@plt+0x10514>
  41449c:	mov	w0, #0x1                   	// #1
  4144a0:	bl	4034a0 <_exit@plt>
  4144a4:	bl	403a40 <abort@plt>
  4144a8:	stp	x29, x30, [sp, #-48]!
  4144ac:	mov	x29, sp
  4144b0:	stp	x19, x20, [sp, #16]
  4144b4:	str	x21, [sp, #32]
  4144b8:	mov	w20, #0xfd                  	// #253
  4144bc:	and	w20, w0, w20
  4144c0:	adrp	x19, 49b000 <ferror@plt+0x97070>
  4144c4:	add	x19, x19, #0xcb8
  4144c8:	add	x19, x19, #0x10
  4144cc:	mov	x0, x19
  4144d0:	bl	4308a4 <ferror@plt+0x2c914>
  4144d4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4144d8:	ldr	w21, [x0, #2348]
  4144dc:	orr	w20, w20, #0x4
  4144e0:	str	w20, [x0, #2348]
  4144e4:	mov	x0, x19
  4144e8:	bl	4308cc <ferror@plt+0x2c93c>
  4144ec:	mov	w0, w21
  4144f0:	ldp	x19, x20, [sp, #16]
  4144f4:	ldr	x21, [sp, #32]
  4144f8:	ldp	x29, x30, [sp], #48
  4144fc:	ret
  414500:	stp	x29, x30, [sp, #-32]!
  414504:	mov	x29, sp
  414508:	stp	x19, x20, [sp, #16]
  41450c:	mov	x19, x0
  414510:	adrp	x0, 43c000 <ferror@plt+0x38070>
  414514:	add	x0, x0, #0x898
  414518:	cmp	x19, #0x0
  41451c:	csel	x19, x0, x19, eq  // eq = none
  414520:	and	w20, w1, #0xfffffffd
  414524:	orr	w20, w20, #0x4
  414528:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41452c:	add	x0, x0, #0xcb8
  414530:	add	x0, x0, #0x10
  414534:	bl	4308a4 <ferror@plt+0x2c914>
  414538:	mov	x0, x19
  41453c:	bl	4139cc <ferror@plt+0xfa3c>
  414540:	cbz	x0, 414570 <ferror@plt+0x105e0>
  414544:	ldr	w19, [x0, #8]
  414548:	str	w20, [x0, #8]
  41454c:	bl	413a64 <ferror@plt+0xfad4>
  414550:	adrp	x0, 49b000 <ferror@plt+0x97070>
  414554:	add	x0, x0, #0xcb8
  414558:	add	x0, x0, #0x10
  41455c:	bl	4308cc <ferror@plt+0x2c93c>
  414560:	mov	w0, w19
  414564:	ldp	x19, x20, [sp, #16]
  414568:	ldp	x29, x30, [sp], #32
  41456c:	ret
  414570:	mov	x0, x19
  414574:	bl	413a10 <ferror@plt+0xfa80>
  414578:	b	414544 <ferror@plt+0x105b4>
  41457c:	stp	x29, x30, [sp, #-64]!
  414580:	mov	x29, sp
  414584:	stp	x19, x20, [sp, #16]
  414588:	stp	x21, x22, [sp, #32]
  41458c:	str	x23, [sp, #48]
  414590:	mov	x21, x0
  414594:	mov	x20, x1
  414598:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41459c:	add	x19, x19, #0xcb8
  4145a0:	add	x22, x19, #0x10
  4145a4:	mov	x0, x22
  4145a8:	bl	4308a4 <ferror@plt+0x2c914>
  4145ac:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4145b0:	ldr	x23, [x0, #1912]
  4145b4:	str	x21, [x0, #1912]
  4145b8:	str	x20, [x19, #24]
  4145bc:	mov	x0, x22
  4145c0:	bl	4308cc <ferror@plt+0x2c93c>
  4145c4:	mov	x0, x23
  4145c8:	ldp	x19, x20, [sp, #16]
  4145cc:	ldp	x21, x22, [sp, #32]
  4145d0:	ldr	x23, [sp, #48]
  4145d4:	ldp	x29, x30, [sp], #64
  4145d8:	ret
  4145dc:	stp	x29, x30, [sp, #-48]!
  4145e0:	mov	x29, sp
  4145e4:	stp	x19, x20, [sp, #16]
  4145e8:	stp	x21, x22, [sp, #32]
  4145ec:	mov	x21, x0
  4145f0:	mov	x20, x1
  4145f4:	adrp	x19, 49b000 <ferror@plt+0x97070>
  4145f8:	add	x19, x19, #0xcb8
  4145fc:	add	x22, x19, #0x10
  414600:	mov	x0, x22
  414604:	bl	4308a4 <ferror@plt+0x2c914>
  414608:	str	x21, [x19, #32]
  41460c:	str	x20, [x19, #40]
  414610:	mov	x0, x22
  414614:	bl	4308cc <ferror@plt+0x2c93c>
  414618:	ldp	x19, x20, [sp, #16]
  41461c:	ldp	x21, x22, [sp, #32]
  414620:	ldp	x29, x30, [sp], #48
  414624:	ret
  414628:	stp	x29, x30, [sp, #-240]!
  41462c:	mov	x29, sp
  414630:	stp	x25, x26, [sp, #64]
  414634:	str	x0, [sp, #112]
  414638:	ands	w26, w1, #0xfffffffc
  41463c:	b.ne	41464c <ferror@plt+0x106bc>  // b.any
  414640:	ldp	x25, x26, [sp, #64]
  414644:	ldp	x29, x30, [sp], #240
  414648:	ret
  41464c:	stp	x19, x20, [sp, #16]
  414650:	mov	x20, x0
  414654:	mov	w25, w1
  414658:	mov	x0, x2
  41465c:	ldp	x4, x5, [x3]
  414660:	stp	x4, x5, [sp, #144]
  414664:	ldp	x2, x3, [x3, #16]
  414668:	stp	x2, x3, [sp, #160]
  41466c:	add	x1, sp, #0x90
  414670:	bl	4202a4 <ferror@plt+0x1c314>
  414674:	str	x0, [sp, #120]
  414678:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41467c:	ldr	x0, [x0, #3304]
  414680:	cbz	x0, 414750 <ferror@plt+0x107c0>
  414684:	ldr	x19, [x0]
  414688:	mov	x1, x0
  41468c:	bl	41f934 <ferror@plt+0x1b9a4>
  414690:	adrp	x1, 49b000 <ferror@plt+0x97070>
  414694:	str	x0, [x1, #3304]
  414698:	mov	x1, x20
  41469c:	ldr	x0, [x19]
  4146a0:	bl	423b8c <ferror@plt+0x1fbfc>
  4146a4:	cbnz	w0, 4146b4 <ferror@plt+0x10724>
  4146a8:	ldr	w0, [x19, #8]
  4146ac:	bics	wzr, w0, w26
  4146b0:	b.eq	414718 <ferror@plt+0x10788>  // b.none
  4146b4:	stp	x21, x22, [sp, #32]
  4146b8:	ldr	w1, [x19, #8]
  4146bc:	add	x0, sp, #0xb0
  4146c0:	bl	413ae8 <ferror@plt+0xfb58>
  4146c4:	ldr	x2, [x19, #16]
  4146c8:	add	x1, sp, #0xb0
  4146cc:	adrp	x0, 440000 <ferror@plt+0x3c070>
  4146d0:	add	x0, x0, #0xd70
  4146d4:	bl	4202dc <ferror@plt+0x1c34c>
  4146d8:	mov	x19, x0
  4146dc:	mov	x3, #0x0                   	// #0
  4146e0:	mov	x2, x0
  4146e4:	mov	w1, w26
  4146e8:	ldr	x0, [sp, #112]
  4146ec:	bl	414098 <ferror@plt+0x10108>
  4146f0:	mov	x0, x19
  4146f4:	bl	413498 <ferror@plt+0xf508>
  4146f8:	orr	w26, w26, #0x2
  4146fc:	sxtw	x21, w26
  414700:	mov	w19, #0x40                  	// #64
  414704:	sub	w19, w19, #0x1
  414708:	lsr	x0, x21, x19
  41470c:	tbnz	w0, #0, 414758 <ferror@plt+0x107c8>
  414710:	cbnz	w19, 414704 <ferror@plt+0x10774>
  414714:	b	414930 <ferror@plt+0x109a0>
  414718:	ldr	x1, [sp, #120]
  41471c:	ldr	x0, [x19, #16]
  414720:	bl	41a51c <ferror@plt+0x1658c>
  414724:	cbz	w0, 4146b4 <ferror@plt+0x10724>
  414728:	ldr	x0, [x19]
  41472c:	bl	413498 <ferror@plt+0xf508>
  414730:	ldr	x0, [x19, #16]
  414734:	bl	413498 <ferror@plt+0xf508>
  414738:	mov	x0, x19
  41473c:	bl	413498 <ferror@plt+0xf508>
  414740:	ldr	x0, [sp, #120]
  414744:	bl	413498 <ferror@plt+0xf508>
  414748:	ldp	x19, x20, [sp, #16]
  41474c:	b	414640 <ferror@plt+0x106b0>
  414750:	stp	x21, x22, [sp, #32]
  414754:	b	4146fc <ferror@plt+0x1076c>
  414758:	stp	x23, x24, [sp, #48]
  41475c:	stp	x27, x28, [sp, #80]
  414760:	ldr	x1, [sp, #112]
  414764:	cmp	x1, #0x0
  414768:	adrp	x0, 43c000 <ferror@plt+0x38070>
  41476c:	add	x0, x0, #0x898
  414770:	csel	x0, x1, x0, ne  // ne = any
  414774:	str	x0, [sp, #136]
  414778:	adrp	x23, 49b000 <ferror@plt+0x97070>
  41477c:	add	x23, x23, #0xcb8
  414780:	add	x27, x23, #0x10
  414784:	adrp	x28, 49b000 <ferror@plt+0x97070>
  414788:	add	x28, x28, #0x92c
  41478c:	b	414810 <ferror@plt+0x10880>
  414790:	cmp	x0, #0x0
  414794:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  414798:	b.eq	4147b8 <ferror@plt+0x10828>  // b.none
  41479c:	ldr	x0, [x0, #16]
  4147a0:	cbz	x0, 4147b8 <ferror@plt+0x10828>
  4147a4:	ldr	w1, [x0, #4]
  4147a8:	bics	wzr, w20, w1
  4147ac:	b.eq	4147cc <ferror@plt+0x1083c>  // b.none
  4147b0:	ldr	x0, [x0, #24]
  4147b4:	cbnz	x0, 4147a4 <ferror@plt+0x10814>
  4147b8:	ldr	x0, [x23, #24]
  4147bc:	str	x0, [sp, #104]
  4147c0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4147c4:	ldr	x24, [x0, #1912]
  4147c8:	b	4148a0 <ferror@plt+0x10910>
  4147cc:	ldr	x1, [x0, #16]
  4147d0:	str	x1, [sp, #104]
  4147d4:	ldr	x24, [x0, #8]
  4147d8:	b	4148a0 <ferror@plt+0x10910>
  4147dc:	bl	414488 <ferror@plt+0x104f8>
  4147e0:	bl	403a40 <abort@plt>
  4147e4:	mov	w1, w22
  4147e8:	add	x0, x23, #0x38
  4147ec:	bl	430c74 <ferror@plt+0x2cce4>
  4147f0:	cmp	w19, #0x40
  4147f4:	mov	w0, #0x40                  	// #64
  4147f8:	csel	w19, w19, w0, le
  4147fc:	cmp	w19, #0x0
  414800:	b.le	414928 <ferror@plt+0x10998>
  414804:	sub	w19, w19, #0x1
  414808:	lsr	x0, x21, x19
  41480c:	tbz	w0, #0, 4147fc <ferror@plt+0x1086c>
  414810:	mov	w20, #0x1                   	// #1
  414814:	lsl	w20, w20, w19
  414818:	tst	w26, w20
  41481c:	b.eq	4147f0 <ferror@plt+0x10860>  // b.none
  414820:	orr	w0, w20, #0x2
  414824:	tst	x25, #0x2
  414828:	csel	w20, w0, w20, ne  // ne = any
  41482c:	orr	w0, w20, #0x1
  414830:	tst	x25, #0x1
  414834:	csel	w20, w0, w20, ne  // ne = any
  414838:	mov	x0, x27
  41483c:	bl	4308a4 <ferror@plt+0x2c914>
  414840:	add	x0, x23, #0x38
  414844:	bl	430c58 <ferror@plt+0x2ccc8>
  414848:	mov	x22, x0
  41484c:	ldr	x0, [sp, #136]
  414850:	bl	4139cc <ferror@plt+0xfa3c>
  414854:	orr	w1, w20, #0x1
  414858:	cmp	w22, #0x0
  41485c:	csel	w20, w1, w20, ne  // ne = any
  414860:	add	w1, w22, #0x1
  414864:	str	w1, [sp, #128]
  414868:	mov	w1, #0x5                   	// #5
  41486c:	cbz	x0, 414874 <ferror@plt+0x108e4>
  414870:	ldr	w1, [x0, #8]
  414874:	ldr	w2, [x28]
  414878:	orr	w1, w1, w2
  41487c:	orr	w2, w20, #0x2
  414880:	tst	w1, w20
  414884:	csel	w20, w2, w20, ne  // ne = any
  414888:	and	w1, w20, #0x1
  41488c:	str	w1, [sp, #132]
  414890:	tbz	w20, #0, 414790 <ferror@plt+0x10800>
  414894:	str	xzr, [sp, #104]
  414898:	adrp	x24, 413000 <ferror@plt+0xf070>
  41489c:	add	x24, x24, #0xefc
  4148a0:	mov	x0, x27
  4148a4:	bl	4308cc <ferror@plt+0x2c93c>
  4148a8:	ldr	w1, [sp, #128]
  4148ac:	add	x0, x23, #0x38
  4148b0:	bl	430c74 <ferror@plt+0x2cce4>
  4148b4:	ldr	x3, [sp, #104]
  4148b8:	ldr	x2, [sp, #120]
  4148bc:	mov	w1, w20
  4148c0:	ldr	x0, [sp, #112]
  4148c4:	blr	x24
  4148c8:	and	w0, w20, #0x6
  4148cc:	mov	w1, #0x0                   	// #0
  4148d0:	cmp	w0, #0x2
  4148d4:	b.ne	4148fc <ferror@plt+0x1096c>  // b.any
  4148d8:	ldr	x4, [x23, #32]
  4148dc:	cbz	x4, 4148fc <ferror@plt+0x1096c>
  4148e0:	ldr	x3, [x23, #40]
  4148e4:	ldr	x2, [sp, #120]
  4148e8:	mov	w1, w20
  4148ec:	ldr	x0, [sp, #112]
  4148f0:	blr	x4
  4148f4:	cmp	w0, #0x0
  4148f8:	cset	w1, eq  // eq = none
  4148fc:	tbz	w20, #1, 4147e4 <ferror@plt+0x10854>
  414900:	ldr	w0, [x23, #12]
  414904:	cmp	w0, #0x0
  414908:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  41490c:	b.eq	4147dc <ferror@plt+0x1084c>  // b.none
  414910:	cbnz	w1, 4147e4 <ferror@plt+0x10854>
  414914:	ldr	w0, [sp, #132]
  414918:	cbnz	w0, 4147e0 <ferror@plt+0x10850>
  41491c:	mov	w0, #0x5                   	// #5
  414920:	bl	403510 <raise@plt>
  414924:	b	4147e4 <ferror@plt+0x10854>
  414928:	ldp	x23, x24, [sp, #48]
  41492c:	ldp	x27, x28, [sp, #80]
  414930:	ldr	x0, [sp, #120]
  414934:	bl	413498 <ferror@plt+0xf508>
  414938:	ldp	x19, x20, [sp, #16]
  41493c:	ldp	x21, x22, [sp, #32]
  414940:	b	414640 <ferror@plt+0x106b0>
  414944:	stp	x29, x30, [sp, #-256]!
  414948:	mov	x29, sp
  41494c:	str	x3, [sp, #216]
  414950:	str	x4, [sp, #224]
  414954:	str	x5, [sp, #232]
  414958:	str	x6, [sp, #240]
  41495c:	str	x7, [sp, #248]
  414960:	str	q0, [sp, #80]
  414964:	str	q1, [sp, #96]
  414968:	str	q2, [sp, #112]
  41496c:	str	q3, [sp, #128]
  414970:	str	q4, [sp, #144]
  414974:	str	q5, [sp, #160]
  414978:	str	q6, [sp, #176]
  41497c:	str	q7, [sp, #192]
  414980:	add	x3, sp, #0x100
  414984:	str	x3, [sp, #48]
  414988:	str	x3, [sp, #56]
  41498c:	add	x3, sp, #0xd0
  414990:	str	x3, [sp, #64]
  414994:	mov	w3, #0xffffffd8            	// #-40
  414998:	str	w3, [sp, #72]
  41499c:	mov	w3, #0xffffff80            	// #-128
  4149a0:	str	w3, [sp, #76]
  4149a4:	ldp	x4, x5, [sp, #48]
  4149a8:	stp	x4, x5, [sp, #16]
  4149ac:	ldp	x4, x5, [sp, #64]
  4149b0:	stp	x4, x5, [sp, #32]
  4149b4:	add	x3, sp, #0x10
  4149b8:	bl	414628 <ferror@plt+0x10698>
  4149bc:	ldp	x29, x30, [sp], #256
  4149c0:	ret
  4149c4:	stp	x29, x30, [sp, #-16]!
  4149c8:	mov	x29, sp
  4149cc:	mov	x4, x2
  4149d0:	mov	x3, x1
  4149d4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4149d8:	add	x2, x2, #0xd98
  4149dc:	mov	w1, #0x8                   	// #8
  4149e0:	bl	414944 <ferror@plt+0x109b4>
  4149e4:	ldp	x29, x30, [sp], #16
  4149e8:	ret
  4149ec:	stp	x29, x30, [sp, #-64]!
  4149f0:	mov	x29, sp
  4149f4:	tst	w1, #0xfffffffc
  4149f8:	b.eq	414aa4 <ferror@plt+0x10b14>  // b.none
  4149fc:	stp	x19, x20, [sp, #16]
  414a00:	stp	x21, x22, [sp, #32]
  414a04:	str	x23, [sp, #48]
  414a08:	mov	x20, x0
  414a0c:	mov	w21, w1
  414a10:	mov	x22, x2
  414a14:	mov	x23, x3
  414a18:	cbz	x2, 414ac8 <ferror@plt+0x10b38>
  414a1c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  414a20:	add	x0, x0, #0x898
  414a24:	cmp	x20, #0x0
  414a28:	csel	x20, x0, x20, eq  // eq = none
  414a2c:	mov	x0, #0x20                  	// #32
  414a30:	bl	41334c <ferror@plt+0xf3bc>
  414a34:	mov	x19, x0
  414a38:	adrp	x0, 49b000 <ferror@plt+0x97070>
  414a3c:	add	x0, x0, #0xcb8
  414a40:	add	x0, x0, #0x10
  414a44:	bl	4308a4 <ferror@plt+0x2c914>
  414a48:	mov	x0, x20
  414a4c:	bl	4139cc <ferror@plt+0xfa3c>
  414a50:	cbz	x0, 414af8 <ferror@plt+0x10b68>
  414a54:	adrp	x20, 49b000 <ferror@plt+0x97070>
  414a58:	add	x20, x20, #0xcb8
  414a5c:	ldr	w1, [x20, #88]
  414a60:	add	w1, w1, #0x1
  414a64:	str	w1, [x20, #88]
  414a68:	str	w1, [x19]
  414a6c:	str	w21, [x19, #4]
  414a70:	str	x22, [x19, #8]
  414a74:	str	x23, [x19, #16]
  414a78:	ldr	x1, [x0, #16]
  414a7c:	str	x1, [x19, #24]
  414a80:	str	x19, [x0, #16]
  414a84:	add	x0, x20, #0x10
  414a88:	bl	4308cc <ferror@plt+0x2c93c>
  414a8c:	ldr	w0, [x20, #88]
  414a90:	ldp	x19, x20, [sp, #16]
  414a94:	ldp	x21, x22, [sp, #32]
  414a98:	ldr	x23, [sp, #48]
  414a9c:	ldp	x29, x30, [sp], #64
  414aa0:	ret
  414aa4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414aa8:	add	x2, x2, #0xdb8
  414aac:	adrp	x1, 440000 <ferror@plt+0x3c070>
  414ab0:	add	x1, x1, #0xf28
  414ab4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  414ab8:	add	x0, x0, #0xb60
  414abc:	bl	4149c4 <ferror@plt+0x10a34>
  414ac0:	mov	w0, #0x0                   	// #0
  414ac4:	b	414a9c <ferror@plt+0x10b0c>
  414ac8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414acc:	add	x2, x2, #0xde0
  414ad0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  414ad4:	add	x1, x1, #0xf28
  414ad8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  414adc:	add	x0, x0, #0xb60
  414ae0:	bl	4149c4 <ferror@plt+0x10a34>
  414ae4:	mov	w0, #0x0                   	// #0
  414ae8:	ldp	x19, x20, [sp, #16]
  414aec:	ldp	x21, x22, [sp, #32]
  414af0:	ldr	x23, [sp, #48]
  414af4:	b	414a9c <ferror@plt+0x10b0c>
  414af8:	mov	x0, x20
  414afc:	bl	413a10 <ferror@plt+0xfa80>
  414b00:	b	414a54 <ferror@plt+0x10ac4>
  414b04:	stp	x29, x30, [sp, #-48]!
  414b08:	mov	x29, sp
  414b0c:	cbz	w1, 414b5c <ferror@plt+0x10bcc>
  414b10:	stp	x19, x20, [sp, #16]
  414b14:	str	x21, [sp, #32]
  414b18:	mov	x21, x0
  414b1c:	mov	w20, w1
  414b20:	adrp	x0, 43c000 <ferror@plt+0x38070>
  414b24:	add	x0, x0, #0x898
  414b28:	cmp	x21, #0x0
  414b2c:	csel	x21, x0, x21, eq  // eq = none
  414b30:	adrp	x0, 49b000 <ferror@plt+0x97070>
  414b34:	add	x0, x0, #0xcb8
  414b38:	add	x0, x0, #0x10
  414b3c:	bl	4308a4 <ferror@plt+0x2c914>
  414b40:	mov	x0, x21
  414b44:	bl	4139cc <ferror@plt+0xfa3c>
  414b48:	cbz	x0, 414b9c <ferror@plt+0x10c0c>
  414b4c:	ldr	x19, [x0, #16]
  414b50:	cbz	x19, 414b9c <ferror@plt+0x10c0c>
  414b54:	mov	x1, #0x0                   	// #0
  414b58:	b	414b84 <ferror@plt+0x10bf4>
  414b5c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414b60:	add	x2, x2, #0xdf8
  414b64:	adrp	x1, 440000 <ferror@plt+0x3c070>
  414b68:	add	x1, x1, #0xf28
  414b6c:	add	x1, x1, #0x18
  414b70:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  414b74:	add	x0, x0, #0xb60
  414b78:	bl	4149c4 <ferror@plt+0x10a34>
  414b7c:	b	414bdc <ferror@plt+0x10c4c>
  414b80:	mov	x19, x2
  414b84:	ldr	w2, [x19]
  414b88:	cmp	w2, w20
  414b8c:	b.eq	414be4 <ferror@plt+0x10c54>  // b.none
  414b90:	ldr	x2, [x19, #24]
  414b94:	mov	x1, x19
  414b98:	cbnz	x2, 414b80 <ferror@plt+0x10bf0>
  414b9c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  414ba0:	add	x0, x0, #0xcb8
  414ba4:	add	x0, x0, #0x10
  414ba8:	bl	4308cc <ferror@plt+0x2c93c>
  414bac:	mov	x5, x21
  414bb0:	mov	w4, w20
  414bb4:	adrp	x3, 440000 <ferror@plt+0x3c070>
  414bb8:	add	x3, x3, #0xe08
  414bbc:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414bc0:	add	x2, x2, #0xe18
  414bc4:	mov	w1, #0x10                  	// #16
  414bc8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  414bcc:	add	x0, x0, #0xb60
  414bd0:	bl	414944 <ferror@plt+0x109b4>
  414bd4:	ldp	x19, x20, [sp, #16]
  414bd8:	ldr	x21, [sp, #32]
  414bdc:	ldp	x29, x30, [sp], #48
  414be0:	ret
  414be4:	cbz	x1, 414c18 <ferror@plt+0x10c88>
  414be8:	ldr	x2, [x19, #24]
  414bec:	str	x2, [x1, #24]
  414bf0:	bl	413a64 <ferror@plt+0xfad4>
  414bf4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  414bf8:	add	x0, x0, #0xcb8
  414bfc:	add	x0, x0, #0x10
  414c00:	bl	4308cc <ferror@plt+0x2c93c>
  414c04:	mov	x0, x19
  414c08:	bl	413498 <ferror@plt+0xf508>
  414c0c:	ldp	x19, x20, [sp, #16]
  414c10:	ldr	x21, [sp, #32]
  414c14:	b	414bdc <ferror@plt+0x10c4c>
  414c18:	ldr	x1, [x19, #24]
  414c1c:	str	x1, [x0, #16]
  414c20:	b	414bf0 <ferror@plt+0x10c60>
  414c24:	sub	sp, sp, #0x70
  414c28:	stp	x29, x30, [sp, #32]
  414c2c:	add	x29, sp, #0x20
  414c30:	stp	x19, x20, [sp, #48]
  414c34:	stp	x21, x22, [sp, #64]
  414c38:	mov	x21, x0
  414c3c:	mov	x22, x1
  414c40:	mov	x19, x3
  414c44:	mov	x20, x4
  414c48:	mov	w3, w2
  414c4c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414c50:	add	x2, x2, #0xe50
  414c54:	mov	x1, #0x20                  	// #32
  414c58:	add	x0, sp, #0x50
  414c5c:	bl	42fdb8 <ferror@plt+0x2be28>
  414c60:	cbz	x20, 414cfc <ferror@plt+0x10d6c>
  414c64:	ldrb	w1, [x19]
  414c68:	adrp	x0, 43c000 <ferror@plt+0x38070>
  414c6c:	add	x0, x0, #0x898
  414c70:	adrp	x6, 440000 <ferror@plt+0x3c070>
  414c74:	add	x6, x6, #0xd00
  414c78:	cmp	w1, #0x0
  414c7c:	str	xzr, [sp, #16]
  414c80:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  414c84:	add	x1, x1, #0xd50
  414c88:	str	x1, [sp, #8]
  414c8c:	str	x20, [sp]
  414c90:	adrp	x7, 440000 <ferror@plt+0x3c070>
  414c94:	add	x7, x7, #0xe58
  414c98:	csel	x6, x6, x0, ne  // ne = any
  414c9c:	mov	x5, x19
  414ca0:	adrp	x4, 440000 <ferror@plt+0x3c070>
  414ca4:	add	x4, x4, #0xe78
  414ca8:	add	x3, sp, #0x50
  414cac:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414cb0:	add	x2, x2, #0xd00
  414cb4:	mov	x1, x22
  414cb8:	adrp	x0, 440000 <ferror@plt+0x3c070>
  414cbc:	add	x0, x0, #0xe80
  414cc0:	bl	420364 <ferror@plt+0x1c3d4>
  414cc4:	mov	x19, x0
  414cc8:	mov	x3, x19
  414ccc:	adrp	x2, 442000 <ferror@plt+0x3e070>
  414cd0:	add	x2, x2, #0xcb8
  414cd4:	mov	w1, #0x10                  	// #16
  414cd8:	mov	x0, x21
  414cdc:	bl	414944 <ferror@plt+0x109b4>
  414ce0:	mov	x0, x19
  414ce4:	bl	413498 <ferror@plt+0xf508>
  414ce8:	ldp	x19, x20, [sp, #48]
  414cec:	ldp	x21, x22, [sp, #64]
  414cf0:	ldp	x29, x30, [sp, #32]
  414cf4:	add	sp, sp, #0x70
  414cf8:	ret
  414cfc:	ldrb	w1, [x19]
  414d00:	adrp	x0, 43c000 <ferror@plt+0x38070>
  414d04:	add	x0, x0, #0x898
  414d08:	adrp	x6, 440000 <ferror@plt+0x3c070>
  414d0c:	add	x6, x6, #0xd00
  414d10:	cmp	w1, #0x0
  414d14:	str	xzr, [sp, #8]
  414d18:	adrp	x1, 440000 <ferror@plt+0x3c070>
  414d1c:	add	x1, x1, #0xe88
  414d20:	str	x1, [sp]
  414d24:	adrp	x7, 442000 <ferror@plt+0x3e070>
  414d28:	add	x7, x7, #0x180
  414d2c:	csel	x6, x6, x0, ne  // ne = any
  414d30:	mov	x5, x19
  414d34:	adrp	x4, 440000 <ferror@plt+0x3c070>
  414d38:	add	x4, x4, #0xe78
  414d3c:	add	x3, sp, #0x50
  414d40:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414d44:	add	x2, x2, #0xd00
  414d48:	mov	x1, x22
  414d4c:	adrp	x0, 440000 <ferror@plt+0x3c070>
  414d50:	add	x0, x0, #0xe80
  414d54:	bl	420364 <ferror@plt+0x1c3d4>
  414d58:	mov	x19, x0
  414d5c:	b	414cc8 <ferror@plt+0x10d38>
  414d60:	stp	x29, x30, [sp, #-16]!
  414d64:	mov	x29, sp
  414d68:	mov	x6, x4
  414d6c:	adrp	x7, 440000 <ferror@plt+0x3c070>
  414d70:	add	x7, x7, #0xed8
  414d74:	adrp	x8, 440000 <ferror@plt+0x3c070>
  414d78:	add	x8, x8, #0xea8
  414d7c:	cmp	x4, #0x0
  414d80:	mov	x5, x3
  414d84:	mov	w4, w2
  414d88:	mov	x3, x1
  414d8c:	csel	x2, x8, x7, ne  // ne = any
  414d90:	mov	w1, #0x4                   	// #4
  414d94:	bl	414944 <ferror@plt+0x109b4>
  414d98:	bl	414488 <ferror@plt+0x104f8>
  414d9c:	stp	x29, x30, [sp, #-48]!
  414da0:	mov	x29, sp
  414da4:	cbz	w1, 414e10 <ferror@plt+0x10e80>
  414da8:	stp	x19, x20, [sp, #16]
  414dac:	stp	x21, x22, [sp, #32]
  414db0:	mov	x22, x0
  414db4:	mov	w20, w1
  414db8:	mov	x21, x2
  414dbc:	cbz	x2, 414e34 <ferror@plt+0x10ea4>
  414dc0:	mov	x0, #0x18                  	// #24
  414dc4:	bl	41334c <ferror@plt+0xf3bc>
  414dc8:	mov	x19, x0
  414dcc:	mov	x0, x22
  414dd0:	bl	4200fc <ferror@plt+0x1c16c>
  414dd4:	str	x0, [x19]
  414dd8:	str	w20, [x19, #8]
  414ddc:	mov	x0, x21
  414de0:	bl	4200fc <ferror@plt+0x1c16c>
  414de4:	str	x0, [x19, #16]
  414de8:	adrp	x20, 49b000 <ferror@plt+0x97070>
  414dec:	add	x20, x20, #0xcb8
  414df0:	mov	x1, x19
  414df4:	ldr	x0, [x20, #48]
  414df8:	bl	41fc4c <ferror@plt+0x1bcbc>
  414dfc:	str	x0, [x20, #48]
  414e00:	ldp	x19, x20, [sp, #16]
  414e04:	ldp	x21, x22, [sp, #32]
  414e08:	ldp	x29, x30, [sp], #48
  414e0c:	ret
  414e10:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414e14:	add	x2, x2, #0xf08
  414e18:	adrp	x1, 440000 <ferror@plt+0x3c070>
  414e1c:	add	x1, x1, #0xf28
  414e20:	add	x1, x1, #0x30
  414e24:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  414e28:	add	x0, x0, #0xb60
  414e2c:	bl	4149c4 <ferror@plt+0x10a34>
  414e30:	b	414e08 <ferror@plt+0x10e78>
  414e34:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414e38:	add	x2, x2, #0xf18
  414e3c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  414e40:	add	x1, x1, #0xf28
  414e44:	add	x1, x1, #0x30
  414e48:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  414e4c:	add	x0, x0, #0xb60
  414e50:	bl	4149c4 <ferror@plt+0x10a34>
  414e54:	ldp	x19, x20, [sp, #16]
  414e58:	ldp	x21, x22, [sp, #32]
  414e5c:	b	414e08 <ferror@plt+0x10e78>
  414e60:	stp	x29, x30, [sp, #-128]!
  414e64:	mov	x29, sp
  414e68:	stp	x19, x20, [sp, #16]
  414e6c:	mov	x19, x0
  414e70:	adrp	x0, 49b000 <ferror@plt+0x97070>
  414e74:	ldr	x0, [x0, #3304]
  414e78:	cbz	x0, 414ee0 <ferror@plt+0x10f50>
  414e7c:	stp	x21, x22, [sp, #32]
  414e80:	str	x23, [sp, #48]
  414e84:	mov	x23, x1
  414e88:	mov	w22, w2
  414e8c:	mov	x20, x3
  414e90:	ldr	x21, [x0]
  414e94:	ldr	w1, [x21, #8]
  414e98:	add	x0, sp, #0x40
  414e9c:	bl	413ae8 <ferror@plt+0xfb58>
  414ea0:	ldr	x2, [x21, #16]
  414ea4:	add	x1, sp, #0x40
  414ea8:	adrp	x0, 440000 <ferror@plt+0x3c070>
  414eac:	add	x0, x0, #0xd70
  414eb0:	bl	4202dc <ferror@plt+0x1c34c>
  414eb4:	mov	x21, x0
  414eb8:	mov	x4, x0
  414ebc:	mov	x3, x20
  414ec0:	mov	w2, w22
  414ec4:	mov	x1, x23
  414ec8:	mov	x0, x19
  414ecc:	bl	427374 <ferror@plt+0x233e4>
  414ed0:	mov	x0, x21
  414ed4:	bl	413498 <ferror@plt+0xf508>
  414ed8:	ldp	x21, x22, [sp, #32]
  414edc:	ldr	x23, [sp, #48]
  414ee0:	ldp	x19, x20, [sp, #16]
  414ee4:	ldp	x29, x30, [sp], #128
  414ee8:	ret
  414eec:	stp	x29, x30, [sp, #-48]!
  414ef0:	mov	x29, sp
  414ef4:	stp	x19, x20, [sp, #16]
  414ef8:	stp	x21, x22, [sp, #32]
  414efc:	mov	x20, x0
  414f00:	adrp	x19, 49b000 <ferror@plt+0x97070>
  414f04:	add	x19, x19, #0xcb8
  414f08:	add	x21, x19, #0x10
  414f0c:	mov	x0, x21
  414f10:	bl	4308a4 <ferror@plt+0x2c914>
  414f14:	ldr	x22, [x19, #96]
  414f18:	str	x20, [x19, #96]
  414f1c:	mov	x0, x21
  414f20:	bl	4308cc <ferror@plt+0x2c93c>
  414f24:	mov	x0, x22
  414f28:	ldp	x19, x20, [sp, #16]
  414f2c:	ldp	x21, x22, [sp, #32]
  414f30:	ldp	x29, x30, [sp], #48
  414f34:	ret
  414f38:	stp	x29, x30, [sp, #-320]!
  414f3c:	mov	x29, sp
  414f40:	str	x1, [sp, #264]
  414f44:	str	x2, [sp, #272]
  414f48:	str	x3, [sp, #280]
  414f4c:	str	x4, [sp, #288]
  414f50:	str	x5, [sp, #296]
  414f54:	str	x6, [sp, #304]
  414f58:	str	x7, [sp, #312]
  414f5c:	str	q0, [sp, #128]
  414f60:	str	q1, [sp, #144]
  414f64:	str	q2, [sp, #160]
  414f68:	str	q3, [sp, #176]
  414f6c:	str	q4, [sp, #192]
  414f70:	str	q5, [sp, #208]
  414f74:	str	q6, [sp, #224]
  414f78:	str	q7, [sp, #240]
  414f7c:	cbz	x0, 41500c <ferror@plt+0x1107c>
  414f80:	stp	x19, x20, [sp, #16]
  414f84:	str	x21, [sp, #32]
  414f88:	add	x1, sp, #0x140
  414f8c:	str	x1, [sp, #96]
  414f90:	str	x1, [sp, #104]
  414f94:	add	x1, sp, #0x100
  414f98:	str	x1, [sp, #112]
  414f9c:	mov	w1, #0xffffffc8            	// #-56
  414fa0:	str	w1, [sp, #120]
  414fa4:	mov	w1, #0xffffff80            	// #-128
  414fa8:	str	w1, [sp, #124]
  414fac:	ldp	x2, x3, [sp, #96]
  414fb0:	stp	x2, x3, [sp, #48]
  414fb4:	ldp	x2, x3, [sp, #112]
  414fb8:	stp	x2, x3, [sp, #64]
  414fbc:	add	x1, sp, #0x30
  414fc0:	bl	4202a4 <ferror@plt+0x1c314>
  414fc4:	mov	x20, x0
  414fc8:	adrp	x19, 49b000 <ferror@plt+0x97070>
  414fcc:	add	x19, x19, #0xcb8
  414fd0:	add	x21, x19, #0x10
  414fd4:	mov	x0, x21
  414fd8:	bl	4308a4 <ferror@plt+0x2c914>
  414fdc:	ldr	x19, [x19, #96]
  414fe0:	mov	x0, x21
  414fe4:	bl	4308cc <ferror@plt+0x2c93c>
  414fe8:	cbz	x19, 415030 <ferror@plt+0x110a0>
  414fec:	mov	x0, x20
  414ff0:	blr	x19
  414ff4:	mov	x0, x20
  414ff8:	bl	413498 <ferror@plt+0xf508>
  414ffc:	ldp	x19, x20, [sp, #16]
  415000:	ldr	x21, [sp, #32]
  415004:	ldp	x29, x30, [sp], #320
  415008:	ret
  41500c:	adrp	x2, 43d000 <ferror@plt+0x39070>
  415010:	add	x2, x2, #0x810
  415014:	adrp	x1, 440000 <ferror@plt+0x3c070>
  415018:	add	x1, x1, #0xf28
  41501c:	add	x1, x1, #0x48
  415020:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  415024:	add	x0, x0, #0xb60
  415028:	bl	4149c4 <ferror@plt+0x10a34>
  41502c:	b	415004 <ferror@plt+0x11074>
  415030:	add	x0, sp, #0x58
  415034:	bl	435750 <ferror@plt+0x317c0>
  415038:	cbz	w0, 41505c <ferror@plt+0x110cc>
  41503c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  415040:	ldr	x1, [x0, #2360]
  415044:	mov	x0, x20
  415048:	bl	4034f0 <fputs@plt>
  41504c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  415050:	ldr	x0, [x0, #2360]
  415054:	bl	403cb0 <fflush@plt>
  415058:	b	414ff4 <ferror@plt+0x11064>
  41505c:	ldr	x1, [sp, #88]
  415060:	mov	x0, x20
  415064:	bl	413d78 <ferror@plt+0xfde8>
  415068:	mov	x19, x0
  41506c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  415070:	ldr	x1, [x1, #2360]
  415074:	bl	4034f0 <fputs@plt>
  415078:	mov	x0, x19
  41507c:	bl	413498 <ferror@plt+0xf508>
  415080:	b	41504c <ferror@plt+0x110bc>
  415084:	stp	x29, x30, [sp, #-48]!
  415088:	mov	x29, sp
  41508c:	stp	x19, x20, [sp, #16]
  415090:	stp	x21, x22, [sp, #32]
  415094:	mov	x20, x0
  415098:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41509c:	add	x19, x19, #0xcb8
  4150a0:	add	x21, x19, #0x10
  4150a4:	mov	x0, x21
  4150a8:	bl	4308a4 <ferror@plt+0x2c914>
  4150ac:	ldr	x22, [x19, #104]
  4150b0:	str	x20, [x19, #104]
  4150b4:	mov	x0, x21
  4150b8:	bl	4308cc <ferror@plt+0x2c93c>
  4150bc:	mov	x0, x22
  4150c0:	ldp	x19, x20, [sp, #16]
  4150c4:	ldp	x21, x22, [sp, #32]
  4150c8:	ldp	x29, x30, [sp], #48
  4150cc:	ret
  4150d0:	stp	x29, x30, [sp, #-320]!
  4150d4:	mov	x29, sp
  4150d8:	str	x1, [sp, #264]
  4150dc:	str	x2, [sp, #272]
  4150e0:	str	x3, [sp, #280]
  4150e4:	str	x4, [sp, #288]
  4150e8:	str	x5, [sp, #296]
  4150ec:	str	x6, [sp, #304]
  4150f0:	str	x7, [sp, #312]
  4150f4:	str	q0, [sp, #128]
  4150f8:	str	q1, [sp, #144]
  4150fc:	str	q2, [sp, #160]
  415100:	str	q3, [sp, #176]
  415104:	str	q4, [sp, #192]
  415108:	str	q5, [sp, #208]
  41510c:	str	q6, [sp, #224]
  415110:	str	q7, [sp, #240]
  415114:	cbz	x0, 4151a4 <ferror@plt+0x11214>
  415118:	stp	x19, x20, [sp, #16]
  41511c:	str	x21, [sp, #32]
  415120:	add	x1, sp, #0x140
  415124:	str	x1, [sp, #96]
  415128:	str	x1, [sp, #104]
  41512c:	add	x1, sp, #0x100
  415130:	str	x1, [sp, #112]
  415134:	mov	w1, #0xffffffc8            	// #-56
  415138:	str	w1, [sp, #120]
  41513c:	mov	w1, #0xffffff80            	// #-128
  415140:	str	w1, [sp, #124]
  415144:	ldp	x2, x3, [sp, #96]
  415148:	stp	x2, x3, [sp, #48]
  41514c:	ldp	x2, x3, [sp, #112]
  415150:	stp	x2, x3, [sp, #64]
  415154:	add	x1, sp, #0x30
  415158:	bl	4202a4 <ferror@plt+0x1c314>
  41515c:	mov	x20, x0
  415160:	adrp	x19, 49b000 <ferror@plt+0x97070>
  415164:	add	x19, x19, #0xcb8
  415168:	add	x21, x19, #0x10
  41516c:	mov	x0, x21
  415170:	bl	4308a4 <ferror@plt+0x2c914>
  415174:	ldr	x19, [x19, #104]
  415178:	mov	x0, x21
  41517c:	bl	4308cc <ferror@plt+0x2c93c>
  415180:	cbz	x19, 4151c8 <ferror@plt+0x11238>
  415184:	mov	x0, x20
  415188:	blr	x19
  41518c:	mov	x0, x20
  415190:	bl	413498 <ferror@plt+0xf508>
  415194:	ldp	x19, x20, [sp, #16]
  415198:	ldr	x21, [sp, #32]
  41519c:	ldp	x29, x30, [sp], #320
  4151a0:	ret
  4151a4:	adrp	x2, 43d000 <ferror@plt+0x39070>
  4151a8:	add	x2, x2, #0x810
  4151ac:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4151b0:	add	x1, x1, #0xf28
  4151b4:	add	x1, x1, #0x50
  4151b8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4151bc:	add	x0, x0, #0xb60
  4151c0:	bl	4149c4 <ferror@plt+0x10a34>
  4151c4:	b	41519c <ferror@plt+0x1120c>
  4151c8:	add	x0, sp, #0x58
  4151cc:	bl	435750 <ferror@plt+0x317c0>
  4151d0:	cbz	w0, 4151f4 <ferror@plt+0x11264>
  4151d4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4151d8:	ldr	x1, [x0, #2352]
  4151dc:	mov	x0, x20
  4151e0:	bl	4034f0 <fputs@plt>
  4151e4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4151e8:	ldr	x0, [x0, #2352]
  4151ec:	bl	403cb0 <fflush@plt>
  4151f0:	b	41518c <ferror@plt+0x111fc>
  4151f4:	ldr	x1, [sp, #88]
  4151f8:	mov	x0, x20
  4151fc:	bl	413d78 <ferror@plt+0xfde8>
  415200:	mov	x19, x0
  415204:	adrp	x1, 49b000 <ferror@plt+0x97070>
  415208:	ldr	x1, [x1, #2352]
  41520c:	bl	4034f0 <fputs@plt>
  415210:	mov	x0, x19
  415214:	bl	413498 <ferror@plt+0xf508>
  415218:	b	4151e4 <ferror@plt+0x11254>
  41521c:	stp	x29, x30, [sp, #-64]!
  415220:	mov	x29, sp
  415224:	ldp	x2, x3, [x1]
  415228:	stp	x2, x3, [sp, #16]
  41522c:	ldp	x2, x3, [x1, #16]
  415230:	stp	x2, x3, [sp, #32]
  415234:	add	x3, sp, #0x10
  415238:	mov	x2, x0
  41523c:	mov	x1, #0x1                   	// #1
  415240:	add	x0, sp, #0x3f
  415244:	bl	403df0 <vsnprintf@plt>
  415248:	add	w0, w0, #0x1
  41524c:	sxtw	x0, w0
  415250:	ldp	x29, x30, [sp], #64
  415254:	ret
  415258:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41525c:	mov	w1, #0x1                   	// #1
  415260:	str	w1, [x0, #3268]
  415264:	ret
  415268:	ldr	x5, [x0, #64]
  41526c:	cmp	w2, #0x0
  415270:	mov	w6, #0x3                   	// #3
  415274:	csinc	w6, w6, wzr, eq  // eq = none
  415278:	mov	w0, #0x0                   	// #0
  41527c:	cbz	x1, 4152e8 <ferror@plt+0x11358>
  415280:	ldr	w3, [x1, #72]
  415284:	cmp	w3, #0x0
  415288:	b.le	4152ec <ferror@plt+0x1135c>
  41528c:	ldr	x4, [x1, #64]
  415290:	add	x0, x4, #0xc
  415294:	sub	w3, w3, #0x1
  415298:	add	x3, x3, x3, lsl #1
  41529c:	add	x4, x4, #0x3c
  4152a0:	add	x3, x4, x3, lsl #4
  4152a4:	b	4152cc <ferror@plt+0x1133c>
  4152a8:	ldur	x4, [x0, #-12]
  4152ac:	ldrb	w4, [x4]
  4152b0:	cbz	w4, 4152c0 <ferror@plt+0x11330>
  4152b4:	ldr	w4, [x0]
  4152b8:	tst	w6, w4
  4152bc:	b.eq	4152f4 <ferror@plt+0x11364>  // b.none
  4152c0:	add	x0, x0, #0x30
  4152c4:	cmp	x0, x3
  4152c8:	b.eq	4152e4 <ferror@plt+0x11354>  // b.none
  4152cc:	cmp	w2, #0x0
  4152d0:	ccmp	x5, x1, #0x4, ne  // ne = any
  4152d4:	b.eq	4152a8 <ferror@plt+0x11318>  // b.none
  4152d8:	ldr	w4, [x0]
  4152dc:	tbnz	w4, #1, 4152a8 <ferror@plt+0x11318>
  4152e0:	b	4152c0 <ferror@plt+0x11330>
  4152e4:	mov	w0, #0x0                   	// #0
  4152e8:	ret
  4152ec:	mov	w0, #0x0                   	// #0
  4152f0:	b	4152e8 <ferror@plt+0x11358>
  4152f4:	mov	w0, #0x1                   	// #1
  4152f8:	b	4152e8 <ferror@plt+0x11358>
  4152fc:	ldr	x1, [x0, #64]
  415300:	cbz	x1, 415334 <ferror@plt+0x113a4>
  415304:	ldrsw	x4, [x1, #72]
  415308:	cbz	x4, 415334 <ferror@plt+0x113a4>
  41530c:	ldr	x1, [x1, #64]
  415310:	add	x1, x1, #0x8
  415314:	mov	x2, #0x0                   	// #0
  415318:	ldrb	w3, [x1]
  41531c:	cmp	w3, #0x68
  415320:	b.eq	415380 <ferror@plt+0x113f0>  // b.none
  415324:	add	x2, x2, #0x1
  415328:	add	x1, x1, #0x30
  41532c:	cmp	x2, x4
  415330:	b.ne	415318 <ferror@plt+0x11388>  // b.any
  415334:	ldr	x4, [x0]
  415338:	cbz	x4, 415388 <ferror@plt+0x113f8>
  41533c:	ldr	x0, [x4]
  415340:	ldrsw	x3, [x0, #72]
  415344:	cbz	x3, 415370 <ferror@plt+0x113e0>
  415348:	ldr	x0, [x0, #64]
  41534c:	add	x0, x0, #0x8
  415350:	mov	x1, #0x0                   	// #0
  415354:	ldrb	w2, [x0]
  415358:	cmp	w2, #0x68
  41535c:	b.eq	415390 <ferror@plt+0x11400>  // b.none
  415360:	add	x1, x1, #0x1
  415364:	add	x0, x0, #0x30
  415368:	cmp	x1, x3
  41536c:	b.ne	415354 <ferror@plt+0x113c4>  // b.any
  415370:	ldr	x4, [x4, #8]
  415374:	cbnz	x4, 41533c <ferror@plt+0x113ac>
  415378:	mov	w0, #0x0                   	// #0
  41537c:	b	415394 <ferror@plt+0x11404>
  415380:	mov	w0, #0x1                   	// #1
  415384:	b	415394 <ferror@plt+0x11404>
  415388:	mov	w0, #0x0                   	// #0
  41538c:	b	415394 <ferror@plt+0x11404>
  415390:	mov	w0, #0x1                   	// #1
  415394:	ret
  415398:	stp	x29, x30, [sp, #-32]!
  41539c:	mov	x29, sp
  4153a0:	cbz	x0, 415400 <ferror@plt+0x11470>
  4153a4:	str	x19, [sp, #16]
  4153a8:	mov	x19, x0
  4153ac:	ldr	x0, [x0]
  4153b0:	bl	413498 <ferror@plt+0xf508>
  4153b4:	ldr	x0, [x19, #8]
  4153b8:	bl	413498 <ferror@plt+0xf508>
  4153bc:	ldr	x0, [x19, #16]
  4153c0:	bl	413498 <ferror@plt+0xf508>
  4153c4:	ldr	x0, [x19, #64]
  4153c8:	bl	413498 <ferror@plt+0xf508>
  4153cc:	ldr	x1, [x19, #24]
  4153d0:	cbz	x1, 4153dc <ferror@plt+0x1144c>
  4153d4:	ldr	x0, [x19, #32]
  4153d8:	blr	x1
  4153dc:	ldr	x1, [x19, #48]
  4153e0:	cbz	x1, 4153ec <ferror@plt+0x1145c>
  4153e4:	ldr	x0, [x19, #56]
  4153e8:	blr	x1
  4153ec:	mov	x0, x19
  4153f0:	bl	413498 <ferror@plt+0xf508>
  4153f4:	ldr	x19, [sp, #16]
  4153f8:	ldp	x29, x30, [sp], #32
  4153fc:	ret
  415400:	adrp	x2, 440000 <ferror@plt+0x3c070>
  415404:	add	x2, x2, #0xf88
  415408:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41540c:	add	x1, x1, #0x4f0
  415410:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  415414:	add	x0, x0, #0xb60
  415418:	bl	4149c4 <ferror@plt+0x10a34>
  41541c:	b	4153f8 <ferror@plt+0x11468>
  415420:	stp	x29, x30, [sp, #-64]!
  415424:	mov	x29, sp
  415428:	stp	x19, x20, [sp, #16]
  41542c:	stp	x21, x22, [sp, #32]
  415430:	mov	x22, x0
  415434:	ldr	x20, [x0, #80]
  415438:	cbz	x20, 4154a4 <ferror@plt+0x11514>
  41543c:	str	x23, [sp, #48]
  415440:	mov	w21, w1
  415444:	mov	w23, #0x2d                  	// #45
  415448:	b	415484 <ferror@plt+0x114f4>
  41544c:	ldr	x0, [x19]
  415450:	ldr	x0, [x0]
  415454:	strb	w23, [x0]
  415458:	ldr	x0, [x19]
  41545c:	ldr	x0, [x0]
  415460:	ldr	x1, [x19, #8]
  415464:	add	x0, x0, #0x1
  415468:	bl	403cd0 <strcpy@plt>
  41546c:	ldr	x0, [x19, #8]
  415470:	bl	413498 <ferror@plt+0xf508>
  415474:	mov	x0, x19
  415478:	bl	413498 <ferror@plt+0xf508>
  41547c:	ldr	x20, [x20, #8]
  415480:	cbz	x20, 4154a0 <ferror@plt+0x11510>
  415484:	ldr	x19, [x20]
  415488:	cbz	w21, 41546c <ferror@plt+0x114dc>
  41548c:	ldr	x1, [x19, #8]
  415490:	cbnz	x1, 41544c <ferror@plt+0x114bc>
  415494:	ldr	x0, [x19]
  415498:	str	xzr, [x0]
  41549c:	b	41546c <ferror@plt+0x114dc>
  4154a0:	ldr	x23, [sp, #48]
  4154a4:	ldr	x0, [x22, #80]
  4154a8:	bl	40d6c0 <ferror@plt+0x9730>
  4154ac:	str	xzr, [x22, #80]
  4154b0:	ldp	x19, x20, [sp, #16]
  4154b4:	ldp	x21, x22, [sp, #32]
  4154b8:	ldp	x29, x30, [sp], #64
  4154bc:	ret
  4154c0:	stp	x29, x30, [sp, #-64]!
  4154c4:	mov	x29, sp
  4154c8:	stp	x21, x22, [sp, #32]
  4154cc:	cbz	x0, 415558 <ferror@plt+0x115c8>
  4154d0:	stp	x19, x20, [sp, #16]
  4154d4:	mov	x20, x0
  4154d8:	ldrb	w19, [x0]
  4154dc:	cbz	w19, 41554c <ferror@plt+0x115bc>
  4154e0:	stp	x23, x24, [sp, #48]
  4154e4:	adrp	x0, 45a000 <ferror@plt+0x56070>
  4154e8:	ldr	x23, [x0, #3824]
  4154ec:	mov	x22, #0x0                   	// #0
  4154f0:	mov	w24, #0x0                   	// #0
  4154f4:	mov	x0, x20
  4154f8:	bl	42b810 <ferror@plt+0x27880>
  4154fc:	mov	w21, w0
  415500:	bl	429ea8 <ferror@plt+0x25f18>
  415504:	cbnz	w0, 415580 <ferror@plt+0x115f0>
  415508:	mov	w0, w21
  41550c:	bl	429fb0 <ferror@plt+0x26020>
  415510:	cmp	w0, #0x0
  415514:	cset	w0, ne  // ne = any
  415518:	add	w0, w0, #0x1
  41551c:	add	x22, x22, w0, sxtw
  415520:	and	x19, x19, #0xff
  415524:	ldrb	w0, [x23, x19]
  415528:	add	x20, x20, x0
  41552c:	ldrb	w19, [x20]
  415530:	cbnz	w19, 4154f4 <ferror@plt+0x11564>
  415534:	ldp	x19, x20, [sp, #16]
  415538:	ldp	x23, x24, [sp, #48]
  41553c:	mov	x0, x22
  415540:	ldp	x21, x22, [sp, #32]
  415544:	ldp	x29, x30, [sp], #64
  415548:	ret
  41554c:	mov	x22, #0x0                   	// #0
  415550:	ldp	x19, x20, [sp, #16]
  415554:	b	41553c <ferror@plt+0x115ac>
  415558:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41555c:	add	x2, x2, #0xf98
  415560:	adrp	x1, 441000 <ferror@plt+0x3d070>
  415564:	add	x1, x1, #0x4f0
  415568:	add	x1, x1, #0x18
  41556c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  415570:	add	x0, x0, #0xb60
  415574:	bl	4149c4 <ferror@plt+0x10a34>
  415578:	mov	x22, #0x0                   	// #0
  41557c:	b	41553c <ferror@plt+0x115ac>
  415580:	mov	w0, w24
  415584:	b	41551c <ferror@plt+0x1158c>
  415588:	stp	x29, x30, [sp, #-80]!
  41558c:	mov	x29, sp
  415590:	stp	x23, x24, [sp, #48]
  415594:	mov	x23, x0
  415598:	ldr	w0, [x0, #72]
  41559c:	cmp	w0, #0x0
  4155a0:	b.le	41567c <ferror@plt+0x116ec>
  4155a4:	stp	x19, x20, [sp, #16]
  4155a8:	stp	x21, x22, [sp, #32]
  4155ac:	str	x25, [sp, #64]
  4155b0:	mov	x25, x1
  4155b4:	mov	x22, #0x0                   	// #0
  4155b8:	mov	w24, #0x0                   	// #0
  4155bc:	mov	w21, #0x0                   	// #0
  4155c0:	b	415600 <ferror@plt+0x11670>
  4155c4:	ldr	x0, [x19]
  4155c8:	b	415620 <ferror@plt+0x11690>
  4155cc:	ldr	w0, [x19, #12]
  4155d0:	tbnz	w0, #3, 4155e4 <ferror@plt+0x11654>
  4155d4:	b	415644 <ferror@plt+0x116b4>
  4155d8:	bl	4154c0 <ferror@plt+0x11530>
  4155dc:	add	x0, x0, #0x1
  4155e0:	add	w20, w20, w0
  4155e4:	cmp	w24, w20
  4155e8:	csel	w24, w24, w20, ge  // ge = tcont
  4155ec:	add	w21, w21, #0x1
  4155f0:	add	x22, x22, #0x30
  4155f4:	ldr	w0, [x23, #72]
  4155f8:	cmp	w0, w21
  4155fc:	b.le	415660 <ferror@plt+0x116d0>
  415600:	ldr	x19, [x23, #64]
  415604:	add	x19, x19, x22
  415608:	ldr	w0, [x19, #12]
  41560c:	tbnz	w0, #0, 4155ec <ferror@plt+0x1165c>
  415610:	mov	x1, x19
  415614:	mov	x0, x25
  415618:	bl	40c894 <ferror@plt+0x8904>
  41561c:	cbz	x0, 4155c4 <ferror@plt+0x11634>
  415620:	bl	4154c0 <ferror@plt+0x11530>
  415624:	ldrb	w1, [x19, #8]
  415628:	add	w20, w0, #0x4
  41562c:	cmp	w1, #0x0
  415630:	csel	w20, w0, w20, eq  // eq = none
  415634:	ldr	w0, [x19, #16]
  415638:	cbz	w0, 4155e4 <ferror@plt+0x11654>
  41563c:	cmp	w0, #0x3
  415640:	b.eq	4155cc <ferror@plt+0x1163c>  // b.none
  415644:	ldr	x0, [x19, #40]
  415648:	cbz	x0, 4155e4 <ferror@plt+0x11654>
  41564c:	ldr	x2, [x23, #40]
  415650:	cbz	x2, 4155d8 <ferror@plt+0x11648>
  415654:	ldr	x1, [x23, #56]
  415658:	blr	x2
  41565c:	b	4155d8 <ferror@plt+0x11648>
  415660:	ldp	x19, x20, [sp, #16]
  415664:	ldp	x21, x22, [sp, #32]
  415668:	ldr	x25, [sp, #64]
  41566c:	mov	w0, w24
  415670:	ldp	x23, x24, [sp, #48]
  415674:	ldp	x29, x30, [sp], #80
  415678:	ret
  41567c:	mov	w24, #0x0                   	// #0
  415680:	b	41566c <ferror@plt+0x116dc>
  415684:	stp	x29, x30, [sp, #-64]!
  415688:	mov	x29, sp
  41568c:	stp	x19, x20, [sp, #16]
  415690:	mov	x19, x2
  415694:	ldr	w2, [x2, #12]
  415698:	tbnz	w2, #0, 4156bc <ferror@plt+0x1172c>
  41569c:	stp	x21, x22, [sp, #32]
  4156a0:	mov	x21, x0
  4156a4:	mov	w20, w1
  4156a8:	mov	x22, x3
  4156ac:	ldr	x0, [x19]
  4156b0:	ldrb	w0, [x0]
  4156b4:	cbnz	w0, 4156c8 <ferror@plt+0x11738>
  4156b8:	ldp	x21, x22, [sp, #32]
  4156bc:	ldp	x19, x20, [sp, #16]
  4156c0:	ldp	x29, x30, [sp], #64
  4156c4:	ret
  4156c8:	stp	x23, x24, [sp, #48]
  4156cc:	mov	x1, x19
  4156d0:	mov	x0, x4
  4156d4:	bl	40c894 <ferror@plt+0x8904>
  4156d8:	mov	x24, x0
  4156dc:	cbz	x0, 41579c <ferror@plt+0x1180c>
  4156e0:	mov	x0, #0x0                   	// #0
  4156e4:	bl	422ad0 <ferror@plt+0x1eb40>
  4156e8:	mov	x23, x0
  4156ec:	ldrb	w2, [x19, #8]
  4156f0:	cbz	w2, 4157a4 <ferror@plt+0x11814>
  4156f4:	mov	x3, x24
  4156f8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4156fc:	add	x1, x1, #0xfa8
  415700:	bl	423af0 <ferror@plt+0x1fb60>
  415704:	ldr	x0, [x19, #40]
  415708:	cbz	x0, 415730 <ferror@plt+0x117a0>
  41570c:	ldr	x3, [x21, #40]
  415710:	cbz	x3, 41571c <ferror@plt+0x1178c>
  415714:	ldr	x1, [x21, #56]
  415718:	blr	x3
  41571c:	mov	x2, x0
  415720:	adrp	x1, 440000 <ferror@plt+0x3c070>
  415724:	add	x1, x1, #0xfc0
  415728:	mov	x0, x23
  41572c:	bl	423af0 <ferror@plt+0x1fb60>
  415730:	ldr	x24, [x23]
  415734:	mov	x0, x24
  415738:	bl	4154c0 <ferror@plt+0x11530>
  41573c:	add	w20, w20, #0x4
  415740:	sub	w20, w20, w0
  415744:	ldr	x5, [x19, #32]
  415748:	cbz	x5, 4157b8 <ferror@plt+0x11828>
  41574c:	ldr	x2, [x21, #40]
  415750:	cbz	x2, 415764 <ferror@plt+0x117d4>
  415754:	ldr	x1, [x21, #56]
  415758:	mov	x0, x5
  41575c:	blr	x2
  415760:	mov	x5, x0
  415764:	adrp	x4, 43c000 <ferror@plt+0x38070>
  415768:	add	x4, x4, #0x898
  41576c:	mov	w3, w20
  415770:	mov	x2, x24
  415774:	adrp	x1, 440000 <ferror@plt+0x3c070>
  415778:	add	x1, x1, #0xfc8
  41577c:	mov	x0, x22
  415780:	bl	423af0 <ferror@plt+0x1fb60>
  415784:	mov	w1, #0x1                   	// #1
  415788:	mov	x0, x23
  41578c:	bl	4224b4 <ferror@plt+0x1e524>
  415790:	ldp	x21, x22, [sp, #32]
  415794:	ldp	x23, x24, [sp, #48]
  415798:	b	4156bc <ferror@plt+0x1172c>
  41579c:	ldr	x24, [x19]
  4157a0:	b	4156e0 <ferror@plt+0x11750>
  4157a4:	mov	x2, x24
  4157a8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4157ac:	add	x1, x1, #0xfb8
  4157b0:	bl	423af0 <ferror@plt+0x1fb60>
  4157b4:	b	415704 <ferror@plt+0x11774>
  4157b8:	adrp	x5, 43c000 <ferror@plt+0x38070>
  4157bc:	add	x5, x5, #0x898
  4157c0:	b	415764 <ferror@plt+0x117d4>
  4157c4:	stp	x29, x30, [sp, #-48]!
  4157c8:	mov	x29, sp
  4157cc:	stp	x19, x20, [sp, #16]
  4157d0:	stp	x21, x22, [sp, #32]
  4157d4:	mov	x21, x0
  4157d8:	mov	w22, w1
  4157dc:	mov	x20, x2
  4157e0:	ldr	x3, [x0, #72]
  4157e4:	cbz	x3, 415800 <ferror@plt+0x11870>
  4157e8:	ldr	x19, [x3]
  4157ec:	ldr	x4, [x19, #8]
  4157f0:	cmp	x4, x20
  4157f4:	b.eq	415824 <ferror@plt+0x11894>  // b.none
  4157f8:	ldr	x3, [x3, #8]
  4157fc:	cbnz	x3, 4157e8 <ferror@plt+0x11858>
  415800:	mov	x0, #0x28                  	// #40
  415804:	bl	4133b0 <ferror@plt+0xf420>
  415808:	mov	x19, x0
  41580c:	str	w22, [x0]
  415810:	str	x20, [x0, #8]
  415814:	mov	x1, x0
  415818:	ldr	x0, [x21, #72]
  41581c:	bl	40d6fc <ferror@plt+0x976c>
  415820:	str	x0, [x21, #72]
  415824:	mov	x0, x19
  415828:	ldp	x19, x20, [sp, #16]
  41582c:	ldp	x21, x22, [sp, #32]
  415830:	ldp	x29, x30, [sp], #48
  415834:	ret
  415838:	stp	x29, x30, [sp, #-48]!
  41583c:	mov	x29, sp
  415840:	stp	x19, x20, [sp, #16]
  415844:	str	x21, [sp, #32]
  415848:	mov	x19, x0
  41584c:	mov	x21, x1
  415850:	mov	x20, x2
  415854:	mov	x0, #0x10                  	// #16
  415858:	bl	4133b0 <ferror@plt+0xf420>
  41585c:	mov	x1, x0
  415860:	str	x21, [x0]
  415864:	str	x20, [x0, #8]
  415868:	ldr	x0, [x19, #80]
  41586c:	bl	40d6fc <ferror@plt+0x976c>
  415870:	str	x0, [x19, #80]
  415874:	ldp	x19, x20, [sp, #16]
  415878:	ldr	x21, [sp, #32]
  41587c:	ldp	x29, x30, [sp], #48
  415880:	ret
  415884:	stp	x29, x30, [sp, #-16]!
  415888:	mov	x29, sp
  41588c:	mov	x2, x0
  415890:	mov	x0, x1
  415894:	mov	x1, x2
  415898:	bl	40b714 <ferror@plt+0x7784>
  41589c:	ldp	x29, x30, [sp], #16
  4158a0:	ret
  4158a4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4158a8:	ldr	w0, [x0, #3368]
  4158ac:	cbz	w0, 4158bc <ferror@plt+0x1192c>
  4158b0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4158b4:	ldr	w0, [x0, #3368]
  4158b8:	ret
  4158bc:	stp	x29, x30, [sp, #-16]!
  4158c0:	mov	x29, sp
  4158c4:	adrp	x0, 440000 <ferror@plt+0x3c070>
  4158c8:	add	x0, x0, #0xfd8
  4158cc:	bl	41a890 <ferror@plt+0x16900>
  4158d0:	adrp	x1, 49b000 <ferror@plt+0x97070>
  4158d4:	str	w0, [x1, #3368]
  4158d8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4158dc:	ldr	w0, [x0, #3368]
  4158e0:	ldp	x29, x30, [sp], #16
  4158e4:	ret
  4158e8:	stp	x29, x30, [sp, #-96]!
  4158ec:	mov	x29, sp
  4158f0:	stp	x19, x20, [sp, #16]
  4158f4:	stp	x21, x22, [sp, #32]
  4158f8:	stp	x23, x24, [sp, #48]
  4158fc:	mov	x21, x0
  415900:	mov	x24, x1
  415904:	mov	x19, x2
  415908:	mov	x20, x3
  41590c:	mov	x23, x4
  415910:	mov	x22, x5
  415914:	cbz	x3, 4159b0 <ferror@plt+0x11a20>
  415918:	ldr	w6, [x19, #16]
  41591c:	cmp	w6, #0x4
  415920:	b.eq	415af0 <ferror@plt+0x11b60>  // b.none
  415924:	b.ls	415e34 <ferror@plt+0x11ea4>  // b.plast
  415928:	cmp	w6, #0x7
  41592c:	b.eq	415ccc <ferror@plt+0x11d3c>  // b.none
  415930:	b.ls	415ec8 <ferror@plt+0x11f38>  // b.plast
  415934:	cmp	w6, #0x8
  415938:	b.ne	415dec <ferror@plt+0x11e5c>  // b.any
  41593c:	str	x25, [sp, #64]
  415940:	bl	403e80 <__errno_location@plt>
  415944:	mov	x24, x0
  415948:	str	wzr, [x0]
  41594c:	mov	w2, #0x0                   	// #0
  415950:	add	x1, sp, #0x58
  415954:	mov	x0, x20
  415958:	bl	420704 <ferror@plt+0x1c774>
  41595c:	mov	x25, x0
  415960:	ldrb	w1, [x20]
  415964:	cbz	w1, 415d94 <ferror@plt+0x11e04>
  415968:	ldr	x0, [sp, #88]
  41596c:	ldrb	w0, [x0]
  415970:	cbnz	w0, 415d94 <ferror@plt+0x11e04>
  415974:	ldr	w0, [x24]
  415978:	cmp	w0, #0x22
  41597c:	b.eq	415dc4 <ferror@plt+0x11e34>  // b.none
  415980:	ldr	x2, [x19, #24]
  415984:	mov	w1, #0x8                   	// #8
  415988:	mov	x0, x21
  41598c:	bl	4157c4 <ferror@plt+0x11834>
  415990:	ldr	x1, [x19, #24]
  415994:	ldr	x1, [x1]
  415998:	str	x1, [x0, #16]
  41599c:	ldr	x0, [x19, #24]
  4159a0:	str	x25, [x0]
  4159a4:	mov	w19, #0x1                   	// #1
  4159a8:	ldr	x25, [sp, #64]
  4159ac:	b	4159e8 <ferror@plt+0x11a58>
  4159b0:	ldr	w0, [x2, #16]
  4159b4:	cmp	w0, #0x3
  4159b8:	b.eq	415a00 <ferror@plt+0x11a70>  // b.none
  4159bc:	cbnz	w0, 415a10 <ferror@plt+0x11a80>
  4159c0:	ldr	x2, [x19, #24]
  4159c4:	mov	w1, #0x0                   	// #0
  4159c8:	mov	x0, x21
  4159cc:	bl	4157c4 <ferror@plt+0x11834>
  4159d0:	ldr	x0, [x19, #24]
  4159d4:	ldr	w1, [x19, #12]
  4159d8:	tst	x1, #0x4
  4159dc:	cset	w1, eq  // eq = none
  4159e0:	str	w1, [x0]
  4159e4:	mov	w19, #0x1                   	// #1
  4159e8:	mov	w0, w19
  4159ec:	ldp	x19, x20, [sp, #16]
  4159f0:	ldp	x21, x22, [sp, #32]
  4159f4:	ldp	x23, x24, [sp, #48]
  4159f8:	ldp	x29, x30, [sp], #96
  4159fc:	ret
  415a00:	ldr	w0, [x2, #12]
  415a04:	tbnz	w0, #5, 415918 <ferror@plt+0x11988>
  415a08:	ldr	w0, [x2, #12]
  415a0c:	tbnz	w0, #3, 415918 <ferror@plt+0x11988>
  415a10:	str	x25, [sp, #64]
  415a14:	str	d8, [sp, #72]
  415a18:	adrp	x4, 441000 <ferror@plt+0x3d070>
  415a1c:	add	x4, x4, #0xc0
  415a20:	adrp	x3, 441000 <ferror@plt+0x3d070>
  415a24:	add	x3, x3, #0x4f0
  415a28:	add	x3, x3, #0x30
  415a2c:	mov	w2, #0x478                 	// #1144
  415a30:	adrp	x1, 441000 <ferror@plt+0x3d070>
  415a34:	add	x1, x1, #0xb0
  415a38:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  415a3c:	add	x0, x0, #0xb60
  415a40:	bl	4274b0 <ferror@plt+0x23520>
  415a44:	mov	x4, x22
  415a48:	mov	x3, #0x0                   	// #0
  415a4c:	mov	x2, #0x0                   	// #0
  415a50:	mov	x1, #0xffffffffffffffff    	// #-1
  415a54:	mov	x0, x20
  415a58:	bl	436cd4 <ferror@plt+0x32d44>
  415a5c:	mov	x22, x0
  415a60:	cbz	x0, 415e24 <ferror@plt+0x11e94>
  415a64:	ldr	x2, [x19, #24]
  415a68:	mov	w1, #0x5                   	// #5
  415a6c:	mov	x0, x21
  415a70:	bl	4157c4 <ferror@plt+0x11834>
  415a74:	mov	x20, x0
  415a78:	ldr	w1, [x0, #24]
  415a7c:	cbz	w1, 415ad4 <ferror@plt+0x11b44>
  415a80:	add	w1, w1, #0x2
  415a84:	mov	x2, #0x8                   	// #8
  415a88:	sxtw	x1, w1
  415a8c:	ldr	x0, [x0, #32]
  415a90:	bl	41365c <ferror@plt+0xf6cc>
  415a94:	str	x0, [x20, #32]
  415a98:	ldrsw	x1, [x20, #24]
  415a9c:	ldr	x0, [x20, #32]
  415aa0:	str	x22, [x0, x1, lsl #3]
  415aa4:	ldrsw	x0, [x20, #24]
  415aa8:	add	x0, x0, #0x1
  415aac:	ldr	x1, [x20, #32]
  415ab0:	str	xzr, [x1, x0, lsl #3]
  415ab4:	ldr	w0, [x20, #24]
  415ab8:	add	w0, w0, #0x1
  415abc:	str	w0, [x20, #24]
  415ac0:	ldr	x0, [x19, #24]
  415ac4:	ldr	x1, [x20, #32]
  415ac8:	str	x1, [x0]
  415acc:	mov	w19, #0x1                   	// #1
  415ad0:	b	4159e8 <ferror@plt+0x11a58>
  415ad4:	ldr	x0, [x19, #24]
  415ad8:	ldr	x0, [x0]
  415adc:	str	x0, [x20, #16]
  415ae0:	mov	x0, #0x10                  	// #16
  415ae4:	bl	41334c <ferror@plt+0xf3bc>
  415ae8:	str	x0, [x20, #32]
  415aec:	b	415a98 <ferror@plt+0x11b08>
  415af0:	mov	x0, x20
  415af4:	bl	4200fc <ferror@plt+0x1c16c>
  415af8:	mov	x22, x0
  415afc:	ldr	x2, [x19, #24]
  415b00:	mov	w1, #0x4                   	// #4
  415b04:	mov	x0, x21
  415b08:	bl	4157c4 <ferror@plt+0x11834>
  415b0c:	mov	x20, x0
  415b10:	ldr	x0, [x0, #24]
  415b14:	bl	413498 <ferror@plt+0xf508>
  415b18:	ldr	x0, [x19, #24]
  415b1c:	ldr	x0, [x0]
  415b20:	str	x0, [x20, #16]
  415b24:	str	x22, [x20, #24]
  415b28:	ldr	x0, [x19, #24]
  415b2c:	str	x22, [x0]
  415b30:	mov	w19, #0x1                   	// #1
  415b34:	b	4159e8 <ferror@plt+0x11a58>
  415b38:	ldr	x0, [x19, #24]
  415b3c:	ldr	x0, [x0]
  415b40:	str	x0, [x20, #16]
  415b44:	mov	x0, #0x10                  	// #16
  415b48:	bl	41334c <ferror@plt+0xf3bc>
  415b4c:	str	x0, [x20, #32]
  415b50:	b	415f18 <ferror@plt+0x11f88>
  415b54:	str	x25, [sp, #64]
  415b58:	bl	403e80 <__errno_location@plt>
  415b5c:	mov	x25, x0
  415b60:	str	wzr, [x0]
  415b64:	mov	w2, #0x0                   	// #0
  415b68:	add	x1, sp, #0x58
  415b6c:	mov	x0, x20
  415b70:	bl	403b40 <strtol@plt>
  415b74:	mov	x24, x0
  415b78:	ldrb	w1, [x20]
  415b7c:	cbz	w1, 415bd0 <ferror@plt+0x11c40>
  415b80:	ldr	x0, [sp, #88]
  415b84:	ldrb	w0, [x0]
  415b88:	cbnz	w0, 415bd0 <ferror@plt+0x11c40>
  415b8c:	cmp	x24, w24, sxtw
  415b90:	b.ne	415c00 <ferror@plt+0x11c70>  // b.any
  415b94:	ldr	w0, [x25]
  415b98:	cmp	w0, #0x22
  415b9c:	b.eq	415c00 <ferror@plt+0x11c70>  // b.none
  415ba0:	ldr	x2, [x19, #24]
  415ba4:	mov	w1, #0x2                   	// #2
  415ba8:	mov	x0, x21
  415bac:	bl	4157c4 <ferror@plt+0x11834>
  415bb0:	ldr	x1, [x19, #24]
  415bb4:	ldr	w1, [x1]
  415bb8:	str	w1, [x0, #16]
  415bbc:	ldr	x0, [x19, #24]
  415bc0:	str	w24, [x0]
  415bc4:	mov	w19, #0x1                   	// #1
  415bc8:	ldr	x25, [sp, #64]
  415bcc:	b	4159e8 <ferror@plt+0x11a58>
  415bd0:	bl	4158a4 <ferror@plt+0x11914>
  415bd4:	mov	x5, x23
  415bd8:	mov	x4, x20
  415bdc:	adrp	x3, 440000 <ferror@plt+0x3c070>
  415be0:	add	x3, x3, #0xff8
  415be4:	mov	w2, #0x1                   	// #1
  415be8:	mov	w1, w0
  415bec:	mov	x0, x22
  415bf0:	bl	409780 <ferror@plt+0x57f0>
  415bf4:	mov	w19, #0x0                   	// #0
  415bf8:	ldr	x25, [sp, #64]
  415bfc:	b	4159e8 <ferror@plt+0x11a58>
  415c00:	bl	4158a4 <ferror@plt+0x11914>
  415c04:	mov	x5, x23
  415c08:	mov	x4, x20
  415c0c:	adrp	x3, 441000 <ferror@plt+0x3d070>
  415c10:	add	x3, x3, #0x20
  415c14:	mov	w2, #0x1                   	// #1
  415c18:	mov	w1, w0
  415c1c:	mov	x0, x22
  415c20:	bl	409780 <ferror@plt+0x57f0>
  415c24:	b	415bf4 <ferror@plt+0x11c64>
  415c28:	ldr	w0, [x19, #12]
  415c2c:	tbnz	w0, #5, 415c58 <ferror@plt+0x11cc8>
  415c30:	b	415e44 <ferror@plt+0x11eb4>
  415c34:	mov	x4, x22
  415c38:	mov	x3, #0x0                   	// #0
  415c3c:	mov	x2, #0x0                   	// #0
  415c40:	mov	x1, #0xffffffffffffffff    	// #-1
  415c44:	mov	x0, x20
  415c48:	bl	436cd4 <ferror@plt+0x32d44>
  415c4c:	mov	x20, x0
  415c50:	b	415c58 <ferror@plt+0x11cc8>
  415c54:	mov	x20, #0x0                   	// #0
  415c58:	ldr	w1, [x19, #12]
  415c5c:	mov	w0, #0x28                  	// #40
  415c60:	tst	w1, w0
  415c64:	ccmp	x20, #0x0, #0x0, eq  // eq = none
  415c68:	b.eq	415e2c <ferror@plt+0x11e9c>  // b.none
  415c6c:	ldr	x4, [x19, #24]
  415c70:	mov	x3, x22
  415c74:	ldr	x2, [x24, #32]
  415c78:	mov	x1, x20
  415c7c:	mov	x0, x23
  415c80:	blr	x4
  415c84:	mov	w19, w0
  415c88:	cmp	w0, #0x0
  415c8c:	ccmp	x22, #0x0, #0x4, eq  // eq = none
  415c90:	b.eq	415c9c <ferror@plt+0x11d0c>  // b.none
  415c94:	ldr	x0, [x22]
  415c98:	cbz	x0, 415ca8 <ferror@plt+0x11d18>
  415c9c:	mov	x0, x20
  415ca0:	bl	413498 <ferror@plt+0xf508>
  415ca4:	b	4159e8 <ferror@plt+0x11a58>
  415ca8:	bl	4158a4 <ferror@plt+0x11914>
  415cac:	mov	x4, x23
  415cb0:	adrp	x3, 441000 <ferror@plt+0x3d070>
  415cb4:	add	x3, x3, #0x48
  415cb8:	mov	w2, #0x2                   	// #2
  415cbc:	mov	w1, w0
  415cc0:	mov	x0, x22
  415cc4:	bl	409780 <ferror@plt+0x57f0>
  415cc8:	b	415c9c <ferror@plt+0x11d0c>
  415ccc:	str	d8, [sp, #72]
  415cd0:	bl	403e80 <__errno_location@plt>
  415cd4:	mov	x24, x0
  415cd8:	str	wzr, [x0]
  415cdc:	add	x1, sp, #0x58
  415ce0:	mov	x0, x20
  415ce4:	bl	420570 <ferror@plt+0x1c5e0>
  415ce8:	fmov	d8, d0
  415cec:	ldrb	w0, [x20]
  415cf0:	cbz	w0, 415d3c <ferror@plt+0x11dac>
  415cf4:	ldr	x0, [sp, #88]
  415cf8:	ldrb	w0, [x0]
  415cfc:	cbnz	w0, 415d3c <ferror@plt+0x11dac>
  415d00:	ldr	w0, [x24]
  415d04:	cmp	w0, #0x22
  415d08:	b.eq	415d6c <ferror@plt+0x11ddc>  // b.none
  415d0c:	ldr	x2, [x19, #24]
  415d10:	mov	w1, #0x7                   	// #7
  415d14:	mov	x0, x21
  415d18:	bl	4157c4 <ferror@plt+0x11834>
  415d1c:	ldr	x1, [x19, #24]
  415d20:	ldr	d0, [x1]
  415d24:	str	d0, [x0, #16]
  415d28:	ldr	x0, [x19, #24]
  415d2c:	str	d8, [x0]
  415d30:	mov	w19, #0x1                   	// #1
  415d34:	ldr	d8, [sp, #72]
  415d38:	b	4159e8 <ferror@plt+0x11a58>
  415d3c:	bl	4158a4 <ferror@plt+0x11914>
  415d40:	mov	x5, x23
  415d44:	mov	x4, x20
  415d48:	adrp	x3, 441000 <ferror@plt+0x3d070>
  415d4c:	add	x3, x3, #0x60
  415d50:	mov	w2, #0x1                   	// #1
  415d54:	mov	w1, w0
  415d58:	mov	x0, x22
  415d5c:	bl	409780 <ferror@plt+0x57f0>
  415d60:	mov	w19, #0x0                   	// #0
  415d64:	ldr	d8, [sp, #72]
  415d68:	b	4159e8 <ferror@plt+0x11a58>
  415d6c:	bl	4158a4 <ferror@plt+0x11914>
  415d70:	mov	x5, x23
  415d74:	mov	x4, x20
  415d78:	adrp	x3, 441000 <ferror@plt+0x3d070>
  415d7c:	add	x3, x3, #0x88
  415d80:	mov	w2, #0x1                   	// #1
  415d84:	mov	w1, w0
  415d88:	mov	x0, x22
  415d8c:	bl	409780 <ferror@plt+0x57f0>
  415d90:	b	415d60 <ferror@plt+0x11dd0>
  415d94:	bl	4158a4 <ferror@plt+0x11914>
  415d98:	mov	x5, x23
  415d9c:	mov	x4, x20
  415da0:	adrp	x3, 440000 <ferror@plt+0x3c070>
  415da4:	add	x3, x3, #0xff8
  415da8:	mov	w2, #0x1                   	// #1
  415dac:	mov	w1, w0
  415db0:	mov	x0, x22
  415db4:	bl	409780 <ferror@plt+0x57f0>
  415db8:	mov	w19, #0x0                   	// #0
  415dbc:	ldr	x25, [sp, #64]
  415dc0:	b	4159e8 <ferror@plt+0x11a58>
  415dc4:	bl	4158a4 <ferror@plt+0x11914>
  415dc8:	mov	x5, x23
  415dcc:	mov	x4, x20
  415dd0:	adrp	x3, 441000 <ferror@plt+0x3d070>
  415dd4:	add	x3, x3, #0x20
  415dd8:	mov	w2, #0x1                   	// #1
  415ddc:	mov	w1, w0
  415de0:	mov	x0, x22
  415de4:	bl	409780 <ferror@plt+0x57f0>
  415de8:	b	415db8 <ferror@plt+0x11e28>
  415dec:	str	x25, [sp, #64]
  415df0:	str	d8, [sp, #72]
  415df4:	mov	x4, #0x0                   	// #0
  415df8:	adrp	x3, 441000 <ferror@plt+0x3d070>
  415dfc:	add	x3, x3, #0x4f0
  415e00:	add	x3, x3, #0x30
  415e04:	mov	w2, #0x548                 	// #1352
  415e08:	adrp	x1, 441000 <ferror@plt+0x3d070>
  415e0c:	add	x1, x1, #0xb0
  415e10:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  415e14:	add	x0, x0, #0xb60
  415e18:	bl	4274b0 <ferror@plt+0x23520>
  415e1c:	mov	w19, #0x0                   	// #0
  415e20:	b	4159e8 <ferror@plt+0x11a58>
  415e24:	mov	w19, #0x0                   	// #0
  415e28:	b	4159e8 <ferror@plt+0x11a58>
  415e2c:	mov	w19, #0x0                   	// #0
  415e30:	b	4159e8 <ferror@plt+0x11a58>
  415e34:	cmp	w6, #0x2
  415e38:	b.eq	415b54 <ferror@plt+0x11bc4>  // b.none
  415e3c:	b.ls	415e60 <ferror@plt+0x11ed0>  // b.plast
  415e40:	cbz	x20, 415c28 <ferror@plt+0x11c98>
  415e44:	ldr	w0, [x19, #12]
  415e48:	tbnz	w0, #3, 415c54 <ferror@plt+0x11cc4>
  415e4c:	tbz	w0, #4, 415c34 <ferror@plt+0x11ca4>
  415e50:	mov	x0, x20
  415e54:	bl	4200fc <ferror@plt+0x1c16c>
  415e58:	mov	x20, x0
  415e5c:	b	415c58 <ferror@plt+0x11cc8>
  415e60:	cbz	w6, 4159c0 <ferror@plt+0x11a30>
  415e64:	cmp	w6, #0x1
  415e68:	b.ne	415dec <ferror@plt+0x11e5c>  // b.any
  415e6c:	mov	x4, x22
  415e70:	mov	x3, #0x0                   	// #0
  415e74:	mov	x2, #0x0                   	// #0
  415e78:	mov	x1, #0xffffffffffffffff    	// #-1
  415e7c:	mov	x0, x20
  415e80:	bl	436cd4 <ferror@plt+0x32d44>
  415e84:	mov	x20, x0
  415e88:	cbz	x0, 415e1c <ferror@plt+0x11e8c>
  415e8c:	ldr	x2, [x19, #24]
  415e90:	mov	w1, #0x1                   	// #1
  415e94:	mov	x0, x21
  415e98:	bl	4157c4 <ferror@plt+0x11834>
  415e9c:	mov	x21, x0
  415ea0:	ldr	x0, [x0, #24]
  415ea4:	bl	413498 <ferror@plt+0xf508>
  415ea8:	ldr	x0, [x19, #24]
  415eac:	ldr	x0, [x0]
  415eb0:	str	x0, [x21, #16]
  415eb4:	str	x20, [x21, #24]
  415eb8:	ldr	x0, [x19, #24]
  415ebc:	str	x20, [x0]
  415ec0:	mov	w19, #0x1                   	// #1
  415ec4:	b	4159e8 <ferror@plt+0x11a58>
  415ec8:	cmp	w6, #0x5
  415ecc:	b.eq	415a44 <ferror@plt+0x11ab4>  // b.none
  415ed0:	cmp	w6, #0x6
  415ed4:	b.ne	415dec <ferror@plt+0x11e5c>  // b.any
  415ed8:	mov	x0, x20
  415edc:	bl	4200fc <ferror@plt+0x1c16c>
  415ee0:	mov	x22, x0
  415ee4:	ldr	x2, [x19, #24]
  415ee8:	mov	w1, #0x5                   	// #5
  415eec:	mov	x0, x21
  415ef0:	bl	4157c4 <ferror@plt+0x11834>
  415ef4:	mov	x20, x0
  415ef8:	ldr	w1, [x0, #24]
  415efc:	cbz	w1, 415b38 <ferror@plt+0x11ba8>
  415f00:	add	w1, w1, #0x2
  415f04:	mov	x2, #0x8                   	// #8
  415f08:	sxtw	x1, w1
  415f0c:	ldr	x0, [x0, #32]
  415f10:	bl	41365c <ferror@plt+0xf6cc>
  415f14:	str	x0, [x20, #32]
  415f18:	ldrsw	x2, [x20, #24]
  415f1c:	ldr	x1, [x20, #32]
  415f20:	str	x22, [x1, x2, lsl #3]
  415f24:	ldrsw	x0, [x20, #24]
  415f28:	add	x0, x0, #0x1
  415f2c:	ldr	x1, [x20, #32]
  415f30:	str	xzr, [x1, x0, lsl #3]
  415f34:	ldr	w0, [x20, #24]
  415f38:	add	w0, w0, #0x1
  415f3c:	str	w0, [x20, #24]
  415f40:	ldr	x0, [x19, #24]
  415f44:	ldr	x1, [x20, #32]
  415f48:	str	x1, [x0]
  415f4c:	mov	w19, #0x1                   	// #1
  415f50:	b	4159e8 <ferror@plt+0x11a58>
  415f54:	stp	x29, x30, [sp, #-144]!
  415f58:	mov	x29, sp
  415f5c:	stp	x21, x22, [sp, #32]
  415f60:	str	x0, [sp, #112]
  415f64:	str	x6, [sp, #120]
  415f68:	str	x7, [sp, #128]
  415f6c:	ldr	w0, [x1, #72]
  415f70:	cmp	w0, #0x0
  415f74:	b.le	416328 <ferror@plt+0x12398>
  415f78:	stp	x19, x20, [sp, #16]
  415f7c:	stp	x23, x24, [sp, #48]
  415f80:	stp	x25, x26, [sp, #64]
  415f84:	stp	x27, x28, [sp, #80]
  415f88:	mov	x23, x1
  415f8c:	mov	x26, x2
  415f90:	mov	x25, x3
  415f94:	mov	w28, w4
  415f98:	mov	x27, x5
  415f9c:	mov	x20, #0x0                   	// #0
  415fa0:	adrp	x0, 441000 <ferror@plt+0x3d070>
  415fa4:	add	x0, x0, #0xf0
  415fa8:	str	x0, [sp, #136]
  415fac:	b	41600c <ferror@plt+0x1207c>
  415fb0:	ldr	x22, [x21, x19]
  415fb4:	mov	x1, x22
  415fb8:	mov	x0, x25
  415fbc:	bl	403ad0 <strcmp@plt>
  415fc0:	cbz	w0, 416064 <ferror@plt+0x120d4>
  415fc4:	ldr	x22, [x21, x19]
  415fc8:	mov	x0, x22
  415fcc:	bl	4034d0 <strlen@plt>
  415fd0:	sxtw	x21, w0
  415fd4:	mov	x2, x21
  415fd8:	mov	x1, x22
  415fdc:	mov	x0, x25
  415fe0:	bl	403830 <strncmp@plt>
  415fe4:	mov	w22, w0
  415fe8:	cbnz	w0, 415ffc <ferror@plt+0x1206c>
  415fec:	ldrb	w0, [x25, x21]
  415ff0:	cmp	w0, #0x3d
  415ff4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  415ff8:	b.eq	4160ec <ferror@plt+0x1215c>  // b.none
  415ffc:	add	x20, x20, #0x1
  416000:	ldr	w0, [x23, #72]
  416004:	cmp	w0, w20
  416008:	b.le	416310 <ferror@plt+0x12380>
  41600c:	ldr	w24, [x26]
  416010:	ldr	w0, [x27]
  416014:	cmp	w24, w0
  416018:	b.ge	416330 <ferror@plt+0x123a0>  // b.tcont
  41601c:	cbz	w28, 416034 <ferror@plt+0x120a4>
  416020:	ldr	x1, [x23, #64]
  416024:	add	x0, x20, x20, lsl #1
  416028:	add	x0, x1, x0, lsl #4
  41602c:	ldr	w0, [x0, #12]
  416030:	tbnz	w0, #6, 415ffc <ferror@plt+0x1206c>
  416034:	add	x19, x20, x20, lsl #1
  416038:	lsl	x19, x19, #4
  41603c:	str	x19, [sp, #104]
  416040:	ldr	x21, [x23, #64]
  416044:	add	x1, x21, x19
  416048:	ldr	w0, [x1, #16]
  41604c:	cbz	w0, 415fb0 <ferror@plt+0x12020>
  416050:	cmp	w0, #0x3
  416054:	b.ne	415fc4 <ferror@plt+0x12034>  // b.any
  416058:	ldr	w0, [x1, #12]
  41605c:	tbz	w0, #3, 415fc4 <ferror@plt+0x12034>
  416060:	b	415fb0 <ferror@plt+0x12020>
  416064:	mov	x2, #0x0                   	// #0
  416068:	mov	x1, x22
  41606c:	adrp	x0, 441000 <ferror@plt+0x3d070>
  416070:	add	x0, x0, #0xf0
  416074:	bl	420364 <ferror@plt+0x1c3d4>
  416078:	mov	x19, x0
  41607c:	ldr	x2, [x23, #64]
  416080:	ldr	x5, [sp, #128]
  416084:	mov	x4, x0
  416088:	mov	x3, #0x0                   	// #0
  41608c:	ldr	x0, [sp, #104]
  416090:	add	x2, x2, x0
  416094:	mov	x1, x23
  416098:	ldr	x20, [sp, #112]
  41609c:	mov	x0, x20
  4160a0:	bl	4158e8 <ferror@plt+0x11958>
  4160a4:	mov	w22, w0
  4160a8:	mov	x0, x19
  4160ac:	bl	413498 <ferror@plt+0xf508>
  4160b0:	ldrsw	x1, [x26]
  4160b4:	ldr	x0, [sp, #120]
  4160b8:	ldr	x0, [x0]
  4160bc:	mov	x2, #0x0                   	// #0
  4160c0:	add	x1, x0, x1, lsl #3
  4160c4:	mov	x0, x20
  4160c8:	bl	415838 <ferror@plt+0x118a8>
  4160cc:	mov	w0, #0x1                   	// #1
  4160d0:	ldr	x1, [sp, #144]
  4160d4:	str	w0, [x1]
  4160d8:	ldp	x19, x20, [sp, #16]
  4160dc:	ldp	x23, x24, [sp, #48]
  4160e0:	ldp	x25, x26, [sp, #64]
  4160e4:	ldp	x27, x28, [sp, #80]
  4160e8:	b	416344 <ferror@plt+0x123b4>
  4160ec:	ldr	x0, [sp, #120]
  4160f0:	ldr	x1, [x0]
  4160f4:	mov	x2, #0x0                   	// #0
  4160f8:	add	x1, x1, w24, sxtw #3
  4160fc:	ldr	x0, [sp, #112]
  416100:	bl	415838 <ferror@plt+0x118a8>
  416104:	ldr	x0, [x23, #64]
  416108:	mov	x2, #0x0                   	// #0
  41610c:	ldr	x1, [x0, x19]
  416110:	ldr	x0, [sp, #136]
  416114:	bl	420364 <ferror@plt+0x1c3d4>
  416118:	mov	x24, x0
  41611c:	ldrb	w0, [x25, x21]
  416120:	add	x21, x21, #0x1
  416124:	add	x21, x25, x21
  416128:	cmp	w0, #0x3d
  41612c:	b.eq	416190 <ferror@plt+0x12200>  // b.none
  416130:	ldr	w0, [x26]
  416134:	ldr	w1, [x27]
  416138:	sub	w1, w1, #0x1
  41613c:	cmp	w0, w1
  416140:	b.ge	416254 <ferror@plt+0x122c4>  // b.tcont
  416144:	ldr	x2, [x23, #64]
  416148:	add	x2, x2, x19
  41614c:	ldr	w1, [x2, #16]
  416150:	cmp	w1, #0x3
  416154:	b.ne	416160 <ferror@plt+0x121d0>  // b.any
  416158:	ldr	w1, [x2, #12]
  41615c:	tbnz	w1, #5, 4161d0 <ferror@plt+0x12240>
  416160:	sxtw	x0, w0
  416164:	add	x0, x0, #0x1
  416168:	ldr	x1, [sp, #120]
  41616c:	ldr	x1, [x1]
  416170:	ldr	x21, [x1, x0, lsl #3]
  416174:	mov	x2, #0x0                   	// #0
  416178:	add	x1, x1, x0, lsl #3
  41617c:	ldr	x0, [sp, #112]
  416180:	bl	415838 <ferror@plt+0x118a8>
  416184:	ldr	w0, [x26]
  416188:	add	w0, w0, #0x1
  41618c:	str	w0, [x26]
  416190:	ldr	x2, [x23, #64]
  416194:	ldr	x5, [sp, #128]
  416198:	mov	x4, x24
  41619c:	mov	x3, x21
  4161a0:	add	x2, x2, x19
  4161a4:	mov	x1, x23
  4161a8:	ldr	x0, [sp, #112]
  4161ac:	bl	4158e8 <ferror@plt+0x11958>
  4161b0:	mov	w22, w0
  4161b4:	cbz	w0, 4162f4 <ferror@plt+0x12364>
  4161b8:	mov	x0, x24
  4161bc:	bl	413498 <ferror@plt+0xf508>
  4161c0:	ldr	x0, [sp, #144]
  4161c4:	mov	w1, #0x1                   	// #1
  4161c8:	str	w1, [x0]
  4161cc:	b	415ffc <ferror@plt+0x1206c>
  4161d0:	sxtw	x0, w0
  4161d4:	add	x0, x0, #0x1
  4161d8:	ldr	x1, [sp, #120]
  4161dc:	ldr	x3, [x1]
  4161e0:	add	x1, x3, x0, lsl #3
  4161e4:	ldr	x21, [x3, x0, lsl #3]
  4161e8:	ldrb	w0, [x21]
  4161ec:	cmp	w0, #0x2d
  4161f0:	b.eq	416210 <ferror@plt+0x12280>  // b.none
  4161f4:	mov	x2, #0x0                   	// #0
  4161f8:	ldr	x0, [sp, #112]
  4161fc:	bl	415838 <ferror@plt+0x118a8>
  416200:	ldr	w0, [x26]
  416204:	add	w0, w0, #0x1
  416208:	str	w0, [x26]
  41620c:	b	416190 <ferror@plt+0x12200>
  416210:	ldr	x5, [sp, #128]
  416214:	mov	x4, x24
  416218:	mov	x3, #0x0                   	// #0
  41621c:	mov	x1, x23
  416220:	ldr	x0, [sp, #112]
  416224:	bl	4158e8 <ferror@plt+0x11958>
  416228:	mov	w22, w0
  41622c:	mov	w0, #0x1                   	// #1
  416230:	ldr	x1, [sp, #144]
  416234:	str	w0, [x1]
  416238:	mov	x0, x24
  41623c:	bl	413498 <ferror@plt+0xf508>
  416240:	ldp	x19, x20, [sp, #16]
  416244:	ldp	x23, x24, [sp, #48]
  416248:	ldp	x25, x26, [sp, #64]
  41624c:	ldp	x27, x28, [sp, #80]
  416250:	b	416344 <ferror@plt+0x123b4>
  416254:	ldr	x2, [x23, #64]
  416258:	ldr	x0, [sp, #104]
  41625c:	add	x2, x2, x0
  416260:	ldr	w0, [x2, #16]
  416264:	cmp	w0, #0x3
  416268:	b.ne	416274 <ferror@plt+0x122e4>  // b.any
  41626c:	ldr	w0, [x2, #12]
  416270:	tbnz	w0, #5, 4162b0 <ferror@plt+0x12320>
  416274:	bl	4158a4 <ferror@plt+0x11914>
  416278:	mov	x4, x24
  41627c:	adrp	x3, 441000 <ferror@plt+0x3d070>
  416280:	add	x3, x3, #0xf8
  416284:	mov	w2, #0x1                   	// #1
  416288:	mov	w1, w0
  41628c:	ldr	x0, [sp, #128]
  416290:	bl	409780 <ferror@plt+0x57f0>
  416294:	mov	x0, x24
  416298:	bl	413498 <ferror@plt+0xf508>
  41629c:	ldp	x19, x20, [sp, #16]
  4162a0:	ldp	x23, x24, [sp, #48]
  4162a4:	ldp	x25, x26, [sp, #64]
  4162a8:	ldp	x27, x28, [sp, #80]
  4162ac:	b	416344 <ferror@plt+0x123b4>
  4162b0:	ldr	x5, [sp, #128]
  4162b4:	mov	x4, x24
  4162b8:	mov	x3, #0x0                   	// #0
  4162bc:	mov	x1, x23
  4162c0:	ldr	x0, [sp, #112]
  4162c4:	bl	4158e8 <ferror@plt+0x11958>
  4162c8:	mov	w22, w0
  4162cc:	mov	w0, #0x1                   	// #1
  4162d0:	ldr	x1, [sp, #144]
  4162d4:	str	w0, [x1]
  4162d8:	mov	x0, x24
  4162dc:	bl	413498 <ferror@plt+0xf508>
  4162e0:	ldp	x19, x20, [sp, #16]
  4162e4:	ldp	x23, x24, [sp, #48]
  4162e8:	ldp	x25, x26, [sp, #64]
  4162ec:	ldp	x27, x28, [sp, #80]
  4162f0:	b	416344 <ferror@plt+0x123b4>
  4162f4:	mov	x0, x24
  4162f8:	bl	413498 <ferror@plt+0xf508>
  4162fc:	ldp	x19, x20, [sp, #16]
  416300:	ldp	x23, x24, [sp, #48]
  416304:	ldp	x25, x26, [sp, #64]
  416308:	ldp	x27, x28, [sp, #80]
  41630c:	b	416344 <ferror@plt+0x123b4>
  416310:	mov	w22, #0x1                   	// #1
  416314:	ldp	x19, x20, [sp, #16]
  416318:	ldp	x23, x24, [sp, #48]
  41631c:	ldp	x25, x26, [sp, #64]
  416320:	ldp	x27, x28, [sp, #80]
  416324:	b	416344 <ferror@plt+0x123b4>
  416328:	mov	w22, #0x1                   	// #1
  41632c:	b	416344 <ferror@plt+0x123b4>
  416330:	mov	w22, #0x1                   	// #1
  416334:	ldp	x19, x20, [sp, #16]
  416338:	ldp	x23, x24, [sp, #48]
  41633c:	ldp	x25, x26, [sp, #64]
  416340:	ldp	x27, x28, [sp, #80]
  416344:	mov	w0, w22
  416348:	ldp	x21, x22, [sp, #32]
  41634c:	ldp	x29, x30, [sp], #144
  416350:	ret
  416354:	stp	x29, x30, [sp, #-144]!
  416358:	mov	x29, sp
  41635c:	stp	x19, x20, [sp, #16]
  416360:	str	x0, [sp, #96]
  416364:	str	x6, [sp, #120]
  416368:	str	x7, [sp, #104]
  41636c:	ldr	w0, [x1, #72]
  416370:	cmp	w0, #0x0
  416374:	b.le	4165d8 <ferror@plt+0x12648>
  416378:	stp	x21, x22, [sp, #32]
  41637c:	stp	x23, x24, [sp, #48]
  416380:	stp	x25, x26, [sp, #64]
  416384:	stp	x27, x28, [sp, #80]
  416388:	mov	x21, x1
  41638c:	mov	w25, w2
  416390:	mov	x26, x3
  416394:	and	w22, w4, #0xff
  416398:	mov	x28, x5
  41639c:	sxtw	x0, w2
  4163a0:	add	x0, x0, #0x1
  4163a4:	lsl	x0, x0, #3
  4163a8:	str	x0, [sp, #128]
  4163ac:	mov	x19, #0x0                   	// #0
  4163b0:	adrp	x0, 441000 <ferror@plt+0x3d070>
  4163b4:	add	x0, x0, #0x110
  4163b8:	str	x0, [sp, #112]
  4163bc:	mov	w27, #0x1                   	// #1
  4163c0:	add	w0, w2, w27
  4163c4:	str	w0, [sp, #140]
  4163c8:	b	416500 <ferror@plt+0x12570>
  4163cc:	ldr	w2, [x0, #12]
  4163d0:	tbz	w2, #3, 416540 <ferror@plt+0x125b0>
  4163d4:	mov	x24, #0x0                   	// #0
  4163d8:	b	4164b8 <ferror@plt+0x12528>
  4163dc:	bl	4158a4 <ferror@plt+0x11914>
  4163e0:	mov	x4, x23
  4163e4:	adrp	x3, 441000 <ferror@plt+0x3d070>
  4163e8:	add	x3, x3, #0x48
  4163ec:	mov	w2, #0x2                   	// #2
  4163f0:	mov	w1, w0
  4163f4:	ldr	x0, [sp, #104]
  4163f8:	bl	409780 <ferror@plt+0x57f0>
  4163fc:	mov	x0, x23
  416400:	bl	413498 <ferror@plt+0xf508>
  416404:	mov	w20, #0x0                   	// #0
  416408:	ldp	x21, x22, [sp, #32]
  41640c:	ldp	x23, x24, [sp, #48]
  416410:	ldp	x25, x26, [sp, #64]
  416414:	ldp	x27, x28, [sp, #80]
  416418:	b	4165c8 <ferror@plt+0x12638>
  41641c:	ldr	x0, [sp, #120]
  416420:	ldr	x0, [x0]
  416424:	ldr	x2, [sp, #128]
  416428:	add	x1, x0, x2
  41642c:	ldr	x24, [x0, x2]
  416430:	ldrb	w0, [x24]
  416434:	cmp	w0, #0x2d
  416438:	b.ne	416444 <ferror@plt+0x124b4>  // b.any
  41643c:	mov	x24, #0x0                   	// #0
  416440:	b	4164b8 <ferror@plt+0x12528>
  416444:	mov	x2, #0x0                   	// #0
  416448:	ldr	x0, [sp, #96]
  41644c:	bl	415838 <ferror@plt+0x118a8>
  416450:	ldr	w0, [sp, #140]
  416454:	str	w0, [x26]
  416458:	b	4164b8 <ferror@plt+0x12528>
  41645c:	cmp	w1, #0x3
  416460:	b.ne	416474 <ferror@plt+0x124e4>  // b.any
  416464:	ldr	w0, [x0, #12]
  416468:	tbz	w0, #5, 416474 <ferror@plt+0x124e4>
  41646c:	mov	x24, #0x0                   	// #0
  416470:	b	4164b8 <ferror@plt+0x12528>
  416474:	bl	4158a4 <ferror@plt+0x11914>
  416478:	mov	x4, x23
  41647c:	adrp	x3, 441000 <ferror@plt+0x3d070>
  416480:	add	x3, x3, #0xf8
  416484:	mov	w2, #0x1                   	// #1
  416488:	mov	w1, w0
  41648c:	ldr	x0, [sp, #104]
  416490:	bl	409780 <ferror@plt+0x57f0>
  416494:	mov	x0, x23
  416498:	bl	413498 <ferror@plt+0xf508>
  41649c:	mov	w20, #0x0                   	// #0
  4164a0:	ldp	x21, x22, [sp, #32]
  4164a4:	ldp	x23, x24, [sp, #48]
  4164a8:	ldp	x25, x26, [sp, #64]
  4164ac:	ldp	x27, x28, [sp, #80]
  4164b0:	b	4165c8 <ferror@plt+0x12638>
  4164b4:	mov	x24, #0x0                   	// #0
  4164b8:	ldr	x2, [x21, #64]
  4164bc:	ldr	x5, [sp, #104]
  4164c0:	mov	x4, x23
  4164c4:	mov	x3, x24
  4164c8:	add	x2, x2, x20
  4164cc:	mov	x1, x21
  4164d0:	ldr	x0, [sp, #96]
  4164d4:	bl	4158e8 <ferror@plt+0x11958>
  4164d8:	mov	w20, w0
  4164dc:	cbz	w0, 416598 <ferror@plt+0x12608>
  4164e0:	mov	x0, x23
  4164e4:	bl	413498 <ferror@plt+0xf508>
  4164e8:	ldr	x0, [sp, #144]
  4164ec:	str	w27, [x0]
  4164f0:	add	x19, x19, #0x1
  4164f4:	ldr	w0, [x21, #72]
  4164f8:	cmp	w0, w19
  4164fc:	b.le	4165b4 <ferror@plt+0x12624>
  416500:	add	x20, x19, x19, lsl #1
  416504:	lsl	x20, x20, #4
  416508:	ldr	x0, [x21, #64]
  41650c:	add	x0, x0, x20
  416510:	ldrb	w1, [x0, #8]
  416514:	cmp	w1, w22
  416518:	b.ne	4164f0 <ferror@plt+0x12560>  // b.any
  41651c:	ldr	x0, [sp, #112]
  416520:	bl	4202dc <ferror@plt+0x1c34c>
  416524:	mov	x23, x0
  416528:	ldr	x0, [x21, #64]
  41652c:	add	x0, x0, x20
  416530:	ldr	w1, [x0, #16]
  416534:	cbz	w1, 4164b4 <ferror@plt+0x12524>
  416538:	cmp	w1, #0x3
  41653c:	b.eq	4163cc <ferror@plt+0x1243c>  // b.none
  416540:	ldr	w2, [x26]
  416544:	cmp	w2, w25
  416548:	b.gt	4163dc <ferror@plt+0x1244c>
  41654c:	ldr	w2, [x28]
  416550:	sub	w2, w2, #0x1
  416554:	cmp	w2, w25
  416558:	b.le	41645c <ferror@plt+0x124cc>
  41655c:	cmp	w1, #0x3
  416560:	b.ne	41656c <ferror@plt+0x125dc>  // b.any
  416564:	ldr	w0, [x0, #12]
  416568:	tbnz	w0, #5, 41641c <ferror@plt+0x1248c>
  41656c:	ldr	x0, [sp, #120]
  416570:	ldr	x1, [x0]
  416574:	ldr	x0, [sp, #128]
  416578:	ldr	x24, [x1, x0]
  41657c:	mov	x2, #0x0                   	// #0
  416580:	add	x1, x1, x0
  416584:	ldr	x0, [sp, #96]
  416588:	bl	415838 <ferror@plt+0x118a8>
  41658c:	ldr	w0, [sp, #140]
  416590:	str	w0, [x26]
  416594:	b	4164b8 <ferror@plt+0x12528>
  416598:	mov	x0, x23
  41659c:	bl	413498 <ferror@plt+0xf508>
  4165a0:	ldp	x21, x22, [sp, #32]
  4165a4:	ldp	x23, x24, [sp, #48]
  4165a8:	ldp	x25, x26, [sp, #64]
  4165ac:	ldp	x27, x28, [sp, #80]
  4165b0:	b	4165c8 <ferror@plt+0x12638>
  4165b4:	mov	w20, #0x1                   	// #1
  4165b8:	ldp	x21, x22, [sp, #32]
  4165bc:	ldp	x23, x24, [sp, #48]
  4165c0:	ldp	x25, x26, [sp, #64]
  4165c4:	ldp	x27, x28, [sp, #80]
  4165c8:	mov	w0, w20
  4165cc:	ldp	x19, x20, [sp, #16]
  4165d0:	ldp	x29, x30, [sp], #144
  4165d4:	ret
  4165d8:	mov	w20, #0x1                   	// #1
  4165dc:	b	4165c8 <ferror@plt+0x12638>
  4165e0:	stp	x29, x30, [sp, #-32]!
  4165e4:	mov	x29, sp
  4165e8:	stp	x19, x20, [sp, #16]
  4165ec:	mov	x20, x0
  4165f0:	mov	x0, #0x58                  	// #88
  4165f4:	bl	4133b0 <ferror@plt+0xf420>
  4165f8:	mov	x19, x0
  4165fc:	mov	x0, x20
  416600:	bl	4200fc <ferror@plt+0x1c16c>
  416604:	str	x0, [x19, #8]
  416608:	ldrb	w0, [x19, #56]
  41660c:	orr	w0, w0, #0x1
  416610:	and	w0, w0, #0xfffffffd
  416614:	strb	w0, [x19, #56]
  416618:	mov	x0, x19
  41661c:	ldp	x19, x20, [sp, #16]
  416620:	ldp	x29, x30, [sp], #32
  416624:	ret
  416628:	stp	x29, x30, [sp, #-32]!
  41662c:	mov	x29, sp
  416630:	cbz	x0, 4166c4 <ferror@plt+0x12734>
  416634:	stp	x19, x20, [sp, #16]
  416638:	mov	x19, x0
  41663c:	adrp	x1, 415000 <ferror@plt+0x11070>
  416640:	add	x1, x1, #0x398
  416644:	ldr	x0, [x0]
  416648:	bl	40df90 <ferror@plt+0xa000>
  41664c:	ldr	x0, [x19, #64]
  416650:	cbz	x0, 416658 <ferror@plt+0x126c8>
  416654:	bl	415398 <ferror@plt+0x11408>
  416658:	ldr	x20, [x19, #72]
  41665c:	cbz	x20, 416670 <ferror@plt+0x126e0>
  416660:	ldr	x0, [x20]
  416664:	bl	413498 <ferror@plt+0xf508>
  416668:	ldr	x20, [x20, #8]
  41666c:	cbnz	x20, 416660 <ferror@plt+0x126d0>
  416670:	ldr	x0, [x19, #72]
  416674:	bl	40d6c0 <ferror@plt+0x9730>
  416678:	str	xzr, [x19, #72]
  41667c:	mov	w1, #0x0                   	// #0
  416680:	mov	x0, x19
  416684:	bl	415420 <ferror@plt+0x11490>
  416688:	ldr	x0, [x19, #8]
  41668c:	bl	413498 <ferror@plt+0xf508>
  416690:	ldr	x0, [x19, #16]
  416694:	bl	413498 <ferror@plt+0xf508>
  416698:	ldr	x0, [x19, #24]
  41669c:	bl	413498 <ferror@plt+0xf508>
  4166a0:	ldr	x1, [x19, #40]
  4166a4:	cbz	x1, 4166b0 <ferror@plt+0x12720>
  4166a8:	ldr	x0, [x19, #48]
  4166ac:	blr	x1
  4166b0:	mov	x0, x19
  4166b4:	bl	413498 <ferror@plt+0xf508>
  4166b8:	ldp	x19, x20, [sp, #16]
  4166bc:	ldp	x29, x30, [sp], #32
  4166c0:	ret
  4166c4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4166c8:	add	x2, x2, #0xaf8
  4166cc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4166d0:	add	x1, x1, #0x4f0
  4166d4:	add	x1, x1, #0x40
  4166d8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4166dc:	add	x0, x0, #0xb60
  4166e0:	bl	4149c4 <ferror@plt+0x10a34>
  4166e4:	b	4166bc <ferror@plt+0x1272c>
  4166e8:	cbz	x0, 4166fc <ferror@plt+0x1276c>
  4166ec:	ldrb	w2, [x0, #56]
  4166f0:	bfxil	w2, w1, #0, #1
  4166f4:	strb	w2, [x0, #56]
  4166f8:	ret
  4166fc:	stp	x29, x30, [sp, #-16]!
  416700:	mov	x29, sp
  416704:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  416708:	add	x2, x2, #0xaf8
  41670c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  416710:	add	x1, x1, #0x4f0
  416714:	add	x1, x1, #0x58
  416718:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41671c:	add	x0, x0, #0xb60
  416720:	bl	4149c4 <ferror@plt+0x10a34>
  416724:	ldp	x29, x30, [sp], #16
  416728:	ret
  41672c:	cbz	x0, 41673c <ferror@plt+0x127ac>
  416730:	ldrb	w0, [x0, #56]
  416734:	and	w0, w0, #0x1
  416738:	ret
  41673c:	stp	x29, x30, [sp, #-16]!
  416740:	mov	x29, sp
  416744:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  416748:	add	x2, x2, #0xaf8
  41674c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  416750:	add	x1, x1, #0x4f0
  416754:	add	x1, x1, #0x80
  416758:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41675c:	add	x0, x0, #0xb60
  416760:	bl	4149c4 <ferror@plt+0x10a34>
  416764:	mov	w0, #0x0                   	// #0
  416768:	ldp	x29, x30, [sp], #16
  41676c:	ret
  416770:	cbz	x0, 416784 <ferror@plt+0x127f4>
  416774:	ldrb	w2, [x0, #56]
  416778:	bfi	w2, w1, #1, #1
  41677c:	strb	w2, [x0, #56]
  416780:	ret
  416784:	stp	x29, x30, [sp, #-16]!
  416788:	mov	x29, sp
  41678c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  416790:	add	x2, x2, #0xaf8
  416794:	adrp	x1, 441000 <ferror@plt+0x3d070>
  416798:	add	x1, x1, #0x4f0
  41679c:	add	x1, x1, #0xa8
  4167a0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4167a4:	add	x0, x0, #0xb60
  4167a8:	bl	4149c4 <ferror@plt+0x10a34>
  4167ac:	ldp	x29, x30, [sp], #16
  4167b0:	ret
  4167b4:	cbz	x0, 4167c4 <ferror@plt+0x12834>
  4167b8:	ldrb	w0, [x0, #56]
  4167bc:	ubfx	x0, x0, #1, #1
  4167c0:	ret
  4167c4:	stp	x29, x30, [sp, #-16]!
  4167c8:	mov	x29, sp
  4167cc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4167d0:	add	x2, x2, #0xaf8
  4167d4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4167d8:	add	x1, x1, #0x4f0
  4167dc:	add	x1, x1, #0xd8
  4167e0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4167e4:	add	x0, x0, #0xb60
  4167e8:	bl	4149c4 <ferror@plt+0x10a34>
  4167ec:	mov	w0, #0x0                   	// #0
  4167f0:	ldp	x29, x30, [sp], #16
  4167f4:	ret
  4167f8:	stp	x29, x30, [sp, #-80]!
  4167fc:	mov	x29, sp
  416800:	cbz	x0, 416858 <ferror@plt+0x128c8>
  416804:	stp	x21, x22, [sp, #32]
  416808:	mov	x22, x0
  41680c:	mov	x21, x1
  416810:	cbz	x1, 41687c <ferror@plt+0x128ec>
  416814:	ldr	x0, [x1]
  416818:	cbz	x0, 4168a4 <ferror@plt+0x12914>
  41681c:	ldr	x0, [x1, #8]
  416820:	cbz	x0, 4168cc <ferror@plt+0x1293c>
  416824:	ldr	x0, [x1, #16]
  416828:	cbz	x0, 4168f4 <ferror@plt+0x12964>
  41682c:	stp	x19, x20, [sp, #16]
  416830:	ldr	x19, [x22]
  416834:	cbz	x19, 41696c <ferror@plt+0x129dc>
  416838:	stp	x23, x24, [sp, #48]
  41683c:	str	x25, [sp, #64]
  416840:	adrp	x24, 441000 <ferror@plt+0x3d070>
  416844:	add	x24, x24, #0x170
  416848:	adrp	x23, 43e000 <ferror@plt+0x3a070>
  41684c:	add	x23, x23, #0xb60
  416850:	mov	w25, #0x10                  	// #16
  416854:	b	416940 <ferror@plt+0x129b0>
  416858:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  41685c:	add	x2, x2, #0xaf8
  416860:	adrp	x1, 441000 <ferror@plt+0x3d070>
  416864:	add	x1, x1, #0x4f0
  416868:	add	x1, x1, #0x108
  41686c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  416870:	add	x0, x0, #0xb60
  416874:	bl	4149c4 <ferror@plt+0x10a34>
  416878:	b	416984 <ferror@plt+0x129f4>
  41687c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  416880:	add	x2, x2, #0xf88
  416884:	adrp	x1, 441000 <ferror@plt+0x3d070>
  416888:	add	x1, x1, #0x4f0
  41688c:	add	x1, x1, #0x108
  416890:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  416894:	add	x0, x0, #0xb60
  416898:	bl	4149c4 <ferror@plt+0x10a34>
  41689c:	ldp	x21, x22, [sp, #32]
  4168a0:	b	416984 <ferror@plt+0x129f4>
  4168a4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4168a8:	add	x2, x2, #0x118
  4168ac:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4168b0:	add	x1, x1, #0x4f0
  4168b4:	add	x1, x1, #0x108
  4168b8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4168bc:	add	x0, x0, #0xb60
  4168c0:	bl	4149c4 <ferror@plt+0x10a34>
  4168c4:	ldp	x21, x22, [sp, #32]
  4168c8:	b	416984 <ferror@plt+0x129f4>
  4168cc:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4168d0:	add	x2, x2, #0x130
  4168d4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4168d8:	add	x1, x1, #0x4f0
  4168dc:	add	x1, x1, #0x108
  4168e0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4168e4:	add	x0, x0, #0xb60
  4168e8:	bl	4149c4 <ferror@plt+0x10a34>
  4168ec:	ldp	x21, x22, [sp, #32]
  4168f0:	b	416984 <ferror@plt+0x129f4>
  4168f4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4168f8:	add	x2, x2, #0x150
  4168fc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  416900:	add	x1, x1, #0x4f0
  416904:	add	x1, x1, #0x108
  416908:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41690c:	add	x0, x0, #0xb60
  416910:	bl	4149c4 <ferror@plt+0x10a34>
  416914:	ldp	x21, x22, [sp, #32]
  416918:	b	416984 <ferror@plt+0x129f4>
  41691c:	ldr	x0, [x1]
  416920:	cbnz	x0, 416938 <ferror@plt+0x129a8>
  416924:	mov	x3, x20
  416928:	mov	x2, x24
  41692c:	mov	w1, w25
  416930:	mov	x0, x23
  416934:	bl	414944 <ferror@plt+0x109b4>
  416938:	ldr	x19, [x19, #8]
  41693c:	cbz	x19, 416964 <ferror@plt+0x129d4>
  416940:	ldr	x1, [x19]
  416944:	ldr	x20, [x21]
  416948:	cbz	x20, 41691c <ferror@plt+0x1298c>
  41694c:	ldr	x1, [x1]
  416950:	cbz	x1, 416938 <ferror@plt+0x129a8>
  416954:	mov	x0, x20
  416958:	bl	403ad0 <strcmp@plt>
  41695c:	cbnz	w0, 416938 <ferror@plt+0x129a8>
  416960:	b	416924 <ferror@plt+0x12994>
  416964:	ldp	x23, x24, [sp, #48]
  416968:	ldr	x25, [sp, #64]
  41696c:	mov	x1, x21
  416970:	ldr	x0, [x22]
  416974:	bl	40dde4 <ferror@plt+0x9e54>
  416978:	str	x0, [x22]
  41697c:	ldp	x19, x20, [sp, #16]
  416980:	ldp	x21, x22, [sp, #32]
  416984:	ldp	x29, x30, [sp], #80
  416988:	ret
  41698c:	stp	x29, x30, [sp, #-16]!
  416990:	mov	x29, sp
  416994:	cbz	x0, 4169b0 <ferror@plt+0x12a20>
  416998:	cbz	x1, 4169d4 <ferror@plt+0x12a44>
  41699c:	ldr	x2, [x0, #64]
  4169a0:	cbnz	x2, 4169f8 <ferror@plt+0x12a68>
  4169a4:	str	x1, [x0, #64]
  4169a8:	ldp	x29, x30, [sp], #16
  4169ac:	ret
  4169b0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4169b4:	add	x2, x2, #0xaf8
  4169b8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4169bc:	add	x1, x1, #0x4f0
  4169c0:	add	x1, x1, #0x128
  4169c4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4169c8:	add	x0, x0, #0xb60
  4169cc:	bl	4149c4 <ferror@plt+0x10a34>
  4169d0:	b	4169a8 <ferror@plt+0x12a18>
  4169d4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4169d8:	add	x2, x2, #0xf88
  4169dc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4169e0:	add	x1, x1, #0x4f0
  4169e4:	add	x1, x1, #0x128
  4169e8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4169ec:	add	x0, x0, #0xb60
  4169f0:	bl	4149c4 <ferror@plt+0x10a34>
  4169f4:	b	4169a8 <ferror@plt+0x12a18>
  4169f8:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4169fc:	add	x2, x2, #0x1b0
  416a00:	mov	w1, #0x10                  	// #16
  416a04:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  416a08:	add	x0, x0, #0xb60
  416a0c:	bl	414944 <ferror@plt+0x109b4>
  416a10:	b	4169a8 <ferror@plt+0x12a18>
  416a14:	stp	x29, x30, [sp, #-32]!
  416a18:	mov	x29, sp
  416a1c:	str	x19, [sp, #16]
  416a20:	mov	x19, x0
  416a24:	cbz	x0, 416a38 <ferror@plt+0x12aa8>
  416a28:	ldr	x0, [x0, #64]
  416a2c:	ldr	x19, [sp, #16]
  416a30:	ldp	x29, x30, [sp], #32
  416a34:	ret
  416a38:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  416a3c:	add	x2, x2, #0xaf8
  416a40:	adrp	x1, 441000 <ferror@plt+0x3d070>
  416a44:	add	x1, x1, #0x4f0
  416a48:	add	x1, x1, #0x148
  416a4c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  416a50:	add	x0, x0, #0xb60
  416a54:	bl	4149c4 <ferror@plt+0x10a34>
  416a58:	mov	x0, x19
  416a5c:	b	416a2c <ferror@plt+0x12a9c>
  416a60:	sub	sp, sp, #0x480
  416a64:	stp	x29, x30, [sp]
  416a68:	mov	x29, sp
  416a6c:	stp	x19, x20, [sp, #16]
  416a70:	stp	x21, x22, [sp, #32]
  416a74:	stp	x23, x24, [sp, #48]
  416a78:	stp	x25, x26, [sp, #64]
  416a7c:	stp	x27, x28, [sp, #80]
  416a80:	mov	x27, x0
  416a84:	str	w1, [sp, #124]
  416a88:	str	x2, [sp, #112]
  416a8c:	mov	x0, #0x400                 	// #1024
  416a90:	bl	422464 <ferror@plt+0x1e4d4>
  416a94:	str	x0, [sp, #96]
  416a98:	ldr	x4, [x27, #64]
  416a9c:	cbz	x4, 416ad8 <ferror@plt+0x12b48>
  416aa0:	ldr	w1, [x4, #72]
  416aa4:	cmp	w1, #0x0
  416aa8:	b.le	416ad8 <ferror@plt+0x12b48>
  416aac:	ldr	x0, [x4, #64]
  416ab0:	sub	w1, w1, #0x1
  416ab4:	add	x1, x1, x1, lsl #1
  416ab8:	add	x2, x0, #0x30
  416abc:	add	x2, x2, x1, lsl #4
  416ac0:	ldr	x1, [x0]
  416ac4:	ldrb	w1, [x1]
  416ac8:	cbz	w1, 416b04 <ferror@plt+0x12b74>
  416acc:	add	x0, x0, #0x30
  416ad0:	cmp	x0, x2
  416ad4:	b.ne	416ac0 <ferror@plt+0x12b30>  // b.any
  416ad8:	bl	42ebec <ferror@plt+0x2ac5c>
  416adc:	adrp	x4, 441000 <ferror@plt+0x3d070>
  416ae0:	add	x4, x4, #0x1e0
  416ae4:	mov	x3, x0
  416ae8:	adrp	x2, 441000 <ferror@plt+0x3d070>
  416aec:	add	x2, x2, #0x1f0
  416af0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  416af4:	add	x1, x1, #0x1f8
  416af8:	ldr	x0, [sp, #96]
  416afc:	bl	423af0 <ferror@plt+0x1fb60>
  416b00:	b	416b68 <ferror@plt+0x12bd8>
  416b04:	ldr	x2, [x4, #40]
  416b08:	cbz	x2, 416c54 <ferror@plt+0x12cc4>
  416b0c:	ldr	x1, [x4, #56]
  416b10:	ldr	x0, [x0, #40]
  416b14:	blr	x2
  416b18:	mov	x19, x0
  416b1c:	bl	42ebec <ferror@plt+0x2ac5c>
  416b20:	adrp	x4, 441000 <ferror@plt+0x3d070>
  416b24:	add	x4, x4, #0x1e0
  416b28:	mov	x3, x0
  416b2c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  416b30:	add	x2, x2, #0x1f0
  416b34:	adrp	x1, 441000 <ferror@plt+0x3d070>
  416b38:	add	x1, x1, #0x1f8
  416b3c:	ldr	x20, [sp, #96]
  416b40:	mov	x0, x20
  416b44:	bl	423af0 <ferror@plt+0x1fb60>
  416b48:	cbz	x19, 416b68 <ferror@plt+0x12bd8>
  416b4c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  416b50:	add	x1, x1, #0x180
  416b54:	mov	x0, x20
  416b58:	bl	422928 <ferror@plt+0x1e998>
  416b5c:	mov	x1, x19
  416b60:	mov	x0, x20
  416b64:	bl	422928 <ferror@plt+0x1e998>
  416b68:	ldr	x0, [x27, #8]
  416b6c:	cbz	x0, 416ba0 <ferror@plt+0x12c10>
  416b70:	adrp	x1, 442000 <ferror@plt+0x3e070>
  416b74:	add	x1, x1, #0x180
  416b78:	ldr	x0, [sp, #96]
  416b7c:	bl	422928 <ferror@plt+0x1e998>
  416b80:	ldr	x2, [x27, #32]
  416b84:	cbz	x2, 416c5c <ferror@plt+0x12ccc>
  416b88:	ldr	x1, [x27, #48]
  416b8c:	ldr	x0, [x27, #8]
  416b90:	blr	x2
  416b94:	mov	x1, x0
  416b98:	ldr	x0, [sp, #96]
  416b9c:	bl	422928 <ferror@plt+0x1e998>
  416ba0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  416ba4:	add	x1, x1, #0x208
  416ba8:	ldr	x0, [sp, #96]
  416bac:	bl	422928 <ferror@plt+0x1e998>
  416bb0:	ldr	x0, [x27, #16]
  416bb4:	cbz	x0, 416be8 <ferror@plt+0x12c58>
  416bb8:	ldr	x2, [x27, #32]
  416bbc:	cbz	x2, 416bc8 <ferror@plt+0x12c38>
  416bc0:	ldr	x1, [x27, #48]
  416bc4:	blr	x2
  416bc8:	mov	x1, x0
  416bcc:	ldr	x19, [sp, #96]
  416bd0:	mov	x0, x19
  416bd4:	bl	422928 <ferror@plt+0x1e998>
  416bd8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  416bdc:	add	x1, x1, #0x208
  416be0:	mov	x0, x19
  416be4:	bl	422928 <ferror@plt+0x1e998>
  416be8:	mov	x2, #0x400                 	// #1024
  416bec:	mov	w1, #0x0                   	// #0
  416bf0:	add	x0, sp, #0x80
  416bf4:	bl	403880 <memset@plt>
  416bf8:	adrp	x1, 40d000 <ferror@plt+0x9070>
  416bfc:	add	x1, x1, #0x3c0
  416c00:	adrp	x0, 40d000 <ferror@plt+0x9070>
  416c04:	add	x0, x0, #0x3dc
  416c08:	bl	40c44c <ferror@plt+0x84bc>
  416c0c:	mov	x23, x0
  416c10:	adrp	x3, 413000 <ferror@plt+0xf070>
  416c14:	add	x3, x3, #0x498
  416c18:	mov	x2, #0x0                   	// #0
  416c1c:	mov	x1, #0x0                   	// #0
  416c20:	mov	x0, #0x0                   	// #0
  416c24:	bl	40c39c <ferror@plt+0x840c>
  416c28:	mov	x26, x0
  416c2c:	ldr	x0, [x27, #64]
  416c30:	cbz	x0, 416cac <ferror@plt+0x12d1c>
  416c34:	ldr	w1, [x0, #72]
  416c38:	cmp	w1, #0x0
  416c3c:	b.le	416cac <ferror@plt+0x12d1c>
  416c40:	mov	x19, #0x0                   	// #0
  416c44:	mov	w21, #0x0                   	// #0
  416c48:	add	x22, sp, #0x80
  416c4c:	mov	w24, #0x1                   	// #1
  416c50:	b	416c80 <ferror@plt+0x12cf0>
  416c54:	ldr	x19, [x0, #40]
  416c58:	b	416b1c <ferror@plt+0x12b8c>
  416c5c:	ldr	x1, [x27, #8]
  416c60:	b	416b98 <ferror@plt+0x12c08>
  416c64:	str	w24, [x22, w0, sxtw #2]
  416c68:	add	w21, w21, #0x1
  416c6c:	ldr	x0, [x27, #64]
  416c70:	add	x19, x19, #0x30
  416c74:	ldr	w1, [x0, #72]
  416c78:	cmp	w1, w21
  416c7c:	b.le	416cac <ferror@plt+0x12d1c>
  416c80:	ldr	x0, [x0, #64]
  416c84:	add	x20, x0, x19
  416c88:	mov	x2, x20
  416c8c:	ldr	x1, [x0, x19]
  416c90:	mov	x0, x23
  416c94:	bl	40cbb4 <ferror@plt+0x8c24>
  416c98:	ldrb	w0, [x20, #8]
  416c9c:	ldr	w1, [x22, w0, sxtw #2]
  416ca0:	cbz	w1, 416c64 <ferror@plt+0x12cd4>
  416ca4:	strb	wzr, [x20, #8]
  416ca8:	b	416c68 <ferror@plt+0x12cd8>
  416cac:	ldr	x28, [x27]
  416cb0:	cbz	x28, 416d78 <ferror@plt+0x12de8>
  416cb4:	add	x24, sp, #0x80
  416cb8:	adrp	x0, 441000 <ferror@plt+0x3d070>
  416cbc:	add	x0, x0, #0x210
  416cc0:	str	x0, [sp, #104]
  416cc4:	b	416d58 <ferror@plt+0x12dc8>
  416cc8:	ldr	x2, [x19]
  416ccc:	ldr	x1, [x22]
  416cd0:	ldr	x0, [sp, #104]
  416cd4:	bl	4202dc <ferror@plt+0x1c34c>
  416cd8:	mov	x2, x0
  416cdc:	mov	x1, x19
  416ce0:	mov	x0, x26
  416ce4:	bl	40cbb4 <ferror@plt+0x8c24>
  416ce8:	b	416d34 <ferror@plt+0x12da4>
  416cec:	str	w25, [x24, w0, sxtw #2]
  416cf0:	add	w21, w21, #0x1
  416cf4:	add	x20, x20, #0x30
  416cf8:	ldr	w0, [x22, #72]
  416cfc:	cmp	w0, w21
  416d00:	b.le	416d50 <ferror@plt+0x12dc0>
  416d04:	ldr	x0, [x22, #64]
  416d08:	add	x19, x0, x20
  416d0c:	ldr	x1, [x0, x20]
  416d10:	mov	x0, x23
  416d14:	bl	40c894 <ferror@plt+0x8904>
  416d18:	cbz	x0, 416d24 <ferror@plt+0x12d94>
  416d1c:	ldr	w0, [x19, #12]
  416d20:	tbz	w0, #6, 416cc8 <ferror@plt+0x12d38>
  416d24:	mov	x2, x19
  416d28:	ldr	x1, [x19]
  416d2c:	mov	x0, x23
  416d30:	bl	40cbb4 <ferror@plt+0x8c24>
  416d34:	ldrb	w0, [x19, #8]
  416d38:	ldr	w1, [x24, w0, sxtw #2]
  416d3c:	cbz	w1, 416cec <ferror@plt+0x12d5c>
  416d40:	ldr	w1, [x19, #12]
  416d44:	tbnz	w1, #6, 416cec <ferror@plt+0x12d5c>
  416d48:	strb	wzr, [x19, #8]
  416d4c:	b	416cf0 <ferror@plt+0x12d60>
  416d50:	ldr	x28, [x28, #8]
  416d54:	cbz	x28, 416d78 <ferror@plt+0x12de8>
  416d58:	ldr	x22, [x28]
  416d5c:	ldr	w0, [x22, #72]
  416d60:	cmp	w0, #0x0
  416d64:	b.le	416d50 <ferror@plt+0x12dc0>
  416d68:	mov	x20, #0x0                   	// #0
  416d6c:	mov	w21, #0x0                   	// #0
  416d70:	mov	w25, #0x1                   	// #1
  416d74:	b	416d04 <ferror@plt+0x12d74>
  416d78:	mov	x0, x23
  416d7c:	bl	40ce14 <ferror@plt+0x8e84>
  416d80:	ldr	x20, [x27]
  416d84:	ldrb	w0, [x27, #56]
  416d88:	tbnz	w0, #0, 416db8 <ferror@plt+0x12e28>
  416d8c:	ldr	x0, [x27, #64]
  416d90:	mov	w19, #0x0                   	// #0
  416d94:	cbz	x0, 416da8 <ferror@plt+0x12e18>
  416d98:	mov	x1, x26
  416d9c:	bl	415588 <ferror@plt+0x115f8>
  416da0:	cmp	w19, w0
  416da4:	csel	w19, w19, w0, ge  // ge = tcont
  416da8:	cbz	x20, 417160 <ferror@plt+0x131d0>
  416dac:	adrp	x21, 441000 <ferror@plt+0x3d070>
  416db0:	add	x21, x21, #0x238
  416db4:	b	416e2c <ferror@plt+0x12e9c>
  416db8:	adrp	x0, 441000 <ferror@plt+0x3d070>
  416dbc:	add	x0, x0, #0x218
  416dc0:	bl	4154c0 <ferror@plt+0x11530>
  416dc4:	mov	x21, x0
  416dc8:	mov	w19, w0
  416dcc:	cbz	x20, 417158 <ferror@plt+0x131c8>
  416dd0:	adrp	x0, 441000 <ferror@plt+0x3d070>
  416dd4:	add	x0, x0, #0x228
  416dd8:	bl	4154c0 <ferror@plt+0x11530>
  416ddc:	cmp	w21, w0
  416de0:	csel	w19, w21, w0, ge  // ge = tcont
  416de4:	ldr	x0, [x27, #64]
  416de8:	cbnz	x0, 416d98 <ferror@plt+0x12e08>
  416dec:	b	416dac <ferror@plt+0x12e1c>
  416df0:	mov	x0, x21
  416df4:	bl	4154c0 <ferror@plt+0x11530>
  416df8:	mov	x23, x0
  416dfc:	ldr	x0, [x22]
  416e00:	bl	4154c0 <ferror@plt+0x11530>
  416e04:	add	w0, w23, w0
  416e08:	cmp	w19, w0
  416e0c:	csel	w19, w19, w0, ge  // ge = tcont
  416e10:	mov	x1, x26
  416e14:	mov	x0, x22
  416e18:	bl	415588 <ferror@plt+0x115f8>
  416e1c:	cmp	w19, w0
  416e20:	csel	w19, w19, w0, ge  // ge = tcont
  416e24:	ldr	x20, [x20, #8]
  416e28:	cbz	x20, 417160 <ferror@plt+0x131d0>
  416e2c:	ldr	x22, [x20]
  416e30:	ldrb	w0, [x27, #56]
  416e34:	tbz	w0, #0, 416e10 <ferror@plt+0x12e80>
  416e38:	b	416df0 <ferror@plt+0x12e60>
  416e3c:	ldrb	w0, [x27, #56]
  416e40:	tbnz	w0, #0, 416e8c <ferror@plt+0x12efc>
  416e44:	ldr	w0, [sp, #124]
  416e48:	cbz	w0, 416f88 <ferror@plt+0x12ff8>
  416e4c:	mov	w2, #0x1                   	// #1
  416e50:	ldr	x1, [x27, #64]
  416e54:	mov	x0, x27
  416e58:	bl	415268 <ferror@plt+0x112d8>
  416e5c:	cbnz	w0, 417038 <ferror@plt+0x130a8>
  416e60:	ldr	x19, [x27]
  416e64:	cbz	x19, 41721c <ferror@plt+0x1328c>
  416e68:	mov	w20, #0x1                   	// #1
  416e6c:	mov	w2, w20
  416e70:	ldr	x1, [x19]
  416e74:	mov	x0, x27
  416e78:	bl	415268 <ferror@plt+0x112d8>
  416e7c:	cbnz	w0, 417124 <ferror@plt+0x13194>
  416e80:	ldr	x19, [x19, #8]
  416e84:	cbnz	x19, 416e6c <ferror@plt+0x12edc>
  416e88:	b	41721c <ferror@plt+0x1328c>
  416e8c:	ldr	x20, [x27]
  416e90:	mov	x0, x27
  416e94:	bl	4152fc <ferror@plt+0x1136c>
  416e98:	cmp	w0, #0x0
  416e9c:	adrp	x6, 441000 <ferror@plt+0x3d070>
  416ea0:	add	x6, x6, #0x240
  416ea4:	adrp	x5, 441000 <ferror@plt+0x3d070>
  416ea8:	add	x5, x5, #0x258
  416eac:	mov	w4, w19
  416eb0:	mov	w3, #0x3f                  	// #63
  416eb4:	mov	w0, #0x68                  	// #104
  416eb8:	csel	w3, w3, w0, ne  // ne = any
  416ebc:	adrp	x2, 441000 <ferror@plt+0x3d070>
  416ec0:	add	x2, x2, #0x260
  416ec4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  416ec8:	add	x1, x1, #0x270
  416ecc:	ldr	x22, [sp, #96]
  416ed0:	mov	x0, x22
  416ed4:	bl	423af0 <ferror@plt+0x1fb60>
  416ed8:	cbz	x20, 416f68 <ferror@plt+0x12fd8>
  416edc:	adrp	x4, 441000 <ferror@plt+0x3d070>
  416ee0:	add	x4, x4, #0x288
  416ee4:	adrp	x3, 441000 <ferror@plt+0x3d070>
  416ee8:	add	x3, x3, #0x2a0
  416eec:	mov	w2, w21
  416ef0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  416ef4:	add	x1, x1, #0x2b0
  416ef8:	mov	x0, x22
  416efc:	bl	423af0 <ferror@plt+0x1fb60>
  416f00:	sub	w19, w19, #0x1
  416f04:	adrp	x23, 441000 <ferror@plt+0x3d070>
  416f08:	add	x23, x23, #0x2c0
  416f0c:	b	416f30 <ferror@plt+0x12fa0>
  416f10:	ldr	x4, [x22, #16]
  416f14:	mov	x3, x24
  416f18:	mov	w2, w19
  416f1c:	mov	x1, x23
  416f20:	ldr	x0, [sp, #96]
  416f24:	bl	423af0 <ferror@plt+0x1fb60>
  416f28:	ldr	x20, [x20, #8]
  416f2c:	cbz	x20, 416f68 <ferror@plt+0x12fd8>
  416f30:	ldr	x22, [x20]
  416f34:	mov	w2, #0x0                   	// #0
  416f38:	mov	x1, x22
  416f3c:	mov	x0, x27
  416f40:	bl	415268 <ferror@plt+0x112d8>
  416f44:	cbz	w0, 416f28 <ferror@plt+0x12f98>
  416f48:	ldr	x24, [x22]
  416f4c:	ldr	x2, [x22, #40]
  416f50:	cbz	x2, 416f10 <ferror@plt+0x12f80>
  416f54:	ldr	x1, [x22, #56]
  416f58:	ldr	x0, [x22, #16]
  416f5c:	blr	x2
  416f60:	mov	x4, x0
  416f64:	b	416f14 <ferror@plt+0x12f84>
  416f68:	adrp	x1, 43c000 <ferror@plt+0x38070>
  416f6c:	add	x1, x1, #0x728
  416f70:	ldr	x0, [sp, #96]
  416f74:	bl	422928 <ferror@plt+0x1e998>
  416f78:	b	416e44 <ferror@plt+0x12eb4>
  416f7c:	ldr	x0, [sp, #112]
  416f80:	ldr	x1, [x0, #8]
  416f84:	b	41719c <ferror@plt+0x1320c>
  416f88:	ldr	x20, [x27]
  416f8c:	cbz	x20, 416e4c <ferror@plt+0x12ebc>
  416f90:	adrp	x24, 43c000 <ferror@plt+0x38070>
  416f94:	add	x24, x24, #0x728
  416f98:	b	416fec <ferror@plt+0x1305c>
  416f9c:	add	w23, w23, #0x1
  416fa0:	add	x22, x22, #0x30
  416fa4:	ldr	w0, [x19, #72]
  416fa8:	cmp	w0, w23
  416fac:	b.le	416fd8 <ferror@plt+0x13048>
  416fb0:	ldr	x2, [x19, #64]
  416fb4:	add	x2, x2, x22
  416fb8:	ldr	w0, [x2, #12]
  416fbc:	tbnz	w0, #1, 416f9c <ferror@plt+0x1300c>
  416fc0:	mov	x4, x26
  416fc4:	ldr	x3, [sp, #96]
  416fc8:	mov	w1, w21
  416fcc:	mov	x0, x19
  416fd0:	bl	415684 <ferror@plt+0x116f4>
  416fd4:	b	416f9c <ferror@plt+0x1300c>
  416fd8:	mov	x1, x24
  416fdc:	ldr	x0, [sp, #96]
  416fe0:	bl	422928 <ferror@plt+0x1e998>
  416fe4:	ldr	x20, [x20, #8]
  416fe8:	cbz	x20, 416e4c <ferror@plt+0x12ebc>
  416fec:	ldr	x19, [x20]
  416ff0:	mov	w2, #0x0                   	// #0
  416ff4:	mov	x1, x19
  416ff8:	mov	x0, x27
  416ffc:	bl	415268 <ferror@plt+0x112d8>
  417000:	cbz	w0, 416fe4 <ferror@plt+0x13054>
  417004:	ldr	x1, [x19, #8]
  417008:	ldr	x22, [sp, #96]
  41700c:	mov	x0, x22
  417010:	bl	422928 <ferror@plt+0x1e998>
  417014:	mov	x1, x24
  417018:	mov	x0, x22
  41701c:	bl	422928 <ferror@plt+0x1e998>
  417020:	ldr	w0, [x19, #72]
  417024:	cmp	w0, #0x0
  417028:	b.le	416fd8 <ferror@plt+0x13048>
  41702c:	ldr	w23, [sp, #124]
  417030:	mov	x22, #0x0                   	// #0
  417034:	b	416fb0 <ferror@plt+0x13020>
  417038:	ldr	x23, [x27]
  41703c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  417040:	add	x1, x1, #0x2d8
  417044:	ldr	x19, [sp, #96]
  417048:	mov	x0, x19
  41704c:	bl	422928 <ferror@plt+0x1e998>
  417050:	adrp	x1, 43c000 <ferror@plt+0x38070>
  417054:	add	x1, x1, #0x728
  417058:	mov	x0, x19
  41705c:	bl	422928 <ferror@plt+0x1e998>
  417060:	ldr	x0, [x27, #64]
  417064:	cbz	x0, 4170ac <ferror@plt+0x1311c>
  417068:	ldr	w1, [x0, #72]
  41706c:	mov	x20, #0x0                   	// #0
  417070:	mov	w19, #0x0                   	// #0
  417074:	cmp	w1, #0x0
  417078:	b.le	4170ac <ferror@plt+0x1311c>
  41707c:	ldr	x2, [x0, #64]
  417080:	mov	x4, x26
  417084:	ldr	x3, [sp, #96]
  417088:	add	x2, x2, x20
  41708c:	mov	w1, w21
  417090:	bl	415684 <ferror@plt+0x116f4>
  417094:	add	w19, w19, #0x1
  417098:	ldr	x0, [x27, #64]
  41709c:	add	x20, x20, #0x30
  4170a0:	ldr	w1, [x0, #72]
  4170a4:	cmp	w1, w19
  4170a8:	b.gt	41707c <ferror@plt+0x130ec>
  4170ac:	cbnz	x23, 417108 <ferror@plt+0x13178>
  4170b0:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4170b4:	add	x1, x1, #0x728
  4170b8:	ldr	x0, [sp, #96]
  4170bc:	bl	422928 <ferror@plt+0x1e998>
  4170c0:	b	41721c <ferror@plt+0x1328c>
  4170c4:	mov	x4, x26
  4170c8:	ldr	x3, [sp, #96]
  4170cc:	mov	w1, w21
  4170d0:	mov	x0, x22
  4170d4:	bl	415684 <ferror@plt+0x116f4>
  4170d8:	add	w19, w19, #0x1
  4170dc:	add	x20, x20, #0x30
  4170e0:	ldr	w0, [x22, #72]
  4170e4:	cmp	w0, w19
  4170e8:	b.le	417100 <ferror@plt+0x13170>
  4170ec:	ldr	x2, [x22, #64]
  4170f0:	add	x2, x2, x20
  4170f4:	ldr	w0, [x2, #12]
  4170f8:	tbz	w0, #1, 4170d8 <ferror@plt+0x13148>
  4170fc:	b	4170c4 <ferror@plt+0x13134>
  417100:	ldr	x23, [x23, #8]
  417104:	cbz	x23, 4170b0 <ferror@plt+0x13120>
  417108:	ldr	x22, [x23]
  41710c:	ldr	w0, [x22, #72]
  417110:	cmp	w0, #0x0
  417114:	b.le	417100 <ferror@plt+0x13170>
  417118:	mov	x20, #0x0                   	// #0
  41711c:	mov	w19, #0x0                   	// #0
  417120:	b	4170ec <ferror@plt+0x1315c>
  417124:	ldr	x23, [x27]
  417128:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41712c:	add	x1, x1, #0x2d8
  417130:	ldr	x19, [sp, #96]
  417134:	mov	x0, x19
  417138:	bl	422928 <ferror@plt+0x1e998>
  41713c:	adrp	x1, 43c000 <ferror@plt+0x38070>
  417140:	add	x1, x1, #0x728
  417144:	mov	x0, x19
  417148:	bl	422928 <ferror@plt+0x1e998>
  41714c:	ldr	x0, [x27, #64]
  417150:	cbnz	x0, 417068 <ferror@plt+0x130d8>
  417154:	b	417108 <ferror@plt+0x13178>
  417158:	ldr	x0, [x27, #64]
  41715c:	cbnz	x0, 416d98 <ferror@plt+0x12e08>
  417160:	add	w21, w19, #0x4
  417164:	ldr	x0, [sp, #112]
  417168:	cbz	x0, 416e3c <ferror@plt+0x12eac>
  41716c:	mov	w2, #0x0                   	// #0
  417170:	ldr	x1, [sp, #112]
  417174:	mov	x0, x27
  417178:	bl	415268 <ferror@plt+0x112d8>
  41717c:	cbz	w0, 417214 <ferror@plt+0x13284>
  417180:	ldr	x0, [sp, #112]
  417184:	ldr	x2, [x0, #40]
  417188:	cbz	x2, 416f7c <ferror@plt+0x12fec>
  41718c:	ldr	x1, [x0, #56]
  417190:	ldr	x0, [x0, #8]
  417194:	blr	x2
  417198:	mov	x1, x0
  41719c:	ldr	x19, [sp, #96]
  4171a0:	mov	x0, x19
  4171a4:	bl	422928 <ferror@plt+0x1e998>
  4171a8:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4171ac:	add	x1, x1, #0x728
  4171b0:	mov	x0, x19
  4171b4:	bl	422928 <ferror@plt+0x1e998>
  4171b8:	ldr	x0, [sp, #112]
  4171bc:	ldr	w0, [x0, #72]
  4171c0:	cmp	w0, #0x0
  4171c4:	b.le	417204 <ferror@plt+0x13274>
  4171c8:	mov	x20, #0x0                   	// #0
  4171cc:	mov	w19, #0x0                   	// #0
  4171d0:	ldr	x22, [sp, #112]
  4171d4:	mov	x0, x22
  4171d8:	ldr	x2, [x22, #64]
  4171dc:	mov	x4, x26
  4171e0:	ldr	x3, [sp, #96]
  4171e4:	add	x2, x2, x20
  4171e8:	mov	w1, w21
  4171ec:	bl	415684 <ferror@plt+0x116f4>
  4171f0:	add	w19, w19, #0x1
  4171f4:	add	x20, x20, #0x30
  4171f8:	ldr	w0, [x22, #72]
  4171fc:	cmp	w0, w19
  417200:	b.gt	4171d0 <ferror@plt+0x13240>
  417204:	adrp	x1, 43c000 <ferror@plt+0x38070>
  417208:	add	x1, x1, #0x728
  41720c:	ldr	x0, [sp, #96]
  417210:	bl	422928 <ferror@plt+0x1e998>
  417214:	ldr	w0, [sp, #124]
  417218:	cbnz	w0, 416e4c <ferror@plt+0x12ebc>
  41721c:	ldr	x0, [x27, #24]
  417220:	cbz	x0, 417254 <ferror@plt+0x132c4>
  417224:	ldr	x2, [x27, #32]
  417228:	cbz	x2, 417234 <ferror@plt+0x132a4>
  41722c:	ldr	x1, [x27, #48]
  417230:	blr	x2
  417234:	mov	x1, x0
  417238:	ldr	x19, [sp, #96]
  41723c:	mov	x0, x19
  417240:	bl	422928 <ferror@plt+0x1e998>
  417244:	adrp	x1, 43c000 <ferror@plt+0x38070>
  417248:	add	x1, x1, #0x728
  41724c:	mov	x0, x19
  417250:	bl	422928 <ferror@plt+0x1e998>
  417254:	mov	x0, x26
  417258:	bl	40ce14 <ferror@plt+0x8e84>
  41725c:	mov	w1, #0x0                   	// #0
  417260:	ldr	x0, [sp, #96]
  417264:	bl	4224b4 <ferror@plt+0x1e524>
  417268:	ldp	x19, x20, [sp, #16]
  41726c:	ldp	x21, x22, [sp, #32]
  417270:	ldp	x23, x24, [sp, #48]
  417274:	ldp	x25, x26, [sp, #64]
  417278:	ldp	x27, x28, [sp, #80]
  41727c:	ldp	x29, x30, [sp]
  417280:	add	sp, sp, #0x480
  417284:	ret
  417288:	stp	x29, x30, [sp, #-32]!
  41728c:	mov	x29, sp
  417290:	str	x19, [sp, #16]
  417294:	bl	416a60 <ferror@plt+0x12ad0>
  417298:	mov	x19, x0
  41729c:	mov	x1, x0
  4172a0:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4172a4:	add	x0, x0, #0xcb8
  4172a8:	bl	414f38 <ferror@plt+0x10fa8>
  4172ac:	mov	x0, x19
  4172b0:	bl	413498 <ferror@plt+0xf508>
  4172b4:	mov	w0, #0x0                   	// #0
  4172b8:	bl	403500 <exit@plt>
  4172bc:	stp	x29, x30, [sp, #-192]!
  4172c0:	mov	x29, sp
  4172c4:	stp	x19, x20, [sp, #16]
  4172c8:	stp	x21, x22, [sp, #32]
  4172cc:	stp	x23, x24, [sp, #48]
  4172d0:	stp	x25, x26, [sp, #64]
  4172d4:	stp	x27, x28, [sp, #80]
  4172d8:	sub	sp, sp, #0x10
  4172dc:	mov	x19, x0
  4172e0:	mov	x23, x1
  4172e4:	mov	x21, x2
  4172e8:	mov	x20, x3
  4172ec:	bl	42ebec <ferror@plt+0x2ac5c>
  4172f0:	cbz	x0, 417364 <ferror@plt+0x133d4>
  4172f4:	ldr	x22, [x19]
  4172f8:	cbnz	x22, 41740c <ferror@plt+0x1347c>
  4172fc:	ldr	x1, [x19, #64]
  417300:	cbz	x1, 417320 <ferror@plt+0x13390>
  417304:	ldr	x4, [x1, #80]
  417308:	cbz	x4, 417320 <ferror@plt+0x13390>
  41730c:	mov	x3, x20
  417310:	ldr	x2, [x1, #32]
  417314:	mov	x0, x19
  417318:	blr	x4
  41731c:	cbz	w0, 4179d4 <ferror@plt+0x13a44>
  417320:	cmp	x23, #0x0
  417324:	cset	w0, ne  // ne = any
  417328:	cmp	x21, #0x0
  41732c:	csel	w0, w0, wzr, ne  // ne = any
  417330:	str	w0, [x29, #152]
  417334:	cbz	w0, 417a70 <ferror@plt+0x13ae0>
  417338:	mov	w0, #0x1                   	// #1
  41733c:	str	w0, [x29, #188]
  417340:	ldr	w0, [x23]
  417344:	cmp	w0, #0x1
  417348:	b.le	417a70 <ferror@plt+0x13ae0>
  41734c:	mov	w26, #0x0                   	// #0
  417350:	mov	w28, #0x0                   	// #0
  417354:	str	wzr, [x29, #156]
  417358:	mov	w0, #0x1                   	// #1
  41735c:	add	x27, x29, #0xa8
  417360:	b	417928 <ferror@plt+0x13998>
  417364:	mov	x22, x0
  417368:	cmp	x23, #0x0
  41736c:	ccmp	x21, #0x0, #0x4, ne  // ne = any
  417370:	b.eq	41737c <ferror@plt+0x133ec>  // b.none
  417374:	ldr	w0, [x23]
  417378:	cbnz	w0, 4173e0 <ferror@plt+0x13450>
  41737c:	mov	x3, #0x0                   	// #0
  417380:	add	x2, x29, #0xb0
  417384:	add	x1, x29, #0xa8
  417388:	adrp	x0, 441000 <ferror@plt+0x3d070>
  41738c:	add	x0, x0, #0x2f0
  417390:	bl	40a614 <ferror@plt+0x6684>
  417394:	cbz	w0, 4173c8 <ferror@plt+0x13438>
  417398:	ldr	x24, [x29, #168]
  41739c:	ldr	x2, [x29, #176]
  4173a0:	mov	w1, #0x0                   	// #0
  4173a4:	mov	x0, x24
  4173a8:	bl	403d60 <memchr@plt>
  4173ac:	mov	x22, x0
  4173b0:	cbz	x0, 4173c8 <ferror@plt+0x13438>
  4173b4:	mov	x0, x24
  4173b8:	bl	40b35c <ferror@plt+0x73cc>
  4173bc:	mov	x22, x0
  4173c0:	ldr	x0, [x29, #168]
  4173c4:	bl	413498 <ferror@plt+0xf508>
  4173c8:	cbz	x22, 4173f4 <ferror@plt+0x13464>
  4173cc:	mov	x0, x22
  4173d0:	bl	42ec28 <ferror@plt+0x2ac98>
  4173d4:	mov	x0, x22
  4173d8:	bl	413498 <ferror@plt+0xf508>
  4173dc:	b	4172f4 <ferror@plt+0x13364>
  4173e0:	ldr	x0, [x21]
  4173e4:	ldr	x0, [x0]
  4173e8:	bl	40b35c <ferror@plt+0x73cc>
  4173ec:	mov	x22, x0
  4173f0:	b	4173c8 <ferror@plt+0x13438>
  4173f4:	adrp	x0, 441000 <ferror@plt+0x3d070>
  4173f8:	add	x0, x0, #0x308
  4173fc:	bl	42ec28 <ferror@plt+0x2ac98>
  417400:	b	4173d4 <ferror@plt+0x13444>
  417404:	ldr	x22, [x22, #8]
  417408:	cbz	x22, 4172fc <ferror@plt+0x1336c>
  41740c:	ldr	x1, [x22]
  417410:	ldr	x4, [x1, #80]
  417414:	cbz	x4, 417404 <ferror@plt+0x13474>
  417418:	mov	x3, x20
  41741c:	ldr	x2, [x1, #32]
  417420:	mov	x0, x19
  417424:	blr	x4
  417428:	cbnz	w0, 417404 <ferror@plt+0x13474>
  41742c:	b	4179d4 <ferror@plt+0x13a44>
  417430:	ldrb	w2, [x24, #1]
  417434:	ldr	w3, [x29, #156]
  417438:	cmp	w3, #0x0
  41743c:	ccmp	w2, #0x0, #0x4, eq  // eq = none
  417440:	b.eq	417948 <ferror@plt+0x139b8>  // b.none
  417444:	cmp	w2, #0x2d
  417448:	b.ne	417674 <ferror@plt+0x136e4>  // b.any
  41744c:	ldrb	w1, [x24, #2]
  417450:	cbz	w1, 417a48 <ferror@plt+0x13ab8>
  417454:	add	x25, x24, #0x2
  417458:	ldrb	w0, [x19, #56]
  41745c:	tbz	w0, #0, 4174a0 <ferror@plt+0x13510>
  417460:	adrp	x1, 441000 <ferror@plt+0x3d070>
  417464:	add	x1, x1, #0x258
  417468:	mov	x0, x25
  41746c:	bl	403ad0 <strcmp@plt>
  417470:	cbz	w0, 4174e0 <ferror@plt+0x13550>
  417474:	adrp	x1, 441000 <ferror@plt+0x3d070>
  417478:	add	x1, x1, #0x2a0
  41747c:	mov	x0, x25
  417480:	bl	403ad0 <strcmp@plt>
  417484:	cbz	w0, 4174f0 <ferror@plt+0x13560>
  417488:	mov	x2, #0x5                   	// #5
  41748c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  417490:	add	x1, x1, #0x318
  417494:	mov	x0, x25
  417498:	bl	403830 <strncmp@plt>
  41749c:	cbz	w0, 417500 <ferror@plt+0x13570>
  4174a0:	ldr	x1, [x19, #64]
  4174a4:	cbz	x1, 417554 <ferror@plt+0x135c4>
  4174a8:	str	x27, [sp]
  4174ac:	mov	x7, x20
  4174b0:	mov	x6, x21
  4174b4:	mov	x5, x23
  4174b8:	mov	w4, #0x0                   	// #0
  4174bc:	mov	x3, x25
  4174c0:	add	x2, x29, #0xbc
  4174c4:	mov	x0, x19
  4174c8:	bl	415f54 <ferror@plt+0x11fc4>
  4174cc:	cbz	w0, 4179d4 <ferror@plt+0x13a44>
  4174d0:	ldr	w0, [x29, #168]
  4174d4:	cbz	w0, 417554 <ferror@plt+0x135c4>
  4174d8:	str	wzr, [x29, #156]
  4174dc:	b	417910 <ferror@plt+0x13980>
  4174e0:	mov	x2, #0x0                   	// #0
  4174e4:	mov	w1, #0x1                   	// #1
  4174e8:	mov	x0, x19
  4174ec:	bl	417288 <ferror@plt+0x132f8>
  4174f0:	mov	x2, #0x0                   	// #0
  4174f4:	mov	w1, #0x0                   	// #0
  4174f8:	mov	x0, x19
  4174fc:	bl	417288 <ferror@plt+0x132f8>
  417500:	ldr	x22, [x19]
  417504:	cbz	x22, 4174a0 <ferror@plt+0x13510>
  417508:	add	x0, x24, #0x7
  41750c:	str	w28, [x29, #144]
  417510:	mov	x28, x0
  417514:	ldr	x24, [x22]
  417518:	ldr	x1, [x24]
  41751c:	mov	x0, x28
  417520:	bl	403ad0 <strcmp@plt>
  417524:	cbz	w0, 417544 <ferror@plt+0x135b4>
  417528:	ldr	x22, [x22, #8]
  41752c:	cbnz	x22, 417514 <ferror@plt+0x13584>
  417530:	ldr	w28, [x29, #144]
  417534:	ldr	x1, [x19, #64]
  417538:	cbnz	x1, 4174a8 <ferror@plt+0x13518>
  41753c:	ldr	x22, [x19]
  417540:	b	41755c <ferror@plt+0x135cc>
  417544:	mov	x2, x24
  417548:	mov	w1, #0x0                   	// #0
  41754c:	mov	x0, x19
  417550:	bl	417288 <ferror@plt+0x132f8>
  417554:	ldr	x22, [x19]
  417558:	cbz	x22, 4175a8 <ferror@plt+0x13618>
  41755c:	ldr	x1, [x22]
  417560:	str	x27, [sp]
  417564:	mov	x7, x20
  417568:	mov	x6, x21
  41756c:	mov	x5, x23
  417570:	mov	w4, #0x0                   	// #0
  417574:	mov	x3, x25
  417578:	add	x2, x29, #0xbc
  41757c:	mov	x0, x19
  417580:	bl	415f54 <ferror@plt+0x11fc4>
  417584:	cbz	w0, 4179d4 <ferror@plt+0x13a44>
  417588:	ldr	w0, [x29, #168]
  41758c:	cbnz	w0, 417a58 <ferror@plt+0x13ac8>
  417590:	ldr	x22, [x22, #8]
  417594:	cbnz	x22, 41755c <ferror@plt+0x135cc>
  417598:	mov	w1, #0x2d                  	// #45
  41759c:	mov	x0, x25
  4175a0:	bl	403c40 <strchr@plt>
  4175a4:	cbnz	x0, 4175e4 <ferror@plt+0x13654>
  4175a8:	ldrb	w0, [x19, #56]
  4175ac:	tbnz	w0, #1, 417a60 <ferror@plt+0x13ad0>
  4175b0:	ldr	w0, [x29, #168]
  4175b4:	cbnz	w0, 417910 <ferror@plt+0x13980>
  4175b8:	bl	4158a4 <ferror@plt+0x11914>
  4175bc:	ldrsw	x2, [x29, #188]
  4175c0:	ldr	x1, [x21]
  4175c4:	ldr	x4, [x1, x2, lsl #3]
  4175c8:	adrp	x3, 441000 <ferror@plt+0x3d070>
  4175cc:	add	x3, x3, #0x320
  4175d0:	mov	w2, #0x0                   	// #0
  4175d4:	mov	w1, w0
  4175d8:	mov	x0, x20
  4175dc:	bl	409780 <ferror@plt+0x57f0>
  4175e0:	b	4179d4 <ferror@plt+0x13a44>
  4175e4:	ldr	x22, [x19]
  4175e8:	cbz	x22, 4175a8 <ferror@plt+0x13618>
  4175ec:	sub	x1, x0, x25
  4175f0:	add	x0, x0, #0x1
  4175f4:	str	w28, [x29, #144]
  4175f8:	str	w26, [x29, #136]
  4175fc:	mov	x28, x1
  417600:	mov	x26, x0
  417604:	b	417610 <ferror@plt+0x13680>
  417608:	ldr	x22, [x22, #8]
  41760c:	cbz	x22, 417668 <ferror@plt+0x136d8>
  417610:	ldr	x24, [x22]
  417614:	mov	x2, x28
  417618:	mov	x1, x25
  41761c:	ldr	x0, [x24]
  417620:	bl	403830 <strncmp@plt>
  417624:	cbnz	w0, 417608 <ferror@plt+0x13678>
  417628:	str	x27, [sp]
  41762c:	mov	x7, x20
  417630:	mov	x6, x21
  417634:	mov	x5, x23
  417638:	mov	w4, #0x1                   	// #1
  41763c:	mov	x3, x26
  417640:	add	x2, x29, #0xbc
  417644:	mov	x1, x24
  417648:	mov	x0, x19
  41764c:	bl	415f54 <ferror@plt+0x11fc4>
  417650:	cbz	w0, 4179d4 <ferror@plt+0x13a44>
  417654:	ldr	w0, [x29, #168]
  417658:	cbz	w0, 417608 <ferror@plt+0x13678>
  41765c:	ldr	w28, [x29, #144]
  417660:	ldr	w26, [x29, #136]
  417664:	b	4175a8 <ferror@plt+0x13618>
  417668:	ldr	w28, [x29, #144]
  41766c:	ldr	w26, [x29, #136]
  417670:	b	4175a8 <ferror@plt+0x13618>
  417674:	str	w0, [x29, #176]
  417678:	mov	x0, x19
  41767c:	bl	4152fc <ferror@plt+0x1136c>
  417680:	str	w0, [x29, #132]
  417684:	ldr	x25, [x22, x25, lsl #3]
  417688:	add	x1, x25, #0x1
  41768c:	str	x1, [x29, #120]
  417690:	mov	x0, x1
  417694:	bl	4034d0 <strlen@plt>
  417698:	mov	x22, x0
  41769c:	str	x0, [x29, #104]
  4176a0:	str	w0, [x29, #128]
  4176a4:	sbfiz	x2, x0, #2, #32
  4176a8:	add	x0, x2, #0xf
  4176ac:	and	x0, x0, #0xfffffffffffffff0
  4176b0:	sub	sp, sp, x0
  4176b4:	add	x1, sp, #0x10
  4176b8:	mov	x3, x1
  4176bc:	mov	w1, #0x0                   	// #0
  4176c0:	str	x3, [x29, #136]
  4176c4:	mov	x0, x3
  4176c8:	bl	403880 <memset@plt>
  4176cc:	cmp	w22, #0x0
  4176d0:	b.le	417d00 <ferror@plt+0x13d70>
  4176d4:	sub	w0, w22, #0x1
  4176d8:	add	x2, x0, #0x2
  4176dc:	mov	x24, #0x1                   	// #1
  4176e0:	ldr	x1, [x29, #136]
  4176e4:	sub	x1, x1, #0x4
  4176e8:	str	x1, [x29, #144]
  4176ec:	str	w28, [x29, #116]
  4176f0:	mov	x28, x2
  4176f4:	str	w26, [x29, #112]
  4176f8:	ldr	w26, [x29, #132]
  4176fc:	b	417770 <ferror@plt+0x137e0>
  417700:	mov	x2, #0x0                   	// #0
  417704:	mov	w1, #0x1                   	// #1
  417708:	mov	x0, x19
  41770c:	bl	417288 <ferror@plt+0x132f8>
  417710:	ldr	x22, [x19]
  417714:	cbz	x22, 417754 <ferror@plt+0x137c4>
  417718:	ldrb	w4, [x25, x24]
  41771c:	ldr	x1, [x22]
  417720:	str	x27, [sp]
  417724:	mov	x7, x20
  417728:	mov	x6, x21
  41772c:	mov	x5, x23
  417730:	add	x3, x29, #0xb0
  417734:	ldr	w2, [x29, #188]
  417738:	mov	x0, x19
  41773c:	bl	416354 <ferror@plt+0x123c4>
  417740:	cbz	w0, 4179d4 <ferror@plt+0x13a44>
  417744:	ldr	w0, [x29, #168]
  417748:	cbnz	w0, 4177cc <ferror@plt+0x1383c>
  41774c:	ldr	x22, [x22, #8]
  417750:	cbnz	x22, 417718 <ferror@plt+0x13788>
  417754:	ldrb	w0, [x19, #56]
  417758:	tbz	w0, #1, 417cd8 <ferror@plt+0x13d48>
  41775c:	ldr	w0, [x29, #168]
  417760:	cbnz	w0, 4177d4 <ferror@plt+0x13844>
  417764:	add	x24, x24, #0x1
  417768:	cmp	x28, x24
  41776c:	b.eq	4177e4 <ferror@plt+0x13854>  // b.none
  417770:	ldrb	w0, [x19, #56]
  417774:	tbz	w0, #0, 417790 <ferror@plt+0x13800>
  417778:	ldrb	w0, [x25, x24]
  41777c:	cmp	w0, #0x3f
  417780:	b.eq	417700 <ferror@plt+0x13770>  // b.none
  417784:	cmp	w0, #0x68
  417788:	ccmp	w26, #0x0, #0x0, eq  // eq = none
  41778c:	b.eq	417700 <ferror@plt+0x13770>  // b.none
  417790:	str	wzr, [x29, #168]
  417794:	ldr	x1, [x19, #64]
  417798:	cbz	x1, 417710 <ferror@plt+0x13780>
  41779c:	ldrb	w4, [x25, x24]
  4177a0:	str	x27, [sp]
  4177a4:	mov	x7, x20
  4177a8:	mov	x6, x21
  4177ac:	mov	x5, x23
  4177b0:	add	x3, x29, #0xb0
  4177b4:	ldr	w2, [x29, #188]
  4177b8:	mov	x0, x19
  4177bc:	bl	416354 <ferror@plt+0x123c4>
  4177c0:	cbz	w0, 4179d4 <ferror@plt+0x13a44>
  4177c4:	ldr	w0, [x29, #168]
  4177c8:	cbz	w0, 417710 <ferror@plt+0x13780>
  4177cc:	ldrb	w0, [x19, #56]
  4177d0:	tbz	w0, #1, 417764 <ferror@plt+0x137d4>
  4177d4:	ldr	x0, [x29, #144]
  4177d8:	mov	w1, #0x1                   	// #1
  4177dc:	str	w1, [x0, x24, lsl #2]
  4177e0:	b	417764 <ferror@plt+0x137d4>
  4177e4:	ldr	w28, [x29, #116]
  4177e8:	ldr	w26, [x29, #112]
  4177ec:	ldrb	w0, [x19, #56]
  4177f0:	tbnz	w0, #1, 417820 <ferror@plt+0x13890>
  4177f4:	ldr	w0, [x29, #168]
  4177f8:	cbz	w0, 417ce8 <ferror@plt+0x13d58>
  4177fc:	ldrsw	x1, [x29, #188]
  417800:	ldr	x0, [x21]
  417804:	mov	x2, #0x0                   	// #0
  417808:	add	x1, x0, x1, lsl #3
  41780c:	mov	x0, x19
  417810:	bl	415838 <ferror@plt+0x118a8>
  417814:	ldr	w0, [x29, #176]
  417818:	str	w0, [x29, #188]
  41781c:	b	417ce8 <ferror@plt+0x13d58>
  417820:	ldr	w0, [x29, #104]
  417824:	cmp	w0, #0x0
  417828:	b.le	4178b0 <ferror@plt+0x13920>
  41782c:	mov	x22, #0x0                   	// #0
  417830:	mov	w24, #0x0                   	// #0
  417834:	mov	x2, #0x0                   	// #0
  417838:	ldr	w0, [x29, #128]
  41783c:	add	w25, w0, #0x1
  417840:	sxtw	x25, w25
  417844:	str	w28, [x29, #144]
  417848:	ldr	x28, [x29, #136]
  41784c:	b	417870 <ferror@plt+0x138e0>
  417850:	ldr	x0, [x29, #120]
  417854:	ldrb	w0, [x0, x22]
  417858:	strb	w0, [x2, w24, sxtw]
  41785c:	add	w24, w24, #0x1
  417860:	add	x22, x22, #0x1
  417864:	ldr	w0, [x29, #128]
  417868:	cmp	w0, w22
  41786c:	b.le	41788c <ferror@plt+0x138fc>
  417870:	ldr	w0, [x28, x22, lsl #2]
  417874:	cbnz	w0, 417860 <ferror@plt+0x138d0>
  417878:	cbnz	x2, 417850 <ferror@plt+0x138c0>
  41787c:	mov	x0, x25
  417880:	bl	41334c <ferror@plt+0xf3bc>
  417884:	mov	x2, x0
  417888:	b	417850 <ferror@plt+0x138c0>
  41788c:	ldr	w28, [x29, #144]
  417890:	cbz	x2, 417898 <ferror@plt+0x13908>
  417894:	strb	wzr, [x2, w24, sxtw]
  417898:	ldrsw	x1, [x29, #188]
  41789c:	ldr	x0, [x21]
  4178a0:	add	x1, x0, x1, lsl #3
  4178a4:	mov	x0, x19
  4178a8:	bl	415838 <ferror@plt+0x118a8>
  4178ac:	b	417ce8 <ferror@plt+0x13d58>
  4178b0:	mov	x2, #0x0                   	// #0
  4178b4:	b	417898 <ferror@plt+0x13908>
  4178b8:	add	x24, x24, #0x30
  4178bc:	cmp	x24, x0
  4178c0:	b.ne	417974 <ferror@plt+0x139e4>  // b.any
  4178c4:	cbnz	w28, 417a40 <ferror@plt+0x13ab0>
  4178c8:	ldrsw	x1, [x29, #188]
  4178cc:	ldr	x0, [x21]
  4178d0:	ldr	x0, [x0, x1, lsl #3]
  4178d4:	ldrb	w0, [x0]
  4178d8:	cmp	w0, #0x2d
  4178dc:	csel	w26, w26, w28, ne  // ne = any
  4178e0:	b	417910 <ferror@plt+0x13980>
  4178e4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4178e8:	add	x2, x2, #0x338
  4178ec:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4178f0:	add	x1, x1, #0x4f0
  4178f4:	add	x1, x1, #0x168
  4178f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4178fc:	add	x0, x0, #0xb60
  417900:	bl	4149c4 <ferror@plt+0x10a34>
  417904:	b	4179d4 <ferror@plt+0x13a44>
  417908:	mov	w0, #0x1                   	// #1
  41790c:	str	w0, [x29, #168]
  417910:	ldr	w0, [x29, #188]
  417914:	add	w0, w0, #0x1
  417918:	str	w0, [x29, #188]
  41791c:	ldr	w1, [x23]
  417920:	cmp	w0, w1
  417924:	b.ge	417a68 <ferror@plt+0x13ad8>  // b.tcont
  417928:	str	wzr, [x29, #168]
  41792c:	sxtw	x25, w0
  417930:	ldr	x22, [x21]
  417934:	add	x1, x22, w0, sxtw #3
  417938:	ldr	x24, [x22, x25, lsl #3]
  41793c:	ldrb	w2, [x24]
  417940:	cmp	w2, #0x2d
  417944:	b.eq	417430 <ferror@plt+0x134a0>  // b.none
  417948:	ldr	x22, [x19, #64]
  41794c:	cbz	x22, 4178c4 <ferror@plt+0x13934>
  417950:	ldr	w0, [x22, #72]
  417954:	cmp	w0, #0x0
  417958:	b.le	4178c4 <ferror@plt+0x13934>
  41795c:	ldr	x2, [x22, #64]
  417960:	sub	w0, w0, #0x1
  417964:	add	x0, x0, #0x1
  417968:	add	x0, x0, x0, lsl #1
  41796c:	lsl	x0, x0, #4
  417970:	mov	x24, #0x0                   	// #0
  417974:	add	x4, x2, x24
  417978:	ldr	x3, [x2, x24]
  41797c:	ldrb	w3, [x3]
  417980:	cbnz	w3, 4178b8 <ferror@plt+0x13928>
  417984:	ldr	w0, [x4, #16]
  417988:	sub	w2, w0, #0x5
  41798c:	cmp	w2, #0x1
  417990:	ccmp	w0, #0x3, #0x4, hi  // hi = pmore
  417994:	b.ne	4178e4 <ferror@plt+0x13954>  // b.any
  417998:	mov	x2, #0x0                   	// #0
  41799c:	mov	x0, x19
  4179a0:	bl	415838 <ferror@plt+0x118a8>
  4179a4:	ldrsw	x1, [x29, #188]
  4179a8:	ldr	x0, [x21]
  4179ac:	ldr	x2, [x22, #64]
  4179b0:	mov	x5, x20
  4179b4:	adrp	x4, 43c000 <ferror@plt+0x38070>
  4179b8:	add	x4, x4, #0x898
  4179bc:	ldr	x3, [x0, x1, lsl #3]
  4179c0:	add	x2, x2, x24
  4179c4:	mov	x1, x22
  4179c8:	mov	x0, x19
  4179cc:	bl	4158e8 <ferror@plt+0x11958>
  4179d0:	cbnz	w0, 417908 <ferror@plt+0x13978>
  4179d4:	ldr	x21, [x19]
  4179d8:	cbnz	x21, 417bc0 <ferror@plt+0x13c30>
  4179dc:	ldr	x1, [x19, #64]
  4179e0:	cbz	x1, 4179fc <ferror@plt+0x13a6c>
  4179e4:	ldr	x4, [x1, #96]
  4179e8:	cbz	x4, 4179fc <ferror@plt+0x13a6c>
  4179ec:	mov	x3, x20
  4179f0:	ldr	x2, [x1, #32]
  4179f4:	mov	x0, x19
  4179f8:	blr	x4
  4179fc:	ldr	x21, [x19, #72]
  417a00:	cbnz	x21, 417c20 <ferror@plt+0x13c90>
  417a04:	ldr	x0, [x19, #72]
  417a08:	bl	40d6c0 <ferror@plt+0x9730>
  417a0c:	str	xzr, [x19, #72]
  417a10:	mov	w1, #0x0                   	// #0
  417a14:	mov	x0, x19
  417a18:	bl	415420 <ferror@plt+0x11490>
  417a1c:	mov	w0, #0x0                   	// #0
  417a20:	mov	sp, x29
  417a24:	ldp	x19, x20, [sp, #16]
  417a28:	ldp	x21, x22, [sp, #32]
  417a2c:	ldp	x23, x24, [sp, #48]
  417a30:	ldp	x25, x26, [sp, #64]
  417a34:	ldp	x27, x28, [sp, #80]
  417a38:	ldp	x29, x30, [sp], #192
  417a3c:	ret
  417a40:	mov	w26, #0x0                   	// #0
  417a44:	b	417910 <ferror@plt+0x13980>
  417a48:	mov	w26, w0
  417a4c:	mov	w0, #0x1                   	// #1
  417a50:	str	w0, [x29, #156]
  417a54:	b	417910 <ferror@plt+0x13980>
  417a58:	str	wzr, [x29, #156]
  417a5c:	b	417910 <ferror@plt+0x13980>
  417a60:	str	wzr, [x29, #156]
  417a64:	b	417910 <ferror@plt+0x13980>
  417a68:	cmp	w26, #0x0
  417a6c:	b.gt	417ad0 <ferror@plt+0x13b40>
  417a70:	ldr	x22, [x19]
  417a74:	cbnz	x22, 417af0 <ferror@plt+0x13b60>
  417a78:	ldr	x1, [x19, #64]
  417a7c:	cbz	x1, 417a9c <ferror@plt+0x13b0c>
  417a80:	ldr	x4, [x1, #88]
  417a84:	cbz	x4, 417a9c <ferror@plt+0x13b0c>
  417a88:	mov	x3, x20
  417a8c:	ldr	x2, [x1, #32]
  417a90:	mov	x0, x19
  417a94:	blr	x4
  417a98:	cbz	w0, 4179d4 <ferror@plt+0x13a44>
  417a9c:	mov	w0, #0x1                   	// #1
  417aa0:	ldr	w1, [x29, #152]
  417aa4:	cbz	w1, 417a20 <ferror@plt+0x13a90>
  417aa8:	mov	w1, w0
  417aac:	mov	x0, x19
  417ab0:	bl	415420 <ferror@plt+0x11490>
  417ab4:	mov	w0, #0x1                   	// #1
  417ab8:	str	w0, [x29, #188]
  417abc:	ldr	w3, [x23]
  417ac0:	mov	w5, w0
  417ac4:	cmp	w3, w0
  417ac8:	b.gt	417b34 <ferror@plt+0x13ba4>
  417acc:	b	417a20 <ferror@plt+0x13a90>
  417ad0:	ldr	x1, [x21]
  417ad4:	mov	x2, #0x0                   	// #0
  417ad8:	add	x1, x1, w26, sxtw #3
  417adc:	mov	x0, x19
  417ae0:	bl	415838 <ferror@plt+0x118a8>
  417ae4:	b	417a70 <ferror@plt+0x13ae0>
  417ae8:	ldr	x22, [x22, #8]
  417aec:	cbz	x22, 417a78 <ferror@plt+0x13ae8>
  417af0:	ldr	x1, [x22]
  417af4:	ldr	x4, [x1, #88]
  417af8:	cbz	x4, 417ae8 <ferror@plt+0x13b58>
  417afc:	mov	x3, x20
  417b00:	ldr	x2, [x1, #32]
  417b04:	mov	x0, x19
  417b08:	blr	x4
  417b0c:	cbnz	w0, 417ae8 <ferror@plt+0x13b58>
  417b10:	b	4179d4 <ferror@plt+0x13a44>
  417b14:	cmp	w5, w1
  417b18:	b.lt	417b64 <ferror@plt+0x13bd4>  // b.tstop
  417b1c:	ldr	w5, [x29, #188]
  417b20:	add	w5, w5, #0x1
  417b24:	str	w5, [x29, #188]
  417b28:	ldr	w3, [x23]
  417b2c:	cmp	w5, w3
  417b30:	b.ge	417cd0 <ferror@plt+0x13d40>  // b.tcont
  417b34:	cmp	w3, w5
  417b38:	b.le	417b1c <ferror@plt+0x13b8c>
  417b3c:	ldr	x4, [x21]
  417b40:	sxtw	x0, w5
  417b44:	mov	w1, w0
  417b48:	ldr	x2, [x4, x0, lsl #3]
  417b4c:	cbnz	x2, 417b14 <ferror@plt+0x13b84>
  417b50:	add	w1, w0, #0x1
  417b54:	add	x0, x0, #0x1
  417b58:	cmp	w3, w0
  417b5c:	b.gt	417b44 <ferror@plt+0x13bb4>
  417b60:	b	417b14 <ferror@plt+0x13b84>
  417b64:	sub	w5, w1, w5
  417b68:	ldr	w2, [x23]
  417b6c:	cmp	w2, w1
  417b70:	b.le	417bac <ferror@plt+0x13c1c>
  417b74:	sbfiz	x0, x1, #3, #32
  417b78:	sxtw	x4, w5
  417b7c:	neg	x4, x4, lsl #3
  417b80:	ldr	x2, [x21]
  417b84:	ldr	x3, [x2, x0]
  417b88:	add	x2, x2, x0
  417b8c:	str	x3, [x2, x4]
  417b90:	ldr	x2, [x21]
  417b94:	str	xzr, [x2, x0]
  417b98:	add	w1, w1, #0x1
  417b9c:	ldr	w2, [x23]
  417ba0:	add	x0, x0, #0x8
  417ba4:	cmp	w2, w1
  417ba8:	b.gt	417b80 <ferror@plt+0x13bf0>
  417bac:	sub	w5, w2, w5
  417bb0:	str	w5, [x23]
  417bb4:	b	417b1c <ferror@plt+0x13b8c>
  417bb8:	ldr	x21, [x21, #8]
  417bbc:	cbz	x21, 4179dc <ferror@plt+0x13a4c>
  417bc0:	ldr	x1, [x21]
  417bc4:	ldr	x4, [x1, #96]
  417bc8:	cbz	x4, 417bb8 <ferror@plt+0x13c28>
  417bcc:	mov	x3, x20
  417bd0:	ldr	x2, [x1, #32]
  417bd4:	mov	x0, x19
  417bd8:	blr	x4
  417bdc:	b	417bb8 <ferror@plt+0x13c28>
  417be0:	cmp	w0, #0x1
  417be4:	b.eq	417c80 <ferror@plt+0x13cf0>  // b.none
  417be8:	cmp	w0, #0x2
  417bec:	b.ne	417c00 <ferror@plt+0x13c70>  // b.any
  417bf0:	ldr	x0, [x20, #8]
  417bf4:	ldr	w1, [x20, #16]
  417bf8:	str	w1, [x0]
  417bfc:	b	417c10 <ferror@plt+0x13c80>
  417c00:	cbnz	w0, 417ca8 <ferror@plt+0x13d18>
  417c04:	ldr	x0, [x20, #8]
  417c08:	ldr	w1, [x20, #16]
  417c0c:	str	w1, [x0]
  417c10:	mov	x0, x20
  417c14:	bl	413498 <ferror@plt+0xf508>
  417c18:	ldr	x21, [x21, #8]
  417c1c:	cbz	x21, 417a04 <ferror@plt+0x13a74>
  417c20:	ldr	x20, [x21]
  417c24:	ldr	w0, [x20]
  417c28:	cmp	w0, #0x4
  417c2c:	b.eq	417c80 <ferror@plt+0x13cf0>  // b.none
  417c30:	b.ls	417be0 <ferror@plt+0x13c50>  // b.plast
  417c34:	cmp	w0, #0x7
  417c38:	b.eq	417c98 <ferror@plt+0x13d08>  // b.none
  417c3c:	cmp	w0, #0x7
  417c40:	b.ls	417c5c <ferror@plt+0x13ccc>  // b.plast
  417c44:	cmp	w0, #0x8
  417c48:	b.ne	417ca8 <ferror@plt+0x13d18>  // b.any
  417c4c:	ldr	x0, [x20, #8]
  417c50:	ldr	x1, [x20, #16]
  417c54:	str	x1, [x0]
  417c58:	b	417c10 <ferror@plt+0x13c80>
  417c5c:	sub	w0, w0, #0x5
  417c60:	cmp	w0, #0x1
  417c64:	b.hi	417ca8 <ferror@plt+0x13d18>  // b.pmore
  417c68:	ldr	x0, [x20, #32]
  417c6c:	bl	421a08 <ferror@plt+0x1da78>
  417c70:	ldr	x0, [x20, #8]
  417c74:	ldr	x1, [x20, #16]
  417c78:	str	x1, [x0]
  417c7c:	b	417c10 <ferror@plt+0x13c80>
  417c80:	ldr	x0, [x20, #24]
  417c84:	bl	413498 <ferror@plt+0xf508>
  417c88:	ldr	x0, [x20, #8]
  417c8c:	ldr	x1, [x20, #16]
  417c90:	str	x1, [x0]
  417c94:	b	417c10 <ferror@plt+0x13c80>
  417c98:	ldr	x0, [x20, #8]
  417c9c:	ldr	d0, [x20, #16]
  417ca0:	str	d0, [x0]
  417ca4:	b	417c10 <ferror@plt+0x13c80>
  417ca8:	mov	x4, #0x0                   	// #0
  417cac:	adrp	x3, 441000 <ferror@plt+0x3d070>
  417cb0:	add	x3, x3, #0x4f0
  417cb4:	add	x3, x3, #0x180
  417cb8:	mov	w2, #0x659                 	// #1625
  417cbc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  417cc0:	add	x1, x1, #0xb0
  417cc4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  417cc8:	add	x0, x0, #0xb60
  417ccc:	bl	4274b0 <ferror@plt+0x23520>
  417cd0:	mov	w0, #0x1                   	// #1
  417cd4:	b	417a20 <ferror@plt+0x13a90>
  417cd8:	ldr	w0, [x29, #168]
  417cdc:	cbnz	w0, 417764 <ferror@plt+0x137d4>
  417ce0:	ldr	w28, [x29, #116]
  417ce4:	ldr	w26, [x29, #112]
  417ce8:	ldr	w0, [x29, #168]
  417cec:	cbnz	w0, 417910 <ferror@plt+0x13980>
  417cf0:	ldrb	w0, [x19, #56]
  417cf4:	tbz	w0, #1, 4175b8 <ferror@plt+0x13628>
  417cf8:	mov	w28, #0x1                   	// #1
  417cfc:	b	417910 <ferror@plt+0x13980>
  417d00:	ldrb	w0, [x19, #56]
  417d04:	tbz	w0, #1, 4177f4 <ferror@plt+0x13864>
  417d08:	mov	x2, #0x0                   	// #0
  417d0c:	b	417898 <ferror@plt+0x13908>
  417d10:	stp	x29, x30, [sp, #-64]!
  417d14:	mov	x29, sp
  417d18:	stp	x19, x20, [sp, #16]
  417d1c:	stp	x21, x22, [sp, #32]
  417d20:	stp	x23, x24, [sp, #48]
  417d24:	mov	x24, x0
  417d28:	mov	x23, x1
  417d2c:	mov	x22, x2
  417d30:	mov	x21, x3
  417d34:	mov	x20, x4
  417d38:	mov	x0, #0x68                  	// #104
  417d3c:	bl	4133b0 <ferror@plt+0xf420>
  417d40:	mov	x19, x0
  417d44:	mov	x0, x24
  417d48:	bl	4200fc <ferror@plt+0x1c16c>
  417d4c:	str	x0, [x19]
  417d50:	mov	x0, x23
  417d54:	bl	4200fc <ferror@plt+0x1c16c>
  417d58:	str	x0, [x19, #8]
  417d5c:	mov	x0, x22
  417d60:	bl	4200fc <ferror@plt+0x1c16c>
  417d64:	str	x0, [x19, #16]
  417d68:	str	x21, [x19, #32]
  417d6c:	str	x20, [x19, #24]
  417d70:	mov	x0, x19
  417d74:	ldp	x19, x20, [sp, #16]
  417d78:	ldp	x21, x22, [sp, #32]
  417d7c:	ldp	x23, x24, [sp, #48]
  417d80:	ldp	x29, x30, [sp], #64
  417d84:	ret
  417d88:	stp	x29, x30, [sp, #-80]!
  417d8c:	mov	x29, sp
  417d90:	cbz	x1, 417e3c <ferror@plt+0x13eac>
  417d94:	stp	x19, x20, [sp, #16]
  417d98:	stp	x21, x22, [sp, #32]
  417d9c:	mov	x19, x0
  417da0:	mov	x21, x1
  417da4:	ldr	x1, [x1]
  417da8:	mov	x0, #0x30                  	// #48
  417dac:	mov	w22, #0x0                   	// #0
  417db0:	sub	x3, x21, #0x30
  417db4:	cbz	x1, 417f94 <ferror@plt+0x14004>
  417db8:	add	w22, w22, #0x1
  417dbc:	mov	x20, x0
  417dc0:	add	x0, x0, #0x30
  417dc4:	ldr	x2, [x3, x0]
  417dc8:	cbnz	x2, 417db8 <ferror@plt+0x13e28>
  417dcc:	ldr	w1, [x19, #72]
  417dd0:	add	w1, w22, w1
  417dd4:	mov	x2, #0x30                  	// #48
  417dd8:	sxtw	x1, w1
  417ddc:	ldr	x0, [x19, #64]
  417de0:	bl	41365c <ferror@plt+0xf6cc>
  417de4:	str	x0, [x19, #64]
  417de8:	ldrsw	x1, [x19, #72]
  417dec:	add	x3, x1, x1, lsl #1
  417df0:	mov	x2, x20
  417df4:	mov	x1, x21
  417df8:	add	x0, x0, x3, lsl #4
  417dfc:	bl	403460 <memcpy@plt>
  417e00:	ldr	w21, [x19, #72]
  417e04:	add	w0, w21, w22
  417e08:	cmp	w21, w0
  417e0c:	b.ge	417f80 <ferror@plt+0x13ff0>  // b.tcont
  417e10:	stp	x23, x24, [sp, #48]
  417e14:	str	x25, [sp, #64]
  417e18:	sbfiz	x20, x21, #1, #32
  417e1c:	add	x20, x20, w21, sxtw
  417e20:	lsl	x20, x20, #4
  417e24:	adrp	x25, 441000 <ferror@plt+0x3d070>
  417e28:	add	x25, x25, #0x3e8
  417e2c:	adrp	x23, 43e000 <ferror@plt+0x3a070>
  417e30:	add	x23, x23, #0xb60
  417e34:	mov	w24, #0x10                  	// #16
  417e38:	b	417ebc <ferror@plt+0x13f2c>
  417e3c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  417e40:	add	x2, x2, #0x3d8
  417e44:	adrp	x1, 441000 <ferror@plt+0x3d070>
  417e48:	add	x1, x1, #0x4f0
  417e4c:	add	x1, x1, #0x198
  417e50:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  417e54:	add	x0, x0, #0xb60
  417e58:	bl	4149c4 <ferror@plt+0x10a34>
  417e5c:	b	417f8c <ferror@plt+0x13ffc>
  417e60:	ldr	x5, [x1]
  417e64:	ldr	x4, [x19]
  417e68:	mov	w3, w0
  417e6c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  417e70:	add	x2, x2, #0x430
  417e74:	mov	w1, w24
  417e78:	mov	x0, x23
  417e7c:	bl	414944 <ferror@plt+0x109b4>
  417e80:	ldr	x0, [x19, #64]
  417e84:	add	x0, x0, x20
  417e88:	ldr	w1, [x0, #12]
  417e8c:	and	w1, w1, #0xfffffffb
  417e90:	str	w1, [x0, #12]
  417e94:	b	417f28 <ferror@plt+0x13f98>
  417e98:	ldr	w3, [x1, #12]
  417e9c:	tst	w3, #0x38
  417ea0:	b.ne	417f40 <ferror@plt+0x13fb0>  // b.any
  417ea4:	add	w21, w21, #0x1
  417ea8:	ldr	w0, [x19, #72]
  417eac:	add	w0, w22, w0
  417eb0:	add	x20, x20, #0x30
  417eb4:	cmp	w0, w21
  417eb8:	b.le	417f78 <ferror@plt+0x13fe8>
  417ebc:	ldr	x0, [x19, #64]
  417ec0:	add	x0, x0, x20
  417ec4:	ldrb	w3, [x0, #8]
  417ec8:	cmp	w3, #0x2d
  417ecc:	b.eq	417ee8 <ferror@plt+0x13f58>  // b.none
  417ed0:	cbz	w3, 417f10 <ferror@plt+0x13f80>
  417ed4:	and	x1, x3, #0xff
  417ed8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  417edc:	ldr	x2, [x2, #2448]
  417ee0:	ldrh	w1, [x2, x1, lsl #1]
  417ee4:	tbnz	w1, #6, 417f10 <ferror@plt+0x13f80>
  417ee8:	ldr	x6, [x0]
  417eec:	ldr	x5, [x19]
  417ef0:	mov	w4, w3
  417ef4:	mov	x2, x25
  417ef8:	mov	w1, w24
  417efc:	mov	x0, x23
  417f00:	bl	414944 <ferror@plt+0x109b4>
  417f04:	ldr	x0, [x19, #64]
  417f08:	add	x0, x0, x20
  417f0c:	strb	wzr, [x0, #8]
  417f10:	ldr	x1, [x19, #64]
  417f14:	add	x1, x1, x20
  417f18:	ldr	w0, [x1, #16]
  417f1c:	cbz	w0, 417e98 <ferror@plt+0x13f08>
  417f20:	ldr	w2, [x1, #12]
  417f24:	tbnz	w2, #2, 417e60 <ferror@plt+0x13ed0>
  417f28:	ldr	x1, [x19, #64]
  417f2c:	add	x1, x1, x20
  417f30:	ldr	w0, [x1, #16]
  417f34:	cmp	w0, #0x3
  417f38:	b.eq	417ea4 <ferror@plt+0x13f14>  // b.none
  417f3c:	b	417e98 <ferror@plt+0x13f08>
  417f40:	ldr	x6, [x1]
  417f44:	ldr	x5, [x19]
  417f48:	mov	w4, w0
  417f4c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  417f50:	add	x2, x2, #0x480
  417f54:	mov	w1, w24
  417f58:	mov	x0, x23
  417f5c:	bl	414944 <ferror@plt+0x109b4>
  417f60:	ldr	x0, [x19, #64]
  417f64:	add	x0, x0, x20
  417f68:	ldr	w1, [x0, #12]
  417f6c:	and	w1, w1, #0xffffffc7
  417f70:	str	w1, [x0, #12]
  417f74:	b	417ea4 <ferror@plt+0x13f14>
  417f78:	ldp	x23, x24, [sp, #48]
  417f7c:	ldr	x25, [sp, #64]
  417f80:	str	w0, [x19, #72]
  417f84:	ldp	x19, x20, [sp, #16]
  417f88:	ldp	x21, x22, [sp, #32]
  417f8c:	ldp	x29, x30, [sp], #80
  417f90:	ret
  417f94:	mov	x2, #0x30                  	// #48
  417f98:	ldrsw	x1, [x19, #72]
  417f9c:	ldr	x0, [x19, #64]
  417fa0:	bl	41365c <ferror@plt+0xf6cc>
  417fa4:	str	x0, [x19, #64]
  417fa8:	ldr	w0, [x19, #72]
  417fac:	b	417f80 <ferror@plt+0x13ff0>
  417fb0:	cbz	x0, 417fc0 <ferror@plt+0x14030>
  417fb4:	str	x1, [x0, #80]
  417fb8:	str	x2, [x0, #88]
  417fbc:	ret
  417fc0:	stp	x29, x30, [sp, #-16]!
  417fc4:	mov	x29, sp
  417fc8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  417fcc:	add	x2, x2, #0xf88
  417fd0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  417fd4:	add	x1, x1, #0x4f0
  417fd8:	add	x1, x1, #0x1b8
  417fdc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  417fe0:	add	x0, x0, #0xb60
  417fe4:	bl	4149c4 <ferror@plt+0x10a34>
  417fe8:	ldp	x29, x30, [sp], #16
  417fec:	ret
  417ff0:	cbz	x0, 417ffc <ferror@plt+0x1406c>
  417ff4:	str	x1, [x0, #96]
  417ff8:	ret
  417ffc:	stp	x29, x30, [sp, #-16]!
  418000:	mov	x29, sp
  418004:	adrp	x2, 440000 <ferror@plt+0x3c070>
  418008:	add	x2, x2, #0xf88
  41800c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  418010:	add	x1, x1, #0x4f0
  418014:	add	x1, x1, #0x1d8
  418018:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41801c:	add	x0, x0, #0xb60
  418020:	bl	4149c4 <ferror@plt+0x10a34>
  418024:	ldp	x29, x30, [sp], #16
  418028:	ret
  41802c:	stp	x29, x30, [sp, #-48]!
  418030:	mov	x29, sp
  418034:	cbz	x0, 41807c <ferror@plt+0x140ec>
  418038:	stp	x19, x20, [sp, #16]
  41803c:	stp	x21, x22, [sp, #32]
  418040:	mov	x19, x0
  418044:	mov	x22, x1
  418048:	mov	x21, x2
  41804c:	mov	x20, x3
  418050:	ldr	x1, [x0, #48]
  418054:	cbz	x1, 418060 <ferror@plt+0x140d0>
  418058:	ldr	x0, [x0, #56]
  41805c:	blr	x1
  418060:	str	x22, [x19, #40]
  418064:	str	x21, [x19, #56]
  418068:	str	x20, [x19, #48]
  41806c:	ldp	x19, x20, [sp, #16]
  418070:	ldp	x21, x22, [sp, #32]
  418074:	ldp	x29, x30, [sp], #48
  418078:	ret
  41807c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  418080:	add	x2, x2, #0xf88
  418084:	adrp	x1, 441000 <ferror@plt+0x3d070>
  418088:	add	x1, x1, #0x4f0
  41808c:	add	x1, x1, #0x1f8
  418090:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  418094:	add	x0, x0, #0xb60
  418098:	bl	4149c4 <ferror@plt+0x10a34>
  41809c:	b	418074 <ferror@plt+0x140e4>
  4180a0:	stp	x29, x30, [sp, #-32]!
  4180a4:	mov	x29, sp
  4180a8:	str	x19, [sp, #16]
  4180ac:	mov	x19, x0
  4180b0:	cbz	x0, 4180e4 <ferror@plt+0x14154>
  4180b4:	mov	x0, x1
  4180b8:	bl	4200fc <ferror@plt+0x1c16c>
  4180bc:	adrp	x3, 413000 <ferror@plt+0xf070>
  4180c0:	add	x3, x3, #0x498
  4180c4:	mov	x2, x0
  4180c8:	adrp	x1, 415000 <ferror@plt+0x11070>
  4180cc:	add	x1, x1, #0x884
  4180d0:	mov	x0, x19
  4180d4:	bl	41802c <ferror@plt+0x1409c>
  4180d8:	ldr	x19, [sp, #16]
  4180dc:	ldp	x29, x30, [sp], #32
  4180e0:	ret
  4180e4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4180e8:	add	x2, x2, #0xf88
  4180ec:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4180f0:	add	x1, x1, #0x4f0
  4180f4:	add	x1, x1, #0x220
  4180f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4180fc:	add	x0, x0, #0xb60
  418100:	bl	4149c4 <ferror@plt+0x10a34>
  418104:	b	4180d8 <ferror@plt+0x14148>
  418108:	stp	x29, x30, [sp, #-48]!
  41810c:	mov	x29, sp
  418110:	cbz	x1, 418158 <ferror@plt+0x141c8>
  418114:	stp	x19, x20, [sp, #16]
  418118:	str	x21, [sp, #32]
  41811c:	mov	x19, x0
  418120:	mov	x20, x1
  418124:	mov	x21, x2
  418128:	ldr	x0, [x0, #64]
  41812c:	cbz	x0, 41817c <ferror@plt+0x141ec>
  418130:	mov	x1, x20
  418134:	ldr	x0, [x19, #64]
  418138:	bl	417d88 <ferror@plt+0x13df8>
  41813c:	mov	x1, x21
  418140:	ldr	x0, [x19, #64]
  418144:	bl	4180a0 <ferror@plt+0x14110>
  418148:	ldp	x19, x20, [sp, #16]
  41814c:	ldr	x21, [sp, #32]
  418150:	ldp	x29, x30, [sp], #48
  418154:	ret
  418158:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41815c:	add	x2, x2, #0x3d8
  418160:	adrp	x1, 441000 <ferror@plt+0x3d070>
  418164:	add	x1, x1, #0x4f0
  418168:	add	x1, x1, #0x248
  41816c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  418170:	add	x0, x0, #0xb60
  418174:	bl	4149c4 <ferror@plt+0x10a34>
  418178:	b	418150 <ferror@plt+0x141c0>
  41817c:	mov	x4, #0x0                   	// #0
  418180:	mov	x3, #0x0                   	// #0
  418184:	mov	x2, #0x0                   	// #0
  418188:	mov	x1, #0x0                   	// #0
  41818c:	bl	417d10 <ferror@plt+0x13d80>
  418190:	str	x0, [x19, #64]
  418194:	b	418130 <ferror@plt+0x141a0>
  418198:	stp	x29, x30, [sp, #-48]!
  41819c:	mov	x29, sp
  4181a0:	cbz	x0, 4181e8 <ferror@plt+0x14258>
  4181a4:	stp	x19, x20, [sp, #16]
  4181a8:	stp	x21, x22, [sp, #32]
  4181ac:	mov	x19, x0
  4181b0:	mov	x22, x1
  4181b4:	mov	x21, x2
  4181b8:	mov	x20, x3
  4181bc:	ldr	x1, [x0, #40]
  4181c0:	cbz	x1, 4181cc <ferror@plt+0x1423c>
  4181c4:	ldr	x0, [x0, #48]
  4181c8:	blr	x1
  4181cc:	str	x22, [x19, #32]
  4181d0:	str	x21, [x19, #48]
  4181d4:	str	x20, [x19, #40]
  4181d8:	ldp	x19, x20, [sp, #16]
  4181dc:	ldp	x21, x22, [sp, #32]
  4181e0:	ldp	x29, x30, [sp], #48
  4181e4:	ret
  4181e8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4181ec:	add	x2, x2, #0xaf8
  4181f0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4181f4:	add	x1, x1, #0x4f0
  4181f8:	add	x1, x1, #0x270
  4181fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  418200:	add	x0, x0, #0xb60
  418204:	bl	4149c4 <ferror@plt+0x10a34>
  418208:	b	4181e0 <ferror@plt+0x14250>
  41820c:	stp	x29, x30, [sp, #-32]!
  418210:	mov	x29, sp
  418214:	str	x19, [sp, #16]
  418218:	mov	x19, x0
  41821c:	cbz	x0, 418250 <ferror@plt+0x142c0>
  418220:	mov	x0, x1
  418224:	bl	4200fc <ferror@plt+0x1c16c>
  418228:	adrp	x3, 413000 <ferror@plt+0xf070>
  41822c:	add	x3, x3, #0x498
  418230:	mov	x2, x0
  418234:	adrp	x1, 415000 <ferror@plt+0x11070>
  418238:	add	x1, x1, #0x884
  41823c:	mov	x0, x19
  418240:	bl	418198 <ferror@plt+0x14208>
  418244:	ldr	x19, [sp, #16]
  418248:	ldp	x29, x30, [sp], #32
  41824c:	ret
  418250:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  418254:	add	x2, x2, #0xaf8
  418258:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41825c:	add	x1, x1, #0x4f0
  418260:	add	x1, x1, #0x298
  418264:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  418268:	add	x0, x0, #0xb60
  41826c:	bl	4149c4 <ferror@plt+0x10a34>
  418270:	b	418244 <ferror@plt+0x142b4>
  418274:	stp	x29, x30, [sp, #-32]!
  418278:	mov	x29, sp
  41827c:	cbz	x0, 4182ac <ferror@plt+0x1431c>
  418280:	stp	x19, x20, [sp, #16]
  418284:	mov	x19, x0
  418288:	mov	x20, x1
  41828c:	ldr	x0, [x0, #16]
  418290:	bl	413498 <ferror@plt+0xf508>
  418294:	mov	x0, x20
  418298:	bl	4200fc <ferror@plt+0x1c16c>
  41829c:	str	x0, [x19, #16]
  4182a0:	ldp	x19, x20, [sp, #16]
  4182a4:	ldp	x29, x30, [sp], #32
  4182a8:	ret
  4182ac:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4182b0:	add	x2, x2, #0xaf8
  4182b4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4182b8:	add	x1, x1, #0x4f0
  4182bc:	add	x1, x1, #0x2c0
  4182c0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4182c4:	add	x0, x0, #0xb60
  4182c8:	bl	4149c4 <ferror@plt+0x10a34>
  4182cc:	b	4182a4 <ferror@plt+0x14314>
  4182d0:	stp	x29, x30, [sp, #-32]!
  4182d4:	mov	x29, sp
  4182d8:	str	x19, [sp, #16]
  4182dc:	mov	x19, x0
  4182e0:	cbz	x0, 4182f4 <ferror@plt+0x14364>
  4182e4:	ldr	x0, [x0, #16]
  4182e8:	ldr	x19, [sp, #16]
  4182ec:	ldp	x29, x30, [sp], #32
  4182f0:	ret
  4182f4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4182f8:	add	x2, x2, #0xaf8
  4182fc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  418300:	add	x1, x1, #0x4f0
  418304:	add	x1, x1, #0x2e0
  418308:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41830c:	add	x0, x0, #0xb60
  418310:	bl	4149c4 <ferror@plt+0x10a34>
  418314:	mov	x0, x19
  418318:	b	4182e8 <ferror@plt+0x14358>
  41831c:	stp	x29, x30, [sp, #-32]!
  418320:	mov	x29, sp
  418324:	cbz	x0, 418354 <ferror@plt+0x143c4>
  418328:	stp	x19, x20, [sp, #16]
  41832c:	mov	x19, x0
  418330:	mov	x20, x1
  418334:	ldr	x0, [x0, #24]
  418338:	bl	413498 <ferror@plt+0xf508>
  41833c:	mov	x0, x20
  418340:	bl	4200fc <ferror@plt+0x1c16c>
  418344:	str	x0, [x19, #24]
  418348:	ldp	x19, x20, [sp, #16]
  41834c:	ldp	x29, x30, [sp], #32
  418350:	ret
  418354:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  418358:	add	x2, x2, #0xaf8
  41835c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  418360:	add	x1, x1, #0x4f0
  418364:	add	x1, x1, #0x300
  418368:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41836c:	add	x0, x0, #0xb60
  418370:	bl	4149c4 <ferror@plt+0x10a34>
  418374:	b	41834c <ferror@plt+0x143bc>
  418378:	stp	x29, x30, [sp, #-32]!
  41837c:	mov	x29, sp
  418380:	str	x19, [sp, #16]
  418384:	mov	x19, x0
  418388:	cbz	x0, 41839c <ferror@plt+0x1440c>
  41838c:	ldr	x0, [x0, #24]
  418390:	ldr	x19, [sp, #16]
  418394:	ldp	x29, x30, [sp], #32
  418398:	ret
  41839c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4183a0:	add	x2, x2, #0xaf8
  4183a4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4183a8:	add	x1, x1, #0x4f0
  4183ac:	add	x1, x1, #0x328
  4183b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4183b4:	add	x0, x0, #0xb60
  4183b8:	bl	4149c4 <ferror@plt+0x10a34>
  4183bc:	mov	x0, x19
  4183c0:	b	418390 <ferror@plt+0x14400>
  4183c4:	stp	x29, x30, [sp, #-96]!
  4183c8:	mov	x29, sp
  4183cc:	stp	x19, x20, [sp, #16]
  4183d0:	stp	x21, x22, [sp, #32]
  4183d4:	mov	x19, x1
  4183d8:	mov	x21, x0
  4183dc:	ldrb	w0, [x21], #1
  4183e0:	cbz	w0, 418510 <ferror@plt+0x14580>
  4183e4:	stp	x23, x24, [sp, #48]
  4183e8:	stp	x25, x26, [sp, #64]
  4183ec:	mov	x23, x2
  4183f0:	mov	w25, #0x1                   	// #1
  4183f4:	adrp	x24, 45a000 <ferror@plt+0x56070>
  4183f8:	b	4184dc <ferror@plt+0x1454c>
  4183fc:	str	w25, [x23]
  418400:	ldr	x22, [x24, #3824]
  418404:	b	41841c <ferror@plt+0x1448c>
  418408:	ldrb	w0, [x19]
  41840c:	cbz	w0, 418530 <ferror@plt+0x145a0>
  418410:	and	x0, x0, #0xff
  418414:	ldrb	w0, [x22, x0]
  418418:	add	x19, x19, x0
  41841c:	ldrb	w20, [x21], #1
  418420:	cmp	w20, #0x3f
  418424:	b.eq	418408 <ferror@plt+0x14478>  // b.none
  418428:	cmp	w20, #0x2a
  41842c:	b.eq	41841c <ferror@plt+0x1448c>  // b.none
  418430:	cbz	w20, 418540 <ferror@plt+0x145b0>
  418434:	str	wzr, [sp, #92]
  418438:	ldrb	w3, [x19]
  41843c:	cmp	w20, w3
  418440:	b.eq	418460 <ferror@plt+0x144d0>  // b.none
  418444:	cbz	w3, 418498 <ferror@plt+0x14508>
  418448:	and	x3, x3, #0xff
  41844c:	ldrb	w0, [x22, x3]
  418450:	add	x19, x19, x0
  418454:	ldrb	w3, [x19]
  418458:	cmp	w3, w20
  41845c:	b.ne	418444 <ferror@plt+0x144b4>  // b.any
  418460:	add	x26, x19, #0x1
  418464:	add	x2, sp, #0x5c
  418468:	mov	x1, x26
  41846c:	mov	x0, x21
  418470:	bl	4183c4 <ferror@plt+0x14434>
  418474:	cbnz	w0, 4184b4 <ferror@plt+0x14524>
  418478:	ldr	w1, [sp, #92]
  41847c:	cbnz	w1, 418560 <ferror@plt+0x145d0>
  418480:	ldrb	w0, [x19, #1]
  418484:	cbz	w0, 418490 <ferror@plt+0x14500>
  418488:	mov	x19, x26
  41848c:	b	418434 <ferror@plt+0x144a4>
  418490:	mov	x19, x26
  418494:	b	4184d4 <ferror@plt+0x14544>
  418498:	mov	w0, #0x0                   	// #0
  41849c:	ldp	x23, x24, [sp, #48]
  4184a0:	ldp	x25, x26, [sp, #64]
  4184a4:	ldp	x19, x20, [sp, #16]
  4184a8:	ldp	x21, x22, [sp, #32]
  4184ac:	ldp	x29, x30, [sp], #96
  4184b0:	ret
  4184b4:	mov	w0, #0x1                   	// #1
  4184b8:	ldp	x23, x24, [sp, #48]
  4184bc:	ldp	x25, x26, [sp, #64]
  4184c0:	b	4184a4 <ferror@plt+0x14514>
  4184c4:	ldrb	w1, [x19]
  4184c8:	cmp	w1, w0
  4184cc:	b.ne	418550 <ferror@plt+0x145c0>  // b.any
  4184d0:	add	x19, x19, #0x1
  4184d4:	ldrb	w0, [x21], #1
  4184d8:	cbz	w0, 418508 <ferror@plt+0x14578>
  4184dc:	cmp	w0, #0x2a
  4184e0:	b.eq	4183fc <ferror@plt+0x1446c>  // b.none
  4184e4:	cmp	w0, #0x3f
  4184e8:	b.ne	4184c4 <ferror@plt+0x14534>  // b.any
  4184ec:	ldrb	w0, [x19]
  4184f0:	cbz	w0, 418520 <ferror@plt+0x14590>
  4184f4:	and	x0, x0, #0xff
  4184f8:	ldr	x1, [x24, #3824]
  4184fc:	ldrb	w0, [x1, x0]
  418500:	add	x19, x19, x0
  418504:	b	4184d4 <ferror@plt+0x14544>
  418508:	ldp	x23, x24, [sp, #48]
  41850c:	ldp	x25, x26, [sp, #64]
  418510:	ldrb	w0, [x19]
  418514:	cmp	w0, #0x0
  418518:	cset	w0, eq  // eq = none
  41851c:	b	4184a4 <ferror@plt+0x14514>
  418520:	mov	w0, #0x0                   	// #0
  418524:	ldp	x23, x24, [sp, #48]
  418528:	ldp	x25, x26, [sp, #64]
  41852c:	b	4184a4 <ferror@plt+0x14514>
  418530:	mov	w0, #0x0                   	// #0
  418534:	ldp	x23, x24, [sp, #48]
  418538:	ldp	x25, x26, [sp, #64]
  41853c:	b	4184a4 <ferror@plt+0x14514>
  418540:	mov	w0, #0x1                   	// #1
  418544:	ldp	x23, x24, [sp, #48]
  418548:	ldp	x25, x26, [sp, #64]
  41854c:	b	4184a4 <ferror@plt+0x14514>
  418550:	mov	w0, #0x0                   	// #0
  418554:	ldp	x23, x24, [sp, #48]
  418558:	ldp	x25, x26, [sp, #64]
  41855c:	b	4184a4 <ferror@plt+0x14514>
  418560:	ldp	x23, x24, [sp, #48]
  418564:	ldp	x25, x26, [sp, #64]
  418568:	b	4184a4 <ferror@plt+0x14514>
  41856c:	stp	x29, x30, [sp, #-288]!
  418570:	mov	x29, sp
  418574:	stp	x19, x20, [sp, #16]
  418578:	cbz	x0, 4185ec <ferror@plt+0x1465c>
  41857c:	stp	x25, x26, [sp, #64]
  418580:	stp	x27, x28, [sp, #80]
  418584:	mov	x19, x0
  418588:	mov	x28, x2
  41858c:	mov	x26, x3
  418590:	cbz	x2, 418610 <ferror@plt+0x14680>
  418594:	ldr	w0, [x0, #8]
  418598:	mov	w20, #0x0                   	// #0
  41859c:	cmp	w0, w1
  4185a0:	b.hi	41a068 <ferror@plt+0x160d8>  // b.pmore
  4185a4:	ldr	w0, [x19, #12]
  4185a8:	cmp	w0, w1
  4185ac:	b.cc	41a080 <ferror@plt+0x160f0>  // b.lo, b.ul, b.last
  4185b0:	ldr	w0, [x19]
  4185b4:	cmp	w0, #0x2
  4185b8:	b.eq	419c50 <ferror@plt+0x15cc0>  // b.none
  4185bc:	b.ls	41863c <ferror@plt+0x146ac>  // b.plast
  4185c0:	cmp	w0, #0x3
  4185c4:	b.eq	419ca8 <ferror@plt+0x15d18>  // b.none
  4185c8:	cmp	w0, #0x4
  4185cc:	b.ne	419cf8 <ferror@plt+0x15d68>  // b.any
  4185d0:	ldr	w0, [x19, #4]
  4185d4:	mov	w20, #0x0                   	// #0
  4185d8:	cmp	w0, w1
  4185dc:	b.eq	419cd8 <ferror@plt+0x15d48>  // b.none
  4185e0:	ldp	x25, x26, [sp, #64]
  4185e4:	ldp	x27, x28, [sp, #80]
  4185e8:	b	41a070 <ferror@plt+0x160e0>
  4185ec:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4185f0:	add	x2, x2, #0x840
  4185f4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4185f8:	add	x1, x1, #0x8a8
  4185fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  418600:	add	x0, x0, #0xb60
  418604:	bl	4149c4 <ferror@plt+0x10a34>
  418608:	mov	w20, #0x0                   	// #0
  41860c:	b	41a070 <ferror@plt+0x160e0>
  418610:	adrp	x2, 441000 <ferror@plt+0x3d070>
  418614:	add	x2, x2, #0x850
  418618:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41861c:	add	x1, x1, #0x8a8
  418620:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  418624:	add	x0, x0, #0xb60
  418628:	bl	4149c4 <ferror@plt+0x10a34>
  41862c:	mov	w20, #0x0                   	// #0
  418630:	ldp	x25, x26, [sp, #64]
  418634:	ldp	x27, x28, [sp, #80]
  418638:	b	41a070 <ferror@plt+0x160e0>
  41863c:	cbz	w0, 418660 <ferror@plt+0x146d0>
  418640:	cbz	x3, 4194a0 <ferror@plt+0x15510>
  418644:	ldr	x28, [x19, #16]
  418648:	ldrb	w0, [x28], #1
  41864c:	cbz	w0, 419488 <ferror@plt+0x154f8>
  418650:	stp	x23, x24, [sp, #48]
  418654:	mov	x27, x28
  418658:	mov	x24, x3
  41865c:	b	418dcc <ferror@plt+0x14e3c>
  418660:	ldr	x26, [x19, #16]
  418664:	ldrb	w0, [x26], #1
  418668:	cbz	w0, 418d84 <ferror@plt+0x14df4>
  41866c:	stp	x23, x24, [sp, #48]
  418670:	mov	x27, x26
  418674:	mov	x24, x2
  418678:	b	4186ac <ferror@plt+0x1471c>
  41867c:	adrp	x0, 45a000 <ferror@plt+0x56070>
  418680:	ldr	x23, [x0, #3824]
  418684:	b	4186e8 <ferror@plt+0x14758>
  418688:	ldrb	w0, [x24]
  41868c:	cbz	w0, 419d34 <ferror@plt+0x15da4>
  418690:	and	x0, x0, #0xff
  418694:	adrp	x1, 45a000 <ferror@plt+0x56070>
  418698:	ldr	x1, [x1, #3824]
  41869c:	ldrb	w0, [x1, x0]
  4186a0:	add	x24, x24, x0
  4186a4:	ldrb	w0, [x27], #1
  4186a8:	cbz	w0, 418d7c <ferror@plt+0x14dec>
  4186ac:	cmp	w0, #0x2a
  4186b0:	b.eq	41867c <ferror@plt+0x146ec>  // b.none
  4186b4:	cmp	w0, #0x3f
  4186b8:	b.eq	418688 <ferror@plt+0x146f8>  // b.none
  4186bc:	ldrb	w1, [x24]
  4186c0:	cmp	w1, w0
  4186c4:	b.ne	419dac <ferror@plt+0x15e1c>  // b.any
  4186c8:	add	x24, x24, #0x1
  4186cc:	b	4186a4 <ferror@plt+0x14714>
  4186d0:	ldrb	w0, [x24]
  4186d4:	cbz	w0, 419d48 <ferror@plt+0x15db8>
  4186d8:	and	x0, x0, #0xff
  4186dc:	ldrb	w0, [x23, x0]
  4186e0:	add	x24, x24, x0
  4186e4:	mov	x27, x28
  4186e8:	mov	x28, x27
  4186ec:	ldrb	w26, [x28], #1
  4186f0:	cmp	w26, #0x3f
  4186f4:	b.eq	4186d0 <ferror@plt+0x14740>  // b.none
  4186f8:	cmp	w26, #0x2a
  4186fc:	b.eq	4186e4 <ferror@plt+0x14754>  // b.none
  418700:	cbz	w26, 419d5c <ferror@plt+0x15dcc>
  418704:	str	x28, [sp, #128]
  418708:	mov	w28, w26
  41870c:	str	x27, [sp, #136]
  418710:	mov	x27, x23
  418714:	mov	x25, x24
  418718:	ldrb	w0, [x25]
  41871c:	cmp	w28, w0
  418720:	b.eq	418740 <ferror@plt+0x147b0>  // b.none
  418724:	cbz	w0, 419d70 <ferror@plt+0x15de0>
  418728:	and	x0, x0, #0xff
  41872c:	ldrb	w0, [x27, x0]
  418730:	add	x25, x25, x0
  418734:	ldrb	w0, [x25]
  418738:	cmp	w28, w0
  41873c:	b.ne	418724 <ferror@plt+0x14794>  // b.any
  418740:	add	x26, x25, #0x1
  418744:	str	x26, [sp, #144]
  418748:	ldr	x0, [sp, #128]
  41874c:	ldrb	w0, [x0]
  418750:	ldr	x1, [sp, #136]
  418754:	add	x1, x1, #0x2
  418758:	str	x1, [sp, #104]
  41875c:	cbz	w0, 41a028 <ferror@plt+0x16098>
  418760:	mov	w1, #0x0                   	// #0
  418764:	str	w28, [sp, #176]
  418768:	mov	x24, x26
  41876c:	str	x25, [sp, #152]
  418770:	b	418d08 <ferror@plt+0x14d78>
  418774:	ldr	x0, [sp, #104]
  418778:	b	418794 <ferror@plt+0x14804>
  41877c:	ldrb	w0, [x24]
  418780:	cbz	w0, 419e58 <ferror@plt+0x15ec8>
  418784:	and	x0, x0, #0xff
  418788:	ldrb	w0, [x27, x0]
  41878c:	add	x24, x24, x0
  418790:	mov	x0, x28
  418794:	mov	x28, x0
  418798:	ldrb	w26, [x28], #1
  41879c:	cmp	w26, #0x3f
  4187a0:	b.eq	41877c <ferror@plt+0x147ec>  // b.none
  4187a4:	cmp	w26, #0x2a
  4187a8:	b.eq	418790 <ferror@plt+0x14800>  // b.none
  4187ac:	str	x0, [sp, #104]
  4187b0:	cbz	w26, 418a88 <ferror@plt+0x14af8>
  4187b4:	str	x28, [sp, #160]
  4187b8:	mov	x28, x27
  4187bc:	mov	w27, w26
  4187c0:	mov	x25, x24
  4187c4:	ldrb	w0, [x25]
  4187c8:	cmp	w27, w0
  4187cc:	b.eq	4187ec <ferror@plt+0x1485c>  // b.none
  4187d0:	cbz	w0, 419e58 <ferror@plt+0x15ec8>
  4187d4:	and	x0, x0, #0xff
  4187d8:	ldrb	w0, [x28, x0]
  4187dc:	add	x25, x25, x0
  4187e0:	ldrb	w0, [x25]
  4187e4:	cmp	w27, w0
  4187e8:	b.ne	4187d0 <ferror@plt+0x14840>  // b.any
  4187ec:	add	x26, x25, #0x1
  4187f0:	str	x26, [sp, #168]
  4187f4:	ldr	x0, [sp, #160]
  4187f8:	ldrb	w0, [x0]
  4187fc:	ldr	x1, [sp, #104]
  418800:	add	x1, x1, #0x2
  418804:	str	x1, [sp, #112]
  418808:	cbz	w0, 41a044 <ferror@plt+0x160b4>
  41880c:	mov	w1, #0x0                   	// #0
  418810:	mov	x24, x28
  418814:	mov	x28, x26
  418818:	str	w27, [sp, #180]
  41881c:	str	x25, [sp, #184]
  418820:	b	418c5c <ferror@plt+0x14ccc>
  418824:	ldr	x0, [sp, #112]
  418828:	b	418844 <ferror@plt+0x148b4>
  41882c:	ldrb	w0, [x28]
  418830:	cbz	w0, 419e58 <ferror@plt+0x15ec8>
  418834:	and	x0, x0, #0xff
  418838:	ldrb	w0, [x24, x0]
  41883c:	add	x28, x28, x0
  418840:	mov	x0, x27
  418844:	mov	x27, x0
  418848:	ldrb	w26, [x27], #1
  41884c:	cmp	w26, #0x3f
  418850:	b.eq	41882c <ferror@plt+0x1489c>  // b.none
  418854:	cmp	w26, #0x2a
  418858:	b.eq	418840 <ferror@plt+0x148b0>  // b.none
  41885c:	str	x0, [sp, #112]
  418860:	cbz	w26, 418a88 <ferror@plt+0x14af8>
  418864:	mov	x25, x24
  418868:	str	x27, [sp, #192]
  41886c:	mov	w27, w26
  418870:	ldrb	w0, [x28]
  418874:	cmp	w0, w27
  418878:	b.eq	418898 <ferror@plt+0x14908>  // b.none
  41887c:	cbz	w0, 419e58 <ferror@plt+0x15ec8>
  418880:	and	x0, x0, #0xff
  418884:	ldrb	w0, [x25, x0]
  418888:	add	x28, x28, x0
  41888c:	ldrb	w0, [x28]
  418890:	cmp	w27, w0
  418894:	b.ne	41887c <ferror@plt+0x148ec>  // b.any
  418898:	add	x26, x28, #0x1
  41889c:	str	x26, [sp, #200]
  4188a0:	ldr	x0, [sp, #192]
  4188a4:	ldrb	w0, [x0]
  4188a8:	ldr	x1, [sp, #112]
  4188ac:	add	x1, x1, #0x2
  4188b0:	str	x1, [sp, #120]
  4188b4:	cbz	w0, 41a050 <ferror@plt+0x160c0>
  4188b8:	mov	w1, #0x0                   	// #0
  4188bc:	str	x28, [sp, #208]
  4188c0:	mov	x28, x25
  4188c4:	str	w27, [sp, #216]
  4188c8:	b	418bb4 <ferror@plt+0x14c24>
  4188cc:	ldr	x0, [sp, #120]
  4188d0:	b	4188ec <ferror@plt+0x1495c>
  4188d4:	ldrb	w0, [x26]
  4188d8:	cbz	w0, 419e58 <ferror@plt+0x15ec8>
  4188dc:	and	x0, x0, #0xff
  4188e0:	ldrb	w0, [x28, x0]
  4188e4:	add	x26, x26, x0
  4188e8:	mov	x0, x23
  4188ec:	mov	x23, x0
  4188f0:	ldrb	w27, [x23], #1
  4188f4:	cmp	w27, #0x3f
  4188f8:	b.eq	4188d4 <ferror@plt+0x14944>  // b.none
  4188fc:	cmp	w27, #0x2a
  418900:	b.eq	4188e8 <ferror@plt+0x14958>  // b.none
  418904:	str	x0, [sp, #120]
  418908:	cbz	w27, 418a88 <ferror@plt+0x14af8>
  41890c:	str	x23, [sp, #224]
  418910:	ldrb	w0, [x26]
  418914:	cmp	w0, w27
  418918:	b.eq	418938 <ferror@plt+0x149a8>  // b.none
  41891c:	cbz	w0, 419e58 <ferror@plt+0x15ec8>
  418920:	and	x0, x0, #0xff
  418924:	ldrb	w0, [x28, x0]
  418928:	add	x26, x26, x0
  41892c:	ldrb	w0, [x26]
  418930:	cmp	w27, w0
  418934:	b.ne	41891c <ferror@plt+0x1498c>  // b.any
  418938:	add	x19, x26, #0x1
  41893c:	str	x19, [sp, #232]
  418940:	ldr	x0, [sp, #224]
  418944:	ldrb	w0, [x0]
  418948:	ldr	x1, [sp, #120]
  41894c:	add	x25, x1, #0x2
  418950:	cbz	w0, 41a05c <ferror@plt+0x160cc>
  418954:	mov	w1, #0x0                   	// #0
  418958:	b	418b3c <ferror@plt+0x14bac>
  41895c:	stp	x21, x22, [sp, #32]
  418960:	b	41897c <ferror@plt+0x149ec>
  418964:	ldrb	w0, [x19]
  418968:	cbz	w0, 419e4c <ferror@plt+0x15ebc>
  41896c:	and	x0, x0, #0xff
  418970:	ldrb	w0, [x28, x0]
  418974:	add	x19, x19, x0
  418978:	mov	x25, x20
  41897c:	mov	x20, x25
  418980:	ldrb	w21, [x20], #1
  418984:	cmp	w21, #0x3f
  418988:	b.eq	418964 <ferror@plt+0x149d4>  // b.none
  41898c:	cmp	w21, #0x2a
  418990:	b.eq	418978 <ferror@plt+0x149e8>  // b.none
  418994:	cbz	w21, 419e7c <ferror@plt+0x15eec>
  418998:	mov	w0, #0x1                   	// #1
  41899c:	str	w0, [sp, #256]
  4189a0:	ldrb	w0, [x19]
  4189a4:	cmp	w21, w0
  4189a8:	b.eq	4189c8 <ferror@plt+0x14a38>  // b.none
  4189ac:	cbz	w0, 419e54 <ferror@plt+0x15ec4>
  4189b0:	and	x0, x0, #0xff
  4189b4:	ldrb	w0, [x28, x0]
  4189b8:	add	x19, x19, x0
  4189bc:	ldrb	w0, [x19]
  4189c0:	cmp	w21, w0
  4189c4:	b.ne	4189ac <ferror@plt+0x14a1c>  // b.any
  4189c8:	add	x22, x19, #0x1
  4189cc:	str	x22, [sp, #240]
  4189d0:	ldrb	w0, [x20]
  4189d4:	add	x24, x25, #0x2
  4189d8:	cbz	w0, 418aec <ferror@plt+0x14b5c>
  4189dc:	mov	w1, #0x0                   	// #0
  4189e0:	b	418ac4 <ferror@plt+0x14b34>
  4189e4:	ldrb	w0, [x22]
  4189e8:	cbz	w0, 419e6c <ferror@plt+0x15edc>
  4189ec:	and	x0, x0, #0xff
  4189f0:	ldrb	w0, [x28, x0]
  4189f4:	add	x22, x22, x0
  4189f8:	ldrb	w23, [x24], #1
  4189fc:	cmp	w23, #0x3f
  418a00:	b.eq	4189e4 <ferror@plt+0x14a54>  // b.none
  418a04:	cmp	w23, #0x2a
  418a08:	b.eq	4189f8 <ferror@plt+0x14a68>  // b.none
  418a0c:	cbz	w23, 419e84 <ferror@plt+0x15ef4>
  418a10:	str	wzr, [sp, #284]
  418a14:	ldrb	w0, [x22]
  418a18:	cmp	w23, w0
  418a1c:	b.eq	418a3c <ferror@plt+0x14aac>  // b.none
  418a20:	cbz	w0, 418a7c <ferror@plt+0x14aec>
  418a24:	and	x0, x0, #0xff
  418a28:	ldrb	w0, [x28, x0]
  418a2c:	add	x22, x22, x0
  418a30:	ldrb	w0, [x22]
  418a34:	cmp	w23, w0
  418a38:	b.ne	418a20 <ferror@plt+0x14a90>  // b.any
  418a3c:	add	x0, x22, #0x1
  418a40:	str	x0, [sp, #248]
  418a44:	add	x2, sp, #0x11c
  418a48:	mov	x1, x0
  418a4c:	mov	x0, x24
  418a50:	bl	4183c4 <ferror@plt+0x14434>
  418a54:	cbnz	w0, 418a9c <ferror@plt+0x14b0c>
  418a58:	ldr	w1, [sp, #284]
  418a5c:	cbnz	w1, 418a80 <ferror@plt+0x14af0>
  418a60:	ldrb	w0, [x22, #1]
  418a64:	cbz	w0, 418a70 <ferror@plt+0x14ae0>
  418a68:	ldr	x22, [sp, #248]
  418a6c:	b	418a10 <ferror@plt+0x14a80>
  418a70:	ldr	x22, [sp, #248]
  418a74:	ldr	w1, [sp, #256]
  418a78:	b	418abc <ferror@plt+0x14b2c>
  418a7c:	mov	w0, #0x0                   	// #0
  418a80:	cbz	w0, 418aa4 <ferror@plt+0x14b14>
  418a84:	ldp	x21, x22, [sp, #32]
  418a88:	mov	w20, #0x1                   	// #1
  418a8c:	ldp	x23, x24, [sp, #48]
  418a90:	ldp	x25, x26, [sp, #64]
  418a94:	ldp	x27, x28, [sp, #80]
  418a98:	b	41a070 <ferror@plt+0x160e0>
  418a9c:	mov	w0, #0x1                   	// #1
  418aa0:	b	418a80 <ferror@plt+0x14af0>
  418aa4:	ldp	x21, x22, [sp, #32]
  418aa8:	b	419e58 <ferror@plt+0x15ec8>
  418aac:	ldrb	w2, [x22]
  418ab0:	cmp	w2, w0
  418ab4:	b.ne	418afc <ferror@plt+0x14b6c>  // b.any
  418ab8:	add	x22, x22, #0x1
  418abc:	ldrb	w0, [x24], #1
  418ac0:	cbz	w0, 418af4 <ferror@plt+0x14b64>
  418ac4:	cmp	w0, #0x2a
  418ac8:	b.eq	4189f8 <ferror@plt+0x14a68>  // b.none
  418acc:	cmp	w0, #0x3f
  418ad0:	b.ne	418aac <ferror@plt+0x14b1c>  // b.any
  418ad4:	ldrb	w0, [x22]
  418ad8:	cbz	w0, 418afc <ferror@plt+0x14b6c>
  418adc:	and	x0, x0, #0xff
  418ae0:	ldrb	w0, [x28, x0]
  418ae4:	add	x22, x22, x0
  418ae8:	b	418abc <ferror@plt+0x14b2c>
  418aec:	ldr	x22, [sp, #240]
  418af0:	mov	w1, #0x0                   	// #0
  418af4:	ldrb	w0, [x22]
  418af8:	cbz	w0, 419e8c <ferror@plt+0x15efc>
  418afc:	cbnz	w1, 419e74 <ferror@plt+0x15ee4>
  418b00:	ldrb	w0, [x19, #1]
  418b04:	cbz	w0, 418b10 <ferror@plt+0x14b80>
  418b08:	ldr	x19, [sp, #240]
  418b0c:	b	4189a0 <ferror@plt+0x14a10>
  418b10:	ldr	x19, [sp, #240]
  418b14:	mov	x25, x20
  418b18:	mov	w1, #0x1                   	// #1
  418b1c:	ldp	x21, x22, [sp, #32]
  418b20:	b	418b34 <ferror@plt+0x14ba4>
  418b24:	ldrb	w2, [x19]
  418b28:	cmp	w2, w0
  418b2c:	b.ne	418b6c <ferror@plt+0x14bdc>  // b.any
  418b30:	add	x19, x19, #0x1
  418b34:	ldrb	w0, [x25], #1
  418b38:	cbz	w0, 418b64 <ferror@plt+0x14bd4>
  418b3c:	cmp	w0, #0x2a
  418b40:	b.eq	41895c <ferror@plt+0x149cc>  // b.none
  418b44:	cmp	w0, #0x3f
  418b48:	b.ne	418b24 <ferror@plt+0x14b94>  // b.any
  418b4c:	ldrb	w0, [x19]
  418b50:	cbz	w0, 418b6c <ferror@plt+0x14bdc>
  418b54:	and	x0, x0, #0xff
  418b58:	ldrb	w0, [x28, x0]
  418b5c:	add	x19, x19, x0
  418b60:	b	418b34 <ferror@plt+0x14ba4>
  418b64:	ldrb	w0, [x19]
  418b68:	cbz	w0, 418a88 <ferror@plt+0x14af8>
  418b6c:	cbnz	w1, 419e58 <ferror@plt+0x15ec8>
  418b70:	ldrb	w0, [x26, #1]
  418b74:	cbz	w0, 418b80 <ferror@plt+0x14bf0>
  418b78:	ldr	x26, [sp, #232]
  418b7c:	b	418910 <ferror@plt+0x14980>
  418b80:	ldr	x23, [sp, #224]
  418b84:	ldr	x26, [sp, #232]
  418b88:	str	x23, [sp, #120]
  418b8c:	mov	w1, #0x1                   	// #1
  418b90:	b	418ba4 <ferror@plt+0x14c14>
  418b94:	ldrb	w2, [x26]
  418b98:	cmp	w2, w0
  418b9c:	b.ne	418c14 <ferror@plt+0x14c84>  // b.any
  418ba0:	add	x26, x26, #0x1
  418ba4:	ldr	x2, [sp, #120]
  418ba8:	ldrb	w0, [x2], #1
  418bac:	str	x2, [sp, #120]
  418bb0:	cbz	w0, 418bdc <ferror@plt+0x14c4c>
  418bb4:	cmp	w0, #0x2a
  418bb8:	b.eq	4188cc <ferror@plt+0x1493c>  // b.none
  418bbc:	cmp	w0, #0x3f
  418bc0:	b.ne	418b94 <ferror@plt+0x14c04>  // b.any
  418bc4:	ldrb	w0, [x26]
  418bc8:	cbz	w0, 418c04 <ferror@plt+0x14c74>
  418bcc:	and	x0, x0, #0xff
  418bd0:	ldrb	w0, [x28, x0]
  418bd4:	add	x26, x26, x0
  418bd8:	b	418ba4 <ferror@plt+0x14c14>
  418bdc:	mov	x25, x28
  418be0:	ldr	x28, [sp, #208]
  418be4:	ldr	w27, [sp, #216]
  418be8:	ldrb	w0, [x26]
  418bec:	cbz	w0, 418a88 <ferror@plt+0x14af8>
  418bf0:	cbnz	w1, 419e58 <ferror@plt+0x15ec8>
  418bf4:	ldrb	w0, [x28, #1]
  418bf8:	cbz	w0, 418c24 <ferror@plt+0x14c94>
  418bfc:	ldr	x28, [sp, #200]
  418c00:	b	418870 <ferror@plt+0x148e0>
  418c04:	mov	x25, x28
  418c08:	ldr	x28, [sp, #208]
  418c0c:	ldr	w27, [sp, #216]
  418c10:	b	418bf0 <ferror@plt+0x14c60>
  418c14:	mov	x25, x28
  418c18:	ldr	x28, [sp, #208]
  418c1c:	ldr	w27, [sp, #216]
  418c20:	b	418bf0 <ferror@plt+0x14c60>
  418c24:	mov	x24, x25
  418c28:	ldr	x27, [sp, #192]
  418c2c:	ldr	x28, [sp, #200]
  418c30:	str	x27, [sp, #112]
  418c34:	mov	w1, #0x1                   	// #1
  418c38:	b	418c4c <ferror@plt+0x14cbc>
  418c3c:	ldrb	w2, [x28]
  418c40:	cmp	w2, w0
  418c44:	b.ne	418cc0 <ferror@plt+0x14d30>  // b.any
  418c48:	add	x28, x28, #0x1
  418c4c:	ldr	x2, [sp, #112]
  418c50:	ldrb	w0, [x2], #1
  418c54:	str	x2, [sp, #112]
  418c58:	cbz	w0, 418c84 <ferror@plt+0x14cf4>
  418c5c:	cmp	w0, #0x2a
  418c60:	b.eq	418824 <ferror@plt+0x14894>  // b.none
  418c64:	cmp	w0, #0x3f
  418c68:	b.ne	418c3c <ferror@plt+0x14cac>  // b.any
  418c6c:	ldrb	w0, [x28]
  418c70:	cbz	w0, 418cb0 <ferror@plt+0x14d20>
  418c74:	and	x0, x0, #0xff
  418c78:	ldrb	w0, [x24, x0]
  418c7c:	add	x28, x28, x0
  418c80:	b	418c4c <ferror@plt+0x14cbc>
  418c84:	mov	x26, x28
  418c88:	mov	x28, x24
  418c8c:	ldr	w27, [sp, #180]
  418c90:	ldr	x25, [sp, #184]
  418c94:	ldrb	w0, [x26]
  418c98:	cbz	w0, 418a88 <ferror@plt+0x14af8>
  418c9c:	cbnz	w1, 419e58 <ferror@plt+0x15ec8>
  418ca0:	ldrb	w0, [x25, #1]
  418ca4:	cbz	w0, 418cd0 <ferror@plt+0x14d40>
  418ca8:	ldr	x25, [sp, #168]
  418cac:	b	4187c4 <ferror@plt+0x14834>
  418cb0:	mov	x28, x24
  418cb4:	ldr	w27, [sp, #180]
  418cb8:	ldr	x25, [sp, #184]
  418cbc:	b	418c9c <ferror@plt+0x14d0c>
  418cc0:	mov	x28, x24
  418cc4:	ldr	w27, [sp, #180]
  418cc8:	ldr	x25, [sp, #184]
  418ccc:	b	418c9c <ferror@plt+0x14d0c>
  418cd0:	mov	x27, x28
  418cd4:	ldr	x28, [sp, #160]
  418cd8:	ldr	x24, [sp, #168]
  418cdc:	str	x28, [sp, #104]
  418ce0:	mov	w1, #0x1                   	// #1
  418ce4:	b	418cf8 <ferror@plt+0x14d68>
  418ce8:	ldrb	w2, [x24]
  418cec:	cmp	w2, w0
  418cf0:	b.ne	418d60 <ferror@plt+0x14dd0>  // b.any
  418cf4:	add	x24, x24, #0x1
  418cf8:	ldr	x2, [sp, #104]
  418cfc:	ldrb	w0, [x2], #1
  418d00:	str	x2, [sp, #104]
  418d04:	cbz	w0, 418d30 <ferror@plt+0x14da0>
  418d08:	cmp	w0, #0x2a
  418d0c:	b.eq	418774 <ferror@plt+0x147e4>  // b.none
  418d10:	cmp	w0, #0x3f
  418d14:	b.ne	418ce8 <ferror@plt+0x14d58>  // b.any
  418d18:	ldrb	w0, [x24]
  418d1c:	cbz	w0, 418d54 <ferror@plt+0x14dc4>
  418d20:	and	x0, x0, #0xff
  418d24:	ldrb	w0, [x27, x0]
  418d28:	add	x24, x24, x0
  418d2c:	b	418cf8 <ferror@plt+0x14d68>
  418d30:	ldr	w28, [sp, #176]
  418d34:	ldr	x25, [sp, #152]
  418d38:	ldrb	w0, [x24]
  418d3c:	cbz	w0, 419d84 <ferror@plt+0x15df4>
  418d40:	cbnz	w1, 419d98 <ferror@plt+0x15e08>
  418d44:	ldrb	w0, [x25, #1]
  418d48:	cbz	w0, 418d6c <ferror@plt+0x14ddc>
  418d4c:	ldr	x25, [sp, #144]
  418d50:	b	418718 <ferror@plt+0x14788>
  418d54:	ldr	w28, [sp, #176]
  418d58:	ldr	x25, [sp, #152]
  418d5c:	b	418d40 <ferror@plt+0x14db0>
  418d60:	ldr	w28, [sp, #176]
  418d64:	ldr	x25, [sp, #152]
  418d68:	b	418d40 <ferror@plt+0x14db0>
  418d6c:	ldr	x28, [sp, #128]
  418d70:	ldr	x24, [sp, #144]
  418d74:	mov	x27, x28
  418d78:	b	4186a4 <ferror@plt+0x14714>
  418d7c:	mov	x28, x24
  418d80:	ldp	x23, x24, [sp, #48]
  418d84:	ldrb	w0, [x28]
  418d88:	cmp	w0, #0x0
  418d8c:	cset	w20, eq  // eq = none
  418d90:	ldp	x25, x26, [sp, #64]
  418d94:	ldp	x27, x28, [sp, #80]
  418d98:	b	41a070 <ferror@plt+0x160e0>
  418d9c:	adrp	x0, 45a000 <ferror@plt+0x56070>
  418da0:	ldr	x23, [x0, #3824]
  418da4:	b	418e08 <ferror@plt+0x14e78>
  418da8:	ldrb	w0, [x24]
  418dac:	cbz	w0, 419dc0 <ferror@plt+0x15e30>
  418db0:	and	x0, x0, #0xff
  418db4:	adrp	x1, 45a000 <ferror@plt+0x56070>
  418db8:	ldr	x1, [x1, #3824]
  418dbc:	ldrb	w0, [x1, x0]
  418dc0:	add	x24, x24, x0
  418dc4:	ldrb	w0, [x27], #1
  418dc8:	cbz	w0, 419480 <ferror@plt+0x154f0>
  418dcc:	cmp	w0, #0x2a
  418dd0:	b.eq	418d9c <ferror@plt+0x14e0c>  // b.none
  418dd4:	cmp	w0, #0x3f
  418dd8:	b.eq	418da8 <ferror@plt+0x14e18>  // b.none
  418ddc:	ldrb	w1, [x24]
  418de0:	cmp	w1, w0
  418de4:	b.ne	419e38 <ferror@plt+0x15ea8>  // b.any
  418de8:	add	x24, x24, #0x1
  418dec:	b	418dc4 <ferror@plt+0x14e34>
  418df0:	ldrb	w0, [x24]
  418df4:	cbz	w0, 419dd4 <ferror@plt+0x15e44>
  418df8:	and	x0, x0, #0xff
  418dfc:	ldrb	w0, [x23, x0]
  418e00:	add	x24, x24, x0
  418e04:	mov	x27, x28
  418e08:	mov	x28, x27
  418e0c:	ldrb	w26, [x28], #1
  418e10:	cmp	w26, #0x3f
  418e14:	b.eq	418df0 <ferror@plt+0x14e60>  // b.none
  418e18:	cmp	w26, #0x2a
  418e1c:	b.eq	418e04 <ferror@plt+0x14e74>  // b.none
  418e20:	cbz	w26, 419de8 <ferror@plt+0x15e58>
  418e24:	str	x28, [sp, #128]
  418e28:	mov	w28, w26
  418e2c:	str	x27, [sp, #136]
  418e30:	mov	x27, x23
  418e34:	mov	x25, x24
  418e38:	ldrb	w0, [x25]
  418e3c:	cmp	w28, w0
  418e40:	b.eq	418e60 <ferror@plt+0x14ed0>  // b.none
  418e44:	cbz	w0, 419dfc <ferror@plt+0x15e6c>
  418e48:	and	x0, x0, #0xff
  418e4c:	ldrb	w0, [x27, x0]
  418e50:	add	x25, x25, x0
  418e54:	ldrb	w0, [x25]
  418e58:	cmp	w28, w0
  418e5c:	b.ne	418e44 <ferror@plt+0x14eb4>  // b.any
  418e60:	add	x26, x25, #0x1
  418e64:	str	x26, [sp, #144]
  418e68:	ldr	x0, [sp, #128]
  418e6c:	ldrb	w0, [x0]
  418e70:	ldr	x1, [sp, #136]
  418e74:	add	x1, x1, #0x2
  418e78:	str	x1, [sp, #104]
  418e7c:	cbz	w0, 419fa4 <ferror@plt+0x16014>
  418e80:	mov	w1, #0x0                   	// #0
  418e84:	str	w28, [sp, #176]
  418e88:	mov	x24, x26
  418e8c:	str	x25, [sp, #152]
  418e90:	b	41940c <ferror@plt+0x1547c>
  418e94:	ldr	x0, [sp, #104]
  418e98:	b	418eb4 <ferror@plt+0x14f24>
  418e9c:	ldrb	w0, [x24]
  418ea0:	cbz	w0, 419ea0 <ferror@plt+0x15f10>
  418ea4:	and	x0, x0, #0xff
  418ea8:	ldrb	w0, [x27, x0]
  418eac:	add	x24, x24, x0
  418eb0:	mov	x0, x28
  418eb4:	mov	x28, x0
  418eb8:	ldrb	w26, [x28], #1
  418ebc:	cmp	w26, #0x3f
  418ec0:	b.eq	418e9c <ferror@plt+0x14f0c>  // b.none
  418ec4:	cmp	w26, #0x2a
  418ec8:	b.eq	418eb0 <ferror@plt+0x14f20>  // b.none
  418ecc:	str	x0, [sp, #104]
  418ed0:	cbz	w26, 4191a0 <ferror@plt+0x15210>
  418ed4:	str	x28, [sp, #160]
  418ed8:	mov	x28, x27
  418edc:	mov	w27, w26
  418ee0:	mov	x25, x24
  418ee4:	ldrb	w0, [x25]
  418ee8:	cmp	w0, w27
  418eec:	b.eq	418f0c <ferror@plt+0x14f7c>  // b.none
  418ef0:	cbz	w0, 419ea0 <ferror@plt+0x15f10>
  418ef4:	and	x0, x0, #0xff
  418ef8:	ldrb	w0, [x28, x0]
  418efc:	add	x25, x25, x0
  418f00:	ldrb	w0, [x25]
  418f04:	cmp	w27, w0
  418f08:	b.ne	418ef0 <ferror@plt+0x14f60>  // b.any
  418f0c:	add	x26, x25, #0x1
  418f10:	str	x26, [sp, #168]
  418f14:	ldr	x0, [sp, #160]
  418f18:	ldrb	w0, [x0]
  418f1c:	ldr	x1, [sp, #104]
  418f20:	add	x1, x1, #0x2
  418f24:	str	x1, [sp, #112]
  418f28:	cbz	w0, 419fc0 <ferror@plt+0x16030>
  418f2c:	mov	w1, #0x0                   	// #0
  418f30:	str	w27, [sp, #180]
  418f34:	str	x25, [sp, #184]
  418f38:	mov	x23, x26
  418f3c:	b	419370 <ferror@plt+0x153e0>
  418f40:	ldr	x0, [sp, #112]
  418f44:	b	418f60 <ferror@plt+0x14fd0>
  418f48:	ldrb	w0, [x23]
  418f4c:	cbz	w0, 419ea0 <ferror@plt+0x15f10>
  418f50:	and	x0, x0, #0xff
  418f54:	ldrb	w0, [x28, x0]
  418f58:	add	x23, x23, x0
  418f5c:	mov	x0, x27
  418f60:	mov	x27, x0
  418f64:	ldrb	w26, [x27], #1
  418f68:	cmp	w26, #0x3f
  418f6c:	b.eq	418f48 <ferror@plt+0x14fb8>  // b.none
  418f70:	cmp	w26, #0x2a
  418f74:	b.eq	418f5c <ferror@plt+0x14fcc>  // b.none
  418f78:	str	x0, [sp, #112]
  418f7c:	cbz	w26, 4191a0 <ferror@plt+0x15210>
  418f80:	mov	w24, w26
  418f84:	str	x27, [sp, #192]
  418f88:	mov	x27, x23
  418f8c:	ldrb	w0, [x27]
  418f90:	cmp	w0, w24
  418f94:	b.eq	418fb4 <ferror@plt+0x15024>  // b.none
  418f98:	cbz	w0, 419ea0 <ferror@plt+0x15f10>
  418f9c:	and	x0, x0, #0xff
  418fa0:	ldrb	w0, [x28, x0]
  418fa4:	add	x27, x27, x0
  418fa8:	ldrb	w0, [x27]
  418fac:	cmp	w24, w0
  418fb0:	b.ne	418f98 <ferror@plt+0x15008>  // b.any
  418fb4:	add	x26, x27, #0x1
  418fb8:	str	x26, [sp, #216]
  418fbc:	ldr	x0, [sp, #192]
  418fc0:	ldrb	w0, [x0]
  418fc4:	ldr	x1, [sp, #112]
  418fc8:	add	x1, x1, #0x2
  418fcc:	str	x1, [sp, #120]
  418fd0:	cbz	w0, 419fcc <ferror@plt+0x1603c>
  418fd4:	mov	w1, #0x0                   	// #0
  418fd8:	str	w24, [sp, #200]
  418fdc:	str	x27, [sp, #208]
  418fe0:	mov	x27, x28
  418fe4:	b	4192cc <ferror@plt+0x1533c>
  418fe8:	stp	x21, x22, [sp, #32]
  418fec:	ldr	x0, [sp, #120]
  418ff0:	b	41900c <ferror@plt+0x1507c>
  418ff4:	ldrb	w0, [x26]
  418ff8:	cbz	w0, 419e94 <ferror@plt+0x15f04>
  418ffc:	and	x0, x0, #0xff
  419000:	ldrb	w0, [x27, x0]
  419004:	add	x26, x26, x0
  419008:	mov	x0, x22
  41900c:	mov	x22, x0
  419010:	ldrb	w28, [x22], #1
  419014:	cmp	w28, #0x3f
  419018:	b.eq	418ff4 <ferror@plt+0x15064>  // b.none
  41901c:	cmp	w28, #0x2a
  419020:	b.eq	419008 <ferror@plt+0x15078>  // b.none
  419024:	str	x0, [sp, #120]
  419028:	cbz	w28, 419edc <ferror@plt+0x15f4c>
  41902c:	str	x22, [sp, #224]
  419030:	ldrb	w0, [x26]
  419034:	cmp	w28, w0
  419038:	b.eq	419058 <ferror@plt+0x150c8>  // b.none
  41903c:	cbz	w0, 419e9c <ferror@plt+0x15f0c>
  419040:	and	x0, x0, #0xff
  419044:	ldrb	w0, [x27, x0]
  419048:	add	x26, x26, x0
  41904c:	ldrb	w0, [x26]
  419050:	cmp	w28, w0
  419054:	b.ne	41903c <ferror@plt+0x150ac>  // b.any
  419058:	add	x19, x26, #0x1
  41905c:	str	x19, [sp, #232]
  419060:	ldr	x0, [sp, #224]
  419064:	ldrb	w0, [x0]
  419068:	ldr	x1, [sp, #120]
  41906c:	add	x25, x1, #0x2
  419070:	cbz	w0, 419fd8 <ferror@plt+0x16048>
  419074:	mov	w1, #0x0                   	// #0
  419078:	b	419250 <ferror@plt+0x152c0>
  41907c:	ldrb	w0, [x19]
  419080:	cbz	w0, 419eb4 <ferror@plt+0x15f24>
  419084:	and	x0, x0, #0xff
  419088:	ldrb	w0, [x27, x0]
  41908c:	add	x19, x19, x0
  419090:	mov	x25, x20
  419094:	mov	x20, x25
  419098:	ldrb	w21, [x20], #1
  41909c:	cmp	w21, #0x3f
  4190a0:	b.eq	41907c <ferror@plt+0x150ec>  // b.none
  4190a4:	cmp	w21, #0x2a
  4190a8:	b.eq	419090 <ferror@plt+0x15100>  // b.none
  4190ac:	cbz	w21, 419ee4 <ferror@plt+0x15f54>
  4190b0:	mov	w0, #0x1                   	// #1
  4190b4:	str	w0, [sp, #248]
  4190b8:	ldrb	w0, [x19]
  4190bc:	cmp	w0, w21
  4190c0:	b.eq	4190e0 <ferror@plt+0x15150>  // b.none
  4190c4:	cbz	w0, 419ebc <ferror@plt+0x15f2c>
  4190c8:	and	x0, x0, #0xff
  4190cc:	ldrb	w0, [x27, x0]
  4190d0:	add	x19, x19, x0
  4190d4:	ldrb	w0, [x19]
  4190d8:	cmp	w21, w0
  4190dc:	b.ne	4190c4 <ferror@plt+0x15134>  // b.any
  4190e0:	add	x22, x19, #0x1
  4190e4:	str	x22, [sp, #240]
  4190e8:	ldrb	w0, [x20]
  4190ec:	add	x24, x25, #0x2
  4190f0:	cbz	w0, 419204 <ferror@plt+0x15274>
  4190f4:	mov	w1, #0x0                   	// #0
  4190f8:	b	4191dc <ferror@plt+0x1524c>
  4190fc:	ldrb	w0, [x22]
  419100:	cbz	w0, 419ec4 <ferror@plt+0x15f34>
  419104:	and	x0, x0, #0xff
  419108:	ldrb	w0, [x27, x0]
  41910c:	add	x22, x22, x0
  419110:	ldrb	w23, [x24], #1
  419114:	cmp	w23, #0x3f
  419118:	b.eq	4190fc <ferror@plt+0x1516c>  // b.none
  41911c:	cmp	w23, #0x2a
  419120:	b.eq	419110 <ferror@plt+0x15180>  // b.none
  419124:	cbz	w23, 419eec <ferror@plt+0x15f5c>
  419128:	str	wzr, [sp, #284]
  41912c:	ldrb	w0, [x22]
  419130:	cmp	w0, w23
  419134:	b.eq	419154 <ferror@plt+0x151c4>  // b.none
  419138:	cbz	w0, 419194 <ferror@plt+0x15204>
  41913c:	and	x0, x0, #0xff
  419140:	ldrb	w0, [x27, x0]
  419144:	add	x22, x22, x0
  419148:	ldrb	w0, [x22]
  41914c:	cmp	w23, w0
  419150:	b.ne	419138 <ferror@plt+0x151a8>  // b.any
  419154:	add	x0, x22, #0x1
  419158:	str	x0, [sp, #256]
  41915c:	add	x2, sp, #0x11c
  419160:	mov	x1, x0
  419164:	mov	x0, x24
  419168:	bl	4183c4 <ferror@plt+0x14434>
  41916c:	cbnz	w0, 4191b4 <ferror@plt+0x15224>
  419170:	ldr	w1, [sp, #284]
  419174:	cbnz	w1, 419198 <ferror@plt+0x15208>
  419178:	ldrb	w0, [x22, #1]
  41917c:	cbz	w0, 419188 <ferror@plt+0x151f8>
  419180:	ldr	x22, [sp, #256]
  419184:	b	419128 <ferror@plt+0x15198>
  419188:	ldr	x22, [sp, #256]
  41918c:	ldr	w1, [sp, #248]
  419190:	b	4191d4 <ferror@plt+0x15244>
  419194:	mov	w0, #0x0                   	// #0
  419198:	cbz	w0, 4191bc <ferror@plt+0x1522c>
  41919c:	ldp	x21, x22, [sp, #32]
  4191a0:	mov	w20, #0x1                   	// #1
  4191a4:	ldp	x23, x24, [sp, #48]
  4191a8:	ldp	x25, x26, [sp, #64]
  4191ac:	ldp	x27, x28, [sp, #80]
  4191b0:	b	41a070 <ferror@plt+0x160e0>
  4191b4:	mov	w0, #0x1                   	// #1
  4191b8:	b	419198 <ferror@plt+0x15208>
  4191bc:	ldp	x21, x22, [sp, #32]
  4191c0:	b	419ea0 <ferror@plt+0x15f10>
  4191c4:	ldrb	w2, [x22]
  4191c8:	cmp	w2, w0
  4191cc:	b.ne	419214 <ferror@plt+0x15284>  // b.any
  4191d0:	add	x22, x22, #0x1
  4191d4:	ldrb	w0, [x24], #1
  4191d8:	cbz	w0, 41920c <ferror@plt+0x1527c>
  4191dc:	cmp	w0, #0x2a
  4191e0:	b.eq	419110 <ferror@plt+0x15180>  // b.none
  4191e4:	cmp	w0, #0x3f
  4191e8:	b.ne	4191c4 <ferror@plt+0x15234>  // b.any
  4191ec:	ldrb	w0, [x22]
  4191f0:	cbz	w0, 419214 <ferror@plt+0x15284>
  4191f4:	and	x0, x0, #0xff
  4191f8:	ldrb	w0, [x27, x0]
  4191fc:	add	x22, x22, x0
  419200:	b	4191d4 <ferror@plt+0x15244>
  419204:	ldr	x22, [sp, #240]
  419208:	mov	w1, #0x0                   	// #0
  41920c:	ldrb	w0, [x22]
  419210:	cbz	w0, 419ef4 <ferror@plt+0x15f64>
  419214:	cbnz	w1, 419ecc <ferror@plt+0x15f3c>
  419218:	ldrb	w0, [x19, #1]
  41921c:	cbz	w0, 419228 <ferror@plt+0x15298>
  419220:	ldr	x19, [sp, #240]
  419224:	b	4190b8 <ferror@plt+0x15128>
  419228:	ldr	x19, [sp, #240]
  41922c:	mov	x25, x20
  419230:	mov	w1, #0x1                   	// #1
  419234:	b	419248 <ferror@plt+0x152b8>
  419238:	ldrb	w2, [x19]
  41923c:	cmp	w2, w0
  419240:	b.ne	419280 <ferror@plt+0x152f0>  // b.any
  419244:	add	x19, x19, #0x1
  419248:	ldrb	w0, [x25], #1
  41924c:	cbz	w0, 419278 <ferror@plt+0x152e8>
  419250:	cmp	w0, #0x2a
  419254:	b.eq	419094 <ferror@plt+0x15104>  // b.none
  419258:	cmp	w0, #0x3f
  41925c:	b.ne	419238 <ferror@plt+0x152a8>  // b.any
  419260:	ldrb	w0, [x19]
  419264:	cbz	w0, 419280 <ferror@plt+0x152f0>
  419268:	and	x0, x0, #0xff
  41926c:	ldrb	w0, [x27, x0]
  419270:	add	x19, x19, x0
  419274:	b	419248 <ferror@plt+0x152b8>
  419278:	ldrb	w0, [x19]
  41927c:	cbz	w0, 419efc <ferror@plt+0x15f6c>
  419280:	cbnz	w1, 419ed4 <ferror@plt+0x15f44>
  419284:	ldrb	w0, [x26, #1]
  419288:	cbz	w0, 419294 <ferror@plt+0x15304>
  41928c:	ldr	x26, [sp, #232]
  419290:	b	419030 <ferror@plt+0x150a0>
  419294:	ldr	x22, [sp, #224]
  419298:	ldr	x26, [sp, #232]
  41929c:	str	x22, [sp, #120]
  4192a0:	mov	w1, #0x1                   	// #1
  4192a4:	ldp	x21, x22, [sp, #32]
  4192a8:	b	4192bc <ferror@plt+0x1532c>
  4192ac:	ldrb	w2, [x26]
  4192b0:	cmp	w2, w0
  4192b4:	b.ne	41932c <ferror@plt+0x1539c>  // b.any
  4192b8:	add	x26, x26, #0x1
  4192bc:	ldr	x2, [sp, #120]
  4192c0:	ldrb	w0, [x2], #1
  4192c4:	str	x2, [sp, #120]
  4192c8:	cbz	w0, 4192f4 <ferror@plt+0x15364>
  4192cc:	cmp	w0, #0x2a
  4192d0:	b.eq	418fe8 <ferror@plt+0x15058>  // b.none
  4192d4:	cmp	w0, #0x3f
  4192d8:	b.ne	4192ac <ferror@plt+0x1531c>  // b.any
  4192dc:	ldrb	w0, [x26]
  4192e0:	cbz	w0, 41931c <ferror@plt+0x1538c>
  4192e4:	and	x0, x0, #0xff
  4192e8:	ldrb	w0, [x27, x0]
  4192ec:	add	x26, x26, x0
  4192f0:	b	4192bc <ferror@plt+0x1532c>
  4192f4:	mov	x28, x27
  4192f8:	ldr	w24, [sp, #200]
  4192fc:	ldr	x27, [sp, #208]
  419300:	ldrb	w0, [x26]
  419304:	cbz	w0, 4191a0 <ferror@plt+0x15210>
  419308:	cbnz	w1, 419ea0 <ferror@plt+0x15f10>
  41930c:	ldrb	w0, [x27, #1]
  419310:	cbz	w0, 41933c <ferror@plt+0x153ac>
  419314:	ldr	x27, [sp, #216]
  419318:	b	418f8c <ferror@plt+0x14ffc>
  41931c:	mov	x28, x27
  419320:	ldr	w24, [sp, #200]
  419324:	ldr	x27, [sp, #208]
  419328:	b	419308 <ferror@plt+0x15378>
  41932c:	mov	x28, x27
  419330:	ldr	w24, [sp, #200]
  419334:	ldr	x27, [sp, #208]
  419338:	b	419308 <ferror@plt+0x15378>
  41933c:	ldr	x27, [sp, #192]
  419340:	ldr	x23, [sp, #216]
  419344:	str	x27, [sp, #112]
  419348:	mov	w1, #0x1                   	// #1
  41934c:	b	419360 <ferror@plt+0x153d0>
  419350:	ldrb	w2, [x23]
  419354:	cmp	w2, w0
  419358:	b.ne	4193c8 <ferror@plt+0x15438>  // b.any
  41935c:	add	x23, x23, #0x1
  419360:	ldr	x2, [sp, #112]
  419364:	ldrb	w0, [x2], #1
  419368:	str	x2, [sp, #112]
  41936c:	cbz	w0, 419398 <ferror@plt+0x15408>
  419370:	cmp	w0, #0x2a
  419374:	b.eq	418f40 <ferror@plt+0x14fb0>  // b.none
  419378:	cmp	w0, #0x3f
  41937c:	b.ne	419350 <ferror@plt+0x153c0>  // b.any
  419380:	ldrb	w0, [x23]
  419384:	cbz	w0, 4193bc <ferror@plt+0x1542c>
  419388:	and	x0, x0, #0xff
  41938c:	ldrb	w0, [x28, x0]
  419390:	add	x23, x23, x0
  419394:	b	419360 <ferror@plt+0x153d0>
  419398:	ldr	w27, [sp, #180]
  41939c:	ldr	x25, [sp, #184]
  4193a0:	ldrb	w0, [x23]
  4193a4:	cbz	w0, 4191a0 <ferror@plt+0x15210>
  4193a8:	cbnz	w1, 419ea0 <ferror@plt+0x15f10>
  4193ac:	ldrb	w0, [x25, #1]
  4193b0:	cbz	w0, 4193d4 <ferror@plt+0x15444>
  4193b4:	ldr	x25, [sp, #168]
  4193b8:	b	418ee4 <ferror@plt+0x14f54>
  4193bc:	ldr	w27, [sp, #180]
  4193c0:	ldr	x25, [sp, #184]
  4193c4:	b	4193a8 <ferror@plt+0x15418>
  4193c8:	ldr	w27, [sp, #180]
  4193cc:	ldr	x25, [sp, #184]
  4193d0:	b	4193a8 <ferror@plt+0x15418>
  4193d4:	mov	x27, x28
  4193d8:	ldr	x28, [sp, #160]
  4193dc:	ldr	x24, [sp, #168]
  4193e0:	str	x28, [sp, #104]
  4193e4:	mov	w1, #0x1                   	// #1
  4193e8:	b	4193fc <ferror@plt+0x1546c>
  4193ec:	ldrb	w2, [x24]
  4193f0:	cmp	w2, w0
  4193f4:	b.ne	419464 <ferror@plt+0x154d4>  // b.any
  4193f8:	add	x24, x24, #0x1
  4193fc:	ldr	x2, [sp, #104]
  419400:	ldrb	w0, [x2], #1
  419404:	str	x2, [sp, #104]
  419408:	cbz	w0, 419434 <ferror@plt+0x154a4>
  41940c:	cmp	w0, #0x2a
  419410:	b.eq	418e94 <ferror@plt+0x14f04>  // b.none
  419414:	cmp	w0, #0x3f
  419418:	b.ne	4193ec <ferror@plt+0x1545c>  // b.any
  41941c:	ldrb	w0, [x24]
  419420:	cbz	w0, 419458 <ferror@plt+0x154c8>
  419424:	and	x0, x0, #0xff
  419428:	ldrb	w0, [x27, x0]
  41942c:	add	x24, x24, x0
  419430:	b	4193fc <ferror@plt+0x1546c>
  419434:	ldr	w28, [sp, #176]
  419438:	ldr	x25, [sp, #152]
  41943c:	ldrb	w0, [x24]
  419440:	cbz	w0, 419e10 <ferror@plt+0x15e80>
  419444:	cbnz	w1, 419e24 <ferror@plt+0x15e94>
  419448:	ldrb	w0, [x25, #1]
  41944c:	cbz	w0, 419470 <ferror@plt+0x154e0>
  419450:	ldr	x25, [sp, #144]
  419454:	b	418e38 <ferror@plt+0x14ea8>
  419458:	ldr	w28, [sp, #176]
  41945c:	ldr	x25, [sp, #152]
  419460:	b	419444 <ferror@plt+0x154b4>
  419464:	ldr	w28, [sp, #176]
  419468:	ldr	x25, [sp, #152]
  41946c:	b	419444 <ferror@plt+0x154b4>
  419470:	ldr	x28, [sp, #128]
  419474:	ldr	x24, [sp, #144]
  419478:	mov	x27, x28
  41947c:	b	418dc4 <ferror@plt+0x14e34>
  419480:	mov	x26, x24
  419484:	ldp	x23, x24, [sp, #48]
  419488:	ldrb	w0, [x26]
  41948c:	cmp	w0, #0x0
  419490:	cset	w20, eq  // eq = none
  419494:	ldp	x25, x26, [sp, #64]
  419498:	ldp	x27, x28, [sp, #80]
  41949c:	b	41a070 <ferror@plt+0x160e0>
  4194a0:	mov	w1, w1
  4194a4:	mov	x0, x2
  4194a8:	bl	42cf94 <ferror@plt+0x29004>
  4194ac:	mov	x28, x0
  4194b0:	str	x0, [sp, #120]
  4194b4:	ldr	x26, [x19, #16]
  4194b8:	ldrb	w0, [x26], #1
  4194bc:	cbz	w0, 419be4 <ferror@plt+0x15c54>
  4194c0:	stp	x23, x24, [sp, #48]
  4194c4:	mov	x27, x28
  4194c8:	mov	x24, x26
  4194cc:	b	419500 <ferror@plt+0x15570>
  4194d0:	adrp	x0, 45a000 <ferror@plt+0x56070>
  4194d4:	ldr	x23, [x0, #3824]
  4194d8:	b	41953c <ferror@plt+0x155ac>
  4194dc:	ldrb	w0, [x27]
  4194e0:	cbz	w0, 419bec <ferror@plt+0x15c5c>
  4194e4:	and	x0, x0, #0xff
  4194e8:	adrp	x1, 45a000 <ferror@plt+0x56070>
  4194ec:	ldr	x1, [x1, #3824]
  4194f0:	ldrb	w0, [x1, x0]
  4194f4:	add	x27, x27, x0
  4194f8:	ldrb	w0, [x24], #1
  4194fc:	cbz	w0, 419bcc <ferror@plt+0x15c3c>
  419500:	cmp	w0, #0x2a
  419504:	b.eq	4194d0 <ferror@plt+0x15540>  // b.none
  419508:	cmp	w0, #0x3f
  41950c:	b.eq	4194dc <ferror@plt+0x1554c>  // b.none
  419510:	ldrb	w1, [x27]
  419514:	cmp	w1, w0
  419518:	b.ne	419c44 <ferror@plt+0x15cb4>  // b.any
  41951c:	add	x27, x27, #0x1
  419520:	b	4194f8 <ferror@plt+0x15568>
  419524:	ldrb	w0, [x27]
  419528:	cbz	w0, 419bf8 <ferror@plt+0x15c68>
  41952c:	and	x0, x0, #0xff
  419530:	ldrb	w0, [x23, x0]
  419534:	add	x27, x27, x0
  419538:	mov	x24, x28
  41953c:	mov	x28, x24
  419540:	ldrb	w26, [x28], #1
  419544:	cmp	w26, #0x3f
  419548:	b.eq	419524 <ferror@plt+0x15594>  // b.none
  41954c:	cmp	w26, #0x2a
  419550:	b.eq	419538 <ferror@plt+0x155a8>  // b.none
  419554:	cbz	w26, 419c04 <ferror@plt+0x15c74>
  419558:	str	x28, [sp, #136]
  41955c:	mov	w28, w26
  419560:	mov	x25, x23
  419564:	str	x24, [sp, #144]
  419568:	ldrb	w0, [x27]
  41956c:	cmp	w28, w0
  419570:	b.eq	419590 <ferror@plt+0x15600>  // b.none
  419574:	cbz	w0, 419c10 <ferror@plt+0x15c80>
  419578:	and	x0, x0, #0xff
  41957c:	ldrb	w0, [x25, x0]
  419580:	add	x27, x27, x0
  419584:	ldrb	w0, [x27]
  419588:	cmp	w28, w0
  41958c:	b.ne	419574 <ferror@plt+0x155e4>  // b.any
  419590:	add	x26, x27, #0x1
  419594:	str	x26, [sp, #160]
  419598:	ldr	x0, [sp, #136]
  41959c:	ldrb	w0, [x0]
  4195a0:	ldr	x1, [sp, #144]
  4195a4:	add	x1, x1, #0x2
  4195a8:	str	x1, [sp, #104]
  4195ac:	cbz	w0, 419fe8 <ferror@plt+0x16058>
  4195b0:	mov	w1, #0x0                   	// #0
  4195b4:	str	w28, [sp, #176]
  4195b8:	str	x27, [sp, #152]
  4195bc:	mov	x24, x26
  4195c0:	mov	x26, x25
  4195c4:	b	4195e4 <ferror@plt+0x15654>
  4195c8:	and	x0, x0, #0xff
  4195cc:	ldrb	w0, [x26, x0]
  4195d0:	add	x24, x24, x0
  4195d4:	ldr	x2, [sp, #104]
  4195d8:	ldrb	w0, [x2], #1
  4195dc:	str	x2, [sp, #104]
  4195e0:	cbz	w0, 419b84 <ferror@plt+0x15bf4>
  4195e4:	cmp	w0, #0x2a
  4195e8:	b.eq	41960c <ferror@plt+0x1567c>  // b.none
  4195ec:	cmp	w0, #0x3f
  4195f0:	b.ne	419b70 <ferror@plt+0x15be0>  // b.any
  4195f4:	ldrb	w0, [x24]
  4195f8:	cbnz	w0, 4195c8 <ferror@plt+0x15638>
  4195fc:	ldr	w28, [sp, #176]
  419600:	ldr	x27, [sp, #152]
  419604:	mov	x25, x26
  419608:	b	419b98 <ferror@plt+0x15c08>
  41960c:	ldr	x0, [sp, #104]
  419610:	b	41962c <ferror@plt+0x1569c>
  419614:	ldrb	w0, [x24]
  419618:	cbz	w0, 419f50 <ferror@plt+0x15fc0>
  41961c:	and	x0, x0, #0xff
  419620:	ldrb	w0, [x26, x0]
  419624:	add	x24, x24, x0
  419628:	mov	x0, x28
  41962c:	mov	x28, x0
  419630:	ldrb	w27, [x28], #1
  419634:	cmp	w27, #0x3f
  419638:	b.eq	419614 <ferror@plt+0x15684>  // b.none
  41963c:	cmp	w27, #0x2a
  419640:	b.eq	419628 <ferror@plt+0x15698>  // b.none
  419644:	str	x0, [sp, #104]
  419648:	cbz	w27, 419958 <ferror@plt+0x159c8>
  41964c:	str	x28, [sp, #168]
  419650:	mov	x28, x26
  419654:	ldrb	w0, [x24]
  419658:	cmp	w27, w0
  41965c:	b.eq	41967c <ferror@plt+0x156ec>  // b.none
  419660:	cbz	w0, 419f50 <ferror@plt+0x15fc0>
  419664:	and	x0, x0, #0xff
  419668:	ldrb	w0, [x28, x0]
  41966c:	add	x24, x24, x0
  419670:	ldrb	w0, [x24]
  419674:	cmp	w27, w0
  419678:	b.ne	419660 <ferror@plt+0x156d0>  // b.any
  41967c:	add	x26, x24, #0x1
  419680:	str	x26, [sp, #192]
  419684:	ldr	x0, [sp, #168]
  419688:	ldrb	w0, [x0]
  41968c:	ldr	x1, [sp, #104]
  419690:	add	x1, x1, #0x2
  419694:	str	x1, [sp, #112]
  419698:	cbz	w0, 419ffc <ferror@plt+0x1606c>
  41969c:	stp	x21, x22, [sp, #32]
  4196a0:	mov	w1, #0x0                   	// #0
  4196a4:	str	w27, [sp, #180]
  4196a8:	str	x24, [sp, #184]
  4196ac:	mov	x22, x26
  4196b0:	b	419af0 <ferror@plt+0x15b60>
  4196b4:	ldr	x0, [sp, #112]
  4196b8:	b	4196d4 <ferror@plt+0x15744>
  4196bc:	ldrb	w0, [x22]
  4196c0:	cbz	w0, 419f44 <ferror@plt+0x15fb4>
  4196c4:	and	x0, x0, #0xff
  4196c8:	ldrb	w0, [x28, x0]
  4196cc:	add	x22, x22, x0
  4196d0:	mov	x0, x27
  4196d4:	mov	x27, x0
  4196d8:	ldrb	w26, [x27], #1
  4196dc:	cmp	w26, #0x3f
  4196e0:	b.eq	4196bc <ferror@plt+0x1572c>  // b.none
  4196e4:	cmp	w26, #0x2a
  4196e8:	b.eq	4196d0 <ferror@plt+0x15740>  // b.none
  4196ec:	str	x0, [sp, #112]
  4196f0:	cbz	w26, 419f04 <ferror@plt+0x15f74>
  4196f4:	mov	w25, w26
  4196f8:	str	x27, [sp, #200]
  4196fc:	mov	x27, x22
  419700:	ldrb	w0, [x27]
  419704:	cmp	w25, w0
  419708:	b.eq	419728 <ferror@plt+0x15798>  // b.none
  41970c:	cbz	w0, 419f4c <ferror@plt+0x15fbc>
  419710:	and	x0, x0, #0xff
  419714:	ldrb	w0, [x28, x0]
  419718:	add	x27, x27, x0
  41971c:	ldrb	w0, [x27]
  419720:	cmp	w25, w0
  419724:	b.ne	41970c <ferror@plt+0x1577c>  // b.any
  419728:	add	x26, x27, #0x1
  41972c:	str	x26, [sp, #224]
  419730:	ldr	x0, [sp, #200]
  419734:	ldrb	w0, [x0]
  419738:	ldr	x1, [sp, #112]
  41973c:	add	x1, x1, #0x2
  419740:	str	x1, [sp, #128]
  419744:	cbz	w0, 41a008 <ferror@plt+0x16078>
  419748:	mov	w1, #0x0                   	// #0
  41974c:	str	w25, [sp, #208]
  419750:	str	x27, [sp, #216]
  419754:	mov	x27, x26
  419758:	mov	x26, x28
  41975c:	b	419a48 <ferror@plt+0x15ab8>
  419760:	ldr	x0, [sp, #128]
  419764:	b	419780 <ferror@plt+0x157f0>
  419768:	ldrb	w0, [x27]
  41976c:	cbz	w0, 419f5c <ferror@plt+0x15fcc>
  419770:	and	x0, x0, #0xff
  419774:	ldrb	w0, [x26, x0]
  419778:	add	x27, x27, x0
  41977c:	mov	x0, x23
  419780:	mov	x23, x0
  419784:	ldrb	w28, [x23], #1
  419788:	cmp	w28, #0x3f
  41978c:	b.eq	419768 <ferror@plt+0x157d8>  // b.none
  419790:	cmp	w28, #0x2a
  419794:	b.eq	41977c <ferror@plt+0x157ec>  // b.none
  419798:	str	x0, [sp, #128]
  41979c:	cbz	w28, 419f0c <ferror@plt+0x15f7c>
  4197a0:	mov	w25, w28
  4197a4:	str	x23, [sp, #232]
  4197a8:	ldrb	w0, [x27]
  4197ac:	cmp	w25, w0
  4197b0:	b.eq	4197d0 <ferror@plt+0x15840>  // b.none
  4197b4:	cbz	w0, 419f64 <ferror@plt+0x15fd4>
  4197b8:	and	x0, x0, #0xff
  4197bc:	ldrb	w0, [x26, x0]
  4197c0:	add	x27, x27, x0
  4197c4:	ldrb	w0, [x27]
  4197c8:	cmp	w25, w0
  4197cc:	b.ne	4197b4 <ferror@plt+0x15824>  // b.any
  4197d0:	add	x20, x27, #0x1
  4197d4:	str	x20, [sp, #240]
  4197d8:	ldr	x0, [sp, #232]
  4197dc:	ldrb	w0, [x0]
  4197e0:	ldr	x1, [sp, #128]
  4197e4:	add	x28, x1, #0x2
  4197e8:	cbz	w0, 41a018 <ferror@plt+0x16088>
  4197ec:	mov	w1, #0x0                   	// #0
  4197f0:	b	419808 <ferror@plt+0x15878>
  4197f4:	and	x0, x0, #0xff
  4197f8:	ldrb	w0, [x26, x0]
  4197fc:	add	x20, x20, x0
  419800:	ldrb	w0, [x28], #1
  419804:	cbz	w0, 4199f8 <ferror@plt+0x15a68>
  419808:	cmp	w0, #0x2a
  41980c:	b.eq	41983c <ferror@plt+0x158ac>  // b.none
  419810:	cmp	w0, #0x3f
  419814:	b.ne	4199e4 <ferror@plt+0x15a54>  // b.any
  419818:	ldrb	w0, [x20]
  41981c:	cbnz	w0, 4197f4 <ferror@plt+0x15864>
  419820:	b	419a00 <ferror@plt+0x15a70>
  419824:	ldrb	w0, [x20]
  419828:	cbz	w0, 419f6c <ferror@plt+0x15fdc>
  41982c:	and	x0, x0, #0xff
  419830:	ldrb	w0, [x26, x0]
  419834:	add	x20, x20, x0
  419838:	mov	x28, x19
  41983c:	mov	x19, x28
  419840:	ldrb	w21, [x19], #1
  419844:	cmp	w21, #0x3f
  419848:	b.eq	419824 <ferror@plt+0x15894>  // b.none
  41984c:	cmp	w21, #0x2a
  419850:	b.eq	419838 <ferror@plt+0x158a8>  // b.none
  419854:	cbz	w21, 419f14 <ferror@plt+0x15f84>
  419858:	mov	w0, #0x1                   	// #1
  41985c:	str	w0, [sp, #248]
  419860:	str	w25, [sp, #256]
  419864:	str	x27, [sp, #264]
  419868:	ldrb	w0, [x20]
  41986c:	cmp	w21, w0
  419870:	b.eq	4198b0 <ferror@plt+0x15920>  // b.none
  419874:	cbz	w0, 419f74 <ferror@plt+0x15fe4>
  419878:	and	x0, x0, #0xff
  41987c:	ldrb	w0, [x26, x0]
  419880:	add	x20, x20, x0
  419884:	ldrb	w0, [x20]
  419888:	cmp	w21, w0
  41988c:	b.ne	419874 <ferror@plt+0x158e4>  // b.any
  419890:	mov	x27, x20
  419894:	add	x20, x27, #0x1
  419898:	ldrb	w0, [x19]
  41989c:	add	x24, x28, #0x2
  4198a0:	cbz	w0, 4199b4 <ferror@plt+0x15a24>
  4198a4:	mov	x22, x20
  4198a8:	mov	w1, #0x0                   	// #0
  4198ac:	b	41998c <ferror@plt+0x159fc>
  4198b0:	mov	x27, x20
  4198b4:	b	419894 <ferror@plt+0x15904>
  4198b8:	ldrb	w0, [x22]
  4198bc:	cbz	w0, 419f7c <ferror@plt+0x15fec>
  4198c0:	and	x0, x0, #0xff
  4198c4:	ldrb	w0, [x26, x0]
  4198c8:	add	x22, x22, x0
  4198cc:	ldrb	w23, [x24], #1
  4198d0:	cmp	w23, #0x3f
  4198d4:	b.eq	4198b8 <ferror@plt+0x15928>  // b.none
  4198d8:	cmp	w23, #0x2a
  4198dc:	b.eq	4198cc <ferror@plt+0x1593c>  // b.none
  4198e0:	cbz	w23, 419f1c <ferror@plt+0x15f8c>
  4198e4:	str	wzr, [sp, #284]
  4198e8:	ldrb	w0, [x22]
  4198ec:	cmp	w23, w0
  4198f0:	b.eq	419944 <ferror@plt+0x159b4>  // b.none
  4198f4:	cbz	w0, 41994c <ferror@plt+0x159bc>
  4198f8:	and	x0, x0, #0xff
  4198fc:	ldrb	w0, [x26, x0]
  419900:	add	x22, x22, x0
  419904:	ldrb	w0, [x22]
  419908:	cmp	w23, w0
  41990c:	b.ne	4198f4 <ferror@plt+0x15964>  // b.any
  419910:	mov	x25, x22
  419914:	add	x22, x25, #0x1
  419918:	add	x2, sp, #0x11c
  41991c:	mov	x1, x22
  419920:	mov	x0, x24
  419924:	bl	4183c4 <ferror@plt+0x14434>
  419928:	cbnz	w0, 419964 <ferror@plt+0x159d4>
  41992c:	ldr	w1, [sp, #284]
  419930:	cbnz	w1, 419950 <ferror@plt+0x159c0>
  419934:	ldrb	w0, [x25, #1]
  419938:	cbnz	w0, 4198e4 <ferror@plt+0x15954>
  41993c:	ldr	w1, [sp, #248]
  419940:	b	419984 <ferror@plt+0x159f4>
  419944:	mov	x25, x22
  419948:	b	419914 <ferror@plt+0x15984>
  41994c:	mov	w0, #0x0                   	// #0
  419950:	cbz	w0, 41996c <ferror@plt+0x159dc>
  419954:	ldp	x21, x22, [sp, #32]
  419958:	mov	w20, #0x1                   	// #1
  41995c:	ldp	x23, x24, [sp, #48]
  419960:	b	419c18 <ferror@plt+0x15c88>
  419964:	mov	w0, #0x1                   	// #1
  419968:	b	419950 <ferror@plt+0x159c0>
  41996c:	ldp	x21, x22, [sp, #32]
  419970:	b	419f50 <ferror@plt+0x15fc0>
  419974:	ldrb	w2, [x22]
  419978:	cmp	w2, w0
  41997c:	b.ne	4199c4 <ferror@plt+0x15a34>  // b.any
  419980:	add	x22, x22, #0x1
  419984:	ldrb	w0, [x24], #1
  419988:	cbz	w0, 4199bc <ferror@plt+0x15a2c>
  41998c:	cmp	w0, #0x2a
  419990:	b.eq	4198cc <ferror@plt+0x1593c>  // b.none
  419994:	cmp	w0, #0x3f
  419998:	b.ne	419974 <ferror@plt+0x159e4>  // b.any
  41999c:	ldrb	w0, [x22]
  4199a0:	cbz	w0, 4199c4 <ferror@plt+0x15a34>
  4199a4:	and	x0, x0, #0xff
  4199a8:	ldrb	w0, [x26, x0]
  4199ac:	add	x22, x22, x0
  4199b0:	b	419984 <ferror@plt+0x159f4>
  4199b4:	mov	x22, x20
  4199b8:	mov	w1, #0x0                   	// #0
  4199bc:	ldrb	w0, [x22]
  4199c0:	cbz	w0, 419f24 <ferror@plt+0x15f94>
  4199c4:	cbnz	w1, 419f84 <ferror@plt+0x15ff4>
  4199c8:	ldrb	w0, [x27, #1]
  4199cc:	cbnz	w0, 419868 <ferror@plt+0x158d8>
  4199d0:	ldr	w25, [sp, #256]
  4199d4:	ldr	x27, [sp, #264]
  4199d8:	mov	x28, x19
  4199dc:	mov	w1, #0x1                   	// #1
  4199e0:	b	419800 <ferror@plt+0x15870>
  4199e4:	ldrb	w2, [x20]
  4199e8:	cmp	w2, w0
  4199ec:	b.ne	419a00 <ferror@plt+0x15a70>  // b.any
  4199f0:	add	x20, x20, #0x1
  4199f4:	b	419800 <ferror@plt+0x15870>
  4199f8:	ldrb	w0, [x20]
  4199fc:	cbz	w0, 419f2c <ferror@plt+0x15f9c>
  419a00:	cbnz	w1, 419f8c <ferror@plt+0x15ffc>
  419a04:	ldrb	w0, [x27, #1]
  419a08:	cbz	w0, 419a14 <ferror@plt+0x15a84>
  419a0c:	ldr	x27, [sp, #240]
  419a10:	b	4197a8 <ferror@plt+0x15818>
  419a14:	ldr	x23, [sp, #232]
  419a18:	ldr	x27, [sp, #240]
  419a1c:	str	x23, [sp, #128]
  419a20:	mov	w1, #0x1                   	// #1
  419a24:	b	419a38 <ferror@plt+0x15aa8>
  419a28:	ldrb	w2, [x27]
  419a2c:	cmp	w2, w0
  419a30:	b.ne	419aac <ferror@plt+0x15b1c>  // b.any
  419a34:	add	x27, x27, #0x1
  419a38:	ldr	x2, [sp, #128]
  419a3c:	ldrb	w0, [x2], #1
  419a40:	str	x2, [sp, #128]
  419a44:	cbz	w0, 419a70 <ferror@plt+0x15ae0>
  419a48:	cmp	w0, #0x2a
  419a4c:	b.eq	419760 <ferror@plt+0x157d0>  // b.none
  419a50:	cmp	w0, #0x3f
  419a54:	b.ne	419a28 <ferror@plt+0x15a98>  // b.any
  419a58:	ldrb	w0, [x27]
  419a5c:	cbz	w0, 419a9c <ferror@plt+0x15b0c>
  419a60:	and	x0, x0, #0xff
  419a64:	ldrb	w0, [x26, x0]
  419a68:	add	x27, x27, x0
  419a6c:	b	419a38 <ferror@plt+0x15aa8>
  419a70:	mov	x28, x26
  419a74:	ldr	w25, [sp, #208]
  419a78:	mov	x26, x27
  419a7c:	ldr	x27, [sp, #216]
  419a80:	ldrb	w0, [x26]
  419a84:	cbz	w0, 419f34 <ferror@plt+0x15fa4>
  419a88:	cbnz	w1, 419f94 <ferror@plt+0x16004>
  419a8c:	ldrb	w0, [x27, #1]
  419a90:	cbz	w0, 419abc <ferror@plt+0x15b2c>
  419a94:	ldr	x27, [sp, #224]
  419a98:	b	419700 <ferror@plt+0x15770>
  419a9c:	mov	x28, x26
  419aa0:	ldr	w25, [sp, #208]
  419aa4:	ldr	x27, [sp, #216]
  419aa8:	b	419a88 <ferror@plt+0x15af8>
  419aac:	mov	x28, x26
  419ab0:	ldr	w25, [sp, #208]
  419ab4:	ldr	x27, [sp, #216]
  419ab8:	b	419a88 <ferror@plt+0x15af8>
  419abc:	ldr	x27, [sp, #200]
  419ac0:	ldr	x22, [sp, #224]
  419ac4:	str	x27, [sp, #112]
  419ac8:	mov	w1, #0x1                   	// #1
  419acc:	b	419ae0 <ferror@plt+0x15b50>
  419ad0:	ldrb	w2, [x22]
  419ad4:	cmp	w2, w0
  419ad8:	b.ne	419b4c <ferror@plt+0x15bbc>  // b.any
  419adc:	add	x22, x22, #0x1
  419ae0:	ldr	x2, [sp, #112]
  419ae4:	ldrb	w0, [x2], #1
  419ae8:	str	x2, [sp, #112]
  419aec:	cbz	w0, 419b18 <ferror@plt+0x15b88>
  419af0:	cmp	w0, #0x2a
  419af4:	b.eq	4196b4 <ferror@plt+0x15724>  // b.none
  419af8:	cmp	w0, #0x3f
  419afc:	b.ne	419ad0 <ferror@plt+0x15b40>  // b.any
  419b00:	ldrb	w0, [x22]
  419b04:	cbz	w0, 419b40 <ferror@plt+0x15bb0>
  419b08:	and	x0, x0, #0xff
  419b0c:	ldrb	w0, [x28, x0]
  419b10:	add	x22, x22, x0
  419b14:	b	419ae0 <ferror@plt+0x15b50>
  419b18:	ldr	w27, [sp, #180]
  419b1c:	ldr	x24, [sp, #184]
  419b20:	ldrb	w0, [x22]
  419b24:	cbz	w0, 419f3c <ferror@plt+0x15fac>
  419b28:	cbnz	w1, 419f9c <ferror@plt+0x1600c>
  419b2c:	ldp	x21, x22, [sp, #32]
  419b30:	ldrb	w0, [x24, #1]
  419b34:	cbz	w0, 419b58 <ferror@plt+0x15bc8>
  419b38:	ldr	x24, [sp, #192]
  419b3c:	b	419654 <ferror@plt+0x156c4>
  419b40:	ldr	w27, [sp, #180]
  419b44:	ldr	x24, [sp, #184]
  419b48:	b	419b28 <ferror@plt+0x15b98>
  419b4c:	ldr	w27, [sp, #180]
  419b50:	ldr	x24, [sp, #184]
  419b54:	b	419b28 <ferror@plt+0x15b98>
  419b58:	mov	x26, x28
  419b5c:	ldr	x28, [sp, #168]
  419b60:	ldr	x24, [sp, #192]
  419b64:	str	x28, [sp, #104]
  419b68:	mov	w1, #0x1                   	// #1
  419b6c:	b	4195d4 <ferror@plt+0x15644>
  419b70:	ldrb	w2, [x24]
  419b74:	cmp	w2, w0
  419b78:	b.ne	419bac <ferror@plt+0x15c1c>  // b.any
  419b7c:	add	x24, x24, #0x1
  419b80:	b	4195d4 <ferror@plt+0x15644>
  419b84:	ldr	w28, [sp, #176]
  419b88:	ldr	x27, [sp, #152]
  419b8c:	mov	x25, x26
  419b90:	ldrb	w0, [x24]
  419b94:	cbz	w0, 419c2c <ferror@plt+0x15c9c>
  419b98:	cbnz	w1, 419c38 <ferror@plt+0x15ca8>
  419b9c:	ldrb	w0, [x27, #1]
  419ba0:	cbz	w0, 419bbc <ferror@plt+0x15c2c>
  419ba4:	ldr	x27, [sp, #160]
  419ba8:	b	419568 <ferror@plt+0x155d8>
  419bac:	ldr	w28, [sp, #176]
  419bb0:	ldr	x27, [sp, #152]
  419bb4:	mov	x25, x26
  419bb8:	b	419b98 <ferror@plt+0x15c08>
  419bbc:	ldr	x28, [sp, #136]
  419bc0:	ldr	x27, [sp, #160]
  419bc4:	mov	x24, x28
  419bc8:	b	4194f8 <ferror@plt+0x15568>
  419bcc:	mov	x28, x27
  419bd0:	ldp	x23, x24, [sp, #48]
  419bd4:	ldrb	w0, [x28]
  419bd8:	cmp	w0, #0x0
  419bdc:	cset	w20, eq  // eq = none
  419be0:	b	419c18 <ferror@plt+0x15c88>
  419be4:	ldr	x28, [sp, #120]
  419be8:	b	419bd4 <ferror@plt+0x15c44>
  419bec:	mov	w20, #0x0                   	// #0
  419bf0:	ldp	x23, x24, [sp, #48]
  419bf4:	b	419c18 <ferror@plt+0x15c88>
  419bf8:	mov	w20, #0x0                   	// #0
  419bfc:	ldp	x23, x24, [sp, #48]
  419c00:	b	419c18 <ferror@plt+0x15c88>
  419c04:	mov	w20, #0x1                   	// #1
  419c08:	ldp	x23, x24, [sp, #48]
  419c0c:	b	419c18 <ferror@plt+0x15c88>
  419c10:	mov	w20, #0x0                   	// #0
  419c14:	ldp	x23, x24, [sp, #48]
  419c18:	ldr	x0, [sp, #120]
  419c1c:	bl	413498 <ferror@plt+0xf508>
  419c20:	ldp	x25, x26, [sp, #64]
  419c24:	ldp	x27, x28, [sp, #80]
  419c28:	b	41a070 <ferror@plt+0x160e0>
  419c2c:	mov	w20, #0x1                   	// #1
  419c30:	ldp	x23, x24, [sp, #48]
  419c34:	b	419c18 <ferror@plt+0x15c88>
  419c38:	mov	w20, #0x0                   	// #0
  419c3c:	ldp	x23, x24, [sp, #48]
  419c40:	b	419c18 <ferror@plt+0x15c88>
  419c44:	mov	w20, #0x0                   	// #0
  419c48:	ldp	x23, x24, [sp, #48]
  419c4c:	b	419c18 <ferror@plt+0x15c88>
  419c50:	ldr	w2, [x19, #4]
  419c54:	cmp	w2, w1
  419c58:	b.eq	419c88 <ferror@plt+0x15cf8>  // b.none
  419c5c:	mov	w20, #0x1                   	// #1
  419c60:	cbz	w2, 41a08c <ferror@plt+0x160fc>
  419c64:	mov	w2, w2
  419c68:	mov	x1, x28
  419c6c:	ldr	x0, [x19, #16]
  419c70:	bl	403830 <strncmp@plt>
  419c74:	cmp	w0, #0x0
  419c78:	cset	w20, eq  // eq = none
  419c7c:	ldp	x25, x26, [sp, #64]
  419c80:	ldp	x27, x28, [sp, #80]
  419c84:	b	41a070 <ferror@plt+0x160e0>
  419c88:	mov	x1, x28
  419c8c:	ldr	x0, [x19, #16]
  419c90:	bl	403ad0 <strcmp@plt>
  419c94:	cmp	w0, #0x0
  419c98:	cset	w20, eq  // eq = none
  419c9c:	ldp	x25, x26, [sp, #64]
  419ca0:	ldp	x27, x28, [sp, #80]
  419ca4:	b	41a070 <ferror@plt+0x160e0>
  419ca8:	ldr	w0, [x19, #4]
  419cac:	mov	w20, #0x1                   	// #1
  419cb0:	cbz	w0, 41a098 <ferror@plt+0x16108>
  419cb4:	sub	w1, w1, w0
  419cb8:	add	x1, x2, x1
  419cbc:	ldr	x0, [x19, #16]
  419cc0:	bl	403ad0 <strcmp@plt>
  419cc4:	cmp	w0, #0x0
  419cc8:	cset	w20, eq  // eq = none
  419ccc:	ldp	x25, x26, [sp, #64]
  419cd0:	ldp	x27, x28, [sp, #80]
  419cd4:	b	41a070 <ferror@plt+0x160e0>
  419cd8:	mov	x1, x2
  419cdc:	ldr	x0, [x19, #16]
  419ce0:	bl	403ad0 <strcmp@plt>
  419ce4:	cmp	w0, #0x0
  419ce8:	cset	w20, eq  // eq = none
  419cec:	ldp	x25, x26, [sp, #64]
  419cf0:	ldp	x27, x28, [sp, #80]
  419cf4:	b	41a070 <ferror@plt+0x160e0>
  419cf8:	mov	w20, #0x0                   	// #0
  419cfc:	b.hi	419d0c <ferror@plt+0x15d7c>  // b.pmore
  419d00:	ldp	x25, x26, [sp, #64]
  419d04:	ldp	x27, x28, [sp, #80]
  419d08:	b	41a070 <ferror@plt+0x160e0>
  419d0c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  419d10:	add	x2, x2, #0x860
  419d14:	adrp	x1, 441000 <ferror@plt+0x3d070>
  419d18:	add	x1, x1, #0x8a8
  419d1c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  419d20:	add	x0, x0, #0xb60
  419d24:	bl	4149c4 <ferror@plt+0x10a34>
  419d28:	ldp	x25, x26, [sp, #64]
  419d2c:	ldp	x27, x28, [sp, #80]
  419d30:	b	41a070 <ferror@plt+0x160e0>
  419d34:	mov	w20, #0x0                   	// #0
  419d38:	ldp	x23, x24, [sp, #48]
  419d3c:	ldp	x25, x26, [sp, #64]
  419d40:	ldp	x27, x28, [sp, #80]
  419d44:	b	41a070 <ferror@plt+0x160e0>
  419d48:	mov	w20, #0x0                   	// #0
  419d4c:	ldp	x23, x24, [sp, #48]
  419d50:	ldp	x25, x26, [sp, #64]
  419d54:	ldp	x27, x28, [sp, #80]
  419d58:	b	41a070 <ferror@plt+0x160e0>
  419d5c:	mov	w20, #0x1                   	// #1
  419d60:	ldp	x23, x24, [sp, #48]
  419d64:	ldp	x25, x26, [sp, #64]
  419d68:	ldp	x27, x28, [sp, #80]
  419d6c:	b	41a070 <ferror@plt+0x160e0>
  419d70:	mov	w20, #0x0                   	// #0
  419d74:	ldp	x23, x24, [sp, #48]
  419d78:	ldp	x25, x26, [sp, #64]
  419d7c:	ldp	x27, x28, [sp, #80]
  419d80:	b	41a070 <ferror@plt+0x160e0>
  419d84:	mov	w20, #0x1                   	// #1
  419d88:	ldp	x23, x24, [sp, #48]
  419d8c:	ldp	x25, x26, [sp, #64]
  419d90:	ldp	x27, x28, [sp, #80]
  419d94:	b	41a070 <ferror@plt+0x160e0>
  419d98:	mov	w20, #0x0                   	// #0
  419d9c:	ldp	x23, x24, [sp, #48]
  419da0:	ldp	x25, x26, [sp, #64]
  419da4:	ldp	x27, x28, [sp, #80]
  419da8:	b	41a070 <ferror@plt+0x160e0>
  419dac:	mov	w20, #0x0                   	// #0
  419db0:	ldp	x23, x24, [sp, #48]
  419db4:	ldp	x25, x26, [sp, #64]
  419db8:	ldp	x27, x28, [sp, #80]
  419dbc:	b	41a070 <ferror@plt+0x160e0>
  419dc0:	mov	w20, #0x0                   	// #0
  419dc4:	ldp	x23, x24, [sp, #48]
  419dc8:	ldp	x25, x26, [sp, #64]
  419dcc:	ldp	x27, x28, [sp, #80]
  419dd0:	b	41a070 <ferror@plt+0x160e0>
  419dd4:	mov	w20, #0x0                   	// #0
  419dd8:	ldp	x23, x24, [sp, #48]
  419ddc:	ldp	x25, x26, [sp, #64]
  419de0:	ldp	x27, x28, [sp, #80]
  419de4:	b	41a070 <ferror@plt+0x160e0>
  419de8:	mov	w20, #0x1                   	// #1
  419dec:	ldp	x23, x24, [sp, #48]
  419df0:	ldp	x25, x26, [sp, #64]
  419df4:	ldp	x27, x28, [sp, #80]
  419df8:	b	41a070 <ferror@plt+0x160e0>
  419dfc:	mov	w20, #0x0                   	// #0
  419e00:	ldp	x23, x24, [sp, #48]
  419e04:	ldp	x25, x26, [sp, #64]
  419e08:	ldp	x27, x28, [sp, #80]
  419e0c:	b	41a070 <ferror@plt+0x160e0>
  419e10:	mov	w20, #0x1                   	// #1
  419e14:	ldp	x23, x24, [sp, #48]
  419e18:	ldp	x25, x26, [sp, #64]
  419e1c:	ldp	x27, x28, [sp, #80]
  419e20:	b	41a070 <ferror@plt+0x160e0>
  419e24:	mov	w20, #0x0                   	// #0
  419e28:	ldp	x23, x24, [sp, #48]
  419e2c:	ldp	x25, x26, [sp, #64]
  419e30:	ldp	x27, x28, [sp, #80]
  419e34:	b	41a070 <ferror@plt+0x160e0>
  419e38:	mov	w20, #0x0                   	// #0
  419e3c:	ldp	x23, x24, [sp, #48]
  419e40:	ldp	x25, x26, [sp, #64]
  419e44:	ldp	x27, x28, [sp, #80]
  419e48:	b	41a070 <ferror@plt+0x160e0>
  419e4c:	ldp	x21, x22, [sp, #32]
  419e50:	b	419e58 <ferror@plt+0x15ec8>
  419e54:	ldp	x21, x22, [sp, #32]
  419e58:	mov	w20, #0x0                   	// #0
  419e5c:	ldp	x23, x24, [sp, #48]
  419e60:	ldp	x25, x26, [sp, #64]
  419e64:	ldp	x27, x28, [sp, #80]
  419e68:	b	41a070 <ferror@plt+0x160e0>
  419e6c:	ldp	x21, x22, [sp, #32]
  419e70:	b	419e58 <ferror@plt+0x15ec8>
  419e74:	ldp	x21, x22, [sp, #32]
  419e78:	b	419e58 <ferror@plt+0x15ec8>
  419e7c:	ldp	x21, x22, [sp, #32]
  419e80:	b	418a88 <ferror@plt+0x14af8>
  419e84:	ldp	x21, x22, [sp, #32]
  419e88:	b	418a88 <ferror@plt+0x14af8>
  419e8c:	ldp	x21, x22, [sp, #32]
  419e90:	b	418a88 <ferror@plt+0x14af8>
  419e94:	ldp	x21, x22, [sp, #32]
  419e98:	b	419ea0 <ferror@plt+0x15f10>
  419e9c:	ldp	x21, x22, [sp, #32]
  419ea0:	mov	w20, #0x0                   	// #0
  419ea4:	ldp	x23, x24, [sp, #48]
  419ea8:	ldp	x25, x26, [sp, #64]
  419eac:	ldp	x27, x28, [sp, #80]
  419eb0:	b	41a070 <ferror@plt+0x160e0>
  419eb4:	ldp	x21, x22, [sp, #32]
  419eb8:	b	419ea0 <ferror@plt+0x15f10>
  419ebc:	ldp	x21, x22, [sp, #32]
  419ec0:	b	419ea0 <ferror@plt+0x15f10>
  419ec4:	ldp	x21, x22, [sp, #32]
  419ec8:	b	419ea0 <ferror@plt+0x15f10>
  419ecc:	ldp	x21, x22, [sp, #32]
  419ed0:	b	419ea0 <ferror@plt+0x15f10>
  419ed4:	ldp	x21, x22, [sp, #32]
  419ed8:	b	419ea0 <ferror@plt+0x15f10>
  419edc:	ldp	x21, x22, [sp, #32]
  419ee0:	b	4191a0 <ferror@plt+0x15210>
  419ee4:	ldp	x21, x22, [sp, #32]
  419ee8:	b	4191a0 <ferror@plt+0x15210>
  419eec:	ldp	x21, x22, [sp, #32]
  419ef0:	b	4191a0 <ferror@plt+0x15210>
  419ef4:	ldp	x21, x22, [sp, #32]
  419ef8:	b	4191a0 <ferror@plt+0x15210>
  419efc:	ldp	x21, x22, [sp, #32]
  419f00:	b	4191a0 <ferror@plt+0x15210>
  419f04:	ldp	x21, x22, [sp, #32]
  419f08:	b	419958 <ferror@plt+0x159c8>
  419f0c:	ldp	x21, x22, [sp, #32]
  419f10:	b	419958 <ferror@plt+0x159c8>
  419f14:	ldp	x21, x22, [sp, #32]
  419f18:	b	419958 <ferror@plt+0x159c8>
  419f1c:	ldp	x21, x22, [sp, #32]
  419f20:	b	419958 <ferror@plt+0x159c8>
  419f24:	ldp	x21, x22, [sp, #32]
  419f28:	b	419958 <ferror@plt+0x159c8>
  419f2c:	ldp	x21, x22, [sp, #32]
  419f30:	b	419958 <ferror@plt+0x159c8>
  419f34:	ldp	x21, x22, [sp, #32]
  419f38:	b	419958 <ferror@plt+0x159c8>
  419f3c:	ldp	x21, x22, [sp, #32]
  419f40:	b	419958 <ferror@plt+0x159c8>
  419f44:	ldp	x21, x22, [sp, #32]
  419f48:	b	419f50 <ferror@plt+0x15fc0>
  419f4c:	ldp	x21, x22, [sp, #32]
  419f50:	mov	w20, #0x0                   	// #0
  419f54:	ldp	x23, x24, [sp, #48]
  419f58:	b	419c18 <ferror@plt+0x15c88>
  419f5c:	ldp	x21, x22, [sp, #32]
  419f60:	b	419f50 <ferror@plt+0x15fc0>
  419f64:	ldp	x21, x22, [sp, #32]
  419f68:	b	419f50 <ferror@plt+0x15fc0>
  419f6c:	ldp	x21, x22, [sp, #32]
  419f70:	b	419f50 <ferror@plt+0x15fc0>
  419f74:	ldp	x21, x22, [sp, #32]
  419f78:	b	419f50 <ferror@plt+0x15fc0>
  419f7c:	ldp	x21, x22, [sp, #32]
  419f80:	b	419f50 <ferror@plt+0x15fc0>
  419f84:	ldp	x21, x22, [sp, #32]
  419f88:	b	419f50 <ferror@plt+0x15fc0>
  419f8c:	ldp	x21, x22, [sp, #32]
  419f90:	b	419f50 <ferror@plt+0x15fc0>
  419f94:	ldp	x21, x22, [sp, #32]
  419f98:	b	419f50 <ferror@plt+0x15fc0>
  419f9c:	ldp	x21, x22, [sp, #32]
  419fa0:	b	419f50 <ferror@plt+0x15fc0>
  419fa4:	ldrb	w0, [x25, #1]
  419fa8:	cbnz	w0, 419448 <ferror@plt+0x154b8>
  419fac:	mov	w20, #0x1                   	// #1
  419fb0:	ldp	x23, x24, [sp, #48]
  419fb4:	ldp	x25, x26, [sp, #64]
  419fb8:	ldp	x27, x28, [sp, #80]
  419fbc:	b	41a070 <ferror@plt+0x160e0>
  419fc0:	ldrb	w0, [x25, #1]
  419fc4:	cbnz	w0, 4193ac <ferror@plt+0x1541c>
  419fc8:	b	4191a0 <ferror@plt+0x15210>
  419fcc:	ldrb	w0, [x27, #1]
  419fd0:	cbnz	w0, 41930c <ferror@plt+0x1537c>
  419fd4:	b	4191a0 <ferror@plt+0x15210>
  419fd8:	ldrb	w0, [x26, #1]
  419fdc:	cbnz	w0, 419284 <ferror@plt+0x152f4>
  419fe0:	ldp	x21, x22, [sp, #32]
  419fe4:	b	4191a0 <ferror@plt+0x15210>
  419fe8:	ldrb	w0, [x27, #1]
  419fec:	cbnz	w0, 419b9c <ferror@plt+0x15c0c>
  419ff0:	mov	w20, #0x1                   	// #1
  419ff4:	ldp	x23, x24, [sp, #48]
  419ff8:	b	419c18 <ferror@plt+0x15c88>
  419ffc:	ldrb	w0, [x24, #1]
  41a000:	cbnz	w0, 419b30 <ferror@plt+0x15ba0>
  41a004:	b	419958 <ferror@plt+0x159c8>
  41a008:	ldrb	w0, [x27, #1]
  41a00c:	cbnz	w0, 419a8c <ferror@plt+0x15afc>
  41a010:	ldp	x21, x22, [sp, #32]
  41a014:	b	419958 <ferror@plt+0x159c8>
  41a018:	ldrb	w0, [x27, #1]
  41a01c:	cbnz	w0, 419a04 <ferror@plt+0x15a74>
  41a020:	ldp	x21, x22, [sp, #32]
  41a024:	b	419958 <ferror@plt+0x159c8>
  41a028:	ldrb	w0, [x25, #1]
  41a02c:	cbnz	w0, 418d44 <ferror@plt+0x14db4>
  41a030:	mov	w20, #0x1                   	// #1
  41a034:	ldp	x23, x24, [sp, #48]
  41a038:	ldp	x25, x26, [sp, #64]
  41a03c:	ldp	x27, x28, [sp, #80]
  41a040:	b	41a070 <ferror@plt+0x160e0>
  41a044:	ldrb	w0, [x25, #1]
  41a048:	cbnz	w0, 418ca0 <ferror@plt+0x14d10>
  41a04c:	b	418a88 <ferror@plt+0x14af8>
  41a050:	ldrb	w0, [x28, #1]
  41a054:	cbnz	w0, 418bf4 <ferror@plt+0x14c64>
  41a058:	b	418a88 <ferror@plt+0x14af8>
  41a05c:	ldrb	w0, [x26, #1]
  41a060:	cbnz	w0, 418b70 <ferror@plt+0x14be0>
  41a064:	b	418a88 <ferror@plt+0x14af8>
  41a068:	ldp	x25, x26, [sp, #64]
  41a06c:	ldp	x27, x28, [sp, #80]
  41a070:	mov	w0, w20
  41a074:	ldp	x19, x20, [sp, #16]
  41a078:	ldp	x29, x30, [sp], #288
  41a07c:	ret
  41a080:	ldp	x25, x26, [sp, #64]
  41a084:	ldp	x27, x28, [sp, #80]
  41a088:	b	41a070 <ferror@plt+0x160e0>
  41a08c:	ldp	x25, x26, [sp, #64]
  41a090:	ldp	x27, x28, [sp, #80]
  41a094:	b	41a070 <ferror@plt+0x160e0>
  41a098:	ldp	x25, x26, [sp, #64]
  41a09c:	ldp	x27, x28, [sp, #80]
  41a0a0:	b	41a070 <ferror@plt+0x160e0>
  41a0a4:	stp	x29, x30, [sp, #-48]!
  41a0a8:	mov	x29, sp
  41a0ac:	stp	x19, x20, [sp, #16]
  41a0b0:	mov	x20, x0
  41a0b4:	cbz	x0, 41a124 <ferror@plt+0x16194>
  41a0b8:	str	x21, [sp, #32]
  41a0bc:	mov	x0, #0x18                  	// #24
  41a0c0:	bl	41334c <ferror@plt+0xf3bc>
  41a0c4:	mov	x19, x0
  41a0c8:	mov	x0, x20
  41a0cc:	bl	4034d0 <strlen@plt>
  41a0d0:	str	w0, [x19, #4]
  41a0d4:	str	wzr, [x19, #8]
  41a0d8:	str	wzr, [x19, #12]
  41a0dc:	add	w0, w0, #0x1
  41a0e0:	bl	41334c <ferror@plt+0xf3bc>
  41a0e4:	mov	x21, x0
  41a0e8:	str	x0, [x19, #16]
  41a0ec:	ldrb	w0, [x20]
  41a0f0:	cbz	w0, 41a364 <ferror@plt+0x163d4>
  41a0f4:	mov	x3, x21
  41a0f8:	mov	w6, #0x0                   	// #0
  41a0fc:	mov	w7, #0x0                   	// #0
  41a100:	mov	w1, #0x0                   	// #0
  41a104:	mov	w4, #0xffffffff            	// #-1
  41a108:	mov	w2, w4
  41a10c:	mov	w10, w4
  41a110:	mov	w9, w4
  41a114:	mov	w12, #0x1                   	// #1
  41a118:	mov	w11, #0x0                   	// #0
  41a11c:	mov	w8, #0x3f                  	// #63
  41a120:	b	41a1cc <ferror@plt+0x1623c>
  41a124:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41a128:	add	x2, x2, #0xf18
  41a12c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41a130:	add	x1, x1, #0x8a8
  41a134:	add	x1, x1, #0x10
  41a138:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a13c:	add	x0, x0, #0xb60
  41a140:	bl	4149c4 <ferror@plt+0x10a34>
  41a144:	mov	x19, x20
  41a148:	b	41a354 <ferror@plt+0x163c4>
  41a14c:	cbnz	w1, 41a168 <ferror@plt+0x161d8>
  41a150:	cmp	w9, #0x0
  41a154:	csel	w9, w9, w6, ge  // ge = tcont
  41a158:	mov	w10, w6
  41a15c:	mov	x5, x3
  41a160:	mov	w1, w12
  41a164:	b	41a1b8 <ferror@plt+0x16228>
  41a168:	ldr	w0, [x19, #4]
  41a16c:	sub	w0, w0, #0x1
  41a170:	str	w0, [x19, #4]
  41a174:	b	41a1c4 <ferror@plt+0x16234>
  41a178:	add	w7, w7, #0x1
  41a17c:	ldr	w0, [x19, #8]
  41a180:	add	w0, w0, #0x1
  41a184:	str	w0, [x19, #8]
  41a188:	ldr	w0, [x19, #12]
  41a18c:	add	w0, w0, #0x4
  41a190:	str	w0, [x19, #12]
  41a194:	b	41a1c4 <ferror@plt+0x16234>
  41a198:	ldr	w1, [x19, #8]
  41a19c:	add	w1, w1, #0x1
  41a1a0:	str	w1, [x19, #8]
  41a1a4:	ldr	w1, [x19, #12]
  41a1a8:	add	w1, w1, #0x1
  41a1ac:	str	w1, [x19, #12]
  41a1b0:	mov	w7, #0x0                   	// #0
  41a1b4:	mov	w1, w11
  41a1b8:	mov	x3, x5
  41a1bc:	strb	w0, [x3], #1
  41a1c0:	add	w6, w6, #0x1
  41a1c4:	ldrb	w0, [x20, #1]!
  41a1c8:	cbz	w0, 41a220 <ferror@plt+0x16290>
  41a1cc:	cmp	w0, #0x2a
  41a1d0:	b.eq	41a14c <ferror@plt+0x161bc>  // b.none
  41a1d4:	cmp	w0, #0x3f
  41a1d8:	b.eq	41a178 <ferror@plt+0x161e8>  // b.none
  41a1dc:	mov	x5, x3
  41a1e0:	cbz	w7, 41a198 <ferror@plt+0x16208>
  41a1e4:	sub	w5, w7, #0x1
  41a1e8:	add	x5, x5, #0x1
  41a1ec:	add	x5, x3, x5
  41a1f0:	mov	x1, x3
  41a1f4:	sub	w4, w6, w3
  41a1f8:	strb	w8, [x1], #1
  41a1fc:	sub	w3, w1, #0x1
  41a200:	add	w3, w4, w3
  41a204:	cmp	w2, #0x0
  41a208:	csel	w2, w3, w2, lt  // lt = tstop
  41a20c:	cmp	x5, x1
  41a210:	b.ne	41a1f8 <ferror@plt+0x16268>  // b.any
  41a214:	add	w6, w6, w7
  41a218:	sub	w4, w6, #0x1
  41a21c:	b	41a198 <ferror@plt+0x16208>
  41a220:	cbz	w7, 41a2b4 <ferror@plt+0x16324>
  41a224:	sub	w0, w7, #0x1
  41a228:	add	x0, x0, #0x1
  41a22c:	add	x0, x3, x0
  41a230:	mov	w1, #0x3f                  	// #63
  41a234:	strb	w1, [x3], #1
  41a238:	cmp	w2, #0x0
  41a23c:	csel	w2, w2, w6, ge  // ge = tcont
  41a240:	cmp	x0, x3
  41a244:	b.ne	41a234 <ferror@plt+0x162a4>  // b.any
  41a248:	mov	w4, w6
  41a24c:	strb	wzr, [x0]
  41a250:	mvn	w1, w2
  41a254:	lsr	w1, w1, #31
  41a258:	mvn	w0, w9
  41a25c:	cmp	w9, w10
  41a260:	cset	w3, ne  // ne = any
  41a264:	and	w0, w3, w0, lsr #31
  41a268:	tbnz	w9, #31, 41a37c <ferror@plt+0x163ec>
  41a26c:	mov	w2, #0xffffffff            	// #-1
  41a270:	str	w2, [x19, #12]
  41a274:	cmp	w1, #0x0
  41a278:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  41a27c:	b.ne	41a334 <ferror@plt+0x163a4>  // b.any
  41a280:	ldrb	w0, [x21]
  41a284:	cmp	w0, #0x2a
  41a288:	b.eq	41a2bc <ferror@plt+0x1632c>  // b.none
  41a28c:	ldr	w1, [x19, #4]
  41a290:	cbz	w1, 41a2a4 <ferror@plt+0x16314>
  41a294:	sub	w0, w1, #0x1
  41a298:	ldrb	w2, [x21, w0, uxtw]
  41a29c:	cmp	w2, #0x2a
  41a2a0:	b.eq	41a2ec <ferror@plt+0x1635c>  // b.none
  41a2a4:	tbnz	w9, #31, 41a304 <ferror@plt+0x16374>
  41a2a8:	sub	w0, w1, #0x1
  41a2ac:	sub	w10, w0, w10
  41a2b0:	b	41a340 <ferror@plt+0x163b0>
  41a2b4:	mov	x0, x3
  41a2b8:	b	41a24c <ferror@plt+0x162bc>
  41a2bc:	mov	w0, #0x3                   	// #3
  41a2c0:	str	w0, [x19]
  41a2c4:	ldr	w20, [x19, #4]
  41a2c8:	sub	w20, w20, #0x1
  41a2cc:	str	w20, [x19, #4]
  41a2d0:	mov	w2, w20
  41a2d4:	add	x1, x21, #0x1
  41a2d8:	mov	x0, x21
  41a2dc:	bl	403480 <memmove@plt>
  41a2e0:	strb	wzr, [x21, w20, uxtw]
  41a2e4:	ldr	x21, [sp, #32]
  41a2e8:	b	41a354 <ferror@plt+0x163c4>
  41a2ec:	mov	w1, #0x2                   	// #2
  41a2f0:	str	w1, [x19]
  41a2f4:	str	w0, [x19, #4]
  41a2f8:	strb	wzr, [x21, w0, uxtw]
  41a2fc:	ldr	x21, [sp, #32]
  41a300:	b	41a354 <ferror@plt+0x163c4>
  41a304:	mov	w0, #0x4                   	// #4
  41a308:	str	w0, [x19]
  41a30c:	ldr	x21, [sp, #32]
  41a310:	b	41a354 <ferror@plt+0x163c4>
  41a314:	mov	w1, w1
  41a318:	mov	x0, x21
  41a31c:	bl	42cf94 <ferror@plt+0x29004>
  41a320:	str	x0, [x19, #16]
  41a324:	mov	x0, x21
  41a328:	bl	413498 <ferror@plt+0xf508>
  41a32c:	ldr	x21, [sp, #32]
  41a330:	b	41a354 <ferror@plt+0x163c4>
  41a334:	ldr	w1, [x19, #4]
  41a338:	sub	w0, w1, #0x1
  41a33c:	sub	w10, w0, w10
  41a340:	cmp	w10, w9
  41a344:	cset	w0, gt
  41a348:	str	w0, [x19]
  41a34c:	cbnz	w0, 41a314 <ferror@plt+0x16384>
  41a350:	ldr	x21, [sp, #32]
  41a354:	mov	x0, x19
  41a358:	ldp	x19, x20, [sp, #16]
  41a35c:	ldp	x29, x30, [sp], #48
  41a360:	ret
  41a364:	strb	wzr, [x21]
  41a368:	mov	w10, #0xffffffff            	// #-1
  41a36c:	mov	w9, w10
  41a370:	mov	w4, w10
  41a374:	mov	w2, w10
  41a378:	mov	w1, #0x0                   	// #0
  41a37c:	cbz	w1, 41a280 <ferror@plt+0x162f0>
  41a380:	ldr	w1, [x19, #4]
  41a384:	sub	w0, w1, #0x1
  41a388:	sub	w4, w0, w4
  41a38c:	cmp	w4, w2
  41a390:	cset	w0, gt
  41a394:	b	41a348 <ferror@plt+0x163b8>
  41a398:	stp	x29, x30, [sp, #-32]!
  41a39c:	mov	x29, sp
  41a3a0:	cbz	x0, 41a3c8 <ferror@plt+0x16438>
  41a3a4:	str	x19, [sp, #16]
  41a3a8:	mov	x19, x0
  41a3ac:	ldr	x0, [x0, #16]
  41a3b0:	bl	413498 <ferror@plt+0xf508>
  41a3b4:	mov	x0, x19
  41a3b8:	bl	413498 <ferror@plt+0xf508>
  41a3bc:	ldr	x19, [sp, #16]
  41a3c0:	ldp	x29, x30, [sp], #32
  41a3c4:	ret
  41a3c8:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41a3cc:	add	x2, x2, #0x840
  41a3d0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41a3d4:	add	x1, x1, #0x8a8
  41a3d8:	add	x1, x1, #0x28
  41a3dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a3e0:	add	x0, x0, #0xb60
  41a3e4:	bl	4149c4 <ferror@plt+0x10a34>
  41a3e8:	b	41a3c0 <ferror@plt+0x16430>
  41a3ec:	stp	x29, x30, [sp, #-16]!
  41a3f0:	mov	x29, sp
  41a3f4:	cbz	x0, 41a41c <ferror@plt+0x1648c>
  41a3f8:	mov	x2, x0
  41a3fc:	cbz	x1, 41a444 <ferror@plt+0x164b4>
  41a400:	ldr	x4, [x0]
  41a404:	ldr	x3, [x1]
  41a408:	mov	w0, #0x0                   	// #0
  41a40c:	cmp	x4, x3
  41a410:	b.eq	41a46c <ferror@plt+0x164dc>  // b.none
  41a414:	ldp	x29, x30, [sp], #16
  41a418:	ret
  41a41c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41a420:	add	x2, x2, #0x888
  41a424:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41a428:	add	x1, x1, #0x8a8
  41a42c:	add	x1, x1, #0x40
  41a430:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a434:	add	x0, x0, #0xb60
  41a438:	bl	4149c4 <ferror@plt+0x10a34>
  41a43c:	mov	w0, #0x0                   	// #0
  41a440:	b	41a414 <ferror@plt+0x16484>
  41a444:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41a448:	add	x2, x2, #0x898
  41a44c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41a450:	add	x1, x1, #0x8a8
  41a454:	add	x1, x1, #0x40
  41a458:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a45c:	add	x0, x0, #0xb60
  41a460:	bl	4149c4 <ferror@plt+0x10a34>
  41a464:	mov	w0, #0x0                   	// #0
  41a468:	b	41a414 <ferror@plt+0x16484>
  41a46c:	ldr	x1, [x1, #16]
  41a470:	ldr	x0, [x2, #16]
  41a474:	bl	403ad0 <strcmp@plt>
  41a478:	cmp	w0, #0x0
  41a47c:	cset	w0, eq  // eq = none
  41a480:	b	41a414 <ferror@plt+0x16484>
  41a484:	stp	x29, x30, [sp, #-32]!
  41a488:	mov	x29, sp
  41a48c:	cbz	x0, 41a4c8 <ferror@plt+0x16538>
  41a490:	stp	x19, x20, [sp, #16]
  41a494:	mov	x20, x0
  41a498:	mov	x19, x1
  41a49c:	cbz	x1, 41a4f0 <ferror@plt+0x16560>
  41a4a0:	mov	x0, x1
  41a4a4:	bl	4034d0 <strlen@plt>
  41a4a8:	mov	x3, #0x0                   	// #0
  41a4ac:	mov	x2, x19
  41a4b0:	mov	w1, w0
  41a4b4:	mov	x0, x20
  41a4b8:	bl	41856c <ferror@plt+0x145dc>
  41a4bc:	ldp	x19, x20, [sp, #16]
  41a4c0:	ldp	x29, x30, [sp], #32
  41a4c4:	ret
  41a4c8:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41a4cc:	add	x2, x2, #0x840
  41a4d0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41a4d4:	add	x1, x1, #0x8a8
  41a4d8:	add	x1, x1, #0x58
  41a4dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a4e0:	add	x0, x0, #0xb60
  41a4e4:	bl	4149c4 <ferror@plt+0x10a34>
  41a4e8:	mov	w0, #0x0                   	// #0
  41a4ec:	b	41a4c0 <ferror@plt+0x16530>
  41a4f0:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41a4f4:	add	x2, x2, #0x850
  41a4f8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41a4fc:	add	x1, x1, #0x8a8
  41a500:	add	x1, x1, #0x58
  41a504:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a508:	add	x0, x0, #0xb60
  41a50c:	bl	4149c4 <ferror@plt+0x10a34>
  41a510:	mov	w0, #0x0                   	// #0
  41a514:	ldp	x19, x20, [sp, #16]
  41a518:	b	41a4c0 <ferror@plt+0x16530>
  41a51c:	stp	x29, x30, [sp, #-32]!
  41a520:	mov	x29, sp
  41a524:	stp	x19, x20, [sp, #16]
  41a528:	cbz	x0, 41a574 <ferror@plt+0x165e4>
  41a52c:	mov	x19, x1
  41a530:	cbz	x1, 41a59c <ferror@plt+0x1660c>
  41a534:	bl	41a0a4 <ferror@plt+0x16114>
  41a538:	mov	x20, x0
  41a53c:	mov	x0, x19
  41a540:	bl	4034d0 <strlen@plt>
  41a544:	mov	x3, #0x0                   	// #0
  41a548:	mov	x2, x19
  41a54c:	mov	w1, w0
  41a550:	mov	x0, x20
  41a554:	bl	41856c <ferror@plt+0x145dc>
  41a558:	mov	w19, w0
  41a55c:	mov	x0, x20
  41a560:	bl	41a398 <ferror@plt+0x16408>
  41a564:	mov	w0, w19
  41a568:	ldp	x19, x20, [sp, #16]
  41a56c:	ldp	x29, x30, [sp], #32
  41a570:	ret
  41a574:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41a578:	add	x2, x2, #0xf18
  41a57c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41a580:	add	x1, x1, #0x8a8
  41a584:	add	x1, x1, #0x70
  41a588:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a58c:	add	x0, x0, #0xb60
  41a590:	bl	4149c4 <ferror@plt+0x10a34>
  41a594:	mov	w19, #0x0                   	// #0
  41a598:	b	41a564 <ferror@plt+0x165d4>
  41a59c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41a5a0:	add	x2, x2, #0x850
  41a5a4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41a5a8:	add	x1, x1, #0x8a8
  41a5ac:	add	x1, x1, #0x70
  41a5b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a5b4:	add	x0, x0, #0xb60
  41a5b8:	bl	4149c4 <ferror@plt+0x10a34>
  41a5bc:	b	41a564 <ferror@plt+0x165d4>
  41a5c0:	stp	x29, x30, [sp, #-16]!
  41a5c4:	mov	x29, sp
  41a5c8:	mov	w1, w1
  41a5cc:	bl	4037d0 <poll@plt>
  41a5d0:	ldp	x29, x30, [sp], #16
  41a5d4:	ret
  41a5d8:	stp	x29, x30, [sp, #-64]!
  41a5dc:	mov	x29, sp
  41a5e0:	stp	x19, x20, [sp, #16]
  41a5e4:	str	x23, [sp, #48]
  41a5e8:	mov	x23, x0
  41a5ec:	bl	4034d0 <strlen@plt>
  41a5f0:	add	x19, x0, #0x1
  41a5f4:	cmp	x19, #0x7fc
  41a5f8:	b.hi	41a680 <ferror@plt+0x166f0>  // b.pmore
  41a5fc:	stp	x21, x22, [sp, #32]
  41a600:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41a604:	ldr	x0, [x0, #3376]
  41a608:	cbz	x0, 41a624 <ferror@plt+0x16694>
  41a60c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41a610:	ldrsw	x0, [x0, #3384]
  41a614:	mov	x1, #0xff8                 	// #4088
  41a618:	sub	x1, x1, x0
  41a61c:	cmp	x1, x19
  41a620:	b.cs	41a63c <ferror@plt+0x166ac>  // b.hs, b.nlast
  41a624:	mov	x0, #0xff8                 	// #4088
  41a628:	bl	41334c <ferror@plt+0xf3bc>
  41a62c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41a630:	add	x2, x1, #0xd30
  41a634:	str	x0, [x1, #3376]
  41a638:	str	wzr, [x2, #8]
  41a63c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41a640:	add	x22, x1, #0xd30
  41a644:	ldr	w21, [x22, #8]
  41a648:	ldr	x20, [x1, #3376]
  41a64c:	add	x20, x20, w21, sxtw
  41a650:	mov	x2, x19
  41a654:	mov	x1, x23
  41a658:	mov	x0, x20
  41a65c:	bl	403460 <memcpy@plt>
  41a660:	add	w19, w21, w19
  41a664:	str	w19, [x22, #8]
  41a668:	ldp	x21, x22, [sp, #32]
  41a66c:	mov	x0, x20
  41a670:	ldp	x19, x20, [sp, #16]
  41a674:	ldr	x23, [sp, #48]
  41a678:	ldp	x29, x30, [sp], #64
  41a67c:	ret
  41a680:	mov	x0, x23
  41a684:	bl	4200fc <ferror@plt+0x1c16c>
  41a688:	mov	x20, x0
  41a68c:	b	41a66c <ferror@plt+0x166dc>
  41a690:	stp	x29, x30, [sp, #-32]!
  41a694:	mov	x29, sp
  41a698:	stp	x19, x20, [sp, #16]
  41a69c:	mov	w20, #0x0                   	// #0
  41a6a0:	cbz	x0, 41a6e0 <ferror@plt+0x16750>
  41a6a4:	mov	x19, x0
  41a6a8:	adrp	x20, 49b000 <ferror@plt+0x97070>
  41a6ac:	add	x20, x20, #0xd30
  41a6b0:	add	x0, x20, #0x10
  41a6b4:	bl	4308a4 <ferror@plt+0x2c914>
  41a6b8:	ldr	x0, [x20, #24]
  41a6bc:	mov	w20, #0x0                   	// #0
  41a6c0:	cbz	x0, 41a6d0 <ferror@plt+0x16740>
  41a6c4:	mov	x1, x19
  41a6c8:	bl	40c894 <ferror@plt+0x8904>
  41a6cc:	mov	w20, w0
  41a6d0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41a6d4:	add	x0, x0, #0xd30
  41a6d8:	add	x0, x0, #0x10
  41a6dc:	bl	4308cc <ferror@plt+0x2c93c>
  41a6e0:	mov	w0, w20
  41a6e4:	ldp	x19, x20, [sp, #16]
  41a6e8:	ldp	x29, x30, [sp], #32
  41a6ec:	ret
  41a6f0:	stp	x29, x30, [sp, #-48]!
  41a6f4:	mov	x29, sp
  41a6f8:	stp	x19, x20, [sp, #16]
  41a6fc:	cbz	x0, 41a888 <ferror@plt+0x168f8>
  41a700:	mov	x19, x0
  41a704:	adrp	x20, 49b000 <ferror@plt+0x97070>
  41a708:	add	x20, x20, #0xd30
  41a70c:	add	x0, x20, #0x10
  41a710:	bl	4308a4 <ferror@plt+0x2c914>
  41a714:	ldr	x0, [x20, #24]
  41a718:	cbz	x0, 41a72c <ferror@plt+0x1679c>
  41a71c:	mov	x1, x19
  41a720:	bl	40c894 <ferror@plt+0x8904>
  41a724:	mov	w20, w0
  41a728:	cbnz	w0, 41a828 <ferror@plt+0x16898>
  41a72c:	str	x21, [sp, #32]
  41a730:	mov	x0, x19
  41a734:	bl	41a5d8 <ferror@plt+0x16648>
  41a738:	mov	x21, x0
  41a73c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41a740:	ldr	w0, [x0, #3408]
  41a744:	tst	x0, #0x7ff
  41a748:	b.ne	41a788 <ferror@plt+0x167f8>  // b.any
  41a74c:	add	w0, w0, #0x800
  41a750:	mov	x1, #0x8                   	// #8
  41a754:	sxtw	x0, w0
  41a758:	bl	4135bc <ferror@plt+0xf62c>
  41a75c:	mov	x19, x0
  41a760:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41a764:	ldr	w20, [x0, #3408]
  41a768:	cbnz	w20, 41a848 <ferror@plt+0x168b8>
  41a76c:	mov	x2, #0x4000                	// #16384
  41a770:	mov	w1, #0x0                   	// #0
  41a774:	add	x0, x19, w20, sxtw #3
  41a778:	bl	403880 <memset@plt>
  41a77c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41a780:	str	x19, [x0, #3416]
  41a784:	dmb	ish
  41a788:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41a78c:	ldr	x0, [x0, #3400]
  41a790:	cbnz	x0, 41a7e4 <ferror@plt+0x16854>
  41a794:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41a798:	ldr	w0, [x0, #3408]
  41a79c:	cbnz	w0, 41a860 <ferror@plt+0x168d0>
  41a7a0:	adrp	x1, 40d000 <ferror@plt+0x9070>
  41a7a4:	add	x1, x1, #0x3c0
  41a7a8:	adrp	x0, 40d000 <ferror@plt+0x9070>
  41a7ac:	add	x0, x0, #0x3dc
  41a7b0:	bl	40c44c <ferror@plt+0x84bc>
  41a7b4:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41a7b8:	add	x1, x1, #0xd30
  41a7bc:	str	x0, [x1, #24]
  41a7c0:	ldrsw	x2, [x1, #32]
  41a7c4:	ldr	x0, [x1, #40]
  41a7c8:	str	xzr, [x0, x2, lsl #3]
  41a7cc:	add	x1, x1, #0x20
  41a7d0:	ldxr	w0, [x1]
  41a7d4:	add	w0, w0, #0x1
  41a7d8:	stlxr	w2, w0, [x1]
  41a7dc:	cbnz	w2, 41a7d0 <ferror@plt+0x16840>
  41a7e0:	dmb	ish
  41a7e4:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41a7e8:	add	x19, x19, #0xd30
  41a7ec:	ldr	w20, [x19, #32]
  41a7f0:	mov	w2, w20
  41a7f4:	ldr	x0, [x19, #40]
  41a7f8:	str	x21, [x0, x2, lsl #3]
  41a7fc:	dmb	ish
  41a800:	mov	x1, x21
  41a804:	ldr	x0, [x19, #24]
  41a808:	bl	40cbb4 <ferror@plt+0x8c24>
  41a80c:	add	x19, x19, #0x20
  41a810:	ldxr	w0, [x19]
  41a814:	add	w0, w0, #0x1
  41a818:	stlxr	w1, w0, [x19]
  41a81c:	cbnz	w1, 41a810 <ferror@plt+0x16880>
  41a820:	dmb	ish
  41a824:	ldr	x21, [sp, #32]
  41a828:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41a82c:	add	x0, x0, #0xd30
  41a830:	add	x0, x0, #0x10
  41a834:	bl	4308cc <ferror@plt+0x2c93c>
  41a838:	mov	w0, w20
  41a83c:	ldp	x19, x20, [sp, #16]
  41a840:	ldp	x29, x30, [sp], #48
  41a844:	ret
  41a848:	sbfiz	x2, x20, #3, #32
  41a84c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41a850:	ldr	x1, [x0, #3416]
  41a854:	mov	x0, x19
  41a858:	bl	403460 <memcpy@plt>
  41a85c:	b	41a76c <ferror@plt+0x167dc>
  41a860:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41a864:	add	x4, x4, #0x930
  41a868:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41a86c:	add	x3, x3, #0x958
  41a870:	mov	w2, #0x122                 	// #290
  41a874:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41a878:	add	x1, x1, #0x948
  41a87c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a880:	add	x0, x0, #0xb60
  41a884:	bl	4274b0 <ferror@plt+0x23520>
  41a888:	mov	w20, #0x0                   	// #0
  41a88c:	b	41a838 <ferror@plt+0x168a8>
  41a890:	stp	x29, x30, [sp, #-48]!
  41a894:	mov	x29, sp
  41a898:	str	x21, [sp, #32]
  41a89c:	cbz	x0, 41a96c <ferror@plt+0x169dc>
  41a8a0:	stp	x19, x20, [sp, #16]
  41a8a4:	mov	x19, x0
  41a8a8:	adrp	x20, 49b000 <ferror@plt+0x97070>
  41a8ac:	add	x20, x20, #0xd30
  41a8b0:	add	x0, x20, #0x10
  41a8b4:	bl	4308a4 <ferror@plt+0x2c914>
  41a8b8:	ldr	x0, [x20, #24]
  41a8bc:	cbz	x0, 41a974 <ferror@plt+0x169e4>
  41a8c0:	mov	x1, x19
  41a8c4:	bl	40c894 <ferror@plt+0x8904>
  41a8c8:	mov	w21, w0
  41a8cc:	cbnz	w0, 41aa14 <ferror@plt+0x16a84>
  41a8d0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41a8d4:	ldr	w0, [x0, #3408]
  41a8d8:	tst	x0, #0x7ff
  41a8dc:	b.ne	41a91c <ferror@plt+0x1698c>  // b.any
  41a8e0:	add	w0, w0, #0x800
  41a8e4:	mov	x1, #0x8                   	// #8
  41a8e8:	sxtw	x0, w0
  41a8ec:	bl	4135bc <ferror@plt+0xf62c>
  41a8f0:	mov	x20, x0
  41a8f4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41a8f8:	ldr	w21, [x0, #3408]
  41a8fc:	cbnz	w21, 41a92c <ferror@plt+0x1699c>
  41a900:	mov	x2, #0x4000                	// #16384
  41a904:	mov	w1, #0x0                   	// #0
  41a908:	add	x0, x20, w21, sxtw #3
  41a90c:	bl	403880 <memset@plt>
  41a910:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41a914:	str	x20, [x0, #3416]
  41a918:	dmb	ish
  41a91c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41a920:	ldr	x0, [x0, #3400]
  41a924:	cbnz	x0, 41a9d4 <ferror@plt+0x16a44>
  41a928:	b	41a984 <ferror@plt+0x169f4>
  41a92c:	sbfiz	x2, x21, #3, #32
  41a930:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41a934:	ldr	x1, [x0, #3416]
  41a938:	mov	x0, x20
  41a93c:	bl	403460 <memcpy@plt>
  41a940:	b	41a900 <ferror@plt+0x16970>
  41a944:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41a948:	add	x4, x4, #0x930
  41a94c:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41a950:	add	x3, x3, #0x958
  41a954:	mov	w2, #0x122                 	// #290
  41a958:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41a95c:	add	x1, x1, #0x948
  41a960:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a964:	add	x0, x0, #0xb60
  41a968:	bl	4274b0 <ferror@plt+0x23520>
  41a96c:	mov	w21, #0x0                   	// #0
  41a970:	b	41aa28 <ferror@plt+0x16a98>
  41a974:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41a978:	ldr	w0, [x0, #3408]
  41a97c:	tst	x0, #0x7ff
  41a980:	b.eq	41a8e0 <ferror@plt+0x16950>  // b.none
  41a984:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41a988:	ldr	w0, [x0, #3408]
  41a98c:	cbnz	w0, 41a944 <ferror@plt+0x169b4>
  41a990:	adrp	x1, 40d000 <ferror@plt+0x9070>
  41a994:	add	x1, x1, #0x3c0
  41a998:	adrp	x0, 40d000 <ferror@plt+0x9070>
  41a99c:	add	x0, x0, #0x3dc
  41a9a0:	bl	40c44c <ferror@plt+0x84bc>
  41a9a4:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41a9a8:	add	x1, x1, #0xd30
  41a9ac:	str	x0, [x1, #24]
  41a9b0:	ldrsw	x2, [x1, #32]
  41a9b4:	ldr	x0, [x1, #40]
  41a9b8:	str	xzr, [x0, x2, lsl #3]
  41a9bc:	add	x1, x1, #0x20
  41a9c0:	ldxr	w0, [x1]
  41a9c4:	add	w0, w0, #0x1
  41a9c8:	stlxr	w2, w0, [x1]
  41a9cc:	cbnz	w2, 41a9c0 <ferror@plt+0x16a30>
  41a9d0:	dmb	ish
  41a9d4:	adrp	x20, 49b000 <ferror@plt+0x97070>
  41a9d8:	add	x20, x20, #0xd30
  41a9dc:	ldr	w21, [x20, #32]
  41a9e0:	mov	w2, w21
  41a9e4:	ldr	x0, [x20, #40]
  41a9e8:	str	x19, [x0, x2, lsl #3]
  41a9ec:	dmb	ish
  41a9f0:	mov	x1, x19
  41a9f4:	ldr	x0, [x20, #24]
  41a9f8:	bl	40cbb4 <ferror@plt+0x8c24>
  41a9fc:	add	x20, x20, #0x20
  41aa00:	ldxr	w0, [x20]
  41aa04:	add	w0, w0, #0x1
  41aa08:	stlxr	w1, w0, [x20]
  41aa0c:	cbnz	w1, 41aa00 <ferror@plt+0x16a70>
  41aa10:	dmb	ish
  41aa14:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41aa18:	add	x0, x0, #0xd30
  41aa1c:	add	x0, x0, #0x10
  41aa20:	bl	4308cc <ferror@plt+0x2c93c>
  41aa24:	ldp	x19, x20, [sp, #16]
  41aa28:	mov	w0, w21
  41aa2c:	ldr	x21, [sp, #32]
  41aa30:	ldp	x29, x30, [sp], #48
  41aa34:	ret
  41aa38:	dmb	ish
  41aa3c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41aa40:	ldr	w1, [x1, #3408]
  41aa44:	dmb	ish
  41aa48:	cmp	w1, w0
  41aa4c:	b.ls	41aa60 <ferror@plt+0x16ad0>  // b.plast
  41aa50:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41aa54:	ldr	x1, [x1, #3416]
  41aa58:	ldr	x0, [x1, w0, uxtw #3]
  41aa5c:	ret
  41aa60:	mov	x0, #0x0                   	// #0
  41aa64:	b	41aa5c <ferror@plt+0x16acc>
  41aa68:	stp	x29, x30, [sp, #-48]!
  41aa6c:	mov	x29, sp
  41aa70:	stp	x19, x20, [sp, #16]
  41aa74:	mov	x19, x0
  41aa78:	cbz	x0, 41abb8 <ferror@plt+0x16c28>
  41aa7c:	str	x21, [sp, #32]
  41aa80:	adrp	x20, 49b000 <ferror@plt+0x97070>
  41aa84:	add	x20, x20, #0xd30
  41aa88:	add	x0, x20, #0x10
  41aa8c:	bl	4308a4 <ferror@plt+0x2c914>
  41aa90:	ldr	x0, [x20, #24]
  41aa94:	cbz	x0, 41aaa8 <ferror@plt+0x16b18>
  41aa98:	mov	x1, x19
  41aa9c:	bl	40c894 <ferror@plt+0x8904>
  41aaa0:	mov	w21, w0
  41aaa4:	cbnz	w0, 41ab9c <ferror@plt+0x16c0c>
  41aaa8:	mov	x0, x19
  41aaac:	bl	41a5d8 <ferror@plt+0x16648>
  41aab0:	mov	x20, x0
  41aab4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41aab8:	ldr	w0, [x0, #3408]
  41aabc:	tst	x0, #0x7ff
  41aac0:	b.ne	41ab00 <ferror@plt+0x16b70>  // b.any
  41aac4:	add	w0, w0, #0x800
  41aac8:	mov	x1, #0x8                   	// #8
  41aacc:	sxtw	x0, w0
  41aad0:	bl	4135bc <ferror@plt+0xf62c>
  41aad4:	mov	x19, x0
  41aad8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41aadc:	ldr	w21, [x0, #3408]
  41aae0:	cbnz	w21, 41abc8 <ferror@plt+0x16c38>
  41aae4:	mov	x2, #0x4000                	// #16384
  41aae8:	mov	w1, #0x0                   	// #0
  41aaec:	add	x0, x19, w21, sxtw #3
  41aaf0:	bl	403880 <memset@plt>
  41aaf4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41aaf8:	str	x19, [x0, #3416]
  41aafc:	dmb	ish
  41ab00:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41ab04:	ldr	x0, [x0, #3400]
  41ab08:	cbnz	x0, 41ab5c <ferror@plt+0x16bcc>
  41ab0c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41ab10:	ldr	w0, [x0, #3408]
  41ab14:	cbnz	w0, 41abe0 <ferror@plt+0x16c50>
  41ab18:	adrp	x1, 40d000 <ferror@plt+0x9070>
  41ab1c:	add	x1, x1, #0x3c0
  41ab20:	adrp	x0, 40d000 <ferror@plt+0x9070>
  41ab24:	add	x0, x0, #0x3dc
  41ab28:	bl	40c44c <ferror@plt+0x84bc>
  41ab2c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41ab30:	add	x1, x1, #0xd30
  41ab34:	str	x0, [x1, #24]
  41ab38:	ldrsw	x2, [x1, #32]
  41ab3c:	ldr	x0, [x1, #40]
  41ab40:	str	xzr, [x0, x2, lsl #3]
  41ab44:	add	x1, x1, #0x20
  41ab48:	ldxr	w0, [x1]
  41ab4c:	add	w0, w0, #0x1
  41ab50:	stlxr	w2, w0, [x1]
  41ab54:	cbnz	w2, 41ab48 <ferror@plt+0x16bb8>
  41ab58:	dmb	ish
  41ab5c:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41ab60:	add	x19, x19, #0xd30
  41ab64:	ldr	w21, [x19, #32]
  41ab68:	mov	w2, w21
  41ab6c:	ldr	x0, [x19, #40]
  41ab70:	str	x20, [x0, x2, lsl #3]
  41ab74:	dmb	ish
  41ab78:	mov	x1, x20
  41ab7c:	ldr	x0, [x19, #24]
  41ab80:	bl	40cbb4 <ferror@plt+0x8c24>
  41ab84:	add	x19, x19, #0x20
  41ab88:	ldxr	w0, [x19]
  41ab8c:	add	w0, w0, #0x1
  41ab90:	stlxr	w1, w0, [x19]
  41ab94:	cbnz	w1, 41ab88 <ferror@plt+0x16bf8>
  41ab98:	dmb	ish
  41ab9c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41aba0:	add	x0, x0, #0xd30
  41aba4:	ldr	x1, [x0, #40]
  41aba8:	ldr	x19, [x1, w21, uxtw #3]
  41abac:	add	x0, x0, #0x10
  41abb0:	bl	4308cc <ferror@plt+0x2c93c>
  41abb4:	ldr	x21, [sp, #32]
  41abb8:	mov	x0, x19
  41abbc:	ldp	x19, x20, [sp, #16]
  41abc0:	ldp	x29, x30, [sp], #48
  41abc4:	ret
  41abc8:	sbfiz	x2, x21, #3, #32
  41abcc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41abd0:	ldr	x1, [x0, #3416]
  41abd4:	mov	x0, x19
  41abd8:	bl	403460 <memcpy@plt>
  41abdc:	b	41aae4 <ferror@plt+0x16b54>
  41abe0:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41abe4:	add	x4, x4, #0x930
  41abe8:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41abec:	add	x3, x3, #0x958
  41abf0:	mov	w2, #0x122                 	// #290
  41abf4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41abf8:	add	x1, x1, #0x948
  41abfc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ac00:	add	x0, x0, #0xb60
  41ac04:	bl	4274b0 <ferror@plt+0x23520>
  41ac08:	stp	x29, x30, [sp, #-48]!
  41ac0c:	mov	x29, sp
  41ac10:	stp	x19, x20, [sp, #16]
  41ac14:	mov	x19, x0
  41ac18:	cbz	x0, 41ada0 <ferror@plt+0x16e10>
  41ac1c:	str	x21, [sp, #32]
  41ac20:	adrp	x20, 49b000 <ferror@plt+0x97070>
  41ac24:	add	x20, x20, #0xd30
  41ac28:	add	x0, x20, #0x10
  41ac2c:	bl	4308a4 <ferror@plt+0x2c914>
  41ac30:	ldr	x0, [x20, #24]
  41ac34:	cbz	x0, 41ace4 <ferror@plt+0x16d54>
  41ac38:	mov	x1, x19
  41ac3c:	bl	40c894 <ferror@plt+0x8904>
  41ac40:	mov	w21, w0
  41ac44:	cbnz	w0, 41ad84 <ferror@plt+0x16df4>
  41ac48:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41ac4c:	ldr	w0, [x0, #3408]
  41ac50:	tst	x0, #0x7ff
  41ac54:	b.ne	41ac94 <ferror@plt+0x16d04>  // b.any
  41ac58:	add	w0, w0, #0x800
  41ac5c:	mov	x1, #0x8                   	// #8
  41ac60:	sxtw	x0, w0
  41ac64:	bl	4135bc <ferror@plt+0xf62c>
  41ac68:	mov	x20, x0
  41ac6c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41ac70:	ldr	w21, [x0, #3408]
  41ac74:	cbnz	w21, 41aca4 <ferror@plt+0x16d14>
  41ac78:	mov	x2, #0x4000                	// #16384
  41ac7c:	mov	w1, #0x0                   	// #0
  41ac80:	add	x0, x20, w21, sxtw #3
  41ac84:	bl	403880 <memset@plt>
  41ac88:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41ac8c:	str	x20, [x0, #3416]
  41ac90:	dmb	ish
  41ac94:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41ac98:	ldr	x0, [x0, #3400]
  41ac9c:	cbnz	x0, 41ad44 <ferror@plt+0x16db4>
  41aca0:	b	41acf4 <ferror@plt+0x16d64>
  41aca4:	sbfiz	x2, x21, #3, #32
  41aca8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41acac:	ldr	x1, [x0, #3416]
  41acb0:	mov	x0, x20
  41acb4:	bl	403460 <memcpy@plt>
  41acb8:	b	41ac78 <ferror@plt+0x16ce8>
  41acbc:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41acc0:	add	x4, x4, #0x930
  41acc4:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41acc8:	add	x3, x3, #0x958
  41accc:	mov	w2, #0x122                 	// #290
  41acd0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41acd4:	add	x1, x1, #0x948
  41acd8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41acdc:	add	x0, x0, #0xb60
  41ace0:	bl	4274b0 <ferror@plt+0x23520>
  41ace4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41ace8:	ldr	w0, [x0, #3408]
  41acec:	tst	x0, #0x7ff
  41acf0:	b.eq	41ac58 <ferror@plt+0x16cc8>  // b.none
  41acf4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41acf8:	ldr	w0, [x0, #3408]
  41acfc:	cbnz	w0, 41acbc <ferror@plt+0x16d2c>
  41ad00:	adrp	x1, 40d000 <ferror@plt+0x9070>
  41ad04:	add	x1, x1, #0x3c0
  41ad08:	adrp	x0, 40d000 <ferror@plt+0x9070>
  41ad0c:	add	x0, x0, #0x3dc
  41ad10:	bl	40c44c <ferror@plt+0x84bc>
  41ad14:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41ad18:	add	x1, x1, #0xd30
  41ad1c:	str	x0, [x1, #24]
  41ad20:	ldrsw	x2, [x1, #32]
  41ad24:	ldr	x0, [x1, #40]
  41ad28:	str	xzr, [x0, x2, lsl #3]
  41ad2c:	add	x1, x1, #0x20
  41ad30:	ldxr	w0, [x1]
  41ad34:	add	w0, w0, #0x1
  41ad38:	stlxr	w2, w0, [x1]
  41ad3c:	cbnz	w2, 41ad30 <ferror@plt+0x16da0>
  41ad40:	dmb	ish
  41ad44:	adrp	x20, 49b000 <ferror@plt+0x97070>
  41ad48:	add	x20, x20, #0xd30
  41ad4c:	ldr	w21, [x20, #32]
  41ad50:	mov	w2, w21
  41ad54:	ldr	x0, [x20, #40]
  41ad58:	str	x19, [x0, x2, lsl #3]
  41ad5c:	dmb	ish
  41ad60:	mov	x1, x19
  41ad64:	ldr	x0, [x20, #24]
  41ad68:	bl	40cbb4 <ferror@plt+0x8c24>
  41ad6c:	add	x20, x20, #0x20
  41ad70:	ldxr	w0, [x20]
  41ad74:	add	w0, w0, #0x1
  41ad78:	stlxr	w1, w0, [x20]
  41ad7c:	cbnz	w1, 41ad70 <ferror@plt+0x16de0>
  41ad80:	dmb	ish
  41ad84:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41ad88:	add	x0, x0, #0xd30
  41ad8c:	ldr	x1, [x0, #40]
  41ad90:	ldr	x19, [x1, w21, uxtw #3]
  41ad94:	add	x0, x0, #0x10
  41ad98:	bl	4308cc <ferror@plt+0x2c93c>
  41ad9c:	ldr	x21, [sp, #32]
  41ada0:	mov	x0, x19
  41ada4:	ldp	x19, x20, [sp, #16]
  41ada8:	ldp	x29, x30, [sp], #48
  41adac:	ret
  41adb0:	stp	x29, x30, [sp, #-16]!
  41adb4:	mov	x29, sp
  41adb8:	mov	x0, #0x18                  	// #24
  41adbc:	bl	41ecec <ferror@plt+0x1ad5c>
  41adc0:	ldp	x29, x30, [sp], #16
  41adc4:	ret
  41adc8:	stp	x29, x30, [sp, #-32]!
  41adcc:	mov	x29, sp
  41add0:	cbz	x0, 41adfc <ferror@plt+0x16e6c>
  41add4:	str	x19, [sp, #16]
  41add8:	mov	x19, x0
  41addc:	ldr	x0, [x0]
  41ade0:	bl	40d6c0 <ferror@plt+0x9730>
  41ade4:	mov	x1, x19
  41ade8:	mov	x0, #0x18                  	// #24
  41adec:	bl	41ed68 <ferror@plt+0x1add8>
  41adf0:	ldr	x19, [sp, #16]
  41adf4:	ldp	x29, x30, [sp], #32
  41adf8:	ret
  41adfc:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41ae00:	add	x2, x2, #0x968
  41ae04:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41ae08:	add	x1, x1, #0xa20
  41ae0c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ae10:	add	x0, x0, #0xb60
  41ae14:	bl	4149c4 <ferror@plt+0x10a34>
  41ae18:	b	41adf4 <ferror@plt+0x16e64>
  41ae1c:	cbz	x0, 41ae30 <ferror@plt+0x16ea0>
  41ae20:	str	xzr, [x0, #8]
  41ae24:	str	xzr, [x0]
  41ae28:	str	wzr, [x0, #16]
  41ae2c:	ret
  41ae30:	stp	x29, x30, [sp, #-16]!
  41ae34:	mov	x29, sp
  41ae38:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41ae3c:	add	x2, x2, #0x968
  41ae40:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41ae44:	add	x1, x1, #0xa20
  41ae48:	add	x1, x1, #0x10
  41ae4c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ae50:	add	x0, x0, #0xb60
  41ae54:	bl	4149c4 <ferror@plt+0x10a34>
  41ae58:	ldp	x29, x30, [sp], #16
  41ae5c:	ret
  41ae60:	stp	x29, x30, [sp, #-32]!
  41ae64:	mov	x29, sp
  41ae68:	cbz	x0, 41ae90 <ferror@plt+0x16f00>
  41ae6c:	str	x19, [sp, #16]
  41ae70:	mov	x19, x0
  41ae74:	ldr	x0, [x0]
  41ae78:	bl	40d6c0 <ferror@plt+0x9730>
  41ae7c:	mov	x0, x19
  41ae80:	bl	41ae1c <ferror@plt+0x16e8c>
  41ae84:	ldr	x19, [sp, #16]
  41ae88:	ldp	x29, x30, [sp], #32
  41ae8c:	ret
  41ae90:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41ae94:	add	x2, x2, #0x968
  41ae98:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41ae9c:	add	x1, x1, #0xa20
  41aea0:	add	x1, x1, #0x20
  41aea4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41aea8:	add	x0, x0, #0xb60
  41aeac:	bl	4149c4 <ferror@plt+0x10a34>
  41aeb0:	b	41ae88 <ferror@plt+0x16ef8>
  41aeb4:	cbz	x0, 41aec8 <ferror@plt+0x16f38>
  41aeb8:	ldr	x0, [x0]
  41aebc:	cmp	x0, #0x0
  41aec0:	cset	w0, eq  // eq = none
  41aec4:	ret
  41aec8:	stp	x29, x30, [sp, #-16]!
  41aecc:	mov	x29, sp
  41aed0:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41aed4:	add	x2, x2, #0x968
  41aed8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41aedc:	add	x1, x1, #0xa20
  41aee0:	add	x1, x1, #0x30
  41aee4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41aee8:	add	x0, x0, #0xb60
  41aeec:	bl	4149c4 <ferror@plt+0x10a34>
  41aef0:	mov	w0, #0x1                   	// #1
  41aef4:	ldp	x29, x30, [sp], #16
  41aef8:	ret
  41aefc:	cbz	x0, 41af08 <ferror@plt+0x16f78>
  41af00:	ldr	w0, [x0, #16]
  41af04:	ret
  41af08:	stp	x29, x30, [sp, #-16]!
  41af0c:	mov	x29, sp
  41af10:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41af14:	add	x2, x2, #0x968
  41af18:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41af1c:	add	x1, x1, #0xa20
  41af20:	add	x1, x1, #0x48
  41af24:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41af28:	add	x0, x0, #0xb60
  41af2c:	bl	4149c4 <ferror@plt+0x10a34>
  41af30:	mov	w0, #0x0                   	// #0
  41af34:	ldp	x29, x30, [sp], #16
  41af38:	ret
  41af3c:	stp	x29, x30, [sp, #-32]!
  41af40:	mov	x29, sp
  41af44:	cbz	x0, 41af6c <ferror@plt+0x16fdc>
  41af48:	str	x19, [sp, #16]
  41af4c:	mov	x19, x0
  41af50:	ldr	x0, [x0]
  41af54:	str	x0, [x19, #8]
  41af58:	bl	40dbf0 <ferror@plt+0x9c60>
  41af5c:	str	x0, [x19]
  41af60:	ldr	x19, [sp, #16]
  41af64:	ldp	x29, x30, [sp], #32
  41af68:	ret
  41af6c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41af70:	add	x2, x2, #0x968
  41af74:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41af78:	add	x1, x1, #0xa20
  41af7c:	add	x1, x1, #0x60
  41af80:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41af84:	add	x0, x0, #0xb60
  41af88:	bl	4149c4 <ferror@plt+0x10a34>
  41af8c:	b	41af64 <ferror@plt+0x16fd4>
  41af90:	stp	x29, x30, [sp, #-48]!
  41af94:	mov	x29, sp
  41af98:	cbz	x0, 41afe0 <ferror@plt+0x17050>
  41af9c:	stp	x19, x20, [sp, #16]
  41afa0:	str	x21, [sp, #32]
  41afa4:	mov	x20, x1
  41afa8:	mov	x21, x2
  41afac:	cbz	x1, 41b004 <ferror@plt+0x17074>
  41afb0:	ldr	x19, [x0]
  41afb4:	cbz	x19, 41b030 <ferror@plt+0x170a0>
  41afb8:	mov	x0, x19
  41afbc:	ldr	x19, [x19, #8]
  41afc0:	mov	x1, x21
  41afc4:	ldr	x0, [x0]
  41afc8:	blr	x20
  41afcc:	cbnz	x19, 41afb8 <ferror@plt+0x17028>
  41afd0:	ldp	x19, x20, [sp, #16]
  41afd4:	ldr	x21, [sp, #32]
  41afd8:	ldp	x29, x30, [sp], #48
  41afdc:	ret
  41afe0:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41afe4:	add	x2, x2, #0x968
  41afe8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41afec:	add	x1, x1, #0xa20
  41aff0:	add	x1, x1, #0x70
  41aff4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41aff8:	add	x0, x0, #0xb60
  41affc:	bl	4149c4 <ferror@plt+0x10a34>
  41b000:	b	41afd8 <ferror@plt+0x17048>
  41b004:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b008:	add	x2, x2, #0x980
  41b00c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b010:	add	x1, x1, #0xa20
  41b014:	add	x1, x1, #0x70
  41b018:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b01c:	add	x0, x0, #0xb60
  41b020:	bl	4149c4 <ferror@plt+0x10a34>
  41b024:	ldp	x19, x20, [sp, #16]
  41b028:	ldr	x21, [sp, #32]
  41b02c:	b	41afd8 <ferror@plt+0x17048>
  41b030:	ldp	x19, x20, [sp, #16]
  41b034:	ldr	x21, [sp, #32]
  41b038:	b	41afd8 <ferror@plt+0x17048>
  41b03c:	stp	x29, x30, [sp, #-32]!
  41b040:	mov	x29, sp
  41b044:	str	x19, [sp, #16]
  41b048:	mov	x19, x0
  41b04c:	mov	x2, #0x0                   	// #0
  41b050:	bl	41af90 <ferror@plt+0x17000>
  41b054:	mov	x0, x19
  41b058:	bl	41adc8 <ferror@plt+0x16e38>
  41b05c:	ldr	x19, [sp, #16]
  41b060:	ldp	x29, x30, [sp], #32
  41b064:	ret
  41b068:	stp	x29, x30, [sp, #-32]!
  41b06c:	mov	x29, sp
  41b070:	str	x19, [sp, #16]
  41b074:	mov	x19, x0
  41b078:	cbz	x0, 41b090 <ferror@plt+0x17100>
  41b07c:	ldr	x0, [x0]
  41b080:	bl	40dcac <ferror@plt+0x9d1c>
  41b084:	ldr	x19, [sp, #16]
  41b088:	ldp	x29, x30, [sp], #32
  41b08c:	ret
  41b090:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b094:	add	x2, x2, #0x968
  41b098:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b09c:	add	x1, x1, #0xa20
  41b0a0:	add	x1, x1, #0x80
  41b0a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b0a8:	add	x0, x0, #0xb60
  41b0ac:	bl	4149c4 <ferror@plt+0x10a34>
  41b0b0:	mov	x0, x19
  41b0b4:	b	41b084 <ferror@plt+0x170f4>
  41b0b8:	stp	x29, x30, [sp, #-32]!
  41b0bc:	mov	x29, sp
  41b0c0:	str	x19, [sp, #16]
  41b0c4:	mov	x19, x0
  41b0c8:	cbz	x0, 41b0e4 <ferror@plt+0x17154>
  41b0cc:	cbz	x2, 41b10c <ferror@plt+0x1717c>
  41b0d0:	ldr	x0, [x0]
  41b0d4:	bl	40dcc8 <ferror@plt+0x9d38>
  41b0d8:	ldr	x19, [sp, #16]
  41b0dc:	ldp	x29, x30, [sp], #32
  41b0e0:	ret
  41b0e4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b0e8:	add	x2, x2, #0x968
  41b0ec:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b0f0:	add	x1, x1, #0xa20
  41b0f4:	add	x1, x1, #0x90
  41b0f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b0fc:	add	x0, x0, #0xb60
  41b100:	bl	4149c4 <ferror@plt+0x10a34>
  41b104:	mov	x0, x19
  41b108:	b	41b0d8 <ferror@plt+0x17148>
  41b10c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b110:	add	x2, x2, #0x980
  41b114:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b118:	add	x1, x1, #0xa20
  41b11c:	add	x1, x1, #0x90
  41b120:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b124:	add	x0, x0, #0xb60
  41b128:	bl	4149c4 <ferror@plt+0x10a34>
  41b12c:	mov	x0, #0x0                   	// #0
  41b130:	b	41b0d8 <ferror@plt+0x17148>
  41b134:	stp	x29, x30, [sp, #-32]!
  41b138:	mov	x29, sp
  41b13c:	cbz	x0, 41b16c <ferror@plt+0x171dc>
  41b140:	str	x19, [sp, #16]
  41b144:	mov	x19, x0
  41b148:	cbz	x1, 41b190 <ferror@plt+0x17200>
  41b14c:	ldr	x0, [x0]
  41b150:	bl	40e000 <ferror@plt+0xa070>
  41b154:	str	x0, [x19]
  41b158:	bl	40ddcc <ferror@plt+0x9e3c>
  41b15c:	str	x0, [x19, #8]
  41b160:	ldr	x19, [sp, #16]
  41b164:	ldp	x29, x30, [sp], #32
  41b168:	ret
  41b16c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b170:	add	x2, x2, #0x968
  41b174:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b178:	add	x1, x1, #0xa20
  41b17c:	add	x1, x1, #0xa8
  41b180:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b184:	add	x0, x0, #0xb60
  41b188:	bl	4149c4 <ferror@plt+0x10a34>
  41b18c:	b	41b164 <ferror@plt+0x171d4>
  41b190:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b194:	add	x2, x2, #0x978
  41b198:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b19c:	add	x1, x1, #0xa20
  41b1a0:	add	x1, x1, #0xa8
  41b1a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b1a8:	add	x0, x0, #0xb60
  41b1ac:	bl	4149c4 <ferror@plt+0x10a34>
  41b1b0:	ldr	x19, [sp, #16]
  41b1b4:	b	41b164 <ferror@plt+0x171d4>
  41b1b8:	stp	x29, x30, [sp, #-32]!
  41b1bc:	mov	x29, sp
  41b1c0:	cbz	x0, 41b1f8 <ferror@plt+0x17268>
  41b1c4:	str	x19, [sp, #16]
  41b1c8:	mov	x19, x0
  41b1cc:	ldr	x0, [x0]
  41b1d0:	bl	40d6fc <ferror@plt+0x976c>
  41b1d4:	str	x0, [x19]
  41b1d8:	ldr	x1, [x19, #8]
  41b1dc:	cbz	x1, 41b21c <ferror@plt+0x1728c>
  41b1e0:	ldr	w0, [x19, #16]
  41b1e4:	add	w0, w0, #0x1
  41b1e8:	str	w0, [x19, #16]
  41b1ec:	ldr	x19, [sp, #16]
  41b1f0:	ldp	x29, x30, [sp], #32
  41b1f4:	ret
  41b1f8:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b1fc:	add	x2, x2, #0x968
  41b200:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b204:	add	x1, x1, #0xa20
  41b208:	add	x1, x1, #0xb8
  41b20c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b210:	add	x0, x0, #0xb60
  41b214:	bl	4149c4 <ferror@plt+0x10a34>
  41b218:	b	41b1f0 <ferror@plt+0x17260>
  41b21c:	str	x0, [x19, #8]
  41b220:	b	41b1e0 <ferror@plt+0x17250>
  41b224:	stp	x29, x30, [sp, #-16]!
  41b228:	mov	x29, sp
  41b22c:	cbz	x0, 41b26c <ferror@plt+0x172dc>
  41b230:	cbz	x1, 41b290 <ferror@plt+0x17300>
  41b234:	ldr	x2, [x1, #16]
  41b238:	cbnz	x2, 41b2b4 <ferror@plt+0x17324>
  41b23c:	ldr	x2, [x1, #8]
  41b240:	cbnz	x2, 41b2d8 <ferror@plt+0x17348>
  41b244:	ldr	x2, [x0]
  41b248:	str	x2, [x1, #8]
  41b24c:	cbz	x2, 41b2fc <ferror@plt+0x1736c>
  41b250:	str	x1, [x2, #16]
  41b254:	str	x1, [x0]
  41b258:	ldr	w1, [x0, #16]
  41b25c:	add	w1, w1, #0x1
  41b260:	str	w1, [x0, #16]
  41b264:	ldp	x29, x30, [sp], #16
  41b268:	ret
  41b26c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b270:	add	x2, x2, #0x968
  41b274:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b278:	add	x1, x1, #0xa20
  41b27c:	add	x1, x1, #0xd0
  41b280:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b284:	add	x0, x0, #0xb60
  41b288:	bl	4149c4 <ferror@plt+0x10a34>
  41b28c:	b	41b264 <ferror@plt+0x172d4>
  41b290:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b294:	add	x2, x2, #0x990
  41b298:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b29c:	add	x1, x1, #0xa20
  41b2a0:	add	x1, x1, #0xd0
  41b2a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b2a8:	add	x0, x0, #0xb60
  41b2ac:	bl	4149c4 <ferror@plt+0x10a34>
  41b2b0:	b	41b264 <ferror@plt+0x172d4>
  41b2b4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b2b8:	add	x2, x2, #0x9a0
  41b2bc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b2c0:	add	x1, x1, #0xa20
  41b2c4:	add	x1, x1, #0xd0
  41b2c8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b2cc:	add	x0, x0, #0xb60
  41b2d0:	bl	4149c4 <ferror@plt+0x10a34>
  41b2d4:	b	41b264 <ferror@plt+0x172d4>
  41b2d8:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b2dc:	add	x2, x2, #0x9b8
  41b2e0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b2e4:	add	x1, x1, #0xa20
  41b2e8:	add	x1, x1, #0xd0
  41b2ec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b2f0:	add	x0, x0, #0xb60
  41b2f4:	bl	4149c4 <ferror@plt+0x10a34>
  41b2f8:	b	41b264 <ferror@plt+0x172d4>
  41b2fc:	str	x1, [x0, #8]
  41b300:	b	41b254 <ferror@plt+0x172c4>
  41b304:	stp	x29, x30, [sp, #-32]!
  41b308:	mov	x29, sp
  41b30c:	cbz	x0, 41b348 <ferror@plt+0x173b8>
  41b310:	str	x19, [sp, #16]
  41b314:	mov	x19, x0
  41b318:	ldr	x0, [x0, #8]
  41b31c:	bl	40dde4 <ferror@plt+0x9e54>
  41b320:	str	x0, [x19, #8]
  41b324:	ldr	x1, [x0, #8]
  41b328:	cbz	x1, 41b36c <ferror@plt+0x173dc>
  41b32c:	str	x1, [x19, #8]
  41b330:	ldr	w0, [x19, #16]
  41b334:	add	w0, w0, #0x1
  41b338:	str	w0, [x19, #16]
  41b33c:	ldr	x19, [sp, #16]
  41b340:	ldp	x29, x30, [sp], #32
  41b344:	ret
  41b348:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b34c:	add	x2, x2, #0x968
  41b350:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b354:	add	x1, x1, #0xa20
  41b358:	add	x1, x1, #0xe8
  41b35c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b360:	add	x0, x0, #0xb60
  41b364:	bl	4149c4 <ferror@plt+0x10a34>
  41b368:	b	41b340 <ferror@plt+0x173b0>
  41b36c:	str	x0, [x19]
  41b370:	b	41b330 <ferror@plt+0x173a0>
  41b374:	stp	x29, x30, [sp, #-32]!
  41b378:	mov	x29, sp
  41b37c:	stp	x19, x20, [sp, #16]
  41b380:	mov	x19, x0
  41b384:	cbz	x0, 41b3bc <ferror@plt+0x1742c>
  41b388:	bl	41adb0 <ferror@plt+0x16e20>
  41b38c:	mov	x20, x0
  41b390:	ldr	x19, [x19]
  41b394:	cbz	x19, 41b3ac <ferror@plt+0x1741c>
  41b398:	ldr	x1, [x19]
  41b39c:	mov	x0, x20
  41b3a0:	bl	41b304 <ferror@plt+0x17374>
  41b3a4:	ldr	x19, [x19, #8]
  41b3a8:	cbnz	x19, 41b398 <ferror@plt+0x17408>
  41b3ac:	mov	x0, x20
  41b3b0:	ldp	x19, x20, [sp, #16]
  41b3b4:	ldp	x29, x30, [sp], #32
  41b3b8:	ret
  41b3bc:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b3c0:	add	x2, x2, #0x968
  41b3c4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b3c8:	add	x1, x1, #0xa20
  41b3cc:	add	x1, x1, #0x100
  41b3d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b3d4:	add	x0, x0, #0xb60
  41b3d8:	bl	4149c4 <ferror@plt+0x10a34>
  41b3dc:	mov	x20, x19
  41b3e0:	b	41b3ac <ferror@plt+0x1741c>
  41b3e4:	stp	x29, x30, [sp, #-16]!
  41b3e8:	mov	x29, sp
  41b3ec:	cbz	x0, 41b42c <ferror@plt+0x1749c>
  41b3f0:	cbz	x1, 41b450 <ferror@plt+0x174c0>
  41b3f4:	ldr	x2, [x1, #16]
  41b3f8:	cbnz	x2, 41b474 <ferror@plt+0x174e4>
  41b3fc:	ldr	x2, [x1, #8]
  41b400:	cbnz	x2, 41b498 <ferror@plt+0x17508>
  41b404:	ldr	x2, [x0, #8]
  41b408:	str	x2, [x1, #16]
  41b40c:	cbz	x2, 41b4bc <ferror@plt+0x1752c>
  41b410:	str	x1, [x2, #8]
  41b414:	str	x1, [x0, #8]
  41b418:	ldr	w1, [x0, #16]
  41b41c:	add	w1, w1, #0x1
  41b420:	str	w1, [x0, #16]
  41b424:	ldp	x29, x30, [sp], #16
  41b428:	ret
  41b42c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b430:	add	x2, x2, #0x968
  41b434:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b438:	add	x1, x1, #0xa20
  41b43c:	add	x1, x1, #0x110
  41b440:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b444:	add	x0, x0, #0xb60
  41b448:	bl	4149c4 <ferror@plt+0x10a34>
  41b44c:	b	41b424 <ferror@plt+0x17494>
  41b450:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b454:	add	x2, x2, #0x990
  41b458:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b45c:	add	x1, x1, #0xa20
  41b460:	add	x1, x1, #0x110
  41b464:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b468:	add	x0, x0, #0xb60
  41b46c:	bl	4149c4 <ferror@plt+0x10a34>
  41b470:	b	41b424 <ferror@plt+0x17494>
  41b474:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b478:	add	x2, x2, #0x9a0
  41b47c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b480:	add	x1, x1, #0xa20
  41b484:	add	x1, x1, #0x110
  41b488:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b48c:	add	x0, x0, #0xb60
  41b490:	bl	4149c4 <ferror@plt+0x10a34>
  41b494:	b	41b424 <ferror@plt+0x17494>
  41b498:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b49c:	add	x2, x2, #0x9b8
  41b4a0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b4a4:	add	x1, x1, #0xa20
  41b4a8:	add	x1, x1, #0x110
  41b4ac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b4b0:	add	x0, x0, #0xb60
  41b4b4:	bl	4149c4 <ferror@plt+0x10a34>
  41b4b8:	b	41b424 <ferror@plt+0x17494>
  41b4bc:	str	x1, [x0]
  41b4c0:	b	41b414 <ferror@plt+0x17484>
  41b4c4:	stp	x29, x30, [sp, #-32]!
  41b4c8:	mov	x29, sp
  41b4cc:	stp	x19, x20, [sp, #16]
  41b4d0:	mov	x19, x0
  41b4d4:	cbz	x0, 41b518 <ferror@plt+0x17588>
  41b4d8:	ldr	x0, [x0]
  41b4dc:	mov	x20, x0
  41b4e0:	cbz	x0, 41b508 <ferror@plt+0x17578>
  41b4e4:	ldr	x20, [x0]
  41b4e8:	ldr	x1, [x0, #8]
  41b4ec:	str	x1, [x19]
  41b4f0:	cbz	x1, 41b540 <ferror@plt+0x175b0>
  41b4f4:	str	xzr, [x1, #16]
  41b4f8:	bl	40d6e0 <ferror@plt+0x9750>
  41b4fc:	ldr	w0, [x19, #16]
  41b500:	sub	w0, w0, #0x1
  41b504:	str	w0, [x19, #16]
  41b508:	mov	x0, x20
  41b50c:	ldp	x19, x20, [sp, #16]
  41b510:	ldp	x29, x30, [sp], #32
  41b514:	ret
  41b518:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b51c:	add	x2, x2, #0x968
  41b520:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b524:	add	x1, x1, #0xa20
  41b528:	add	x1, x1, #0x128
  41b52c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b530:	add	x0, x0, #0xb60
  41b534:	bl	4149c4 <ferror@plt+0x10a34>
  41b538:	mov	x20, x19
  41b53c:	b	41b508 <ferror@plt+0x17578>
  41b540:	str	xzr, [x19, #8]
  41b544:	b	41b4f8 <ferror@plt+0x17568>
  41b548:	stp	x29, x30, [sp, #-32]!
  41b54c:	mov	x29, sp
  41b550:	str	x19, [sp, #16]
  41b554:	mov	x19, x0
  41b558:	cbz	x0, 41b590 <ferror@plt+0x17600>
  41b55c:	ldr	x0, [x0]
  41b560:	cbz	x0, 41b584 <ferror@plt+0x175f4>
  41b564:	ldr	x1, [x0, #8]
  41b568:	str	x1, [x19]
  41b56c:	cbz	x1, 41b5b8 <ferror@plt+0x17628>
  41b570:	str	xzr, [x1, #16]
  41b574:	str	xzr, [x0, #8]
  41b578:	ldr	w1, [x19, #16]
  41b57c:	sub	w1, w1, #0x1
  41b580:	str	w1, [x19, #16]
  41b584:	ldr	x19, [sp, #16]
  41b588:	ldp	x29, x30, [sp], #32
  41b58c:	ret
  41b590:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b594:	add	x2, x2, #0x968
  41b598:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b59c:	add	x1, x1, #0xa20
  41b5a0:	add	x1, x1, #0x140
  41b5a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b5a8:	add	x0, x0, #0xb60
  41b5ac:	bl	4149c4 <ferror@plt+0x10a34>
  41b5b0:	mov	x0, x19
  41b5b4:	b	41b584 <ferror@plt+0x175f4>
  41b5b8:	str	xzr, [x19, #8]
  41b5bc:	b	41b578 <ferror@plt+0x175e8>
  41b5c0:	stp	x29, x30, [sp, #-32]!
  41b5c4:	mov	x29, sp
  41b5c8:	str	x19, [sp, #16]
  41b5cc:	mov	x19, x0
  41b5d0:	cbz	x0, 41b5e4 <ferror@plt+0x17654>
  41b5d4:	ldr	x0, [x0]
  41b5d8:	ldr	x19, [sp, #16]
  41b5dc:	ldp	x29, x30, [sp], #32
  41b5e0:	ret
  41b5e4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b5e8:	add	x2, x2, #0x968
  41b5ec:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b5f0:	add	x1, x1, #0xa20
  41b5f4:	add	x1, x1, #0x158
  41b5f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b5fc:	add	x0, x0, #0xb60
  41b600:	bl	4149c4 <ferror@plt+0x10a34>
  41b604:	mov	x0, x19
  41b608:	b	41b5d8 <ferror@plt+0x17648>
  41b60c:	stp	x29, x30, [sp, #-32]!
  41b610:	mov	x29, sp
  41b614:	str	x19, [sp, #16]
  41b618:	mov	x19, x0
  41b61c:	cbz	x0, 41b630 <ferror@plt+0x176a0>
  41b620:	ldr	x0, [x0, #8]
  41b624:	ldr	x19, [sp, #16]
  41b628:	ldp	x29, x30, [sp], #32
  41b62c:	ret
  41b630:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b634:	add	x2, x2, #0x968
  41b638:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b63c:	add	x1, x1, #0xa20
  41b640:	add	x1, x1, #0x170
  41b644:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b648:	add	x0, x0, #0xb60
  41b64c:	bl	4149c4 <ferror@plt+0x10a34>
  41b650:	mov	x0, x19
  41b654:	b	41b624 <ferror@plt+0x17694>
  41b658:	stp	x29, x30, [sp, #-32]!
  41b65c:	mov	x29, sp
  41b660:	stp	x19, x20, [sp, #16]
  41b664:	mov	x19, x0
  41b668:	cbz	x0, 41b6ac <ferror@plt+0x1771c>
  41b66c:	ldr	x0, [x0, #8]
  41b670:	mov	x20, x0
  41b674:	cbz	x0, 41b69c <ferror@plt+0x1770c>
  41b678:	ldr	x20, [x0]
  41b67c:	ldr	x1, [x0, #16]
  41b680:	str	x1, [x19, #8]
  41b684:	cbz	x1, 41b6d4 <ferror@plt+0x17744>
  41b688:	str	xzr, [x1, #8]
  41b68c:	ldr	w1, [x19, #16]
  41b690:	sub	w1, w1, #0x1
  41b694:	str	w1, [x19, #16]
  41b698:	bl	40d6e0 <ferror@plt+0x9750>
  41b69c:	mov	x0, x20
  41b6a0:	ldp	x19, x20, [sp, #16]
  41b6a4:	ldp	x29, x30, [sp], #32
  41b6a8:	ret
  41b6ac:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b6b0:	add	x2, x2, #0x968
  41b6b4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b6b8:	add	x1, x1, #0xa20
  41b6bc:	add	x1, x1, #0x188
  41b6c0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b6c4:	add	x0, x0, #0xb60
  41b6c8:	bl	4149c4 <ferror@plt+0x10a34>
  41b6cc:	mov	x20, x19
  41b6d0:	b	41b69c <ferror@plt+0x1770c>
  41b6d4:	str	xzr, [x19]
  41b6d8:	b	41b68c <ferror@plt+0x176fc>
  41b6dc:	stp	x29, x30, [sp, #-32]!
  41b6e0:	mov	x29, sp
  41b6e4:	str	x19, [sp, #16]
  41b6e8:	mov	x19, x0
  41b6ec:	cbz	x0, 41b724 <ferror@plt+0x17794>
  41b6f0:	ldr	x0, [x0, #8]
  41b6f4:	cbz	x0, 41b718 <ferror@plt+0x17788>
  41b6f8:	ldr	x1, [x0, #16]
  41b6fc:	str	x1, [x19, #8]
  41b700:	cbz	x1, 41b74c <ferror@plt+0x177bc>
  41b704:	str	xzr, [x1, #8]
  41b708:	str	xzr, [x0, #16]
  41b70c:	ldr	w1, [x19, #16]
  41b710:	sub	w1, w1, #0x1
  41b714:	str	w1, [x19, #16]
  41b718:	ldr	x19, [sp, #16]
  41b71c:	ldp	x29, x30, [sp], #32
  41b720:	ret
  41b724:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b728:	add	x2, x2, #0x968
  41b72c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b730:	add	x1, x1, #0xa20
  41b734:	add	x1, x1, #0x1a0
  41b738:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b73c:	add	x0, x0, #0xb60
  41b740:	bl	4149c4 <ferror@plt+0x10a34>
  41b744:	mov	x0, x19
  41b748:	b	41b718 <ferror@plt+0x17788>
  41b74c:	str	xzr, [x19]
  41b750:	b	41b70c <ferror@plt+0x1777c>
  41b754:	stp	x29, x30, [sp, #-32]!
  41b758:	mov	x29, sp
  41b75c:	str	x19, [sp, #16]
  41b760:	mov	x19, x0
  41b764:	cbz	x0, 41b7ac <ferror@plt+0x1781c>
  41b768:	ldr	w2, [x0, #16]
  41b76c:	cmp	w2, w1
  41b770:	b.ls	41b7f4 <ferror@plt+0x17864>  // b.plast
  41b774:	cmp	w1, w2, lsr #1
  41b778:	b.ls	41b7d4 <ferror@plt+0x17844>  // b.plast
  41b77c:	mvn	w1, w1
  41b780:	ldr	x0, [x0, #8]
  41b784:	adds	w1, w2, w1
  41b788:	b.eq	41b7a0 <ferror@plt+0x17810>  // b.none
  41b78c:	mov	w2, #0x0                   	// #0
  41b790:	ldr	x0, [x0, #16]
  41b794:	add	w2, w2, #0x1
  41b798:	cmp	w1, w2
  41b79c:	b.ne	41b790 <ferror@plt+0x17800>  // b.any
  41b7a0:	ldr	x19, [sp, #16]
  41b7a4:	ldp	x29, x30, [sp], #32
  41b7a8:	ret
  41b7ac:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b7b0:	add	x2, x2, #0x968
  41b7b4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b7b8:	add	x1, x1, #0xa20
  41b7bc:	add	x1, x1, #0x1b8
  41b7c0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b7c4:	add	x0, x0, #0xb60
  41b7c8:	bl	4149c4 <ferror@plt+0x10a34>
  41b7cc:	mov	x0, x19
  41b7d0:	b	41b7a0 <ferror@plt+0x17810>
  41b7d4:	ldr	x0, [x0]
  41b7d8:	cbz	w1, 41b7a0 <ferror@plt+0x17810>
  41b7dc:	mov	w2, #0x0                   	// #0
  41b7e0:	ldr	x0, [x0, #8]
  41b7e4:	add	w2, w2, #0x1
  41b7e8:	cmp	w1, w2
  41b7ec:	b.ne	41b7e0 <ferror@plt+0x17850>  // b.any
  41b7f0:	b	41b7a0 <ferror@plt+0x17810>
  41b7f4:	mov	x0, #0x0                   	// #0
  41b7f8:	b	41b7a0 <ferror@plt+0x17810>
  41b7fc:	stp	x29, x30, [sp, #-32]!
  41b800:	mov	x29, sp
  41b804:	cbz	x0, 41b890 <ferror@plt+0x17900>
  41b808:	stp	x19, x20, [sp, #16]
  41b80c:	mov	x19, x0
  41b810:	mov	x20, x2
  41b814:	cbz	x2, 41b8b4 <ferror@plt+0x17924>
  41b818:	tbnz	w1, #31, 41b8dc <ferror@plt+0x1794c>
  41b81c:	ldr	w0, [x0, #16]
  41b820:	cmp	w0, w1
  41b824:	b.ls	41b8dc <ferror@plt+0x1794c>  // b.plast
  41b828:	ldr	x0, [x19]
  41b82c:	cbz	x0, 41b8f0 <ferror@plt+0x17960>
  41b830:	ldr	x0, [x19, #8]
  41b834:	cbz	x0, 41b91c <ferror@plt+0x1798c>
  41b838:	mov	x0, x19
  41b83c:	bl	41b754 <ferror@plt+0x177c4>
  41b840:	ldr	x1, [x0, #16]
  41b844:	cbz	x1, 41b84c <ferror@plt+0x178bc>
  41b848:	str	x20, [x1, #8]
  41b84c:	str	x20, [x0, #16]
  41b850:	str	x0, [x20, #8]
  41b854:	str	x1, [x20, #16]
  41b858:	ldr	x0, [x19]
  41b85c:	ldr	x0, [x0, #16]
  41b860:	cbz	x0, 41b868 <ferror@plt+0x178d8>
  41b864:	str	x0, [x19]
  41b868:	ldr	x0, [x19, #8]
  41b86c:	ldr	x0, [x0, #8]
  41b870:	cbz	x0, 41b878 <ferror@plt+0x178e8>
  41b874:	str	x0, [x19, #8]
  41b878:	ldr	w0, [x19, #16]
  41b87c:	add	w0, w0, #0x1
  41b880:	str	w0, [x19, #16]
  41b884:	ldp	x19, x20, [sp, #16]
  41b888:	ldp	x29, x30, [sp], #32
  41b88c:	ret
  41b890:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b894:	add	x2, x2, #0x968
  41b898:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b89c:	add	x1, x1, #0xa20
  41b8a0:	add	x1, x1, #0x1d0
  41b8a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b8a8:	add	x0, x0, #0xb60
  41b8ac:	bl	4149c4 <ferror@plt+0x10a34>
  41b8b0:	b	41b888 <ferror@plt+0x178f8>
  41b8b4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b8b8:	add	x2, x2, #0x9d0
  41b8bc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b8c0:	add	x1, x1, #0xa20
  41b8c4:	add	x1, x1, #0x1d0
  41b8c8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b8cc:	add	x0, x0, #0xb60
  41b8d0:	bl	4149c4 <ferror@plt+0x10a34>
  41b8d4:	ldp	x19, x20, [sp, #16]
  41b8d8:	b	41b888 <ferror@plt+0x178f8>
  41b8dc:	mov	x1, x20
  41b8e0:	mov	x0, x19
  41b8e4:	bl	41b3e4 <ferror@plt+0x17454>
  41b8e8:	ldp	x19, x20, [sp, #16]
  41b8ec:	b	41b888 <ferror@plt+0x178f8>
  41b8f0:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41b8f4:	add	x4, x4, #0x9e0
  41b8f8:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41b8fc:	add	x3, x3, #0xa20
  41b900:	add	x3, x3, #0x1e8
  41b904:	mov	w2, #0x1e2                 	// #482
  41b908:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b90c:	add	x1, x1, #0x9f0
  41b910:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b914:	add	x0, x0, #0xb60
  41b918:	bl	4274b0 <ferror@plt+0x23520>
  41b91c:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41b920:	add	x4, x4, #0xa00
  41b924:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41b928:	add	x3, x3, #0xa20
  41b92c:	add	x3, x3, #0x1e8
  41b930:	mov	w2, #0x1e3                 	// #483
  41b934:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b938:	add	x1, x1, #0x9f0
  41b93c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b940:	add	x0, x0, #0xb60
  41b944:	bl	4274b0 <ferror@plt+0x23520>
  41b948:	stp	x29, x30, [sp, #-16]!
  41b94c:	mov	x29, sp
  41b950:	cbz	x0, 41b964 <ferror@plt+0x179d4>
  41b954:	ldr	x0, [x0]
  41b958:	bl	40dd54 <ferror@plt+0x9dc4>
  41b95c:	ldp	x29, x30, [sp], #16
  41b960:	ret
  41b964:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b968:	add	x2, x2, #0x968
  41b96c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b970:	add	x1, x1, #0xa20
  41b974:	add	x1, x1, #0x200
  41b978:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b97c:	add	x0, x0, #0xb60
  41b980:	bl	4149c4 <ferror@plt+0x10a34>
  41b984:	mov	w0, #0xffffffff            	// #-1
  41b988:	b	41b95c <ferror@plt+0x179cc>
  41b98c:	stp	x29, x30, [sp, #-32]!
  41b990:	mov	x29, sp
  41b994:	cbz	x0, 41b9d4 <ferror@plt+0x17a44>
  41b998:	str	x19, [sp, #16]
  41b99c:	mov	x19, x0
  41b9a0:	cbz	x1, 41b9f8 <ferror@plt+0x17a68>
  41b9a4:	ldr	x0, [x0, #8]
  41b9a8:	cmp	x0, x1
  41b9ac:	b.eq	41ba20 <ferror@plt+0x17a90>  // b.none
  41b9b0:	ldr	x0, [x19]
  41b9b4:	bl	40d9a0 <ferror@plt+0x9a10>
  41b9b8:	str	x0, [x19]
  41b9bc:	ldr	w0, [x19, #16]
  41b9c0:	sub	w0, w0, #0x1
  41b9c4:	str	w0, [x19, #16]
  41b9c8:	ldr	x19, [sp, #16]
  41b9cc:	ldp	x29, x30, [sp], #32
  41b9d0:	ret
  41b9d4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b9d8:	add	x2, x2, #0x968
  41b9dc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41b9e0:	add	x1, x1, #0xa20
  41b9e4:	add	x1, x1, #0x218
  41b9e8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b9ec:	add	x0, x0, #0xb60
  41b9f0:	bl	4149c4 <ferror@plt+0x10a34>
  41b9f4:	b	41b9cc <ferror@plt+0x17a3c>
  41b9f8:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41b9fc:	add	x2, x2, #0x9d0
  41ba00:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41ba04:	add	x1, x1, #0xa20
  41ba08:	add	x1, x1, #0x218
  41ba0c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ba10:	add	x0, x0, #0xb60
  41ba14:	bl	4149c4 <ferror@plt+0x10a34>
  41ba18:	ldr	x19, [sp, #16]
  41ba1c:	b	41b9cc <ferror@plt+0x17a3c>
  41ba20:	ldr	x0, [x1, #16]
  41ba24:	str	x0, [x19, #8]
  41ba28:	b	41b9b0 <ferror@plt+0x17a20>
  41ba2c:	stp	x29, x30, [sp, #-32]!
  41ba30:	mov	x29, sp
  41ba34:	stp	x19, x20, [sp, #16]
  41ba38:	mov	x19, x0
  41ba3c:	cbz	x0, 41ba78 <ferror@plt+0x17ae8>
  41ba40:	ldr	w0, [x0, #16]
  41ba44:	mov	x20, #0x0                   	// #0
  41ba48:	cmp	w0, w1
  41ba4c:	b.ls	41ba68 <ferror@plt+0x17ad8>  // b.plast
  41ba50:	mov	x0, x19
  41ba54:	bl	41b754 <ferror@plt+0x177c4>
  41ba58:	mov	x20, x0
  41ba5c:	mov	x1, x0
  41ba60:	mov	x0, x19
  41ba64:	bl	41b98c <ferror@plt+0x179fc>
  41ba68:	mov	x0, x20
  41ba6c:	ldp	x19, x20, [sp, #16]
  41ba70:	ldp	x29, x30, [sp], #32
  41ba74:	ret
  41ba78:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41ba7c:	add	x2, x2, #0x968
  41ba80:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41ba84:	add	x1, x1, #0xa20
  41ba88:	add	x1, x1, #0x228
  41ba8c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ba90:	add	x0, x0, #0xb60
  41ba94:	bl	4149c4 <ferror@plt+0x10a34>
  41ba98:	mov	x20, x19
  41ba9c:	b	41ba68 <ferror@plt+0x17ad8>
  41baa0:	stp	x29, x30, [sp, #-32]!
  41baa4:	mov	x29, sp
  41baa8:	cbz	x0, 41bad0 <ferror@plt+0x17b40>
  41baac:	str	x19, [sp, #16]
  41bab0:	mov	x19, x1
  41bab4:	cbz	x1, 41baf4 <ferror@plt+0x17b64>
  41bab8:	bl	41b98c <ferror@plt+0x179fc>
  41babc:	mov	x0, x19
  41bac0:	bl	40d6c0 <ferror@plt+0x9730>
  41bac4:	ldr	x19, [sp, #16]
  41bac8:	ldp	x29, x30, [sp], #32
  41bacc:	ret
  41bad0:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41bad4:	add	x2, x2, #0x968
  41bad8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41badc:	add	x1, x1, #0xa20
  41bae0:	add	x1, x1, #0x240
  41bae4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bae8:	add	x0, x0, #0xb60
  41baec:	bl	4149c4 <ferror@plt+0x10a34>
  41baf0:	b	41bac8 <ferror@plt+0x17b38>
  41baf4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41baf8:	add	x2, x2, #0x9d0
  41bafc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bb00:	add	x1, x1, #0xa20
  41bb04:	add	x1, x1, #0x240
  41bb08:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bb0c:	add	x0, x0, #0xb60
  41bb10:	bl	4149c4 <ferror@plt+0x10a34>
  41bb14:	ldr	x19, [sp, #16]
  41bb18:	b	41bac8 <ferror@plt+0x17b38>
  41bb1c:	stp	x29, x30, [sp, #-32]!
  41bb20:	mov	x29, sp
  41bb24:	stp	x19, x20, [sp, #16]
  41bb28:	mov	x19, x0
  41bb2c:	cbz	x0, 41bb68 <ferror@plt+0x17bd8>
  41bb30:	ldr	w0, [x0, #16]
  41bb34:	mov	x20, #0x0                   	// #0
  41bb38:	cmp	w0, w1
  41bb3c:	b.ls	41bb58 <ferror@plt+0x17bc8>  // b.plast
  41bb40:	mov	x0, x19
  41bb44:	bl	41b754 <ferror@plt+0x177c4>
  41bb48:	mov	x1, x0
  41bb4c:	ldr	x20, [x0]
  41bb50:	mov	x0, x19
  41bb54:	bl	41baa0 <ferror@plt+0x17b10>
  41bb58:	mov	x0, x20
  41bb5c:	ldp	x19, x20, [sp, #16]
  41bb60:	ldp	x29, x30, [sp], #32
  41bb64:	ret
  41bb68:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41bb6c:	add	x2, x2, #0x968
  41bb70:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bb74:	add	x1, x1, #0xa20
  41bb78:	add	x1, x1, #0x258
  41bb7c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bb80:	add	x0, x0, #0xb60
  41bb84:	bl	4149c4 <ferror@plt+0x10a34>
  41bb88:	mov	x20, x19
  41bb8c:	b	41bb58 <ferror@plt+0x17bc8>
  41bb90:	stp	x29, x30, [sp, #-32]!
  41bb94:	mov	x29, sp
  41bb98:	str	x19, [sp, #16]
  41bb9c:	mov	x19, x0
  41bba0:	cbz	x0, 41bbbc <ferror@plt+0x17c2c>
  41bba4:	ldr	x0, [x0]
  41bba8:	cbz	x0, 41bbb0 <ferror@plt+0x17c20>
  41bbac:	ldr	x0, [x0]
  41bbb0:	ldr	x19, [sp, #16]
  41bbb4:	ldp	x29, x30, [sp], #32
  41bbb8:	ret
  41bbbc:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41bbc0:	add	x2, x2, #0x968
  41bbc4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bbc8:	add	x1, x1, #0xa20
  41bbcc:	add	x1, x1, #0x268
  41bbd0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bbd4:	add	x0, x0, #0xb60
  41bbd8:	bl	4149c4 <ferror@plt+0x10a34>
  41bbdc:	mov	x0, x19
  41bbe0:	b	41bbb0 <ferror@plt+0x17c20>
  41bbe4:	stp	x29, x30, [sp, #-32]!
  41bbe8:	mov	x29, sp
  41bbec:	str	x19, [sp, #16]
  41bbf0:	mov	x19, x0
  41bbf4:	cbz	x0, 41bc10 <ferror@plt+0x17c80>
  41bbf8:	ldr	x0, [x0, #8]
  41bbfc:	cbz	x0, 41bc04 <ferror@plt+0x17c74>
  41bc00:	ldr	x0, [x0]
  41bc04:	ldr	x19, [sp, #16]
  41bc08:	ldp	x29, x30, [sp], #32
  41bc0c:	ret
  41bc10:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41bc14:	add	x2, x2, #0x968
  41bc18:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bc1c:	add	x1, x1, #0xa20
  41bc20:	add	x1, x1, #0x280
  41bc24:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bc28:	add	x0, x0, #0xb60
  41bc2c:	bl	4149c4 <ferror@plt+0x10a34>
  41bc30:	mov	x0, x19
  41bc34:	b	41bc04 <ferror@plt+0x17c74>
  41bc38:	stp	x29, x30, [sp, #-32]!
  41bc3c:	mov	x29, sp
  41bc40:	str	x19, [sp, #16]
  41bc44:	mov	x19, x0
  41bc48:	cbz	x0, 41bc64 <ferror@plt+0x17cd4>
  41bc4c:	bl	41b754 <ferror@plt+0x177c4>
  41bc50:	cbz	x0, 41bc58 <ferror@plt+0x17cc8>
  41bc54:	ldr	x0, [x0]
  41bc58:	ldr	x19, [sp, #16]
  41bc5c:	ldp	x29, x30, [sp], #32
  41bc60:	ret
  41bc64:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41bc68:	add	x2, x2, #0x968
  41bc6c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bc70:	add	x1, x1, #0xa20
  41bc74:	add	x1, x1, #0x298
  41bc78:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bc7c:	add	x0, x0, #0xb60
  41bc80:	bl	4149c4 <ferror@plt+0x10a34>
  41bc84:	mov	x0, x19
  41bc88:	b	41bc58 <ferror@plt+0x17cc8>
  41bc8c:	stp	x29, x30, [sp, #-16]!
  41bc90:	mov	x29, sp
  41bc94:	cbz	x0, 41bca8 <ferror@plt+0x17d18>
  41bc98:	ldr	x0, [x0]
  41bc9c:	bl	40dd98 <ferror@plt+0x9e08>
  41bca0:	ldp	x29, x30, [sp], #16
  41bca4:	ret
  41bca8:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41bcac:	add	x2, x2, #0x968
  41bcb0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bcb4:	add	x1, x1, #0xa20
  41bcb8:	add	x1, x1, #0x2b0
  41bcbc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bcc0:	add	x0, x0, #0xb60
  41bcc4:	bl	4149c4 <ferror@plt+0x10a34>
  41bcc8:	mov	w0, #0xffffffff            	// #-1
  41bccc:	b	41bca0 <ferror@plt+0x17d10>
  41bcd0:	stp	x29, x30, [sp, #-32]!
  41bcd4:	mov	x29, sp
  41bcd8:	cbz	x0, 41bd14 <ferror@plt+0x17d84>
  41bcdc:	stp	x19, x20, [sp, #16]
  41bce0:	mov	x19, x0
  41bce4:	ldr	x0, [x0]
  41bce8:	bl	40dcac <ferror@plt+0x9d1c>
  41bcec:	mov	x20, x0
  41bcf0:	cbz	x0, 41bd00 <ferror@plt+0x17d70>
  41bcf4:	mov	x1, x0
  41bcf8:	mov	x0, x19
  41bcfc:	bl	41baa0 <ferror@plt+0x17b10>
  41bd00:	cmp	x20, #0x0
  41bd04:	cset	w0, ne  // ne = any
  41bd08:	ldp	x19, x20, [sp, #16]
  41bd0c:	ldp	x29, x30, [sp], #32
  41bd10:	ret
  41bd14:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41bd18:	add	x2, x2, #0x968
  41bd1c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bd20:	add	x1, x1, #0xa20
  41bd24:	add	x1, x1, #0x2c0
  41bd28:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bd2c:	add	x0, x0, #0xb60
  41bd30:	bl	4149c4 <ferror@plt+0x10a34>
  41bd34:	mov	w0, #0x0                   	// #0
  41bd38:	b	41bd0c <ferror@plt+0x17d7c>
  41bd3c:	stp	x29, x30, [sp, #-48]!
  41bd40:	mov	x29, sp
  41bd44:	cbz	x0, 41bd7c <ferror@plt+0x17dec>
  41bd48:	stp	x19, x20, [sp, #16]
  41bd4c:	stp	x21, x22, [sp, #32]
  41bd50:	mov	x21, x0
  41bd54:	mov	x20, x1
  41bd58:	ldr	w22, [x0, #16]
  41bd5c:	ldr	x19, [x0]
  41bd60:	cbnz	x19, 41bda8 <ferror@plt+0x17e18>
  41bd64:	ldr	w0, [x21, #16]
  41bd68:	sub	w0, w22, w0
  41bd6c:	ldp	x19, x20, [sp, #16]
  41bd70:	ldp	x21, x22, [sp, #32]
  41bd74:	ldp	x29, x30, [sp], #48
  41bd78:	ret
  41bd7c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41bd80:	add	x2, x2, #0x968
  41bd84:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bd88:	add	x1, x1, #0xa20
  41bd8c:	add	x1, x1, #0x2d0
  41bd90:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bd94:	add	x0, x0, #0xb60
  41bd98:	bl	4149c4 <ferror@plt+0x10a34>
  41bd9c:	mov	w0, #0x0                   	// #0
  41bda0:	b	41bd74 <ferror@plt+0x17de4>
  41bda4:	cbz	x19, 41bd64 <ferror@plt+0x17dd4>
  41bda8:	mov	x1, x19
  41bdac:	ldr	x19, [x19, #8]
  41bdb0:	ldr	x2, [x1]
  41bdb4:	cmp	x2, x20
  41bdb8:	b.ne	41bda4 <ferror@plt+0x17e14>  // b.any
  41bdbc:	mov	x0, x21
  41bdc0:	bl	41baa0 <ferror@plt+0x17b10>
  41bdc4:	b	41bda4 <ferror@plt+0x17e14>
  41bdc8:	stp	x29, x30, [sp, #-32]!
  41bdcc:	mov	x29, sp
  41bdd0:	cbz	x0, 41be04 <ferror@plt+0x17e74>
  41bdd4:	str	x19, [sp, #16]
  41bdd8:	mov	x19, x0
  41bddc:	cbz	x1, 41be28 <ferror@plt+0x17e98>
  41bde0:	ldr	x0, [x0]
  41bde4:	bl	40d74c <ferror@plt+0x97bc>
  41bde8:	str	x0, [x19]
  41bdec:	ldr	w0, [x19, #16]
  41bdf0:	add	w0, w0, #0x1
  41bdf4:	str	w0, [x19, #16]
  41bdf8:	ldr	x19, [sp, #16]
  41bdfc:	ldp	x29, x30, [sp], #32
  41be00:	ret
  41be04:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41be08:	add	x2, x2, #0x968
  41be0c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41be10:	add	x1, x1, #0xa20
  41be14:	add	x1, x1, #0x2e8
  41be18:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41be1c:	add	x0, x0, #0xb60
  41be20:	bl	4149c4 <ferror@plt+0x10a34>
  41be24:	b	41bdfc <ferror@plt+0x17e6c>
  41be28:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41be2c:	add	x2, x2, #0xa10
  41be30:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41be34:	add	x1, x1, #0xa20
  41be38:	add	x1, x1, #0x2e8
  41be3c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41be40:	add	x0, x0, #0xb60
  41be44:	bl	4149c4 <ferror@plt+0x10a34>
  41be48:	ldr	x19, [sp, #16]
  41be4c:	b	41bdfc <ferror@plt+0x17e6c>
  41be50:	stp	x29, x30, [sp, #-32]!
  41be54:	mov	x29, sp
  41be58:	cbz	x0, 41be90 <ferror@plt+0x17f00>
  41be5c:	stp	x19, x20, [sp, #16]
  41be60:	mov	x19, x0
  41be64:	mov	x20, x1
  41be68:	tbnz	w2, #31, 41be78 <ferror@plt+0x17ee8>
  41be6c:	ldr	w0, [x0, #16]
  41be70:	cmp	w0, w2
  41be74:	b.hi	41beb4 <ferror@plt+0x17f24>  // b.pmore
  41be78:	mov	x1, x20
  41be7c:	mov	x0, x19
  41be80:	bl	41b304 <ferror@plt+0x17374>
  41be84:	ldp	x19, x20, [sp, #16]
  41be88:	ldp	x29, x30, [sp], #32
  41be8c:	ret
  41be90:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41be94:	add	x2, x2, #0x968
  41be98:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41be9c:	add	x1, x1, #0xa20
  41bea0:	add	x1, x1, #0x300
  41bea4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bea8:	add	x0, x0, #0xb60
  41beac:	bl	4149c4 <ferror@plt+0x10a34>
  41beb0:	b	41be88 <ferror@plt+0x17ef8>
  41beb4:	mov	w1, w2
  41beb8:	mov	x0, x19
  41bebc:	bl	41b754 <ferror@plt+0x177c4>
  41bec0:	mov	x2, x20
  41bec4:	mov	x1, x0
  41bec8:	mov	x0, x19
  41becc:	bl	41bdc8 <ferror@plt+0x17e38>
  41bed0:	ldp	x19, x20, [sp, #16]
  41bed4:	b	41be88 <ferror@plt+0x17ef8>
  41bed8:	stp	x29, x30, [sp, #-16]!
  41bedc:	mov	x29, sp
  41bee0:	cbz	x0, 41bf08 <ferror@plt+0x17f78>
  41bee4:	mov	x3, x1
  41bee8:	cbz	x1, 41bf2c <ferror@plt+0x17f9c>
  41beec:	ldr	x1, [x0, #8]
  41bef0:	cmp	x1, x3
  41bef4:	b.eq	41bf50 <ferror@plt+0x17fc0>  // b.none
  41bef8:	ldr	x1, [x3, #8]
  41befc:	bl	41bdc8 <ferror@plt+0x17e38>
  41bf00:	ldp	x29, x30, [sp], #16
  41bf04:	ret
  41bf08:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41bf0c:	add	x2, x2, #0x968
  41bf10:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bf14:	add	x1, x1, #0xa20
  41bf18:	add	x1, x1, #0x318
  41bf1c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bf20:	add	x0, x0, #0xb60
  41bf24:	bl	4149c4 <ferror@plt+0x10a34>
  41bf28:	b	41bf00 <ferror@plt+0x17f70>
  41bf2c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41bf30:	add	x2, x2, #0xa10
  41bf34:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bf38:	add	x1, x1, #0xa20
  41bf3c:	add	x1, x1, #0x318
  41bf40:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bf44:	add	x0, x0, #0xb60
  41bf48:	bl	4149c4 <ferror@plt+0x10a34>
  41bf4c:	b	41bf00 <ferror@plt+0x17f70>
  41bf50:	mov	x1, x2
  41bf54:	bl	41b304 <ferror@plt+0x17374>
  41bf58:	b	41bf00 <ferror@plt+0x17f70>
  41bf5c:	stp	x29, x30, [sp, #-64]!
  41bf60:	mov	x29, sp
  41bf64:	cbz	x0, 41bfc4 <ferror@plt+0x18034>
  41bf68:	stp	x19, x20, [sp, #16]
  41bf6c:	stp	x21, x22, [sp, #32]
  41bf70:	str	x23, [sp, #48]
  41bf74:	mov	x23, x0
  41bf78:	mov	x20, x1
  41bf7c:	mov	x21, x2
  41bf80:	mov	x22, x3
  41bf84:	ldr	x19, [x0]
  41bf88:	cbz	x19, 41bfa8 <ferror@plt+0x18018>
  41bf8c:	mov	x2, x22
  41bf90:	mov	x1, x20
  41bf94:	ldr	x0, [x19]
  41bf98:	blr	x21
  41bf9c:	tbz	w0, #31, 41bfe8 <ferror@plt+0x18058>
  41bfa0:	ldr	x19, [x19, #8]
  41bfa4:	cbnz	x19, 41bf8c <ferror@plt+0x17ffc>
  41bfa8:	mov	x1, x20
  41bfac:	mov	x0, x23
  41bfb0:	bl	41b304 <ferror@plt+0x17374>
  41bfb4:	ldp	x19, x20, [sp, #16]
  41bfb8:	ldp	x21, x22, [sp, #32]
  41bfbc:	ldr	x23, [sp, #48]
  41bfc0:	b	41c004 <ferror@plt+0x18074>
  41bfc4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41bfc8:	add	x2, x2, #0x968
  41bfcc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bfd0:	add	x1, x1, #0xa20
  41bfd4:	add	x1, x1, #0x330
  41bfd8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bfdc:	add	x0, x0, #0xb60
  41bfe0:	bl	4149c4 <ferror@plt+0x10a34>
  41bfe4:	b	41c004 <ferror@plt+0x18074>
  41bfe8:	mov	x2, x20
  41bfec:	mov	x1, x19
  41bff0:	mov	x0, x23
  41bff4:	bl	41bdc8 <ferror@plt+0x17e38>
  41bff8:	ldp	x19, x20, [sp, #16]
  41bffc:	ldp	x21, x22, [sp, #32]
  41c000:	ldr	x23, [sp, #48]
  41c004:	ldp	x29, x30, [sp], #64
  41c008:	ret
  41c00c:	dmb	ish
  41c010:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41c014:	ldr	x0, [x0, #3424]
  41c018:	cbz	x0, 41c028 <ferror@plt+0x18098>
  41c01c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41c020:	ldr	w0, [x0, #3432]
  41c024:	ret
  41c028:	stp	x29, x30, [sp, #-32]!
  41c02c:	mov	x29, sp
  41c030:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41c034:	add	x0, x0, #0xd60
  41c038:	bl	4281a8 <ferror@plt+0x24218>
  41c03c:	cbnz	w0, 41c050 <ferror@plt+0x180c0>
  41c040:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41c044:	ldr	w0, [x0, #3432]
  41c048:	ldp	x29, x30, [sp], #32
  41c04c:	ret
  41c050:	str	x19, [sp, #16]
  41c054:	adrp	x0, 441000 <ferror@plt+0x3d070>
  41c058:	add	x0, x0, #0xd68
  41c05c:	bl	4090ec <ferror@plt+0x515c>
  41c060:	mov	x19, x0
  41c064:	cbz	x0, 41c084 <ferror@plt+0x180f4>
  41c068:	ldrb	w0, [x0]
  41c06c:	cbz	w0, 41c084 <ferror@plt+0x180f4>
  41c070:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c074:	add	x1, x1, #0xd80
  41c078:	mov	x0, x19
  41c07c:	bl	403ad0 <strcmp@plt>
  41c080:	cbnz	w0, 41c0a8 <ferror@plt+0x18118>
  41c084:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41c088:	mov	w1, #0x16                  	// #22
  41c08c:	str	w1, [x0, #3432]
  41c090:	mov	x1, #0x1                   	// #1
  41c094:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41c098:	add	x0, x0, #0xd60
  41c09c:	bl	428268 <ferror@plt+0x242d8>
  41c0a0:	ldr	x19, [sp, #16]
  41c0a4:	b	41c040 <ferror@plt+0x180b0>
  41c0a8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c0ac:	add	x1, x1, #0xd88
  41c0b0:	mov	x0, x19
  41c0b4:	bl	403ad0 <strcmp@plt>
  41c0b8:	cbnz	w0, 41c0cc <ferror@plt+0x1813c>
  41c0bc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41c0c0:	mov	w1, #0x14                  	// #20
  41c0c4:	str	w1, [x0, #3432]
  41c0c8:	b	41c090 <ferror@plt+0x18100>
  41c0cc:	mov	x3, x19
  41c0d0:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41c0d4:	add	x2, x2, #0xd90
  41c0d8:	mov	w1, #0x10                  	// #16
  41c0dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c0e0:	add	x0, x0, #0xb60
  41c0e4:	bl	414944 <ferror@plt+0x109b4>
  41c0e8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41c0ec:	mov	w1, #0x16                  	// #22
  41c0f0:	str	w1, [x0, #3432]
  41c0f4:	b	41c090 <ferror@plt+0x18100>
  41c0f8:	stp	x29, x30, [sp, #-16]!
  41c0fc:	mov	x29, sp
  41c100:	cbz	x0, 41c110 <ferror@plt+0x18180>
  41c104:	bl	413498 <ferror@plt+0xf508>
  41c108:	ldp	x29, x30, [sp], #16
  41c10c:	ret
  41c110:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41c114:	add	x2, x2, #0xdc8
  41c118:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c11c:	add	x1, x1, #0xe28
  41c120:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c124:	add	x0, x0, #0xb60
  41c128:	bl	4149c4 <ferror@plt+0x10a34>
  41c12c:	b	41c108 <ferror@plt+0x18178>
  41c130:	stp	x29, x30, [sp, #-32]!
  41c134:	mov	x29, sp
  41c138:	stp	x19, x20, [sp, #16]
  41c13c:	mov	x19, x0
  41c140:	cbz	x0, 41c16c <ferror@plt+0x181dc>
  41c144:	mov	x0, #0x9c4                 	// #2500
  41c148:	bl	4133b0 <ferror@plt+0xf420>
  41c14c:	mov	x20, x0
  41c150:	mov	x2, #0x9c4                 	// #2500
  41c154:	mov	x1, x19
  41c158:	bl	403460 <memcpy@plt>
  41c15c:	mov	x0, x20
  41c160:	ldp	x19, x20, [sp, #16]
  41c164:	ldp	x29, x30, [sp], #32
  41c168:	ret
  41c16c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41c170:	add	x2, x2, #0xdc8
  41c174:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c178:	add	x1, x1, #0xe28
  41c17c:	add	x1, x1, #0x10
  41c180:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c184:	add	x0, x0, #0xb60
  41c188:	bl	4149c4 <ferror@plt+0x10a34>
  41c18c:	mov	x20, x19
  41c190:	b	41c15c <ferror@plt+0x181cc>
  41c194:	stp	x29, x30, [sp, #-32]!
  41c198:	mov	x29, sp
  41c19c:	cbz	x0, 41c204 <ferror@plt+0x18274>
  41c1a0:	stp	x19, x20, [sp, #16]
  41c1a4:	mov	x19, x0
  41c1a8:	mov	w20, w1
  41c1ac:	bl	41c00c <ferror@plt+0x1807c>
  41c1b0:	cmp	w0, #0x14
  41c1b4:	b.eq	41c228 <ferror@plt+0x18298>  // b.none
  41c1b8:	cmp	w0, #0x16
  41c1bc:	b.ne	41c270 <ferror@plt+0x182e0>  // b.any
  41c1c0:	mov	x0, x19
  41c1c4:	str	w20, [x0], #-4
  41c1c8:	mov	x2, #0x1                   	// #1
  41c1cc:	mov	w3, #0x8965                	// #35173
  41c1d0:	movk	w3, #0x6c07, lsl #16
  41c1d4:	ldr	w1, [x0, x2, lsl #2]
  41c1d8:	eor	w1, w1, w1, lsr #30
  41c1dc:	madd	w1, w1, w3, w2
  41c1e0:	str	w1, [x19, x2, lsl #2]
  41c1e4:	add	x2, x2, #0x1
  41c1e8:	cmp	x2, #0x270
  41c1ec:	b.ne	41c1d4 <ferror@plt+0x18244>  // b.any
  41c1f0:	mov	w0, #0x270                 	// #624
  41c1f4:	str	w0, [x19, #2496]
  41c1f8:	ldp	x19, x20, [sp, #16]
  41c1fc:	ldp	x29, x30, [sp], #32
  41c200:	ret
  41c204:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41c208:	add	x2, x2, #0xdc8
  41c20c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c210:	add	x1, x1, #0xe28
  41c214:	add	x1, x1, #0x20
  41c218:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c21c:	add	x0, x0, #0xb60
  41c220:	bl	4149c4 <ferror@plt+0x10a34>
  41c224:	b	41c1fc <ferror@plt+0x1826c>
  41c228:	cmp	w20, #0x0
  41c22c:	mov	w0, #0x2128                	// #8488
  41c230:	movk	w0, #0x6b84, lsl #16
  41c234:	csel	w20, w20, w0, ne  // ne = any
  41c238:	str	w20, [x19]
  41c23c:	mov	x1, x19
  41c240:	add	x3, x19, #0x9bc
  41c244:	mov	w0, #0xdcd                 	// #3533
  41c248:	movk	w0, #0x1, lsl #16
  41c24c:	ldr	w2, [x1]
  41c250:	mul	w2, w2, w0
  41c254:	str	w2, [x1, #4]!
  41c258:	cmp	x1, x3
  41c25c:	b.ne	41c24c <ferror@plt+0x182bc>  // b.any
  41c260:	mov	w0, #0x270                 	// #624
  41c264:	str	w0, [x19, #2496]
  41c268:	ldp	x19, x20, [sp, #16]
  41c26c:	b	41c1fc <ferror@plt+0x1826c>
  41c270:	mov	x4, #0x0                   	// #0
  41c274:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41c278:	add	x3, x3, #0xe28
  41c27c:	add	x3, x3, #0x30
  41c280:	mov	w2, #0x156                 	// #342
  41c284:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c288:	add	x1, x1, #0xdd8
  41c28c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c290:	add	x0, x0, #0xb60
  41c294:	bl	4274b0 <ferror@plt+0x23520>
  41c298:	stp	x29, x30, [sp, #-32]!
  41c29c:	mov	x29, sp
  41c2a0:	stp	x19, x20, [sp, #16]
  41c2a4:	mov	w20, w0
  41c2a8:	mov	x0, #0x9c4                 	// #2500
  41c2ac:	bl	4133b0 <ferror@plt+0xf420>
  41c2b0:	mov	x19, x0
  41c2b4:	mov	w1, w20
  41c2b8:	bl	41c194 <ferror@plt+0x18204>
  41c2bc:	mov	x0, x19
  41c2c0:	ldp	x19, x20, [sp, #16]
  41c2c4:	ldp	x29, x30, [sp], #32
  41c2c8:	ret
  41c2cc:	stp	x29, x30, [sp, #-48]!
  41c2d0:	mov	x29, sp
  41c2d4:	cbz	x0, 41c320 <ferror@plt+0x18390>
  41c2d8:	stp	x19, x20, [sp, #16]
  41c2dc:	str	x21, [sp, #32]
  41c2e0:	mov	x19, x0
  41c2e4:	mov	x21, x1
  41c2e8:	mov	w20, w2
  41c2ec:	cbz	w2, 41c344 <ferror@plt+0x183b4>
  41c2f0:	mov	w1, #0xd6aa                	// #54954
  41c2f4:	movk	w1, #0x12b, lsl #16
  41c2f8:	bl	41c194 <ferror@plt+0x18204>
  41c2fc:	cmp	w20, #0x270
  41c300:	mov	w2, #0x270                 	// #624
  41c304:	csel	w2, w20, w2, cs  // cs = hs, nlast
  41c308:	mov	w4, #0x0                   	// #0
  41c30c:	mov	w3, #0x1                   	// #1
  41c310:	mov	w7, #0x660d                	// #26125
  41c314:	movk	w7, #0x19, lsl #16
  41c318:	mov	w6, #0x0                   	// #0
  41c31c:	b	41c380 <ferror@plt+0x183f0>
  41c320:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41c324:	add	x2, x2, #0xdc8
  41c328:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c32c:	add	x1, x1, #0xe28
  41c330:	add	x1, x1, #0x40
  41c334:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c338:	add	x0, x0, #0xb60
  41c33c:	bl	4149c4 <ferror@plt+0x10a34>
  41c340:	b	41c434 <ferror@plt+0x184a4>
  41c344:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41c348:	add	x2, x2, #0xde0
  41c34c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c350:	add	x1, x1, #0xe28
  41c354:	add	x1, x1, #0x40
  41c358:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c35c:	add	x0, x0, #0xb60
  41c360:	bl	4149c4 <ferror@plt+0x10a34>
  41c364:	ldp	x19, x20, [sp, #16]
  41c368:	ldr	x21, [sp, #32]
  41c36c:	b	41c434 <ferror@plt+0x184a4>
  41c370:	cmp	w4, w20
  41c374:	csel	w4, w4, w6, cc  // cc = lo, ul, last
  41c378:	subs	w2, w2, #0x1
  41c37c:	b.eq	41c3cc <ferror@plt+0x1843c>  // b.none
  41c380:	sxtw	x5, w3
  41c384:	add	x0, x19, w3, sxtw #2
  41c388:	ldur	w0, [x0, #-4]
  41c38c:	eor	w0, w0, w0, lsr #30
  41c390:	mul	w0, w0, w7
  41c394:	ldr	w1, [x19, x5, lsl #2]
  41c398:	eor	w0, w0, w1
  41c39c:	ldr	w1, [x21, w4, sxtw #2]
  41c3a0:	add	w1, w4, w1
  41c3a4:	add	w0, w0, w1
  41c3a8:	str	w0, [x19, x5, lsl #2]
  41c3ac:	add	w3, w3, #0x1
  41c3b0:	add	w4, w4, #0x1
  41c3b4:	cmp	w3, #0x26f
  41c3b8:	b.le	41c370 <ferror@plt+0x183e0>
  41c3bc:	ldr	w0, [x19, #2492]
  41c3c0:	str	w0, [x19]
  41c3c4:	mov	w3, #0x1                   	// #1
  41c3c8:	b	41c370 <ferror@plt+0x183e0>
  41c3cc:	mov	w0, #0x26f                 	// #623
  41c3d0:	mov	w5, #0x8b65                	// #35685
  41c3d4:	movk	w5, #0x5d58, lsl #16
  41c3d8:	b	41c3e4 <ferror@plt+0x18454>
  41c3dc:	subs	w0, w0, #0x1
  41c3e0:	b.eq	41c424 <ferror@plt+0x18494>  // b.none
  41c3e4:	sxtw	x2, w3
  41c3e8:	add	x1, x19, w3, sxtw #2
  41c3ec:	ldur	w1, [x1, #-4]
  41c3f0:	eor	w1, w1, w1, lsr #30
  41c3f4:	mul	w1, w1, w5
  41c3f8:	ldr	w4, [x19, x2, lsl #2]
  41c3fc:	eor	w1, w1, w4
  41c400:	sub	w1, w1, w3
  41c404:	str	w1, [x19, x2, lsl #2]
  41c408:	add	w3, w3, #0x1
  41c40c:	cmp	w3, #0x26f
  41c410:	b.le	41c3dc <ferror@plt+0x1844c>
  41c414:	ldr	w1, [x19, #2492]
  41c418:	str	w1, [x19]
  41c41c:	mov	w3, #0x1                   	// #1
  41c420:	b	41c3dc <ferror@plt+0x1844c>
  41c424:	mov	w0, #0x80000000            	// #-2147483648
  41c428:	str	w0, [x19]
  41c42c:	ldp	x19, x20, [sp, #16]
  41c430:	ldr	x21, [sp, #32]
  41c434:	ldp	x29, x30, [sp], #48
  41c438:	ret
  41c43c:	stp	x29, x30, [sp, #-48]!
  41c440:	mov	x29, sp
  41c444:	stp	x19, x20, [sp, #16]
  41c448:	str	x21, [sp, #32]
  41c44c:	mov	x20, x0
  41c450:	mov	w21, w1
  41c454:	mov	x0, #0x9c4                 	// #2500
  41c458:	bl	4133b0 <ferror@plt+0xf420>
  41c45c:	mov	x19, x0
  41c460:	mov	w2, w21
  41c464:	mov	x1, x20
  41c468:	bl	41c2cc <ferror@plt+0x1833c>
  41c46c:	mov	x0, x19
  41c470:	ldp	x19, x20, [sp, #16]
  41c474:	ldr	x21, [sp, #32]
  41c478:	ldp	x29, x30, [sp], #48
  41c47c:	ret
  41c480:	stp	x29, x30, [sp, #-80]!
  41c484:	mov	x29, sp
  41c488:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41c48c:	ldr	w0, [x0, #1920]
  41c490:	cbz	w0, 41c564 <ferror@plt+0x185d4>
  41c494:	stp	x19, x20, [sp, #16]
  41c498:	stp	x21, x22, [sp, #32]
  41c49c:	adrp	x21, 441000 <ferror@plt+0x3d070>
  41c4a0:	add	x21, x21, #0xdf8
  41c4a4:	adrp	x20, 441000 <ferror@plt+0x3d070>
  41c4a8:	add	x20, x20, #0xe00
  41c4ac:	mov	x1, x21
  41c4b0:	mov	x0, x20
  41c4b4:	bl	403780 <fopen@plt>
  41c4b8:	mov	x19, x0
  41c4bc:	cbz	x0, 41c544 <ferror@plt+0x185b4>
  41c4c0:	mov	x3, #0x0                   	// #0
  41c4c4:	mov	w2, #0x2                   	// #2
  41c4c8:	mov	x1, #0x0                   	// #0
  41c4cc:	bl	403670 <setvbuf@plt>
  41c4d0:	bl	403e80 <__errno_location@plt>
  41c4d4:	mov	x20, x0
  41c4d8:	mov	x22, #0x1                   	// #1
  41c4dc:	mov	x21, #0x10                  	// #16
  41c4e0:	str	wzr, [x20]
  41c4e4:	mov	x3, x19
  41c4e8:	mov	x2, x22
  41c4ec:	mov	x1, x21
  41c4f0:	add	x0, sp, #0x40
  41c4f4:	bl	403b60 <fread@plt>
  41c4f8:	ldr	w1, [x20]
  41c4fc:	cmp	w1, #0x4
  41c500:	b.eq	41c4e0 <ferror@plt+0x18550>  // b.none
  41c504:	cmp	w0, #0x1
  41c508:	b.eq	41c514 <ferror@plt+0x18584>  // b.none
  41c50c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41c510:	str	wzr, [x0, #1920]
  41c514:	mov	x0, x19
  41c518:	bl	403740 <fclose@plt>
  41c51c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41c520:	ldr	w0, [x0, #1920]
  41c524:	cbz	w0, 41c590 <ferror@plt+0x18600>
  41c528:	ldp	x19, x20, [sp, #16]
  41c52c:	ldp	x21, x22, [sp, #32]
  41c530:	mov	w1, #0x4                   	// #4
  41c534:	add	x0, sp, #0x40
  41c538:	bl	41c43c <ferror@plt+0x184ac>
  41c53c:	ldp	x29, x30, [sp], #80
  41c540:	ret
  41c544:	bl	403e80 <__errno_location@plt>
  41c548:	ldr	w0, [x0]
  41c54c:	cmp	w0, #0x4
  41c550:	b.eq	41c4ac <ferror@plt+0x1851c>  // b.none
  41c554:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41c558:	str	wzr, [x0, #1920]
  41c55c:	ldp	x19, x20, [sp, #16]
  41c560:	ldp	x21, x22, [sp, #32]
  41c564:	add	x0, sp, #0x30
  41c568:	bl	410a3c <ferror@plt+0xcaac>
  41c56c:	ldr	x0, [sp, #48]
  41c570:	str	w0, [sp, #64]
  41c574:	ldr	x0, [sp, #56]
  41c578:	str	w0, [sp, #68]
  41c57c:	bl	403760 <getpid@plt>
  41c580:	str	w0, [sp, #72]
  41c584:	bl	403800 <getppid@plt>
  41c588:	str	w0, [sp, #76]
  41c58c:	b	41c530 <ferror@plt+0x185a0>
  41c590:	ldp	x19, x20, [sp, #16]
  41c594:	ldp	x21, x22, [sp, #32]
  41c598:	b	41c564 <ferror@plt+0x185d4>
  41c59c:	cbz	x0, 41c69c <ferror@plt+0x1870c>
  41c5a0:	ldr	w1, [x0, #2496]
  41c5a4:	cmp	w1, #0x26f
  41c5a8:	b.ls	41c664 <ferror@plt+0x186d4>  // b.plast
  41c5ac:	mov	x6, x0
  41c5b0:	add	x5, x0, #0x38c
  41c5b4:	mov	x2, x0
  41c5b8:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41c5bc:	add	x4, x4, #0xe28
  41c5c0:	ldr	w1, [x2]
  41c5c4:	ldr	w3, [x2, #4]
  41c5c8:	bfxil	w1, w3, #0, #31
  41c5cc:	ldr	w3, [x2, #1588]
  41c5d0:	eor	w3, w3, w1, lsr #1
  41c5d4:	ubfiz	x1, x1, #2, #1
  41c5d8:	add	x1, x4, x1
  41c5dc:	ldr	w1, [x1, #104]
  41c5e0:	eor	w1, w3, w1
  41c5e4:	str	w1, [x2], #4
  41c5e8:	cmp	x2, x5
  41c5ec:	b.ne	41c5c0 <ferror@plt+0x18630>  // b.any
  41c5f0:	add	x4, x0, #0x630
  41c5f4:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41c5f8:	add	x3, x3, #0xe28
  41c5fc:	ldr	w1, [x6, #908]
  41c600:	ldr	w2, [x6, #912]
  41c604:	bfxil	w1, w2, #0, #31
  41c608:	ldr	w2, [x6]
  41c60c:	eor	w2, w2, w1, lsr #1
  41c610:	ubfiz	x1, x1, #2, #1
  41c614:	add	x1, x3, x1
  41c618:	ldr	w1, [x1, #104]
  41c61c:	eor	w1, w2, w1
  41c620:	str	w1, [x6, #908]
  41c624:	add	x6, x6, #0x4
  41c628:	cmp	x6, x4
  41c62c:	b.ne	41c5fc <ferror@plt+0x1866c>  // b.any
  41c630:	ldr	w1, [x0, #2492]
  41c634:	ldr	w2, [x0]
  41c638:	bfxil	w1, w2, #0, #31
  41c63c:	ldr	w2, [x0, #1584]
  41c640:	eor	w2, w2, w1, lsr #1
  41c644:	ubfiz	x1, x1, #2, #1
  41c648:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41c64c:	add	x3, x3, #0xe28
  41c650:	add	x1, x3, x1
  41c654:	ldr	w1, [x1, #104]
  41c658:	eor	w1, w2, w1
  41c65c:	str	w1, [x0, #2492]
  41c660:	str	wzr, [x0, #2496]
  41c664:	ldr	w1, [x0, #2496]
  41c668:	add	w2, w1, #0x1
  41c66c:	str	w2, [x0, #2496]
  41c670:	ldr	w1, [x0, w1, uxtw #2]
  41c674:	eor	w1, w1, w1, lsr #11
  41c678:	mov	w0, #0x5680                	// #22144
  41c67c:	movk	w0, #0x9d2c, lsl #16
  41c680:	and	w0, w0, w1, lsl #7
  41c684:	eor	w1, w0, w1
  41c688:	mov	w0, #0xefc60000            	// #-272236544
  41c68c:	and	w0, w0, w1, lsl #15
  41c690:	eor	w0, w0, w1
  41c694:	eor	w0, w0, w0, lsr #18
  41c698:	ret
  41c69c:	stp	x29, x30, [sp, #-16]!
  41c6a0:	mov	x29, sp
  41c6a4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41c6a8:	add	x2, x2, #0xdc8
  41c6ac:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c6b0:	add	x1, x1, #0xe28
  41c6b4:	add	x1, x1, #0x58
  41c6b8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c6bc:	add	x0, x0, #0xb60
  41c6c0:	bl	4149c4 <ferror@plt+0x10a34>
  41c6c4:	mov	w0, #0x0                   	// #0
  41c6c8:	ldp	x29, x30, [sp], #16
  41c6cc:	ret
  41c6d0:	stp	x29, x30, [sp, #-32]!
  41c6d4:	mov	x29, sp
  41c6d8:	stp	x19, x20, [sp, #16]
  41c6dc:	mov	x20, x0
  41c6e0:	bl	41c59c <ferror@plt+0x1860c>
  41c6e4:	mov	w19, w0
  41c6e8:	mov	x0, x20
  41c6ec:	bl	41c59c <ferror@plt+0x1860c>
  41c6f0:	ucvtf	d0, w19
  41c6f4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c6f8:	ldr	d2, [x1, #3616]
  41c6fc:	fmul	d0, d0, d2
  41c700:	ucvtf	d1, w0
  41c704:	fadd	d0, d0, d1
  41c708:	fmul	d0, d0, d2
  41c70c:	fmov	d1, #1.000000000000000000e+00
  41c710:	fcmpe	d0, d1
  41c714:	b.ge	41c724 <ferror@plt+0x18794>  // b.tcont
  41c718:	ldp	x19, x20, [sp, #16]
  41c71c:	ldp	x29, x30, [sp], #32
  41c720:	ret
  41c724:	mov	x0, x20
  41c728:	bl	41c6d0 <ferror@plt+0x18740>
  41c72c:	b	41c718 <ferror@plt+0x18788>
  41c730:	stp	x29, x30, [sp, #-32]!
  41c734:	mov	x29, sp
  41c738:	stp	d8, d9, [sp, #16]
  41c73c:	fmov	d9, d0
  41c740:	fmov	d8, d1
  41c744:	bl	41c6d0 <ferror@plt+0x18740>
  41c748:	fmul	d8, d0, d8
  41c74c:	fmov	d2, #1.000000000000000000e+00
  41c750:	fsub	d2, d0, d2
  41c754:	fmul	d0, d2, d9
  41c758:	fsub	d0, d8, d0
  41c75c:	ldp	d8, d9, [sp, #16]
  41c760:	ldp	x29, x30, [sp], #32
  41c764:	ret
  41c768:	stp	x29, x30, [sp, #-48]!
  41c76c:	mov	x29, sp
  41c770:	stp	x19, x20, [sp, #16]
  41c774:	stp	x21, x22, [sp, #32]
  41c778:	mov	w19, w1
  41c77c:	sub	w21, w2, w1
  41c780:	cbz	x0, 41c7fc <ferror@plt+0x1886c>
  41c784:	mov	x20, x0
  41c788:	cmp	w2, w1
  41c78c:	b.le	41c824 <ferror@plt+0x18894>
  41c790:	bl	41c00c <ferror@plt+0x1807c>
  41c794:	cmp	w0, #0x14
  41c798:	b.eq	41c84c <ferror@plt+0x188bc>  // b.none
  41c79c:	cmp	w0, #0x16
  41c7a0:	b.ne	41c8a0 <ferror@plt+0x18910>  // b.any
  41c7a4:	cbz	w21, 41c7e8 <ferror@plt+0x18858>
  41c7a8:	mov	w0, #0x80000000            	// #-2147483648
  41c7ac:	cmp	w21, w0
  41c7b0:	b.hi	41c898 <ferror@plt+0x18908>  // b.pmore
  41c7b4:	udiv	w22, w0, w21
  41c7b8:	msub	w22, w22, w21, w0
  41c7bc:	lsl	w22, w22, #1
  41c7c0:	sub	w0, w22, w21
  41c7c4:	cmp	w21, w22
  41c7c8:	csel	w22, w0, w22, ls  // ls = plast
  41c7cc:	mvn	w22, w22
  41c7d0:	mov	x0, x20
  41c7d4:	bl	41c59c <ferror@plt+0x1860c>
  41c7d8:	cmp	w0, w22
  41c7dc:	b.hi	41c7d0 <ferror@plt+0x18840>  // b.pmore
  41c7e0:	udiv	w1, w0, w21
  41c7e4:	msub	w21, w1, w21, w0
  41c7e8:	add	w0, w19, w21
  41c7ec:	ldp	x19, x20, [sp, #16]
  41c7f0:	ldp	x21, x22, [sp, #32]
  41c7f4:	ldp	x29, x30, [sp], #48
  41c7f8:	ret
  41c7fc:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41c800:	add	x2, x2, #0xdc8
  41c804:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c808:	add	x1, x1, #0xe28
  41c80c:	add	x1, x1, #0x70
  41c810:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c814:	add	x0, x0, #0xb60
  41c818:	bl	4149c4 <ferror@plt+0x10a34>
  41c81c:	mov	w0, w19
  41c820:	b	41c7ec <ferror@plt+0x1885c>
  41c824:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41c828:	add	x2, x2, #0xe10
  41c82c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c830:	add	x1, x1, #0xe28
  41c834:	add	x1, x1, #0x70
  41c838:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c83c:	add	x0, x0, #0xb60
  41c840:	bl	4149c4 <ferror@plt+0x10a34>
  41c844:	mov	w0, w19
  41c848:	b	41c7ec <ferror@plt+0x1885c>
  41c84c:	cmp	w21, #0x10, lsl #12
  41c850:	b.hi	41c880 <ferror@plt+0x188f0>  // b.pmore
  41c854:	mov	x0, x20
  41c858:	bl	41c59c <ferror@plt+0x1860c>
  41c85c:	ucvtf	d0, w0
  41c860:	mov	x0, #0x100000              	// #1048576
  41c864:	movk	x0, #0x3df0, lsl #48
  41c868:	fmov	d1, x0
  41c86c:	fmul	d0, d0, d1
  41c870:	ucvtf	d1, w21
  41c874:	fmul	d0, d0, d1
  41c878:	fcvtzs	w21, d0
  41c87c:	b	41c7e8 <ferror@plt+0x18858>
  41c880:	ucvtf	d1, w21
  41c884:	movi	d0, #0x0
  41c888:	mov	x0, x20
  41c88c:	bl	41c730 <ferror@plt+0x187a0>
  41c890:	fcvtzs	w21, d0
  41c894:	b	41c7e8 <ferror@plt+0x18858>
  41c898:	sub	w22, w21, #0x1
  41c89c:	b	41c7d0 <ferror@plt+0x18840>
  41c8a0:	mov	x4, #0x0                   	// #0
  41c8a4:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41c8a8:	add	x3, x3, #0xe28
  41c8ac:	add	x3, x3, #0x88
  41c8b0:	mov	w2, #0x217                 	// #535
  41c8b4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c8b8:	add	x1, x1, #0xdd8
  41c8bc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c8c0:	add	x0, x0, #0xb60
  41c8c4:	bl	4274b0 <ferror@plt+0x23520>
  41c8c8:	stp	x29, x30, [sp, #-32]!
  41c8cc:	mov	x29, sp
  41c8d0:	stp	x19, x20, [sp, #16]
  41c8d4:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41c8d8:	add	x19, x19, #0xd60
  41c8dc:	add	x0, x19, #0x10
  41c8e0:	bl	4308a4 <ferror@plt+0x2c914>
  41c8e4:	ldr	x0, [x19, #24]
  41c8e8:	cbz	x0, 41c918 <ferror@plt+0x18988>
  41c8ec:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41c8f0:	add	x19, x19, #0xd60
  41c8f4:	ldr	x0, [x19, #24]
  41c8f8:	bl	41c59c <ferror@plt+0x1860c>
  41c8fc:	mov	w20, w0
  41c900:	add	x0, x19, #0x10
  41c904:	bl	4308cc <ferror@plt+0x2c93c>
  41c908:	mov	w0, w20
  41c90c:	ldp	x19, x20, [sp, #16]
  41c910:	ldp	x29, x30, [sp], #32
  41c914:	ret
  41c918:	bl	41c480 <ferror@plt+0x184f0>
  41c91c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41c920:	str	x0, [x1, #3448]
  41c924:	b	41c8ec <ferror@plt+0x1895c>
  41c928:	stp	x29, x30, [sp, #-48]!
  41c92c:	mov	x29, sp
  41c930:	stp	x19, x20, [sp, #16]
  41c934:	str	x21, [sp, #32]
  41c938:	mov	w20, w0
  41c93c:	mov	w21, w1
  41c940:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41c944:	add	x19, x19, #0xd60
  41c948:	add	x0, x19, #0x10
  41c94c:	bl	4308a4 <ferror@plt+0x2c914>
  41c950:	ldr	x0, [x19, #24]
  41c954:	cbz	x0, 41c990 <ferror@plt+0x18a00>
  41c958:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41c95c:	add	x19, x19, #0xd60
  41c960:	mov	w2, w21
  41c964:	mov	w1, w20
  41c968:	ldr	x0, [x19, #24]
  41c96c:	bl	41c768 <ferror@plt+0x187d8>
  41c970:	mov	w20, w0
  41c974:	add	x0, x19, #0x10
  41c978:	bl	4308cc <ferror@plt+0x2c93c>
  41c97c:	mov	w0, w20
  41c980:	ldp	x19, x20, [sp, #16]
  41c984:	ldr	x21, [sp, #32]
  41c988:	ldp	x29, x30, [sp], #48
  41c98c:	ret
  41c990:	bl	41c480 <ferror@plt+0x184f0>
  41c994:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41c998:	str	x0, [x1, #3448]
  41c99c:	b	41c958 <ferror@plt+0x189c8>
  41c9a0:	stp	x29, x30, [sp, #-32]!
  41c9a4:	mov	x29, sp
  41c9a8:	str	x19, [sp, #16]
  41c9ac:	str	d8, [sp, #24]
  41c9b0:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41c9b4:	add	x19, x19, #0xd60
  41c9b8:	add	x0, x19, #0x10
  41c9bc:	bl	4308a4 <ferror@plt+0x2c914>
  41c9c0:	ldr	x0, [x19, #24]
  41c9c4:	cbz	x0, 41c9f8 <ferror@plt+0x18a68>
  41c9c8:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41c9cc:	add	x19, x19, #0xd60
  41c9d0:	ldr	x0, [x19, #24]
  41c9d4:	bl	41c6d0 <ferror@plt+0x18740>
  41c9d8:	fmov	d8, d0
  41c9dc:	add	x0, x19, #0x10
  41c9e0:	bl	4308cc <ferror@plt+0x2c93c>
  41c9e4:	fmov	d0, d8
  41c9e8:	ldr	x19, [sp, #16]
  41c9ec:	ldr	d8, [sp, #24]
  41c9f0:	ldp	x29, x30, [sp], #32
  41c9f4:	ret
  41c9f8:	bl	41c480 <ferror@plt+0x184f0>
  41c9fc:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41ca00:	str	x0, [x1, #3448]
  41ca04:	b	41c9c8 <ferror@plt+0x18a38>
  41ca08:	stp	x29, x30, [sp, #-48]!
  41ca0c:	mov	x29, sp
  41ca10:	str	x19, [sp, #16]
  41ca14:	stp	d8, d9, [sp, #32]
  41ca18:	fmov	d8, d0
  41ca1c:	fmov	d9, d1
  41ca20:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41ca24:	add	x19, x19, #0xd60
  41ca28:	add	x0, x19, #0x10
  41ca2c:	bl	4308a4 <ferror@plt+0x2c914>
  41ca30:	ldr	x0, [x19, #24]
  41ca34:	cbz	x0, 41ca70 <ferror@plt+0x18ae0>
  41ca38:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41ca3c:	add	x19, x19, #0xd60
  41ca40:	fmov	d1, d9
  41ca44:	fmov	d0, d8
  41ca48:	ldr	x0, [x19, #24]
  41ca4c:	bl	41c730 <ferror@plt+0x187a0>
  41ca50:	fmov	d8, d0
  41ca54:	add	x0, x19, #0x10
  41ca58:	bl	4308cc <ferror@plt+0x2c93c>
  41ca5c:	fmov	d0, d8
  41ca60:	ldr	x19, [sp, #16]
  41ca64:	ldp	d8, d9, [sp, #32]
  41ca68:	ldp	x29, x30, [sp], #48
  41ca6c:	ret
  41ca70:	bl	41c480 <ferror@plt+0x184f0>
  41ca74:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41ca78:	str	x0, [x1, #3448]
  41ca7c:	b	41ca38 <ferror@plt+0x18aa8>
  41ca80:	stp	x29, x30, [sp, #-32]!
  41ca84:	mov	x29, sp
  41ca88:	stp	x19, x20, [sp, #16]
  41ca8c:	mov	w20, w0
  41ca90:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41ca94:	add	x19, x19, #0xd60
  41ca98:	add	x0, x19, #0x10
  41ca9c:	bl	4308a4 <ferror@plt+0x2c914>
  41caa0:	ldr	x0, [x19, #24]
  41caa4:	cbz	x0, 41cacc <ferror@plt+0x18b3c>
  41caa8:	mov	w1, w20
  41caac:	bl	41c194 <ferror@plt+0x18204>
  41cab0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41cab4:	add	x0, x0, #0xd60
  41cab8:	add	x0, x0, #0x10
  41cabc:	bl	4308cc <ferror@plt+0x2c93c>
  41cac0:	ldp	x19, x20, [sp, #16]
  41cac4:	ldp	x29, x30, [sp], #32
  41cac8:	ret
  41cacc:	mov	w0, w20
  41cad0:	bl	41c298 <ferror@plt+0x18308>
  41cad4:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41cad8:	str	x0, [x1, #3448]
  41cadc:	b	41cab0 <ferror@plt+0x18b20>
  41cae0:	stp	x29, x30, [sp, #-48]!
  41cae4:	mov	x29, sp
  41cae8:	stp	x19, x20, [sp, #16]
  41caec:	mov	x19, x0
  41caf0:	ldr	x0, [x0]
  41caf4:	cbz	x0, 41cb24 <ferror@plt+0x18b94>
  41caf8:	str	x21, [sp, #32]
  41cafc:	mov	x20, x1
  41cb00:	ldr	x21, [x1]
  41cb04:	mov	w1, #0x0                   	// #0
  41cb08:	bl	4224b4 <ferror@plt+0x1e524>
  41cb0c:	mov	x1, x0
  41cb10:	mov	x0, x21
  41cb14:	bl	41f724 <ferror@plt+0x1b794>
  41cb18:	str	x0, [x20]
  41cb1c:	str	xzr, [x19]
  41cb20:	ldr	x21, [sp, #32]
  41cb24:	ldp	x19, x20, [sp, #16]
  41cb28:	ldp	x29, x30, [sp], #48
  41cb2c:	ret
  41cb30:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41cb34:	ldr	w0, [x0, #3456]
  41cb38:	cbz	w0, 41cb48 <ferror@plt+0x18bb8>
  41cb3c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41cb40:	ldr	w0, [x0, #3456]
  41cb44:	ret
  41cb48:	stp	x29, x30, [sp, #-16]!
  41cb4c:	mov	x29, sp
  41cb50:	adrp	x0, 441000 <ferror@plt+0x3d070>
  41cb54:	add	x0, x0, #0xec8
  41cb58:	bl	41a890 <ferror@plt+0x16900>
  41cb5c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41cb60:	str	w0, [x1, #3456]
  41cb64:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41cb68:	ldr	w0, [x0, #3456]
  41cb6c:	ldp	x29, x30, [sp], #16
  41cb70:	ret
  41cb74:	stp	x29, x30, [sp, #-48]!
  41cb78:	mov	x29, sp
  41cb7c:	stp	x19, x20, [sp, #16]
  41cb80:	mov	x20, x0
  41cb84:	cbz	x0, 41cbb4 <ferror@plt+0x18c24>
  41cb88:	adrp	x0, 43c000 <ferror@plt+0x38070>
  41cb8c:	add	x0, x0, #0x758
  41cb90:	bl	422ad0 <ferror@plt+0x1eb40>
  41cb94:	mov	x19, x0
  41cb98:	ldrb	w2, [x20]
  41cb9c:	cbz	w2, 41cc38 <ferror@plt+0x18ca8>
  41cba0:	stp	x21, x22, [sp, #32]
  41cba4:	mov	x22, #0xffffffffffffffff    	// #-1
  41cba8:	adrp	x21, 441000 <ferror@plt+0x3d070>
  41cbac:	add	x21, x21, #0xef8
  41cbb0:	b	41cbec <ferror@plt+0x18c5c>
  41cbb4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41cbb8:	add	x2, x2, #0xee0
  41cbbc:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41cbc0:	add	x1, x1, #0x90
  41cbc4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41cbc8:	add	x0, x0, #0xb60
  41cbcc:	bl	4149c4 <ferror@plt+0x10a34>
  41cbd0:	mov	x0, x20
  41cbd4:	b	41cc74 <ferror@plt+0x18ce4>
  41cbd8:	mov	x1, x21
  41cbdc:	mov	x0, x19
  41cbe0:	bl	422928 <ferror@plt+0x1e998>
  41cbe4:	ldrb	w2, [x20, #1]!
  41cbe8:	cbz	w2, 41cc34 <ferror@plt+0x18ca4>
  41cbec:	cmp	w2, #0x27
  41cbf0:	b.eq	41cbd8 <ferror@plt+0x18c48>  // b.none
  41cbf4:	ldr	x0, [x19, #8]
  41cbf8:	add	x1, x0, #0x1
  41cbfc:	ldr	x3, [x19, #16]
  41cc00:	cmp	x1, x3
  41cc04:	b.cs	41cc24 <ferror@plt+0x18c94>  // b.hs, b.nlast
  41cc08:	ldr	x3, [x19]
  41cc0c:	str	x1, [x19, #8]
  41cc10:	strb	w2, [x3, x0]
  41cc14:	ldr	x1, [x19]
  41cc18:	ldr	x0, [x19, #8]
  41cc1c:	strb	wzr, [x1, x0]
  41cc20:	b	41cbe4 <ferror@plt+0x18c54>
  41cc24:	mov	x1, x22
  41cc28:	mov	x0, x19
  41cc2c:	bl	422d54 <ferror@plt+0x1edc4>
  41cc30:	b	41cbe4 <ferror@plt+0x18c54>
  41cc34:	ldp	x21, x22, [sp, #32]
  41cc38:	ldr	x0, [x19, #8]
  41cc3c:	add	x1, x0, #0x1
  41cc40:	ldr	x2, [x19, #16]
  41cc44:	cmp	x1, x2
  41cc48:	b.cs	41cc80 <ferror@plt+0x18cf0>  // b.hs, b.nlast
  41cc4c:	ldr	x2, [x19]
  41cc50:	str	x1, [x19, #8]
  41cc54:	mov	w1, #0x27                  	// #39
  41cc58:	strb	w1, [x2, x0]
  41cc5c:	ldr	x1, [x19]
  41cc60:	ldr	x0, [x19, #8]
  41cc64:	strb	wzr, [x1, x0]
  41cc68:	mov	w1, #0x0                   	// #0
  41cc6c:	mov	x0, x19
  41cc70:	bl	4224b4 <ferror@plt+0x1e524>
  41cc74:	ldp	x19, x20, [sp, #16]
  41cc78:	ldp	x29, x30, [sp], #48
  41cc7c:	ret
  41cc80:	mov	w2, #0x27                  	// #39
  41cc84:	mov	x1, #0xffffffffffffffff    	// #-1
  41cc88:	mov	x0, x19
  41cc8c:	bl	422d54 <ferror@plt+0x1edc4>
  41cc90:	b	41cc68 <ferror@plt+0x18cd8>
  41cc94:	stp	x29, x30, [sp, #-80]!
  41cc98:	mov	x29, sp
  41cc9c:	stp	x19, x20, [sp, #16]
  41cca0:	mov	x19, x0
  41cca4:	cbz	x0, 41cce4 <ferror@plt+0x18d54>
  41cca8:	stp	x21, x22, [sp, #32]
  41ccac:	stp	x23, x24, [sp, #48]
  41ccb0:	stp	x25, x26, [sp, #64]
  41ccb4:	mov	x24, x1
  41ccb8:	bl	4200fc <ferror@plt+0x1c16c>
  41ccbc:	mov	x25, x0
  41ccc0:	mov	x0, #0x0                   	// #0
  41ccc4:	bl	422ad0 <ferror@plt+0x1eb40>
  41ccc8:	mov	x20, x0
  41cccc:	mov	x19, x25
  41ccd0:	mov	w22, #0x27                  	// #39
  41ccd4:	mov	x23, #0xffffffffffffffff    	// #-1
  41ccd8:	mov	x21, #0x5                   	// #5
  41ccdc:	movk	x21, #0x4400, lsl #48
  41cce0:	b	41cdcc <ferror@plt+0x18e3c>
  41cce4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41cce8:	add	x2, x2, #0xf00
  41ccec:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41ccf0:	add	x1, x1, #0x90
  41ccf4:	add	x1, x1, #0x10
  41ccf8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ccfc:	add	x0, x0, #0xb60
  41cd00:	bl	4149c4 <ferror@plt+0x10a34>
  41cd04:	mov	x0, x19
  41cd08:	b	41cdf4 <ferror@plt+0x18e64>
  41cd0c:	cmp	w2, #0xa
  41cd10:	b.ne	41cd1c <ferror@plt+0x18d8c>  // b.any
  41cd14:	add	x19, x19, #0x2
  41cd18:	b	41cd8c <ferror@plt+0x18dfc>
  41cd1c:	ldr	x0, [x20, #8]
  41cd20:	add	x1, x0, #0x1
  41cd24:	ldr	x3, [x20, #16]
  41cd28:	cmp	x1, x3
  41cd2c:	b.cs	41cd4c <ferror@plt+0x18dbc>  // b.hs, b.nlast
  41cd30:	ldr	x3, [x20]
  41cd34:	str	x1, [x20, #8]
  41cd38:	strb	w2, [x3, x0]
  41cd3c:	ldr	x1, [x20]
  41cd40:	ldr	x0, [x20, #8]
  41cd44:	strb	wzr, [x1, x0]
  41cd48:	b	41cd14 <ferror@plt+0x18d84>
  41cd4c:	mov	x1, x23
  41cd50:	mov	x0, x20
  41cd54:	bl	422d54 <ferror@plt+0x1edc4>
  41cd58:	b	41cd14 <ferror@plt+0x18d84>
  41cd5c:	ldr	x0, [x20, #8]
  41cd60:	add	x1, x0, #0x1
  41cd64:	ldr	x3, [x20, #16]
  41cd68:	cmp	x1, x3
  41cd6c:	b.cs	41cdb8 <ferror@plt+0x18e28>  // b.hs, b.nlast
  41cd70:	ldr	x3, [x20]
  41cd74:	str	x1, [x20, #8]
  41cd78:	strb	w2, [x3, x0]
  41cd7c:	ldr	x1, [x20]
  41cd80:	ldr	x0, [x20, #8]
  41cd84:	strb	wzr, [x1, x0]
  41cd88:	add	x19, x19, #0x1
  41cd8c:	ldrb	w2, [x19]
  41cd90:	cbz	w2, 41cdcc <ferror@plt+0x18e3c>
  41cd94:	cmp	w2, #0x22
  41cd98:	ccmp	w2, w22, #0x4, ne  // ne = any
  41cd9c:	b.eq	41cdc8 <ferror@plt+0x18e38>  // b.none
  41cda0:	cmp	w2, #0x5c
  41cda4:	b.ne	41cd5c <ferror@plt+0x18dcc>  // b.any
  41cda8:	ldrb	w2, [x19, #1]
  41cdac:	cbnz	w2, 41cd0c <ferror@plt+0x18d7c>
  41cdb0:	add	x19, x19, #0x1
  41cdb4:	b	41cd8c <ferror@plt+0x18dfc>
  41cdb8:	mov	x1, x23
  41cdbc:	mov	x0, x20
  41cdc0:	bl	422d54 <ferror@plt+0x1edc4>
  41cdc4:	b	41cd88 <ferror@plt+0x18df8>
  41cdc8:	cbnz	w2, 41ce00 <ferror@plt+0x18e70>
  41cdcc:	ldrb	w2, [x19]
  41cdd0:	cbnz	w2, 41cd94 <ferror@plt+0x18e04>
  41cdd4:	mov	x0, x25
  41cdd8:	bl	413498 <ferror@plt+0xf508>
  41cddc:	mov	w1, #0x0                   	// #0
  41cde0:	mov	x0, x20
  41cde4:	bl	4224b4 <ferror@plt+0x1e524>
  41cde8:	ldp	x21, x22, [sp, #32]
  41cdec:	ldp	x23, x24, [sp, #48]
  41cdf0:	ldp	x25, x26, [sp, #64]
  41cdf4:	ldp	x19, x20, [sp, #16]
  41cdf8:	ldp	x29, x30, [sp], #80
  41cdfc:	ret
  41ce00:	cbz	x24, 41ce0c <ferror@plt+0x18e7c>
  41ce04:	ldr	x0, [x24]
  41ce08:	cbnz	x0, 41ce74 <ferror@plt+0x18ee4>
  41ce0c:	cbz	x19, 41cec4 <ferror@plt+0x18f34>
  41ce10:	add	x1, x19, #0x1
  41ce14:	mov	x3, x19
  41ce18:	cmp	w2, #0x22
  41ce1c:	b.eq	41cfe4 <ferror@plt+0x19054>  // b.none
  41ce20:	ldrb	w0, [x1]
  41ce24:	cbz	w0, 41d02c <ferror@plt+0x1909c>
  41ce28:	cmp	x3, x1
  41ce2c:	b.cs	41cff4 <ferror@plt+0x19064>  // b.hs, b.nlast
  41ce30:	cmp	w0, #0x27
  41ce34:	b.eq	41d020 <ferror@plt+0x19090>  // b.none
  41ce38:	strb	w0, [x3], #1
  41ce3c:	add	x1, x1, #0x1
  41ce40:	cmp	x3, x1
  41ce44:	b.cc	41ce20 <ferror@plt+0x18e90>  // b.lo, b.ul, b.last
  41ce48:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41ce4c:	add	x4, x4, #0xf38
  41ce50:	adrp	x3, 442000 <ferror@plt+0x3e070>
  41ce54:	add	x3, x3, #0x90
  41ce58:	add	x3, x3, #0x38
  41ce5c:	mov	w2, #0xa7                  	// #167
  41ce60:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41ce64:	add	x1, x1, #0xf48
  41ce68:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ce6c:	add	x0, x0, #0xb60
  41ce70:	bl	4274b0 <ferror@plt+0x23520>
  41ce74:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41ce78:	add	x2, x2, #0xf18
  41ce7c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41ce80:	add	x1, x1, #0x90
  41ce84:	add	x1, x1, #0x20
  41ce88:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ce8c:	add	x0, x0, #0xb60
  41ce90:	bl	4149c4 <ferror@plt+0x10a34>
  41ce94:	ldr	x0, [x24]
  41ce98:	cbz	x0, 41d050 <ferror@plt+0x190c0>
  41ce9c:	mov	x0, x25
  41cea0:	bl	413498 <ferror@plt+0xf508>
  41cea4:	mov	w1, #0x1                   	// #1
  41cea8:	mov	x0, x20
  41ceac:	bl	4224b4 <ferror@plt+0x1e524>
  41ceb0:	mov	x0, #0x0                   	// #0
  41ceb4:	ldp	x21, x22, [sp, #32]
  41ceb8:	ldp	x23, x24, [sp, #48]
  41cebc:	ldp	x25, x26, [sp, #64]
  41cec0:	b	41cdf4 <ferror@plt+0x18e64>
  41cec4:	adrp	x2, 43c000 <ferror@plt+0x38070>
  41cec8:	add	x2, x2, #0xfc0
  41cecc:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41ced0:	add	x1, x1, #0x90
  41ced4:	add	x1, x1, #0x20
  41ced8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41cedc:	add	x0, x0, #0xb60
  41cee0:	bl	4149c4 <ferror@plt+0x10a34>
  41cee4:	cbz	x24, 41ce9c <ferror@plt+0x18f0c>
  41cee8:	b	41ce94 <ferror@plt+0x18f04>
  41ceec:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41cef0:	add	x4, x4, #0xf38
  41cef4:	adrp	x3, 442000 <ferror@plt+0x3e070>
  41cef8:	add	x3, x3, #0x90
  41cefc:	add	x3, x3, #0x38
  41cf00:	mov	w2, #0x64                  	// #100
  41cf04:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41cf08:	add	x1, x1, #0xf48
  41cf0c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41cf10:	add	x0, x0, #0xb60
  41cf14:	bl	4274b0 <ferror@plt+0x23520>
  41cf18:	strb	wzr, [x3]
  41cf1c:	add	x26, x1, #0x1
  41cf20:	mov	x1, x19
  41cf24:	mov	x0, x20
  41cf28:	bl	422928 <ferror@plt+0x1e998>
  41cf2c:	mov	x19, x26
  41cf30:	b	41cdcc <ferror@plt+0x18e3c>
  41cf34:	ldrb	w5, [x1, #1]
  41cf38:	cmp	w5, #0xa
  41cf3c:	b.eq	41cf5c <ferror@plt+0x18fcc>  // b.none
  41cf40:	sub	w2, w5, #0x22
  41cf44:	and	w2, w2, #0xff
  41cf48:	cmp	w2, #0x3e
  41cf4c:	b.hi	41cfa8 <ferror@plt+0x19018>  // b.pmore
  41cf50:	lsl	x2, x0, x2
  41cf54:	tst	x2, x21
  41cf58:	b.eq	41cfa8 <ferror@plt+0x19018>  // b.none
  41cf5c:	strb	w5, [x3]
  41cf60:	add	x1, x1, #0x2
  41cf64:	add	x2, x4, #0x1
  41cf68:	add	x4, x4, #0x1
  41cf6c:	cmp	x2, x1
  41cf70:	b.cs	41cfb8 <ferror@plt+0x19028>  // b.hs, b.nlast
  41cf74:	mov	x3, x4
  41cf78:	ldrb	w2, [x1]
  41cf7c:	cbz	w2, 41d02c <ferror@plt+0x1909c>
  41cf80:	cmp	x4, x1
  41cf84:	b.cs	41ceec <ferror@plt+0x18f5c>  // b.hs, b.nlast
  41cf88:	cmp	w2, #0x22
  41cf8c:	b.eq	41cf18 <ferror@plt+0x18f88>  // b.none
  41cf90:	cmp	w2, #0x5c
  41cf94:	b.eq	41cf34 <ferror@plt+0x18fa4>  // b.none
  41cf98:	strb	w2, [x3]
  41cf9c:	add	x2, x4, #0x1
  41cfa0:	add	x1, x1, #0x1
  41cfa4:	b	41cf68 <ferror@plt+0x18fd8>
  41cfa8:	add	x1, x1, #0x1
  41cfac:	strb	w6, [x3]
  41cfb0:	add	x2, x4, #0x1
  41cfb4:	b	41cf68 <ferror@plt+0x18fd8>
  41cfb8:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41cfbc:	add	x4, x4, #0xf38
  41cfc0:	adrp	x3, 442000 <ferror@plt+0x3e070>
  41cfc4:	add	x3, x3, #0x90
  41cfc8:	add	x3, x3, #0x38
  41cfcc:	mov	w2, #0x8f                  	// #143
  41cfd0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41cfd4:	add	x1, x1, #0xf48
  41cfd8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41cfdc:	add	x0, x0, #0xb60
  41cfe0:	bl	4274b0 <ferror@plt+0x23520>
  41cfe4:	mov	x4, x19
  41cfe8:	mov	w6, #0x5c                  	// #92
  41cfec:	mov	x0, #0x1                   	// #1
  41cff0:	b	41cf74 <ferror@plt+0x18fe4>
  41cff4:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41cff8:	add	x4, x4, #0xf38
  41cffc:	adrp	x3, 442000 <ferror@plt+0x3e070>
  41d000:	add	x3, x3, #0x90
  41d004:	add	x3, x3, #0x38
  41d008:	mov	w2, #0x96                  	// #150
  41d00c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41d010:	add	x1, x1, #0xf48
  41d014:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41d018:	add	x0, x0, #0xb60
  41d01c:	bl	4274b0 <ferror@plt+0x23520>
  41d020:	strb	wzr, [x3]
  41d024:	add	x26, x1, #0x1
  41d028:	b	41cf20 <ferror@plt+0x18f90>
  41d02c:	strb	wzr, [x3]
  41d030:	bl	41cb30 <ferror@plt+0x18ba0>
  41d034:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41d038:	add	x3, x3, #0xf58
  41d03c:	mov	w2, #0x0                   	// #0
  41d040:	mov	w1, w0
  41d044:	mov	x0, x24
  41d048:	bl	409844 <ferror@plt+0x58b4>
  41d04c:	b	41cee4 <ferror@plt+0x18f54>
  41d050:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41d054:	add	x4, x4, #0xfa0
  41d058:	adrp	x3, 442000 <ferror@plt+0x3e070>
  41d05c:	add	x3, x3, #0x90
  41d060:	add	x3, x3, #0x50
  41d064:	mov	w2, #0x149                 	// #329
  41d068:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41d06c:	add	x1, x1, #0xf48
  41d070:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41d074:	add	x0, x0, #0xb60
  41d078:	bl	4274b0 <ferror@plt+0x23520>
  41d07c:	stp	x29, x30, [sp, #-112]!
  41d080:	mov	x29, sp
  41d084:	cbz	x0, 41d0dc <ferror@plt+0x1914c>
  41d088:	stp	x19, x20, [sp, #16]
  41d08c:	stp	x21, x22, [sp, #32]
  41d090:	stp	x23, x24, [sp, #48]
  41d094:	stp	x25, x26, [sp, #64]
  41d098:	stp	x27, x28, [sp, #80]
  41d09c:	mov	x23, x0
  41d0a0:	mov	x28, x1
  41d0a4:	mov	x27, x2
  41d0a8:	mov	x22, x3
  41d0ac:	str	xzr, [sp, #96]
  41d0b0:	str	xzr, [sp, #104]
  41d0b4:	ldrb	w0, [x0]
  41d0b8:	cbz	w0, 41d658 <ferror@plt+0x196c8>
  41d0bc:	mov	x19, x23
  41d0c0:	mov	w21, #0x0                   	// #0
  41d0c4:	mov	w20, #0x0                   	// #0
  41d0c8:	mov	x26, #0xffffffffffffffff    	// #-1
  41d0cc:	mov	x25, #0x1                   	// #1
  41d0d0:	mov	x24, #0x401                 	// #1025
  41d0d4:	movk	x24, #0x1, lsl #32
  41d0d8:	b	41d23c <ferror@plt+0x192ac>
  41d0dc:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41d0e0:	add	x2, x2, #0xfc0
  41d0e4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41d0e8:	add	x1, x1, #0x90
  41d0ec:	add	x1, x1, #0x60
  41d0f0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41d0f4:	add	x0, x0, #0xb60
  41d0f8:	bl	4149c4 <ferror@plt+0x10a34>
  41d0fc:	mov	w0, #0x0                   	// #0
  41d100:	b	41d534 <ferror@plt+0x195a4>
  41d104:	mov	w20, #0x0                   	// #0
  41d108:	cmp	w0, #0xa
  41d10c:	b.eq	41d21c <ferror@plt+0x1928c>  // b.none
  41d110:	ldr	x0, [sp, #96]
  41d114:	cbz	x0, 41d188 <ferror@plt+0x191f8>
  41d118:	ldr	x0, [sp, #96]
  41d11c:	ldr	x1, [x0, #8]
  41d120:	add	x2, x1, #0x1
  41d124:	ldr	x3, [x0, #16]
  41d128:	cmp	x2, x3
  41d12c:	b.cs	41d194 <ferror@plt+0x19204>  // b.hs, b.nlast
  41d130:	ldr	x3, [x0]
  41d134:	str	x2, [x0, #8]
  41d138:	mov	w2, #0x5c                  	// #92
  41d13c:	strb	w2, [x3, x1]
  41d140:	ldr	x1, [x0]
  41d144:	ldr	x0, [x0, #8]
  41d148:	strb	wzr, [x1, x0]
  41d14c:	ldr	x0, [sp, #96]
  41d150:	ldrb	w2, [x19]
  41d154:	ldr	x1, [x0, #8]
  41d158:	add	x3, x1, #0x1
  41d15c:	ldr	x4, [x0, #16]
  41d160:	cmp	x3, x4
  41d164:	b.cs	41d1a4 <ferror@plt+0x19214>  // b.hs, b.nlast
  41d168:	ldr	x4, [x0]
  41d16c:	str	x3, [x0, #8]
  41d170:	strb	w2, [x4, x1]
  41d174:	ldr	x1, [x0]
  41d178:	ldr	x0, [x0, #8]
  41d17c:	strb	wzr, [x1, x0]
  41d180:	mov	w20, #0x0                   	// #0
  41d184:	b	41d21c <ferror@plt+0x1928c>
  41d188:	bl	422ad0 <ferror@plt+0x1eb40>
  41d18c:	str	x0, [sp, #96]
  41d190:	b	41d118 <ferror@plt+0x19188>
  41d194:	mov	w2, #0x5c                  	// #92
  41d198:	mov	x1, x26
  41d19c:	bl	422d54 <ferror@plt+0x1edc4>
  41d1a0:	b	41d14c <ferror@plt+0x191bc>
  41d1a4:	mov	x1, x26
  41d1a8:	bl	422d54 <ferror@plt+0x1edc4>
  41d1ac:	mov	w20, #0x0                   	// #0
  41d1b0:	b	41d21c <ferror@plt+0x1928c>
  41d1b4:	ldrb	w0, [x19]
  41d1b8:	cmp	w0, #0x0
  41d1bc:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  41d1c0:	b.eq	41d1d4 <ferror@plt+0x19244>  // b.none
  41d1c4:	ldrb	w0, [x19, #1]!
  41d1c8:	cmp	w0, #0x0
  41d1cc:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  41d1d0:	b.ne	41d1c4 <ferror@plt+0x19234>  // b.any
  41d1d4:	cbz	w0, 41d658 <ferror@plt+0x196c8>
  41d1d8:	mov	w20, #0x0                   	// #0
  41d1dc:	b	41d21c <ferror@plt+0x1928c>
  41d1e0:	ldr	x0, [sp, #96]
  41d1e4:	cbz	x0, 41d26c <ferror@plt+0x192dc>
  41d1e8:	ldr	x0, [sp, #96]
  41d1ec:	ldrb	w2, [x19]
  41d1f0:	ldr	x1, [x0, #8]
  41d1f4:	add	x3, x1, #0x1
  41d1f8:	ldr	x4, [x0, #16]
  41d1fc:	cmp	x3, x4
  41d200:	b.cs	41d278 <ferror@plt+0x192e8>  // b.hs, b.nlast
  41d204:	ldr	x4, [x0]
  41d208:	str	x3, [x0, #8]
  41d20c:	strb	w2, [x4, x1]
  41d210:	ldr	x1, [x0]
  41d214:	ldr	x0, [x0, #8]
  41d218:	strb	wzr, [x1, x0]
  41d21c:	ldrb	w0, [x19]
  41d220:	cmp	w0, #0x5c
  41d224:	eor	w21, w21, #0x1
  41d228:	csel	w21, w21, wzr, eq  // eq = none
  41d22c:	add	x1, x19, #0x1
  41d230:	ldrb	w0, [x19, #1]
  41d234:	cbz	w0, 41d430 <ferror@plt+0x194a0>
  41d238:	mov	x19, x1
  41d23c:	cmp	w20, #0x5c
  41d240:	b.eq	41d104 <ferror@plt+0x19174>  // b.none
  41d244:	cmp	w20, #0x23
  41d248:	b.eq	41d1b4 <ferror@plt+0x19224>  // b.none
  41d24c:	cbz	w20, 41d284 <ferror@plt+0x192f4>
  41d250:	cmp	w20, w0
  41d254:	b.ne	41d1e0 <ferror@plt+0x19250>  // b.any
  41d258:	cmp	w20, #0x22
  41d25c:	ccmp	w21, #0x0, #0x4, eq  // eq = none
  41d260:	mov	w20, #0x22                  	// #34
  41d264:	csel	w20, w20, wzr, ne  // ne = any
  41d268:	b	41d1e0 <ferror@plt+0x19250>
  41d26c:	bl	422ad0 <ferror@plt+0x1eb40>
  41d270:	str	x0, [sp, #96]
  41d274:	b	41d1e8 <ferror@plt+0x19258>
  41d278:	mov	x1, x26
  41d27c:	bl	422d54 <ferror@plt+0x1edc4>
  41d280:	b	41d21c <ferror@plt+0x1928c>
  41d284:	cmp	w0, #0x22
  41d288:	b.eq	41d334 <ferror@plt+0x193a4>  // b.none
  41d28c:	b.ls	41d2e8 <ferror@plt+0x19358>  // b.plast
  41d290:	cmp	w0, #0x27
  41d294:	b.eq	41d334 <ferror@plt+0x193a4>  // b.none
  41d298:	cmp	w0, #0x5c
  41d29c:	b.eq	41d370 <ferror@plt+0x193e0>  // b.none
  41d2a0:	cmp	w0, #0x23
  41d2a4:	b.eq	41d390 <ferror@plt+0x19400>  // b.none
  41d2a8:	ldr	x0, [sp, #96]
  41d2ac:	cbz	x0, 41d408 <ferror@plt+0x19478>
  41d2b0:	ldr	x0, [sp, #96]
  41d2b4:	ldrb	w2, [x19]
  41d2b8:	ldr	x1, [x0, #8]
  41d2bc:	add	x3, x1, #0x1
  41d2c0:	ldr	x4, [x0, #16]
  41d2c4:	cmp	x3, x4
  41d2c8:	b.cs	41d414 <ferror@plt+0x19484>  // b.hs, b.nlast
  41d2cc:	ldr	x4, [x0]
  41d2d0:	str	x3, [x0, #8]
  41d2d4:	strb	w2, [x4, x1]
  41d2d8:	ldr	x1, [x0]
  41d2dc:	ldr	x0, [x0, #8]
  41d2e0:	strb	wzr, [x1, x0]
  41d2e4:	b	41d21c <ferror@plt+0x1928c>
  41d2e8:	cmp	w0, #0xa
  41d2ec:	b.eq	41d324 <ferror@plt+0x19394>  // b.none
  41d2f0:	cmp	w0, #0x20
  41d2f4:	b.ne	41d318 <ferror@plt+0x19388>  // b.any
  41d2f8:	ldr	x0, [sp, #96]
  41d2fc:	cbz	x0, 41d21c <ferror@plt+0x1928c>
  41d300:	ldr	x0, [x0, #8]
  41d304:	cbz	x0, 41d21c <ferror@plt+0x1928c>
  41d308:	add	x1, sp, #0x68
  41d30c:	add	x0, sp, #0x60
  41d310:	bl	41cae0 <ferror@plt+0x18b50>
  41d314:	b	41d21c <ferror@plt+0x1928c>
  41d318:	cmp	w0, #0x9
  41d31c:	b.eq	41d2f8 <ferror@plt+0x19368>  // b.none
  41d320:	b	41d2a8 <ferror@plt+0x19318>
  41d324:	add	x1, sp, #0x68
  41d328:	add	x0, sp, #0x60
  41d32c:	bl	41cae0 <ferror@plt+0x18b50>
  41d330:	b	41d21c <ferror@plt+0x1928c>
  41d334:	ldr	x0, [sp, #96]
  41d338:	cbz	x0, 41d378 <ferror@plt+0x193e8>
  41d33c:	ldr	x0, [sp, #96]
  41d340:	ldrb	w2, [x19]
  41d344:	ldr	x1, [x0, #8]
  41d348:	add	x3, x1, #0x1
  41d34c:	ldr	x4, [x0, #16]
  41d350:	cmp	x3, x4
  41d354:	b.cs	41d384 <ferror@plt+0x193f4>  // b.hs, b.nlast
  41d358:	ldr	x4, [x0]
  41d35c:	str	x3, [x0, #8]
  41d360:	strb	w2, [x4, x1]
  41d364:	ldr	x1, [x0]
  41d368:	ldr	x0, [x0, #8]
  41d36c:	strb	wzr, [x1, x0]
  41d370:	ldrb	w20, [x19]
  41d374:	b	41d21c <ferror@plt+0x1928c>
  41d378:	bl	422ad0 <ferror@plt+0x1eb40>
  41d37c:	str	x0, [sp, #96]
  41d380:	b	41d33c <ferror@plt+0x193ac>
  41d384:	mov	x1, x26
  41d388:	bl	422d54 <ferror@plt+0x1edc4>
  41d38c:	b	41d370 <ferror@plt+0x193e0>
  41d390:	cmp	x23, x19
  41d394:	b.eq	41d420 <ferror@plt+0x19490>  // b.none
  41d398:	ldurb	w1, [x19, #-1]
  41d39c:	cmp	w1, #0x20
  41d3a0:	b.hi	41d3b0 <ferror@plt+0x19420>  // b.pmore
  41d3a4:	lsl	x1, x25, x1
  41d3a8:	tst	x1, x24
  41d3ac:	b.ne	41d428 <ferror@plt+0x19498>  // b.any
  41d3b0:	ldr	x0, [sp, #96]
  41d3b4:	cbz	x0, 41d3f0 <ferror@plt+0x19460>
  41d3b8:	ldr	x0, [sp, #96]
  41d3bc:	ldrb	w2, [x19]
  41d3c0:	ldr	x1, [x0, #8]
  41d3c4:	add	x3, x1, #0x1
  41d3c8:	ldr	x4, [x0, #16]
  41d3cc:	cmp	x3, x4
  41d3d0:	b.cs	41d3fc <ferror@plt+0x1946c>  // b.hs, b.nlast
  41d3d4:	ldr	x4, [x0]
  41d3d8:	str	x3, [x0, #8]
  41d3dc:	strb	w2, [x4, x1]
  41d3e0:	ldr	x1, [x0]
  41d3e4:	ldr	x0, [x0, #8]
  41d3e8:	strb	wzr, [x1, x0]
  41d3ec:	b	41d21c <ferror@plt+0x1928c>
  41d3f0:	bl	422ad0 <ferror@plt+0x1eb40>
  41d3f4:	str	x0, [sp, #96]
  41d3f8:	b	41d3b8 <ferror@plt+0x19428>
  41d3fc:	mov	x1, x26
  41d400:	bl	422d54 <ferror@plt+0x1edc4>
  41d404:	b	41d21c <ferror@plt+0x1928c>
  41d408:	bl	422ad0 <ferror@plt+0x1eb40>
  41d40c:	str	x0, [sp, #96]
  41d410:	b	41d2b0 <ferror@plt+0x19320>
  41d414:	mov	x1, x26
  41d418:	bl	422d54 <ferror@plt+0x1edc4>
  41d41c:	b	41d21c <ferror@plt+0x1928c>
  41d420:	mov	w20, w0
  41d424:	b	41d21c <ferror@plt+0x1928c>
  41d428:	mov	w20, w0
  41d42c:	b	41d21c <ferror@plt+0x1928c>
  41d430:	add	x1, sp, #0x68
  41d434:	add	x0, sp, #0x60
  41d438:	bl	41cae0 <ferror@plt+0x18b50>
  41d43c:	cbnz	w20, 41d4d4 <ferror@plt+0x19544>
  41d440:	ldr	x0, [sp, #104]
  41d444:	cbz	x0, 41d560 <ferror@plt+0x195d0>
  41d448:	bl	41fa88 <ferror@plt+0x1baf8>
  41d44c:	mov	x21, x0
  41d450:	cbz	x0, 41d63c <ferror@plt+0x196ac>
  41d454:	bl	41fd70 <ferror@plt+0x1bde0>
  41d458:	mov	w24, w0
  41d45c:	add	w0, w0, #0x1
  41d460:	mov	x1, #0x8                   	// #8
  41d464:	sxtw	x0, w0
  41d468:	bl	41360c <ferror@plt+0xf67c>
  41d46c:	mov	x23, x0
  41d470:	mov	x20, x0
  41d474:	mov	x19, x21
  41d478:	mov	x1, x22
  41d47c:	ldr	x0, [x19]
  41d480:	bl	41cc94 <ferror@plt+0x18d04>
  41d484:	str	x0, [x20]
  41d488:	cbz	x0, 41d5ac <ferror@plt+0x1961c>
  41d48c:	ldr	x19, [x19, #8]
  41d490:	add	x20, x20, #0x8
  41d494:	cbnz	x19, 41d478 <ferror@plt+0x194e8>
  41d498:	adrp	x1, 413000 <ferror@plt+0xf070>
  41d49c:	add	x1, x1, #0x498
  41d4a0:	mov	x0, x21
  41d4a4:	bl	41fddc <ferror@plt+0x1be4c>
  41d4a8:	cbz	x28, 41d4b0 <ferror@plt+0x19520>
  41d4ac:	str	w24, [x28]
  41d4b0:	cbz	x27, 41d5ec <ferror@plt+0x1965c>
  41d4b4:	str	x23, [x27]
  41d4b8:	mov	w0, #0x1                   	// #1
  41d4bc:	ldp	x19, x20, [sp, #16]
  41d4c0:	ldp	x21, x22, [sp, #32]
  41d4c4:	ldp	x23, x24, [sp, #48]
  41d4c8:	ldp	x25, x26, [sp, #64]
  41d4cc:	ldp	x27, x28, [sp, #80]
  41d4d0:	b	41d534 <ferror@plt+0x195a4>
  41d4d4:	cmp	w20, #0x5c
  41d4d8:	b.eq	41d53c <ferror@plt+0x195ac>  // b.none
  41d4dc:	bl	41cb30 <ferror@plt+0x18ba0>
  41d4e0:	mov	x5, x23
  41d4e4:	mov	w4, w20
  41d4e8:	adrp	x3, 442000 <ferror@plt+0x3e070>
  41d4ec:	add	x3, x3, #0x18
  41d4f0:	mov	w2, #0x0                   	// #0
  41d4f4:	mov	w1, w0
  41d4f8:	mov	x0, x22
  41d4fc:	bl	409780 <ferror@plt+0x57f0>
  41d500:	cbz	x22, 41d50c <ferror@plt+0x1957c>
  41d504:	ldr	x0, [x22]
  41d508:	cbz	x0, 41d580 <ferror@plt+0x195f0>
  41d50c:	adrp	x1, 413000 <ferror@plt+0xf070>
  41d510:	add	x1, x1, #0x498
  41d514:	ldr	x0, [sp, #104]
  41d518:	bl	41fddc <ferror@plt+0x1be4c>
  41d51c:	mov	w0, #0x0                   	// #0
  41d520:	ldp	x19, x20, [sp, #16]
  41d524:	ldp	x21, x22, [sp, #32]
  41d528:	ldp	x23, x24, [sp, #48]
  41d52c:	ldp	x25, x26, [sp, #64]
  41d530:	ldp	x27, x28, [sp, #80]
  41d534:	ldp	x29, x30, [sp], #112
  41d538:	ret
  41d53c:	bl	41cb30 <ferror@plt+0x18ba0>
  41d540:	mov	x4, x23
  41d544:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41d548:	add	x3, x3, #0xfd8
  41d54c:	mov	w2, #0x0                   	// #0
  41d550:	mov	w1, w0
  41d554:	mov	x0, x22
  41d558:	bl	409780 <ferror@plt+0x57f0>
  41d55c:	b	41d500 <ferror@plt+0x19570>
  41d560:	bl	41cb30 <ferror@plt+0x18ba0>
  41d564:	adrp	x3, 442000 <ferror@plt+0x3e070>
  41d568:	add	x3, x3, #0x60
  41d56c:	mov	w2, #0x1                   	// #1
  41d570:	mov	w1, w0
  41d574:	mov	x0, x22
  41d578:	bl	409844 <ferror@plt+0x58b4>
  41d57c:	b	41d500 <ferror@plt+0x19570>
  41d580:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41d584:	add	x4, x4, #0xfa0
  41d588:	adrp	x3, 442000 <ferror@plt+0x3e070>
  41d58c:	add	x3, x3, #0x90
  41d590:	add	x3, x3, #0x78
  41d594:	mov	w2, #0x25c                 	// #604
  41d598:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41d59c:	add	x1, x1, #0xf48
  41d5a0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41d5a4:	add	x0, x0, #0xb60
  41d5a8:	bl	4274b0 <ferror@plt+0x23520>
  41d5ac:	cbz	x22, 41d5b8 <ferror@plt+0x19628>
  41d5b0:	ldr	x0, [x22]
  41d5b4:	cbz	x0, 41d610 <ferror@plt+0x19680>
  41d5b8:	mov	x0, x23
  41d5bc:	bl	421a08 <ferror@plt+0x1da78>
  41d5c0:	adrp	x1, 413000 <ferror@plt+0xf070>
  41d5c4:	add	x1, x1, #0x498
  41d5c8:	mov	x0, x21
  41d5cc:	bl	41fddc <ferror@plt+0x1be4c>
  41d5d0:	mov	w0, #0x0                   	// #0
  41d5d4:	ldp	x19, x20, [sp, #16]
  41d5d8:	ldp	x21, x22, [sp, #32]
  41d5dc:	ldp	x23, x24, [sp, #48]
  41d5e0:	ldp	x25, x26, [sp, #64]
  41d5e4:	ldp	x27, x28, [sp, #80]
  41d5e8:	b	41d534 <ferror@plt+0x195a4>
  41d5ec:	mov	x0, x23
  41d5f0:	bl	421a08 <ferror@plt+0x1da78>
  41d5f4:	mov	w0, #0x1                   	// #1
  41d5f8:	ldp	x19, x20, [sp, #16]
  41d5fc:	ldp	x21, x22, [sp, #32]
  41d600:	ldp	x23, x24, [sp, #48]
  41d604:	ldp	x25, x26, [sp, #64]
  41d608:	ldp	x27, x28, [sp, #80]
  41d60c:	b	41d534 <ferror@plt+0x195a4>
  41d610:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41d614:	add	x4, x4, #0xfa0
  41d618:	adrp	x3, 442000 <ferror@plt+0x3e070>
  41d61c:	add	x3, x3, #0x90
  41d620:	add	x3, x3, #0x90
  41d624:	mov	w2, #0x2b7                 	// #695
  41d628:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41d62c:	add	x1, x1, #0xf48
  41d630:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41d634:	add	x0, x0, #0xb60
  41d638:	bl	4274b0 <ferror@plt+0x23520>
  41d63c:	mov	w0, #0x0                   	// #0
  41d640:	ldp	x19, x20, [sp, #16]
  41d644:	ldp	x21, x22, [sp, #32]
  41d648:	ldp	x23, x24, [sp, #48]
  41d64c:	ldp	x25, x26, [sp, #64]
  41d650:	ldp	x27, x28, [sp, #80]
  41d654:	b	41d534 <ferror@plt+0x195a4>
  41d658:	add	x1, sp, #0x68
  41d65c:	add	x0, sp, #0x60
  41d660:	bl	41cae0 <ferror@plt+0x18b50>
  41d664:	b	41d440 <ferror@plt+0x194b0>
  41d668:	stp	x29, x30, [sp, #-304]!
  41d66c:	mov	x29, sp
  41d670:	stp	x19, x20, [sp, #16]
  41d674:	str	x21, [sp, #32]
  41d678:	mov	x20, x0
  41d67c:	str	x1, [sp, #248]
  41d680:	str	x2, [sp, #256]
  41d684:	str	x3, [sp, #264]
  41d688:	str	x4, [sp, #272]
  41d68c:	str	x5, [sp, #280]
  41d690:	str	x6, [sp, #288]
  41d694:	str	x7, [sp, #296]
  41d698:	str	q0, [sp, #112]
  41d69c:	str	q1, [sp, #128]
  41d6a0:	str	q2, [sp, #144]
  41d6a4:	str	q3, [sp, #160]
  41d6a8:	str	q4, [sp, #176]
  41d6ac:	str	q5, [sp, #192]
  41d6b0:	str	q6, [sp, #208]
  41d6b4:	str	q7, [sp, #224]
  41d6b8:	adrp	x21, 49b000 <ferror@plt+0x97070>
  41d6bc:	ldr	x3, [x21, #2352]
  41d6c0:	mov	x2, #0x15                  	// #21
  41d6c4:	mov	x1, #0x1                   	// #1
  41d6c8:	adrp	x0, 442000 <ferror@plt+0x3e070>
  41d6cc:	add	x0, x0, #0x158
  41d6d0:	bl	403c80 <fwrite@plt>
  41d6d4:	bl	42ebec <ferror@plt+0x2ac5c>
  41d6d8:	mov	x19, x0
  41d6dc:	ldr	x21, [x21, #2352]
  41d6e0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  41d6e4:	add	x0, x0, #0x898
  41d6e8:	cmp	x19, #0x0
  41d6ec:	csel	x19, x0, x19, eq  // eq = none
  41d6f0:	bl	403760 <getpid@plt>
  41d6f4:	sxtw	x3, w0
  41d6f8:	mov	x2, x19
  41d6fc:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41d700:	add	x1, x1, #0x170
  41d704:	mov	x0, x21
  41d708:	bl	403f40 <fprintf@plt>
  41d70c:	add	x0, sp, #0x130
  41d710:	str	x0, [sp, #80]
  41d714:	str	x0, [sp, #88]
  41d718:	add	x0, sp, #0xf0
  41d71c:	str	x0, [sp, #96]
  41d720:	mov	w0, #0xffffffc8            	// #-56
  41d724:	str	w0, [sp, #104]
  41d728:	mov	w0, #0xffffff80            	// #-128
  41d72c:	str	w0, [sp, #108]
  41d730:	ldp	x0, x1, [sp, #80]
  41d734:	stp	x0, x1, [sp, #48]
  41d738:	ldp	x0, x1, [sp, #96]
  41d73c:	stp	x0, x1, [sp, #64]
  41d740:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41d744:	add	x2, sp, #0x30
  41d748:	mov	x1, x20
  41d74c:	ldr	x0, [x19, #2352]
  41d750:	bl	403e50 <vfprintf@plt>
  41d754:	ldr	x1, [x19, #2352]
  41d758:	mov	w0, #0xa                   	// #10
  41d75c:	bl	403640 <fputc@plt>
  41d760:	bl	403a40 <abort@plt>
  41d764:	stp	x29, x30, [sp, #-16]!
  41d768:	mov	x29, sp
  41d76c:	lsr	x2, x0, #4
  41d770:	sub	w5, w2, #0x1
  41d774:	lsl	x0, x0, #3
  41d778:	add	x0, x0, #0x2f
  41d77c:	clz	x0, x0
  41d780:	eor	w0, w0, #0x3f
  41d784:	add	w0, w0, #0x1
  41d788:	mov	w2, #0x1                   	// #1
  41d78c:	lsl	w0, w2, w0
  41d790:	sxtw	x0, w0
  41d794:	adrp	x2, 49b000 <ferror@plt+0x97070>
  41d798:	ldr	x2, [x2, #3464]
  41d79c:	cmp	x2, x0
  41d7a0:	csel	x2, x2, x0, cs  // cs = hs, nlast
  41d7a4:	udiv	x0, x1, x2
  41d7a8:	mul	x0, x0, x2
  41d7ac:	sub	x2, x2, #0x30
  41d7b0:	add	x3, x0, x2
  41d7b4:	ldr	w4, [x3, #8]
  41d7b8:	cbz	w4, 41d814 <ferror@plt+0x19884>
  41d7bc:	ldr	x4, [x0, x2]
  41d7c0:	str	x4, [x1]
  41d7c4:	str	x1, [x0, x2]
  41d7c8:	ldr	w1, [x3, #8]
  41d7cc:	sub	w1, w1, #0x1
  41d7d0:	str	w1, [x3, #8]
  41d7d4:	cbz	x4, 41d828 <ferror@plt+0x19898>
  41d7d8:	ldr	w1, [x3, #8]
  41d7dc:	cbnz	w1, 41d80c <ferror@plt+0x1987c>
  41d7e0:	ldr	x2, [x3, #16]
  41d7e4:	ldr	x1, [x3, #24]
  41d7e8:	str	x1, [x2, #24]
  41d7ec:	str	x2, [x1, #16]
  41d7f0:	mov	w1, w5
  41d7f4:	adrp	x4, 49b000 <ferror@plt+0x97070>
  41d7f8:	ldr	x4, [x4, #3568]
  41d7fc:	ldr	x5, [x4, x1, lsl #3]
  41d800:	cmp	x5, x3
  41d804:	b.eq	41d8a0 <ferror@plt+0x19910>  // b.none
  41d808:	bl	403b90 <free@plt>
  41d80c:	ldp	x29, x30, [sp], #16
  41d810:	ret
  41d814:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41d818:	add	x1, x1, #0x188
  41d81c:	adrp	x0, 442000 <ferror@plt+0x3e070>
  41d820:	add	x0, x0, #0x1a0
  41d824:	bl	41d668 <ferror@plt+0x196d8>
  41d828:	ldr	x2, [x3, #16]
  41d82c:	ldr	x1, [x3, #24]
  41d830:	str	x1, [x2, #24]
  41d834:	str	x2, [x1, #16]
  41d838:	mov	w1, w5
  41d83c:	adrp	x6, 49b000 <ferror@plt+0x97070>
  41d840:	ldr	x6, [x6, #3568]
  41d844:	ldr	x7, [x6, x1, lsl #3]
  41d848:	cmp	x7, x3
  41d84c:	b.eq	41d884 <ferror@plt+0x198f4>  // b.none
  41d850:	adrp	x2, 49b000 <ferror@plt+0x97070>
  41d854:	ldr	x2, [x2, #3568]
  41d858:	ldr	x2, [x2, x1, lsl #3]
  41d85c:	cbz	x2, 41d894 <ferror@plt+0x19904>
  41d860:	ldr	x4, [x2, #24]
  41d864:	str	x3, [x2, #24]
  41d868:	str	x3, [x4, #16]
  41d86c:	str	x2, [x3, #16]
  41d870:	str	x4, [x3, #24]
  41d874:	adrp	x2, 49b000 <ferror@plt+0x97070>
  41d878:	ldr	x2, [x2, #3568]
  41d87c:	str	x3, [x2, x1, lsl #3]
  41d880:	b	41d7d8 <ferror@plt+0x19848>
  41d884:	cmp	x3, x2
  41d888:	csel	x2, x2, x4, ne  // ne = any
  41d88c:	str	x2, [x6, x1, lsl #3]
  41d890:	b	41d850 <ferror@plt+0x198c0>
  41d894:	str	x3, [x3, #16]
  41d898:	str	x3, [x3, #24]
  41d89c:	b	41d874 <ferror@plt+0x198e4>
  41d8a0:	cmp	x3, x2
  41d8a4:	csel	x2, x2, xzr, ne  // ne = any
  41d8a8:	str	x2, [x4, x1, lsl #3]
  41d8ac:	b	41d808 <ferror@plt+0x19878>
  41d8b0:	stp	x29, x30, [sp, #-64]!
  41d8b4:	mov	x29, sp
  41d8b8:	str	x19, [sp, #16]
  41d8bc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41d8c0:	ldr	x0, [x0, #3584]
  41d8c4:	cbnz	x0, 41da14 <ferror@plt+0x19a84>
  41d8c8:	mov	w0, #0x1e                  	// #30
  41d8cc:	bl	403d80 <sysconf@plt>
  41d8d0:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41d8d4:	str	x0, [x1, #3584]
  41d8d8:	cmp	x0, #0x1ff
  41d8dc:	b.ls	41da28 <ferror@plt+0x19a98>  // b.plast
  41d8e0:	sub	x1, x0, #0x1
  41d8e4:	tst	x1, x0
  41d8e8:	b.ne	41da3c <ferror@plt+0x19aac>  // b.any
  41d8ec:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41d8f0:	add	x0, x0, #0xd88
  41d8f4:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41d8f8:	add	x1, x1, #0x788
  41d8fc:	ldp	x2, x3, [x1]
  41d900:	stp	x2, x3, [x0, #16]
  41d904:	ldp	x2, x3, [x1, #16]
  41d908:	stp	x2, x3, [x0, #32]
  41d90c:	adrp	x0, 442000 <ferror@plt+0x3e070>
  41d910:	add	x0, x0, #0x228
  41d914:	bl	403e90 <getenv@plt>
  41d918:	cbz	x0, 41d960 <ferror@plt+0x199d0>
  41d91c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41d920:	add	x1, x1, #0x3a8
  41d924:	ldp	x2, x3, [x1]
  41d928:	stp	x2, x3, [sp, #32]
  41d92c:	ldp	x2, x3, [x1, #16]
  41d930:	stp	x2, x3, [sp, #48]
  41d934:	mov	w2, #0x2                   	// #2
  41d938:	add	x1, sp, #0x20
  41d93c:	bl	43b19c <ferror@plt+0x3720c>
  41d940:	tbz	w0, #0, 41d950 <ferror@plt+0x199c0>
  41d944:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41d948:	mov	w2, #0x1                   	// #1
  41d94c:	str	w2, [x1, #3480]
  41d950:	tbz	w0, #1, 41d960 <ferror@plt+0x199d0>
  41d954:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41d958:	mov	w1, #0x1                   	// #1
  41d95c:	str	w1, [x0, #3488]
  41d960:	adrp	x2, 49b000 <ferror@plt+0x97070>
  41d964:	add	x1, x2, #0xd88
  41d968:	ldr	x0, [x1, #120]
  41d96c:	cmp	x0, #0x2, lsl #12
  41d970:	mov	x3, #0x2000                	// #8192
  41d974:	csel	x0, x0, x3, cs  // cs = hs, nlast
  41d978:	str	x0, [x1, #8]
  41d97c:	mov	x3, #0x80                  	// #128
  41d980:	str	x3, [x2, #3464]
  41d984:	ldr	w1, [x1, #16]
  41d988:	cbz	w1, 41da50 <ferror@plt+0x19ac0>
  41d98c:	add	x0, x2, #0xd88
  41d990:	str	xzr, [x0, #72]
  41d994:	str	xzr, [x0, #64]
  41d998:	str	xzr, [x0, #104]
  41d99c:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41d9a0:	add	x19, x19, #0xd88
  41d9a4:	add	x0, x19, #0x38
  41d9a8:	bl	430854 <ferror@plt+0x2c8c4>
  41d9ac:	str	wzr, [x19, #80]
  41d9b0:	mov	w0, #0x7                   	// #7
  41d9b4:	str	w0, [x19, #84]
  41d9b8:	str	wzr, [x19, #88]
  41d9bc:	add	x0, x19, #0x60
  41d9c0:	bl	430854 <ferror@plt+0x2c8c4>
  41d9c4:	str	wzr, [x19, #112]
  41d9c8:	ldr	w0, [x19, #84]
  41d9cc:	cmp	w0, #0x6
  41d9d0:	b.hi	41daa0 <ferror@plt+0x19b10>  // b.pmore
  41d9d4:	add	w0, w0, #0x1
  41d9d8:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41d9dc:	str	w0, [x1, #3548]
  41d9e0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41d9e4:	add	x0, x0, #0xd88
  41d9e8:	ldr	x1, [x0, #8]
  41d9ec:	sub	x1, x1, #0x30
  41d9f0:	lsr	x1, x1, #3
  41d9f4:	str	x1, [x0, #48]
  41d9f8:	ldr	x0, [x0, #16]
  41d9fc:	cbz	x0, 41da08 <ferror@plt+0x19a78>
  41da00:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41da04:	str	xzr, [x0, #3512]
  41da08:	ldr	x19, [sp, #16]
  41da0c:	ldp	x29, x30, [sp], #64
  41da10:	ret
  41da14:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41da18:	add	x1, x1, #0x1b8
  41da1c:	adrp	x0, 442000 <ferror@plt+0x3e070>
  41da20:	add	x0, x0, #0x1a0
  41da24:	bl	41d668 <ferror@plt+0x196d8>
  41da28:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41da2c:	add	x1, x1, #0x1d0
  41da30:	adrp	x0, 442000 <ferror@plt+0x3e070>
  41da34:	add	x0, x0, #0x1a0
  41da38:	bl	41d668 <ferror@plt+0x196d8>
  41da3c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41da40:	add	x1, x1, #0x1f8
  41da44:	adrp	x0, 442000 <ferror@plt+0x3e070>
  41da48:	add	x0, x0, #0x1a0
  41da4c:	bl	41d668 <ferror@plt+0x196d8>
  41da50:	sub	x0, x0, #0x30
  41da54:	mov	x1, #0x4                   	// #4
  41da58:	lsr	x0, x0, #7
  41da5c:	bl	41360c <ferror@plt+0xf67c>
  41da60:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41da64:	add	x19, x19, #0xd88
  41da68:	str	x0, [x19, #72]
  41da6c:	ldr	x0, [x19, #8]
  41da70:	sub	x0, x0, #0x30
  41da74:	mov	x1, #0x8                   	// #8
  41da78:	lsr	x0, x0, #7
  41da7c:	bl	41360c <ferror@plt+0xf67c>
  41da80:	str	x0, [x19, #64]
  41da84:	ldr	x0, [x19, #8]
  41da88:	sub	x0, x0, #0x30
  41da8c:	mov	x1, #0x8                   	// #8
  41da90:	lsr	x0, x0, #7
  41da94:	bl	41360c <ferror@plt+0xf67c>
  41da98:	str	x0, [x19, #104]
  41da9c:	b	41d99c <ferror@plt+0x19a0c>
  41daa0:	add	x0, sp, #0x20
  41daa4:	bl	410a3c <ferror@plt+0xcaac>
  41daa8:	ldr	x2, [sp, #40]
  41daac:	mov	x0, #0xf7cf                	// #63439
  41dab0:	movk	x0, #0xe353, lsl #16
  41dab4:	movk	x0, #0x9ba5, lsl #32
  41dab8:	movk	x0, #0x20c4, lsl #48
  41dabc:	smulh	x0, x2, x0
  41dac0:	asr	x0, x0, #7
  41dac4:	sub	x0, x0, x2, asr #63
  41dac8:	ldr	x3, [sp, #32]
  41dacc:	mov	w2, #0x3e8                 	// #1000
  41dad0:	madd	w0, w2, w3, w0
  41dad4:	str	w0, [x19, #88]
  41dad8:	str	wzr, [x19, #84]
  41dadc:	b	41d9e0 <ferror@plt+0x19a50>
  41dae0:	stp	x29, x30, [sp, #-16]!
  41dae4:	mov	x29, sp
  41dae8:	bl	4039a0 <strerror@plt>
  41daec:	mov	x1, x0
  41daf0:	adrp	x0, 442000 <ferror@plt+0x3e070>
  41daf4:	add	x0, x0, #0x230
  41daf8:	bl	41d668 <ferror@plt+0x196d8>
  41dafc:	stp	x29, x30, [sp, #-80]!
  41db00:	mov	x29, sp
  41db04:	stp	x19, x20, [sp, #16]
  41db08:	stp	x21, x22, [sp, #32]
  41db0c:	stp	x23, x24, [sp, #48]
  41db10:	mov	w20, w0
  41db14:	mov	x19, x1
  41db18:	mov	x23, x2
  41db1c:	ldr	x1, [x1, #8]
  41db20:	cbnz	x1, 41dc84 <ferror@plt+0x19cf4>
  41db24:	ldr	x0, [x19]
  41db28:	ldr	x2, [x0, #8]
  41db2c:	cbnz	x2, 41dc98 <ferror@plt+0x19d08>
  41db30:	ldr	x1, [x0]
  41db34:	ldr	x2, [x1, #8]
  41db38:	cbnz	x2, 41dcac <ferror@plt+0x19d1c>
  41db3c:	ldr	x3, [x1]
  41db40:	ldr	x2, [x3, #8]
  41db44:	cbnz	x2, 41dcc0 <ferror@plt+0x19d30>
  41db48:	ldr	x4, [x3]
  41db4c:	str	x4, [x3]
  41db50:	str	x3, [x1]
  41db54:	str	x1, [x0]
  41db58:	str	x0, [x19]
  41db5c:	adrp	x21, 49b000 <ferror@plt+0x97070>
  41db60:	add	x21, x21, #0xd88
  41db64:	add	x0, x21, #0x38
  41db68:	bl	4308a4 <ferror@plt+0x2c914>
  41db6c:	mov	w24, w20
  41db70:	ubfiz	x22, x20, #3, #32
  41db74:	ldr	x0, [x21, #64]
  41db78:	ldr	x0, [x0, x24, lsl #3]
  41db7c:	cbz	x0, 41dcd4 <ferror@plt+0x19d44>
  41db80:	ldr	x1, [x0, #8]
  41db84:	ldr	x2, [x1]
  41db88:	ldr	x2, [x2]
  41db8c:	str	x19, [x2, #8]
  41db90:	str	x19, [x0, #8]
  41db94:	str	x1, [x19, #8]
  41db98:	ldr	x1, [x19]
  41db9c:	ldr	x1, [x1]
  41dba0:	str	x0, [x1, #8]
  41dba4:	ldr	x0, [x19]
  41dba8:	ldr	x0, [x0]
  41dbac:	ldr	x0, [x0]
  41dbb0:	str	x23, [x0, #8]
  41dbb4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41dbb8:	ldr	w0, [x0, #3548]
  41dbbc:	cmp	w0, #0x6
  41dbc0:	b.hi	41dce0 <ferror@plt+0x19d50>  // b.pmore
  41dbc4:	add	w0, w0, #0x1
  41dbc8:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41dbcc:	str	w0, [x1, #3548]
  41dbd0:	ldr	x1, [x19]
  41dbd4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41dbd8:	add	x0, x0, #0xd88
  41dbdc:	ldr	w2, [x0, #88]
  41dbe0:	str	x2, [x1, #8]
  41dbe4:	ldr	x1, [x0, #64]
  41dbe8:	str	x19, [x1, x24, lsl #3]
  41dbec:	ldr	w4, [x0, #88]
  41dbf0:	ldr	x0, [x0, #64]
  41dbf4:	ldr	x0, [x0, x24, lsl #3]
  41dbf8:	ldr	x1, [x0, #8]
  41dbfc:	mov	x19, #0x0                   	// #0
  41dc00:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41dc04:	add	x0, x0, #0xd88
  41dc08:	ldr	x3, [x1]
  41dc0c:	ldr	x2, [x3, #8]
  41dc10:	sub	w2, w4, w2
  41dc14:	ldr	x5, [x0, #32]
  41dc18:	cmp	x2, x5
  41dc1c:	b.cc	41dd58 <ferror@plt+0x19dc8>  // b.lo, b.ul, b.last
  41dc20:	ldr	x2, [x1, #8]
  41dc24:	ldr	x3, [x3]
  41dc28:	ldr	x3, [x3, #8]
  41dc2c:	ldr	x5, [x2]
  41dc30:	ldr	x5, [x5]
  41dc34:	str	x3, [x5, #8]
  41dc38:	str	x2, [x3, #8]
  41dc3c:	ldr	x3, [x1]
  41dc40:	ldr	x3, [x3]
  41dc44:	str	xzr, [x3, #8]
  41dc48:	ldr	x3, [x1]
  41dc4c:	ldr	x3, [x3]
  41dc50:	ldr	x3, [x3]
  41dc54:	str	xzr, [x3, #8]
  41dc58:	ldr	x3, [x1]
  41dc5c:	str	xzr, [x3, #8]
  41dc60:	str	x19, [x1, #8]
  41dc64:	ldr	x3, [x0, #64]
  41dc68:	add	x5, x3, x22
  41dc6c:	ldr	x21, [x3, x22]
  41dc70:	mov	x19, x1
  41dc74:	cmp	x1, x21
  41dc78:	b.eq	41dd28 <ferror@plt+0x19d98>  // b.none
  41dc7c:	mov	x1, x2
  41dc80:	b	41dc08 <ferror@plt+0x19c78>
  41dc84:	ldr	x0, [x1]
  41dc88:	str	x0, [x19, #8]
  41dc8c:	mov	x0, x19
  41dc90:	mov	x19, x1
  41dc94:	b	41db28 <ferror@plt+0x19b98>
  41dc98:	ldr	x1, [x2]
  41dc9c:	str	x1, [x0, #8]
  41dca0:	mov	x1, x0
  41dca4:	mov	x0, x2
  41dca8:	b	41db34 <ferror@plt+0x19ba4>
  41dcac:	ldr	x3, [x2]
  41dcb0:	str	x3, [x1, #8]
  41dcb4:	mov	x3, x1
  41dcb8:	mov	x1, x2
  41dcbc:	b	41db40 <ferror@plt+0x19bb0>
  41dcc0:	ldr	x4, [x2]
  41dcc4:	str	x4, [x3, #8]
  41dcc8:	mov	x4, x3
  41dccc:	mov	x3, x2
  41dcd0:	b	41db4c <ferror@plt+0x19bbc>
  41dcd4:	mov	x1, x19
  41dcd8:	mov	x0, x19
  41dcdc:	b	41db84 <ferror@plt+0x19bf4>
  41dce0:	add	x0, sp, #0x40
  41dce4:	bl	410a3c <ferror@plt+0xcaac>
  41dce8:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41dcec:	add	x1, x1, #0xd88
  41dcf0:	ldr	x2, [sp, #72]
  41dcf4:	mov	x0, #0xf7cf                	// #63439
  41dcf8:	movk	x0, #0xe353, lsl #16
  41dcfc:	movk	x0, #0x9ba5, lsl #32
  41dd00:	movk	x0, #0x20c4, lsl #48
  41dd04:	smulh	x0, x2, x0
  41dd08:	asr	x0, x0, #7
  41dd0c:	sub	x0, x0, x2, asr #63
  41dd10:	ldr	x3, [sp, #64]
  41dd14:	mov	w2, #0x3e8                 	// #1000
  41dd18:	madd	w0, w2, w3, w0
  41dd1c:	str	w0, [x1, #88]
  41dd20:	str	wzr, [x1, #84]
  41dd24:	b	41dbd0 <ferror@plt+0x19c40>
  41dd28:	str	xzr, [x5]
  41dd2c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41dd30:	add	x0, x0, #0xd88
  41dd34:	add	x0, x0, #0x38
  41dd38:	bl	4308cc <ferror@plt+0x2c93c>
  41dd3c:	add	w20, w20, #0x1
  41dd40:	lsl	x20, x20, #4
  41dd44:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41dd48:	add	x0, x0, #0xd88
  41dd4c:	add	x0, x0, #0x60
  41dd50:	bl	4308a4 <ferror@plt+0x2c914>
  41dd54:	b	41dd8c <ferror@plt+0x19dfc>
  41dd58:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41dd5c:	add	x0, x0, #0xd88
  41dd60:	add	x0, x0, #0x38
  41dd64:	bl	4308cc <ferror@plt+0x2c93c>
  41dd68:	cbz	x19, 41ddcc <ferror@plt+0x19e3c>
  41dd6c:	mov	x21, x19
  41dd70:	b	41dd3c <ferror@plt+0x19dac>
  41dd74:	ldr	x0, [x1]
  41dd78:	str	x0, [x19, #8]
  41dd7c:	mov	x0, x20
  41dd80:	bl	41d764 <ferror@plt+0x197d4>
  41dd84:	b	41dd98 <ferror@plt+0x19e08>
  41dd88:	cbz	x21, 41ddbc <ferror@plt+0x19e2c>
  41dd8c:	mov	x19, x21
  41dd90:	ldr	x21, [x21, #8]
  41dd94:	str	xzr, [x19, #8]
  41dd98:	ldr	x1, [x19, #8]
  41dd9c:	cbnz	x1, 41dd74 <ferror@plt+0x19de4>
  41dda0:	ldr	x22, [x19]
  41dda4:	mov	x1, x19
  41dda8:	mov	x0, x20
  41ddac:	bl	41d764 <ferror@plt+0x197d4>
  41ddb0:	cbz	x22, 41dd88 <ferror@plt+0x19df8>
  41ddb4:	mov	x19, x22
  41ddb8:	b	41dd98 <ferror@plt+0x19e08>
  41ddbc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41ddc0:	add	x0, x0, #0xd88
  41ddc4:	add	x0, x0, #0x60
  41ddc8:	bl	4308cc <ferror@plt+0x2c93c>
  41ddcc:	ldp	x19, x20, [sp, #16]
  41ddd0:	ldp	x21, x22, [sp, #32]
  41ddd4:	ldp	x23, x24, [sp, #48]
  41ddd8:	ldp	x29, x30, [sp], #80
  41dddc:	ret
  41dde0:	stp	x29, x30, [sp, #-48]!
  41dde4:	mov	x29, sp
  41dde8:	stp	x19, x20, [sp, #16]
  41ddec:	str	x21, [sp, #32]
  41ddf0:	mov	x2, x0
  41ddf4:	mov	w0, w1
  41ddf8:	ubfiz	x19, x0, #4, #32
  41ddfc:	ldr	x20, [x2, #8]
  41de00:	add	x21, x20, x19
  41de04:	ldr	x2, [x21, #8]
  41de08:	ldr	x1, [x20, x19]
  41de0c:	bl	41dafc <ferror@plt+0x19b6c>
  41de10:	str	xzr, [x20, x19]
  41de14:	str	xzr, [x21, #8]
  41de18:	ldp	x19, x20, [sp, #16]
  41de1c:	ldr	x21, [sp, #32]
  41de20:	ldp	x29, x30, [sp], #48
  41de24:	ret
  41de28:	stp	x29, x30, [sp, #-96]!
  41de2c:	mov	x29, sp
  41de30:	stp	x23, x24, [sp, #48]
  41de34:	mov	x23, x0
  41de38:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41de3c:	ldr	x0, [x0, #3472]
  41de40:	sub	x0, x0, #0x30
  41de44:	lsr	x0, x0, #7
  41de48:	cbz	w0, 41df28 <ferror@plt+0x19f98>
  41de4c:	stp	x19, x20, [sp, #16]
  41de50:	stp	x21, x22, [sp, #32]
  41de54:	stp	x25, x26, [sp, #64]
  41de58:	mov	w26, w0
  41de5c:	mov	x21, #0x0                   	// #0
  41de60:	mov	w22, #0x0                   	// #0
  41de64:	add	x24, sp, #0x60
  41de68:	adrp	x25, 49b000 <ferror@plt+0x97070>
  41de6c:	add	x25, x25, #0xd88
  41de70:	add	x25, x25, #0x60
  41de74:	b	41ded0 <ferror@plt+0x19f40>
  41de78:	mov	x0, x25
  41de7c:	bl	4308a4 <ferror@plt+0x2c914>
  41de80:	ldr	x1, [x19]
  41de84:	cbz	x1, 41dea8 <ferror@plt+0x19f18>
  41de88:	ldr	x2, [x1, #8]
  41de8c:	cbnz	x2, 41deb4 <ferror@plt+0x19f24>
  41de90:	ldr	x0, [x1]
  41de94:	str	x0, [x19]
  41de98:	mov	x0, x21
  41de9c:	bl	41d764 <ferror@plt+0x197d4>
  41dea0:	ldr	x1, [x19]
  41dea4:	cbnz	x1, 41de88 <ferror@plt+0x19ef8>
  41dea8:	mov	x0, x25
  41deac:	bl	4308cc <ferror@plt+0x2c93c>
  41deb0:	b	41df0c <ferror@plt+0x19f7c>
  41deb4:	ldr	x0, [x2]
  41deb8:	str	x0, [x1, #8]
  41debc:	mov	x1, x2
  41dec0:	b	41de98 <ferror@plt+0x19f08>
  41dec4:	add	w22, w22, #0x1
  41dec8:	cmp	w26, w22
  41decc:	b.eq	41df1c <ferror@plt+0x19f8c>  // b.none
  41ded0:	ldr	x0, [x23]
  41ded4:	add	x0, x0, x21
  41ded8:	str	x0, [sp, #80]
  41dedc:	ldr	x0, [x23, #8]
  41dee0:	add	x0, x0, x21
  41dee4:	str	x0, [sp, #88]
  41dee8:	add	x21, x21, #0x10
  41deec:	add	x20, sp, #0x50
  41def0:	ldr	x19, [x20]
  41def4:	ldr	x2, [x19, #8]
  41def8:	cmp	x2, #0x3
  41defc:	b.ls	41de78 <ferror@plt+0x19ee8>  // b.plast
  41df00:	ldr	x1, [x19]
  41df04:	mov	w0, w22
  41df08:	bl	41dafc <ferror@plt+0x19b6c>
  41df0c:	add	x20, x20, #0x8
  41df10:	cmp	x24, x20
  41df14:	b.ne	41def0 <ferror@plt+0x19f60>  // b.any
  41df18:	b	41dec4 <ferror@plt+0x19f34>
  41df1c:	ldp	x19, x20, [sp, #16]
  41df20:	ldp	x21, x22, [sp, #32]
  41df24:	ldp	x25, x26, [sp, #64]
  41df28:	mov	x0, x23
  41df2c:	bl	413498 <ferror@plt+0xf508>
  41df30:	ldp	x23, x24, [sp, #48]
  41df34:	ldp	x29, x30, [sp], #96
  41df38:	ret
  41df3c:	cbz	x0, 41e1c8 <ferror@plt+0x1a238>
  41df40:	stp	x29, x30, [sp, #-64]!
  41df44:	mov	x29, sp
  41df48:	stp	x19, x20, [sp, #16]
  41df4c:	stp	x21, x22, [sp, #32]
  41df50:	mov	x19, x0
  41df54:	mov	x22, x1
  41df58:	adrp	x20, 49b000 <ferror@plt+0x97070>
  41df5c:	add	x20, x20, #0xd88
  41df60:	add	x0, x20, #0x80
  41df64:	bl	4308a4 <ferror@plt+0x2c914>
  41df68:	ldr	x2, [x20, #136]
  41df6c:	cbz	x2, 41e214 <ferror@plt+0x1a284>
  41df70:	mov	x20, x19
  41df74:	mov	x21, #0x7423                	// #29731
  41df78:	movk	x21, #0x2b11, lsl #16
  41df7c:	movk	x21, #0x42cf, lsl #32
  41df80:	movk	x21, #0x2034, lsl #48
  41df84:	umulh	x21, x19, x21
  41df88:	lsr	x21, x21, #17
  41df8c:	mov	x0, #0xf33                 	// #3891
  41df90:	movk	x0, #0xb051, lsl #16
  41df94:	movk	x0, #0x901, lsl #32
  41df98:	movk	x0, #0x30, lsl #48
  41df9c:	umulh	x1, x21, x0
  41dfa0:	sub	x0, x21, x1
  41dfa4:	add	x0, x1, x0, lsr #1
  41dfa8:	lsr	x0, x0, #11
  41dfac:	lsl	x1, x0, #10
  41dfb0:	sub	x1, x1, x0
  41dfb4:	add	x0, x0, x1, lsl #2
  41dfb8:	sub	x21, x21, x0
  41dfbc:	ldr	x1, [x2, x21, lsl #3]
  41dfc0:	cbz	x1, 41e214 <ferror@plt+0x1a284>
  41dfc4:	stp	x23, x24, [sp, #48]
  41dfc8:	mov	x0, #0x403                 	// #1027
  41dfcc:	movk	x0, #0x1008, lsl #16
  41dfd0:	movk	x0, #0x4020, lsl #32
  41dfd4:	movk	x0, #0x80, lsl #48
  41dfd8:	umulh	x2, x19, x0
  41dfdc:	sub	x0, x19, x2
  41dfe0:	add	x0, x2, x0, lsr #1
  41dfe4:	lsr	x0, x0, #8
  41dfe8:	lsl	x23, x0, #9
  41dfec:	sub	x23, x23, x0
  41dff0:	sub	x23, x19, x23
  41dff4:	lsl	x23, x23, #4
  41dff8:	add	x0, x1, x23
  41dffc:	ldr	w7, [x0, #8]
  41e000:	ldr	x5, [x1, x23]
  41e004:	cbz	w7, 41e208 <ferror@plt+0x1a278>
  41e008:	mov	w3, w7
  41e00c:	mov	w1, #0x0                   	// #0
  41e010:	mov	w8, #0xffffffff            	// #-1
  41e014:	b	41e254 <ferror@plt+0x1a2c4>
  41e018:	mov	w3, w4
  41e01c:	mov	w2, w8
  41e020:	b	41e24c <ferror@plt+0x1a2bc>
  41e024:	add	x0, x6, #0x10
  41e028:	cmp	w2, #0x0
  41e02c:	csel	x6, x0, x6, gt
  41e030:	ubfiz	x7, x7, #4, #32
  41e034:	add	x5, x5, x7
  41e038:	cmp	x6, x5
  41e03c:	b.cs	41e210 <ferror@plt+0x1a280>  // b.hs, b.nlast
  41e040:	ldr	x0, [x6]
  41e044:	cmp	x19, x0
  41e048:	b.eq	41e054 <ferror@plt+0x1a0c4>  // b.none
  41e04c:	ldp	x23, x24, [sp, #48]
  41e050:	b	41e214 <ferror@plt+0x1a284>
  41e054:	ldr	x24, [x6, #8]
  41e058:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e05c:	add	x0, x0, #0xd88
  41e060:	add	x0, x0, #0x80
  41e064:	bl	4308cc <ferror@plt+0x2c93c>
  41e068:	cmp	x22, x24
  41e06c:	b.eq	41e078 <ferror@plt+0x1a0e8>  // b.none
  41e070:	orr	x0, x22, x24
  41e074:	cbnz	x0, 41e0b8 <ferror@plt+0x1a128>
  41e078:	adrp	x24, 49b000 <ferror@plt+0x97070>
  41e07c:	add	x24, x24, #0xd88
  41e080:	add	x0, x24, #0x80
  41e084:	bl	4308a4 <ferror@plt+0x2c914>
  41e088:	ldr	x24, [x24, #136]
  41e08c:	cbz	x24, 41e118 <ferror@plt+0x1a188>
  41e090:	ldr	x0, [x24, x21, lsl #3]
  41e094:	cbz	x0, 41e118 <ferror@plt+0x1a188>
  41e098:	add	x9, x0, x23
  41e09c:	ldr	w8, [x9, #8]
  41e0a0:	ldr	x6, [x0, x23]
  41e0a4:	cbz	w8, 41e118 <ferror@plt+0x1a188>
  41e0a8:	mov	w4, w8
  41e0ac:	mov	w3, #0x0                   	// #0
  41e0b0:	mov	w7, #0xffffffff            	// #-1
  41e0b4:	b	41e1dc <ferror@plt+0x1a24c>
  41e0b8:	mov	x4, x22
  41e0bc:	mov	x3, x24
  41e0c0:	mov	x2, x19
  41e0c4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41e0c8:	add	x1, x1, #0x260
  41e0cc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e0d0:	ldr	x0, [x0, #2352]
  41e0d4:	bl	403f40 <fprintf@plt>
  41e0d8:	mov	w0, #0x0                   	// #0
  41e0dc:	ldp	x23, x24, [sp, #48]
  41e0e0:	ldp	x19, x20, [sp, #16]
  41e0e4:	ldp	x21, x22, [sp, #32]
  41e0e8:	ldp	x29, x30, [sp], #64
  41e0ec:	ret
  41e0f0:	mov	w4, w5
  41e0f4:	mov	w2, w7
  41e0f8:	b	41e1d4 <ferror@plt+0x1a244>
  41e0fc:	add	x1, x0, #0x10
  41e100:	cmp	w2, #0x0
  41e104:	csel	x0, x1, x0, gt
  41e108:	ubfiz	x1, x8, #4, #32
  41e10c:	add	x1, x6, x1
  41e110:	cmp	x0, x1
  41e114:	b.cc	41e150 <ferror@plt+0x1a1c0>  // b.lo, b.ul, b.last
  41e118:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e11c:	add	x0, x0, #0xd88
  41e120:	add	x0, x0, #0x80
  41e124:	bl	4308cc <ferror@plt+0x2c93c>
  41e128:	mov	x3, x22
  41e12c:	mov	x2, x19
  41e130:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41e134:	add	x1, x1, #0x2c0
  41e138:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e13c:	ldr	x0, [x0, #2352]
  41e140:	bl	403f40 <fprintf@plt>
  41e144:	mov	w0, #0x0                   	// #0
  41e148:	ldp	x23, x24, [sp, #48]
  41e14c:	b	41e0e0 <ferror@plt+0x1a150>
  41e150:	ldr	x1, [x0]
  41e154:	cmp	x19, x1
  41e158:	b.ne	41e118 <ferror@plt+0x1a188>  // b.any
  41e15c:	sub	w8, w8, #0x1
  41e160:	str	w8, [x9, #8]
  41e164:	ldr	x2, [x24, x21, lsl #3]
  41e168:	add	x2, x2, x23
  41e16c:	sub	x1, x0, x6
  41e170:	asr	x1, x1, #4
  41e174:	ldr	w2, [x2, #8]
  41e178:	sub	w2, w2, w1
  41e17c:	lsl	x2, x2, #4
  41e180:	add	x1, x0, #0x10
  41e184:	bl	403480 <memmove@plt>
  41e188:	ldr	x0, [x24, x21, lsl #3]
  41e18c:	add	x1, x0, x23
  41e190:	ldr	w1, [x1, #8]
  41e194:	cbz	w1, 41e1b4 <ferror@plt+0x1a224>
  41e198:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e19c:	add	x0, x0, #0xd88
  41e1a0:	add	x0, x0, #0x80
  41e1a4:	bl	4308cc <ferror@plt+0x2c93c>
  41e1a8:	mov	w0, #0x1                   	// #1
  41e1ac:	ldp	x23, x24, [sp, #48]
  41e1b0:	b	41e0e0 <ferror@plt+0x1a150>
  41e1b4:	ldr	x0, [x0, x23]
  41e1b8:	bl	403b90 <free@plt>
  41e1bc:	ldr	x0, [x24, x21, lsl #3]
  41e1c0:	str	xzr, [x0, x23]
  41e1c4:	b	41e198 <ferror@plt+0x1a208>
  41e1c8:	mov	w0, #0x1                   	// #1
  41e1cc:	ret
  41e1d0:	add	w3, w5, #0x1
  41e1d4:	cmp	w4, w3
  41e1d8:	b.ls	41e0fc <ferror@plt+0x1a16c>  // b.plast
  41e1dc:	add	w2, w4, w3
  41e1e0:	lsr	w5, w2, #1
  41e1e4:	lsr	w2, w2, #1
  41e1e8:	lsl	x2, x2, #4
  41e1ec:	add	x0, x6, x2
  41e1f0:	ldr	x1, [x6, x2]
  41e1f4:	cmp	x20, x1
  41e1f8:	b.cc	41e0f0 <ferror@plt+0x1a160>  // b.lo, b.ul, b.last
  41e1fc:	cset	w2, ne  // ne = any
  41e200:	b.ne	41e1d0 <ferror@plt+0x1a240>  // b.any
  41e204:	b	41e108 <ferror@plt+0x1a178>
  41e208:	ldp	x23, x24, [sp, #48]
  41e20c:	b	41e214 <ferror@plt+0x1a284>
  41e210:	ldp	x23, x24, [sp, #48]
  41e214:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e218:	add	x0, x0, #0xd88
  41e21c:	add	x0, x0, #0x80
  41e220:	bl	4308cc <ferror@plt+0x2c93c>
  41e224:	mov	x3, x22
  41e228:	mov	x2, x19
  41e22c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41e230:	add	x1, x1, #0x2c0
  41e234:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e238:	ldr	x0, [x0, #2352]
  41e23c:	bl	403f40 <fprintf@plt>
  41e240:	mov	w0, #0x0                   	// #0
  41e244:	b	41e0e0 <ferror@plt+0x1a150>
  41e248:	add	w1, w4, #0x1
  41e24c:	cmp	w1, w3
  41e250:	b.cs	41e024 <ferror@plt+0x1a094>  // b.hs, b.nlast
  41e254:	add	w2, w1, w3
  41e258:	lsr	w4, w2, #1
  41e25c:	lsr	w2, w2, #1
  41e260:	lsl	x2, x2, #4
  41e264:	add	x6, x5, x2
  41e268:	ldr	x0, [x5, x2]
  41e26c:	cmp	x20, x0
  41e270:	b.cc	41e018 <ferror@plt+0x1a088>  // b.lo, b.ul, b.last
  41e274:	cset	w2, ne  // ne = any
  41e278:	b.ne	41e248 <ferror@plt+0x1a2b8>  // b.any
  41e27c:	b	41e030 <ferror@plt+0x1a0a0>
  41e280:	stp	x29, x30, [sp, #-80]!
  41e284:	mov	x29, sp
  41e288:	stp	x19, x20, [sp, #16]
  41e28c:	stp	x21, x22, [sp, #32]
  41e290:	mov	x20, x0
  41e294:	lsr	x19, x0, #4
  41e298:	sub	w19, w19, #0x1
  41e29c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e2a0:	ldr	x22, [x0, #3568]
  41e2a4:	ldr	x0, [x22, x19, lsl #3]
  41e2a8:	cbz	x0, 41e304 <ferror@plt+0x1a374>
  41e2ac:	ldr	x0, [x0]
  41e2b0:	cbz	x0, 41e304 <ferror@plt+0x1a374>
  41e2b4:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41e2b8:	add	x1, x1, #0xd88
  41e2bc:	ldr	x0, [x1, #104]
  41e2c0:	ldr	x2, [x0, x19, lsl #3]
  41e2c4:	ldr	x0, [x2]
  41e2c8:	ldr	x3, [x0]
  41e2cc:	str	x3, [x2]
  41e2d0:	ldr	x2, [x1, #104]
  41e2d4:	ldr	x3, [x2, x19, lsl #3]
  41e2d8:	ldr	w2, [x3, #8]
  41e2dc:	add	w2, w2, #0x1
  41e2e0:	str	w2, [x3, #8]
  41e2e4:	ldr	x1, [x1, #104]
  41e2e8:	ldr	x2, [x1, x19, lsl #3]
  41e2ec:	ldr	x3, [x2]
  41e2f0:	cbz	x3, 41e44c <ferror@plt+0x1a4bc>
  41e2f4:	ldp	x19, x20, [sp, #16]
  41e2f8:	ldp	x21, x22, [sp, #32]
  41e2fc:	ldp	x29, x30, [sp], #80
  41e300:	ret
  41e304:	str	x23, [sp, #48]
  41e308:	lsl	x0, x20, #3
  41e30c:	add	x0, x0, #0x2f
  41e310:	clz	x0, x0
  41e314:	eor	w0, w0, #0x3f
  41e318:	add	w0, w0, #0x1
  41e31c:	mov	w21, #0x1                   	// #1
  41e320:	lsl	w0, w21, w0
  41e324:	sxtw	x0, w0
  41e328:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41e32c:	ldr	x21, [x1, #3464]
  41e330:	cmp	x21, x0
  41e334:	csel	x21, x21, x0, cs  // cs = hs, nlast
  41e338:	sub	x2, x21, #0x10
  41e33c:	mov	x1, x21
  41e340:	add	x0, sp, #0x48
  41e344:	bl	4038d0 <posix_memalign@plt>
  41e348:	mov	w23, w0
  41e34c:	cbnz	w0, 41e404 <ferror@plt+0x1a474>
  41e350:	ldr	x1, [sp, #72]
  41e354:	cbz	x1, 41e404 <ferror@plt+0x1a474>
  41e358:	udiv	x0, x1, x21
  41e35c:	mul	x0, x0, x21
  41e360:	cmp	x1, x0
  41e364:	b.ne	41e42c <ferror@plt+0x1a49c>  // b.any
  41e368:	sub	x21, x21, #0x30
  41e36c:	add	x3, x1, x21
  41e370:	str	wzr, [x3, #8]
  41e374:	udiv	x0, x21, x20
  41e378:	msub	x2, x0, x20, x21
  41e37c:	cbz	x2, 41e3a4 <ferror@plt+0x1a414>
  41e380:	adrp	x4, 49b000 <ferror@plt+0x97070>
  41e384:	add	x4, x4, #0xd88
  41e388:	ldr	w6, [x4, #112]
  41e38c:	ubfiz	x5, x6, #4, #32
  41e390:	udiv	x7, x5, x2
  41e394:	msub	x2, x7, x2, x5
  41e398:	ldr	w5, [x4, #40]
  41e39c:	add	w5, w5, w6
  41e3a0:	str	w5, [x4, #112]
  41e3a4:	add	x2, x1, x2
  41e3a8:	str	x2, [x1, x21]
  41e3ac:	subs	x1, x0, #0x1
  41e3b0:	b.eq	41e3d0 <ferror@plt+0x1a440>  // b.none
  41e3b4:	mov	w0, #0x0                   	// #0
  41e3b8:	neg	x4, x20
  41e3bc:	add	x2, x2, x20
  41e3c0:	str	x2, [x2, x4]
  41e3c4:	add	w0, w0, #0x1
  41e3c8:	cmp	x1, w0, uxtw
  41e3cc:	b.hi	41e3bc <ferror@plt+0x1a42c>  // b.pmore
  41e3d0:	str	xzr, [x2]
  41e3d4:	ldr	x0, [x22, x19, lsl #3]
  41e3d8:	cbz	x0, 41e440 <ferror@plt+0x1a4b0>
  41e3dc:	ldr	x1, [x0, #24]
  41e3e0:	str	x3, [x0, #24]
  41e3e4:	str	x3, [x1, #16]
  41e3e8:	str	x0, [x3, #16]
  41e3ec:	str	x1, [x3, #24]
  41e3f0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e3f4:	ldr	x0, [x0, #3568]
  41e3f8:	str	x3, [x0, x19, lsl #3]
  41e3fc:	ldr	x23, [sp, #48]
  41e400:	b	41e2b4 <ferror@plt+0x1a324>
  41e404:	bl	403e80 <__errno_location@plt>
  41e408:	str	w23, [x0]
  41e40c:	mov	w0, w23
  41e410:	bl	4039a0 <strerror@plt>
  41e414:	mov	x3, x0
  41e418:	mov	w2, w21
  41e41c:	sub	w1, w21, #0x10
  41e420:	adrp	x0, 442000 <ferror@plt+0x3e070>
  41e424:	add	x0, x0, #0x310
  41e428:	bl	41d668 <ferror@plt+0x196d8>
  41e42c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41e430:	add	x1, x1, #0x348
  41e434:	adrp	x0, 442000 <ferror@plt+0x3e070>
  41e438:	add	x0, x0, #0x1a0
  41e43c:	bl	41d668 <ferror@plt+0x196d8>
  41e440:	str	x3, [x3, #16]
  41e444:	str	x3, [x3, #24]
  41e448:	b	41e3f0 <ferror@plt+0x1a460>
  41e44c:	ldr	x2, [x2, #16]
  41e450:	str	x2, [x1, x19, lsl #3]
  41e454:	b	41e2f4 <ferror@plt+0x1a364>
  41e458:	adrp	x2, 49b000 <ferror@plt+0x97070>
  41e45c:	ldr	x2, [x2, #3584]
  41e460:	cbnz	x2, 41e498 <ferror@plt+0x1a508>
  41e464:	cmp	w0, #0x3
  41e468:	b.eq	41e4f8 <ferror@plt+0x1a568>  // b.none
  41e46c:	cmp	w0, #0x3
  41e470:	b.hi	41e4cc <ferror@plt+0x1a53c>  // b.pmore
  41e474:	cmp	w0, #0x1
  41e478:	b.eq	41e4e4 <ferror@plt+0x1a554>  // b.none
  41e47c:	cmp	w0, #0x2
  41e480:	b.ne	41e4c8 <ferror@plt+0x1a538>  // b.any
  41e484:	cmp	x1, #0x0
  41e488:	cset	w1, ne  // ne = any
  41e48c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e490:	str	w1, [x0, #1932]
  41e494:	ret
  41e498:	stp	x29, x30, [sp, #-16]!
  41e49c:	mov	x29, sp
  41e4a0:	adrp	x2, 442000 <ferror@plt+0x3e070>
  41e4a4:	add	x2, x2, #0x1b8
  41e4a8:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41e4ac:	add	x1, x1, #0x3a8
  41e4b0:	add	x1, x1, #0x20
  41e4b4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41e4b8:	add	x0, x0, #0xb60
  41e4bc:	bl	4149c4 <ferror@plt+0x10a34>
  41e4c0:	ldp	x29, x30, [sp], #16
  41e4c4:	ret
  41e4c8:	ret
  41e4cc:	cmp	w0, #0x4
  41e4d0:	b.ne	41e4e0 <ferror@plt+0x1a550>  // b.any
  41e4d4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e4d8:	str	w1, [x0, #1952]
  41e4dc:	ret
  41e4e0:	ret
  41e4e4:	cmp	x1, #0x0
  41e4e8:	cset	w1, ne  // ne = any
  41e4ec:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e4f0:	str	w1, [x0, #1928]
  41e4f4:	ret
  41e4f8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e4fc:	str	x1, [x0, #1944]
  41e500:	ret
  41e504:	cmp	w0, #0x3
  41e508:	b.eq	41e570 <ferror@plt+0x1a5e0>  // b.none
  41e50c:	cmp	w0, #0x3
  41e510:	b.ls	41e538 <ferror@plt+0x1a5a8>  // b.plast
  41e514:	cmp	w0, #0x4
  41e518:	b.eq	41e57c <ferror@plt+0x1a5ec>  // b.none
  41e51c:	cmp	w0, #0x5
  41e520:	b.ne	41e55c <ferror@plt+0x1a5cc>  // b.any
  41e524:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e528:	ldr	x0, [x0, #3472]
  41e52c:	sub	x0, x0, #0x30
  41e530:	lsr	x0, x0, #7
  41e534:	b	41e56c <ferror@plt+0x1a5dc>
  41e538:	cmp	w0, #0x1
  41e53c:	b.eq	41e564 <ferror@plt+0x1a5d4>  // b.none
  41e540:	cmp	w0, #0x2
  41e544:	b.ne	41e554 <ferror@plt+0x1a5c4>  // b.any
  41e548:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e54c:	ldrsw	x0, [x0, #1932]
  41e550:	b	41e56c <ferror@plt+0x1a5dc>
  41e554:	mov	x0, #0x0                   	// #0
  41e558:	b	41e56c <ferror@plt+0x1a5dc>
  41e55c:	mov	x0, #0x0                   	// #0
  41e560:	b	41e56c <ferror@plt+0x1a5dc>
  41e564:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e568:	ldrsw	x0, [x0, #1928]
  41e56c:	ret
  41e570:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e574:	ldr	x0, [x0, #1944]
  41e578:	b	41e56c <ferror@plt+0x1a5dc>
  41e57c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e580:	ldr	w0, [x0, #1952]
  41e584:	b	41e56c <ferror@plt+0x1a5dc>
  41e588:	sub	sp, sp, #0x220
  41e58c:	stp	x29, x30, [sp]
  41e590:	mov	x29, sp
  41e594:	str	x19, [sp, #16]
  41e598:	mov	x19, x2
  41e59c:	cbz	x2, 41e5c4 <ferror@plt+0x1a634>
  41e5a0:	mov	w3, w0
  41e5a4:	str	wzr, [x2]
  41e5a8:	mov	x0, #0x0                   	// #0
  41e5ac:	cmp	w3, #0x6
  41e5b0:	b.eq	41e5ec <ferror@plt+0x1a65c>  // b.none
  41e5b4:	ldr	x19, [sp, #16]
  41e5b8:	ldp	x29, x30, [sp]
  41e5bc:	add	sp, sp, #0x220
  41e5c0:	ret
  41e5c4:	adrp	x2, 442000 <ferror@plt+0x3e070>
  41e5c8:	add	x2, x2, #0x370
  41e5cc:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41e5d0:	add	x1, x1, #0x3a8
  41e5d4:	add	x1, x1, #0x38
  41e5d8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41e5dc:	add	x0, x0, #0xb60
  41e5e0:	bl	4149c4 <ferror@plt+0x10a34>
  41e5e4:	mov	x0, x19
  41e5e8:	b	41e5b4 <ferror@plt+0x1a624>
  41e5ec:	add	x0, x1, #0x1
  41e5f0:	lsl	x0, x0, #4
  41e5f4:	str	x0, [sp, #32]
  41e5f8:	adrp	x3, 49b000 <ferror@plt+0x97070>
  41e5fc:	add	x3, x3, #0xd88
  41e600:	ldr	x5, [x3, #72]
  41e604:	ldr	w0, [x5, x1, lsl #2]
  41e608:	str	x0, [sp, #40]
  41e60c:	add	w4, w1, #0x1
  41e610:	add	x0, x4, x4, lsl #2
  41e614:	lsl	x0, x0, #4
  41e618:	cmp	x0, #0xa0
  41e61c:	mov	x2, #0xa0                  	// #160
  41e620:	csel	x2, x0, x2, cs  // cs = hs, nlast
  41e624:	ldr	x0, [x3, #8]
  41e628:	udiv	x0, x0, x2
  41e62c:	cmp	x0, #0x4
  41e630:	mov	x2, #0x4                   	// #4
  41e634:	csel	x0, x0, x2, cs  // cs = hs, nlast
  41e638:	mov	w2, w0
  41e63c:	ldr	w1, [x5, w1, uxtw #2]
  41e640:	cbnz	w1, 41e664 <ferror@plt+0x1a6d4>
  41e644:	mov	w2, w2
  41e648:	str	x2, [sp, #48]
  41e64c:	mov	w0, #0x3                   	// #3
  41e650:	str	w0, [x19]
  41e654:	mov	w1, #0x18                  	// #24
  41e658:	add	x0, sp, #0x20
  41e65c:	bl	42014c <ferror@plt+0x1c1bc>
  41e660:	b	41e5b4 <ferror@plt+0x1a624>
  41e664:	lsl	w1, w1, #6
  41e668:	lsl	x4, x4, #4
  41e66c:	udiv	x4, x1, x4
  41e670:	cmp	w0, w4
  41e674:	csel	w2, w0, w4, cs  // cs = hs, nlast
  41e678:	b	41e644 <ferror@plt+0x1a6b4>
  41e67c:	stp	x29, x30, [sp, #-96]!
  41e680:	mov	x29, sp
  41e684:	stp	x19, x20, [sp, #16]
  41e688:	stp	x21, x22, [sp, #32]
  41e68c:	mov	x21, x0
  41e690:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e694:	add	x0, x0, #0x788
  41e698:	add	x0, x0, #0x20
  41e69c:	bl	430c58 <ferror@plt+0x2ccc8>
  41e6a0:	mov	x19, x0
  41e6a4:	cbz	x0, 41e768 <ferror@plt+0x1a7d8>
  41e6a8:	add	x1, x21, #0xf
  41e6ac:	ands	x20, x1, #0xfffffffffffffff0
  41e6b0:	b.eq	41ecd4 <ferror@plt+0x1ad44>  // b.none
  41e6b4:	stp	x23, x24, [sp, #48]
  41e6b8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e6bc:	ldr	x0, [x0, #3512]
  41e6c0:	cmp	x20, x0
  41e6c4:	b.ls	41e6fc <ferror@plt+0x1a76c>  // b.plast
  41e6c8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e6cc:	ldr	w0, [x0, #3480]
  41e6d0:	cmp	w0, #0x0
  41e6d4:	ccmp	x20, #0x0, #0x4, eq  // eq = none
  41e6d8:	b.eq	41ece4 <ferror@plt+0x1ad54>  // b.none
  41e6dc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e6e0:	ldr	x0, [x0, #3472]
  41e6e4:	sub	x0, x0, #0x30
  41e6e8:	cmp	x20, x0, lsr #3
  41e6ec:	b.hi	41ecd0 <ferror@plt+0x1ad40>  // b.pmore
  41e6f0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e6f4:	ldr	w0, [x0, #3484]
  41e6f8:	cbnz	w0, 41eca0 <ferror@plt+0x1ad10>
  41e6fc:	lsr	x20, x1, #4
  41e700:	sub	w23, w20, #0x1
  41e704:	lsl	x22, x23, #4
  41e708:	ldr	x0, [x19]
  41e70c:	add	x1, x0, x22
  41e710:	ldr	x0, [x0, x22]
  41e714:	cbz	x0, 41e7dc <ferror@plt+0x1a84c>
  41e718:	ldr	x1, [x19]
  41e71c:	add	x2, x1, x22
  41e720:	ldr	x19, [x1, x22]
  41e724:	ldr	x0, [x19, #8]
  41e728:	cbnz	x0, 41ea3c <ferror@plt+0x1aaac>
  41e72c:	ldr	x0, [x19]
  41e730:	str	x0, [x1, x22]
  41e734:	ldr	x1, [x2, #8]
  41e738:	cbz	x1, 41ea4c <ferror@plt+0x1aabc>
  41e73c:	sub	x1, x1, #0x1
  41e740:	str	x1, [x2, #8]
  41e744:	ldp	x23, x24, [sp, #48]
  41e748:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e74c:	ldr	w0, [x0, #3488]
  41e750:	cbnz	w0, 41ea54 <ferror@plt+0x1aac4>
  41e754:	mov	x0, x19
  41e758:	ldp	x19, x20, [sp, #16]
  41e75c:	ldp	x21, x22, [sp, #32]
  41e760:	ldp	x29, x30, [sp], #96
  41e764:	ret
  41e768:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41e76c:	add	x19, x19, #0xd88
  41e770:	add	x0, x19, #0x90
  41e774:	bl	4308a4 <ferror@plt+0x2c914>
  41e778:	ldr	x0, [x19, #120]
  41e77c:	cbz	x0, 41e7d4 <ferror@plt+0x1a844>
  41e780:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41e784:	add	x19, x19, #0xd88
  41e788:	add	x0, x19, #0x90
  41e78c:	bl	4308cc <ferror@plt+0x2c93c>
  41e790:	ldr	x20, [x19, #8]
  41e794:	sub	x20, x20, #0x30
  41e798:	ubfx	x20, x20, #7, #32
  41e79c:	lsl	x0, x20, #5
  41e7a0:	add	x0, x0, #0x10
  41e7a4:	bl	4133b0 <ferror@plt+0xf420>
  41e7a8:	mov	x19, x0
  41e7ac:	add	x0, x0, #0x10
  41e7b0:	str	x0, [x19]
  41e7b4:	add	x20, x0, x20, lsl #4
  41e7b8:	str	x20, [x19, #8]
  41e7bc:	mov	x1, x19
  41e7c0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e7c4:	add	x0, x0, #0x788
  41e7c8:	add	x0, x0, #0x20
  41e7cc:	bl	430c74 <ferror@plt+0x2cce4>
  41e7d0:	b	41e6a8 <ferror@plt+0x1a718>
  41e7d4:	bl	41d8b0 <ferror@plt+0x19920>
  41e7d8:	b	41e780 <ferror@plt+0x1a7f0>
  41e7dc:	stp	x25, x26, [sp, #64]
  41e7e0:	ldr	x2, [x1, #8]
  41e7e4:	ldr	x0, [x19, #8]
  41e7e8:	add	x0, x0, x22
  41e7ec:	ldp	x4, x5, [x0]
  41e7f0:	stp	x4, x5, [x1]
  41e7f4:	ldr	x0, [x19, #8]
  41e7f8:	add	x1, x0, x22
  41e7fc:	str	xzr, [x0, x22]
  41e800:	str	x2, [x1, #8]
  41e804:	ldr	x24, [x19]
  41e808:	add	x26, x24, x22
  41e80c:	ldr	x25, [x24, x22]
  41e810:	cbz	x25, 41e81c <ferror@plt+0x1a88c>
  41e814:	ldp	x25, x26, [sp, #64]
  41e818:	b	41e718 <ferror@plt+0x1a788>
  41e81c:	stp	x27, x28, [sp, #80]
  41e820:	str	xzr, [x26, #8]
  41e824:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e828:	add	x0, x0, #0xd88
  41e82c:	ldr	x27, [x0, #72]
  41e830:	add	x0, x0, #0x38
  41e834:	bl	4308f4 <ferror@plt+0x2c964>
  41e838:	cbz	w0, 41e8f4 <ferror@plt+0x1a964>
  41e83c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e840:	ldr	w0, [x0, #3544]
  41e844:	sub	w0, w0, #0x1
  41e848:	cmn	w0, #0xb
  41e84c:	b.lt	41e944 <ferror@plt+0x1a9b4>  // b.tstop
  41e850:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41e854:	str	w0, [x1, #3544]
  41e858:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e85c:	ldr	x0, [x0, #3528]
  41e860:	ldr	x27, [x0, x23, lsl #3]
  41e864:	cbz	x27, 41e964 <ferror@plt+0x1a9d4>
  41e868:	ldr	x0, [x27, #8]
  41e86c:	ldr	x1, [x27]
  41e870:	ldr	x1, [x1]
  41e874:	ldr	x1, [x1, #8]
  41e878:	ldr	x2, [x0]
  41e87c:	ldr	x2, [x2]
  41e880:	str	x1, [x2, #8]
  41e884:	str	x0, [x1, #8]
  41e888:	cmp	x27, x1
  41e88c:	csel	x1, x1, x25, ne  // ne = any
  41e890:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e894:	add	x0, x0, #0xd88
  41e898:	ldr	x2, [x0, #64]
  41e89c:	str	x1, [x2, x23, lsl #3]
  41e8a0:	add	x0, x0, #0x38
  41e8a4:	bl	4308cc <ferror@plt+0x2c93c>
  41e8a8:	ldr	x0, [x27]
  41e8ac:	ldr	x0, [x0]
  41e8b0:	ldr	x0, [x0]
  41e8b4:	ldr	x0, [x0, #8]
  41e8b8:	str	x0, [x26, #8]
  41e8bc:	str	xzr, [x27, #8]
  41e8c0:	ldr	x0, [x27]
  41e8c4:	ldr	x0, [x0]
  41e8c8:	str	xzr, [x0, #8]
  41e8cc:	ldr	x0, [x27]
  41e8d0:	ldr	x0, [x0]
  41e8d4:	ldr	x0, [x0]
  41e8d8:	str	xzr, [x0, #8]
  41e8dc:	ldr	x0, [x27]
  41e8e0:	str	xzr, [x0, #8]
  41e8e4:	str	x27, [x24, x22]
  41e8e8:	ldp	x25, x26, [sp, #64]
  41e8ec:	ldp	x27, x28, [sp, #80]
  41e8f0:	b	41e718 <ferror@plt+0x1a788>
  41e8f4:	adrp	x28, 49b000 <ferror@plt+0x97070>
  41e8f8:	add	x28, x28, #0xd88
  41e8fc:	add	x0, x28, #0x38
  41e900:	bl	4308a4 <ferror@plt+0x2c914>
  41e904:	ldr	w0, [x28, #80]
  41e908:	add	w0, w0, #0x1
  41e90c:	cmp	w0, #0x0
  41e910:	b.le	41e938 <ferror@plt+0x1a9a8>
  41e914:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e918:	str	wzr, [x0, #3544]
  41e91c:	ldr	w0, [x27, x23, lsl #2]
  41e920:	add	w0, w0, #0x1
  41e924:	cmp	w0, #0x100
  41e928:	mov	w1, #0x100                 	// #256
  41e92c:	csel	w0, w0, w1, ls  // ls = plast
  41e930:	str	w0, [x27, x23, lsl #2]
  41e934:	b	41e858 <ferror@plt+0x1a8c8>
  41e938:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41e93c:	str	w0, [x1, #3544]
  41e940:	b	41e858 <ferror@plt+0x1a8c8>
  41e944:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e948:	str	wzr, [x0, #3544]
  41e94c:	ldr	w0, [x27, x23, lsl #2]
  41e950:	cmp	w0, #0x0
  41e954:	csinc	w0, w0, wzr, ne  // ne = any
  41e958:	sub	w0, w0, #0x1
  41e95c:	str	w0, [x27, x23, lsl #2]
  41e960:	b	41e858 <ferror@plt+0x1a8c8>
  41e964:	ubfiz	x25, x20, #4, #32
  41e968:	adrp	x2, 49b000 <ferror@plt+0x97070>
  41e96c:	add	x2, x2, #0xd88
  41e970:	ubfiz	x0, x20, #2, #32
  41e974:	add	x0, x0, w20, uxtw
  41e978:	lsl	x0, x0, #4
  41e97c:	cmp	x0, #0xa0
  41e980:	mov	x1, #0xa0                  	// #160
  41e984:	csel	x0, x0, x1, cs  // cs = hs, nlast
  41e988:	ldr	x1, [x2, #8]
  41e98c:	udiv	x0, x1, x0
  41e990:	cmp	x0, #0x4
  41e994:	mov	x1, #0x4                   	// #4
  41e998:	csel	x0, x0, x1, cs  // cs = hs, nlast
  41e99c:	mov	w28, w0
  41e9a0:	ldr	x1, [x2, #72]
  41e9a4:	ldr	w1, [x1, x23, lsl #2]
  41e9a8:	cbnz	w1, 41ea20 <ferror@plt+0x1aa90>
  41e9ac:	mov	w28, w28
  41e9b0:	adrp	x20, 49b000 <ferror@plt+0x97070>
  41e9b4:	add	x20, x20, #0xd88
  41e9b8:	add	x0, x20, #0x38
  41e9bc:	bl	4308cc <ferror@plt+0x2c93c>
  41e9c0:	add	x0, x20, #0x60
  41e9c4:	bl	4308a4 <ferror@plt+0x2c914>
  41e9c8:	mov	x0, x25
  41e9cc:	bl	41e280 <ferror@plt+0x1a2f0>
  41e9d0:	mov	x27, x0
  41e9d4:	str	xzr, [x0, #8]
  41e9d8:	cmp	x28, #0x1
  41e9dc:	b.ls	41ea34 <ferror@plt+0x1aaa4>  // b.plast
  41e9e0:	mov	x20, #0x1                   	// #1
  41e9e4:	mov	x23, x0
  41e9e8:	mov	x0, x25
  41e9ec:	bl	41e280 <ferror@plt+0x1a2f0>
  41e9f0:	str	x0, [x23]
  41e9f4:	str	xzr, [x0, #8]
  41e9f8:	add	x20, x20, #0x1
  41e9fc:	cmp	x28, x20
  41ea00:	b.ne	41e9e4 <ferror@plt+0x1aa54>  // b.any
  41ea04:	str	xzr, [x0]
  41ea08:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41ea0c:	add	x0, x0, #0xd88
  41ea10:	add	x0, x0, #0x60
  41ea14:	bl	4308cc <ferror@plt+0x2c93c>
  41ea18:	str	x20, [x26, #8]
  41ea1c:	b	41e8e4 <ferror@plt+0x1a954>
  41ea20:	lsl	w1, w1, #6
  41ea24:	udiv	x1, x1, x25
  41ea28:	cmp	w0, w1
  41ea2c:	csel	w28, w0, w1, cs  // cs = hs, nlast
  41ea30:	b	41e9ac <ferror@plt+0x1aa1c>
  41ea34:	mov	x20, #0x1                   	// #1
  41ea38:	b	41ea04 <ferror@plt+0x1aa74>
  41ea3c:	ldr	x1, [x0]
  41ea40:	str	x1, [x19, #8]
  41ea44:	mov	x19, x0
  41ea48:	b	41e734 <ferror@plt+0x1a7a4>
  41ea4c:	ldp	x23, x24, [sp, #48]
  41ea50:	b	41e748 <ferror@plt+0x1a7b8>
  41ea54:	cbz	x19, 41e754 <ferror@plt+0x1a7c4>
  41ea58:	stp	x23, x24, [sp, #48]
  41ea5c:	stp	x25, x26, [sp, #64]
  41ea60:	stp	x27, x28, [sp, #80]
  41ea64:	mov	x20, x19
  41ea68:	adrp	x24, 49b000 <ferror@plt+0x97070>
  41ea6c:	add	x24, x24, #0xd88
  41ea70:	add	x0, x24, #0x80
  41ea74:	bl	4308a4 <ferror@plt+0x2c914>
  41ea78:	mov	x0, #0x7423                	// #29731
  41ea7c:	movk	x0, #0x2b11, lsl #16
  41ea80:	movk	x0, #0x42cf, lsl #32
  41ea84:	movk	x0, #0x2034, lsl #48
  41ea88:	umulh	x0, x19, x0
  41ea8c:	lsr	x0, x0, #17
  41ea90:	mov	x1, #0xf33                 	// #3891
  41ea94:	movk	x1, #0xb051, lsl #16
  41ea98:	movk	x1, #0x901, lsl #32
  41ea9c:	movk	x1, #0x30, lsl #48
  41eaa0:	umulh	x1, x0, x1
  41eaa4:	sub	x23, x0, x1
  41eaa8:	add	x23, x1, x23, lsr #1
  41eaac:	lsr	x23, x23, #11
  41eab0:	lsl	x1, x23, #10
  41eab4:	sub	x1, x1, x23
  41eab8:	add	x23, x23, x1, lsl #2
  41eabc:	sub	x23, x0, x23
  41eac0:	mov	x0, #0x403                 	// #1027
  41eac4:	movk	x0, #0x1008, lsl #16
  41eac8:	movk	x0, #0x4020, lsl #32
  41eacc:	movk	x0, #0x80, lsl #48
  41ead0:	umulh	x0, x19, x0
  41ead4:	sub	x22, x19, x0
  41ead8:	add	x22, x0, x22, lsr #1
  41eadc:	lsr	x22, x22, #8
  41eae0:	lsl	x0, x22, #9
  41eae4:	sub	x22, x0, x22
  41eae8:	sub	x22, x19, x22
  41eaec:	ldr	x0, [x24, #136]
  41eaf0:	cbz	x0, 41eb30 <ferror@plt+0x1aba0>
  41eaf4:	lsl	x25, x23, #3
  41eaf8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41eafc:	ldr	x24, [x0, #3600]
  41eb00:	ldr	x0, [x24, x23, lsl #3]
  41eb04:	cbz	x0, 41eb54 <ferror@plt+0x1abc4>
  41eb08:	lsl	x22, x22, #4
  41eb0c:	ldr	x24, [x24, x25]
  41eb10:	add	x23, x24, x22
  41eb14:	ldr	w7, [x23, #8]
  41eb18:	ldr	x0, [x24, x22]
  41eb1c:	cbz	w7, 41eba0 <ferror@plt+0x1ac10>
  41eb20:	mov	w3, w7
  41eb24:	mov	w2, #0x0                   	// #0
  41eb28:	mov	w6, #0xffffffff            	// #-1
  41eb2c:	b	41ec74 <ferror@plt+0x1ace4>
  41eb30:	mov	x1, #0x8                   	// #8
  41eb34:	mov	x0, #0xffd                 	// #4093
  41eb38:	bl	4038f0 <calloc@plt>
  41eb3c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41eb40:	str	x0, [x1, #3600]
  41eb44:	cbnz	x0, 41eaf4 <ferror@plt+0x1ab64>
  41eb48:	bl	403e80 <__errno_location@plt>
  41eb4c:	ldr	w0, [x0]
  41eb50:	bl	41dae0 <ferror@plt+0x19b50>
  41eb54:	mov	x1, #0x10                  	// #16
  41eb58:	mov	x0, #0x1ff                 	// #511
  41eb5c:	bl	4038f0 <calloc@plt>
  41eb60:	str	x0, [x24, x23, lsl #3]
  41eb64:	cbnz	x0, 41eb08 <ferror@plt+0x1ab78>
  41eb68:	bl	403e80 <__errno_location@plt>
  41eb6c:	ldr	w0, [x0]
  41eb70:	bl	41dae0 <ferror@plt+0x19b50>
  41eb74:	mov	w3, w4
  41eb78:	mov	w5, w6
  41eb7c:	b	41ec6c <ferror@plt+0x1acdc>
  41eb80:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41eb84:	add	x1, x1, #0x388
  41eb88:	adrp	x0, 442000 <ferror@plt+0x3e070>
  41eb8c:	add	x0, x0, #0x1a0
  41eb90:	bl	41d668 <ferror@plt+0x196d8>
  41eb94:	bl	403e80 <__errno_location@plt>
  41eb98:	ldr	w0, [x0]
  41eb9c:	bl	41dae0 <ferror@plt+0x19b50>
  41eba0:	mov	x25, x0
  41eba4:	cbnz	x0, 41ebe8 <ferror@plt+0x1ac58>
  41eba8:	neg	x26, x0
  41ebac:	asr	x25, x26, #4
  41ebb0:	mov	w27, w25
  41ebb4:	add	w7, w7, #0x1
  41ebb8:	lsl	w1, w7, #4
  41ebbc:	b	41ec04 <ferror@plt+0x1ac74>
  41ebc0:	add	x1, x25, #0x10
  41ebc4:	cmp	w5, #0x0
  41ebc8:	csel	x25, x1, x25, gt
  41ebcc:	ubfiz	x1, x7, #4, #32
  41ebd0:	add	x1, x0, x1
  41ebd4:	cmp	x25, x1
  41ebd8:	b.cs	41ebe8 <ferror@plt+0x1ac58>  // b.hs, b.nlast
  41ebdc:	ldr	x1, [x25]
  41ebe0:	cmp	x20, x1
  41ebe4:	b.eq	41ec40 <ferror@plt+0x1acb0>  // b.none
  41ebe8:	sub	x25, x25, x0
  41ebec:	asr	x25, x25, #4
  41ebf0:	mov	w27, w25
  41ebf4:	add	w1, w7, #0x1
  41ebf8:	lsl	w1, w1, #4
  41ebfc:	cmp	w25, w7
  41ec00:	b.hi	41eb80 <ferror@plt+0x1abf0>  // b.pmore
  41ec04:	mov	w1, w1
  41ec08:	bl	403960 <realloc@plt>
  41ec0c:	str	x0, [x24, x22]
  41ec10:	cbz	x0, 41eb94 <ferror@plt+0x1ac04>
  41ec14:	ubfiz	x25, x25, #4, #32
  41ec18:	add	x25, x0, x25
  41ec1c:	ldr	w2, [x23, #8]
  41ec20:	sub	w2, w2, w27
  41ec24:	lsl	x2, x2, #4
  41ec28:	mov	x1, x25
  41ec2c:	add	x0, x25, #0x10
  41ec30:	bl	403480 <memmove@plt>
  41ec34:	ldr	w0, [x23, #8]
  41ec38:	add	w0, w0, #0x1
  41ec3c:	str	w0, [x23, #8]
  41ec40:	str	x20, [x25]
  41ec44:	str	x21, [x25, #8]
  41ec48:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41ec4c:	add	x0, x0, #0xd88
  41ec50:	add	x0, x0, #0x80
  41ec54:	bl	4308cc <ferror@plt+0x2c93c>
  41ec58:	ldp	x23, x24, [sp, #48]
  41ec5c:	ldp	x25, x26, [sp, #64]
  41ec60:	ldp	x27, x28, [sp, #80]
  41ec64:	b	41e754 <ferror@plt+0x1a7c4>
  41ec68:	add	w2, w4, #0x1
  41ec6c:	cmp	w2, w3
  41ec70:	b.cs	41ebc0 <ferror@plt+0x1ac30>  // b.hs, b.nlast
  41ec74:	add	w1, w3, w2
  41ec78:	lsr	w4, w1, #1
  41ec7c:	lsr	w1, w1, #1
  41ec80:	lsl	x1, x1, #4
  41ec84:	add	x25, x0, x1
  41ec88:	ldr	x1, [x0, x1]
  41ec8c:	cmp	x20, x1
  41ec90:	b.cc	41eb74 <ferror@plt+0x1abe4>  // b.lo, b.ul, b.last
  41ec94:	cset	w5, ne  // ne = any
  41ec98:	b.ne	41ec68 <ferror@plt+0x1acd8>  // b.any
  41ec9c:	b	41ebcc <ferror@plt+0x1ac3c>
  41eca0:	adrp	x22, 49b000 <ferror@plt+0x97070>
  41eca4:	add	x22, x22, #0xd88
  41eca8:	add	x22, x22, #0x60
  41ecac:	mov	x0, x22
  41ecb0:	bl	4308a4 <ferror@plt+0x2c914>
  41ecb4:	mov	x0, x20
  41ecb8:	bl	41e280 <ferror@plt+0x1a2f0>
  41ecbc:	mov	x19, x0
  41ecc0:	mov	x0, x22
  41ecc4:	bl	4308cc <ferror@plt+0x2c93c>
  41ecc8:	ldp	x23, x24, [sp, #48]
  41eccc:	b	41e748 <ferror@plt+0x1a7b8>
  41ecd0:	ldp	x23, x24, [sp, #48]
  41ecd4:	mov	x0, x21
  41ecd8:	bl	41334c <ferror@plt+0xf3bc>
  41ecdc:	mov	x19, x0
  41ece0:	b	41e748 <ferror@plt+0x1a7b8>
  41ece4:	ldp	x23, x24, [sp, #48]
  41ece8:	b	41ecd4 <ferror@plt+0x1ad44>
  41ecec:	stp	x29, x30, [sp, #-32]!
  41ecf0:	mov	x29, sp
  41ecf4:	stp	x19, x20, [sp, #16]
  41ecf8:	mov	x20, x0
  41ecfc:	bl	41e67c <ferror@plt+0x1a6ec>
  41ed00:	mov	x19, x0
  41ed04:	cbz	x0, 41ed14 <ferror@plt+0x1ad84>
  41ed08:	mov	x2, x20
  41ed0c:	mov	w1, #0x0                   	// #0
  41ed10:	bl	403880 <memset@plt>
  41ed14:	mov	x0, x19
  41ed18:	ldp	x19, x20, [sp, #16]
  41ed1c:	ldp	x29, x30, [sp], #32
  41ed20:	ret
  41ed24:	stp	x29, x30, [sp, #-48]!
  41ed28:	mov	x29, sp
  41ed2c:	stp	x19, x20, [sp, #16]
  41ed30:	str	x21, [sp, #32]
  41ed34:	mov	x21, x0
  41ed38:	mov	x20, x1
  41ed3c:	bl	41e67c <ferror@plt+0x1a6ec>
  41ed40:	mov	x19, x0
  41ed44:	cbz	x0, 41ed54 <ferror@plt+0x1adc4>
  41ed48:	mov	x2, x21
  41ed4c:	mov	x1, x20
  41ed50:	bl	403460 <memcpy@plt>
  41ed54:	mov	x0, x19
  41ed58:	ldp	x19, x20, [sp, #16]
  41ed5c:	ldr	x21, [sp, #32]
  41ed60:	ldp	x29, x30, [sp], #48
  41ed64:	ret
  41ed68:	stp	x29, x30, [sp, #-64]!
  41ed6c:	mov	x29, sp
  41ed70:	stp	x19, x20, [sp, #16]
  41ed74:	stp	x21, x22, [sp, #32]
  41ed78:	str	x23, [sp, #48]
  41ed7c:	mov	x21, x0
  41ed80:	mov	x20, x1
  41ed84:	add	x19, x0, #0xf
  41ed88:	mov	w23, #0x0                   	// #0
  41ed8c:	ands	x22, x19, #0xfffffffffffffff0
  41ed90:	b.eq	41edec <ferror@plt+0x1ae5c>  // b.none
  41ed94:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41ed98:	ldr	x0, [x0, #3512]
  41ed9c:	mov	w23, #0x1                   	// #1
  41eda0:	cmp	x22, x0
  41eda4:	b.ls	41edec <ferror@plt+0x1ae5c>  // b.plast
  41eda8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41edac:	ldr	w0, [x0, #3480]
  41edb0:	cmp	w0, #0x0
  41edb4:	ccmp	x22, #0x0, #0x4, eq  // eq = none
  41edb8:	mov	w23, #0x0                   	// #0
  41edbc:	b.eq	41edec <ferror@plt+0x1ae5c>  // b.none
  41edc0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41edc4:	ldr	x0, [x0, #3472]
  41edc8:	sub	x0, x0, #0x30
  41edcc:	mov	w23, #0x0                   	// #0
  41edd0:	cmp	x22, x0, lsr #3
  41edd4:	b.hi	41edec <ferror@plt+0x1ae5c>  // b.pmore
  41edd8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41eddc:	ldr	w0, [x0, #3484]
  41ede0:	cmp	w0, #0x0
  41ede4:	cset	w23, ne  // ne = any
  41ede8:	add	w23, w23, #0x1
  41edec:	cbz	x20, 41eeb8 <ferror@plt+0x1af28>
  41edf0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41edf4:	ldr	w0, [x0, #3488]
  41edf8:	cbnz	w0, 41eecc <ferror@plt+0x1af3c>
  41edfc:	cmp	w23, #0x1
  41ee00:	b.ne	41f004 <ferror@plt+0x1b074>  // b.any
  41ee04:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41ee08:	add	x0, x0, #0x788
  41ee0c:	add	x0, x0, #0x20
  41ee10:	bl	430c58 <ferror@plt+0x2ccc8>
  41ee14:	mov	x21, x0
  41ee18:	cbz	x0, 41eee0 <ferror@plt+0x1af50>
  41ee1c:	lsr	x2, x19, #4
  41ee20:	sub	w1, w2, #0x1
  41ee24:	mov	w5, w1
  41ee28:	ubfiz	x19, x1, #4, #32
  41ee2c:	ldr	x4, [x21, #8]
  41ee30:	add	x4, x4, x19
  41ee34:	ldr	x7, [x4, #8]
  41ee38:	ubfiz	x8, x2, #4, #32
  41ee3c:	ubfiz	x0, x2, #2, #32
  41ee40:	add	x2, x0, w2, uxtw
  41ee44:	lsl	x2, x2, #4
  41ee48:	cmp	x2, #0xa0
  41ee4c:	mov	x0, #0xa0                  	// #160
  41ee50:	csel	x2, x2, x0, cs  // cs = hs, nlast
  41ee54:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41ee58:	add	x0, x0, #0xd88
  41ee5c:	ldr	x3, [x0, #8]
  41ee60:	udiv	x3, x3, x2
  41ee64:	cmp	x3, #0x4
  41ee68:	mov	x6, #0x4                   	// #4
  41ee6c:	csel	x3, x3, x6, cs  // cs = hs, nlast
  41ee70:	mov	w6, w3
  41ee74:	ldr	x0, [x0, #72]
  41ee78:	ldr	w0, [x0, x5, lsl #2]
  41ee7c:	cbnz	w0, 41ef54 <ferror@plt+0x1afc4>
  41ee80:	cmp	x7, w6, uxtw
  41ee84:	b.cs	41ef68 <ferror@plt+0x1afd8>  // b.hs, b.nlast
  41ee88:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  41ee8c:	ldr	w0, [x0, #52]
  41ee90:	cbnz	w0, 41eff0 <ferror@plt+0x1b060>
  41ee94:	ldr	x0, [x21, #8]
  41ee98:	add	x1, x0, x19
  41ee9c:	str	xzr, [x20, #8]
  41eea0:	ldr	x2, [x0, x19]
  41eea4:	str	x2, [x20]
  41eea8:	str	x20, [x0, x19]
  41eeac:	ldr	x0, [x1, #8]
  41eeb0:	add	x0, x0, #0x1
  41eeb4:	str	x0, [x1, #8]
  41eeb8:	ldp	x19, x20, [sp, #16]
  41eebc:	ldp	x21, x22, [sp, #32]
  41eec0:	ldr	x23, [sp, #48]
  41eec4:	ldp	x29, x30, [sp], #64
  41eec8:	ret
  41eecc:	mov	x1, x21
  41eed0:	mov	x0, x20
  41eed4:	bl	41df3c <ferror@plt+0x19fac>
  41eed8:	cbnz	w0, 41edfc <ferror@plt+0x1ae6c>
  41eedc:	bl	403a40 <abort@plt>
  41eee0:	adrp	x21, 49b000 <ferror@plt+0x97070>
  41eee4:	add	x21, x21, #0xd88
  41eee8:	add	x0, x21, #0x90
  41eeec:	bl	4308a4 <ferror@plt+0x2c914>
  41eef0:	ldr	x0, [x21, #120]
  41eef4:	cbz	x0, 41ef4c <ferror@plt+0x1afbc>
  41eef8:	adrp	x21, 49b000 <ferror@plt+0x97070>
  41eefc:	add	x21, x21, #0xd88
  41ef00:	add	x0, x21, #0x90
  41ef04:	bl	4308cc <ferror@plt+0x2c93c>
  41ef08:	ldr	x23, [x21, #8]
  41ef0c:	sub	x23, x23, #0x30
  41ef10:	ubfx	x23, x23, #7, #32
  41ef14:	lsl	x0, x23, #5
  41ef18:	add	x0, x0, #0x10
  41ef1c:	bl	4133b0 <ferror@plt+0xf420>
  41ef20:	mov	x21, x0
  41ef24:	add	x0, x0, #0x10
  41ef28:	str	x0, [x21]
  41ef2c:	add	x23, x0, x23, lsl #4
  41ef30:	str	x23, [x21, #8]
  41ef34:	mov	x1, x21
  41ef38:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41ef3c:	add	x0, x0, #0x788
  41ef40:	add	x0, x0, #0x20
  41ef44:	bl	430c74 <ferror@plt+0x2cce4>
  41ef48:	b	41ee1c <ferror@plt+0x1ae8c>
  41ef4c:	bl	41d8b0 <ferror@plt+0x19920>
  41ef50:	b	41eef8 <ferror@plt+0x1af68>
  41ef54:	lsl	w0, w0, #6
  41ef58:	udiv	x0, x0, x8
  41ef5c:	cmp	w3, w0
  41ef60:	csel	w6, w3, w0, cs  // cs = hs, nlast
  41ef64:	b	41ee80 <ferror@plt+0x1aef0>
  41ef68:	ldr	x3, [x21]
  41ef6c:	add	x0, x3, x19
  41ef70:	ldr	x10, [x3, x19]
  41ef74:	ldr	x9, [x0, #8]
  41ef78:	ldp	x6, x7, [x4]
  41ef7c:	stp	x6, x7, [x0]
  41ef80:	ldr	x0, [x21, #8]
  41ef84:	add	x3, x0, x19
  41ef88:	str	x10, [x0, x19]
  41ef8c:	str	x9, [x3, #8]
  41ef90:	ldr	x0, [x21, #8]
  41ef94:	add	x0, x0, x19
  41ef98:	ldr	x6, [x0, #8]
  41ef9c:	adrp	x3, 49b000 <ferror@plt+0x97070>
  41efa0:	add	x3, x3, #0xd88
  41efa4:	ldr	x0, [x3, #8]
  41efa8:	udiv	x2, x0, x2
  41efac:	cmp	x2, #0x4
  41efb0:	mov	x0, #0x4                   	// #4
  41efb4:	csel	x2, x2, x0, cs  // cs = hs, nlast
  41efb8:	mov	w4, w2
  41efbc:	ldr	x0, [x3, #72]
  41efc0:	ldr	w0, [x0, x5, lsl #2]
  41efc4:	cbnz	w0, 41efdc <ferror@plt+0x1b04c>
  41efc8:	cmp	x6, w4, uxtw
  41efcc:	b.cc	41ee88 <ferror@plt+0x1aef8>  // b.lo, b.ul, b.last
  41efd0:	mov	x0, x21
  41efd4:	bl	41dde0 <ferror@plt+0x19e50>
  41efd8:	b	41ee88 <ferror@plt+0x1aef8>
  41efdc:	lsl	w0, w0, #6
  41efe0:	udiv	x8, x0, x8
  41efe4:	cmp	w2, w8
  41efe8:	csel	w4, w2, w8, cs  // cs = hs, nlast
  41efec:	b	41efc8 <ferror@plt+0x1b038>
  41eff0:	mov	x2, x22
  41eff4:	mov	w1, #0x0                   	// #0
  41eff8:	mov	x0, x20
  41effc:	bl	403880 <memset@plt>
  41f000:	b	41ee94 <ferror@plt+0x1af04>
  41f004:	cmp	w23, #0x2
  41f008:	b.eq	41f024 <ferror@plt+0x1b094>  // b.none
  41f00c:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  41f010:	ldr	w0, [x0, #52]
  41f014:	cbnz	w0, 41f070 <ferror@plt+0x1b0e0>
  41f018:	mov	x0, x20
  41f01c:	bl	413498 <ferror@plt+0xf508>
  41f020:	b	41eeb8 <ferror@plt+0x1af28>
  41f024:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  41f028:	ldr	w0, [x0, #52]
  41f02c:	cbnz	w0, 41f05c <ferror@plt+0x1b0cc>
  41f030:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41f034:	add	x19, x19, #0xd88
  41f038:	add	x19, x19, #0x60
  41f03c:	mov	x0, x19
  41f040:	bl	4308a4 <ferror@plt+0x2c914>
  41f044:	mov	x1, x20
  41f048:	mov	x0, x22
  41f04c:	bl	41d764 <ferror@plt+0x197d4>
  41f050:	mov	x0, x19
  41f054:	bl	4308cc <ferror@plt+0x2c93c>
  41f058:	b	41eeb8 <ferror@plt+0x1af28>
  41f05c:	mov	x2, x22
  41f060:	mov	w1, #0x0                   	// #0
  41f064:	mov	x0, x20
  41f068:	bl	403880 <memset@plt>
  41f06c:	b	41f030 <ferror@plt+0x1b0a0>
  41f070:	mov	x2, x21
  41f074:	mov	w1, #0x0                   	// #0
  41f078:	mov	x0, x20
  41f07c:	bl	403880 <memset@plt>
  41f080:	b	41f018 <ferror@plt+0x1b088>
  41f084:	stp	x29, x30, [sp, #-128]!
  41f088:	mov	x29, sp
  41f08c:	stp	x19, x20, [sp, #16]
  41f090:	stp	x25, x26, [sp, #64]
  41f094:	str	x0, [sp, #104]
  41f098:	mov	x19, x1
  41f09c:	mov	x25, x2
  41f0a0:	add	x20, x0, #0xf
  41f0a4:	ands	x1, x20, #0xfffffffffffffff0
  41f0a8:	str	x1, [sp, #96]
  41f0ac:	b.eq	41f3a0 <ferror@plt+0x1b410>  // b.none
  41f0b0:	stp	x21, x22, [sp, #32]
  41f0b4:	stp	x23, x24, [sp, #48]
  41f0b8:	stp	x27, x28, [sp, #80]
  41f0bc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41f0c0:	ldr	x0, [x0, #3512]
  41f0c4:	cmp	x1, x0
  41f0c8:	b.ls	41f108 <ferror@plt+0x1b178>  // b.plast
  41f0cc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41f0d0:	ldr	w0, [x0, #3480]
  41f0d4:	cmp	w0, #0x0
  41f0d8:	ldr	x0, [sp, #96]
  41f0dc:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  41f0e0:	b.eq	41f450 <ferror@plt+0x1b4c0>  // b.none
  41f0e4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41f0e8:	ldr	x0, [x0, #3472]
  41f0ec:	sub	x0, x0, #0x30
  41f0f0:	ldr	x1, [sp, #96]
  41f0f4:	cmp	x1, x0, lsr #3
  41f0f8:	b.hi	41f394 <ferror@plt+0x1b404>  // b.pmore
  41f0fc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41f100:	ldr	w0, [x0, #3484]
  41f104:	cbnz	w0, 41f3e4 <ferror@plt+0x1b454>
  41f108:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41f10c:	add	x0, x0, #0x788
  41f110:	add	x0, x0, #0x20
  41f114:	bl	430c58 <ferror@plt+0x2ccc8>
  41f118:	mov	x23, x0
  41f11c:	cbz	x0, 41f204 <ferror@plt+0x1b274>
  41f120:	lsr	x0, x20, #4
  41f124:	sub	w1, w0, #0x1
  41f128:	str	w1, [sp, #124]
  41f12c:	cbz	x19, 41f460 <ferror@plt+0x1b4d0>
  41f130:	mov	x2, x1
  41f134:	ubfiz	x20, x2, #4, #32
  41f138:	ubfiz	x2, x0, #4, #32
  41f13c:	str	x2, [sp, #112]
  41f140:	ubfiz	x24, x0, #2, #32
  41f144:	add	x24, x24, w0, uxtw
  41f148:	lsl	x24, x24, #4
  41f14c:	cmp	x24, #0xa0
  41f150:	mov	x0, #0xa0                  	// #160
  41f154:	csel	x24, x24, x0, cs  // cs = hs, nlast
  41f158:	mov	x0, x1
  41f15c:	ubfiz	x28, x0, #2, #32
  41f160:	adrp	x22, 49b000 <ferror@plt+0x97070>
  41f164:	add	x22, x22, #0xd88
  41f168:	mov	x27, #0x4                   	// #4
  41f16c:	adrp	x26, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  41f170:	add	x26, x26, #0x34
  41f174:	mov	x21, x19
  41f178:	ldr	x19, [x19, x25]
  41f17c:	ldr	w0, [x22, #24]
  41f180:	cbnz	w0, 41f278 <ferror@plt+0x1b2e8>
  41f184:	ldr	x1, [x23, #8]
  41f188:	add	x1, x1, x20
  41f18c:	ldr	x4, [x1, #8]
  41f190:	ldr	x0, [x22, #8]
  41f194:	udiv	x0, x0, x24
  41f198:	cmp	x0, #0x4
  41f19c:	csel	x0, x0, x27, cs  // cs = hs, nlast
  41f1a0:	mov	w3, w0
  41f1a4:	ldr	x2, [x22, #72]
  41f1a8:	ldr	w2, [x2, x28]
  41f1ac:	cbnz	w2, 41f28c <ferror@plt+0x1b2fc>
  41f1b0:	cmp	x4, w3, uxtw
  41f1b4:	b.cs	41f2a4 <ferror@plt+0x1b314>  // b.hs, b.nlast
  41f1b8:	ldr	w0, [x26]
  41f1bc:	cbnz	w0, 41f328 <ferror@plt+0x1b398>
  41f1c0:	ldr	x0, [x23, #8]
  41f1c4:	add	x1, x0, x20
  41f1c8:	str	xzr, [x21, #8]
  41f1cc:	ldr	x2, [x0, x20]
  41f1d0:	str	x2, [x21]
  41f1d4:	str	x21, [x0, x20]
  41f1d8:	ldr	x0, [x1, #8]
  41f1dc:	add	x0, x0, #0x1
  41f1e0:	str	x0, [x1, #8]
  41f1e4:	cbnz	x19, 41f174 <ferror@plt+0x1b1e4>
  41f1e8:	ldp	x21, x22, [sp, #32]
  41f1ec:	ldp	x23, x24, [sp, #48]
  41f1f0:	ldp	x27, x28, [sp, #80]
  41f1f4:	ldp	x19, x20, [sp, #16]
  41f1f8:	ldp	x25, x26, [sp, #64]
  41f1fc:	ldp	x29, x30, [sp], #128
  41f200:	ret
  41f204:	adrp	x21, 49b000 <ferror@plt+0x97070>
  41f208:	add	x21, x21, #0xd88
  41f20c:	add	x0, x21, #0x90
  41f210:	bl	4308a4 <ferror@plt+0x2c914>
  41f214:	ldr	x0, [x21, #120]
  41f218:	cbz	x0, 41f270 <ferror@plt+0x1b2e0>
  41f21c:	adrp	x21, 49b000 <ferror@plt+0x97070>
  41f220:	add	x21, x21, #0xd88
  41f224:	add	x0, x21, #0x90
  41f228:	bl	4308cc <ferror@plt+0x2c93c>
  41f22c:	ldr	x21, [x21, #8]
  41f230:	sub	x21, x21, #0x30
  41f234:	ubfx	x21, x21, #7, #32
  41f238:	lsl	x0, x21, #5
  41f23c:	add	x0, x0, #0x10
  41f240:	bl	4133b0 <ferror@plt+0xf420>
  41f244:	mov	x23, x0
  41f248:	add	x0, x0, #0x10
  41f24c:	str	x0, [x23]
  41f250:	add	x21, x0, x21, lsl #4
  41f254:	str	x21, [x23, #8]
  41f258:	mov	x1, x23
  41f25c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41f260:	add	x0, x0, #0x788
  41f264:	add	x0, x0, #0x20
  41f268:	bl	430c74 <ferror@plt+0x2cce4>
  41f26c:	b	41f120 <ferror@plt+0x1b190>
  41f270:	bl	41d8b0 <ferror@plt+0x19920>
  41f274:	b	41f21c <ferror@plt+0x1b28c>
  41f278:	ldr	x1, [sp, #104]
  41f27c:	mov	x0, x21
  41f280:	bl	41df3c <ferror@plt+0x19fac>
  41f284:	cbnz	w0, 41f184 <ferror@plt+0x1b1f4>
  41f288:	bl	403a40 <abort@plt>
  41f28c:	lsl	w2, w2, #6
  41f290:	ldr	x3, [sp, #112]
  41f294:	udiv	x2, x2, x3
  41f298:	cmp	w0, w2
  41f29c:	csel	w3, w0, w2, cs  // cs = hs, nlast
  41f2a0:	b	41f1b0 <ferror@plt+0x1b220>
  41f2a4:	ldr	x2, [x23]
  41f2a8:	add	x0, x2, x20
  41f2ac:	ldr	x3, [x2, x20]
  41f2b0:	ldr	x2, [x0, #8]
  41f2b4:	ldp	x4, x5, [x1]
  41f2b8:	stp	x4, x5, [x0]
  41f2bc:	ldr	x0, [x23, #8]
  41f2c0:	add	x1, x0, x20
  41f2c4:	str	x3, [x0, x20]
  41f2c8:	str	x2, [x1, #8]
  41f2cc:	ldr	x0, [x23, #8]
  41f2d0:	add	x0, x0, x20
  41f2d4:	ldr	x3, [x0, #8]
  41f2d8:	ldr	x0, [x22, #8]
  41f2dc:	udiv	x0, x0, x24
  41f2e0:	cmp	x0, #0x4
  41f2e4:	csel	x0, x0, x27, cs  // cs = hs, nlast
  41f2e8:	mov	w2, w0
  41f2ec:	ldr	x1, [x22, #72]
  41f2f0:	ldr	w1, [x1, x28]
  41f2f4:	cbnz	w1, 41f310 <ferror@plt+0x1b380>
  41f2f8:	cmp	x3, w2, uxtw
  41f2fc:	b.cc	41f1b8 <ferror@plt+0x1b228>  // b.lo, b.ul, b.last
  41f300:	ldr	w1, [sp, #124]
  41f304:	mov	x0, x23
  41f308:	bl	41dde0 <ferror@plt+0x19e50>
  41f30c:	b	41f1b8 <ferror@plt+0x1b228>
  41f310:	lsl	w1, w1, #6
  41f314:	ldr	x2, [sp, #112]
  41f318:	udiv	x1, x1, x2
  41f31c:	cmp	w0, w1
  41f320:	csel	w2, w0, w1, cs  // cs = hs, nlast
  41f324:	b	41f2f8 <ferror@plt+0x1b368>
  41f328:	ldr	x2, [sp, #96]
  41f32c:	mov	w1, #0x0                   	// #0
  41f330:	mov	x0, x21
  41f334:	bl	403880 <memset@plt>
  41f338:	b	41f1c0 <ferror@plt+0x1b230>
  41f33c:	ldr	x1, [sp, #104]
  41f340:	mov	x0, x20
  41f344:	bl	41df3c <ferror@plt+0x19fac>
  41f348:	cbnz	w0, 41f418 <ferror@plt+0x1b488>
  41f34c:	bl	403a40 <abort@plt>
  41f350:	ldr	x2, [sp, #96]
  41f354:	mov	w1, #0x0                   	// #0
  41f358:	mov	x0, x20
  41f35c:	bl	403880 <memset@plt>
  41f360:	b	41f420 <ferror@plt+0x1b490>
  41f364:	ldr	x1, [sp, #104]
  41f368:	mov	x0, x20
  41f36c:	bl	41df3c <ferror@plt+0x19fac>
  41f370:	cbnz	w0, 41f3c8 <ferror@plt+0x1b438>
  41f374:	stp	x23, x24, [sp, #48]
  41f378:	stp	x27, x28, [sp, #80]
  41f37c:	bl	403a40 <abort@plt>
  41f380:	ldr	x2, [sp, #104]
  41f384:	mov	w1, #0x0                   	// #0
  41f388:	mov	x0, x20
  41f38c:	bl	403880 <memset@plt>
  41f390:	b	41f3d0 <ferror@plt+0x1b440>
  41f394:	ldp	x21, x22, [sp, #32]
  41f398:	ldp	x23, x24, [sp, #48]
  41f39c:	ldp	x27, x28, [sp, #80]
  41f3a0:	cbz	x19, 41f1f4 <ferror@plt+0x1b264>
  41f3a4:	stp	x21, x22, [sp, #32]
  41f3a8:	adrp	x22, 49b000 <ferror@plt+0x97070>
  41f3ac:	add	x22, x22, #0xd88
  41f3b0:	adrp	x21, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  41f3b4:	add	x21, x21, #0x34
  41f3b8:	mov	x20, x19
  41f3bc:	ldr	x19, [x19, x25]
  41f3c0:	ldr	w0, [x22, #24]
  41f3c4:	cbnz	w0, 41f364 <ferror@plt+0x1b3d4>
  41f3c8:	ldr	w0, [x21]
  41f3cc:	cbnz	w0, 41f380 <ferror@plt+0x1b3f0>
  41f3d0:	mov	x0, x20
  41f3d4:	bl	413498 <ferror@plt+0xf508>
  41f3d8:	cbnz	x19, 41f3b8 <ferror@plt+0x1b428>
  41f3dc:	ldp	x21, x22, [sp, #32]
  41f3e0:	b	41f1f4 <ferror@plt+0x1b264>
  41f3e4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41f3e8:	add	x0, x0, #0xd88
  41f3ec:	add	x0, x0, #0x60
  41f3f0:	bl	4308a4 <ferror@plt+0x2c914>
  41f3f4:	cbz	x19, 41f430 <ferror@plt+0x1b4a0>
  41f3f8:	adrp	x22, 49b000 <ferror@plt+0x97070>
  41f3fc:	add	x22, x22, #0xd88
  41f400:	adrp	x21, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  41f404:	add	x21, x21, #0x34
  41f408:	mov	x20, x19
  41f40c:	ldr	x19, [x19, x25]
  41f410:	ldr	w0, [x22, #24]
  41f414:	cbnz	w0, 41f33c <ferror@plt+0x1b3ac>
  41f418:	ldr	w0, [x21]
  41f41c:	cbnz	w0, 41f350 <ferror@plt+0x1b3c0>
  41f420:	mov	x1, x20
  41f424:	ldr	x0, [sp, #96]
  41f428:	bl	41d764 <ferror@plt+0x197d4>
  41f42c:	cbnz	x19, 41f408 <ferror@plt+0x1b478>
  41f430:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41f434:	add	x0, x0, #0xd88
  41f438:	add	x0, x0, #0x60
  41f43c:	bl	4308cc <ferror@plt+0x2c93c>
  41f440:	ldp	x21, x22, [sp, #32]
  41f444:	ldp	x23, x24, [sp, #48]
  41f448:	ldp	x27, x28, [sp, #80]
  41f44c:	b	41f1f4 <ferror@plt+0x1b264>
  41f450:	ldp	x21, x22, [sp, #32]
  41f454:	ldp	x23, x24, [sp, #48]
  41f458:	ldp	x27, x28, [sp, #80]
  41f45c:	b	41f3a0 <ferror@plt+0x1b410>
  41f460:	ldp	x21, x22, [sp, #32]
  41f464:	ldp	x23, x24, [sp, #48]
  41f468:	ldp	x27, x28, [sp, #80]
  41f46c:	b	41f1f4 <ferror@plt+0x1b264>
  41f470:	cbz	x0, 41f568 <ferror@plt+0x1b5d8>
  41f474:	stp	x29, x30, [sp, #-80]!
  41f478:	mov	x29, sp
  41f47c:	stp	x21, x22, [sp, #32]
  41f480:	str	x23, [sp, #48]
  41f484:	mov	x22, x1
  41f488:	mov	x23, x2
  41f48c:	ldr	x1, [x0, #8]
  41f490:	cbz	x1, 41f558 <ferror@plt+0x1b5c8>
  41f494:	stp	x19, x20, [sp, #16]
  41f498:	ldr	x3, [x1, #8]
  41f49c:	cbz	x3, 41f4f8 <ferror@plt+0x1b568>
  41f4a0:	mov	x4, x0
  41f4a4:	ldr	x3, [x3, #8]
  41f4a8:	cbz	x3, 41f4b8 <ferror@plt+0x1b528>
  41f4ac:	ldr	x4, [x4, #8]
  41f4b0:	ldr	x3, [x3, #8]
  41f4b4:	cbnz	x3, 41f4a4 <ferror@plt+0x1b514>
  41f4b8:	ldr	x19, [x4, #8]
  41f4bc:	str	xzr, [x4, #8]
  41f4c0:	mov	x2, x23
  41f4c4:	mov	x1, x22
  41f4c8:	bl	41f470 <ferror@plt+0x1b4e0>
  41f4cc:	mov	x20, x0
  41f4d0:	mov	x2, x23
  41f4d4:	mov	x1, x22
  41f4d8:	mov	x0, x19
  41f4dc:	bl	41f470 <ferror@plt+0x1b4e0>
  41f4e0:	mov	x19, x0
  41f4e4:	cmp	x20, #0x0
  41f4e8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  41f4ec:	b.eq	41f540 <ferror@plt+0x1b5b0>  // b.none
  41f4f0:	add	x21, sp, #0x40
  41f4f4:	b	41f518 <ferror@plt+0x1b588>
  41f4f8:	mov	x4, x0
  41f4fc:	b	41f4b8 <ferror@plt+0x1b528>
  41f500:	str	x20, [x21, #8]
  41f504:	mov	x21, x20
  41f508:	ldr	x20, [x20, #8]
  41f50c:	cmp	x20, #0x0
  41f510:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  41f514:	b.eq	41f544 <ferror@plt+0x1b5b4>  // b.none
  41f518:	mov	x2, x23
  41f51c:	ldr	x1, [x19]
  41f520:	ldr	x0, [x20]
  41f524:	blr	x22
  41f528:	cmp	w0, #0x0
  41f52c:	b.le	41f500 <ferror@plt+0x1b570>
  41f530:	str	x19, [x21, #8]
  41f534:	mov	x21, x19
  41f538:	ldr	x19, [x19, #8]
  41f53c:	b	41f50c <ferror@plt+0x1b57c>
  41f540:	add	x21, sp, #0x40
  41f544:	cmp	x20, #0x0
  41f548:	csel	x20, x20, x19, ne  // ne = any
  41f54c:	str	x20, [x21, #8]
  41f550:	ldr	x0, [sp, #72]
  41f554:	ldp	x19, x20, [sp, #16]
  41f558:	ldp	x21, x22, [sp, #32]
  41f55c:	ldr	x23, [sp, #48]
  41f560:	ldp	x29, x30, [sp], #80
  41f564:	ret
  41f568:	ret
  41f56c:	stp	x29, x30, [sp, #-80]!
  41f570:	mov	x29, sp
  41f574:	str	x25, [sp, #64]
  41f578:	mov	x25, x0
  41f57c:	cbz	x2, 41f5cc <ferror@plt+0x1b63c>
  41f580:	stp	x21, x22, [sp, #32]
  41f584:	stp	x23, x24, [sp, #48]
  41f588:	mov	x22, x1
  41f58c:	mov	x21, x2
  41f590:	mov	x23, x3
  41f594:	cbz	x0, 41f5f0 <ferror@plt+0x1b660>
  41f598:	stp	x19, x20, [sp, #16]
  41f59c:	mov	x2, x3
  41f5a0:	ldr	x1, [x0]
  41f5a4:	mov	x0, x22
  41f5a8:	blr	x21
  41f5ac:	ldr	x19, [x25, #8]
  41f5b0:	cmp	w0, #0x0
  41f5b4:	cset	w20, gt
  41f5b8:	cmp	x19, #0x0
  41f5bc:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  41f5c0:	b.eq	41f6a0 <ferror@plt+0x1b710>  // b.none
  41f5c4:	mov	x24, x25
  41f5c8:	b	41f614 <ferror@plt+0x1b684>
  41f5cc:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41f5d0:	add	x2, x2, #0x980
  41f5d4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41f5d8:	add	x1, x1, #0x400
  41f5dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41f5e0:	add	x0, x0, #0xb60
  41f5e4:	bl	4149c4 <ferror@plt+0x10a34>
  41f5e8:	mov	x0, x25
  41f5ec:	b	41f674 <ferror@plt+0x1b6e4>
  41f5f0:	mov	x0, #0x10                  	// #16
  41f5f4:	bl	41e67c <ferror@plt+0x1a6ec>
  41f5f8:	str	x22, [x0]
  41f5fc:	str	xzr, [x0, #8]
  41f600:	ldp	x21, x22, [sp, #32]
  41f604:	ldp	x23, x24, [sp, #48]
  41f608:	b	41f674 <ferror@plt+0x1b6e4>
  41f60c:	mov	x24, x19
  41f610:	mov	x19, x4
  41f614:	mov	x2, x23
  41f618:	ldr	x1, [x19]
  41f61c:	mov	x0, x22
  41f620:	blr	x21
  41f624:	ldr	x4, [x19, #8]
  41f628:	cmp	w0, #0x0
  41f62c:	cset	w20, gt
  41f630:	cmp	x4, #0x0
  41f634:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  41f638:	b.ne	41f60c <ferror@plt+0x1b67c>  // b.any
  41f63c:	mov	x0, #0x10                  	// #16
  41f640:	bl	41e67c <ferror@plt+0x1a6ec>
  41f644:	str	x22, [x0]
  41f648:	ldr	x1, [x19, #8]
  41f64c:	cmp	x1, #0x0
  41f650:	ccmp	w20, #0x0, #0x4, eq  // eq = none
  41f654:	b.ne	41f684 <ferror@plt+0x1b6f4>  // b.any
  41f658:	cbz	x24, 41f6bc <ferror@plt+0x1b72c>
  41f65c:	str	x0, [x24, #8]
  41f660:	str	x19, [x0, #8]
  41f664:	mov	x0, x25
  41f668:	ldp	x19, x20, [sp, #16]
  41f66c:	ldp	x21, x22, [sp, #32]
  41f670:	ldp	x23, x24, [sp, #48]
  41f674:	ldr	x25, [sp, #64]
  41f678:	ldp	x29, x30, [sp], #80
  41f67c:	ret
  41f680:	mov	x19, x25
  41f684:	str	x0, [x19, #8]
  41f688:	str	xzr, [x0, #8]
  41f68c:	mov	x0, x25
  41f690:	ldp	x19, x20, [sp, #16]
  41f694:	ldp	x21, x22, [sp, #32]
  41f698:	ldp	x23, x24, [sp, #48]
  41f69c:	b	41f674 <ferror@plt+0x1b6e4>
  41f6a0:	mov	x0, #0x10                  	// #16
  41f6a4:	bl	41e67c <ferror@plt+0x1a6ec>
  41f6a8:	str	x22, [x0]
  41f6ac:	ldr	x1, [x25, #8]
  41f6b0:	cmp	x1, #0x0
  41f6b4:	ccmp	w20, #0x0, #0x4, eq  // eq = none
  41f6b8:	b.ne	41f680 <ferror@plt+0x1b6f0>  // b.any
  41f6bc:	str	x25, [x0, #8]
  41f6c0:	ldp	x19, x20, [sp, #16]
  41f6c4:	ldp	x21, x22, [sp, #32]
  41f6c8:	ldp	x23, x24, [sp, #48]
  41f6cc:	b	41f674 <ferror@plt+0x1b6e4>
  41f6d0:	stp	x29, x30, [sp, #-16]!
  41f6d4:	mov	x29, sp
  41f6d8:	mov	x0, #0x10                  	// #16
  41f6dc:	bl	41ecec <ferror@plt+0x1ad5c>
  41f6e0:	ldp	x29, x30, [sp], #16
  41f6e4:	ret
  41f6e8:	stp	x29, x30, [sp, #-16]!
  41f6ec:	mov	x29, sp
  41f6f0:	mov	x2, #0x8                   	// #8
  41f6f4:	mov	x1, x0
  41f6f8:	mov	x0, #0x10                  	// #16
  41f6fc:	bl	41f084 <ferror@plt+0x1b0f4>
  41f700:	ldp	x29, x30, [sp], #16
  41f704:	ret
  41f708:	stp	x29, x30, [sp, #-16]!
  41f70c:	mov	x29, sp
  41f710:	mov	x1, x0
  41f714:	mov	x0, #0x10                  	// #16
  41f718:	bl	41ed68 <ferror@plt+0x1add8>
  41f71c:	ldp	x29, x30, [sp], #16
  41f720:	ret
  41f724:	stp	x29, x30, [sp, #-32]!
  41f728:	mov	x29, sp
  41f72c:	stp	x19, x20, [sp, #16]
  41f730:	mov	x19, x0
  41f734:	mov	x20, x1
  41f738:	mov	x0, #0x10                  	// #16
  41f73c:	bl	41e67c <ferror@plt+0x1a6ec>
  41f740:	str	x20, [x0]
  41f744:	str	x19, [x0, #8]
  41f748:	ldp	x19, x20, [sp, #16]
  41f74c:	ldp	x29, x30, [sp], #32
  41f750:	ret
  41f754:	stp	x29, x30, [sp, #-48]!
  41f758:	mov	x29, sp
  41f75c:	stp	x19, x20, [sp, #16]
  41f760:	stp	x21, x22, [sp, #32]
  41f764:	mov	x19, x1
  41f768:	mov	x22, x2
  41f76c:	cbz	x0, 41f7c4 <ferror@plt+0x1b834>
  41f770:	mov	x21, x0
  41f774:	cmp	x0, x1
  41f778:	b.eq	41f800 <ferror@plt+0x1b870>  // b.none
  41f77c:	mov	x3, x0
  41f780:	mov	x20, x3
  41f784:	ldr	x3, [x3, #8]
  41f788:	cmp	x3, #0x0
  41f78c:	ccmp	x19, x3, #0x4, ne  // ne = any
  41f790:	b.ne	41f780 <ferror@plt+0x1b7f0>  // b.any
  41f794:	mov	x0, #0x10                  	// #16
  41f798:	bl	41e67c <ferror@plt+0x1a6ec>
  41f79c:	str	x22, [x0]
  41f7a0:	ldr	x1, [x20, #8]
  41f7a4:	str	x1, [x0, #8]
  41f7a8:	str	x0, [x20, #8]
  41f7ac:	mov	x20, x21
  41f7b0:	mov	x0, x20
  41f7b4:	ldp	x19, x20, [sp, #16]
  41f7b8:	ldp	x21, x22, [sp, #32]
  41f7bc:	ldp	x29, x30, [sp], #48
  41f7c0:	ret
  41f7c4:	mov	x0, #0x10                  	// #16
  41f7c8:	bl	41e67c <ferror@plt+0x1a6ec>
  41f7cc:	mov	x20, x0
  41f7d0:	str	x22, [x0]
  41f7d4:	str	xzr, [x0, #8]
  41f7d8:	cbz	x19, 41f7b0 <ferror@plt+0x1b820>
  41f7dc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  41f7e0:	add	x2, x2, #0x780
  41f7e4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41f7e8:	add	x1, x1, #0x400
  41f7ec:	add	x1, x1, #0x20
  41f7f0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41f7f4:	add	x0, x0, #0xb60
  41f7f8:	bl	4149c4 <ferror@plt+0x10a34>
  41f7fc:	b	41f7b0 <ferror@plt+0x1b820>
  41f800:	mov	x0, #0x10                  	// #16
  41f804:	bl	41e67c <ferror@plt+0x1a6ec>
  41f808:	mov	x20, x0
  41f80c:	str	x22, [x0]
  41f810:	str	x21, [x0, #8]
  41f814:	b	41f7b0 <ferror@plt+0x1b820>
  41f818:	stp	x29, x30, [sp, #-32]!
  41f81c:	mov	x29, sp
  41f820:	str	x19, [sp, #16]
  41f824:	mov	x19, x0
  41f828:	cbz	x0, 41f864 <ferror@plt+0x1b8d4>
  41f82c:	mov	x3, #0x0                   	// #0
  41f830:	b	41f838 <ferror@plt+0x1b8a8>
  41f834:	mov	x0, x2
  41f838:	ldr	x2, [x0]
  41f83c:	cmp	x2, x1
  41f840:	b.eq	41f854 <ferror@plt+0x1b8c4>  // b.none
  41f844:	ldr	x2, [x0, #8]
  41f848:	mov	x3, x0
  41f84c:	cbnz	x2, 41f834 <ferror@plt+0x1b8a4>
  41f850:	b	41f864 <ferror@plt+0x1b8d4>
  41f854:	cbz	x3, 41f874 <ferror@plt+0x1b8e4>
  41f858:	ldr	x1, [x0, #8]
  41f85c:	str	x1, [x3, #8]
  41f860:	bl	41f708 <ferror@plt+0x1b778>
  41f864:	mov	x0, x19
  41f868:	ldr	x19, [sp, #16]
  41f86c:	ldp	x29, x30, [sp], #32
  41f870:	ret
  41f874:	ldr	x19, [x0, #8]
  41f878:	b	41f860 <ferror@plt+0x1b8d0>
  41f87c:	stp	x29, x30, [sp, #-48]!
  41f880:	mov	x29, sp
  41f884:	stp	x21, x22, [sp, #32]
  41f888:	mov	x22, x0
  41f88c:	cbz	x0, 41f8dc <ferror@plt+0x1b94c>
  41f890:	stp	x19, x20, [sp, #16]
  41f894:	mov	x19, x1
  41f898:	mov	x20, #0x0                   	// #0
  41f89c:	b	41f8b8 <ferror@plt+0x1b928>
  41f8a0:	ldr	x21, [x0, #8]
  41f8a4:	cbz	x20, 41f8d0 <ferror@plt+0x1b940>
  41f8a8:	str	x21, [x20, #8]
  41f8ac:	bl	41f708 <ferror@plt+0x1b778>
  41f8b0:	mov	x0, x21
  41f8b4:	cbz	x0, 41f8d8 <ferror@plt+0x1b948>
  41f8b8:	ldr	x2, [x0]
  41f8bc:	cmp	x2, x19
  41f8c0:	b.eq	41f8a0 <ferror@plt+0x1b910>  // b.none
  41f8c4:	mov	x20, x0
  41f8c8:	ldr	x0, [x0, #8]
  41f8cc:	b	41f8b4 <ferror@plt+0x1b924>
  41f8d0:	mov	x22, x21
  41f8d4:	b	41f8ac <ferror@plt+0x1b91c>
  41f8d8:	ldp	x19, x20, [sp, #16]
  41f8dc:	mov	x0, x22
  41f8e0:	ldp	x21, x22, [sp, #32]
  41f8e4:	ldp	x29, x30, [sp], #48
  41f8e8:	ret
  41f8ec:	cbz	x0, 41f924 <ferror@plt+0x1b994>
  41f8f0:	cmp	x0, x1
  41f8f4:	b.eq	41f928 <ferror@plt+0x1b998>  // b.none
  41f8f8:	mov	x2, x0
  41f8fc:	mov	x3, x2
  41f900:	ldr	x2, [x2, #8]
  41f904:	cbz	x2, 41f924 <ferror@plt+0x1b994>
  41f908:	cmp	x1, x2
  41f90c:	b.ne	41f8fc <ferror@plt+0x1b96c>  // b.any
  41f910:	ldr	x1, [x2, #8]
  41f914:	str	x1, [x3, #8]
  41f918:	cmp	x0, x2
  41f91c:	b.eq	41f92c <ferror@plt+0x1b99c>  // b.none
  41f920:	str	xzr, [x2, #8]
  41f924:	ret
  41f928:	mov	x2, x1
  41f92c:	ldr	x0, [x0, #8]
  41f930:	b	41f920 <ferror@plt+0x1b990>
  41f934:	stp	x29, x30, [sp, #-32]!
  41f938:	mov	x29, sp
  41f93c:	str	x19, [sp, #16]
  41f940:	mov	x19, x0
  41f944:	cbz	x0, 41f97c <ferror@plt+0x1b9ec>
  41f948:	cmp	x0, x1
  41f94c:	b.eq	41f994 <ferror@plt+0x1ba04>  // b.none
  41f950:	mov	x2, x0
  41f954:	mov	x3, x2
  41f958:	ldr	x2, [x2, #8]
  41f95c:	cbz	x2, 41f97c <ferror@plt+0x1b9ec>
  41f960:	cmp	x1, x2
  41f964:	b.ne	41f954 <ferror@plt+0x1b9c4>  // b.any
  41f968:	ldr	x0, [x2, #8]
  41f96c:	str	x0, [x3, #8]
  41f970:	cmp	x19, x2
  41f974:	b.eq	41f998 <ferror@plt+0x1ba08>  // b.none
  41f978:	str	xzr, [x2, #8]
  41f97c:	mov	x0, #0x10                  	// #16
  41f980:	bl	41ed68 <ferror@plt+0x1add8>
  41f984:	mov	x0, x19
  41f988:	ldr	x19, [sp, #16]
  41f98c:	ldp	x29, x30, [sp], #32
  41f990:	ret
  41f994:	mov	x2, x1
  41f998:	ldr	x19, [x19, #8]
  41f99c:	b	41f978 <ferror@plt+0x1b9e8>
  41f9a0:	stp	x29, x30, [sp, #-80]!
  41f9a4:	mov	x29, sp
  41f9a8:	stp	x19, x20, [sp, #16]
  41f9ac:	str	x25, [sp, #64]
  41f9b0:	mov	x19, x0
  41f9b4:	mov	x25, x0
  41f9b8:	cbz	x0, 41fa58 <ferror@plt+0x1bac8>
  41f9bc:	stp	x21, x22, [sp, #32]
  41f9c0:	stp	x23, x24, [sp, #48]
  41f9c4:	mov	x21, x1
  41f9c8:	mov	x23, x2
  41f9cc:	mov	x0, #0x10                  	// #16
  41f9d0:	bl	41e67c <ferror@plt+0x1a6ec>
  41f9d4:	mov	x25, x0
  41f9d8:	cbz	x21, 41fa00 <ferror@plt+0x1ba70>
  41f9dc:	mov	x1, x23
  41f9e0:	ldr	x0, [x19]
  41f9e4:	blr	x21
  41f9e8:	str	x0, [x25]
  41f9ec:	ldr	x20, [x19, #8]
  41f9f0:	cbz	x20, 41fa48 <ferror@plt+0x1bab8>
  41f9f4:	mov	x19, x25
  41f9f8:	mov	x24, #0x10                  	// #16
  41f9fc:	b	41fa1c <ferror@plt+0x1ba8c>
  41fa00:	ldr	x0, [x19]
  41fa04:	str	x0, [x25]
  41fa08:	b	41f9ec <ferror@plt+0x1ba5c>
  41fa0c:	ldr	x0, [x20]
  41fa10:	str	x0, [x19]
  41fa14:	ldr	x20, [x20, #8]
  41fa18:	cbz	x20, 41fa4c <ferror@plt+0x1babc>
  41fa1c:	mov	x22, x19
  41fa20:	mov	x0, x24
  41fa24:	bl	41e67c <ferror@plt+0x1a6ec>
  41fa28:	mov	x19, x0
  41fa2c:	str	x0, [x22, #8]
  41fa30:	cbz	x21, 41fa0c <ferror@plt+0x1ba7c>
  41fa34:	mov	x1, x23
  41fa38:	ldr	x0, [x20]
  41fa3c:	blr	x21
  41fa40:	str	x0, [x19]
  41fa44:	b	41fa14 <ferror@plt+0x1ba84>
  41fa48:	mov	x19, x25
  41fa4c:	str	xzr, [x19, #8]
  41fa50:	ldp	x21, x22, [sp, #32]
  41fa54:	ldp	x23, x24, [sp, #48]
  41fa58:	mov	x0, x25
  41fa5c:	ldp	x19, x20, [sp, #16]
  41fa60:	ldr	x25, [sp, #64]
  41fa64:	ldp	x29, x30, [sp], #80
  41fa68:	ret
  41fa6c:	stp	x29, x30, [sp, #-16]!
  41fa70:	mov	x29, sp
  41fa74:	mov	x2, #0x0                   	// #0
  41fa78:	mov	x1, #0x0                   	// #0
  41fa7c:	bl	41f9a0 <ferror@plt+0x1ba10>
  41fa80:	ldp	x29, x30, [sp], #16
  41fa84:	ret
  41fa88:	cbz	x0, 41faa8 <ferror@plt+0x1bb18>
  41fa8c:	mov	x2, #0x0                   	// #0
  41fa90:	b	41fa98 <ferror@plt+0x1bb08>
  41fa94:	mov	x0, x1
  41fa98:	ldr	x1, [x0, #8]
  41fa9c:	str	x2, [x0, #8]
  41faa0:	mov	x2, x0
  41faa4:	cbnz	x1, 41fa94 <ferror@plt+0x1bb04>
  41faa8:	ret
  41faac:	sub	w2, w1, #0x1
  41fab0:	cmp	x0, #0x0
  41fab4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  41fab8:	b.eq	41fad8 <ferror@plt+0x1bb48>  // b.none
  41fabc:	ldr	x0, [x0, #8]
  41fac0:	cmp	x0, #0x0
  41fac4:	cset	w1, ne  // ne = any
  41fac8:	cmp	w2, #0x0
  41facc:	csel	w1, w1, wzr, ne  // ne = any
  41fad0:	sub	w2, w2, #0x1
  41fad4:	cbnz	w1, 41fabc <ferror@plt+0x1bb2c>
  41fad8:	ret
  41fadc:	sub	w2, w1, #0x1
  41fae0:	cmp	x0, #0x0
  41fae4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  41fae8:	b.eq	41fb08 <ferror@plt+0x1bb78>  // b.none
  41faec:	ldr	x0, [x0, #8]
  41faf0:	cmp	x0, #0x0
  41faf4:	cset	w1, ne  // ne = any
  41faf8:	cmp	w2, #0x0
  41fafc:	csel	w1, w1, wzr, ne  // ne = any
  41fb00:	sub	w2, w2, #0x1
  41fb04:	cbnz	w1, 41faec <ferror@plt+0x1bb5c>
  41fb08:	cbz	x0, 41fb10 <ferror@plt+0x1bb80>
  41fb0c:	ldr	x0, [x0]
  41fb10:	ret
  41fb14:	cbz	x0, 41fb2c <ferror@plt+0x1bb9c>
  41fb18:	ldr	x2, [x0]
  41fb1c:	cmp	x2, x1
  41fb20:	b.eq	41fb2c <ferror@plt+0x1bb9c>  // b.none
  41fb24:	ldr	x0, [x0, #8]
  41fb28:	cbnz	x0, 41fb18 <ferror@plt+0x1bb88>
  41fb2c:	ret
  41fb30:	stp	x29, x30, [sp, #-48]!
  41fb34:	mov	x29, sp
  41fb38:	stp	x19, x20, [sp, #16]
  41fb3c:	mov	x19, x0
  41fb40:	cbz	x2, 41fb80 <ferror@plt+0x1bbf0>
  41fb44:	str	x21, [sp, #32]
  41fb48:	mov	x21, x1
  41fb4c:	mov	x20, x2
  41fb50:	cbz	x0, 41fb78 <ferror@plt+0x1bbe8>
  41fb54:	mov	x1, x21
  41fb58:	ldr	x0, [x19]
  41fb5c:	blr	x20
  41fb60:	cbz	w0, 41fba8 <ferror@plt+0x1bc18>
  41fb64:	ldr	x19, [x19, #8]
  41fb68:	cbnz	x19, 41fb54 <ferror@plt+0x1bbc4>
  41fb6c:	mov	x0, x19
  41fb70:	ldr	x21, [sp, #32]
  41fb74:	b	41fbb0 <ferror@plt+0x1bc20>
  41fb78:	ldr	x21, [sp, #32]
  41fb7c:	b	41fbb0 <ferror@plt+0x1bc20>
  41fb80:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41fb84:	add	x2, x2, #0x980
  41fb88:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41fb8c:	add	x1, x1, #0x400
  41fb90:	add	x1, x1, #0x38
  41fb94:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41fb98:	add	x0, x0, #0xb60
  41fb9c:	bl	4149c4 <ferror@plt+0x10a34>
  41fba0:	mov	x0, x19
  41fba4:	b	41fbb0 <ferror@plt+0x1bc20>
  41fba8:	mov	x0, x19
  41fbac:	ldr	x21, [sp, #32]
  41fbb0:	ldp	x19, x20, [sp, #16]
  41fbb4:	ldp	x29, x30, [sp], #48
  41fbb8:	ret
  41fbbc:	mov	x2, x0
  41fbc0:	cbz	x0, 41fbf0 <ferror@plt+0x1bc60>
  41fbc4:	cmp	x0, x1
  41fbc8:	b.eq	41fbf8 <ferror@plt+0x1bc68>  // b.none
  41fbcc:	mov	w0, #0x0                   	// #0
  41fbd0:	add	w0, w0, #0x1
  41fbd4:	ldr	x2, [x2, #8]
  41fbd8:	cbz	x2, 41fbe8 <ferror@plt+0x1bc58>
  41fbdc:	cmp	x1, x2
  41fbe0:	b.ne	41fbd0 <ferror@plt+0x1bc40>  // b.any
  41fbe4:	b	41fbec <ferror@plt+0x1bc5c>
  41fbe8:	mov	w0, #0xffffffff            	// #-1
  41fbec:	ret
  41fbf0:	mov	w0, #0xffffffff            	// #-1
  41fbf4:	b	41fbec <ferror@plt+0x1bc5c>
  41fbf8:	mov	w0, #0x0                   	// #0
  41fbfc:	b	41fbec <ferror@plt+0x1bc5c>
  41fc00:	mov	x2, x0
  41fc04:	cbz	x0, 41fc2c <ferror@plt+0x1bc9c>
  41fc08:	mov	w0, #0x0                   	// #0
  41fc0c:	ldr	x3, [x2]
  41fc10:	cmp	x3, x1
  41fc14:	b.eq	41fc28 <ferror@plt+0x1bc98>  // b.none
  41fc18:	add	w0, w0, #0x1
  41fc1c:	ldr	x2, [x2, #8]
  41fc20:	cbnz	x2, 41fc0c <ferror@plt+0x1bc7c>
  41fc24:	mov	w0, #0xffffffff            	// #-1
  41fc28:	ret
  41fc2c:	mov	w0, #0xffffffff            	// #-1
  41fc30:	b	41fc28 <ferror@plt+0x1bc98>
  41fc34:	mov	x1, x0
  41fc38:	cbz	x0, 41fc48 <ferror@plt+0x1bcb8>
  41fc3c:	mov	x0, x1
  41fc40:	ldr	x1, [x1, #8]
  41fc44:	cbnz	x1, 41fc3c <ferror@plt+0x1bcac>
  41fc48:	ret
  41fc4c:	stp	x29, x30, [sp, #-48]!
  41fc50:	mov	x29, sp
  41fc54:	stp	x19, x20, [sp, #16]
  41fc58:	str	x21, [sp, #32]
  41fc5c:	mov	x20, x0
  41fc60:	mov	x21, x1
  41fc64:	mov	x0, #0x10                  	// #16
  41fc68:	bl	41e67c <ferror@plt+0x1a6ec>
  41fc6c:	mov	x19, x0
  41fc70:	str	x21, [x0]
  41fc74:	str	xzr, [x0, #8]
  41fc78:	cbz	x20, 41fc8c <ferror@plt+0x1bcfc>
  41fc7c:	mov	x0, x20
  41fc80:	bl	41fc34 <ferror@plt+0x1bca4>
  41fc84:	str	x19, [x0, #8]
  41fc88:	mov	x19, x20
  41fc8c:	mov	x0, x19
  41fc90:	ldp	x19, x20, [sp, #16]
  41fc94:	ldr	x21, [sp, #32]
  41fc98:	ldp	x29, x30, [sp], #48
  41fc9c:	ret
  41fca0:	stp	x29, x30, [sp, #-48]!
  41fca4:	mov	x29, sp
  41fca8:	stp	x19, x20, [sp, #16]
  41fcac:	str	x21, [sp, #32]
  41fcb0:	mov	x20, x0
  41fcb4:	mov	x21, x1
  41fcb8:	tbnz	w2, #31, 41fd1c <ferror@plt+0x1bd8c>
  41fcbc:	mov	w19, w2
  41fcc0:	cbz	w2, 41fd24 <ferror@plt+0x1bd94>
  41fcc4:	mov	x0, #0x10                  	// #16
  41fcc8:	bl	41e67c <ferror@plt+0x1a6ec>
  41fccc:	str	x21, [x0]
  41fcd0:	cbz	x20, 41fd2c <ferror@plt+0x1bd9c>
  41fcd4:	sub	w1, w19, #0x1
  41fcd8:	mov	x2, x20
  41fcdc:	mov	x5, x2
  41fce0:	ldr	x2, [x2, #8]
  41fce4:	cmp	x2, #0x0
  41fce8:	cset	w4, ne  // ne = any
  41fcec:	cmp	w1, #0x0
  41fcf0:	cset	w3, gt
  41fcf4:	sub	w1, w1, #0x1
  41fcf8:	tst	w4, w3
  41fcfc:	b.ne	41fcdc <ferror@plt+0x1bd4c>  // b.any
  41fd00:	str	x2, [x0, #8]
  41fd04:	str	x0, [x5, #8]
  41fd08:	mov	x0, x20
  41fd0c:	ldp	x19, x20, [sp, #16]
  41fd10:	ldr	x21, [sp, #32]
  41fd14:	ldp	x29, x30, [sp], #48
  41fd18:	ret
  41fd1c:	bl	41fc4c <ferror@plt+0x1bcbc>
  41fd20:	b	41fd0c <ferror@plt+0x1bd7c>
  41fd24:	bl	41f724 <ferror@plt+0x1b794>
  41fd28:	b	41fd0c <ferror@plt+0x1bd7c>
  41fd2c:	str	xzr, [x0, #8]
  41fd30:	b	41fd0c <ferror@plt+0x1bd7c>
  41fd34:	stp	x29, x30, [sp, #-32]!
  41fd38:	mov	x29, sp
  41fd3c:	stp	x19, x20, [sp, #16]
  41fd40:	mov	x20, x0
  41fd44:	cbz	x1, 41fd64 <ferror@plt+0x1bdd4>
  41fd48:	mov	x19, x1
  41fd4c:	mov	x0, x1
  41fd50:	cbz	x20, 41fd64 <ferror@plt+0x1bdd4>
  41fd54:	mov	x0, x20
  41fd58:	bl	41fc34 <ferror@plt+0x1bca4>
  41fd5c:	str	x19, [x0, #8]
  41fd60:	mov	x0, x20
  41fd64:	ldp	x19, x20, [sp, #16]
  41fd68:	ldp	x29, x30, [sp], #32
  41fd6c:	ret
  41fd70:	mov	x1, x0
  41fd74:	cbz	x0, 41fd8c <ferror@plt+0x1bdfc>
  41fd78:	mov	w0, #0x0                   	// #0
  41fd7c:	add	w0, w0, #0x1
  41fd80:	ldr	x1, [x1, #8]
  41fd84:	cbnz	x1, 41fd7c <ferror@plt+0x1bdec>
  41fd88:	ret
  41fd8c:	mov	w0, #0x0                   	// #0
  41fd90:	b	41fd88 <ferror@plt+0x1bdf8>
  41fd94:	stp	x29, x30, [sp, #-48]!
  41fd98:	mov	x29, sp
  41fd9c:	stp	x19, x20, [sp, #16]
  41fda0:	str	x21, [sp, #32]
  41fda4:	mov	x19, x0
  41fda8:	mov	x21, x1
  41fdac:	mov	x20, x2
  41fdb0:	cbz	x0, 41fdcc <ferror@plt+0x1be3c>
  41fdb4:	mov	x0, x19
  41fdb8:	ldr	x19, [x19, #8]
  41fdbc:	mov	x1, x20
  41fdc0:	ldr	x0, [x0]
  41fdc4:	blr	x21
  41fdc8:	cbnz	x19, 41fdb4 <ferror@plt+0x1be24>
  41fdcc:	ldp	x19, x20, [sp, #16]
  41fdd0:	ldr	x21, [sp, #32]
  41fdd4:	ldp	x29, x30, [sp], #48
  41fdd8:	ret
  41fddc:	stp	x29, x30, [sp, #-32]!
  41fde0:	mov	x29, sp
  41fde4:	str	x19, [sp, #16]
  41fde8:	mov	x19, x0
  41fdec:	mov	x2, #0x0                   	// #0
  41fdf0:	bl	41fd94 <ferror@plt+0x1be04>
  41fdf4:	mov	x0, x19
  41fdf8:	bl	41f6e8 <ferror@plt+0x1b758>
  41fdfc:	ldr	x19, [sp, #16]
  41fe00:	ldp	x29, x30, [sp], #32
  41fe04:	ret
  41fe08:	stp	x29, x30, [sp, #-16]!
  41fe0c:	mov	x29, sp
  41fe10:	mov	x3, #0x0                   	// #0
  41fe14:	bl	41f56c <ferror@plt+0x1b5dc>
  41fe18:	ldp	x29, x30, [sp], #16
  41fe1c:	ret
  41fe20:	stp	x29, x30, [sp, #-16]!
  41fe24:	mov	x29, sp
  41fe28:	bl	41f56c <ferror@plt+0x1b5dc>
  41fe2c:	ldp	x29, x30, [sp], #16
  41fe30:	ret
  41fe34:	stp	x29, x30, [sp, #-16]!
  41fe38:	mov	x29, sp
  41fe3c:	mov	x2, #0x0                   	// #0
  41fe40:	bl	41f470 <ferror@plt+0x1b4e0>
  41fe44:	ldp	x29, x30, [sp], #16
  41fe48:	ret
  41fe4c:	stp	x29, x30, [sp, #-16]!
  41fe50:	mov	x29, sp
  41fe54:	bl	41f470 <ferror@plt+0x1b4e0>
  41fe58:	ldp	x29, x30, [sp], #16
  41fe5c:	ret
  41fe60:	stp	x29, x30, [sp, #-16]!
  41fe64:	mov	x29, sp
  41fe68:	bl	403a70 <access@plt>
  41fe6c:	ldp	x29, x30, [sp], #16
  41fe70:	ret
  41fe74:	stp	x29, x30, [sp, #-16]!
  41fe78:	mov	x29, sp
  41fe7c:	bl	4037a0 <chmod@plt>
  41fe80:	ldp	x29, x30, [sp], #16
  41fe84:	ret
  41fe88:	stp	x29, x30, [sp, #-48]!
  41fe8c:	mov	x29, sp
  41fe90:	stp	x19, x20, [sp, #16]
  41fe94:	stp	x21, x22, [sp, #32]
  41fe98:	mov	x22, x0
  41fe9c:	mov	w21, w1
  41fea0:	mov	w20, w2
  41fea4:	mov	w2, w20
  41fea8:	mov	w1, w21
  41feac:	mov	x0, x22
  41feb0:	bl	4037b0 <open@plt>
  41feb4:	mov	w19, w0
  41feb8:	cmn	w0, #0x1
  41febc:	b.eq	41fed4 <ferror@plt+0x1bf44>  // b.none
  41fec0:	mov	w0, w19
  41fec4:	ldp	x19, x20, [sp, #16]
  41fec8:	ldp	x21, x22, [sp, #32]
  41fecc:	ldp	x29, x30, [sp], #48
  41fed0:	ret
  41fed4:	bl	403e80 <__errno_location@plt>
  41fed8:	ldr	w0, [x0]
  41fedc:	cmp	w0, #0x4
  41fee0:	b.ne	41fec0 <ferror@plt+0x1bf30>  // b.any
  41fee4:	b	41fea4 <ferror@plt+0x1bf14>
  41fee8:	stp	x29, x30, [sp, #-16]!
  41feec:	mov	x29, sp
  41fef0:	bl	403f70 <creat@plt>
  41fef4:	ldp	x29, x30, [sp], #16
  41fef8:	ret
  41fefc:	stp	x29, x30, [sp, #-16]!
  41ff00:	mov	x29, sp
  41ff04:	bl	403c70 <rename@plt>
  41ff08:	ldp	x29, x30, [sp], #16
  41ff0c:	ret
  41ff10:	stp	x29, x30, [sp, #-16]!
  41ff14:	mov	x29, sp
  41ff18:	bl	403f20 <mkdir@plt>
  41ff1c:	ldp	x29, x30, [sp], #16
  41ff20:	ret
  41ff24:	stp	x29, x30, [sp, #-16]!
  41ff28:	mov	x29, sp
  41ff2c:	bl	403b80 <chdir@plt>
  41ff30:	ldp	x29, x30, [sp], #16
  41ff34:	ret
  41ff38:	stp	x29, x30, [sp, #-16]!
  41ff3c:	mov	x29, sp
  41ff40:	mov	x2, x1
  41ff44:	mov	x1, x0
  41ff48:	mov	w0, #0x0                   	// #0
  41ff4c:	bl	403eb0 <__xstat@plt>
  41ff50:	ldp	x29, x30, [sp], #16
  41ff54:	ret
  41ff58:	stp	x29, x30, [sp, #-16]!
  41ff5c:	mov	x29, sp
  41ff60:	mov	x2, x1
  41ff64:	mov	x1, x0
  41ff68:	mov	w0, #0x0                   	// #0
  41ff6c:	bl	403d40 <__lxstat@plt>
  41ff70:	ldp	x29, x30, [sp], #16
  41ff74:	ret
  41ff78:	stp	x29, x30, [sp, #-16]!
  41ff7c:	mov	x29, sp
  41ff80:	bl	403f10 <unlink@plt>
  41ff84:	ldp	x29, x30, [sp], #16
  41ff88:	ret
  41ff8c:	stp	x29, x30, [sp, #-16]!
  41ff90:	mov	x29, sp
  41ff94:	bl	403570 <remove@plt>
  41ff98:	ldp	x29, x30, [sp], #16
  41ff9c:	ret
  41ffa0:	stp	x29, x30, [sp, #-16]!
  41ffa4:	mov	x29, sp
  41ffa8:	bl	403b30 <rmdir@plt>
  41ffac:	ldp	x29, x30, [sp], #16
  41ffb0:	ret
  41ffb4:	stp	x29, x30, [sp, #-16]!
  41ffb8:	mov	x29, sp
  41ffbc:	bl	403780 <fopen@plt>
  41ffc0:	ldp	x29, x30, [sp], #16
  41ffc4:	ret
  41ffc8:	stp	x29, x30, [sp, #-16]!
  41ffcc:	mov	x29, sp
  41ffd0:	bl	403c20 <freopen@plt>
  41ffd4:	ldp	x29, x30, [sp], #16
  41ffd8:	ret
  41ffdc:	stp	x29, x30, [sp, #-16]!
  41ffe0:	mov	x29, sp
  41ffe4:	bl	403c90 <utime@plt>
  41ffe8:	ldp	x29, x30, [sp], #16
  41ffec:	ret
  41fff0:	stp	x29, x30, [sp, #-64]!
  41fff4:	mov	x29, sp
  41fff8:	stp	x19, x20, [sp, #16]
  41fffc:	mov	x19, x1
  420000:	bl	4039c0 <close@plt>
  420004:	cmn	w0, #0x1
  420008:	b.eq	42001c <ferror@plt+0x1c08c>  // b.none
  42000c:	mov	w0, #0x1                   	// #1
  420010:	ldp	x19, x20, [sp, #16]
  420014:	ldp	x29, x30, [sp], #64
  420018:	ret
  42001c:	bl	403e80 <__errno_location@plt>
  420020:	ldr	w1, [x0]
  420024:	mov	w0, #0x1                   	// #1
  420028:	cmp	w1, #0x4
  42002c:	b.eq	420010 <ferror@plt+0x1c080>  // b.none
  420030:	stp	x21, x22, [sp, #32]
  420034:	str	x23, [sp, #48]
  420038:	bl	403e80 <__errno_location@plt>
  42003c:	mov	x20, x0
  420040:	ldr	w21, [x0]
  420044:	bl	40a048 <ferror@plt+0x60b8>
  420048:	mov	w22, w0
  42004c:	mov	w0, w21
  420050:	bl	40a08c <ferror@plt+0x60fc>
  420054:	mov	w23, w0
  420058:	mov	w0, w21
  42005c:	bl	420748 <ferror@plt+0x1c7b8>
  420060:	mov	x3, x0
  420064:	mov	w2, w23
  420068:	mov	w1, w22
  42006c:	mov	x0, x19
  420070:	bl	409844 <ferror@plt+0x58b4>
  420074:	str	w21, [x20]
  420078:	mov	w0, #0x0                   	// #0
  42007c:	ldp	x21, x22, [sp, #32]
  420080:	ldr	x23, [sp, #48]
  420084:	b	420010 <ferror@plt+0x1c080>
  420088:	dmb	ish
  42008c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  420090:	ldr	x0, [x0, #3616]
  420094:	cbz	x0, 4200a4 <ferror@plt+0x1c114>
  420098:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42009c:	ldr	x0, [x0, #3624]
  4200a0:	ret
  4200a4:	stp	x29, x30, [sp, #-16]!
  4200a8:	mov	x29, sp
  4200ac:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4200b0:	add	x0, x0, #0xe20
  4200b4:	bl	4281a8 <ferror@plt+0x24218>
  4200b8:	cbnz	w0, 4200cc <ferror@plt+0x1c13c>
  4200bc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4200c0:	ldr	x0, [x0, #3624]
  4200c4:	ldp	x29, x30, [sp], #16
  4200c8:	ret
  4200cc:	mov	x2, #0x0                   	// #0
  4200d0:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4200d4:	add	x1, x1, #0x450
  4200d8:	mov	w0, #0x1fbf                	// #8127
  4200dc:	bl	403f30 <newlocale@plt>
  4200e0:	mov	x2, x0
  4200e4:	adrp	x1, 49b000 <ferror@plt+0x97070>
  4200e8:	add	x0, x1, #0xe20
  4200ec:	str	x2, [x0, #8]
  4200f0:	mov	x1, #0x1                   	// #1
  4200f4:	bl	428268 <ferror@plt+0x242d8>
  4200f8:	b	4200bc <ferror@plt+0x1c12c>
  4200fc:	stp	x29, x30, [sp, #-48]!
  420100:	mov	x29, sp
  420104:	stp	x19, x20, [sp, #16]
  420108:	str	x21, [sp, #32]
  42010c:	mov	x19, x0
  420110:	mov	x21, x0
  420114:	cbz	x0, 420138 <ferror@plt+0x1c1a8>
  420118:	bl	4034d0 <strlen@plt>
  42011c:	add	x20, x0, #0x1
  420120:	mov	x0, x20
  420124:	bl	41334c <ferror@plt+0xf3bc>
  420128:	mov	x21, x0
  42012c:	mov	x2, x20
  420130:	mov	x1, x19
  420134:	bl	403460 <memcpy@plt>
  420138:	mov	x0, x21
  42013c:	ldp	x19, x20, [sp, #16]
  420140:	ldr	x21, [sp, #32]
  420144:	ldp	x29, x30, [sp], #48
  420148:	ret
  42014c:	stp	x29, x30, [sp, #-48]!
  420150:	mov	x29, sp
  420154:	stp	x19, x20, [sp, #16]
  420158:	str	x21, [sp, #32]
  42015c:	mov	x20, x0
  420160:	mov	x21, x0
  420164:	cbz	x0, 420184 <ferror@plt+0x1c1f4>
  420168:	mov	w19, w1
  42016c:	mov	x0, x19
  420170:	bl	41334c <ferror@plt+0xf3bc>
  420174:	mov	x21, x0
  420178:	mov	x2, x19
  42017c:	mov	x1, x20
  420180:	bl	403460 <memcpy@plt>
  420184:	mov	x0, x21
  420188:	ldp	x19, x20, [sp, #16]
  42018c:	ldr	x21, [sp, #32]
  420190:	ldp	x29, x30, [sp], #48
  420194:	ret
  420198:	stp	x29, x30, [sp, #-48]!
  42019c:	mov	x29, sp
  4201a0:	stp	x19, x20, [sp, #16]
  4201a4:	str	x21, [sp, #32]
  4201a8:	mov	x20, x0
  4201ac:	mov	x21, x0
  4201b0:	cbz	x0, 4201d4 <ferror@plt+0x1c244>
  4201b4:	mov	x19, x1
  4201b8:	add	x0, x1, #0x1
  4201bc:	bl	41334c <ferror@plt+0xf3bc>
  4201c0:	mov	x21, x0
  4201c4:	mov	x2, x19
  4201c8:	mov	x1, x20
  4201cc:	bl	403e10 <strncpy@plt>
  4201d0:	strb	wzr, [x21, x19]
  4201d4:	mov	x0, x21
  4201d8:	ldp	x19, x20, [sp, #16]
  4201dc:	ldr	x21, [sp, #32]
  4201e0:	ldp	x29, x30, [sp], #48
  4201e4:	ret
  4201e8:	stp	x29, x30, [sp, #-48]!
  4201ec:	mov	x29, sp
  4201f0:	stp	x19, x20, [sp, #16]
  4201f4:	str	x21, [sp, #32]
  4201f8:	mov	x19, x0
  4201fc:	and	w21, w1, #0xff
  420200:	add	x0, x0, #0x1
  420204:	bl	41334c <ferror@plt+0xf3bc>
  420208:	mov	x20, x0
  42020c:	mov	x2, x19
  420210:	mov	w1, w21
  420214:	bl	403880 <memset@plt>
  420218:	strb	wzr, [x20, x19]
  42021c:	mov	x0, x20
  420220:	ldp	x19, x20, [sp, #16]
  420224:	ldr	x21, [sp, #32]
  420228:	ldp	x29, x30, [sp], #48
  42022c:	ret
  420230:	stp	x29, x30, [sp, #-32]!
  420234:	mov	x29, sp
  420238:	stp	x19, x20, [sp, #16]
  42023c:	mov	x19, x0
  420240:	cbz	x0, 42025c <ferror@plt+0x1c2cc>
  420244:	mov	x20, x1
  420248:	cbz	x1, 420280 <ferror@plt+0x1c2f0>
  42024c:	bl	403720 <stpcpy@plt>
  420250:	ldp	x19, x20, [sp, #16]
  420254:	ldp	x29, x30, [sp], #32
  420258:	ret
  42025c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  420260:	add	x2, x2, #0x458
  420264:	adrp	x1, 442000 <ferror@plt+0x3e070>
  420268:	add	x1, x1, #0x5b8
  42026c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420270:	add	x0, x0, #0xb60
  420274:	bl	4149c4 <ferror@plt+0x10a34>
  420278:	mov	x0, x19
  42027c:	b	420250 <ferror@plt+0x1c2c0>
  420280:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  420284:	add	x2, x2, #0xe08
  420288:	adrp	x1, 442000 <ferror@plt+0x3e070>
  42028c:	add	x1, x1, #0x5b8
  420290:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420294:	add	x0, x0, #0xb60
  420298:	bl	4149c4 <ferror@plt+0x10a34>
  42029c:	mov	x0, x20
  4202a0:	b	420250 <ferror@plt+0x1c2c0>
  4202a4:	stp	x29, x30, [sp, #-64]!
  4202a8:	mov	x29, sp
  4202ac:	str	xzr, [sp, #56]
  4202b0:	ldp	x2, x3, [x1]
  4202b4:	stp	x2, x3, [sp, #16]
  4202b8:	ldp	x2, x3, [x1, #16]
  4202bc:	stp	x2, x3, [sp, #32]
  4202c0:	add	x2, sp, #0x10
  4202c4:	mov	x1, x0
  4202c8:	add	x0, sp, #0x38
  4202cc:	bl	42fe38 <ferror@plt+0x2bea8>
  4202d0:	ldr	x0, [sp, #56]
  4202d4:	ldp	x29, x30, [sp], #64
  4202d8:	ret
  4202dc:	stp	x29, x30, [sp, #-272]!
  4202e0:	mov	x29, sp
  4202e4:	str	x1, [sp, #216]
  4202e8:	str	x2, [sp, #224]
  4202ec:	str	x3, [sp, #232]
  4202f0:	str	x4, [sp, #240]
  4202f4:	str	x5, [sp, #248]
  4202f8:	str	x6, [sp, #256]
  4202fc:	str	x7, [sp, #264]
  420300:	str	q0, [sp, #80]
  420304:	str	q1, [sp, #96]
  420308:	str	q2, [sp, #112]
  42030c:	str	q3, [sp, #128]
  420310:	str	q4, [sp, #144]
  420314:	str	q5, [sp, #160]
  420318:	str	q6, [sp, #176]
  42031c:	str	q7, [sp, #192]
  420320:	add	x1, sp, #0x110
  420324:	str	x1, [sp, #48]
  420328:	str	x1, [sp, #56]
  42032c:	add	x1, sp, #0xd0
  420330:	str	x1, [sp, #64]
  420334:	mov	w1, #0xffffffc8            	// #-56
  420338:	str	w1, [sp, #72]
  42033c:	mov	w1, #0xffffff80            	// #-128
  420340:	str	w1, [sp, #76]
  420344:	ldp	x2, x3, [sp, #48]
  420348:	stp	x2, x3, [sp, #16]
  42034c:	ldp	x2, x3, [sp, #64]
  420350:	stp	x2, x3, [sp, #32]
  420354:	add	x1, sp, #0x10
  420358:	bl	4202a4 <ferror@plt+0x1c314>
  42035c:	ldp	x29, x30, [sp], #272
  420360:	ret
  420364:	stp	x29, x30, [sp, #-144]!
  420368:	mov	x29, sp
  42036c:	stp	x19, x20, [sp, #16]
  420370:	mov	x20, x0
  420374:	str	x1, [sp, #88]
  420378:	str	x2, [sp, #96]
  42037c:	str	x3, [sp, #104]
  420380:	str	x4, [sp, #112]
  420384:	str	x5, [sp, #120]
  420388:	str	x6, [sp, #128]
  42038c:	str	x7, [sp, #136]
  420390:	cbz	x0, 4204f4 <ferror@plt+0x1c564>
  420394:	bl	4034d0 <strlen@plt>
  420398:	add	x19, x0, #0x1
  42039c:	add	x0, sp, #0x90
  4203a0:	str	x0, [sp, #48]
  4203a4:	str	x0, [sp, #56]
  4203a8:	add	x0, sp, #0x50
  4203ac:	str	x0, [sp, #64]
  4203b0:	str	wzr, [sp, #76]
  4203b4:	add	x1, sp, #0x90
  4203b8:	mov	w0, #0xffffffd0            	// #-48
  4203bc:	str	w0, [sp, #72]
  4203c0:	cmp	w0, #0x0
  4203c4:	b.le	4203e4 <ferror@plt+0x1c454>
  4203c8:	add	x0, x1, #0x8
  4203cc:	str	x0, [sp, #48]
  4203d0:	ldr	x0, [x1]
  4203d4:	cbz	x0, 420444 <ferror@plt+0x1c4b4>
  4203d8:	str	x21, [sp, #32]
  4203dc:	ldr	x21, [sp, #56]
  4203e0:	b	420414 <ferror@plt+0x1c484>
  4203e4:	ldr	x1, [sp, #56]
  4203e8:	sub	x1, x1, #0x38
  4203ec:	b	4203d0 <ferror@plt+0x1c440>
  4203f0:	add	w3, w2, #0x8
  4203f4:	str	w3, [sp, #72]
  4203f8:	cmp	w3, #0x0
  4203fc:	b.le	420438 <ferror@plt+0x1c4a8>
  420400:	add	x0, x1, #0xf
  420404:	and	x0, x0, #0xfffffffffffffff8
  420408:	str	x0, [sp, #48]
  42040c:	ldr	x0, [x1]
  420410:	cbz	x0, 420440 <ferror@plt+0x1c4b0>
  420414:	bl	4034d0 <strlen@plt>
  420418:	add	x19, x19, x0
  42041c:	ldr	w2, [sp, #72]
  420420:	ldr	x1, [sp, #48]
  420424:	tbnz	w2, #31, 4203f0 <ferror@plt+0x1c460>
  420428:	add	x2, x1, #0xf
  42042c:	and	x2, x2, #0xfffffffffffffff8
  420430:	str	x2, [sp, #48]
  420434:	b	42040c <ferror@plt+0x1c47c>
  420438:	add	x1, x21, w2, sxtw
  42043c:	b	42040c <ferror@plt+0x1c47c>
  420440:	ldr	x21, [sp, #32]
  420444:	mov	x0, x19
  420448:	bl	41334c <ferror@plt+0xf3bc>
  42044c:	mov	x19, x0
  420450:	mov	x1, x20
  420454:	bl	420230 <ferror@plt+0x1c2a0>
  420458:	add	x1, sp, #0x90
  42045c:	str	x1, [sp, #48]
  420460:	str	x1, [sp, #56]
  420464:	add	x1, sp, #0x50
  420468:	str	x1, [sp, #64]
  42046c:	str	wzr, [sp, #76]
  420470:	add	x2, sp, #0x90
  420474:	mov	w1, #0xffffffd0            	// #-48
  420478:	str	w1, [sp, #72]
  42047c:	cmp	w1, #0x0
  420480:	b.le	420498 <ferror@plt+0x1c508>
  420484:	add	x1, x2, #0x8
  420488:	str	x1, [sp, #48]
  42048c:	ldr	x1, [x2]
  420490:	cbnz	x1, 4204c8 <ferror@plt+0x1c538>
  420494:	b	4204f8 <ferror@plt+0x1c568>
  420498:	ldr	x2, [sp, #56]
  42049c:	sub	x2, x2, #0x38
  4204a0:	b	42048c <ferror@plt+0x1c4fc>
  4204a4:	add	w3, w2, #0x8
  4204a8:	str	w3, [sp, #72]
  4204ac:	cmp	w3, #0x0
  4204b0:	b.le	4204e8 <ferror@plt+0x1c558>
  4204b4:	add	x2, x1, #0xf
  4204b8:	and	x2, x2, #0xfffffffffffffff8
  4204bc:	str	x2, [sp, #48]
  4204c0:	ldr	x1, [x1]
  4204c4:	cbz	x1, 4204f8 <ferror@plt+0x1c568>
  4204c8:	bl	420230 <ferror@plt+0x1c2a0>
  4204cc:	ldr	w2, [sp, #72]
  4204d0:	ldr	x1, [sp, #48]
  4204d4:	tbnz	w2, #31, 4204a4 <ferror@plt+0x1c514>
  4204d8:	add	x2, x1, #0xf
  4204dc:	and	x2, x2, #0xfffffffffffffff8
  4204e0:	str	x2, [sp, #48]
  4204e4:	b	4204c0 <ferror@plt+0x1c530>
  4204e8:	ldr	x1, [sp, #56]
  4204ec:	add	x1, x1, w2, sxtw
  4204f0:	b	4204c0 <ferror@plt+0x1c530>
  4204f4:	mov	x19, x0
  4204f8:	mov	x0, x19
  4204fc:	ldp	x19, x20, [sp, #16]
  420500:	ldp	x29, x30, [sp], #144
  420504:	ret
  420508:	stp	x29, x30, [sp, #-32]!
  42050c:	mov	x29, sp
  420510:	cbz	x0, 420548 <ferror@plt+0x1c5b8>
  420514:	stp	x19, x20, [sp, #16]
  420518:	mov	x19, x0
  42051c:	mov	x20, x1
  420520:	bl	403e80 <__errno_location@plt>
  420524:	str	wzr, [x0]
  420528:	bl	420088 <ferror@plt+0x1c0f8>
  42052c:	mov	x2, x0
  420530:	mov	x1, x20
  420534:	mov	x0, x19
  420538:	bl	403850 <strtod_l@plt>
  42053c:	ldp	x19, x20, [sp, #16]
  420540:	ldp	x29, x30, [sp], #32
  420544:	ret
  420548:	adrp	x2, 442000 <ferror@plt+0x3e070>
  42054c:	add	x2, x2, #0x468
  420550:	adrp	x1, 442000 <ferror@plt+0x3e070>
  420554:	add	x1, x1, #0x5b8
  420558:	add	x1, x1, #0x10
  42055c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420560:	add	x0, x0, #0xb60
  420564:	bl	4149c4 <ferror@plt+0x10a34>
  420568:	movi	d0, #0x0
  42056c:	b	420540 <ferror@plt+0x1c5b0>
  420570:	stp	x29, x30, [sp, #-64]!
  420574:	mov	x29, sp
  420578:	str	d8, [sp, #32]
  42057c:	cbz	x0, 4205cc <ferror@plt+0x1c63c>
  420580:	stp	x19, x20, [sp, #16]
  420584:	mov	x19, x0
  420588:	mov	x20, x1
  42058c:	str	xzr, [sp, #56]
  420590:	str	xzr, [sp, #48]
  420594:	add	x1, sp, #0x38
  420598:	bl	403540 <strtod@plt>
  42059c:	fmov	d8, d0
  4205a0:	ldr	x0, [sp, #56]
  4205a4:	cbz	x0, 4205b0 <ferror@plt+0x1c620>
  4205a8:	ldrb	w1, [x0]
  4205ac:	cbnz	w1, 4205f4 <ferror@plt+0x1c664>
  4205b0:	cbz	x20, 420630 <ferror@plt+0x1c6a0>
  4205b4:	str	x0, [x20]
  4205b8:	ldp	x19, x20, [sp, #16]
  4205bc:	fmov	d0, d8
  4205c0:	ldr	d8, [sp, #32]
  4205c4:	ldp	x29, x30, [sp], #64
  4205c8:	ret
  4205cc:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4205d0:	add	x2, x2, #0x468
  4205d4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4205d8:	add	x1, x1, #0x5b8
  4205dc:	add	x1, x1, #0x20
  4205e0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4205e4:	add	x0, x0, #0xb60
  4205e8:	bl	4149c4 <ferror@plt+0x10a34>
  4205ec:	movi	d8, #0x0
  4205f0:	b	4205bc <ferror@plt+0x1c62c>
  4205f4:	add	x1, sp, #0x30
  4205f8:	mov	x0, x19
  4205fc:	bl	420508 <ferror@plt+0x1c578>
  420600:	ldr	x0, [sp, #56]
  420604:	cbz	x0, 4205b0 <ferror@plt+0x1c620>
  420608:	ldrb	w1, [x0]
  42060c:	cbz	w1, 4205b0 <ferror@plt+0x1c620>
  420610:	ldr	x1, [sp, #48]
  420614:	cmp	x0, x1
  420618:	b.cs	4205b0 <ferror@plt+0x1c620>  // b.hs, b.nlast
  42061c:	fmov	d8, d0
  420620:	cbz	x20, 420638 <ferror@plt+0x1c6a8>
  420624:	str	x1, [x20]
  420628:	ldp	x19, x20, [sp, #16]
  42062c:	b	4205bc <ferror@plt+0x1c62c>
  420630:	ldp	x19, x20, [sp, #16]
  420634:	b	4205bc <ferror@plt+0x1c62c>
  420638:	ldp	x19, x20, [sp, #16]
  42063c:	b	4205bc <ferror@plt+0x1c62c>
  420640:	stp	x29, x30, [sp, #-64]!
  420644:	mov	x29, sp
  420648:	stp	x19, x20, [sp, #16]
  42064c:	stp	x21, x22, [sp, #32]
  420650:	str	d8, [sp, #48]
  420654:	mov	x19, x0
  420658:	mov	w21, w1
  42065c:	mov	x22, x2
  420660:	fmov	d8, d0
  420664:	bl	420088 <ferror@plt+0x1c0f8>
  420668:	bl	403b10 <uselocale@plt>
  42066c:	mov	x20, x0
  420670:	fmov	d0, d8
  420674:	mov	x2, x22
  420678:	sxtw	x1, w21
  42067c:	mov	x0, x19
  420680:	bl	403710 <snprintf@plt>
  420684:	mov	x0, x20
  420688:	bl	403b10 <uselocale@plt>
  42068c:	mov	x0, x19
  420690:	ldp	x19, x20, [sp, #16]
  420694:	ldp	x21, x22, [sp, #32]
  420698:	ldr	d8, [sp, #48]
  42069c:	ldp	x29, x30, [sp], #64
  4206a0:	ret
  4206a4:	stp	x29, x30, [sp, #-16]!
  4206a8:	mov	x29, sp
  4206ac:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4206b0:	add	x2, x2, #0x478
  4206b4:	bl	420640 <ferror@plt+0x1c6b0>
  4206b8:	ldp	x29, x30, [sp], #16
  4206bc:	ret
  4206c0:	stp	x29, x30, [sp, #-48]!
  4206c4:	mov	x29, sp
  4206c8:	stp	x19, x20, [sp, #16]
  4206cc:	str	x21, [sp, #32]
  4206d0:	mov	x19, x0
  4206d4:	mov	x20, x1
  4206d8:	mov	w21, w2
  4206dc:	bl	420088 <ferror@plt+0x1c0f8>
  4206e0:	mov	x3, x0
  4206e4:	mov	w2, w21
  4206e8:	mov	x1, x20
  4206ec:	mov	x0, x19
  4206f0:	bl	4036f0 <strtoull_l@plt>
  4206f4:	ldp	x19, x20, [sp, #16]
  4206f8:	ldr	x21, [sp, #32]
  4206fc:	ldp	x29, x30, [sp], #48
  420700:	ret
  420704:	stp	x29, x30, [sp, #-48]!
  420708:	mov	x29, sp
  42070c:	stp	x19, x20, [sp, #16]
  420710:	str	x21, [sp, #32]
  420714:	mov	x19, x0
  420718:	mov	x20, x1
  42071c:	mov	w21, w2
  420720:	bl	420088 <ferror@plt+0x1c0f8>
  420724:	mov	x3, x0
  420728:	mov	w2, w21
  42072c:	mov	x1, x20
  420730:	mov	x0, x19
  420734:	bl	403520 <strtoll_l@plt>
  420738:	ldp	x19, x20, [sp, #16]
  42073c:	ldr	x21, [sp, #32]
  420740:	ldp	x29, x30, [sp], #48
  420744:	ret
  420748:	stp	x29, x30, [sp, #-128]!
  42074c:	mov	x29, sp
  420750:	stp	x19, x20, [sp, #16]
  420754:	stp	x21, x22, [sp, #32]
  420758:	str	x23, [sp, #48]
  42075c:	mov	w21, w0
  420760:	bl	403e80 <__errno_location@plt>
  420764:	mov	x20, x0
  420768:	ldr	w23, [x0]
  42076c:	mov	w0, w21
  420770:	bl	4039a0 <strerror@plt>
  420774:	mov	x19, x0
  420778:	mov	x0, #0x0                   	// #0
  42077c:	bl	435750 <ferror@plt+0x317c0>
  420780:	mov	x22, #0x0                   	// #0
  420784:	cbz	w0, 4207bc <ferror@plt+0x1c82c>
  420788:	cbz	x19, 4207e0 <ferror@plt+0x1c850>
  42078c:	mov	x0, x19
  420790:	bl	41aa68 <ferror@plt+0x16ad8>
  420794:	mov	x19, x0
  420798:	mov	x0, x22
  42079c:	bl	413498 <ferror@plt+0xf508>
  4207a0:	str	w23, [x20]
  4207a4:	mov	x0, x19
  4207a8:	ldp	x19, x20, [sp, #16]
  4207ac:	ldp	x21, x22, [sp, #32]
  4207b0:	ldr	x23, [sp, #48]
  4207b4:	ldp	x29, x30, [sp], #128
  4207b8:	ret
  4207bc:	mov	x4, #0x0                   	// #0
  4207c0:	mov	x3, #0x0                   	// #0
  4207c4:	mov	x2, #0x0                   	// #0
  4207c8:	mov	x1, #0xffffffffffffffff    	// #-1
  4207cc:	mov	x0, x19
  4207d0:	bl	436cd4 <ferror@plt+0x32d44>
  4207d4:	mov	x19, x0
  4207d8:	mov	x22, x0
  4207dc:	b	420788 <ferror@plt+0x1c7f8>
  4207e0:	mov	w2, w21
  4207e4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4207e8:	add	x1, x1, #0x480
  4207ec:	add	x0, sp, #0x40
  4207f0:	bl	4035e0 <sprintf@plt>
  4207f4:	add	x19, sp, #0x40
  4207f8:	b	42078c <ferror@plt+0x1c7fc>
  4207fc:	stp	x29, x30, [sp, #-48]!
  420800:	mov	x29, sp
  420804:	stp	x19, x20, [sp, #16]
  420808:	str	x21, [sp, #32]
  42080c:	mov	w20, w0
  420810:	bl	403e20 <strsignal@plt>
  420814:	mov	x19, x0
  420818:	mov	x0, #0x0                   	// #0
  42081c:	bl	435750 <ferror@plt+0x317c0>
  420820:	mov	x21, #0x0                   	// #0
  420824:	cbz	w0, 420854 <ferror@plt+0x1c8c4>
  420828:	cbz	x19, 420878 <ferror@plt+0x1c8e8>
  42082c:	mov	x0, x19
  420830:	bl	41aa68 <ferror@plt+0x16ad8>
  420834:	mov	x19, x0
  420838:	mov	x0, x21
  42083c:	bl	413498 <ferror@plt+0xf508>
  420840:	mov	x0, x19
  420844:	ldp	x19, x20, [sp, #16]
  420848:	ldr	x21, [sp, #32]
  42084c:	ldp	x29, x30, [sp], #48
  420850:	ret
  420854:	mov	x4, #0x0                   	// #0
  420858:	mov	x3, #0x0                   	// #0
  42085c:	mov	x2, #0x0                   	// #0
  420860:	mov	x1, #0xffffffffffffffff    	// #-1
  420864:	mov	x0, x19
  420868:	bl	436cd4 <ferror@plt+0x32d44>
  42086c:	mov	x19, x0
  420870:	mov	x21, x0
  420874:	b	420828 <ferror@plt+0x1c898>
  420878:	mov	w1, w20
  42087c:	adrp	x0, 442000 <ferror@plt+0x3e070>
  420880:	add	x0, x0, #0x498
  420884:	bl	4202dc <ferror@plt+0x1c34c>
  420888:	mov	x19, x0
  42088c:	mov	x21, x0
  420890:	b	42082c <ferror@plt+0x1c89c>
  420894:	stp	x29, x30, [sp, #-16]!
  420898:	mov	x29, sp
  42089c:	cbz	x0, 4208d0 <ferror@plt+0x1c940>
  4208a0:	mov	x4, x0
  4208a4:	cbz	x1, 4208f8 <ferror@plt+0x1c968>
  4208a8:	cbz	x2, 420920 <ferror@plt+0x1c990>
  4208ac:	subs	x3, x2, #0x1
  4208b0:	b.eq	42093c <ferror@plt+0x1c9ac>  // b.none
  4208b4:	mov	x2, x1
  4208b8:	ldrb	w5, [x2], #1
  4208bc:	strb	w5, [x4], #1
  4208c0:	cbz	w5, 420948 <ferror@plt+0x1c9b8>
  4208c4:	subs	x3, x3, #0x1
  4208c8:	b.ne	4208b8 <ferror@plt+0x1c928>  // b.any
  4208cc:	b	420940 <ferror@plt+0x1c9b0>
  4208d0:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4208d4:	add	x2, x2, #0x458
  4208d8:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4208dc:	add	x1, x1, #0x5b8
  4208e0:	add	x1, x1, #0x30
  4208e4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4208e8:	add	x0, x0, #0xb60
  4208ec:	bl	4149c4 <ferror@plt+0x10a34>
  4208f0:	mov	x0, #0x0                   	// #0
  4208f4:	b	420934 <ferror@plt+0x1c9a4>
  4208f8:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4208fc:	add	x2, x2, #0xe08
  420900:	adrp	x1, 442000 <ferror@plt+0x3e070>
  420904:	add	x1, x1, #0x5b8
  420908:	add	x1, x1, #0x30
  42090c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420910:	add	x0, x0, #0xb60
  420914:	bl	4149c4 <ferror@plt+0x10a34>
  420918:	mov	x0, #0x0                   	// #0
  42091c:	b	420934 <ferror@plt+0x1c9a4>
  420920:	mov	x2, x1
  420924:	ldrb	w3, [x2], #1
  420928:	cbnz	w3, 420924 <ferror@plt+0x1c994>
  42092c:	sub	x0, x2, x1
  420930:	sub	x0, x0, #0x1
  420934:	ldp	x29, x30, [sp], #16
  420938:	ret
  42093c:	mov	x2, x1
  420940:	strb	wzr, [x4]
  420944:	b	420924 <ferror@plt+0x1c994>
  420948:	cbnz	x3, 42092c <ferror@plt+0x1c99c>
  42094c:	b	420940 <ferror@plt+0x1c9b0>
  420950:	stp	x29, x30, [sp, #-32]!
  420954:	mov	x29, sp
  420958:	mov	x5, x0
  42095c:	cbz	x0, 4209c8 <ferror@plt+0x1ca38>
  420960:	mov	x0, x1
  420964:	cbz	x1, 4209f0 <ferror@plt+0x1ca60>
  420968:	str	x19, [sp, #16]
  42096c:	ldrb	w1, [x5]
  420970:	cbz	w1, 420a18 <ferror@plt+0x1ca88>
  420974:	add	x6, x5, x2
  420978:	mov	x3, x5
  42097c:	mov	x19, x2
  420980:	cbz	x2, 420a20 <ferror@plt+0x1ca90>
  420984:	ldrb	w4, [x3, #1]!
  420988:	cbz	w4, 420998 <ferror@plt+0x1ca08>
  42098c:	cmp	x6, x3
  420990:	b.ne	420984 <ferror@plt+0x1c9f4>  // b.any
  420994:	mov	x3, x6
  420998:	sub	x19, x3, x5
  42099c:	subs	x2, x2, x19
  4209a0:	b.eq	420a20 <ferror@plt+0x1ca90>  // b.none
  4209a4:	ldrb	w4, [x0]
  4209a8:	mov	x5, x0
  4209ac:	cbnz	w4, 420a40 <ferror@plt+0x1cab0>
  4209b0:	strb	wzr, [x3]
  4209b4:	sub	x0, x5, x0
  4209b8:	add	x0, x0, x19
  4209bc:	ldr	x19, [sp, #16]
  4209c0:	ldp	x29, x30, [sp], #32
  4209c4:	ret
  4209c8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4209cc:	add	x2, x2, #0x458
  4209d0:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4209d4:	add	x1, x1, #0x5b8
  4209d8:	add	x1, x1, #0x40
  4209dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4209e0:	add	x0, x0, #0xb60
  4209e4:	bl	4149c4 <ferror@plt+0x10a34>
  4209e8:	mov	x0, #0x0                   	// #0
  4209ec:	b	4209c0 <ferror@plt+0x1ca30>
  4209f0:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4209f4:	add	x2, x2, #0xe08
  4209f8:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4209fc:	add	x1, x1, #0x5b8
  420a00:	add	x1, x1, #0x40
  420a04:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420a08:	add	x0, x0, #0xb60
  420a0c:	bl	4149c4 <ferror@plt+0x10a34>
  420a10:	mov	x0, #0x0                   	// #0
  420a14:	b	4209c0 <ferror@plt+0x1ca30>
  420a18:	mov	x3, x5
  420a1c:	b	420998 <ferror@plt+0x1ca08>
  420a20:	bl	4034d0 <strlen@plt>
  420a24:	add	x0, x0, x19
  420a28:	ldr	x19, [sp, #16]
  420a2c:	b	4209c0 <ferror@plt+0x1ca30>
  420a30:	strb	w4, [x3], #1
  420a34:	sub	x2, x2, #0x1
  420a38:	ldrb	w4, [x5, #1]!
  420a3c:	cbz	w4, 4209b0 <ferror@plt+0x1ca20>
  420a40:	cmp	x2, #0x1
  420a44:	b.ne	420a30 <ferror@plt+0x1caa0>  // b.any
  420a48:	b	420a38 <ferror@plt+0x1caa8>
  420a4c:	stp	x29, x30, [sp, #-48]!
  420a50:	mov	x29, sp
  420a54:	stp	x21, x22, [sp, #32]
  420a58:	mov	x22, x0
  420a5c:	cbz	x0, 420a84 <ferror@plt+0x1caf4>
  420a60:	stp	x19, x20, [sp, #16]
  420a64:	ldrb	w19, [x0]
  420a68:	cbz	w19, 420a7c <ferror@plt+0x1caec>
  420a6c:	bl	403b00 <__ctype_b_loc@plt>
  420a70:	mov	x21, x0
  420a74:	mov	x20, x22
  420a78:	b	420ab0 <ferror@plt+0x1cb20>
  420a7c:	ldp	x19, x20, [sp, #16]
  420a80:	b	420ad8 <ferror@plt+0x1cb48>
  420a84:	adrp	x2, 441000 <ferror@plt+0x3d070>
  420a88:	add	x2, x2, #0x850
  420a8c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  420a90:	add	x1, x1, #0x5b8
  420a94:	add	x1, x1, #0x50
  420a98:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420a9c:	add	x0, x0, #0xb60
  420aa0:	bl	4149c4 <ferror@plt+0x10a34>
  420aa4:	b	420ad8 <ferror@plt+0x1cb48>
  420aa8:	ldrb	w19, [x20, #1]!
  420aac:	cbz	w19, 420ad4 <ferror@plt+0x1cb44>
  420ab0:	and	x19, x19, #0xff
  420ab4:	ldr	x1, [x21]
  420ab8:	ldrh	w1, [x1, x19, lsl #1]
  420abc:	tbz	w1, #8, 420aa8 <ferror@plt+0x1cb18>
  420ac0:	bl	403700 <__ctype_tolower_loc@plt>
  420ac4:	ldr	x1, [x0]
  420ac8:	ldr	w1, [x1, x19, lsl #2]
  420acc:	strb	w1, [x20]
  420ad0:	b	420aa8 <ferror@plt+0x1cb18>
  420ad4:	ldp	x19, x20, [sp, #16]
  420ad8:	mov	x0, x22
  420adc:	ldp	x21, x22, [sp, #32]
  420ae0:	ldp	x29, x30, [sp], #48
  420ae4:	ret
  420ae8:	stp	x29, x30, [sp, #-48]!
  420aec:	mov	x29, sp
  420af0:	stp	x21, x22, [sp, #32]
  420af4:	mov	x22, x0
  420af8:	cbz	x0, 420b20 <ferror@plt+0x1cb90>
  420afc:	stp	x19, x20, [sp, #16]
  420b00:	ldrb	w19, [x0]
  420b04:	cbz	w19, 420b18 <ferror@plt+0x1cb88>
  420b08:	bl	403b00 <__ctype_b_loc@plt>
  420b0c:	mov	x21, x0
  420b10:	mov	x20, x22
  420b14:	b	420b4c <ferror@plt+0x1cbbc>
  420b18:	ldp	x19, x20, [sp, #16]
  420b1c:	b	420b74 <ferror@plt+0x1cbe4>
  420b20:	adrp	x2, 441000 <ferror@plt+0x3d070>
  420b24:	add	x2, x2, #0x850
  420b28:	adrp	x1, 442000 <ferror@plt+0x3e070>
  420b2c:	add	x1, x1, #0x5b8
  420b30:	add	x1, x1, #0x60
  420b34:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420b38:	add	x0, x0, #0xb60
  420b3c:	bl	4149c4 <ferror@plt+0x10a34>
  420b40:	b	420b74 <ferror@plt+0x1cbe4>
  420b44:	ldrb	w19, [x20, #1]!
  420b48:	cbz	w19, 420b70 <ferror@plt+0x1cbe0>
  420b4c:	and	x19, x19, #0xff
  420b50:	ldr	x1, [x21]
  420b54:	ldrh	w1, [x1, x19, lsl #1]
  420b58:	tbz	w1, #9, 420b44 <ferror@plt+0x1cbb4>
  420b5c:	bl	403970 <__ctype_toupper_loc@plt>
  420b60:	ldr	x1, [x0]
  420b64:	ldr	w1, [x1, x19, lsl #2]
  420b68:	strb	w1, [x20]
  420b6c:	b	420b44 <ferror@plt+0x1cbb4>
  420b70:	ldp	x19, x20, [sp, #16]
  420b74:	mov	x0, x22
  420b78:	ldp	x21, x22, [sp, #32]
  420b7c:	ldp	x29, x30, [sp], #48
  420b80:	ret
  420b84:	stp	x29, x30, [sp, #-32]!
  420b88:	mov	x29, sp
  420b8c:	str	x19, [sp, #16]
  420b90:	mov	x19, x0
  420b94:	cbz	x0, 420be4 <ferror@plt+0x1cc54>
  420b98:	ldrb	w0, [x0]
  420b9c:	cbz	w0, 420bd4 <ferror@plt+0x1cc44>
  420ba0:	mov	x0, x19
  420ba4:	bl	4034d0 <strlen@plt>
  420ba8:	sub	x1, x0, #0x1
  420bac:	add	x1, x19, x1
  420bb0:	cmp	x19, x1
  420bb4:	b.cs	420bd4 <ferror@plt+0x1cc44>  // b.hs, b.nlast
  420bb8:	mov	x2, x19
  420bbc:	ldrb	w0, [x2]
  420bc0:	ldrb	w3, [x1]
  420bc4:	strb	w3, [x2], #1
  420bc8:	strb	w0, [x1], #-1
  420bcc:	cmp	x2, x1
  420bd0:	b.cc	420bbc <ferror@plt+0x1cc2c>  // b.lo, b.ul, b.last
  420bd4:	mov	x0, x19
  420bd8:	ldr	x19, [sp, #16]
  420bdc:	ldp	x29, x30, [sp], #32
  420be0:	ret
  420be4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  420be8:	add	x2, x2, #0x850
  420bec:	adrp	x1, 442000 <ferror@plt+0x3e070>
  420bf0:	add	x1, x1, #0x5b8
  420bf4:	add	x1, x1, #0x68
  420bf8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420bfc:	add	x0, x0, #0xb60
  420c00:	bl	4149c4 <ferror@plt+0x10a34>
  420c04:	b	420bd4 <ferror@plt+0x1cc44>
  420c08:	and	w1, w0, #0xff
  420c0c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  420c10:	add	x2, x2, #0x5b8
  420c14:	and	x3, x0, #0xff
  420c18:	add	x2, x2, #0x78
  420c1c:	ldrh	w2, [x2, x3, lsl #1]
  420c20:	ands	w2, w2, #0x200
  420c24:	add	w1, w1, #0x20
  420c28:	and	w1, w1, #0xff
  420c2c:	and	w0, w0, #0xff
  420c30:	csel	w0, w0, w1, eq  // eq = none
  420c34:	ret
  420c38:	stp	x29, x30, [sp, #-32]!
  420c3c:	mov	x29, sp
  420c40:	stp	x19, x20, [sp, #16]
  420c44:	mov	x20, x0
  420c48:	cbz	x0, 420c88 <ferror@plt+0x1ccf8>
  420c4c:	tbnz	x1, #63, 420cac <ferror@plt+0x1cd1c>
  420c50:	mov	x0, x20
  420c54:	bl	420198 <ferror@plt+0x1c208>
  420c58:	mov	x20, x0
  420c5c:	ldrb	w0, [x0]
  420c60:	cbz	w0, 420c78 <ferror@plt+0x1cce8>
  420c64:	mov	x19, x20
  420c68:	bl	420c08 <ferror@plt+0x1cc78>
  420c6c:	strb	w0, [x19]
  420c70:	ldrb	w0, [x19, #1]!
  420c74:	cbnz	w0, 420c68 <ferror@plt+0x1ccd8>
  420c78:	mov	x0, x20
  420c7c:	ldp	x19, x20, [sp, #16]
  420c80:	ldp	x29, x30, [sp], #32
  420c84:	ret
  420c88:	adrp	x2, 43c000 <ferror@plt+0x38070>
  420c8c:	add	x2, x2, #0xfc0
  420c90:	adrp	x1, 442000 <ferror@plt+0x3e070>
  420c94:	add	x1, x1, #0x5b8
  420c98:	add	x1, x1, #0x278
  420c9c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420ca0:	add	x0, x0, #0xb60
  420ca4:	bl	4149c4 <ferror@plt+0x10a34>
  420ca8:	b	420c78 <ferror@plt+0x1cce8>
  420cac:	bl	4034d0 <strlen@plt>
  420cb0:	mov	x1, x0
  420cb4:	b	420c50 <ferror@plt+0x1ccc0>
  420cb8:	and	w1, w0, #0xff
  420cbc:	adrp	x2, 442000 <ferror@plt+0x3e070>
  420cc0:	add	x2, x2, #0x5b8
  420cc4:	and	x3, x0, #0xff
  420cc8:	add	x2, x2, #0x78
  420ccc:	ldrh	w2, [x2, x3, lsl #1]
  420cd0:	ands	w2, w2, #0x20
  420cd4:	sub	w1, w1, #0x20
  420cd8:	and	w1, w1, #0xff
  420cdc:	and	w0, w0, #0xff
  420ce0:	csel	w0, w0, w1, eq  // eq = none
  420ce4:	ret
  420ce8:	stp	x29, x30, [sp, #-32]!
  420cec:	mov	x29, sp
  420cf0:	stp	x19, x20, [sp, #16]
  420cf4:	mov	x20, x0
  420cf8:	cbz	x0, 420d38 <ferror@plt+0x1cda8>
  420cfc:	tbnz	x1, #63, 420d5c <ferror@plt+0x1cdcc>
  420d00:	mov	x0, x20
  420d04:	bl	420198 <ferror@plt+0x1c208>
  420d08:	mov	x20, x0
  420d0c:	ldrb	w0, [x0]
  420d10:	cbz	w0, 420d28 <ferror@plt+0x1cd98>
  420d14:	mov	x19, x20
  420d18:	bl	420cb8 <ferror@plt+0x1cd28>
  420d1c:	strb	w0, [x19]
  420d20:	ldrb	w0, [x19, #1]!
  420d24:	cbnz	w0, 420d18 <ferror@plt+0x1cd88>
  420d28:	mov	x0, x20
  420d2c:	ldp	x19, x20, [sp, #16]
  420d30:	ldp	x29, x30, [sp], #32
  420d34:	ret
  420d38:	adrp	x2, 43c000 <ferror@plt+0x38070>
  420d3c:	add	x2, x2, #0xfc0
  420d40:	adrp	x1, 442000 <ferror@plt+0x3e070>
  420d44:	add	x1, x1, #0x5b8
  420d48:	add	x1, x1, #0x288
  420d4c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420d50:	add	x0, x0, #0xb60
  420d54:	bl	4149c4 <ferror@plt+0x10a34>
  420d58:	b	420d28 <ferror@plt+0x1cd98>
  420d5c:	bl	4034d0 <strlen@plt>
  420d60:	mov	x1, x0
  420d64:	b	420d00 <ferror@plt+0x1cd70>
  420d68:	and	w2, w0, #0xff
  420d6c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  420d70:	add	x1, x1, #0x5b8
  420d74:	and	x0, x0, #0xff
  420d78:	add	x1, x1, #0x78
  420d7c:	ldrh	w1, [x1, x0, lsl #1]
  420d80:	ands	w1, w1, #0x8
  420d84:	sub	w0, w2, #0x30
  420d88:	csinv	w0, w0, wzr, ne  // ne = any
  420d8c:	ret
  420d90:	and	w0, w0, #0xff
  420d94:	sub	w1, w0, #0x41
  420d98:	and	w1, w1, #0xff
  420d9c:	cmp	w1, #0x5
  420da0:	b.ls	420dc8 <ferror@plt+0x1ce38>  // b.plast
  420da4:	sub	w1, w0, #0x61
  420da8:	and	w1, w1, #0xff
  420dac:	cmp	w1, #0x5
  420db0:	b.ls	420dd0 <ferror@plt+0x1ce40>  // b.plast
  420db4:	stp	x29, x30, [sp, #-16]!
  420db8:	mov	x29, sp
  420dbc:	bl	420d68 <ferror@plt+0x1cdd8>
  420dc0:	ldp	x29, x30, [sp], #16
  420dc4:	ret
  420dc8:	sub	w0, w0, #0x37
  420dcc:	ret
  420dd0:	sub	w0, w0, #0x57
  420dd4:	ret
  420dd8:	stp	x29, x30, [sp, #-16]!
  420ddc:	mov	x29, sp
  420de0:	cbz	x0, 420e50 <ferror@plt+0x1cec0>
  420de4:	mov	x6, x0
  420de8:	cbz	x1, 420e78 <ferror@plt+0x1cee8>
  420dec:	ldrb	w2, [x0]
  420df0:	cbz	w2, 420e40 <ferror@plt+0x1ceb0>
  420df4:	ldrb	w4, [x1]
  420df8:	cbz	w4, 420e40 <ferror@plt+0x1ceb0>
  420dfc:	sub	w3, w2, #0x41
  420e00:	and	w3, w3, #0xff
  420e04:	add	w0, w2, #0x20
  420e08:	and	w0, w0, #0xff
  420e0c:	cmp	w3, #0x1a
  420e10:	csel	w2, w0, w2, cc  // cc = lo, ul, last
  420e14:	sub	w5, w4, #0x41
  420e18:	and	w5, w5, #0xff
  420e1c:	add	w3, w4, #0x20
  420e20:	and	w3, w3, #0xff
  420e24:	cmp	w5, #0x1a
  420e28:	csel	w3, w3, w4, cc  // cc = lo, ul, last
  420e2c:	cmp	w2, w3
  420e30:	b.ne	420ea0 <ferror@plt+0x1cf10>  // b.any
  420e34:	add	x1, x1, #0x1
  420e38:	ldrb	w2, [x6, #1]!
  420e3c:	cbnz	w2, 420df4 <ferror@plt+0x1ce64>
  420e40:	ldrb	w0, [x1]
  420e44:	sub	w0, w2, w0
  420e48:	ldp	x29, x30, [sp], #16
  420e4c:	ret
  420e50:	adrp	x2, 442000 <ferror@plt+0x3e070>
  420e54:	add	x2, x2, #0x4b0
  420e58:	adrp	x1, 442000 <ferror@plt+0x3e070>
  420e5c:	add	x1, x1, #0x5b8
  420e60:	add	x1, x1, #0x298
  420e64:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420e68:	add	x0, x0, #0xb60
  420e6c:	bl	4149c4 <ferror@plt+0x10a34>
  420e70:	mov	w0, #0x0                   	// #0
  420e74:	b	420e48 <ferror@plt+0x1ceb8>
  420e78:	adrp	x2, 442000 <ferror@plt+0x3e070>
  420e7c:	add	x2, x2, #0x4c0
  420e80:	adrp	x1, 442000 <ferror@plt+0x3e070>
  420e84:	add	x1, x1, #0x5b8
  420e88:	add	x1, x1, #0x298
  420e8c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420e90:	add	x0, x0, #0xb60
  420e94:	bl	4149c4 <ferror@plt+0x10a34>
  420e98:	mov	w0, #0x0                   	// #0
  420e9c:	b	420e48 <ferror@plt+0x1ceb8>
  420ea0:	sub	w0, w2, w3
  420ea4:	b	420e48 <ferror@plt+0x1ceb8>
  420ea8:	stp	x29, x30, [sp, #-16]!
  420eac:	mov	x29, sp
  420eb0:	cbz	x0, 420f24 <ferror@plt+0x1cf94>
  420eb4:	mov	x6, x0
  420eb8:	cbz	x1, 420f4c <ferror@plt+0x1cfbc>
  420ebc:	mov	w0, #0x0                   	// #0
  420ec0:	cbz	x2, 420f90 <ferror@plt+0x1d000>
  420ec4:	ldrb	w5, [x6]
  420ec8:	cbz	w5, 420f7c <ferror@plt+0x1cfec>
  420ecc:	ldrb	w0, [x1]
  420ed0:	cbz	w0, 420f7c <ferror@plt+0x1cfec>
  420ed4:	sub	x2, x2, #0x1
  420ed8:	sub	w4, w5, #0x41
  420edc:	and	w4, w4, #0xff
  420ee0:	add	w3, w5, #0x20
  420ee4:	and	w3, w3, #0xff
  420ee8:	cmp	w4, #0x1a
  420eec:	csel	w3, w3, w5, cc  // cc = lo, ul, last
  420ef0:	sub	w5, w0, #0x41
  420ef4:	and	w5, w5, #0xff
  420ef8:	add	w4, w0, #0x20
  420efc:	and	w4, w4, #0xff
  420f00:	cmp	w5, #0x1a
  420f04:	csel	w4, w4, w0, cc  // cc = lo, ul, last
  420f08:	cmp	w3, w4
  420f0c:	b.ne	420f74 <ferror@plt+0x1cfe4>  // b.any
  420f10:	add	x6, x6, #0x1
  420f14:	add	x1, x1, #0x1
  420f18:	cbnz	x2, 420ec4 <ferror@plt+0x1cf34>
  420f1c:	mov	w0, #0x0                   	// #0
  420f20:	b	420f90 <ferror@plt+0x1d000>
  420f24:	adrp	x2, 442000 <ferror@plt+0x3e070>
  420f28:	add	x2, x2, #0x4b0
  420f2c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  420f30:	add	x1, x1, #0x5b8
  420f34:	add	x1, x1, #0x2b0
  420f38:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420f3c:	add	x0, x0, #0xb60
  420f40:	bl	4149c4 <ferror@plt+0x10a34>
  420f44:	mov	w0, #0x0                   	// #0
  420f48:	b	420f90 <ferror@plt+0x1d000>
  420f4c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  420f50:	add	x2, x2, #0x4c0
  420f54:	adrp	x1, 442000 <ferror@plt+0x3e070>
  420f58:	add	x1, x1, #0x5b8
  420f5c:	add	x1, x1, #0x2b0
  420f60:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420f64:	add	x0, x0, #0xb60
  420f68:	bl	4149c4 <ferror@plt+0x10a34>
  420f6c:	mov	w0, #0x0                   	// #0
  420f70:	b	420f90 <ferror@plt+0x1d000>
  420f74:	sub	w0, w3, w4
  420f78:	b	420f90 <ferror@plt+0x1d000>
  420f7c:	mov	w0, #0x0                   	// #0
  420f80:	cbz	x2, 420f90 <ferror@plt+0x1d000>
  420f84:	ldrb	w0, [x6]
  420f88:	ldrb	w3, [x1]
  420f8c:	sub	w0, w0, w3
  420f90:	ldp	x29, x30, [sp], #16
  420f94:	ret
  420f98:	stp	x29, x30, [sp, #-16]!
  420f9c:	mov	x29, sp
  420fa0:	cbz	x0, 420fb4 <ferror@plt+0x1d024>
  420fa4:	cbz	x1, 420fdc <ferror@plt+0x1d04c>
  420fa8:	bl	403930 <strcasecmp@plt>
  420fac:	ldp	x29, x30, [sp], #16
  420fb0:	ret
  420fb4:	adrp	x2, 442000 <ferror@plt+0x3e070>
  420fb8:	add	x2, x2, #0x4b0
  420fbc:	adrp	x1, 442000 <ferror@plt+0x3e070>
  420fc0:	add	x1, x1, #0x5b8
  420fc4:	add	x1, x1, #0x2c8
  420fc8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420fcc:	add	x0, x0, #0xb60
  420fd0:	bl	4149c4 <ferror@plt+0x10a34>
  420fd4:	mov	w0, #0x0                   	// #0
  420fd8:	b	420fac <ferror@plt+0x1d01c>
  420fdc:	adrp	x2, 442000 <ferror@plt+0x3e070>
  420fe0:	add	x2, x2, #0x4c0
  420fe4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  420fe8:	add	x1, x1, #0x5b8
  420fec:	add	x1, x1, #0x2c8
  420ff0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420ff4:	add	x0, x0, #0xb60
  420ff8:	bl	4149c4 <ferror@plt+0x10a34>
  420ffc:	mov	w0, #0x0                   	// #0
  421000:	b	420fac <ferror@plt+0x1d01c>
  421004:	stp	x29, x30, [sp, #-16]!
  421008:	mov	x29, sp
  42100c:	mov	w2, w2
  421010:	bl	403bf0 <strncasecmp@plt>
  421014:	ldp	x29, x30, [sp], #16
  421018:	ret
  42101c:	stp	x29, x30, [sp, #-48]!
  421020:	mov	x29, sp
  421024:	stp	x21, x22, [sp, #32]
  421028:	mov	x21, x0
  42102c:	cbz	x0, 421058 <ferror@plt+0x1d0c8>
  421030:	stp	x19, x20, [sp, #16]
  421034:	and	w22, w2, #0xff
  421038:	adrp	x0, 442000 <ferror@plt+0x3e070>
  42103c:	add	x0, x0, #0x4d0
  421040:	cmp	x1, #0x0
  421044:	csel	x20, x0, x1, eq  // eq = none
  421048:	ldrb	w1, [x21]
  42104c:	cbz	w1, 4210ac <ferror@plt+0x1d11c>
  421050:	mov	x19, x21
  421054:	b	421084 <ferror@plt+0x1d0f4>
  421058:	adrp	x2, 441000 <ferror@plt+0x3d070>
  42105c:	add	x2, x2, #0x850
  421060:	adrp	x1, 442000 <ferror@plt+0x3e070>
  421064:	add	x1, x1, #0x5b8
  421068:	add	x1, x1, #0x2d8
  42106c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421070:	add	x0, x0, #0xb60
  421074:	bl	4149c4 <ferror@plt+0x10a34>
  421078:	b	42109c <ferror@plt+0x1d10c>
  42107c:	ldrb	w1, [x19, #1]!
  421080:	cbz	w1, 421098 <ferror@plt+0x1d108>
  421084:	mov	x0, x20
  421088:	bl	403c40 <strchr@plt>
  42108c:	cbz	x0, 42107c <ferror@plt+0x1d0ec>
  421090:	strb	w22, [x19]
  421094:	b	42107c <ferror@plt+0x1d0ec>
  421098:	ldp	x19, x20, [sp, #16]
  42109c:	mov	x0, x21
  4210a0:	ldp	x21, x22, [sp, #32]
  4210a4:	ldp	x29, x30, [sp], #48
  4210a8:	ret
  4210ac:	ldp	x19, x20, [sp, #16]
  4210b0:	b	42109c <ferror@plt+0x1d10c>
  4210b4:	stp	x29, x30, [sp, #-48]!
  4210b8:	mov	x29, sp
  4210bc:	stp	x21, x22, [sp, #32]
  4210c0:	mov	x21, x0
  4210c4:	cbz	x0, 4210ec <ferror@plt+0x1d15c>
  4210c8:	stp	x19, x20, [sp, #16]
  4210cc:	mov	x20, x1
  4210d0:	and	w22, w2, #0xff
  4210d4:	cbz	x1, 421110 <ferror@plt+0x1d180>
  4210d8:	ldrb	w1, [x0]
  4210dc:	mov	x19, x0
  4210e0:	cbnz	w1, 421148 <ferror@plt+0x1d1b8>
  4210e4:	ldp	x19, x20, [sp, #16]
  4210e8:	b	42115c <ferror@plt+0x1d1cc>
  4210ec:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4210f0:	add	x2, x2, #0x850
  4210f4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4210f8:	add	x1, x1, #0x5b8
  4210fc:	add	x1, x1, #0x2e8
  421100:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421104:	add	x0, x0, #0xb60
  421108:	bl	4149c4 <ferror@plt+0x10a34>
  42110c:	b	42115c <ferror@plt+0x1d1cc>
  421110:	adrp	x2, 442000 <ferror@plt+0x3e070>
  421114:	add	x2, x2, #0x4d8
  421118:	adrp	x1, 442000 <ferror@plt+0x3e070>
  42111c:	add	x1, x1, #0x5b8
  421120:	add	x1, x1, #0x2e8
  421124:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421128:	add	x0, x0, #0xb60
  42112c:	bl	4149c4 <ferror@plt+0x10a34>
  421130:	mov	x21, x20
  421134:	ldp	x19, x20, [sp, #16]
  421138:	b	42115c <ferror@plt+0x1d1cc>
  42113c:	strb	w22, [x19]
  421140:	ldrb	w1, [x19, #1]!
  421144:	cbz	w1, 421158 <ferror@plt+0x1d1c8>
  421148:	mov	x0, x20
  42114c:	bl	403c40 <strchr@plt>
  421150:	cbnz	x0, 421140 <ferror@plt+0x1d1b0>
  421154:	b	42113c <ferror@plt+0x1d1ac>
  421158:	ldp	x19, x20, [sp, #16]
  42115c:	mov	x0, x21
  421160:	ldp	x21, x22, [sp, #32]
  421164:	ldp	x29, x30, [sp], #48
  421168:	ret
  42116c:	stp	x29, x30, [sp, #-48]!
  421170:	mov	x29, sp
  421174:	stp	x19, x20, [sp, #16]
  421178:	str	x21, [sp, #32]
  42117c:	mov	x19, x0
  421180:	cbz	x0, 4211bc <ferror@plt+0x1d22c>
  421184:	bl	4034d0 <strlen@plt>
  421188:	add	x0, x0, #0x1
  42118c:	bl	41334c <ferror@plt+0xf3bc>
  421190:	mov	x21, x0
  421194:	ldrb	w2, [x19]
  421198:	cbz	w2, 421348 <ferror@plt+0x1d3b8>
  42119c:	mov	x1, x0
  4211a0:	mov	w11, #0xa                   	// #10
  4211a4:	mov	w10, #0x9                   	// #9
  4211a8:	mov	w9, #0xb                   	// #11
  4211ac:	mov	w8, #0xd                   	// #13
  4211b0:	mov	w7, #0x8                   	// #8
  4211b4:	mov	w6, #0xc                   	// #12
  4211b8:	b	421308 <ferror@plt+0x1d378>
  4211bc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4211c0:	add	x2, x2, #0x9b0
  4211c4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4211c8:	add	x1, x1, #0x5b8
  4211cc:	add	x1, x1, #0x2f8
  4211d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4211d4:	add	x0, x0, #0xb60
  4211d8:	bl	4149c4 <ferror@plt+0x10a34>
  4211dc:	mov	x21, x19
  4211e0:	b	4212a0 <ferror@plt+0x1d310>
  4211e4:	cbz	w2, 421280 <ferror@plt+0x1d2f0>
  4211e8:	sub	w4, w2, #0x30
  4211ec:	and	w4, w4, #0xff
  4211f0:	cmp	w4, #0x7
  4211f4:	b.hi	4212e0 <ferror@plt+0x1d350>  // b.pmore
  4211f8:	strb	wzr, [x1]
  4211fc:	add	x0, x19, #0x4
  421200:	mov	x5, x3
  421204:	cmp	x3, x0
  421208:	b.cs	421244 <ferror@plt+0x1d2b4>  // b.hs, b.nlast
  42120c:	mov	x5, x0
  421210:	ldrb	w2, [x3]
  421214:	sub	w0, w2, #0x30
  421218:	and	w0, w0, #0xff
  42121c:	cmp	w0, #0x7
  421220:	b.hi	4212b4 <ferror@plt+0x1d324>  // b.pmore
  421224:	ldrb	w0, [x20]
  421228:	ubfiz	w0, w0, #3, #5
  42122c:	sub	w0, w0, #0x30
  421230:	add	w0, w2, w0
  421234:	strb	w0, [x20]
  421238:	add	x3, x3, #0x1
  42123c:	cmp	x5, x3
  421240:	b.ne	421210 <ferror@plt+0x1d280>  // b.any
  421244:	add	x4, x1, #0x1
  421248:	sub	x3, x5, #0x1
  42124c:	b	4212f8 <ferror@plt+0x1d368>
  421250:	cmp	w2, #0x74
  421254:	b.eq	4212d4 <ferror@plt+0x1d344>  // b.none
  421258:	cmp	w2, #0x76
  42125c:	b.ne	42126c <ferror@plt+0x1d2dc>  // b.any
  421260:	add	x4, x1, #0x1
  421264:	strb	w9, [x1]
  421268:	b	4212f8 <ferror@plt+0x1d368>
  42126c:	cmp	w2, #0x72
  421270:	b.ne	4212e0 <ferror@plt+0x1d350>  // b.any
  421274:	add	x4, x1, #0x1
  421278:	strb	w8, [x1]
  42127c:	b	4212f8 <ferror@plt+0x1d368>
  421280:	adrp	x2, 442000 <ferror@plt+0x3e070>
  421284:	add	x2, x2, #0x4f0
  421288:	mov	w1, #0x10                  	// #16
  42128c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421290:	add	x0, x0, #0xb60
  421294:	bl	414944 <ferror@plt+0x109b4>
  421298:	mov	x4, x20
  42129c:	strb	wzr, [x4]
  4212a0:	mov	x0, x21
  4212a4:	ldp	x19, x20, [sp, #16]
  4212a8:	ldr	x21, [sp, #32]
  4212ac:	ldp	x29, x30, [sp], #48
  4212b0:	ret
  4212b4:	mov	x5, x3
  4212b8:	b	421244 <ferror@plt+0x1d2b4>
  4212bc:	add	x4, x1, #0x1
  4212c0:	strb	w7, [x1]
  4212c4:	b	4212f8 <ferror@plt+0x1d368>
  4212c8:	add	x4, x1, #0x1
  4212cc:	strb	w11, [x1]
  4212d0:	b	4212f8 <ferror@plt+0x1d368>
  4212d4:	add	x4, x1, #0x1
  4212d8:	strb	w10, [x1]
  4212dc:	b	4212f8 <ferror@plt+0x1d368>
  4212e0:	add	x4, x1, #0x1
  4212e4:	strb	w2, [x20]
  4212e8:	b	4212f8 <ferror@plt+0x1d368>
  4212ec:	mov	x4, x1
  4212f0:	strb	w2, [x4], #1
  4212f4:	mov	x3, x19
  4212f8:	add	x19, x3, #0x1
  4212fc:	ldrb	w2, [x3, #1]
  421300:	add	x1, x1, #0x1
  421304:	cbz	w2, 42129c <ferror@plt+0x1d30c>
  421308:	mov	x20, x1
  42130c:	cmp	w2, #0x5c
  421310:	b.ne	4212ec <ferror@plt+0x1d35c>  // b.any
  421314:	add	x3, x19, #0x1
  421318:	ldrb	w2, [x19, #1]
  42131c:	cmp	w2, #0x6e
  421320:	b.eq	4212c8 <ferror@plt+0x1d338>  // b.none
  421324:	b.hi	421250 <ferror@plt+0x1d2c0>  // b.pmore
  421328:	cmp	w2, #0x62
  42132c:	b.eq	4212bc <ferror@plt+0x1d32c>  // b.none
  421330:	b.ls	4211e4 <ferror@plt+0x1d254>  // b.plast
  421334:	cmp	w2, #0x66
  421338:	b.ne	4212e0 <ferror@plt+0x1d350>  // b.any
  42133c:	add	x4, x1, #0x1
  421340:	strb	w6, [x1]
  421344:	b	4212f8 <ferror@plt+0x1d368>
  421348:	mov	x4, x0
  42134c:	b	42129c <ferror@plt+0x1d30c>
  421350:	stp	x29, x30, [sp, #-304]!
  421354:	mov	x29, sp
  421358:	stp	x19, x20, [sp, #16]
  42135c:	str	x21, [sp, #32]
  421360:	mov	x19, x0
  421364:	cbz	x0, 4213e4 <ferror@plt+0x1d454>
  421368:	mov	x20, x1
  42136c:	bl	4034d0 <strlen@plt>
  421370:	lsl	x0, x0, #2
  421374:	add	x0, x0, #0x1
  421378:	bl	41334c <ferror@plt+0xf3bc>
  42137c:	mov	x21, x0
  421380:	mov	x2, #0x100                 	// #256
  421384:	mov	w1, #0x0                   	// #0
  421388:	add	x0, sp, #0x30
  42138c:	bl	403880 <memset@plt>
  421390:	cbz	x20, 4213b0 <ferror@plt+0x1d420>
  421394:	ldrb	w2, [x20]
  421398:	cbz	w2, 4213b0 <ferror@plt+0x1d420>
  42139c:	add	x1, sp, #0x30
  4213a0:	mov	w0, #0x1                   	// #1
  4213a4:	strb	w0, [x1, w2, sxtw]
  4213a8:	ldrb	w2, [x20, #1]!
  4213ac:	cbnz	w2, 4213a4 <ferror@plt+0x1d414>
  4213b0:	ldrb	w1, [x19]
  4213b4:	mov	x2, x21
  4213b8:	cbz	w1, 421548 <ferror@plt+0x1d5b8>
  4213bc:	add	x3, sp, #0x30
  4213c0:	mov	w4, #0x5c                  	// #92
  4213c4:	mov	w11, #0x66                  	// #102
  4213c8:	mov	w10, #0x22                  	// #34
  4213cc:	mov	w9, #0x72                  	// #114
  4213d0:	mov	w8, #0x6e                  	// #110
  4213d4:	mov	w7, #0x76                  	// #118
  4213d8:	mov	w6, #0x62                  	// #98
  4213dc:	mov	w5, #0x74                  	// #116
  4213e0:	b	4214b4 <ferror@plt+0x1d524>
  4213e4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4213e8:	add	x2, x2, #0x9b0
  4213ec:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4213f0:	add	x1, x1, #0x5b8
  4213f4:	add	x1, x1, #0x308
  4213f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4213fc:	add	x0, x0, #0xb60
  421400:	bl	4149c4 <ferror@plt+0x10a34>
  421404:	mov	x21, x19
  421408:	b	42154c <ferror@plt+0x1d5bc>
  42140c:	cmp	w1, #0xc
  421410:	b.eq	4214c4 <ferror@plt+0x1d534>  // b.none
  421414:	b.hi	42145c <ferror@plt+0x1d4cc>  // b.pmore
  421418:	cmp	w1, #0xa
  42141c:	b.eq	4214d8 <ferror@plt+0x1d548>  // b.none
  421420:	b.ls	421438 <ferror@plt+0x1d4a8>  // b.plast
  421424:	mov	x0, x2
  421428:	strb	w4, [x0], #2
  42142c:	strb	w7, [x2, #1]
  421430:	mov	x2, x0
  421434:	b	4214ac <ferror@plt+0x1d51c>
  421438:	cmp	w1, #0x8
  42143c:	b.eq	42149c <ferror@plt+0x1d50c>  // b.none
  421440:	cmp	w1, #0x9
  421444:	b.ne	421510 <ferror@plt+0x1d580>  // b.any
  421448:	mov	x0, x2
  42144c:	strb	w4, [x0], #2
  421450:	strb	w5, [x2, #1]
  421454:	mov	x2, x0
  421458:	b	4214ac <ferror@plt+0x1d51c>
  42145c:	cmp	w1, #0x22
  421460:	b.eq	4214ec <ferror@plt+0x1d55c>  // b.none
  421464:	cmp	w1, #0x5c
  421468:	b.ne	421480 <ferror@plt+0x1d4f0>  // b.any
  42146c:	mov	x0, x2
  421470:	strb	w4, [x0], #2
  421474:	strb	w4, [x2, #1]
  421478:	mov	x2, x0
  42147c:	b	4214ac <ferror@plt+0x1d51c>
  421480:	cmp	w1, #0xd
  421484:	b.ne	421500 <ferror@plt+0x1d570>  // b.any
  421488:	mov	x0, x2
  42148c:	strb	w4, [x0], #2
  421490:	strb	w9, [x2, #1]
  421494:	mov	x2, x0
  421498:	b	4214ac <ferror@plt+0x1d51c>
  42149c:	mov	x0, x2
  4214a0:	strb	w4, [x0], #2
  4214a4:	strb	w6, [x2, #1]
  4214a8:	mov	x2, x0
  4214ac:	ldrb	w1, [x19, #1]!
  4214b0:	cbz	w1, 421548 <ferror@plt+0x1d5b8>
  4214b4:	ldrb	w0, [x3, w1, sxtw]
  4214b8:	cbz	w0, 42140c <ferror@plt+0x1d47c>
  4214bc:	strb	w1, [x2], #1
  4214c0:	b	4214ac <ferror@plt+0x1d51c>
  4214c4:	mov	x0, x2
  4214c8:	strb	w4, [x0], #2
  4214cc:	strb	w11, [x2, #1]
  4214d0:	mov	x2, x0
  4214d4:	b	4214ac <ferror@plt+0x1d51c>
  4214d8:	mov	x0, x2
  4214dc:	strb	w4, [x0], #2
  4214e0:	strb	w8, [x2, #1]
  4214e4:	mov	x2, x0
  4214e8:	b	4214ac <ferror@plt+0x1d51c>
  4214ec:	mov	x0, x2
  4214f0:	strb	w4, [x0], #2
  4214f4:	strb	w10, [x2, #1]
  4214f8:	mov	x2, x0
  4214fc:	b	4214ac <ferror@plt+0x1d51c>
  421500:	sub	w0, w1, #0x20
  421504:	and	w0, w0, #0xff
  421508:	cmp	w0, #0x5e
  42150c:	b.ls	421540 <ferror@plt+0x1d5b0>  // b.plast
  421510:	strb	w4, [x2]
  421514:	lsr	w0, w1, #6
  421518:	add	w0, w0, #0x30
  42151c:	strb	w0, [x2, #1]
  421520:	ubfx	x0, x1, #3, #3
  421524:	add	w0, w0, #0x30
  421528:	strb	w0, [x2, #2]
  42152c:	and	w1, w1, #0x7
  421530:	add	w1, w1, #0x30
  421534:	strb	w1, [x2, #3]
  421538:	add	x2, x2, #0x4
  42153c:	b	4214ac <ferror@plt+0x1d51c>
  421540:	strb	w1, [x2], #1
  421544:	b	4214ac <ferror@plt+0x1d51c>
  421548:	strb	wzr, [x2]
  42154c:	mov	x0, x21
  421550:	ldp	x19, x20, [sp, #16]
  421554:	ldr	x21, [sp, #32]
  421558:	ldp	x29, x30, [sp], #304
  42155c:	ret
  421560:	stp	x29, x30, [sp, #-32]!
  421564:	mov	x29, sp
  421568:	stp	x19, x20, [sp, #16]
  42156c:	mov	x20, x0
  421570:	cbz	x0, 4215c8 <ferror@plt+0x1d638>
  421574:	ldrb	w1, [x0]
  421578:	mov	x19, x0
  42157c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  421580:	add	x2, x2, #0x5b8
  421584:	add	x2, x2, #0x78
  421588:	cbz	w1, 4215a0 <ferror@plt+0x1d610>
  42158c:	and	x1, x1, #0xff
  421590:	ldrh	w1, [x2, x1, lsl #1]
  421594:	tbz	w1, #8, 4215a0 <ferror@plt+0x1d610>
  421598:	ldrb	w1, [x19, #1]!
  42159c:	cbnz	w1, 42158c <ferror@plt+0x1d5fc>
  4215a0:	mov	x0, x19
  4215a4:	bl	4034d0 <strlen@plt>
  4215a8:	add	x2, x0, #0x1
  4215ac:	mov	x1, x19
  4215b0:	mov	x0, x20
  4215b4:	bl	403480 <memmove@plt>
  4215b8:	mov	x0, x20
  4215bc:	ldp	x19, x20, [sp, #16]
  4215c0:	ldp	x29, x30, [sp], #32
  4215c4:	ret
  4215c8:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4215cc:	add	x2, x2, #0x850
  4215d0:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4215d4:	add	x1, x1, #0x5b8
  4215d8:	add	x1, x1, #0x318
  4215dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4215e0:	add	x0, x0, #0xb60
  4215e4:	bl	4149c4 <ferror@plt+0x10a34>
  4215e8:	b	4215b8 <ferror@plt+0x1d628>
  4215ec:	stp	x29, x30, [sp, #-32]!
  4215f0:	mov	x29, sp
  4215f4:	str	x19, [sp, #16]
  4215f8:	mov	x19, x0
  4215fc:	cbz	x0, 421644 <ferror@plt+0x1d6b4>
  421600:	bl	4034d0 <strlen@plt>
  421604:	sub	x1, x0, #0x1
  421608:	cbz	x0, 421634 <ferror@plt+0x1d6a4>
  42160c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  421610:	add	x2, x2, #0x5b8
  421614:	add	x2, x2, #0x78
  421618:	ldrb	w0, [x19, x1]
  42161c:	ldrh	w0, [x2, x0, lsl #1]
  421620:	tbz	w0, #8, 421634 <ferror@plt+0x1d6a4>
  421624:	strb	wzr, [x19, x1]
  421628:	sub	x1, x1, #0x1
  42162c:	cmn	x1, #0x1
  421630:	b.ne	421618 <ferror@plt+0x1d688>  // b.any
  421634:	mov	x0, x19
  421638:	ldr	x19, [sp, #16]
  42163c:	ldp	x29, x30, [sp], #32
  421640:	ret
  421644:	adrp	x2, 441000 <ferror@plt+0x3d070>
  421648:	add	x2, x2, #0x850
  42164c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  421650:	add	x1, x1, #0x5b8
  421654:	add	x1, x1, #0x328
  421658:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42165c:	add	x0, x0, #0xb60
  421660:	bl	4149c4 <ferror@plt+0x10a34>
  421664:	b	421634 <ferror@plt+0x1d6a4>
  421668:	stp	x29, x30, [sp, #-80]!
  42166c:	mov	x29, sp
  421670:	stp	x21, x22, [sp, #32]
  421674:	mov	x22, x0
  421678:	cbz	x0, 421778 <ferror@plt+0x1d7e8>
  42167c:	stp	x23, x24, [sp, #48]
  421680:	stp	x25, x26, [sp, #64]
  421684:	mov	x24, x1
  421688:	mov	w25, w2
  42168c:	cbz	x1, 42179c <ferror@plt+0x1d80c>
  421690:	ldrb	w0, [x1]
  421694:	cbz	w0, 4217cc <ferror@plt+0x1d83c>
  421698:	stp	x19, x20, [sp, #16]
  42169c:	cmp	w2, #0x0
  4216a0:	b.le	42183c <ferror@plt+0x1d8ac>
  4216a4:	mov	x0, x22
  4216a8:	bl	403dd0 <strstr@plt>
  4216ac:	mov	x19, x0
  4216b0:	cbz	x0, 4217fc <ferror@plt+0x1d86c>
  4216b4:	mov	x0, x24
  4216b8:	bl	4034d0 <strlen@plt>
  4216bc:	mov	x26, x0
  4216c0:	subs	w25, w25, #0x1
  4216c4:	b.eq	42180c <ferror@plt+0x1d87c>  // b.none
  4216c8:	mov	x21, x22
  4216cc:	mov	w23, #0x0                   	// #0
  4216d0:	mov	x20, #0x0                   	// #0
  4216d4:	sub	x1, x19, x21
  4216d8:	mov	x0, x21
  4216dc:	bl	420198 <ferror@plt+0x1c208>
  4216e0:	mov	x1, x0
  4216e4:	mov	x0, x20
  4216e8:	bl	41f724 <ferror@plt+0x1b794>
  4216ec:	mov	x20, x0
  4216f0:	add	w23, w23, #0x1
  4216f4:	add	x21, x19, x26
  4216f8:	mov	x1, x24
  4216fc:	mov	x0, x21
  421700:	bl	403dd0 <strstr@plt>
  421704:	mov	x19, x0
  421708:	cmp	x0, #0x0
  42170c:	ccmp	w25, w23, #0x4, ne  // ne = any
  421710:	b.ne	4216d4 <ferror@plt+0x1d744>  // b.any
  421714:	ldrb	w0, [x22]
  421718:	cbnz	w0, 42181c <ferror@plt+0x1d88c>
  42171c:	mov	x1, #0x8                   	// #8
  421720:	add	w0, w23, #0x1
  421724:	bl	4135bc <ferror@plt+0xf62c>
  421728:	mov	x22, x0
  42172c:	sub	w4, w23, #0x1
  421730:	str	xzr, [x0, w23, uxtw #3]
  421734:	cbz	x20, 421754 <ferror@plt+0x1d7c4>
  421738:	mov	x2, x20
  42173c:	mov	w3, w4
  421740:	ldr	x0, [x2]
  421744:	str	x0, [x22, w3, uxtw #3]
  421748:	sub	w4, w4, #0x1
  42174c:	ldr	x2, [x2, #8]
  421750:	cbnz	x2, 42173c <ferror@plt+0x1d7ac>
  421754:	mov	x0, x20
  421758:	bl	41f6e8 <ferror@plt+0x1b758>
  42175c:	ldp	x19, x20, [sp, #16]
  421760:	ldp	x23, x24, [sp, #48]
  421764:	ldp	x25, x26, [sp, #64]
  421768:	mov	x0, x22
  42176c:	ldp	x21, x22, [sp, #32]
  421770:	ldp	x29, x30, [sp], #80
  421774:	ret
  421778:	adrp	x2, 441000 <ferror@plt+0x3d070>
  42177c:	add	x2, x2, #0x850
  421780:	adrp	x1, 442000 <ferror@plt+0x3e070>
  421784:	add	x1, x1, #0x5b8
  421788:	add	x1, x1, #0x338
  42178c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421790:	add	x0, x0, #0xb60
  421794:	bl	4149c4 <ferror@plt+0x10a34>
  421798:	b	421768 <ferror@plt+0x1d7d8>
  42179c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4217a0:	add	x2, x2, #0x510
  4217a4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4217a8:	add	x1, x1, #0x5b8
  4217ac:	add	x1, x1, #0x338
  4217b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4217b4:	add	x0, x0, #0xb60
  4217b8:	bl	4149c4 <ferror@plt+0x10a34>
  4217bc:	mov	x22, x24
  4217c0:	ldp	x23, x24, [sp, #48]
  4217c4:	ldp	x25, x26, [sp, #64]
  4217c8:	b	421768 <ferror@plt+0x1d7d8>
  4217cc:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4217d0:	add	x2, x2, #0x528
  4217d4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4217d8:	add	x1, x1, #0x5b8
  4217dc:	add	x1, x1, #0x338
  4217e0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4217e4:	add	x0, x0, #0xb60
  4217e8:	bl	4149c4 <ferror@plt+0x10a34>
  4217ec:	mov	x22, #0x0                   	// #0
  4217f0:	ldp	x23, x24, [sp, #48]
  4217f4:	ldp	x25, x26, [sp, #64]
  4217f8:	b	421768 <ferror@plt+0x1d7d8>
  4217fc:	mov	x21, x22
  421800:	mov	x20, x0
  421804:	mov	w23, #0x0                   	// #0
  421808:	b	421714 <ferror@plt+0x1d784>
  42180c:	mov	x21, x22
  421810:	mov	w23, #0x0                   	// #0
  421814:	mov	x20, #0x0                   	// #0
  421818:	b	421714 <ferror@plt+0x1d784>
  42181c:	add	w23, w23, #0x1
  421820:	mov	x0, x21
  421824:	bl	4200fc <ferror@plt+0x1c16c>
  421828:	mov	x1, x0
  42182c:	mov	x0, x20
  421830:	bl	41f724 <ferror@plt+0x1b794>
  421834:	mov	x20, x0
  421838:	b	42171c <ferror@plt+0x1d78c>
  42183c:	mov	x0, x22
  421840:	bl	403dd0 <strstr@plt>
  421844:	mov	x19, x0
  421848:	cbz	x0, 421860 <ferror@plt+0x1d8d0>
  42184c:	mov	x0, x24
  421850:	bl	4034d0 <strlen@plt>
  421854:	mov	x26, x0
  421858:	mov	w25, #0x7ffffffe            	// #2147483646
  42185c:	b	4216c8 <ferror@plt+0x1d738>
  421860:	mov	x21, x22
  421864:	mov	x20, x0
  421868:	mov	w23, #0x0                   	// #0
  42186c:	b	421714 <ferror@plt+0x1d784>
  421870:	sub	sp, sp, #0x440
  421874:	stp	x29, x30, [sp]
  421878:	mov	x29, sp
  42187c:	stp	x19, x20, [sp, #16]
  421880:	mov	x19, x0
  421884:	cbz	x0, 4218ec <ferror@plt+0x1d95c>
  421888:	stp	x21, x22, [sp, #32]
  42188c:	mov	x21, x1
  421890:	cbz	x1, 421910 <ferror@plt+0x1d980>
  421894:	cmp	w2, #0x0
  421898:	mov	w0, #0x7fffffff            	// #2147483647
  42189c:	csel	w22, w2, w0, gt
  4218a0:	ldrb	w20, [x19]
  4218a4:	cbz	w20, 42193c <ferror@plt+0x1d9ac>
  4218a8:	stp	x23, x24, [sp, #48]
  4218ac:	mov	x2, #0x400                 	// #1024
  4218b0:	mov	w1, #0x0                   	// #0
  4218b4:	add	x0, sp, #0x40
  4218b8:	bl	403880 <memset@plt>
  4218bc:	ldrb	w0, [x21]
  4218c0:	cbz	w0, 4218d8 <ferror@plt+0x1d948>
  4218c4:	add	x2, sp, #0x40
  4218c8:	mov	w1, #0x1                   	// #1
  4218cc:	str	w1, [x2, w0, sxtw #2]
  4218d0:	ldrb	w0, [x21, #1]!
  4218d4:	cbnz	w0, 4218cc <ferror@plt+0x1d93c>
  4218d8:	mov	x0, x19
  4218dc:	mov	w21, #0x0                   	// #0
  4218e0:	mov	x24, #0x0                   	// #0
  4218e4:	add	x23, sp, #0x40
  4218e8:	b	42197c <ferror@plt+0x1d9ec>
  4218ec:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4218f0:	add	x2, x2, #0x850
  4218f4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4218f8:	add	x1, x1, #0x5b8
  4218fc:	add	x1, x1, #0x348
  421900:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421904:	add	x0, x0, #0xb60
  421908:	bl	4149c4 <ferror@plt+0x10a34>
  42190c:	b	4219f4 <ferror@plt+0x1da64>
  421910:	adrp	x2, 442000 <ferror@plt+0x3e070>
  421914:	add	x2, x2, #0x540
  421918:	adrp	x1, 442000 <ferror@plt+0x3e070>
  42191c:	add	x1, x1, #0x5b8
  421920:	add	x1, x1, #0x348
  421924:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421928:	add	x0, x0, #0xb60
  42192c:	bl	4149c4 <ferror@plt+0x10a34>
  421930:	mov	x19, x21
  421934:	ldp	x21, x22, [sp, #32]
  421938:	b	4219f4 <ferror@plt+0x1da64>
  42193c:	mov	x0, #0x8                   	// #8
  421940:	bl	41334c <ferror@plt+0xf3bc>
  421944:	mov	x19, x0
  421948:	str	xzr, [x0]
  42194c:	ldp	x21, x22, [sp, #32]
  421950:	b	4219f4 <ferror@plt+0x1da64>
  421954:	sub	x1, x19, x0
  421958:	bl	420198 <ferror@plt+0x1c208>
  42195c:	mov	x1, x0
  421960:	mov	x0, x24
  421964:	bl	41f724 <ferror@plt+0x1b794>
  421968:	mov	x24, x0
  42196c:	add	x0, x19, #0x1
  421970:	mov	w21, w20
  421974:	ldrb	w20, [x19, #1]!
  421978:	cbz	w20, 421994 <ferror@plt+0x1da04>
  42197c:	ldr	w1, [x23, w20, sxtw #2]
  421980:	cbz	w1, 421974 <ferror@plt+0x1d9e4>
  421984:	add	w20, w21, #0x1
  421988:	cmp	w20, w22
  42198c:	b.ge	421974 <ferror@plt+0x1d9e4>  // b.tcont
  421990:	b	421954 <ferror@plt+0x1d9c4>
  421994:	sub	x1, x19, x0
  421998:	bl	420198 <ferror@plt+0x1c208>
  42199c:	mov	x1, x0
  4219a0:	mov	x0, x24
  4219a4:	bl	41f724 <ferror@plt+0x1b794>
  4219a8:	mov	x20, x0
  4219ac:	add	w0, w21, #0x2
  4219b0:	mov	x1, #0x8                   	// #8
  4219b4:	sxtw	x0, w0
  4219b8:	bl	4135bc <ferror@plt+0xf62c>
  4219bc:	mov	x19, x0
  4219c0:	add	w21, w21, #0x1
  4219c4:	add	x2, x0, w21, sxtw #3
  4219c8:	str	xzr, [x0, w21, sxtw #3]
  4219cc:	cbz	x20, 4219e4 <ferror@plt+0x1da54>
  4219d0:	mov	x1, x20
  4219d4:	ldr	x3, [x1]
  4219d8:	str	x3, [x2, #-8]!
  4219dc:	ldr	x1, [x1, #8]
  4219e0:	cbnz	x1, 4219d4 <ferror@plt+0x1da44>
  4219e4:	mov	x0, x20
  4219e8:	bl	41f6e8 <ferror@plt+0x1b758>
  4219ec:	ldp	x21, x22, [sp, #32]
  4219f0:	ldp	x23, x24, [sp, #48]
  4219f4:	mov	x0, x19
  4219f8:	ldp	x19, x20, [sp, #16]
  4219fc:	ldp	x29, x30, [sp]
  421a00:	add	sp, sp, #0x440
  421a04:	ret
  421a08:	cbz	x0, 421a48 <ferror@plt+0x1dab8>
  421a0c:	stp	x29, x30, [sp, #-32]!
  421a10:	mov	x29, sp
  421a14:	stp	x19, x20, [sp, #16]
  421a18:	mov	x20, x0
  421a1c:	ldr	x0, [x0]
  421a20:	cbz	x0, 421a34 <ferror@plt+0x1daa4>
  421a24:	add	x19, x20, #0x8
  421a28:	bl	413498 <ferror@plt+0xf508>
  421a2c:	ldr	x0, [x19], #8
  421a30:	cbnz	x0, 421a28 <ferror@plt+0x1da98>
  421a34:	mov	x0, x20
  421a38:	bl	413498 <ferror@plt+0xf508>
  421a3c:	ldp	x19, x20, [sp, #16]
  421a40:	ldp	x29, x30, [sp], #32
  421a44:	ret
  421a48:	ret
  421a4c:	stp	x29, x30, [sp, #-48]!
  421a50:	mov	x29, sp
  421a54:	stp	x19, x20, [sp, #16]
  421a58:	str	x21, [sp, #32]
  421a5c:	mov	x20, x0
  421a60:	cbz	x0, 421ae0 <ferror@plt+0x1db50>
  421a64:	ldr	x0, [x0]
  421a68:	cbz	x0, 421ad0 <ferror@plt+0x1db40>
  421a6c:	mov	x1, #0x1                   	// #1
  421a70:	sub	x3, x20, #0x8
  421a74:	mov	w0, w1
  421a78:	add	x1, x1, #0x1
  421a7c:	ldr	x2, [x3, x1, lsl #3]
  421a80:	cbnz	x2, 421a74 <ferror@plt+0x1dae4>
  421a84:	add	w0, w0, #0x1
  421a88:	mov	x1, #0x8                   	// #8
  421a8c:	sxtw	x0, w0
  421a90:	bl	4135bc <ferror@plt+0xf62c>
  421a94:	mov	x21, x0
  421a98:	ldr	x0, [x20]
  421a9c:	cbz	x0, 421ad8 <ferror@plt+0x1db48>
  421aa0:	mov	x19, #0x0                   	// #0
  421aa4:	bl	4200fc <ferror@plt+0x1c16c>
  421aa8:	str	x0, [x21, x19]
  421aac:	add	x19, x19, #0x8
  421ab0:	ldr	x0, [x20, x19]
  421ab4:	cbnz	x0, 421aa4 <ferror@plt+0x1db14>
  421ab8:	str	xzr, [x21, x19]
  421abc:	mov	x0, x21
  421ac0:	ldp	x19, x20, [sp, #16]
  421ac4:	ldr	x21, [sp, #32]
  421ac8:	ldp	x29, x30, [sp], #48
  421acc:	ret
  421ad0:	mov	w0, #0x0                   	// #0
  421ad4:	b	421a84 <ferror@plt+0x1daf4>
  421ad8:	mov	x19, #0x0                   	// #0
  421adc:	b	421ab8 <ferror@plt+0x1db28>
  421ae0:	mov	x21, x0
  421ae4:	b	421abc <ferror@plt+0x1db2c>
  421ae8:	stp	x29, x30, [sp, #-80]!
  421aec:	mov	x29, sp
  421af0:	stp	x19, x20, [sp, #16]
  421af4:	stp	x23, x24, [sp, #48]
  421af8:	mov	x23, x1
  421afc:	cbz	x1, 421bc0 <ferror@plt+0x1dc30>
  421b00:	stp	x21, x22, [sp, #32]
  421b04:	mov	x22, x0
  421b08:	adrp	x0, 43c000 <ferror@plt+0x38070>
  421b0c:	add	x0, x0, #0x898
  421b10:	cmp	x22, #0x0
  421b14:	csel	x22, x0, x22, eq  // eq = none
  421b18:	ldr	x19, [x1]
  421b1c:	cbz	x19, 421bf0 <ferror@plt+0x1dc60>
  421b20:	mov	x0, x22
  421b24:	bl	4034d0 <strlen@plt>
  421b28:	mov	x24, x0
  421b2c:	mov	x0, x19
  421b30:	bl	4034d0 <strlen@plt>
  421b34:	add	x21, x0, #0x1
  421b38:	add	x20, x23, #0x8
  421b3c:	ldr	x0, [x23, #8]
  421b40:	cbz	x0, 421be8 <ferror@plt+0x1dc58>
  421b44:	str	x25, [sp, #64]
  421b48:	mov	x19, #0x2                   	// #2
  421b4c:	sub	x25, x23, #0x8
  421b50:	bl	4034d0 <strlen@plt>
  421b54:	add	x21, x21, x0
  421b58:	mov	w2, w19
  421b5c:	add	x19, x19, #0x1
  421b60:	ldr	x0, [x25, x19, lsl #3]
  421b64:	cbnz	x0, 421b50 <ferror@plt+0x1dbc0>
  421b68:	ldr	x25, [sp, #64]
  421b6c:	sub	w2, w2, #0x1
  421b70:	sxtw	x2, w2
  421b74:	madd	x0, x2, x24, x21
  421b78:	bl	41334c <ferror@plt+0xf3bc>
  421b7c:	mov	x19, x0
  421b80:	ldr	x1, [x23]
  421b84:	bl	420230 <ferror@plt+0x1c2a0>
  421b88:	ldr	x1, [x23, #8]
  421b8c:	cbz	x1, 421c08 <ferror@plt+0x1dc78>
  421b90:	mov	x1, x22
  421b94:	bl	420230 <ferror@plt+0x1c2a0>
  421b98:	ldr	x1, [x20]
  421b9c:	bl	420230 <ferror@plt+0x1c2a0>
  421ba0:	ldr	x1, [x20, #8]!
  421ba4:	cbnz	x1, 421b90 <ferror@plt+0x1dc00>
  421ba8:	ldp	x21, x22, [sp, #32]
  421bac:	mov	x0, x19
  421bb0:	ldp	x19, x20, [sp, #16]
  421bb4:	ldp	x23, x24, [sp, #48]
  421bb8:	ldp	x29, x30, [sp], #80
  421bbc:	ret
  421bc0:	adrp	x2, 442000 <ferror@plt+0x3e070>
  421bc4:	add	x2, x2, #0x558
  421bc8:	adrp	x1, 442000 <ferror@plt+0x3e070>
  421bcc:	add	x1, x1, #0x5b8
  421bd0:	add	x1, x1, #0x358
  421bd4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421bd8:	add	x0, x0, #0xb60
  421bdc:	bl	4149c4 <ferror@plt+0x10a34>
  421be0:	mov	x19, x23
  421be4:	b	421bac <ferror@plt+0x1dc1c>
  421be8:	mov	w2, #0x1                   	// #1
  421bec:	b	421b6c <ferror@plt+0x1dbdc>
  421bf0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  421bf4:	add	x0, x0, #0x898
  421bf8:	bl	4200fc <ferror@plt+0x1c16c>
  421bfc:	mov	x19, x0
  421c00:	ldp	x21, x22, [sp, #32]
  421c04:	b	421bac <ferror@plt+0x1dc1c>
  421c08:	ldp	x21, x22, [sp, #32]
  421c0c:	b	421bac <ferror@plt+0x1dc1c>
  421c10:	stp	x29, x30, [sp, #-160]!
  421c14:	mov	x29, sp
  421c18:	stp	x19, x20, [sp, #16]
  421c1c:	stp	x21, x22, [sp, #32]
  421c20:	stp	x23, x24, [sp, #48]
  421c24:	mov	x20, x0
  421c28:	str	x1, [sp, #104]
  421c2c:	str	x2, [sp, #112]
  421c30:	str	x3, [sp, #120]
  421c34:	str	x4, [sp, #128]
  421c38:	str	x5, [sp, #136]
  421c3c:	str	x6, [sp, #144]
  421c40:	str	x7, [sp, #152]
  421c44:	adrp	x0, 43c000 <ferror@plt+0x38070>
  421c48:	add	x0, x0, #0x898
  421c4c:	cmp	x20, #0x0
  421c50:	csel	x20, x0, x20, eq  // eq = none
  421c54:	mov	x0, x20
  421c58:	bl	4034d0 <strlen@plt>
  421c5c:	mov	x21, x0
  421c60:	add	x0, sp, #0xa0
  421c64:	str	x0, [sp, #64]
  421c68:	str	x0, [sp, #72]
  421c6c:	add	x0, sp, #0x60
  421c70:	str	x0, [sp, #80]
  421c74:	str	wzr, [sp, #92]
  421c78:	add	x22, sp, #0xa0
  421c7c:	mov	w23, #0xffffffd0            	// #-48
  421c80:	str	w23, [sp, #88]
  421c84:	cmp	w23, #0x0
  421c88:	b.le	421cc4 <ferror@plt+0x1dd34>
  421c8c:	add	x0, x22, #0x8
  421c90:	str	x0, [sp, #64]
  421c94:	ldr	x0, [x22]
  421c98:	cbz	x0, 421e5c <ferror@plt+0x1decc>
  421c9c:	bl	4034d0 <strlen@plt>
  421ca0:	add	x19, x0, #0x1
  421ca4:	ldr	x22, [sp, #64]
  421ca8:	add	x0, x22, #0xf
  421cac:	and	x0, x0, #0xfffffffffffffff8
  421cb0:	str	x0, [sp, #64]
  421cb4:	ldr	x0, [x22]
  421cb8:	cbz	x0, 421d58 <ferror@plt+0x1ddc8>
  421cbc:	ldr	x22, [sp, #72]
  421cc0:	b	421d28 <ferror@plt+0x1dd98>
  421cc4:	ldr	x24, [sp, #72]
  421cc8:	ldur	x0, [x24, #-56]
  421ccc:	cbz	x0, 421e5c <ferror@plt+0x1decc>
  421cd0:	bl	4034d0 <strlen@plt>
  421cd4:	add	x19, x0, #0x1
  421cd8:	cbz	w23, 421ca8 <ferror@plt+0x1dd18>
  421cdc:	mov	w0, #0xffffffd8            	// #-40
  421ce0:	str	w0, [sp, #88]
  421ce4:	cmp	w0, #0x0
  421ce8:	b.le	421cfc <ferror@plt+0x1dd6c>
  421cec:	add	x0, x22, #0xf
  421cf0:	and	x0, x0, #0xfffffffffffffff8
  421cf4:	str	x0, [sp, #64]
  421cf8:	b	421cb4 <ferror@plt+0x1dd24>
  421cfc:	add	x22, x24, w23, sxtw
  421d00:	b	421cb4 <ferror@plt+0x1dd24>
  421d04:	add	w0, w2, #0x8
  421d08:	str	w0, [sp, #88]
  421d0c:	cmp	w0, #0x0
  421d10:	b.le	421d50 <ferror@plt+0x1ddc0>
  421d14:	add	x0, x1, #0xf
  421d18:	and	x0, x0, #0xfffffffffffffff8
  421d1c:	str	x0, [sp, #64]
  421d20:	ldr	x0, [x1]
  421d24:	cbz	x0, 421d58 <ferror@plt+0x1ddc8>
  421d28:	bl	4034d0 <strlen@plt>
  421d2c:	add	x1, x0, x21
  421d30:	add	x19, x19, x1
  421d34:	ldr	w2, [sp, #88]
  421d38:	ldr	x1, [sp, #64]
  421d3c:	tbnz	w2, #31, 421d04 <ferror@plt+0x1dd74>
  421d40:	add	x2, x1, #0xf
  421d44:	and	x2, x2, #0xfffffffffffffff8
  421d48:	str	x2, [sp, #64]
  421d4c:	b	421d20 <ferror@plt+0x1dd90>
  421d50:	add	x1, x22, w2, sxtw
  421d54:	b	421d20 <ferror@plt+0x1dd90>
  421d58:	mov	x0, x19
  421d5c:	bl	41334c <ferror@plt+0xf3bc>
  421d60:	mov	x21, x0
  421d64:	add	x0, sp, #0xa0
  421d68:	str	x0, [sp, #64]
  421d6c:	str	x0, [sp, #72]
  421d70:	add	x0, sp, #0x60
  421d74:	str	x0, [sp, #80]
  421d78:	str	wzr, [sp, #92]
  421d7c:	add	x1, sp, #0xa0
  421d80:	mov	w0, #0xffffffd0            	// #-48
  421d84:	str	w0, [sp, #88]
  421d88:	cmp	w0, #0x0
  421d8c:	b.le	421dc8 <ferror@plt+0x1de38>
  421d90:	add	x0, x1, #0x8
  421d94:	str	x0, [sp, #64]
  421d98:	ldr	x1, [x1]
  421d9c:	mov	x0, x21
  421da0:	bl	420230 <ferror@plt+0x1c2a0>
  421da4:	ldr	w2, [sp, #88]
  421da8:	ldr	x1, [sp, #64]
  421dac:	tbnz	w2, #31, 421dd4 <ferror@plt+0x1de44>
  421db0:	add	x2, x1, #0xf
  421db4:	and	x2, x2, #0xfffffffffffffff8
  421db8:	str	x2, [sp, #64]
  421dbc:	ldr	x19, [x1]
  421dc0:	cbnz	x19, 421e24 <ferror@plt+0x1de94>
  421dc4:	b	421e6c <ferror@plt+0x1dedc>
  421dc8:	ldr	x1, [sp, #72]
  421dcc:	sub	x1, x1, #0x38
  421dd0:	b	421d98 <ferror@plt+0x1de08>
  421dd4:	add	w3, w2, #0x8
  421dd8:	str	w3, [sp, #88]
  421ddc:	cmp	w3, #0x0
  421de0:	b.le	421df4 <ferror@plt+0x1de64>
  421de4:	add	x2, x1, #0xf
  421de8:	and	x2, x2, #0xfffffffffffffff8
  421dec:	str	x2, [sp, #64]
  421df0:	b	421dbc <ferror@plt+0x1de2c>
  421df4:	ldr	x1, [sp, #72]
  421df8:	add	x1, x1, w2, sxtw
  421dfc:	b	421dbc <ferror@plt+0x1de2c>
  421e00:	add	w3, w2, #0x8
  421e04:	str	w3, [sp, #88]
  421e08:	cmp	w3, #0x0
  421e0c:	b.le	421e50 <ferror@plt+0x1dec0>
  421e10:	add	x2, x1, #0xf
  421e14:	and	x2, x2, #0xfffffffffffffff8
  421e18:	str	x2, [sp, #64]
  421e1c:	ldr	x19, [x1]
  421e20:	cbz	x19, 421e6c <ferror@plt+0x1dedc>
  421e24:	mov	x1, x20
  421e28:	bl	420230 <ferror@plt+0x1c2a0>
  421e2c:	mov	x1, x19
  421e30:	bl	420230 <ferror@plt+0x1c2a0>
  421e34:	ldr	w2, [sp, #88]
  421e38:	ldr	x1, [sp, #64]
  421e3c:	tbnz	w2, #31, 421e00 <ferror@plt+0x1de70>
  421e40:	add	x2, x1, #0xf
  421e44:	and	x2, x2, #0xfffffffffffffff8
  421e48:	str	x2, [sp, #64]
  421e4c:	b	421e1c <ferror@plt+0x1de8c>
  421e50:	ldr	x1, [sp, #72]
  421e54:	add	x1, x1, w2, sxtw
  421e58:	b	421e1c <ferror@plt+0x1de8c>
  421e5c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  421e60:	add	x0, x0, #0x898
  421e64:	bl	4200fc <ferror@plt+0x1c16c>
  421e68:	mov	x21, x0
  421e6c:	mov	x0, x21
  421e70:	ldp	x19, x20, [sp, #16]
  421e74:	ldp	x21, x22, [sp, #32]
  421e78:	ldp	x23, x24, [sp, #48]
  421e7c:	ldp	x29, x30, [sp], #160
  421e80:	ret
  421e84:	stp	x29, x30, [sp, #-48]!
  421e88:	mov	x29, sp
  421e8c:	stp	x19, x20, [sp, #16]
  421e90:	mov	x19, x0
  421e94:	cbz	x0, 421f10 <ferror@plt+0x1df80>
  421e98:	str	x21, [sp, #32]
  421e9c:	mov	x21, x1
  421ea0:	mov	x20, x2
  421ea4:	cbz	x2, 421f38 <ferror@plt+0x1dfa8>
  421ea8:	tbnz	x1, #63, 421f64 <ferror@plt+0x1dfd4>
  421eac:	mov	x0, x2
  421eb0:	bl	4034d0 <strlen@plt>
  421eb4:	mov	x2, x0
  421eb8:	mov	x0, x19
  421ebc:	cbz	x2, 421fb0 <ferror@plt+0x1e020>
  421ec0:	cmp	x21, x2
  421ec4:	b.cc	421fa4 <ferror@plt+0x1e014>  // b.lo, b.ul, b.last
  421ec8:	sub	x21, x21, x2
  421ecc:	adds	x21, x19, x21
  421ed0:	b.cs	421f74 <ferror@plt+0x1dfe4>  // b.hs, b.nlast
  421ed4:	ldrb	w0, [x19]
  421ed8:	cbz	w0, 421f98 <ferror@plt+0x1e008>
  421edc:	mov	x1, #0x0                   	// #0
  421ee0:	ldrb	w4, [x19, x1]
  421ee4:	ldrb	w3, [x20, x1]
  421ee8:	cmp	w4, w3
  421eec:	b.ne	421f80 <ferror@plt+0x1dff0>  // b.any
  421ef0:	add	x1, x1, #0x1
  421ef4:	cmp	x2, x1
  421ef8:	b.ne	421ee0 <ferror@plt+0x1df50>  // b.any
  421efc:	mov	x0, x19
  421f00:	ldr	x21, [sp, #32]
  421f04:	ldp	x19, x20, [sp, #16]
  421f08:	ldp	x29, x30, [sp], #48
  421f0c:	ret
  421f10:	adrp	x2, 442000 <ferror@plt+0x3e070>
  421f14:	add	x2, x2, #0x570
  421f18:	adrp	x1, 442000 <ferror@plt+0x3e070>
  421f1c:	add	x1, x1, #0x5b8
  421f20:	add	x1, x1, #0x368
  421f24:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421f28:	add	x0, x0, #0xb60
  421f2c:	bl	4149c4 <ferror@plt+0x10a34>
  421f30:	mov	x0, x19
  421f34:	b	421f04 <ferror@plt+0x1df74>
  421f38:	adrp	x2, 442000 <ferror@plt+0x3e070>
  421f3c:	add	x2, x2, #0x588
  421f40:	adrp	x1, 442000 <ferror@plt+0x3e070>
  421f44:	add	x1, x1, #0x5b8
  421f48:	add	x1, x1, #0x368
  421f4c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421f50:	add	x0, x0, #0xb60
  421f54:	bl	4149c4 <ferror@plt+0x10a34>
  421f58:	mov	x0, x20
  421f5c:	ldr	x21, [sp, #32]
  421f60:	b	421f04 <ferror@plt+0x1df74>
  421f64:	mov	x1, x2
  421f68:	bl	403dd0 <strstr@plt>
  421f6c:	ldr	x21, [sp, #32]
  421f70:	b	421f04 <ferror@plt+0x1df74>
  421f74:	mov	x0, #0x0                   	// #0
  421f78:	ldr	x21, [sp, #32]
  421f7c:	b	421f04 <ferror@plt+0x1df74>
  421f80:	add	x19, x19, #0x1
  421f84:	cmp	x21, x19
  421f88:	b.cs	421ed4 <ferror@plt+0x1df44>  // b.hs, b.nlast
  421f8c:	mov	x0, #0x0                   	// #0
  421f90:	ldr	x21, [sp, #32]
  421f94:	b	421f04 <ferror@plt+0x1df74>
  421f98:	mov	x0, #0x0                   	// #0
  421f9c:	ldr	x21, [sp, #32]
  421fa0:	b	421f04 <ferror@plt+0x1df74>
  421fa4:	mov	x0, #0x0                   	// #0
  421fa8:	ldr	x21, [sp, #32]
  421fac:	b	421f04 <ferror@plt+0x1df74>
  421fb0:	ldr	x21, [sp, #32]
  421fb4:	b	421f04 <ferror@plt+0x1df74>
  421fb8:	stp	x29, x30, [sp, #-48]!
  421fbc:	mov	x29, sp
  421fc0:	str	x21, [sp, #32]
  421fc4:	mov	x21, x0
  421fc8:	cbz	x0, 422034 <ferror@plt+0x1e0a4>
  421fcc:	stp	x19, x20, [sp, #16]
  421fd0:	mov	x19, x1
  421fd4:	cbz	x1, 42205c <ferror@plt+0x1e0cc>
  421fd8:	mov	x0, x1
  421fdc:	bl	4034d0 <strlen@plt>
  421fe0:	mov	x20, x0
  421fe4:	mov	x0, x21
  421fe8:	cbz	x20, 4220b8 <ferror@plt+0x1e128>
  421fec:	bl	4034d0 <strlen@plt>
  421ff0:	cmp	x20, x0
  421ff4:	b.hi	4220ac <ferror@plt+0x1e11c>  // b.pmore
  421ff8:	sub	x2, x0, x20
  421ffc:	adds	x0, x21, x2
  422000:	b.cs	422088 <ferror@plt+0x1e0f8>  // b.hs, b.nlast
  422004:	mov	x2, #0x0                   	// #0
  422008:	ldrb	w4, [x0, x2]
  42200c:	ldrb	w3, [x19, x2]
  422010:	cmp	w4, w3
  422014:	b.ne	422094 <ferror@plt+0x1e104>  // b.any
  422018:	add	x2, x2, #0x1
  42201c:	cmp	x20, x2
  422020:	b.ne	422008 <ferror@plt+0x1e078>  // b.any
  422024:	ldp	x19, x20, [sp, #16]
  422028:	ldr	x21, [sp, #32]
  42202c:	ldp	x29, x30, [sp], #48
  422030:	ret
  422034:	adrp	x2, 442000 <ferror@plt+0x3e070>
  422038:	add	x2, x2, #0x570
  42203c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422040:	add	x1, x1, #0x5b8
  422044:	add	x1, x1, #0x378
  422048:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42204c:	add	x0, x0, #0xb60
  422050:	bl	4149c4 <ferror@plt+0x10a34>
  422054:	mov	x0, x21
  422058:	b	422028 <ferror@plt+0x1e098>
  42205c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  422060:	add	x2, x2, #0x588
  422064:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422068:	add	x1, x1, #0x5b8
  42206c:	add	x1, x1, #0x378
  422070:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422074:	add	x0, x0, #0xb60
  422078:	bl	4149c4 <ferror@plt+0x10a34>
  42207c:	mov	x0, x19
  422080:	ldp	x19, x20, [sp, #16]
  422084:	b	422028 <ferror@plt+0x1e098>
  422088:	mov	x0, #0x0                   	// #0
  42208c:	ldp	x19, x20, [sp, #16]
  422090:	b	422028 <ferror@plt+0x1e098>
  422094:	sub	x0, x0, #0x1
  422098:	cmp	x21, x0
  42209c:	b.ls	422004 <ferror@plt+0x1e074>  // b.plast
  4220a0:	mov	x0, #0x0                   	// #0
  4220a4:	ldp	x19, x20, [sp, #16]
  4220a8:	b	422028 <ferror@plt+0x1e098>
  4220ac:	mov	x0, #0x0                   	// #0
  4220b0:	ldp	x19, x20, [sp, #16]
  4220b4:	b	422028 <ferror@plt+0x1e098>
  4220b8:	ldp	x19, x20, [sp, #16]
  4220bc:	b	422028 <ferror@plt+0x1e098>
  4220c0:	stp	x29, x30, [sp, #-48]!
  4220c4:	mov	x29, sp
  4220c8:	stp	x19, x20, [sp, #16]
  4220cc:	mov	x20, x0
  4220d0:	cbz	x0, 422168 <ferror@plt+0x1e1d8>
  4220d4:	str	x21, [sp, #32]
  4220d8:	mov	x21, x1
  4220dc:	mov	x19, x2
  4220e0:	cbz	x2, 422190 <ferror@plt+0x1e200>
  4220e4:	tbnz	x1, #63, 4221bc <ferror@plt+0x1e22c>
  4220e8:	mov	x0, x2
  4220ec:	bl	4034d0 <strlen@plt>
  4220f0:	mov	x2, x0
  4220f4:	add	x0, x20, x21
  4220f8:	mov	x1, x20
  4220fc:	cmp	x20, x0
  422100:	b.cs	42211c <ferror@plt+0x1e18c>  // b.hs, b.nlast
  422104:	ldrb	w3, [x1]
  422108:	cbz	w3, 42211c <ferror@plt+0x1e18c>
  42210c:	add	x1, x1, #0x1
  422110:	cmp	x0, x1
  422114:	b.ne	422104 <ferror@plt+0x1e174>  // b.any
  422118:	mov	x1, x0
  42211c:	add	x0, x20, x2
  422120:	cmp	x1, x0
  422124:	b.cc	4221f8 <ferror@plt+0x1e268>  // b.lo, b.ul, b.last
  422128:	sub	x0, x1, x2
  42212c:	cmp	x20, x0
  422130:	b.hi	4221cc <ferror@plt+0x1e23c>  // b.pmore
  422134:	cbz	x2, 4221f0 <ferror@plt+0x1e260>
  422138:	mov	x1, #0x0                   	// #0
  42213c:	ldrb	w4, [x0, x1]
  422140:	ldrb	w3, [x19, x1]
  422144:	cmp	w4, w3
  422148:	b.ne	4221d8 <ferror@plt+0x1e248>  // b.any
  42214c:	add	x1, x1, #0x1
  422150:	cmp	x2, x1
  422154:	b.ne	42213c <ferror@plt+0x1e1ac>  // b.any
  422158:	ldr	x21, [sp, #32]
  42215c:	ldp	x19, x20, [sp, #16]
  422160:	ldp	x29, x30, [sp], #48
  422164:	ret
  422168:	adrp	x2, 442000 <ferror@plt+0x3e070>
  42216c:	add	x2, x2, #0x570
  422170:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422174:	add	x1, x1, #0x5b8
  422178:	add	x1, x1, #0x388
  42217c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422180:	add	x0, x0, #0xb60
  422184:	bl	4149c4 <ferror@plt+0x10a34>
  422188:	mov	x0, x20
  42218c:	b	42215c <ferror@plt+0x1e1cc>
  422190:	adrp	x2, 442000 <ferror@plt+0x3e070>
  422194:	add	x2, x2, #0x588
  422198:	adrp	x1, 442000 <ferror@plt+0x3e070>
  42219c:	add	x1, x1, #0x5b8
  4221a0:	add	x1, x1, #0x388
  4221a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4221a8:	add	x0, x0, #0xb60
  4221ac:	bl	4149c4 <ferror@plt+0x10a34>
  4221b0:	mov	x0, x19
  4221b4:	ldr	x21, [sp, #32]
  4221b8:	b	42215c <ferror@plt+0x1e1cc>
  4221bc:	mov	x1, x2
  4221c0:	bl	421fb8 <ferror@plt+0x1e028>
  4221c4:	ldr	x21, [sp, #32]
  4221c8:	b	42215c <ferror@plt+0x1e1cc>
  4221cc:	mov	x0, #0x0                   	// #0
  4221d0:	ldr	x21, [sp, #32]
  4221d4:	b	42215c <ferror@plt+0x1e1cc>
  4221d8:	sub	x0, x0, #0x1
  4221dc:	cmp	x20, x0
  4221e0:	b.ls	422134 <ferror@plt+0x1e1a4>  // b.plast
  4221e4:	mov	x0, #0x0                   	// #0
  4221e8:	ldr	x21, [sp, #32]
  4221ec:	b	42215c <ferror@plt+0x1e1cc>
  4221f0:	ldr	x21, [sp, #32]
  4221f4:	b	42215c <ferror@plt+0x1e1cc>
  4221f8:	mov	x0, #0x0                   	// #0
  4221fc:	ldr	x21, [sp, #32]
  422200:	b	42215c <ferror@plt+0x1e1cc>
  422204:	stp	x29, x30, [sp, #-48]!
  422208:	mov	x29, sp
  42220c:	cbz	x0, 422270 <ferror@plt+0x1e2e0>
  422210:	stp	x19, x20, [sp, #16]
  422214:	str	x21, [sp, #32]
  422218:	mov	x20, x0
  42221c:	mov	x21, x1
  422220:	cbz	x1, 422298 <ferror@plt+0x1e308>
  422224:	bl	4034d0 <strlen@plt>
  422228:	mov	x19, x0
  42222c:	mov	x0, x21
  422230:	bl	4034d0 <strlen@plt>
  422234:	mov	x1, x0
  422238:	mov	w0, #0x0                   	// #0
  42223c:	cmp	w19, w1
  422240:	b.lt	4222c8 <ferror@plt+0x1e338>  // b.tstop
  422244:	sxtw	x19, w19
  422248:	sub	x19, x19, w1, sxtw
  42224c:	mov	x1, x21
  422250:	add	x0, x20, x19
  422254:	bl	403ad0 <strcmp@plt>
  422258:	cmp	w0, #0x0
  42225c:	cset	w0, eq  // eq = none
  422260:	ldp	x19, x20, [sp, #16]
  422264:	ldr	x21, [sp, #32]
  422268:	ldp	x29, x30, [sp], #48
  42226c:	ret
  422270:	adrp	x2, 43c000 <ferror@plt+0x38070>
  422274:	add	x2, x2, #0xfc0
  422278:	adrp	x1, 442000 <ferror@plt+0x3e070>
  42227c:	add	x1, x1, #0x5b8
  422280:	add	x1, x1, #0x398
  422284:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422288:	add	x0, x0, #0xb60
  42228c:	bl	4149c4 <ferror@plt+0x10a34>
  422290:	mov	w0, #0x0                   	// #0
  422294:	b	422268 <ferror@plt+0x1e2d8>
  422298:	adrp	x2, 442000 <ferror@plt+0x3e070>
  42229c:	add	x2, x2, #0x598
  4222a0:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4222a4:	add	x1, x1, #0x5b8
  4222a8:	add	x1, x1, #0x398
  4222ac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4222b0:	add	x0, x0, #0xb60
  4222b4:	bl	4149c4 <ferror@plt+0x10a34>
  4222b8:	mov	w0, #0x0                   	// #0
  4222bc:	ldp	x19, x20, [sp, #16]
  4222c0:	ldr	x21, [sp, #32]
  4222c4:	b	422268 <ferror@plt+0x1e2d8>
  4222c8:	ldp	x19, x20, [sp, #16]
  4222cc:	ldr	x21, [sp, #32]
  4222d0:	b	422268 <ferror@plt+0x1e2d8>
  4222d4:	stp	x29, x30, [sp, #-48]!
  4222d8:	mov	x29, sp
  4222dc:	cbz	x0, 42233c <ferror@plt+0x1e3ac>
  4222e0:	stp	x19, x20, [sp, #16]
  4222e4:	mov	x19, x0
  4222e8:	mov	x20, x1
  4222ec:	cbz	x1, 422364 <ferror@plt+0x1e3d4>
  4222f0:	str	x21, [sp, #32]
  4222f4:	bl	4034d0 <strlen@plt>
  4222f8:	mov	x21, x0
  4222fc:	mov	x0, x20
  422300:	bl	4034d0 <strlen@plt>
  422304:	mov	x2, x0
  422308:	mov	w0, #0x0                   	// #0
  42230c:	cmp	w2, w21
  422310:	b.gt	422390 <ferror@plt+0x1e400>
  422314:	sxtw	x2, w2
  422318:	mov	x1, x20
  42231c:	mov	x0, x19
  422320:	bl	403830 <strncmp@plt>
  422324:	cmp	w0, #0x0
  422328:	cset	w0, eq  // eq = none
  42232c:	ldp	x19, x20, [sp, #16]
  422330:	ldr	x21, [sp, #32]
  422334:	ldp	x29, x30, [sp], #48
  422338:	ret
  42233c:	adrp	x2, 43c000 <ferror@plt+0x38070>
  422340:	add	x2, x2, #0xfc0
  422344:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422348:	add	x1, x1, #0x5b8
  42234c:	add	x1, x1, #0x3b0
  422350:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422354:	add	x0, x0, #0xb60
  422358:	bl	4149c4 <ferror@plt+0x10a34>
  42235c:	mov	w0, #0x0                   	// #0
  422360:	b	422334 <ferror@plt+0x1e3a4>
  422364:	adrp	x2, 442000 <ferror@plt+0x3e070>
  422368:	add	x2, x2, #0x5a8
  42236c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422370:	add	x1, x1, #0x5b8
  422374:	add	x1, x1, #0x3b0
  422378:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42237c:	add	x0, x0, #0xb60
  422380:	bl	4149c4 <ferror@plt+0x10a34>
  422384:	mov	w0, #0x0                   	// #0
  422388:	ldp	x19, x20, [sp, #16]
  42238c:	b	422334 <ferror@plt+0x1e3a4>
  422390:	ldp	x19, x20, [sp, #16]
  422394:	ldr	x21, [sp, #32]
  422398:	b	422334 <ferror@plt+0x1e3a4>
  42239c:	cbz	x0, 4223c4 <ferror@plt+0x1e434>
  4223a0:	mov	x2, x0
  4223a4:	ldr	x1, [x0]
  4223a8:	mov	w0, #0x0                   	// #0
  4223ac:	cbz	x1, 4223c0 <ferror@plt+0x1e430>
  4223b0:	add	w0, w0, #0x1
  4223b4:	ldr	x1, [x2, w0, uxtw #3]
  4223b8:	cbnz	x1, 4223b0 <ferror@plt+0x1e420>
  4223bc:	ret
  4223c0:	ret
  4223c4:	stp	x29, x30, [sp, #-16]!
  4223c8:	mov	x29, sp
  4223cc:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4223d0:	add	x2, x2, #0x558
  4223d4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4223d8:	add	x1, x1, #0x5b8
  4223dc:	add	x1, x1, #0x3c8
  4223e0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4223e4:	add	x0, x0, #0xb60
  4223e8:	bl	4149c4 <ferror@plt+0x10a34>
  4223ec:	mov	w0, #0x0                   	// #0
  4223f0:	ldp	x29, x30, [sp], #16
  4223f4:	ret
  4223f8:	stp	x29, x30, [sp, #-32]!
  4223fc:	mov	x29, sp
  422400:	str	x19, [sp, #16]
  422404:	mov	x19, x0
  422408:	ldr	x2, [x0, #8]
  42240c:	add	x2, x1, x2
  422410:	ldr	x0, [x0, #16]
  422414:	cmp	x2, x0
  422418:	b.cc	422450 <ferror@plt+0x1e4c0>  // b.lo, b.ul, b.last
  42241c:	mov	x1, #0xffffffffffffffff    	// #-1
  422420:	adds	x2, x2, #0x1
  422424:	b.mi	422440 <ferror@plt+0x1e4b0>  // b.first
  422428:	cmp	x2, #0x1
  42242c:	b.ls	42245c <ferror@plt+0x1e4cc>  // b.plast
  422430:	mov	x1, #0x1                   	// #1
  422434:	lsl	x1, x1, #1
  422438:	cmp	x2, x1
  42243c:	b.hi	422434 <ferror@plt+0x1e4a4>  // b.pmore
  422440:	str	x1, [x19, #16]
  422444:	ldr	x0, [x19]
  422448:	bl	413418 <ferror@plt+0xf488>
  42244c:	str	x0, [x19]
  422450:	ldr	x19, [sp, #16]
  422454:	ldp	x29, x30, [sp], #32
  422458:	ret
  42245c:	mov	x1, #0x1                   	// #1
  422460:	b	422440 <ferror@plt+0x1e4b0>
  422464:	stp	x29, x30, [sp, #-32]!
  422468:	mov	x29, sp
  42246c:	stp	x19, x20, [sp, #16]
  422470:	mov	x20, x0
  422474:	mov	x0, #0x18                  	// #24
  422478:	bl	41e67c <ferror@plt+0x1a6ec>
  42247c:	mov	x19, x0
  422480:	str	xzr, [x0, #16]
  422484:	str	xzr, [x0, #8]
  422488:	str	xzr, [x0]
  42248c:	cmp	x20, #0x2
  422490:	mov	x1, #0x2                   	// #2
  422494:	csel	x1, x20, x1, cs  // cs = hs, nlast
  422498:	bl	4223f8 <ferror@plt+0x1e468>
  42249c:	ldr	x0, [x19]
  4224a0:	strb	wzr, [x0]
  4224a4:	mov	x0, x19
  4224a8:	ldp	x19, x20, [sp, #16]
  4224ac:	ldp	x29, x30, [sp], #32
  4224b0:	ret
  4224b4:	stp	x29, x30, [sp, #-32]!
  4224b8:	mov	x29, sp
  4224bc:	stp	x19, x20, [sp, #16]
  4224c0:	mov	x19, x0
  4224c4:	cbz	x0, 4224ec <ferror@plt+0x1e55c>
  4224c8:	cbnz	w1, 422510 <ferror@plt+0x1e580>
  4224cc:	ldr	x20, [x0]
  4224d0:	mov	x1, x19
  4224d4:	mov	x0, #0x18                  	// #24
  4224d8:	bl	41ed68 <ferror@plt+0x1add8>
  4224dc:	mov	x0, x20
  4224e0:	ldp	x19, x20, [sp, #16]
  4224e4:	ldp	x29, x30, [sp], #32
  4224e8:	ret
  4224ec:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4224f0:	add	x2, x2, #0x850
  4224f4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4224f8:	add	x1, x1, #0xa30
  4224fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422500:	add	x0, x0, #0xb60
  422504:	bl	4149c4 <ferror@plt+0x10a34>
  422508:	mov	x20, x19
  42250c:	b	4224dc <ferror@plt+0x1e54c>
  422510:	ldr	x0, [x0]
  422514:	bl	413498 <ferror@plt+0xf508>
  422518:	mov	x20, #0x0                   	// #0
  42251c:	b	4224d0 <ferror@plt+0x1e540>
  422520:	stp	x29, x30, [sp, #-32]!
  422524:	mov	x29, sp
  422528:	stp	x19, x20, [sp, #16]
  42252c:	mov	x19, x0
  422530:	cbz	x0, 422554 <ferror@plt+0x1e5c4>
  422534:	ldr	x20, [x0, #8]
  422538:	mov	w1, #0x0                   	// #0
  42253c:	bl	4224b4 <ferror@plt+0x1e524>
  422540:	mov	x1, x20
  422544:	bl	434ea8 <ferror@plt+0x30f18>
  422548:	ldp	x19, x20, [sp, #16]
  42254c:	ldp	x29, x30, [sp], #32
  422550:	ret
  422554:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422558:	add	x2, x2, #0x850
  42255c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422560:	add	x1, x1, #0xa30
  422564:	add	x1, x1, #0x10
  422568:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42256c:	add	x0, x0, #0xb60
  422570:	bl	4149c4 <ferror@plt+0x10a34>
  422574:	mov	x0, x19
  422578:	b	422548 <ferror@plt+0x1e5b8>
  42257c:	ldr	x3, [x0, #8]
  422580:	ldr	x2, [x1, #8]
  422584:	cmp	x2, x3
  422588:	b.ne	4225c0 <ferror@plt+0x1e630>  // b.any
  42258c:	ldr	x4, [x0]
  422590:	ldr	x5, [x1]
  422594:	cbz	x3, 4225c8 <ferror@plt+0x1e638>
  422598:	mov	x0, #0x0                   	// #0
  42259c:	ldrb	w2, [x4, x0]
  4225a0:	ldrb	w1, [x5, x0]
  4225a4:	cmp	w2, w1
  4225a8:	b.ne	4225d0 <ferror@plt+0x1e640>  // b.any
  4225ac:	add	x0, x0, #0x1
  4225b0:	cmp	x0, x3
  4225b4:	b.ne	42259c <ferror@plt+0x1e60c>  // b.any
  4225b8:	mov	w0, #0x1                   	// #1
  4225bc:	b	4225c4 <ferror@plt+0x1e634>
  4225c0:	mov	w0, #0x0                   	// #0
  4225c4:	ret
  4225c8:	mov	w0, #0x1                   	// #1
  4225cc:	b	4225c4 <ferror@plt+0x1e634>
  4225d0:	mov	w0, #0x0                   	// #0
  4225d4:	b	4225c4 <ferror@plt+0x1e634>
  4225d8:	ldr	x1, [x0]
  4225dc:	ldr	x3, [x0, #8]
  4225e0:	cbz	x3, 422608 <ferror@plt+0x1e678>
  4225e4:	add	x3, x1, x3
  4225e8:	mov	w0, #0x0                   	// #0
  4225ec:	lsl	w2, w0, #5
  4225f0:	sub	w0, w2, w0
  4225f4:	ldrb	w2, [x1], #1
  4225f8:	add	w0, w2, w0
  4225fc:	cmp	x3, x1
  422600:	b.ne	4225ec <ferror@plt+0x1e65c>  // b.any
  422604:	ret
  422608:	mov	w0, #0x0                   	// #0
  42260c:	b	422604 <ferror@plt+0x1e674>
  422610:	stp	x29, x30, [sp, #-32]!
  422614:	mov	x29, sp
  422618:	str	x19, [sp, #16]
  42261c:	mov	x19, x0
  422620:	cbz	x0, 42264c <ferror@plt+0x1e6bc>
  422624:	ldr	x0, [x0, #8]
  422628:	cmp	x0, x1
  42262c:	csel	x1, x0, x1, ls  // ls = plast
  422630:	str	x1, [x19, #8]
  422634:	ldr	x0, [x19]
  422638:	strb	wzr, [x0, x1]
  42263c:	mov	x0, x19
  422640:	ldr	x19, [sp, #16]
  422644:	ldp	x29, x30, [sp], #32
  422648:	ret
  42264c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422650:	add	x2, x2, #0x850
  422654:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422658:	add	x1, x1, #0xa30
  42265c:	add	x1, x1, #0x28
  422660:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422664:	add	x0, x0, #0xb60
  422668:	bl	4149c4 <ferror@plt+0x10a34>
  42266c:	b	42263c <ferror@plt+0x1e6ac>
  422670:	stp	x29, x30, [sp, #-32]!
  422674:	mov	x29, sp
  422678:	stp	x19, x20, [sp, #16]
  42267c:	mov	x19, x0
  422680:	cbz	x0, 4226b0 <ferror@plt+0x1e720>
  422684:	mov	x20, x1
  422688:	ldr	x0, [x0, #16]
  42268c:	cmp	x0, x1
  422690:	b.ls	4226d4 <ferror@plt+0x1e744>  // b.plast
  422694:	str	x20, [x19, #8]
  422698:	ldr	x0, [x19]
  42269c:	strb	wzr, [x0, x20]
  4226a0:	mov	x0, x19
  4226a4:	ldp	x19, x20, [sp, #16]
  4226a8:	ldp	x29, x30, [sp], #32
  4226ac:	ret
  4226b0:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4226b4:	add	x2, x2, #0x850
  4226b8:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4226bc:	add	x1, x1, #0xa30
  4226c0:	add	x1, x1, #0x40
  4226c4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4226c8:	add	x0, x0, #0xb60
  4226cc:	bl	4149c4 <ferror@plt+0x10a34>
  4226d0:	b	4226a0 <ferror@plt+0x1e710>
  4226d4:	ldr	x1, [x19, #8]
  4226d8:	sub	x1, x20, x1
  4226dc:	mov	x0, x19
  4226e0:	bl	4223f8 <ferror@plt+0x1e468>
  4226e4:	b	422694 <ferror@plt+0x1e704>
  4226e8:	stp	x29, x30, [sp, #-80]!
  4226ec:	mov	x29, sp
  4226f0:	stp	x19, x20, [sp, #16]
  4226f4:	mov	x19, x0
  4226f8:	cbz	x0, 4227b0 <ferror@plt+0x1e820>
  4226fc:	stp	x21, x22, [sp, #32]
  422700:	mov	x22, x1
  422704:	mov	x21, x2
  422708:	mov	x20, x3
  42270c:	cmp	x3, #0x0
  422710:	ccmp	x2, #0x0, #0x0, ne  // ne = any
  422714:	b.eq	4227d4 <ferror@plt+0x1e844>  // b.none
  422718:	cbz	x3, 422920 <ferror@plt+0x1e990>
  42271c:	tbnz	x3, #63, 4227fc <ferror@plt+0x1e86c>
  422720:	tbnz	x22, #63, 42280c <ferror@plt+0x1e87c>
  422724:	ldr	x0, [x19, #8]
  422728:	cmp	x0, x22
  42272c:	b.cc	422818 <ferror@plt+0x1e888>  // b.lo, b.ul, b.last
  422730:	stp	x23, x24, [sp, #48]
  422734:	ldr	x0, [x19]
  422738:	cmp	x0, x21
  42273c:	b.hi	422750 <ferror@plt+0x1e7c0>  // b.pmore
  422740:	ldr	x1, [x19, #8]
  422744:	add	x1, x0, x1
  422748:	cmp	x21, x1
  42274c:	b.ls	422840 <ferror@plt+0x1e8b0>  // b.plast
  422750:	mov	x23, x20
  422754:	mov	x1, x20
  422758:	mov	x0, x19
  42275c:	bl	4223f8 <ferror@plt+0x1e468>
  422760:	ldr	x2, [x19, #8]
  422764:	mov	x24, x22
  422768:	cmp	x2, x22
  42276c:	b.hi	4228ec <ferror@plt+0x1e95c>  // b.pmore
  422770:	cmp	x20, #0x1
  422774:	b.ne	422908 <ferror@plt+0x1e978>  // b.any
  422778:	ldrb	w1, [x21]
  42277c:	ldr	x0, [x19]
  422780:	strb	w1, [x0, x24]
  422784:	ldr	x3, [x19, #8]
  422788:	add	x20, x20, x3
  42278c:	str	x20, [x19, #8]
  422790:	ldr	x0, [x19]
  422794:	strb	wzr, [x0, x20]
  422798:	ldp	x21, x22, [sp, #32]
  42279c:	ldp	x23, x24, [sp, #48]
  4227a0:	mov	x0, x19
  4227a4:	ldp	x19, x20, [sp, #16]
  4227a8:	ldp	x29, x30, [sp], #80
  4227ac:	ret
  4227b0:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4227b4:	add	x2, x2, #0x850
  4227b8:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4227bc:	add	x1, x1, #0xa30
  4227c0:	add	x1, x1, #0x58
  4227c4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4227c8:	add	x0, x0, #0xb60
  4227cc:	bl	4149c4 <ferror@plt+0x10a34>
  4227d0:	b	4227a0 <ferror@plt+0x1e810>
  4227d4:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4227d8:	add	x2, x2, #0x998
  4227dc:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4227e0:	add	x1, x1, #0xa30
  4227e4:	add	x1, x1, #0x58
  4227e8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4227ec:	add	x0, x0, #0xb60
  4227f0:	bl	4149c4 <ferror@plt+0x10a34>
  4227f4:	ldp	x21, x22, [sp, #32]
  4227f8:	b	4227a0 <ferror@plt+0x1e810>
  4227fc:	mov	x0, x2
  422800:	bl	4034d0 <strlen@plt>
  422804:	mov	x20, x0
  422808:	b	422720 <ferror@plt+0x1e790>
  42280c:	stp	x23, x24, [sp, #48]
  422810:	ldr	x22, [x19, #8]
  422814:	b	422734 <ferror@plt+0x1e7a4>
  422818:	adrp	x2, 442000 <ferror@plt+0x3e070>
  42281c:	add	x2, x2, #0x9b0
  422820:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422824:	add	x1, x1, #0xa30
  422828:	add	x1, x1, #0x58
  42282c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422830:	add	x0, x0, #0xb60
  422834:	bl	4149c4 <ferror@plt+0x10a34>
  422838:	ldp	x21, x22, [sp, #32]
  42283c:	b	4227a0 <ferror@plt+0x1e810>
  422840:	str	x25, [sp, #64]
  422844:	sub	x21, x21, x0
  422848:	mov	x24, x20
  42284c:	mov	x1, x20
  422850:	mov	x0, x19
  422854:	bl	4223f8 <ferror@plt+0x1e468>
  422858:	ldr	x0, [x19]
  42285c:	add	x25, x0, x21
  422860:	ldr	x2, [x19, #8]
  422864:	mov	x23, x22
  422868:	cmp	x2, x22
  42286c:	b.hi	42288c <ferror@plt+0x1e8fc>  // b.pmore
  422870:	mov	x22, #0x0                   	// #0
  422874:	cmp	x23, x21
  422878:	b.hi	4228a4 <ferror@plt+0x1e914>  // b.pmore
  42287c:	cmp	x24, x22
  422880:	b.hi	4228c8 <ferror@plt+0x1e938>  // b.pmore
  422884:	ldr	x25, [sp, #64]
  422888:	b	422784 <ferror@plt+0x1e7f4>
  42288c:	add	x3, x20, x22
  422890:	sub	x2, x2, x22
  422894:	add	x1, x0, x22
  422898:	add	x0, x0, x3
  42289c:	bl	403480 <memmove@plt>
  4228a0:	b	422870 <ferror@plt+0x1e8e0>
  4228a4:	sub	x21, x23, x21
  4228a8:	cmp	x21, x24
  4228ac:	csel	x22, x21, x24, ls  // ls = plast
  4228b0:	ldr	x0, [x19]
  4228b4:	mov	x2, x22
  4228b8:	mov	x1, x25
  4228bc:	add	x0, x0, x23
  4228c0:	bl	403460 <memcpy@plt>
  4228c4:	b	42287c <ferror@plt+0x1e8ec>
  4228c8:	add	x23, x23, x22
  4228cc:	ldr	x0, [x19]
  4228d0:	add	x1, x24, x22
  4228d4:	sub	x2, x24, x22
  4228d8:	add	x1, x25, x1
  4228dc:	add	x0, x0, x23
  4228e0:	bl	403460 <memcpy@plt>
  4228e4:	ldr	x25, [sp, #64]
  4228e8:	b	422784 <ferror@plt+0x1e7f4>
  4228ec:	ldr	x0, [x19]
  4228f0:	add	x3, x20, x22
  4228f4:	sub	x2, x2, x22
  4228f8:	add	x1, x0, x22
  4228fc:	add	x0, x0, x3
  422900:	bl	403480 <memmove@plt>
  422904:	b	422770 <ferror@plt+0x1e7e0>
  422908:	ldr	x0, [x19]
  42290c:	mov	x2, x23
  422910:	mov	x1, x21
  422914:	add	x0, x0, x24
  422918:	bl	403460 <memcpy@plt>
  42291c:	b	422784 <ferror@plt+0x1e7f4>
  422920:	ldp	x21, x22, [sp, #32]
  422924:	b	4227a0 <ferror@plt+0x1e810>
  422928:	stp	x29, x30, [sp, #-32]!
  42292c:	mov	x29, sp
  422930:	str	x19, [sp, #16]
  422934:	mov	x19, x0
  422938:	cbz	x0, 42295c <ferror@plt+0x1e9cc>
  42293c:	mov	x2, x1
  422940:	cbz	x1, 422984 <ferror@plt+0x1e9f4>
  422944:	mov	x3, #0xffffffffffffffff    	// #-1
  422948:	mov	x1, x3
  42294c:	bl	4226e8 <ferror@plt+0x1e758>
  422950:	ldr	x19, [sp, #16]
  422954:	ldp	x29, x30, [sp], #32
  422958:	ret
  42295c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422960:	add	x2, x2, #0x850
  422964:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422968:	add	x1, x1, #0xa30
  42296c:	add	x1, x1, #0x70
  422970:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422974:	add	x0, x0, #0xb60
  422978:	bl	4149c4 <ferror@plt+0x10a34>
  42297c:	mov	x0, x19
  422980:	b	422950 <ferror@plt+0x1e9c0>
  422984:	adrp	x2, 442000 <ferror@plt+0x3e070>
  422988:	add	x2, x2, #0x9c8
  42298c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422990:	add	x1, x1, #0xa30
  422994:	add	x1, x1, #0x70
  422998:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42299c:	add	x0, x0, #0xb60
  4229a0:	bl	4149c4 <ferror@plt+0x10a34>
  4229a4:	mov	x0, x19
  4229a8:	b	422950 <ferror@plt+0x1e9c0>
  4229ac:	stp	x29, x30, [sp, #-32]!
  4229b0:	mov	x29, sp
  4229b4:	stp	x19, x20, [sp, #16]
  4229b8:	mov	x19, x0
  4229bc:	cbz	x0, 4229fc <ferror@plt+0x1ea6c>
  4229c0:	mov	x20, x1
  4229c4:	cbz	x1, 422a20 <ferror@plt+0x1ea90>
  4229c8:	ldr	x0, [x0]
  4229cc:	cmp	x0, x1
  4229d0:	b.eq	4229ec <ferror@plt+0x1ea5c>  // b.none
  4229d4:	mov	x1, #0x0                   	// #0
  4229d8:	mov	x0, x19
  4229dc:	bl	422610 <ferror@plt+0x1e680>
  4229e0:	mov	x1, x20
  4229e4:	mov	x0, x19
  4229e8:	bl	422928 <ferror@plt+0x1e998>
  4229ec:	mov	x0, x19
  4229f0:	ldp	x19, x20, [sp, #16]
  4229f4:	ldp	x29, x30, [sp], #32
  4229f8:	ret
  4229fc:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422a00:	add	x2, x2, #0x850
  422a04:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422a08:	add	x1, x1, #0xa30
  422a0c:	add	x1, x1, #0x80
  422a10:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422a14:	add	x0, x0, #0xb60
  422a18:	bl	4149c4 <ferror@plt+0x10a34>
  422a1c:	b	4229ec <ferror@plt+0x1ea5c>
  422a20:	adrp	x2, 442000 <ferror@plt+0x3e070>
  422a24:	add	x2, x2, #0x9d8
  422a28:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422a2c:	add	x1, x1, #0xa30
  422a30:	add	x1, x1, #0x80
  422a34:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422a38:	add	x0, x0, #0xb60
  422a3c:	bl	4149c4 <ferror@plt+0x10a34>
  422a40:	b	4229ec <ferror@plt+0x1ea5c>
  422a44:	stp	x29, x30, [sp, #-32]!
  422a48:	mov	x29, sp
  422a4c:	str	x19, [sp, #16]
  422a50:	mov	x19, x0
  422a54:	cbz	x0, 422a80 <ferror@plt+0x1eaf0>
  422a58:	mov	x3, x2
  422a5c:	cmp	x2, #0x0
  422a60:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  422a64:	b.eq	422aa8 <ferror@plt+0x1eb18>  // b.none
  422a68:	mov	x2, x1
  422a6c:	mov	x1, #0xffffffffffffffff    	// #-1
  422a70:	bl	4226e8 <ferror@plt+0x1e758>
  422a74:	ldr	x19, [sp, #16]
  422a78:	ldp	x29, x30, [sp], #32
  422a7c:	ret
  422a80:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422a84:	add	x2, x2, #0x850
  422a88:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422a8c:	add	x1, x1, #0xa30
  422a90:	add	x1, x1, #0x90
  422a94:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422a98:	add	x0, x0, #0xb60
  422a9c:	bl	4149c4 <ferror@plt+0x10a34>
  422aa0:	mov	x0, x19
  422aa4:	b	422a74 <ferror@plt+0x1eae4>
  422aa8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  422aac:	add	x2, x2, #0x998
  422ab0:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422ab4:	add	x1, x1, #0xa30
  422ab8:	add	x1, x1, #0x90
  422abc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422ac0:	add	x0, x0, #0xb60
  422ac4:	bl	4149c4 <ferror@plt+0x10a34>
  422ac8:	mov	x0, x19
  422acc:	b	422a74 <ferror@plt+0x1eae4>
  422ad0:	stp	x29, x30, [sp, #-48]!
  422ad4:	mov	x29, sp
  422ad8:	stp	x19, x20, [sp, #16]
  422adc:	cbz	x0, 422aec <ferror@plt+0x1eb5c>
  422ae0:	mov	x19, x0
  422ae4:	ldrb	w0, [x0]
  422ae8:	cbnz	w0, 422b08 <ferror@plt+0x1eb78>
  422aec:	mov	x0, #0x2                   	// #2
  422af0:	bl	422464 <ferror@plt+0x1e4d4>
  422af4:	mov	x20, x0
  422af8:	mov	x0, x20
  422afc:	ldp	x19, x20, [sp, #16]
  422b00:	ldp	x29, x30, [sp], #48
  422b04:	ret
  422b08:	str	x21, [sp, #32]
  422b0c:	mov	x0, x19
  422b10:	bl	4034d0 <strlen@plt>
  422b14:	mov	x21, x0
  422b18:	add	w0, w0, #0x2
  422b1c:	sxtw	x0, w0
  422b20:	bl	422464 <ferror@plt+0x1e4d4>
  422b24:	mov	x20, x0
  422b28:	sxtw	x2, w21
  422b2c:	mov	x1, x19
  422b30:	bl	422a44 <ferror@plt+0x1eab4>
  422b34:	ldr	x21, [sp, #32]
  422b38:	b	422af8 <ferror@plt+0x1eb68>
  422b3c:	stp	x29, x30, [sp, #-48]!
  422b40:	mov	x29, sp
  422b44:	stp	x19, x20, [sp, #16]
  422b48:	str	x21, [sp, #32]
  422b4c:	mov	x21, x0
  422b50:	tbnz	x1, #63, 422b78 <ferror@plt+0x1ebe8>
  422b54:	mov	x19, x1
  422b58:	mov	x0, x1
  422b5c:	bl	422464 <ferror@plt+0x1e4d4>
  422b60:	mov	x20, x0
  422b64:	cbz	x21, 422b80 <ferror@plt+0x1ebf0>
  422b68:	mov	x2, x19
  422b6c:	mov	x1, x21
  422b70:	bl	422a44 <ferror@plt+0x1eab4>
  422b74:	b	422b80 <ferror@plt+0x1ebf0>
  422b78:	bl	422ad0 <ferror@plt+0x1eb40>
  422b7c:	mov	x20, x0
  422b80:	mov	x0, x20
  422b84:	ldp	x19, x20, [sp, #16]
  422b88:	ldr	x21, [sp, #32]
  422b8c:	ldp	x29, x30, [sp], #48
  422b90:	ret
  422b94:	stp	x29, x30, [sp, #-32]!
  422b98:	mov	x29, sp
  422b9c:	str	x19, [sp, #16]
  422ba0:	mov	x19, x0
  422ba4:	cbz	x0, 422bc8 <ferror@plt+0x1ec38>
  422ba8:	mov	x2, x1
  422bac:	cbz	x1, 422bf0 <ferror@plt+0x1ec60>
  422bb0:	mov	x3, #0xffffffffffffffff    	// #-1
  422bb4:	mov	x1, #0x0                   	// #0
  422bb8:	bl	4226e8 <ferror@plt+0x1e758>
  422bbc:	ldr	x19, [sp, #16]
  422bc0:	ldp	x29, x30, [sp], #32
  422bc4:	ret
  422bc8:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422bcc:	add	x2, x2, #0x850
  422bd0:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422bd4:	add	x1, x1, #0xa30
  422bd8:	add	x1, x1, #0xa8
  422bdc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422be0:	add	x0, x0, #0xb60
  422be4:	bl	4149c4 <ferror@plt+0x10a34>
  422be8:	mov	x0, x19
  422bec:	b	422bbc <ferror@plt+0x1ec2c>
  422bf0:	adrp	x2, 442000 <ferror@plt+0x3e070>
  422bf4:	add	x2, x2, #0x9c8
  422bf8:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422bfc:	add	x1, x1, #0xa30
  422c00:	add	x1, x1, #0xa8
  422c04:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422c08:	add	x0, x0, #0xb60
  422c0c:	bl	4149c4 <ferror@plt+0x10a34>
  422c10:	mov	x0, x19
  422c14:	b	422bbc <ferror@plt+0x1ec2c>
  422c18:	stp	x29, x30, [sp, #-32]!
  422c1c:	mov	x29, sp
  422c20:	str	x19, [sp, #16]
  422c24:	mov	x19, x0
  422c28:	cbz	x0, 422c4c <ferror@plt+0x1ecbc>
  422c2c:	mov	x3, x2
  422c30:	cbz	x1, 422c74 <ferror@plt+0x1ece4>
  422c34:	mov	x2, x1
  422c38:	mov	x1, #0x0                   	// #0
  422c3c:	bl	4226e8 <ferror@plt+0x1e758>
  422c40:	ldr	x19, [sp, #16]
  422c44:	ldp	x29, x30, [sp], #32
  422c48:	ret
  422c4c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422c50:	add	x2, x2, #0x850
  422c54:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422c58:	add	x1, x1, #0xa30
  422c5c:	add	x1, x1, #0xc0
  422c60:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422c64:	add	x0, x0, #0xb60
  422c68:	bl	4149c4 <ferror@plt+0x10a34>
  422c6c:	mov	x0, x19
  422c70:	b	422c40 <ferror@plt+0x1ecb0>
  422c74:	adrp	x2, 442000 <ferror@plt+0x3e070>
  422c78:	add	x2, x2, #0x9c8
  422c7c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422c80:	add	x1, x1, #0xa30
  422c84:	add	x1, x1, #0xc0
  422c88:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422c8c:	add	x0, x0, #0xb60
  422c90:	bl	4149c4 <ferror@plt+0x10a34>
  422c94:	mov	x0, x19
  422c98:	b	422c40 <ferror@plt+0x1ecb0>
  422c9c:	stp	x29, x30, [sp, #-32]!
  422ca0:	mov	x29, sp
  422ca4:	str	x19, [sp, #16]
  422ca8:	mov	x19, x0
  422cac:	cbz	x0, 422cdc <ferror@plt+0x1ed4c>
  422cb0:	cbz	x2, 422d04 <ferror@plt+0x1ed74>
  422cb4:	tbnz	x1, #63, 422cc4 <ferror@plt+0x1ed34>
  422cb8:	ldr	x0, [x0, #8]
  422cbc:	cmp	x0, x1
  422cc0:	b.cc	422d2c <ferror@plt+0x1ed9c>  // b.lo, b.ul, b.last
  422cc4:	mov	x3, #0xffffffffffffffff    	// #-1
  422cc8:	mov	x0, x19
  422ccc:	bl	4226e8 <ferror@plt+0x1e758>
  422cd0:	ldr	x19, [sp, #16]
  422cd4:	ldp	x29, x30, [sp], #32
  422cd8:	ret
  422cdc:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422ce0:	add	x2, x2, #0x850
  422ce4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422ce8:	add	x1, x1, #0xa30
  422cec:	add	x1, x1, #0xd8
  422cf0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422cf4:	add	x0, x0, #0xb60
  422cf8:	bl	4149c4 <ferror@plt+0x10a34>
  422cfc:	mov	x0, x19
  422d00:	b	422cd0 <ferror@plt+0x1ed40>
  422d04:	adrp	x2, 442000 <ferror@plt+0x3e070>
  422d08:	add	x2, x2, #0x9c8
  422d0c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422d10:	add	x1, x1, #0xa30
  422d14:	add	x1, x1, #0xd8
  422d18:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422d1c:	add	x0, x0, #0xb60
  422d20:	bl	4149c4 <ferror@plt+0x10a34>
  422d24:	mov	x0, x19
  422d28:	b	422cd0 <ferror@plt+0x1ed40>
  422d2c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  422d30:	add	x2, x2, #0x9b0
  422d34:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422d38:	add	x1, x1, #0xa30
  422d3c:	add	x1, x1, #0xd8
  422d40:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422d44:	add	x0, x0, #0xb60
  422d48:	bl	4149c4 <ferror@plt+0x10a34>
  422d4c:	mov	x0, x19
  422d50:	b	422cd0 <ferror@plt+0x1ed40>
  422d54:	stp	x29, x30, [sp, #-48]!
  422d58:	mov	x29, sp
  422d5c:	stp	x19, x20, [sp, #16]
  422d60:	mov	x19, x0
  422d64:	cbz	x0, 422dcc <ferror@plt+0x1ee3c>
  422d68:	stp	x21, x22, [sp, #32]
  422d6c:	mov	x20, x1
  422d70:	and	w21, w2, #0xff
  422d74:	mov	x1, #0x1                   	// #1
  422d78:	bl	4223f8 <ferror@plt+0x1e468>
  422d7c:	tbnz	x20, #63, 422df0 <ferror@plt+0x1ee60>
  422d80:	ldr	x0, [x19, #8]
  422d84:	cmp	x0, x20
  422d88:	b.cc	422df8 <ferror@plt+0x1ee68>  // b.lo, b.ul, b.last
  422d8c:	ldr	x2, [x19, #8]
  422d90:	mov	x22, x20
  422d94:	cmp	x2, x20
  422d98:	b.hi	422e20 <ferror@plt+0x1ee90>  // b.pmore
  422d9c:	ldr	x0, [x19]
  422da0:	strb	w21, [x0, x22]
  422da4:	ldr	x0, [x19, #8]
  422da8:	add	x0, x0, #0x1
  422dac:	str	x0, [x19, #8]
  422db0:	ldr	x1, [x19]
  422db4:	strb	wzr, [x1, x0]
  422db8:	ldp	x21, x22, [sp, #32]
  422dbc:	mov	x0, x19
  422dc0:	ldp	x19, x20, [sp, #16]
  422dc4:	ldp	x29, x30, [sp], #48
  422dc8:	ret
  422dcc:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422dd0:	add	x2, x2, #0x850
  422dd4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422dd8:	add	x1, x1, #0xa30
  422ddc:	add	x1, x1, #0xe8
  422de0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422de4:	add	x0, x0, #0xb60
  422de8:	bl	4149c4 <ferror@plt+0x10a34>
  422dec:	b	422dbc <ferror@plt+0x1ee2c>
  422df0:	ldr	x20, [x19, #8]
  422df4:	b	422d8c <ferror@plt+0x1edfc>
  422df8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  422dfc:	add	x2, x2, #0x9b0
  422e00:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422e04:	add	x1, x1, #0xa30
  422e08:	add	x1, x1, #0xe8
  422e0c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422e10:	add	x0, x0, #0xb60
  422e14:	bl	4149c4 <ferror@plt+0x10a34>
  422e18:	ldp	x21, x22, [sp, #32]
  422e1c:	b	422dbc <ferror@plt+0x1ee2c>
  422e20:	ldr	x0, [x19]
  422e24:	add	x3, x20, #0x1
  422e28:	sub	x2, x2, x20
  422e2c:	add	x1, x0, x20
  422e30:	add	x0, x0, x3
  422e34:	bl	403480 <memmove@plt>
  422e38:	b	422d9c <ferror@plt+0x1ee0c>
  422e3c:	stp	x29, x30, [sp, #-32]!
  422e40:	mov	x29, sp
  422e44:	str	x19, [sp, #16]
  422e48:	mov	x19, x0
  422e4c:	cbz	x0, 422e68 <ferror@plt+0x1eed8>
  422e50:	and	w2, w1, #0xff
  422e54:	mov	x1, #0xffffffffffffffff    	// #-1
  422e58:	bl	422d54 <ferror@plt+0x1edc4>
  422e5c:	ldr	x19, [sp, #16]
  422e60:	ldp	x29, x30, [sp], #32
  422e64:	ret
  422e68:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422e6c:	add	x2, x2, #0x850
  422e70:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422e74:	add	x1, x1, #0xa30
  422e78:	add	x1, x1, #0x100
  422e7c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422e80:	add	x0, x0, #0xb60
  422e84:	bl	4149c4 <ferror@plt+0x10a34>
  422e88:	mov	x0, x19
  422e8c:	b	422e5c <ferror@plt+0x1eecc>
  422e90:	stp	x29, x30, [sp, #-32]!
  422e94:	mov	x29, sp
  422e98:	str	x19, [sp, #16]
  422e9c:	mov	x19, x0
  422ea0:	cbz	x0, 422ebc <ferror@plt+0x1ef2c>
  422ea4:	and	w2, w1, #0xff
  422ea8:	mov	x1, #0x0                   	// #0
  422eac:	bl	422d54 <ferror@plt+0x1edc4>
  422eb0:	ldr	x19, [sp, #16]
  422eb4:	ldp	x29, x30, [sp], #32
  422eb8:	ret
  422ebc:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422ec0:	add	x2, x2, #0x850
  422ec4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422ec8:	add	x1, x1, #0xa30
  422ecc:	add	x1, x1, #0x118
  422ed0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422ed4:	add	x0, x0, #0xb60
  422ed8:	bl	4149c4 <ferror@plt+0x10a34>
  422edc:	mov	x0, x19
  422ee0:	b	422eb0 <ferror@plt+0x1ef20>
  422ee4:	stp	x29, x30, [sp, #-96]!
  422ee8:	mov	x29, sp
  422eec:	stp	x19, x20, [sp, #16]
  422ef0:	mov	x19, x0
  422ef4:	cbz	x0, 422f44 <ferror@plt+0x1efb4>
  422ef8:	stp	x21, x22, [sp, #32]
  422efc:	stp	x23, x24, [sp, #48]
  422f00:	mov	x21, x1
  422f04:	mov	x24, x2
  422f08:	mov	w22, w3
  422f0c:	cbz	x1, 422f68 <ferror@plt+0x1efd8>
  422f10:	stp	x25, x26, [sp, #64]
  422f14:	mov	x0, x1
  422f18:	bl	4034d0 <strlen@plt>
  422f1c:	add	x25, x21, x0
  422f20:	ldrb	w20, [x21]
  422f24:	cbz	w20, 42317c <ferror@plt+0x1f1ec>
  422f28:	stp	x27, x28, [sp, #80]
  422f2c:	mov	x26, #0xffffffffffffffff    	// #-1
  422f30:	mov	w28, #0x7e                  	// #126
  422f34:	adrp	x23, 442000 <ferror@plt+0x3e070>
  422f38:	add	x23, x23, #0xa30
  422f3c:	mov	w27, #0x25                  	// #37
  422f40:	b	42301c <ferror@plt+0x1f08c>
  422f44:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422f48:	add	x2, x2, #0x850
  422f4c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422f50:	add	x1, x1, #0xa30
  422f54:	add	x1, x1, #0x130
  422f58:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422f5c:	add	x0, x0, #0xb60
  422f60:	bl	4149c4 <ferror@plt+0x10a34>
  422f64:	b	42316c <ferror@plt+0x1f1dc>
  422f68:	adrp	x2, 442000 <ferror@plt+0x3e070>
  422f6c:	add	x2, x2, #0x9e8
  422f70:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422f74:	add	x1, x1, #0xa30
  422f78:	add	x1, x1, #0x130
  422f7c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422f80:	add	x0, x0, #0xb60
  422f84:	bl	4149c4 <ferror@plt+0x10a34>
  422f88:	mov	x19, x21
  422f8c:	ldp	x21, x22, [sp, #32]
  422f90:	ldp	x23, x24, [sp, #48]
  422f94:	b	42316c <ferror@plt+0x1f1dc>
  422f98:	and	x20, x20, #0xff
  422f9c:	adrp	x0, 45a000 <ferror@plt+0x56070>
  422fa0:	ldr	x0, [x0, #3824]
  422fa4:	ldrb	w20, [x0, x20]
  422fa8:	mov	x2, x20
  422fac:	mov	x1, x21
  422fb0:	mov	x0, x19
  422fb4:	bl	422a44 <ferror@plt+0x1eab4>
  422fb8:	add	x21, x21, x20
  422fbc:	b	423014 <ferror@plt+0x1f084>
  422fc0:	and	x0, x20, #0xff
  422fc4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  422fc8:	ldr	x1, [x1, #2448]
  422fcc:	ldrh	w0, [x1, x0, lsl #1]
  422fd0:	tbnz	w0, #0, 422fe4 <ferror@plt+0x1f054>
  422fd4:	sub	w0, w20, #0x2d
  422fd8:	and	w0, w0, #0xff
  422fdc:	cmp	w0, #0x1
  422fe0:	b.hi	423050 <ferror@plt+0x1f0c0>  // b.pmore
  422fe4:	ldr	x0, [x19, #8]
  422fe8:	add	x1, x0, #0x1
  422fec:	ldr	x2, [x19, #16]
  422ff0:	cmp	x1, x2
  422ff4:	b.cs	423114 <ferror@plt+0x1f184>  // b.hs, b.nlast
  422ff8:	ldr	x2, [x19]
  422ffc:	str	x1, [x19, #8]
  423000:	strb	w20, [x2, x0]
  423004:	ldr	x1, [x19]
  423008:	ldr	x0, [x19, #8]
  42300c:	strb	wzr, [x1, x0]
  423010:	add	x21, x21, #0x1
  423014:	ldrb	w20, [x21]
  423018:	cbz	w20, 42315c <ferror@plt+0x1f1cc>
  42301c:	tst	x20, #0x80
  423020:	ccmp	w22, #0x0, #0x4, ne  // ne = any
  423024:	b.eq	422fc0 <ferror@plt+0x1f030>  // b.none
  423028:	sub	x1, x25, x21
  42302c:	mov	x0, x21
  423030:	bl	42bbec <ferror@plt+0x27c5c>
  423034:	cmn	w0, #0x3
  423038:	b.ls	422f98 <ferror@plt+0x1f008>  // b.plast
  42303c:	and	x0, x20, #0xff
  423040:	adrp	x1, 442000 <ferror@plt+0x3e070>
  423044:	ldr	x1, [x1, #2448]
  423048:	ldrh	w0, [x1, x0, lsl #1]
  42304c:	tbnz	w0, #0, 422fe4 <ferror@plt+0x1f054>
  423050:	cmp	w20, #0x5f
  423054:	ccmp	w20, w28, #0x4, ne  // ne = any
  423058:	b.eq	422fe4 <ferror@plt+0x1f054>  // b.none
  42305c:	cbz	x24, 423070 <ferror@plt+0x1f0e0>
  423060:	mov	w1, w20
  423064:	mov	x0, x24
  423068:	bl	403c40 <strchr@plt>
  42306c:	cbnz	x0, 422fe4 <ferror@plt+0x1f054>
  423070:	ldr	x0, [x19, #8]
  423074:	add	x1, x0, #0x1
  423078:	ldr	x2, [x19, #16]
  42307c:	cmp	x1, x2
  423080:	b.cs	423128 <ferror@plt+0x1f198>  // b.hs, b.nlast
  423084:	ldr	x2, [x19]
  423088:	str	x1, [x19, #8]
  42308c:	strb	w27, [x2, x0]
  423090:	ldr	x1, [x19]
  423094:	ldr	x0, [x19, #8]
  423098:	strb	wzr, [x1, x0]
  42309c:	ubfx	x0, x20, #4, #4
  4230a0:	add	x0, x23, x0
  4230a4:	ldrb	w2, [x0, #336]
  4230a8:	ldr	x0, [x19, #8]
  4230ac:	add	x1, x0, #0x1
  4230b0:	ldr	x3, [x19, #16]
  4230b4:	cmp	x1, x3
  4230b8:	b.cs	42313c <ferror@plt+0x1f1ac>  // b.hs, b.nlast
  4230bc:	ldr	x3, [x19]
  4230c0:	str	x1, [x19, #8]
  4230c4:	strb	w2, [x3, x0]
  4230c8:	ldr	x1, [x19]
  4230cc:	ldr	x0, [x19, #8]
  4230d0:	strb	wzr, [x1, x0]
  4230d4:	and	x20, x20, #0xf
  4230d8:	add	x20, x23, x20
  4230dc:	ldrb	w2, [x20, #336]
  4230e0:	ldr	x0, [x19, #8]
  4230e4:	add	x1, x0, #0x1
  4230e8:	ldr	x3, [x19, #16]
  4230ec:	cmp	x1, x3
  4230f0:	b.cs	42314c <ferror@plt+0x1f1bc>  // b.hs, b.nlast
  4230f4:	ldr	x3, [x19]
  4230f8:	str	x1, [x19, #8]
  4230fc:	strb	w2, [x3, x0]
  423100:	ldr	x1, [x19]
  423104:	ldr	x0, [x19, #8]
  423108:	strb	wzr, [x1, x0]
  42310c:	add	x21, x21, #0x1
  423110:	b	423014 <ferror@plt+0x1f084>
  423114:	mov	w2, w20
  423118:	mov	x1, x26
  42311c:	mov	x0, x19
  423120:	bl	422d54 <ferror@plt+0x1edc4>
  423124:	b	423010 <ferror@plt+0x1f080>
  423128:	mov	w2, w27
  42312c:	mov	x1, x26
  423130:	mov	x0, x19
  423134:	bl	422d54 <ferror@plt+0x1edc4>
  423138:	b	42309c <ferror@plt+0x1f10c>
  42313c:	mov	x1, x26
  423140:	mov	x0, x19
  423144:	bl	422d54 <ferror@plt+0x1edc4>
  423148:	b	4230d4 <ferror@plt+0x1f144>
  42314c:	mov	x1, x26
  423150:	mov	x0, x19
  423154:	bl	422d54 <ferror@plt+0x1edc4>
  423158:	b	42310c <ferror@plt+0x1f17c>
  42315c:	ldp	x21, x22, [sp, #32]
  423160:	ldp	x23, x24, [sp, #48]
  423164:	ldp	x25, x26, [sp, #64]
  423168:	ldp	x27, x28, [sp, #80]
  42316c:	mov	x0, x19
  423170:	ldp	x19, x20, [sp, #16]
  423174:	ldp	x29, x30, [sp], #96
  423178:	ret
  42317c:	ldp	x21, x22, [sp, #32]
  423180:	ldp	x23, x24, [sp, #48]
  423184:	ldp	x25, x26, [sp, #64]
  423188:	b	42316c <ferror@plt+0x1f1dc>
  42318c:	stp	x29, x30, [sp, #-80]!
  423190:	mov	x29, sp
  423194:	stp	x21, x22, [sp, #32]
  423198:	mov	x21, x0
  42319c:	cbz	x0, 423200 <ferror@plt+0x1f270>
  4231a0:	stp	x19, x20, [sp, #16]
  4231a4:	stp	x23, x24, [sp, #48]
  4231a8:	str	x25, [sp, #64]
  4231ac:	mov	x25, x1
  4231b0:	mov	w20, w2
  4231b4:	cmp	w2, #0x7f
  4231b8:	b.ls	423224 <ferror@plt+0x1f294>  // b.plast
  4231bc:	cmp	w2, #0x7ff
  4231c0:	b.ls	4232c8 <ferror@plt+0x1f338>  // b.plast
  4231c4:	mov	w0, #0xffff                	// #65535
  4231c8:	cmp	w2, w0
  4231cc:	b.ls	4232d4 <ferror@plt+0x1f344>  // b.plast
  4231d0:	mov	w0, #0x1fffff              	// #2097151
  4231d4:	cmp	w2, w0
  4231d8:	b.ls	4232e0 <ferror@plt+0x1f350>  // b.plast
  4231dc:	mov	w0, #0x3ffffff             	// #67108863
  4231e0:	cmp	w2, w0
  4231e4:	mov	w24, #0xf8                  	// #248
  4231e8:	mov	w1, #0xfc                  	// #252
  4231ec:	csel	w24, w24, w1, ls  // ls = plast
  4231f0:	mov	w19, #0x5                   	// #5
  4231f4:	mov	w0, #0x6                   	// #6
  4231f8:	csel	w19, w19, w0, ls  // ls = plast
  4231fc:	b	42322c <ferror@plt+0x1f29c>
  423200:	adrp	x2, 441000 <ferror@plt+0x3d070>
  423204:	add	x2, x2, #0x850
  423208:	adrp	x1, 442000 <ferror@plt+0x3e070>
  42320c:	add	x1, x1, #0xa30
  423210:	add	x1, x1, #0x160
  423214:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423218:	add	x0, x0, #0xb60
  42321c:	bl	4149c4 <ferror@plt+0x10a34>
  423220:	b	4232b8 <ferror@plt+0x1f328>
  423224:	mov	w24, #0x0                   	// #0
  423228:	mov	w19, #0x1                   	// #1
  42322c:	sxtw	x22, w19
  423230:	mov	x1, x22
  423234:	mov	x0, x21
  423238:	bl	4223f8 <ferror@plt+0x1e468>
  42323c:	tbnz	x25, #63, 4232ec <ferror@plt+0x1f35c>
  423240:	ldr	x0, [x21, #8]
  423244:	cmp	x0, x25
  423248:	b.cc	4232f4 <ferror@plt+0x1f364>  // b.lo, b.ul, b.last
  42324c:	ldr	x2, [x21, #8]
  423250:	mov	x23, x25
  423254:	cmp	x2, x25
  423258:	b.hi	423324 <ferror@plt+0x1f394>  // b.pmore
  42325c:	ldr	x3, [x21]
  423260:	add	x0, x3, x23
  423264:	sub	w1, w19, #0x1
  423268:	cmp	w1, #0x0
  42326c:	b.le	423290 <ferror@plt+0x1f300>
  423270:	sxtw	x1, w1
  423274:	and	w2, w20, #0x3f
  423278:	orr	w2, w2, #0xffffff80
  42327c:	strb	w2, [x0, x1]
  423280:	lsr	w20, w20, #6
  423284:	sub	x1, x1, #0x1
  423288:	cmp	w1, #0x0
  42328c:	b.gt	423274 <ferror@plt+0x1f2e4>
  423290:	orr	w20, w20, w24
  423294:	strb	w20, [x3, x23]
  423298:	ldr	x0, [x21, #8]
  42329c:	add	x22, x22, x0
  4232a0:	str	x22, [x21, #8]
  4232a4:	ldr	x0, [x21]
  4232a8:	strb	wzr, [x0, x22]
  4232ac:	ldp	x19, x20, [sp, #16]
  4232b0:	ldp	x23, x24, [sp, #48]
  4232b4:	ldr	x25, [sp, #64]
  4232b8:	mov	x0, x21
  4232bc:	ldp	x21, x22, [sp, #32]
  4232c0:	ldp	x29, x30, [sp], #80
  4232c4:	ret
  4232c8:	mov	w24, #0xc0                  	// #192
  4232cc:	mov	w19, #0x2                   	// #2
  4232d0:	b	42322c <ferror@plt+0x1f29c>
  4232d4:	mov	w24, #0xe0                  	// #224
  4232d8:	mov	w19, #0x3                   	// #3
  4232dc:	b	42322c <ferror@plt+0x1f29c>
  4232e0:	mov	w24, #0xf0                  	// #240
  4232e4:	mov	w19, #0x4                   	// #4
  4232e8:	b	42322c <ferror@plt+0x1f29c>
  4232ec:	ldr	x25, [x21, #8]
  4232f0:	b	42324c <ferror@plt+0x1f2bc>
  4232f4:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4232f8:	add	x2, x2, #0x9b0
  4232fc:	adrp	x1, 442000 <ferror@plt+0x3e070>
  423300:	add	x1, x1, #0xa30
  423304:	add	x1, x1, #0x160
  423308:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42330c:	add	x0, x0, #0xb60
  423310:	bl	4149c4 <ferror@plt+0x10a34>
  423314:	ldp	x19, x20, [sp, #16]
  423318:	ldp	x23, x24, [sp, #48]
  42331c:	ldr	x25, [sp, #64]
  423320:	b	4232b8 <ferror@plt+0x1f328>
  423324:	ldr	x0, [x21]
  423328:	add	x3, x22, x25
  42332c:	sub	x2, x2, x25
  423330:	add	x1, x0, x25
  423334:	add	x0, x0, x3
  423338:	bl	403480 <memmove@plt>
  42333c:	b	42325c <ferror@plt+0x1f2cc>
  423340:	stp	x29, x30, [sp, #-32]!
  423344:	mov	x29, sp
  423348:	str	x19, [sp, #16]
  42334c:	mov	x19, x0
  423350:	cbz	x0, 42336c <ferror@plt+0x1f3dc>
  423354:	mov	w2, w1
  423358:	mov	x1, #0xffffffffffffffff    	// #-1
  42335c:	bl	42318c <ferror@plt+0x1f1fc>
  423360:	ldr	x19, [sp, #16]
  423364:	ldp	x29, x30, [sp], #32
  423368:	ret
  42336c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  423370:	add	x2, x2, #0x850
  423374:	adrp	x1, 442000 <ferror@plt+0x3e070>
  423378:	add	x1, x1, #0xa30
  42337c:	add	x1, x1, #0x178
  423380:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423384:	add	x0, x0, #0xb60
  423388:	bl	4149c4 <ferror@plt+0x10a34>
  42338c:	mov	x0, x19
  423390:	b	423360 <ferror@plt+0x1f3d0>
  423394:	stp	x29, x30, [sp, #-32]!
  423398:	mov	x29, sp
  42339c:	str	x19, [sp, #16]
  4233a0:	mov	x19, x0
  4233a4:	cbz	x0, 4233c0 <ferror@plt+0x1f430>
  4233a8:	mov	w2, w1
  4233ac:	mov	x1, #0x0                   	// #0
  4233b0:	bl	42318c <ferror@plt+0x1f1fc>
  4233b4:	ldr	x19, [sp, #16]
  4233b8:	ldp	x29, x30, [sp], #32
  4233bc:	ret
  4233c0:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4233c4:	add	x2, x2, #0x850
  4233c8:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4233cc:	add	x1, x1, #0xa30
  4233d0:	add	x1, x1, #0x190
  4233d4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4233d8:	add	x0, x0, #0xb60
  4233dc:	bl	4149c4 <ferror@plt+0x10a34>
  4233e0:	mov	x0, x19
  4233e4:	b	4233b4 <ferror@plt+0x1f424>
  4233e8:	stp	x29, x30, [sp, #-64]!
  4233ec:	mov	x29, sp
  4233f0:	stp	x19, x20, [sp, #16]
  4233f4:	mov	x20, x0
  4233f8:	cbz	x0, 42346c <ferror@plt+0x1f4dc>
  4233fc:	stp	x21, x22, [sp, #32]
  423400:	mov	x21, x1
  423404:	mov	x22, x2
  423408:	cbz	x3, 423504 <ferror@plt+0x1f574>
  42340c:	cbz	x2, 423490 <ferror@plt+0x1f500>
  423410:	stp	x23, x24, [sp, #48]
  423414:	ldr	x23, [x0, #8]
  423418:	cmp	x23, x1
  42341c:	b.cc	4234b8 <ferror@plt+0x1f528>  // b.lo, b.ul, b.last
  423420:	tbnz	x3, #63, 4234e4 <ferror@plt+0x1f554>
  423424:	mov	x24, x3
  423428:	add	x19, x3, x21
  42342c:	cmp	x23, x19
  423430:	b.cc	4234f4 <ferror@plt+0x1f564>  // b.lo, b.ul, b.last
  423434:	ldr	x0, [x20]
  423438:	mov	x2, x24
  42343c:	mov	x1, x22
  423440:	add	x0, x0, x21
  423444:	bl	403460 <memcpy@plt>
  423448:	ldr	x0, [x20, #8]
  42344c:	cmp	x0, x19
  423450:	b.cs	423518 <ferror@plt+0x1f588>  // b.hs, b.nlast
  423454:	ldr	x0, [x20]
  423458:	strb	wzr, [x0, x19]
  42345c:	str	x19, [x20, #8]
  423460:	ldp	x21, x22, [sp, #32]
  423464:	ldp	x23, x24, [sp, #48]
  423468:	b	423508 <ferror@plt+0x1f578>
  42346c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  423470:	add	x2, x2, #0x850
  423474:	adrp	x1, 442000 <ferror@plt+0x3e070>
  423478:	add	x1, x1, #0xa30
  42347c:	add	x1, x1, #0x1b0
  423480:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423484:	add	x0, x0, #0xb60
  423488:	bl	4149c4 <ferror@plt+0x10a34>
  42348c:	b	423508 <ferror@plt+0x1f578>
  423490:	adrp	x2, 442000 <ferror@plt+0x3e070>
  423494:	add	x2, x2, #0x9c8
  423498:	adrp	x1, 442000 <ferror@plt+0x3e070>
  42349c:	add	x1, x1, #0xa30
  4234a0:	add	x1, x1, #0x1b0
  4234a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4234a8:	add	x0, x0, #0xb60
  4234ac:	bl	4149c4 <ferror@plt+0x10a34>
  4234b0:	ldp	x21, x22, [sp, #32]
  4234b4:	b	423508 <ferror@plt+0x1f578>
  4234b8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4234bc:	add	x2, x2, #0x9b0
  4234c0:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4234c4:	add	x1, x1, #0xa30
  4234c8:	add	x1, x1, #0x1b0
  4234cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4234d0:	add	x0, x0, #0xb60
  4234d4:	bl	4149c4 <ferror@plt+0x10a34>
  4234d8:	ldp	x21, x22, [sp, #32]
  4234dc:	ldp	x23, x24, [sp, #48]
  4234e0:	b	423508 <ferror@plt+0x1f578>
  4234e4:	mov	x0, x2
  4234e8:	bl	4034d0 <strlen@plt>
  4234ec:	mov	x3, x0
  4234f0:	b	423424 <ferror@plt+0x1f494>
  4234f4:	sub	x1, x19, x23
  4234f8:	mov	x0, x20
  4234fc:	bl	4223f8 <ferror@plt+0x1e468>
  423500:	b	423434 <ferror@plt+0x1f4a4>
  423504:	ldp	x21, x22, [sp, #32]
  423508:	mov	x0, x20
  42350c:	ldp	x19, x20, [sp, #16]
  423510:	ldp	x29, x30, [sp], #64
  423514:	ret
  423518:	ldp	x21, x22, [sp, #32]
  42351c:	ldp	x23, x24, [sp, #48]
  423520:	b	423508 <ferror@plt+0x1f578>
  423524:	stp	x29, x30, [sp, #-48]!
  423528:	mov	x29, sp
  42352c:	stp	x19, x20, [sp, #16]
  423530:	mov	x19, x0
  423534:	cbz	x2, 423570 <ferror@plt+0x1f5e0>
  423538:	str	x21, [sp, #32]
  42353c:	mov	x21, x1
  423540:	mov	x20, x2
  423544:	mov	x0, x2
  423548:	bl	4034d0 <strlen@plt>
  42354c:	mov	x3, x0
  423550:	mov	x2, x20
  423554:	mov	x1, x21
  423558:	mov	x0, x19
  42355c:	bl	4233e8 <ferror@plt+0x1f458>
  423560:	ldr	x21, [sp, #32]
  423564:	ldp	x19, x20, [sp, #16]
  423568:	ldp	x29, x30, [sp], #48
  42356c:	ret
  423570:	adrp	x2, 442000 <ferror@plt+0x3e070>
  423574:	add	x2, x2, #0x9c8
  423578:	adrp	x1, 442000 <ferror@plt+0x3e070>
  42357c:	add	x1, x1, #0xa30
  423580:	add	x1, x1, #0x1c8
  423584:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423588:	add	x0, x0, #0xb60
  42358c:	bl	4149c4 <ferror@plt+0x10a34>
  423590:	mov	x0, x19
  423594:	b	423564 <ferror@plt+0x1f5d4>
  423598:	stp	x29, x30, [sp, #-32]!
  42359c:	mov	x29, sp
  4235a0:	stp	x19, x20, [sp, #16]
  4235a4:	mov	x19, x0
  4235a8:	cbz	x0, 4235f4 <ferror@plt+0x1f664>
  4235ac:	mov	x0, x1
  4235b0:	mov	x20, x2
  4235b4:	tbnz	x1, #63, 423618 <ferror@plt+0x1f688>
  4235b8:	ldr	x2, [x19, #8]
  4235bc:	cmp	x2, x1
  4235c0:	b.cc	42363c <ferror@plt+0x1f6ac>  // b.lo, b.ul, b.last
  4235c4:	tbnz	x20, #63, 423660 <ferror@plt+0x1f6d0>
  4235c8:	add	x3, x1, x20
  4235cc:	cmp	x2, x3
  4235d0:	b.cc	423688 <ferror@plt+0x1f6f8>  // b.lo, b.ul, b.last
  4235d4:	b.ls	423664 <ferror@plt+0x1f6d4>  // b.plast
  4235d8:	ldr	x4, [x19]
  4235dc:	add	x1, x20, x1
  4235e0:	sub	x2, x2, x3
  4235e4:	add	x1, x4, x1
  4235e8:	add	x0, x4, x0
  4235ec:	bl	403480 <memmove@plt>
  4235f0:	b	423664 <ferror@plt+0x1f6d4>
  4235f4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4235f8:	add	x2, x2, #0x850
  4235fc:	adrp	x1, 442000 <ferror@plt+0x3e070>
  423600:	add	x1, x1, #0xa30
  423604:	add	x1, x1, #0x1e0
  423608:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42360c:	add	x0, x0, #0xb60
  423610:	bl	4149c4 <ferror@plt+0x10a34>
  423614:	b	423678 <ferror@plt+0x1f6e8>
  423618:	adrp	x2, 442000 <ferror@plt+0x3e070>
  42361c:	add	x2, x2, #0xa00
  423620:	adrp	x1, 442000 <ferror@plt+0x3e070>
  423624:	add	x1, x1, #0xa30
  423628:	add	x1, x1, #0x1e0
  42362c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423630:	add	x0, x0, #0xb60
  423634:	bl	4149c4 <ferror@plt+0x10a34>
  423638:	b	423678 <ferror@plt+0x1f6e8>
  42363c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  423640:	add	x2, x2, #0x9b0
  423644:	adrp	x1, 442000 <ferror@plt+0x3e070>
  423648:	add	x1, x1, #0xa30
  42364c:	add	x1, x1, #0x1e0
  423650:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423654:	add	x0, x0, #0xb60
  423658:	bl	4149c4 <ferror@plt+0x10a34>
  42365c:	b	423678 <ferror@plt+0x1f6e8>
  423660:	sub	x20, x2, x1
  423664:	ldr	x2, [x19, #8]
  423668:	sub	x20, x2, x20
  42366c:	str	x20, [x19, #8]
  423670:	ldr	x0, [x19]
  423674:	strb	wzr, [x0, x20]
  423678:	mov	x0, x19
  42367c:	ldp	x19, x20, [sp, #16]
  423680:	ldp	x29, x30, [sp], #32
  423684:	ret
  423688:	adrp	x2, 442000 <ferror@plt+0x3e070>
  42368c:	add	x2, x2, #0xa10
  423690:	adrp	x1, 442000 <ferror@plt+0x3e070>
  423694:	add	x1, x1, #0xa30
  423698:	add	x1, x1, #0x1e0
  42369c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4236a0:	add	x0, x0, #0xb60
  4236a4:	bl	4149c4 <ferror@plt+0x10a34>
  4236a8:	b	423678 <ferror@plt+0x1f6e8>
  4236ac:	stp	x29, x30, [sp, #-48]!
  4236b0:	mov	x29, sp
  4236b4:	str	x21, [sp, #32]
  4236b8:	mov	x21, x0
  4236bc:	cbz	x0, 423704 <ferror@plt+0x1f774>
  4236c0:	stp	x19, x20, [sp, #16]
  4236c4:	ldr	x1, [x0, #8]
  4236c8:	ldr	x19, [x0]
  4236cc:	cbz	w1, 423728 <ferror@plt+0x1f798>
  4236d0:	sub	w20, w1, #0x1
  4236d4:	add	x20, x20, #0x1
  4236d8:	add	x20, x19, x20
  4236dc:	ldrb	w0, [x19]
  4236e0:	bl	420c08 <ferror@plt+0x1cc78>
  4236e4:	strb	w0, [x19], #1
  4236e8:	cmp	x20, x19
  4236ec:	b.ne	4236dc <ferror@plt+0x1f74c>  // b.any
  4236f0:	ldp	x19, x20, [sp, #16]
  4236f4:	mov	x0, x21
  4236f8:	ldr	x21, [sp, #32]
  4236fc:	ldp	x29, x30, [sp], #48
  423700:	ret
  423704:	adrp	x2, 441000 <ferror@plt+0x3d070>
  423708:	add	x2, x2, #0x850
  42370c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  423710:	add	x1, x1, #0xa30
  423714:	add	x1, x1, #0x1f0
  423718:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42371c:	add	x0, x0, #0xb60
  423720:	bl	4149c4 <ferror@plt+0x10a34>
  423724:	b	4236f4 <ferror@plt+0x1f764>
  423728:	ldp	x19, x20, [sp, #16]
  42372c:	b	4236f4 <ferror@plt+0x1f764>
  423730:	stp	x29, x30, [sp, #-48]!
  423734:	mov	x29, sp
  423738:	str	x21, [sp, #32]
  42373c:	mov	x21, x0
  423740:	cbz	x0, 423788 <ferror@plt+0x1f7f8>
  423744:	stp	x19, x20, [sp, #16]
  423748:	ldr	x1, [x0, #8]
  42374c:	ldr	x19, [x0]
  423750:	cbz	w1, 4237ac <ferror@plt+0x1f81c>
  423754:	sub	w20, w1, #0x1
  423758:	add	x20, x20, #0x1
  42375c:	add	x20, x19, x20
  423760:	ldrb	w0, [x19]
  423764:	bl	420cb8 <ferror@plt+0x1cd28>
  423768:	strb	w0, [x19], #1
  42376c:	cmp	x20, x19
  423770:	b.ne	423760 <ferror@plt+0x1f7d0>  // b.any
  423774:	ldp	x19, x20, [sp, #16]
  423778:	mov	x0, x21
  42377c:	ldr	x21, [sp, #32]
  423780:	ldp	x29, x30, [sp], #48
  423784:	ret
  423788:	adrp	x2, 441000 <ferror@plt+0x3d070>
  42378c:	add	x2, x2, #0x850
  423790:	adrp	x1, 442000 <ferror@plt+0x3e070>
  423794:	add	x1, x1, #0xa30
  423798:	add	x1, x1, #0x208
  42379c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4237a0:	add	x0, x0, #0xb60
  4237a4:	bl	4149c4 <ferror@plt+0x10a34>
  4237a8:	b	423778 <ferror@plt+0x1f7e8>
  4237ac:	ldp	x19, x20, [sp, #16]
  4237b0:	b	423778 <ferror@plt+0x1f7e8>
  4237b4:	stp	x29, x30, [sp, #-64]!
  4237b8:	mov	x29, sp
  4237bc:	str	x23, [sp, #48]
  4237c0:	mov	x23, x0
  4237c4:	cbz	x0, 4237ec <ferror@plt+0x1f85c>
  4237c8:	stp	x19, x20, [sp, #16]
  4237cc:	stp	x21, x22, [sp, #32]
  4237d0:	ldr	x21, [x0, #8]
  4237d4:	ldr	x19, [x0]
  4237d8:	cbz	x21, 423858 <ferror@plt+0x1f8c8>
  4237dc:	bl	403b00 <__ctype_b_loc@plt>
  4237e0:	mov	x22, x0
  4237e4:	add	x21, x19, x21
  4237e8:	b	42381c <ferror@plt+0x1f88c>
  4237ec:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4237f0:	add	x2, x2, #0x850
  4237f4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4237f8:	add	x1, x1, #0xa30
  4237fc:	add	x1, x1, #0x220
  423800:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423804:	add	x0, x0, #0xb60
  423808:	bl	4149c4 <ferror@plt+0x10a34>
  42380c:	b	423848 <ferror@plt+0x1f8b8>
  423810:	add	x19, x19, #0x1
  423814:	cmp	x21, x19
  423818:	b.eq	423840 <ferror@plt+0x1f8b0>  // b.none
  42381c:	ldrb	w20, [x19]
  423820:	ldr	x1, [x22]
  423824:	ldrh	w1, [x1, x20, lsl #1]
  423828:	tbz	w1, #8, 423810 <ferror@plt+0x1f880>
  42382c:	bl	403700 <__ctype_tolower_loc@plt>
  423830:	ldr	x1, [x0]
  423834:	ldr	w1, [x1, x20, lsl #2]
  423838:	strb	w1, [x19]
  42383c:	b	423810 <ferror@plt+0x1f880>
  423840:	ldp	x19, x20, [sp, #16]
  423844:	ldp	x21, x22, [sp, #32]
  423848:	mov	x0, x23
  42384c:	ldr	x23, [sp, #48]
  423850:	ldp	x29, x30, [sp], #64
  423854:	ret
  423858:	ldp	x19, x20, [sp, #16]
  42385c:	ldp	x21, x22, [sp, #32]
  423860:	b	423848 <ferror@plt+0x1f8b8>
  423864:	stp	x29, x30, [sp, #-64]!
  423868:	mov	x29, sp
  42386c:	str	x23, [sp, #48]
  423870:	mov	x23, x0
  423874:	cbz	x0, 42389c <ferror@plt+0x1f90c>
  423878:	stp	x19, x20, [sp, #16]
  42387c:	stp	x21, x22, [sp, #32]
  423880:	ldr	x21, [x0, #8]
  423884:	ldr	x19, [x0]
  423888:	cbz	x21, 423908 <ferror@plt+0x1f978>
  42388c:	bl	403b00 <__ctype_b_loc@plt>
  423890:	mov	x22, x0
  423894:	add	x21, x19, x21
  423898:	b	4238cc <ferror@plt+0x1f93c>
  42389c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4238a0:	add	x2, x2, #0x850
  4238a4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4238a8:	add	x1, x1, #0xa30
  4238ac:	add	x1, x1, #0x230
  4238b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4238b4:	add	x0, x0, #0xb60
  4238b8:	bl	4149c4 <ferror@plt+0x10a34>
  4238bc:	b	4238f8 <ferror@plt+0x1f968>
  4238c0:	add	x19, x19, #0x1
  4238c4:	cmp	x21, x19
  4238c8:	b.eq	4238f0 <ferror@plt+0x1f960>  // b.none
  4238cc:	ldrb	w20, [x19]
  4238d0:	ldr	x1, [x22]
  4238d4:	ldrh	w1, [x1, x20, lsl #1]
  4238d8:	tbz	w1, #9, 4238c0 <ferror@plt+0x1f930>
  4238dc:	bl	403970 <__ctype_toupper_loc@plt>
  4238e0:	ldr	x1, [x0]
  4238e4:	ldr	w1, [x1, x20, lsl #2]
  4238e8:	strb	w1, [x19]
  4238ec:	b	4238c0 <ferror@plt+0x1f930>
  4238f0:	ldp	x19, x20, [sp, #16]
  4238f4:	ldp	x21, x22, [sp, #32]
  4238f8:	mov	x0, x23
  4238fc:	ldr	x23, [sp, #48]
  423900:	ldp	x29, x30, [sp], #64
  423904:	ret
  423908:	ldp	x19, x20, [sp, #16]
  42390c:	ldp	x21, x22, [sp, #32]
  423910:	b	4238f8 <ferror@plt+0x1f968>
  423914:	stp	x29, x30, [sp, #-96]!
  423918:	mov	x29, sp
  42391c:	cbz	x0, 42395c <ferror@plt+0x1f9cc>
  423920:	stp	x19, x20, [sp, #16]
  423924:	mov	x19, x0
  423928:	cbz	x1, 423980 <ferror@plt+0x1f9f0>
  42392c:	ldp	x4, x5, [x2]
  423930:	stp	x4, x5, [sp, #48]
  423934:	ldp	x2, x3, [x2, #16]
  423938:	stp	x2, x3, [sp, #64]
  42393c:	add	x2, sp, #0x30
  423940:	add	x0, sp, #0x58
  423944:	bl	42fe38 <ferror@plt+0x2bea8>
  423948:	mov	w20, w0
  42394c:	tbz	w0, #31, 4239a8 <ferror@plt+0x1fa18>
  423950:	ldp	x19, x20, [sp, #16]
  423954:	ldp	x29, x30, [sp], #96
  423958:	ret
  42395c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  423960:	add	x2, x2, #0x850
  423964:	adrp	x1, 442000 <ferror@plt+0x3e070>
  423968:	add	x1, x1, #0xa30
  42396c:	add	x1, x1, #0x240
  423970:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423974:	add	x0, x0, #0xb60
  423978:	bl	4149c4 <ferror@plt+0x10a34>
  42397c:	b	423954 <ferror@plt+0x1f9c4>
  423980:	adrp	x2, 43d000 <ferror@plt+0x39070>
  423984:	add	x2, x2, #0x810
  423988:	adrp	x1, 442000 <ferror@plt+0x3e070>
  42398c:	add	x1, x1, #0xa30
  423990:	add	x1, x1, #0x240
  423994:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423998:	add	x0, x0, #0xb60
  42399c:	bl	4149c4 <ferror@plt+0x10a34>
  4239a0:	ldp	x19, x20, [sp, #16]
  4239a4:	b	423954 <ferror@plt+0x1f9c4>
  4239a8:	str	x21, [sp, #32]
  4239ac:	sxtw	x21, w0
  4239b0:	mov	x1, x21
  4239b4:	mov	x0, x19
  4239b8:	bl	4223f8 <ferror@plt+0x1e468>
  4239bc:	ldr	x3, [x19]
  4239c0:	ldr	x0, [x19, #8]
  4239c4:	add	w2, w20, #0x1
  4239c8:	sxtw	x2, w2
  4239cc:	ldr	x1, [sp, #88]
  4239d0:	add	x0, x3, x0
  4239d4:	bl	403460 <memcpy@plt>
  4239d8:	ldr	x1, [x19, #8]
  4239dc:	add	x1, x1, x21
  4239e0:	str	x1, [x19, #8]
  4239e4:	ldr	x0, [sp, #88]
  4239e8:	bl	413498 <ferror@plt+0xf508>
  4239ec:	ldp	x19, x20, [sp, #16]
  4239f0:	ldr	x21, [sp, #32]
  4239f4:	b	423954 <ferror@plt+0x1f9c4>
  4239f8:	stp	x29, x30, [sp, #-80]!
  4239fc:	mov	x29, sp
  423a00:	stp	x19, x20, [sp, #16]
  423a04:	str	x21, [sp, #32]
  423a08:	mov	x20, x0
  423a0c:	mov	x21, x1
  423a10:	mov	x19, x2
  423a14:	mov	x1, #0x0                   	// #0
  423a18:	bl	422610 <ferror@plt+0x1e680>
  423a1c:	ldp	x0, x1, [x19]
  423a20:	stp	x0, x1, [sp, #48]
  423a24:	ldp	x0, x1, [x19, #16]
  423a28:	stp	x0, x1, [sp, #64]
  423a2c:	add	x2, sp, #0x30
  423a30:	mov	x1, x21
  423a34:	mov	x0, x20
  423a38:	bl	423914 <ferror@plt+0x1f984>
  423a3c:	ldp	x19, x20, [sp, #16]
  423a40:	ldr	x21, [sp, #32]
  423a44:	ldp	x29, x30, [sp], #80
  423a48:	ret
  423a4c:	stp	x29, x30, [sp, #-272]!
  423a50:	mov	x29, sp
  423a54:	stp	x19, x20, [sp, #16]
  423a58:	mov	x19, x0
  423a5c:	mov	x20, x1
  423a60:	str	x2, [sp, #224]
  423a64:	str	x3, [sp, #232]
  423a68:	str	x4, [sp, #240]
  423a6c:	str	x5, [sp, #248]
  423a70:	str	x6, [sp, #256]
  423a74:	str	x7, [sp, #264]
  423a78:	str	q0, [sp, #96]
  423a7c:	str	q1, [sp, #112]
  423a80:	str	q2, [sp, #128]
  423a84:	str	q3, [sp, #144]
  423a88:	str	q4, [sp, #160]
  423a8c:	str	q5, [sp, #176]
  423a90:	str	q6, [sp, #192]
  423a94:	str	q7, [sp, #208]
  423a98:	mov	x1, #0x0                   	// #0
  423a9c:	bl	422610 <ferror@plt+0x1e680>
  423aa0:	add	x0, sp, #0x110
  423aa4:	str	x0, [sp, #64]
  423aa8:	str	x0, [sp, #72]
  423aac:	add	x0, sp, #0xe0
  423ab0:	str	x0, [sp, #80]
  423ab4:	mov	w0, #0xffffffd0            	// #-48
  423ab8:	str	w0, [sp, #88]
  423abc:	mov	w0, #0xffffff80            	// #-128
  423ac0:	str	w0, [sp, #92]
  423ac4:	ldp	x0, x1, [sp, #64]
  423ac8:	stp	x0, x1, [sp, #32]
  423acc:	ldp	x0, x1, [sp, #80]
  423ad0:	stp	x0, x1, [sp, #48]
  423ad4:	add	x2, sp, #0x20
  423ad8:	mov	x1, x20
  423adc:	mov	x0, x19
  423ae0:	bl	423914 <ferror@plt+0x1f984>
  423ae4:	ldp	x19, x20, [sp, #16]
  423ae8:	ldp	x29, x30, [sp], #272
  423aec:	ret
  423af0:	stp	x29, x30, [sp, #-256]!
  423af4:	mov	x29, sp
  423af8:	str	x2, [sp, #208]
  423afc:	str	x3, [sp, #216]
  423b00:	str	x4, [sp, #224]
  423b04:	str	x5, [sp, #232]
  423b08:	str	x6, [sp, #240]
  423b0c:	str	x7, [sp, #248]
  423b10:	str	q0, [sp, #80]
  423b14:	str	q1, [sp, #96]
  423b18:	str	q2, [sp, #112]
  423b1c:	str	q3, [sp, #128]
  423b20:	str	q4, [sp, #144]
  423b24:	str	q5, [sp, #160]
  423b28:	str	q6, [sp, #176]
  423b2c:	str	q7, [sp, #192]
  423b30:	add	x2, sp, #0x100
  423b34:	str	x2, [sp, #48]
  423b38:	str	x2, [sp, #56]
  423b3c:	add	x2, sp, #0xd0
  423b40:	str	x2, [sp, #64]
  423b44:	mov	w2, #0xffffffd0            	// #-48
  423b48:	str	w2, [sp, #72]
  423b4c:	mov	w2, #0xffffff80            	// #-128
  423b50:	str	w2, [sp, #76]
  423b54:	ldp	x2, x3, [sp, #48]
  423b58:	stp	x2, x3, [sp, #16]
  423b5c:	ldp	x2, x3, [sp, #64]
  423b60:	stp	x2, x3, [sp, #32]
  423b64:	add	x2, sp, #0x10
  423b68:	bl	423914 <ferror@plt+0x1f984>
  423b6c:	ldp	x29, x30, [sp], #256
  423b70:	ret
  423b74:	stp	x29, x30, [sp, #-16]!
  423b78:	mov	x29, sp
  423b7c:	ldr	x0, [x0]
  423b80:	bl	403ad0 <strcmp@plt>
  423b84:	ldp	x29, x30, [sp], #16
  423b88:	ret
  423b8c:	cbz	x0, 423ba8 <ferror@plt+0x1fc18>
  423b90:	cbz	x1, 423bb4 <ferror@plt+0x1fc24>
  423b94:	stp	x29, x30, [sp, #-16]!
  423b98:	mov	x29, sp
  423b9c:	bl	403ad0 <strcmp@plt>
  423ba0:	ldp	x29, x30, [sp], #16
  423ba4:	ret
  423ba8:	cmp	x1, #0x0
  423bac:	csetm	w0, ne  // ne = any
  423bb0:	ret
  423bb4:	mov	w0, #0x1                   	// #1
  423bb8:	ret
  423bbc:	stp	x29, x30, [sp, #-64]!
  423bc0:	mov	x29, sp
  423bc4:	stp	x19, x20, [sp, #16]
  423bc8:	mov	x19, x0
  423bcc:	add	x20, x1, #0x1
  423bd0:	mov	w1, #0x2f                  	// #47
  423bd4:	mov	x0, x20
  423bd8:	bl	403c40 <strchr@plt>
  423bdc:	cbz	x0, 423c54 <ferror@plt+0x1fcc4>
  423be0:	stp	x21, x22, [sp, #32]
  423be4:	mov	x22, x0
  423be8:	ldr	x19, [x19, #8]
  423bec:	cbz	x19, 423c80 <ferror@plt+0x1fcf0>
  423bf0:	str	x23, [sp, #48]
  423bf4:	sub	x23, x0, x20
  423bf8:	b	423c04 <ferror@plt+0x1fc74>
  423bfc:	ldr	x19, [x19, #8]
  423c00:	cbz	x19, 423c3c <ferror@plt+0x1fcac>
  423c04:	ldr	x21, [x19]
  423c08:	mov	x2, x23
  423c0c:	mov	x1, x20
  423c10:	ldr	x0, [x21]
  423c14:	bl	403830 <strncmp@plt>
  423c18:	cbnz	w0, 423bfc <ferror@plt+0x1fc6c>
  423c1c:	mov	x1, x22
  423c20:	mov	x0, x21
  423c24:	bl	423bbc <ferror@plt+0x1fc2c>
  423c28:	cbz	w0, 423bfc <ferror@plt+0x1fc6c>
  423c2c:	mov	w0, #0x1                   	// #1
  423c30:	ldp	x21, x22, [sp, #32]
  423c34:	ldr	x23, [sp, #48]
  423c38:	b	423c48 <ferror@plt+0x1fcb8>
  423c3c:	mov	w0, #0x0                   	// #0
  423c40:	ldp	x21, x22, [sp, #32]
  423c44:	ldr	x23, [sp, #48]
  423c48:	ldp	x19, x20, [sp, #16]
  423c4c:	ldp	x29, x30, [sp], #64
  423c50:	ret
  423c54:	ldr	x19, [x19, #16]
  423c58:	cbz	x19, 423c8c <ferror@plt+0x1fcfc>
  423c5c:	ldr	x0, [x19]
  423c60:	mov	x1, x20
  423c64:	ldr	x0, [x0]
  423c68:	bl	403ad0 <strcmp@plt>
  423c6c:	cbz	w0, 423c94 <ferror@plt+0x1fd04>
  423c70:	ldr	x19, [x19, #8]
  423c74:	cbnz	x19, 423c5c <ferror@plt+0x1fccc>
  423c78:	mov	w0, #0x0                   	// #0
  423c7c:	b	423c48 <ferror@plt+0x1fcb8>
  423c80:	mov	w0, #0x0                   	// #0
  423c84:	ldp	x21, x22, [sp, #32]
  423c88:	b	423c48 <ferror@plt+0x1fcb8>
  423c8c:	mov	w0, #0x0                   	// #0
  423c90:	b	423c48 <ferror@plt+0x1fcb8>
  423c94:	mov	w0, #0x1                   	// #1
  423c98:	b	423c48 <ferror@plt+0x1fcb8>
  423c9c:	stp	x29, x30, [sp, #-96]!
  423ca0:	mov	x29, sp
  423ca4:	stp	x19, x20, [sp, #16]
  423ca8:	str	x21, [sp, #32]
  423cac:	mov	x19, x0
  423cb0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  423cb4:	ldr	x0, [x0, #3632]
  423cb8:	cbz	x0, 423cc0 <ferror@plt+0x1fd30>
  423cbc:	bl	41c0f8 <ferror@plt+0x18168>
  423cc0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  423cc4:	str	xzr, [x0, #3632]
  423cc8:	adrp	x20, 442000 <ferror@plt+0x3e070>
  423ccc:	add	x20, x20, #0xc88
  423cd0:	b	423cd8 <ferror@plt+0x1fd48>
  423cd4:	add	x19, x19, #0x1
  423cd8:	ldrb	w1, [x19]
  423cdc:	mov	x0, x20
  423ce0:	bl	403c40 <strchr@plt>
  423ce4:	cbnz	x0, 423cd4 <ferror@plt+0x1fd44>
  423ce8:	mov	x2, #0x4                   	// #4
  423cec:	adrp	x1, 442000 <ferror@plt+0x3e070>
  423cf0:	add	x1, x1, #0xc90
  423cf4:	mov	x0, x19
  423cf8:	bl	403830 <strncmp@plt>
  423cfc:	mov	w20, w0
  423d00:	cbnz	w0, 423d14 <ferror@plt+0x1fd84>
  423d04:	add	x0, x19, #0x4
  423d08:	bl	4034d0 <strlen@plt>
  423d0c:	cmp	x0, #0x1f
  423d10:	b.hi	423d34 <ferror@plt+0x1fda4>  // b.pmore
  423d14:	mov	x3, x19
  423d18:	adrp	x2, 442000 <ferror@plt+0x3e070>
  423d1c:	add	x2, x2, #0xc98
  423d20:	mov	w1, #0x4                   	// #4
  423d24:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423d28:	add	x0, x0, #0xb60
  423d2c:	bl	414944 <ferror@plt+0x109b4>
  423d30:	b	423d30 <ferror@plt+0x1fda0>
  423d34:	strb	wzr, [sp, #72]
  423d38:	ldur	x0, [x19, #4]
  423d3c:	str	x0, [sp, #64]
  423d40:	mov	w2, #0x10                  	// #16
  423d44:	add	x1, sp, #0x38
  423d48:	add	x0, sp, #0x40
  423d4c:	bl	4206c0 <ferror@plt+0x1c730>
  423d50:	str	w0, [sp, #80]
  423d54:	ldr	x1, [sp, #56]
  423d58:	mov	w0, w20
  423d5c:	cbz	x1, 423d6c <ferror@plt+0x1fddc>
  423d60:	ldrb	w0, [x1]
  423d64:	cmp	w0, #0x0
  423d68:	cset	w0, ne  // ne = any
  423d6c:	mov	w21, w0
  423d70:	ldur	x0, [x19, #12]
  423d74:	str	x0, [sp, #64]
  423d78:	mov	w2, #0x10                  	// #16
  423d7c:	add	x1, sp, #0x38
  423d80:	add	x0, sp, #0x40
  423d84:	bl	4206c0 <ferror@plt+0x1c730>
  423d88:	str	w0, [sp, #84]
  423d8c:	ldr	x0, [sp, #56]
  423d90:	cbz	x0, 423da0 <ferror@plt+0x1fe10>
  423d94:	ldrb	w0, [x0]
  423d98:	cmp	w0, #0x0
  423d9c:	cset	w20, ne  // ne = any
  423da0:	add	w20, w20, w21
  423da4:	ldur	x0, [x19, #20]
  423da8:	str	x0, [sp, #64]
  423dac:	mov	w2, #0x10                  	// #16
  423db0:	add	x1, sp, #0x38
  423db4:	add	x0, sp, #0x40
  423db8:	bl	4206c0 <ferror@plt+0x1c730>
  423dbc:	str	w0, [sp, #88]
  423dc0:	ldr	x0, [sp, #56]
  423dc4:	cbz	x0, 423dd0 <ferror@plt+0x1fe40>
  423dc8:	ldrb	w0, [x0]
  423dcc:	cbnz	w0, 423e24 <ferror@plt+0x1fe94>
  423dd0:	ldur	x0, [x19, #28]
  423dd4:	str	x0, [sp, #64]
  423dd8:	mov	w2, #0x10                  	// #16
  423ddc:	add	x1, sp, #0x38
  423de0:	add	x0, sp, #0x40
  423de4:	bl	4206c0 <ferror@plt+0x1c730>
  423de8:	str	w0, [sp, #92]
  423dec:	ldr	x0, [sp, #56]
  423df0:	cbz	x0, 423dfc <ferror@plt+0x1fe6c>
  423df4:	ldrb	w0, [x0]
  423df8:	cbnz	w0, 423d14 <ferror@plt+0x1fd84>
  423dfc:	cbnz	w20, 423d14 <ferror@plt+0x1fd84>
  423e00:	mov	w1, #0x4                   	// #4
  423e04:	add	x0, sp, #0x50
  423e08:	bl	41c43c <ferror@plt+0x184ac>
  423e0c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  423e10:	str	x0, [x1, #3632]
  423e14:	ldp	x19, x20, [sp, #16]
  423e18:	ldr	x21, [sp, #32]
  423e1c:	ldp	x29, x30, [sp], #96
  423e20:	ret
  423e24:	ldur	x0, [x19, #28]
  423e28:	str	x0, [sp, #64]
  423e2c:	mov	w2, #0x10                  	// #16
  423e30:	add	x1, sp, #0x38
  423e34:	add	x0, sp, #0x40
  423e38:	bl	4206c0 <ferror@plt+0x1c730>
  423e3c:	str	w0, [sp, #92]
  423e40:	ldr	x0, [sp, #56]
  423e44:	add	w20, w20, #0x1
  423e48:	cbnz	x0, 423df4 <ferror@plt+0x1fe64>
  423e4c:	b	423d14 <ferror@plt+0x1fd84>
  423e50:	stp	x29, x30, [sp, #-32]!
  423e54:	mov	x29, sp
  423e58:	lsl	w2, w1, #8
  423e5c:	and	w2, w2, #0xff0000
  423e60:	lsr	w3, w1, #8
  423e64:	and	w3, w3, #0xff00
  423e68:	orr	w2, w2, w3
  423e6c:	lsr	w3, w1, #24
  423e70:	orr	w1, w3, w1, lsl #24
  423e74:	orr	w1, w2, w1
  423e78:	str	w1, [sp, #28]
  423e7c:	mov	x2, #0x4                   	// #4
  423e80:	add	x1, sp, #0x1c
  423e84:	bl	422a44 <ferror@plt+0x1eab4>
  423e88:	ldp	x29, x30, [sp], #32
  423e8c:	ret
  423e90:	stp	x29, x30, [sp, #-16]!
  423e94:	mov	x29, sp
  423e98:	adrp	x0, 49b000 <ferror@plt+0x97070>
  423e9c:	add	x0, x0, #0xe30
  423ea0:	str	wzr, [x0, #8]
  423ea4:	str	wzr, [x0, #12]
  423ea8:	mov	x1, x0
  423eac:	add	x2, x0, #0x10
  423eb0:	dmb	ish
  423eb4:	ldr	x0, [x1, #16]
  423eb8:	ldxr	x3, [x2]
  423ebc:	cmp	x3, x0
  423ec0:	b.ne	423ecc <ferror@plt+0x1ff3c>  // b.any
  423ec4:	stlxr	w4, xzr, [x2]
  423ec8:	cbnz	w4, 423eb8 <ferror@plt+0x1ff28>
  423ecc:	dmb	ish
  423ed0:	b.ne	423eb0 <ferror@plt+0x1ff20>  // b.any
  423ed4:	cbz	x0, 423edc <ferror@plt+0x1ff4c>
  423ed8:	bl	413498 <ferror@plt+0xf508>
  423edc:	adrp	x1, 49b000 <ferror@plt+0x97070>
  423ee0:	add	x1, x1, #0xe30
  423ee4:	add	x2, x1, #0x18
  423ee8:	dmb	ish
  423eec:	ldr	x0, [x1, #24]
  423ef0:	ldxr	x3, [x2]
  423ef4:	cmp	x3, x0
  423ef8:	b.ne	423f04 <ferror@plt+0x1ff74>  // b.any
  423efc:	stlxr	w4, xzr, [x2]
  423f00:	cbnz	w4, 423ef0 <ferror@plt+0x1ff60>
  423f04:	dmb	ish
  423f08:	b.ne	423ee8 <ferror@plt+0x1ff58>  // b.any
  423f0c:	cbz	x0, 423f14 <ferror@plt+0x1ff84>
  423f10:	bl	413498 <ferror@plt+0xf508>
  423f14:	adrp	x1, 49b000 <ferror@plt+0x97070>
  423f18:	add	x1, x1, #0xe30
  423f1c:	add	x2, x1, #0x20
  423f20:	dmb	ish
  423f24:	ldr	x0, [x1, #32]
  423f28:	ldxr	x3, [x2]
  423f2c:	cmp	x3, x0
  423f30:	b.ne	423f3c <ferror@plt+0x1ffac>  // b.any
  423f34:	stlxr	w4, xzr, [x2]
  423f38:	cbnz	w4, 423f28 <ferror@plt+0x1ff98>
  423f3c:	dmb	ish
  423f40:	b.ne	423f20 <ferror@plt+0x1ff90>  // b.any
  423f44:	cbz	x0, 423f4c <ferror@plt+0x1ffbc>
  423f48:	bl	413498 <ferror@plt+0xf508>
  423f4c:	ldp	x29, x30, [sp], #16
  423f50:	ret
  423f54:	stp	x29, x30, [sp, #-48]!
  423f58:	mov	x29, sp
  423f5c:	stp	x19, x20, [sp, #16]
  423f60:	str	x21, [sp, #32]
  423f64:	mov	w21, w0
  423f68:	mov	w20, w1
  423f6c:	mov	w1, w20
  423f70:	mov	w0, w21
  423f74:	bl	403e00 <dup2@plt>
  423f78:	mov	w19, w0
  423f7c:	tbz	w0, #31, 423f90 <ferror@plt+0x20000>
  423f80:	bl	403e80 <__errno_location@plt>
  423f84:	ldr	w2, [x0]
  423f88:	cmp	w2, #0x4
  423f8c:	b.eq	423f6c <ferror@plt+0x1ffdc>  // b.none
  423f90:	mov	w0, w19
  423f94:	ldp	x19, x20, [sp, #16]
  423f98:	ldr	x21, [sp, #32]
  423f9c:	ldp	x29, x30, [sp], #48
  423fa0:	ret
  423fa4:	stp	x29, x30, [sp, #-160]!
  423fa8:	mov	x29, sp
  423fac:	stp	x19, x20, [sp, #16]
  423fb0:	stp	x21, x22, [sp, #32]
  423fb4:	stp	x23, x24, [sp, #48]
  423fb8:	stp	x25, x26, [sp, #64]
  423fbc:	mov	w20, w0
  423fc0:	mov	w22, w1
  423fc4:	mov	w26, w2
  423fc8:	mov	w24, w3
  423fcc:	mov	w25, w4
  423fd0:	mov	x23, x5
  423fd4:	str	w0, [sp, #88]
  423fd8:	mov	w0, #0xffffffff            	// #-1
  423fdc:	str	w0, [sp, #104]
  423fe0:	bl	40f278 <ferror@plt+0xb2e8>
  423fe4:	mov	x19, x0
  423fe8:	mov	w1, #0x0                   	// #0
  423fec:	bl	411c94 <ferror@plt+0xdd04>
  423ff0:	str	x0, [sp, #96]
  423ff4:	mov	w0, w20
  423ff8:	bl	412d60 <ferror@plt+0xedd0>
  423ffc:	mov	x21, x0
  424000:	mov	x3, #0x0                   	// #0
  424004:	add	x2, sp, #0x58
  424008:	adrp	x1, 424000 <ferror@plt+0x20070>
  42400c:	add	x1, x1, #0x44c
  424010:	bl	40fb1c <ferror@plt+0xbb8c>
  424014:	mov	x1, x19
  424018:	mov	x0, x21
  42401c:	bl	40f4ec <ferror@plt+0xb55c>
  424020:	mov	x0, x21
  424024:	bl	4103c8 <ferror@plt+0xc438>
  424028:	str	w26, [sp, #120]
  42402c:	mov	x0, #0x0                   	// #0
  424030:	bl	422ad0 <ferror@plt+0x1eb40>
  424034:	str	x0, [sp, #128]
  424038:	mov	w0, w22
  42403c:	bl	431958 <ferror@plt+0x2d9c8>
  424040:	str	x0, [sp, #112]
  424044:	mov	w1, #0x1                   	// #1
  424048:	bl	437d44 <ferror@plt+0x33db4>
  42404c:	mov	x2, #0x0                   	// #0
  424050:	mov	x1, #0x0                   	// #0
  424054:	ldr	x0, [sp, #112]
  424058:	bl	4391b4 <ferror@plt+0x35224>
  42405c:	mov	w1, #0x0                   	// #0
  424060:	ldr	x0, [sp, #112]
  424064:	bl	4390a0 <ferror@plt+0x35110>
  424068:	mov	w1, #0x19                  	// #25
  42406c:	ldr	x0, [sp, #112]
  424070:	bl	4377d4 <ferror@plt+0x33844>
  424074:	mov	x21, x0
  424078:	adrp	x22, 424000 <ferror@plt+0x20070>
  42407c:	add	x22, x22, #0x284
  424080:	mov	x3, #0x0                   	// #0
  424084:	add	x2, sp, #0x58
  424088:	mov	x1, x22
  42408c:	bl	40fb1c <ferror@plt+0xbb8c>
  424090:	mov	x1, x19
  424094:	mov	x0, x21
  424098:	bl	40f4ec <ferror@plt+0xb55c>
  42409c:	mov	x0, x21
  4240a0:	bl	4103c8 <ferror@plt+0xc438>
  4240a4:	str	w25, [sp, #144]
  4240a8:	mov	x0, #0x0                   	// #0
  4240ac:	bl	422ad0 <ferror@plt+0x1eb40>
  4240b0:	str	x0, [sp, #152]
  4240b4:	mov	w0, w24
  4240b8:	bl	431958 <ferror@plt+0x2d9c8>
  4240bc:	str	x0, [sp, #136]
  4240c0:	mov	w1, #0x1                   	// #1
  4240c4:	bl	437d44 <ferror@plt+0x33db4>
  4240c8:	mov	x2, #0x0                   	// #0
  4240cc:	mov	x1, #0x0                   	// #0
  4240d0:	ldr	x0, [sp, #136]
  4240d4:	bl	4391b4 <ferror@plt+0x35224>
  4240d8:	mov	w1, #0x0                   	// #0
  4240dc:	ldr	x0, [sp, #136]
  4240e0:	bl	4390a0 <ferror@plt+0x35110>
  4240e4:	mov	w1, #0x19                  	// #25
  4240e8:	ldr	x0, [sp, #136]
  4240ec:	bl	4377d4 <ferror@plt+0x33844>
  4240f0:	mov	x21, x0
  4240f4:	mov	x3, #0x0                   	// #0
  4240f8:	add	x2, sp, #0x58
  4240fc:	mov	x1, x22
  424100:	bl	40fb1c <ferror@plt+0xbb8c>
  424104:	mov	x1, x19
  424108:	mov	x0, x21
  42410c:	bl	40f4ec <ferror@plt+0xb55c>
  424110:	mov	x0, x21
  424114:	bl	4103c8 <ferror@plt+0xc438>
  424118:	cbnz	x23, 4241e0 <ferror@plt+0x20250>
  42411c:	ldr	x0, [sp, #96]
  424120:	bl	411e3c <ferror@plt+0xdeac>
  424124:	ldr	x0, [sp, #96]
  424128:	bl	411d88 <ferror@plt+0xddf8>
  42412c:	mov	x0, x19
  424130:	bl	40f0d8 <ferror@plt+0xb148>
  424134:	adrp	x19, 49b000 <ferror@plt+0x97070>
  424138:	add	x19, x19, #0xe30
  42413c:	str	w20, [x19, #12]
  424140:	ldr	w0, [sp, #104]
  424144:	str	w0, [x19, #8]
  424148:	mov	w1, #0x0                   	// #0
  42414c:	ldr	x0, [sp, #128]
  424150:	bl	4224b4 <ferror@plt+0x1e524>
  424154:	str	x0, [x19, #24]
  424158:	mov	w1, #0x0                   	// #0
  42415c:	ldr	x0, [sp, #152]
  424160:	bl	4224b4 <ferror@plt+0x1e524>
  424164:	str	x0, [x19, #32]
  424168:	dmb	ish
  42416c:	ldr	x0, [sp, #112]
  424170:	add	x2, sp, #0x70
  424174:	ldxr	x1, [x2]
  424178:	cmp	x1, x0
  42417c:	b.ne	424188 <ferror@plt+0x201f8>  // b.any
  424180:	stlxr	w3, xzr, [x2]
  424184:	cbnz	w3, 424174 <ferror@plt+0x201e4>
  424188:	dmb	ish
  42418c:	b.ne	424168 <ferror@plt+0x201d8>  // b.any
  424190:	cbz	x0, 424198 <ferror@plt+0x20208>
  424194:	bl	438244 <ferror@plt+0x342b4>
  424198:	dmb	ish
  42419c:	ldr	x0, [sp, #136]
  4241a0:	add	x2, sp, #0x88
  4241a4:	ldxr	x1, [x2]
  4241a8:	cmp	x1, x0
  4241ac:	b.ne	4241b8 <ferror@plt+0x20228>  // b.any
  4241b0:	stlxr	w3, xzr, [x2]
  4241b4:	cbnz	w3, 4241a4 <ferror@plt+0x20214>
  4241b8:	dmb	ish
  4241bc:	b.ne	424198 <ferror@plt+0x20208>  // b.any
  4241c0:	cbz	x0, 4241c8 <ferror@plt+0x20238>
  4241c4:	bl	438244 <ferror@plt+0x342b4>
  4241c8:	ldp	x19, x20, [sp, #16]
  4241cc:	ldp	x21, x22, [sp, #32]
  4241d0:	ldp	x23, x24, [sp, #48]
  4241d4:	ldp	x25, x26, [sp, #64]
  4241d8:	ldp	x29, x30, [sp], #160
  4241dc:	ret
  4241e0:	mov	w0, #0x0                   	// #0
  4241e4:	bl	41267c <ferror@plt+0xe6ec>
  4241e8:	mov	x21, x0
  4241ec:	bl	410ac8 <ferror@plt+0xcb38>
  4241f0:	add	x1, x0, x23
  4241f4:	mov	x0, x21
  4241f8:	bl	40fd34 <ferror@plt+0xbda4>
  4241fc:	mov	x3, #0x0                   	// #0
  424200:	add	x2, sp, #0x58
  424204:	adrp	x1, 424000 <ferror@plt+0x20070>
  424208:	add	x1, x1, #0x22c
  42420c:	mov	x0, x21
  424210:	bl	40fb1c <ferror@plt+0xbb8c>
  424214:	mov	x1, x19
  424218:	mov	x0, x21
  42421c:	bl	40f4ec <ferror@plt+0xb55c>
  424220:	mov	x0, x21
  424224:	bl	4103c8 <ferror@plt+0xc438>
  424228:	b	42411c <ferror@plt+0x2018c>
  42422c:	stp	x29, x30, [sp, #-16]!
  424230:	mov	x29, sp
  424234:	mov	w1, #0xe                   	// #14
  424238:	ldr	w0, [x0]
  42423c:	bl	403680 <kill@plt>
  424240:	mov	w0, #0x0                   	// #0
  424244:	ldp	x29, x30, [sp], #16
  424248:	ret
  42424c:	ldr	w1, [x0, #16]
  424250:	cmn	w1, #0x1
  424254:	b.eq	424260 <ferror@plt+0x202d0>  // b.none
  424258:	ldr	x1, [x0, #24]
  42425c:	cbz	x1, 424264 <ferror@plt+0x202d4>
  424260:	ret
  424264:	ldr	x1, [x0, #48]
  424268:	cbnz	x1, 424260 <ferror@plt+0x202d0>
  42426c:	stp	x29, x30, [sp, #-16]!
  424270:	mov	x29, sp
  424274:	ldr	x0, [x0, #8]
  424278:	bl	412010 <ferror@plt+0xe080>
  42427c:	ldp	x29, x30, [sp], #16
  424280:	ret
  424284:	mov	x12, #0x1040                	// #4160
  424288:	sub	sp, sp, x12
  42428c:	stp	x29, x30, [sp]
  424290:	mov	x29, sp
  424294:	stp	x19, x20, [sp, #16]
  424298:	mov	x20, x0
  42429c:	mov	x19, x2
  4242a0:	mov	x4, #0x0                   	// #0
  4242a4:	add	x3, sp, #0x1, lsl #12
  4242a8:	add	x3, x3, #0x38
  4242ac:	mov	x2, #0x1000                	// #4096
  4242b0:	add	x1, sp, #0x38
  4242b4:	bl	439b5c <ferror@plt+0x35bcc>
  4242b8:	tst	w0, #0xfffffffd
  4242bc:	b.eq	424344 <ferror@plt+0x203b4>  // b.none
  4242c0:	cmp	w0, #0x3
  4242c4:	b.eq	424424 <ferror@plt+0x20494>  // b.none
  4242c8:	ldr	x0, [x19, #24]
  4242cc:	cmp	x0, x20
  4242d0:	b.eq	4243d4 <ferror@plt+0x20444>  // b.none
  4242d4:	ldr	x2, [sp, #4152]
  4242d8:	add	x1, sp, #0x38
  4242dc:	ldr	x0, [x19, #64]
  4242e0:	bl	422a44 <ferror@plt+0x1eab4>
  4242e4:	ldr	w0, [x19, #56]
  4242e8:	cbz	w0, 424434 <ferror@plt+0x204a4>
  4242ec:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4242f0:	ldr	x20, [x0, #2352]
  4242f4:	cbz	x20, 42443c <ferror@plt+0x204ac>
  4242f8:	ldr	x2, [sp, #4152]
  4242fc:	cbz	x2, 424444 <ferror@plt+0x204b4>
  424300:	str	x21, [sp, #32]
  424304:	mov	x19, #0x0                   	// #0
  424308:	mov	x21, #0x1                   	// #1
  42430c:	mov	x3, x20
  424310:	sub	x2, x2, x19
  424314:	mov	x1, x21
  424318:	add	x0, sp, #0x38
  42431c:	add	x0, x0, x19
  424320:	bl	403c80 <fwrite@plt>
  424324:	cbz	x0, 4243f8 <ferror@plt+0x20468>
  424328:	add	x19, x19, x0
  42432c:	ldr	x2, [sp, #4152]
  424330:	cmp	x2, x19
  424334:	b.hi	42430c <ferror@plt+0x2037c>  // b.pmore
  424338:	mov	w0, #0x1                   	// #1
  42433c:	ldr	x21, [sp, #32]
  424340:	b	42438c <ferror@plt+0x203fc>
  424344:	ldr	x0, [x19, #24]
  424348:	add	x1, x19, #0x30
  42434c:	cmp	x0, x20
  424350:	b.eq	4243a0 <ferror@plt+0x20410>  // b.none
  424354:	dmb	ish
  424358:	ldr	x0, [x19, #48]
  42435c:	ldxr	x2, [x1]
  424360:	cmp	x2, x0
  424364:	b.ne	424370 <ferror@plt+0x203e0>  // b.any
  424368:	stlxr	w3, xzr, [x1]
  42436c:	cbnz	w3, 42435c <ferror@plt+0x203cc>
  424370:	dmb	ish
  424374:	b.ne	424354 <ferror@plt+0x203c4>  // b.any
  424378:	cbz	x0, 424380 <ferror@plt+0x203f0>
  42437c:	bl	438244 <ferror@plt+0x342b4>
  424380:	mov	x0, x19
  424384:	bl	42424c <ferror@plt+0x202bc>
  424388:	mov	w0, #0x0                   	// #0
  42438c:	ldp	x19, x20, [sp, #16]
  424390:	ldp	x29, x30, [sp]
  424394:	mov	x12, #0x1040                	// #4160
  424398:	add	sp, sp, x12
  42439c:	ret
  4243a0:	add	x1, x19, #0x18
  4243a4:	dmb	ish
  4243a8:	ldr	x0, [x19, #24]
  4243ac:	ldxr	x2, [x1]
  4243b0:	cmp	x2, x0
  4243b4:	b.ne	4243c0 <ferror@plt+0x20430>  // b.any
  4243b8:	stlxr	w3, xzr, [x1]
  4243bc:	cbnz	w3, 4243ac <ferror@plt+0x2041c>
  4243c0:	dmb	ish
  4243c4:	b.ne	4243a4 <ferror@plt+0x20414>  // b.any
  4243c8:	cbz	x0, 424380 <ferror@plt+0x203f0>
  4243cc:	bl	438244 <ferror@plt+0x342b4>
  4243d0:	b	424380 <ferror@plt+0x203f0>
  4243d4:	ldr	x2, [sp, #4152]
  4243d8:	add	x1, sp, #0x38
  4243dc:	ldr	x0, [x19, #40]
  4243e0:	bl	422a44 <ferror@plt+0x1eab4>
  4243e4:	ldr	w0, [x19, #32]
  4243e8:	cbz	w0, 42442c <ferror@plt+0x2049c>
  4243ec:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4243f0:	ldr	x20, [x0, #2360]
  4243f4:	b	4242f4 <ferror@plt+0x20364>
  4243f8:	bl	403e80 <__errno_location@plt>
  4243fc:	ldr	w0, [x0]
  424400:	bl	420748 <ferror@plt+0x1c7b8>
  424404:	mov	x3, x0
  424408:	adrp	x2, 442000 <ferror@plt+0x3e070>
  42440c:	add	x2, x2, #0xcc0
  424410:	mov	w1, #0x4                   	// #4
  424414:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424418:	add	x0, x0, #0xb60
  42441c:	bl	414944 <ferror@plt+0x109b4>
  424420:	b	424420 <ferror@plt+0x20490>
  424424:	mov	w0, #0x1                   	// #1
  424428:	b	42438c <ferror@plt+0x203fc>
  42442c:	mov	w0, #0x1                   	// #1
  424430:	b	42438c <ferror@plt+0x203fc>
  424434:	mov	w0, #0x1                   	// #1
  424438:	b	42438c <ferror@plt+0x203fc>
  42443c:	mov	w0, #0x1                   	// #1
  424440:	b	42438c <ferror@plt+0x203fc>
  424444:	mov	w0, #0x1                   	// #1
  424448:	b	42438c <ferror@plt+0x203fc>
  42444c:	stp	x29, x30, [sp, #-16]!
  424450:	mov	x29, sp
  424454:	mov	x0, x2
  424458:	ands	w3, w1, #0x7f
  42445c:	b.ne	424474 <ferror@plt+0x204e4>  // b.any
  424460:	ubfx	x1, x1, #8, #8
  424464:	str	w1, [x2, #16]
  424468:	bl	42424c <ferror@plt+0x202bc>
  42446c:	ldp	x29, x30, [sp], #16
  424470:	ret
  424474:	and	w2, w1, #0x7f
  424478:	add	w2, w2, #0x1
  42447c:	sbfx	x2, x2, #1, #7
  424480:	cmp	w2, #0x0
  424484:	ccmp	w3, #0xe, #0x0, gt
  424488:	b.eq	4244a4 <ferror@plt+0x20514>  // b.none
  42448c:	ubfiz	w1, w1, #12, #7
  424490:	cmp	w2, #0x0
  424494:	mov	w2, #0x200                 	// #512
  424498:	csel	w1, w1, w2, gt
  42449c:	str	w1, [x0, #16]
  4244a0:	b	424468 <ferror@plt+0x204d8>
  4244a4:	mov	w1, #0x400                 	// #1024
  4244a8:	str	w1, [x0, #16]
  4244ac:	b	424468 <ferror@plt+0x204d8>
  4244b0:	cmp	w0, #0x6
  4244b4:	b.eq	424560 <ferror@plt+0x205d0>  // b.none
  4244b8:	cmp	w0, #0x6
  4244bc:	b.hi	424518 <ferror@plt+0x20588>  // b.pmore
  4244c0:	cmp	w0, #0x3
  4244c4:	b.eq	42456c <ferror@plt+0x205dc>  // b.none
  4244c8:	cmp	w0, #0x3
  4244cc:	b.hi	4244fc <ferror@plt+0x2056c>  // b.pmore
  4244d0:	cmp	w0, #0x1
  4244d4:	b.eq	424578 <ferror@plt+0x205e8>  // b.none
  4244d8:	cmp	w0, #0x2
  4244dc:	b.ne	4244ec <ferror@plt+0x2055c>  // b.any
  4244e0:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4244e4:	add	x0, x0, #0xd38
  4244e8:	b	4244f8 <ferror@plt+0x20568>
  4244ec:	cbnz	w0, 424584 <ferror@plt+0x205f4>
  4244f0:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4244f4:	add	x0, x0, #0xcf8
  4244f8:	ret
  4244fc:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424500:	add	x2, x2, #0xd18
  424504:	adrp	x1, 442000 <ferror@plt+0x3e070>
  424508:	add	x1, x1, #0xd00
  42450c:	cmp	w0, #0x4
  424510:	csel	x0, x1, x2, ne  // ne = any
  424514:	b	4244f8 <ferror@plt+0x20568>
  424518:	cmp	w0, #0x9
  42451c:	b.eq	424590 <ferror@plt+0x20600>  // b.none
  424520:	cmp	w0, #0x9
  424524:	b.ls	424544 <ferror@plt+0x205b4>  // b.plast
  424528:	cmp	w0, #0xa
  42452c:	b.eq	4245b4 <ferror@plt+0x20624>  // b.none
  424530:	cmp	w0, #0xb
  424534:	b.ne	4245c0 <ferror@plt+0x20630>  // b.any
  424538:	adrp	x0, 442000 <ferror@plt+0x3e070>
  42453c:	add	x0, x0, #0xd40
  424540:	b	4244f8 <ferror@plt+0x20568>
  424544:	cmp	w0, #0x7
  424548:	b.eq	42459c <ferror@plt+0x2060c>  // b.none
  42454c:	cmp	w0, #0x8
  424550:	b.ne	4245a8 <ferror@plt+0x20618>  // b.any
  424554:	adrp	x0, 442000 <ferror@plt+0x3e070>
  424558:	add	x0, x0, #0xd20
  42455c:	b	4244f8 <ferror@plt+0x20568>
  424560:	adrp	x0, 442000 <ferror@plt+0x3e070>
  424564:	add	x0, x0, #0xcf0
  424568:	b	4244f8 <ferror@plt+0x20568>
  42456c:	adrp	x0, 442000 <ferror@plt+0x3e070>
  424570:	add	x0, x0, #0xce0
  424574:	b	4244f8 <ferror@plt+0x20568>
  424578:	adrp	x0, 442000 <ferror@plt+0x3e070>
  42457c:	add	x0, x0, #0xce8
  424580:	b	4244f8 <ferror@plt+0x20568>
  424584:	adrp	x0, 442000 <ferror@plt+0x3e070>
  424588:	add	x0, x0, #0xcd8
  42458c:	b	4244f8 <ferror@plt+0x20568>
  424590:	adrp	x0, 442000 <ferror@plt+0x3e070>
  424594:	add	x0, x0, #0xd08
  424598:	b	4244f8 <ferror@plt+0x20568>
  42459c:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4245a0:	add	x0, x0, #0xd10
  4245a4:	b	4244f8 <ferror@plt+0x20568>
  4245a8:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4245ac:	add	x0, x0, #0xcd8
  4245b0:	b	4244f8 <ferror@plt+0x20568>
  4245b4:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4245b8:	add	x0, x0, #0xd28
  4245bc:	b	4244f8 <ferror@plt+0x20568>
  4245c0:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4245c4:	add	x0, x0, #0xcd8
  4245c8:	b	4244f8 <ferror@plt+0x20568>
  4245cc:	stp	x29, x30, [sp, #-16]!
  4245d0:	mov	x29, sp
  4245d4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4245d8:	ldr	x0, [x0, #3632]
  4245dc:	bl	41c59c <ferror@plt+0x1860c>
  4245e0:	ldp	x29, x30, [sp], #16
  4245e4:	ret
  4245e8:	stp	x29, x30, [sp, #-16]!
  4245ec:	mov	x29, sp
  4245f0:	mov	w2, w1
  4245f4:	mov	w1, w0
  4245f8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4245fc:	ldr	x0, [x0, #3632]
  424600:	bl	41c768 <ferror@plt+0x187d8>
  424604:	ldp	x29, x30, [sp], #16
  424608:	ret
  42460c:	stp	x29, x30, [sp, #-16]!
  424610:	mov	x29, sp
  424614:	adrp	x0, 49b000 <ferror@plt+0x97070>
  424618:	ldr	x0, [x0, #3632]
  42461c:	bl	41c6d0 <ferror@plt+0x18740>
  424620:	ldp	x29, x30, [sp], #16
  424624:	ret
  424628:	stp	x29, x30, [sp, #-16]!
  42462c:	mov	x29, sp
  424630:	adrp	x0, 49b000 <ferror@plt+0x97070>
  424634:	ldr	x0, [x0, #3632]
  424638:	bl	41c730 <ferror@plt+0x187a0>
  42463c:	ldp	x29, x30, [sp], #16
  424640:	ret
  424644:	stp	x29, x30, [sp, #-16]!
  424648:	mov	x29, sp
  42464c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  424650:	ldr	x0, [x0, #3672]
  424654:	cbz	x0, 424674 <ferror@plt+0x206e4>
  424658:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42465c:	add	x0, x0, #0xe30
  424660:	str	xzr, [x0, #48]
  424664:	ldr	x0, [x0, #40]
  424668:	bl	428704 <ferror@plt+0x24774>
  42466c:	ldp	x29, x30, [sp], #16
  424670:	ret
  424674:	bl	428690 <ferror@plt+0x24700>
  424678:	adrp	x1, 49b000 <ferror@plt+0x97070>
  42467c:	str	x0, [x1, #3672]
  424680:	b	424658 <ferror@plt+0x206c8>
  424684:	adrp	x0, 49b000 <ferror@plt+0x97070>
  424688:	ldr	x0, [x0, #3672]
  42468c:	movi	d0, #0x0
  424690:	cbz	x0, 4246b4 <ferror@plt+0x20724>
  424694:	stp	x29, x30, [sp, #-16]!
  424698:	mov	x29, sp
  42469c:	mov	x1, #0x0                   	// #0
  4246a0:	bl	4288a0 <ferror@plt+0x24910>
  4246a4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4246a8:	str	d0, [x0, #3680]
  4246ac:	ldp	x29, x30, [sp], #16
  4246b0:	ret
  4246b4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4246b8:	str	d0, [x0, #3680]
  4246bc:	ret
  4246c0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4246c4:	ldr	d0, [x0, #3680]
  4246c8:	ret
  4246cc:	stp	x29, x30, [sp, #-32]!
  4246d0:	mov	x29, sp
  4246d4:	stp	x19, x20, [sp, #16]
  4246d8:	mov	x20, x0
  4246dc:	adrp	x19, 49b000 <ferror@plt+0x97070>
  4246e0:	add	x19, x19, #0xe30
  4246e4:	ldr	x0, [x19, #56]
  4246e8:	bl	413498 <ferror@plt+0xf508>
  4246ec:	mov	x0, x20
  4246f0:	bl	4200fc <ferror@plt+0x1c16c>
  4246f4:	str	x0, [x19, #56]
  4246f8:	ldp	x19, x20, [sp, #16]
  4246fc:	ldp	x29, x30, [sp], #32
  424700:	ret
  424704:	stp	x29, x30, [sp, #-80]!
  424708:	mov	x29, sp
  42470c:	stp	x19, x20, [sp, #16]
  424710:	mov	x20, x0
  424714:	cbz	x0, 42479c <ferror@plt+0x2080c>
  424718:	stp	x21, x22, [sp, #32]
  42471c:	stp	x23, x24, [sp, #48]
  424720:	str	x25, [sp, #64]
  424724:	mov	x23, x1
  424728:	mov	x24, x2
  42472c:	mov	x25, x3
  424730:	mov	x21, x4
  424734:	mov	x22, x5
  424738:	mov	w1, #0x2f                  	// #47
  42473c:	bl	403c40 <strchr@plt>
  424740:	mov	x19, x0
  424744:	cbnz	x0, 4247c4 <ferror@plt+0x20834>
  424748:	ldrb	w0, [x20]
  42474c:	cbz	w0, 4247f8 <ferror@plt+0x20868>
  424750:	cbz	x21, 424828 <ferror@plt+0x20898>
  424754:	mov	x0, #0x30                  	// #48
  424758:	bl	41ecec <ferror@plt+0x1ad5c>
  42475c:	mov	x19, x0
  424760:	mov	x0, x20
  424764:	bl	4200fc <ferror@plt+0x1c16c>
  424768:	str	x0, [x19]
  42476c:	str	x24, [x19, #40]
  424770:	str	w23, [x19, #8]
  424774:	str	x25, [x19, #16]
  424778:	str	x21, [x19, #24]
  42477c:	str	x22, [x19, #32]
  424780:	ldp	x21, x22, [sp, #32]
  424784:	ldp	x23, x24, [sp, #48]
  424788:	ldr	x25, [sp, #64]
  42478c:	mov	x0, x19
  424790:	ldp	x19, x20, [sp, #16]
  424794:	ldp	x29, x30, [sp], #80
  424798:	ret
  42479c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4247a0:	add	x2, x2, #0xd50
  4247a4:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4247a8:	add	x1, x1, #0xc40
  4247ac:	add	x1, x1, #0x10
  4247b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4247b4:	add	x0, x0, #0xb60
  4247b8:	bl	4149c4 <ferror@plt+0x10a34>
  4247bc:	mov	x19, x20
  4247c0:	b	42478c <ferror@plt+0x207fc>
  4247c4:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4247c8:	add	x2, x2, #0xd68
  4247cc:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4247d0:	add	x1, x1, #0xc40
  4247d4:	add	x1, x1, #0x10
  4247d8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4247dc:	add	x0, x0, #0xb60
  4247e0:	bl	4149c4 <ferror@plt+0x10a34>
  4247e4:	mov	x19, #0x0                   	// #0
  4247e8:	ldp	x21, x22, [sp, #32]
  4247ec:	ldp	x23, x24, [sp, #48]
  4247f0:	ldr	x25, [sp, #64]
  4247f4:	b	42478c <ferror@plt+0x207fc>
  4247f8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4247fc:	add	x2, x2, #0xd88
  424800:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424804:	add	x1, x1, #0xc40
  424808:	add	x1, x1, #0x10
  42480c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424810:	add	x0, x0, #0xb60
  424814:	bl	4149c4 <ferror@plt+0x10a34>
  424818:	ldp	x21, x22, [sp, #32]
  42481c:	ldp	x23, x24, [sp, #48]
  424820:	ldr	x25, [sp, #64]
  424824:	b	42478c <ferror@plt+0x207fc>
  424828:	adrp	x2, 442000 <ferror@plt+0x3e070>
  42482c:	add	x2, x2, #0xda0
  424830:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424834:	add	x1, x1, #0xc40
  424838:	add	x1, x1, #0x10
  42483c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424840:	add	x0, x0, #0xb60
  424844:	bl	4149c4 <ferror@plt+0x10a34>
  424848:	ldp	x21, x22, [sp, #32]
  42484c:	ldp	x23, x24, [sp, #48]
  424850:	ldr	x25, [sp, #64]
  424854:	b	42478c <ferror@plt+0x207fc>
  424858:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42485c:	mov	w1, #0x2                   	// #2
  424860:	str	w1, [x0, #1992]
  424864:	ret
  424868:	stp	x29, x30, [sp, #-32]!
  42486c:	mov	x29, sp
  424870:	stp	x19, x20, [sp, #16]
  424874:	mov	x20, x0
  424878:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42487c:	mov	w1, #0x3                   	// #3
  424880:	str	w1, [x0, #1992]
  424884:	adrp	x19, 49b000 <ferror@plt+0x97070>
  424888:	add	x19, x19, #0xe30
  42488c:	ldr	x0, [x19, #64]
  424890:	bl	413498 <ferror@plt+0xf508>
  424894:	mov	x0, x20
  424898:	bl	4200fc <ferror@plt+0x1c16c>
  42489c:	str	x0, [x19, #64]
  4248a0:	ldp	x19, x20, [sp, #16]
  4248a4:	ldp	x29, x30, [sp], #32
  4248a8:	ret
  4248ac:	stp	x29, x30, [sp, #-32]!
  4248b0:	mov	x29, sp
  4248b4:	stp	x19, x20, [sp, #16]
  4248b8:	mov	x20, x0
  4248bc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4248c0:	mov	w1, #0x1                   	// #1
  4248c4:	str	w1, [x0, #1992]
  4248c8:	adrp	x19, 49b000 <ferror@plt+0x97070>
  4248cc:	add	x19, x19, #0xe30
  4248d0:	ldr	x0, [x19, #64]
  4248d4:	bl	413498 <ferror@plt+0xf508>
  4248d8:	mov	x0, x20
  4248dc:	bl	4200fc <ferror@plt+0x1c16c>
  4248e0:	str	x0, [x19, #64]
  4248e4:	ldp	x19, x20, [sp, #16]
  4248e8:	ldp	x29, x30, [sp], #32
  4248ec:	ret
  4248f0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4248f4:	ldr	w0, [x0, #1992]
  4248f8:	cmp	w0, #0x0
  4248fc:	cset	w0, ne  // ne = any
  424900:	ret
  424904:	adrp	x0, 49b000 <ferror@plt+0x97070>
  424908:	ldr	w0, [x0, #2000]
  42490c:	cbz	w0, 424914 <ferror@plt+0x20984>
  424910:	ret
  424914:	stp	x29, x30, [sp, #-16]!
  424918:	mov	x29, sp
  42491c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424920:	add	x2, x2, #0xdb8
  424924:	mov	w1, #0x4                   	// #4
  424928:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42492c:	add	x0, x0, #0xb60
  424930:	bl	414944 <ferror@plt+0x109b4>
  424934:	b	424934 <ferror@plt+0x209a4>
  424938:	stp	x29, x30, [sp, #-32]!
  42493c:	mov	x29, sp
  424940:	stp	x19, x20, [sp, #16]
  424944:	mov	x20, x0
  424948:	cbz	x0, 42498c <ferror@plt+0x209fc>
  42494c:	mov	w1, #0x2f                  	// #47
  424950:	bl	403c40 <strchr@plt>
  424954:	mov	x19, x0
  424958:	cbnz	x0, 4249b4 <ferror@plt+0x20a24>
  42495c:	ldrb	w0, [x20]
  424960:	cbz	w0, 4249dc <ferror@plt+0x20a4c>
  424964:	mov	x0, #0x18                  	// #24
  424968:	bl	41ecec <ferror@plt+0x1ad5c>
  42496c:	mov	x19, x0
  424970:	mov	x0, x20
  424974:	bl	4200fc <ferror@plt+0x1c16c>
  424978:	str	x0, [x19]
  42497c:	mov	x0, x19
  424980:	ldp	x19, x20, [sp, #16]
  424984:	ldp	x29, x30, [sp], #32
  424988:	ret
  42498c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424990:	add	x2, x2, #0xdf8
  424994:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424998:	add	x1, x1, #0xc40
  42499c:	add	x1, x1, #0x28
  4249a0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4249a4:	add	x0, x0, #0xb60
  4249a8:	bl	4149c4 <ferror@plt+0x10a34>
  4249ac:	mov	x19, x20
  4249b0:	b	42497c <ferror@plt+0x209ec>
  4249b4:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4249b8:	add	x2, x2, #0xe10
  4249bc:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4249c0:	add	x1, x1, #0xc40
  4249c4:	add	x1, x1, #0x28
  4249c8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4249cc:	add	x0, x0, #0xb60
  4249d0:	bl	4149c4 <ferror@plt+0x10a34>
  4249d4:	mov	x19, #0x0                   	// #0
  4249d8:	b	42497c <ferror@plt+0x209ec>
  4249dc:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4249e0:	add	x2, x2, #0xe38
  4249e4:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4249e8:	add	x1, x1, #0xc40
  4249ec:	add	x1, x1, #0x28
  4249f0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4249f4:	add	x0, x0, #0xb60
  4249f8:	bl	4149c4 <ferror@plt+0x10a34>
  4249fc:	b	42497c <ferror@plt+0x209ec>
  424a00:	adrp	x0, 49b000 <ferror@plt+0x97070>
  424a04:	ldr	x0, [x0, #3704]
  424a08:	cbz	x0, 424a18 <ferror@plt+0x20a88>
  424a0c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  424a10:	ldr	x0, [x0, #3704]
  424a14:	ret
  424a18:	stp	x29, x30, [sp, #-32]!
  424a1c:	mov	x29, sp
  424a20:	str	x19, [sp, #16]
  424a24:	adrp	x0, 442000 <ferror@plt+0x3e070>
  424a28:	add	x0, x0, #0xe50
  424a2c:	bl	424938 <ferror@plt+0x209a8>
  424a30:	adrp	x19, 49b000 <ferror@plt+0x97070>
  424a34:	add	x19, x19, #0xe30
  424a38:	str	x0, [x19, #72]
  424a3c:	ldr	x0, [x0]
  424a40:	bl	413498 <ferror@plt+0xf508>
  424a44:	ldr	x19, [x19, #72]
  424a48:	adrp	x0, 43c000 <ferror@plt+0x38070>
  424a4c:	add	x0, x0, #0x898
  424a50:	bl	4200fc <ferror@plt+0x1c16c>
  424a54:	str	x0, [x19]
  424a58:	adrp	x0, 49b000 <ferror@plt+0x97070>
  424a5c:	ldr	x0, [x0, #3704]
  424a60:	ldr	x19, [sp, #16]
  424a64:	ldp	x29, x30, [sp], #32
  424a68:	ret
  424a6c:	stp	x29, x30, [sp, #-32]!
  424a70:	mov	x29, sp
  424a74:	cbz	x0, 424a9c <ferror@plt+0x20b0c>
  424a78:	str	x19, [sp, #16]
  424a7c:	mov	x19, x0
  424a80:	cbz	x1, 424ac0 <ferror@plt+0x20b30>
  424a84:	ldr	x0, [x0, #16]
  424a88:	bl	41f724 <ferror@plt+0x1b794>
  424a8c:	str	x0, [x19, #16]
  424a90:	ldr	x19, [sp, #16]
  424a94:	ldp	x29, x30, [sp], #32
  424a98:	ret
  424a9c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424aa0:	add	x2, x2, #0xe58
  424aa4:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424aa8:	add	x1, x1, #0xc40
  424aac:	add	x1, x1, #0x40
  424ab0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424ab4:	add	x0, x0, #0xb60
  424ab8:	bl	4149c4 <ferror@plt+0x10a34>
  424abc:	b	424a94 <ferror@plt+0x20b04>
  424ac0:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424ac4:	add	x2, x2, #0xe68
  424ac8:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424acc:	add	x1, x1, #0xc40
  424ad0:	add	x1, x1, #0x40
  424ad4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424ad8:	add	x0, x0, #0xb60
  424adc:	bl	4149c4 <ferror@plt+0x10a34>
  424ae0:	ldr	x19, [sp, #16]
  424ae4:	b	424a94 <ferror@plt+0x20b04>
  424ae8:	stp	x29, x30, [sp, #-32]!
  424aec:	mov	x29, sp
  424af0:	cbz	x0, 424b18 <ferror@plt+0x20b88>
  424af4:	str	x19, [sp, #16]
  424af8:	mov	x19, x0
  424afc:	cbz	x1, 424b3c <ferror@plt+0x20bac>
  424b00:	ldr	x0, [x0, #8]
  424b04:	bl	41f724 <ferror@plt+0x1b794>
  424b08:	str	x0, [x19, #8]
  424b0c:	ldr	x19, [sp, #16]
  424b10:	ldp	x29, x30, [sp], #32
  424b14:	ret
  424b18:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424b1c:	add	x2, x2, #0xe58
  424b20:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424b24:	add	x1, x1, #0xc40
  424b28:	add	x1, x1, #0x58
  424b2c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424b30:	add	x0, x0, #0xb60
  424b34:	bl	4149c4 <ferror@plt+0x10a34>
  424b38:	b	424b10 <ferror@plt+0x20b80>
  424b3c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424b40:	add	x2, x2, #0xe80
  424b44:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424b48:	add	x1, x1, #0xc40
  424b4c:	add	x1, x1, #0x58
  424b50:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424b54:	add	x0, x0, #0xb60
  424b58:	bl	4149c4 <ferror@plt+0x10a34>
  424b5c:	ldr	x19, [sp, #16]
  424b60:	b	424b10 <ferror@plt+0x20b80>
  424b64:	stp	x29, x30, [sp, #-112]!
  424b68:	mov	x29, sp
  424b6c:	str	x3, [sp, #96]
  424b70:	str	x5, [sp, #104]
  424b74:	cbz	x0, 424bd0 <ferror@plt+0x20c40>
  424b78:	stp	x23, x24, [sp, #48]
  424b7c:	stp	x25, x26, [sp, #64]
  424b80:	stp	x27, x28, [sp, #80]
  424b84:	mov	x23, x0
  424b88:	mov	x27, x1
  424b8c:	mov	x28, x2
  424b90:	mov	x25, x4
  424b94:	bl	40b0c4 <ferror@plt+0x7134>
  424b98:	cbz	w0, 424bf4 <ferror@plt+0x20c64>
  424b9c:	cbz	x25, 424c24 <ferror@plt+0x20c94>
  424ba0:	adrp	x2, 423000 <ferror@plt+0x1f070>
  424ba4:	add	x2, x2, #0xb8c
  424ba8:	mov	x1, x23
  424bac:	adrp	x0, 49b000 <ferror@plt+0x97070>
  424bb0:	ldr	x0, [x0, #3712]
  424bb4:	bl	41fb30 <ferror@plt+0x1bba0>
  424bb8:	cbz	x0, 424c54 <ferror@plt+0x20cc4>
  424bbc:	ldp	x23, x24, [sp, #48]
  424bc0:	ldp	x25, x26, [sp, #64]
  424bc4:	ldp	x27, x28, [sp, #80]
  424bc8:	ldp	x29, x30, [sp], #112
  424bcc:	ret
  424bd0:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424bd4:	add	x2, x2, #0xe98
  424bd8:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424bdc:	add	x1, x1, #0xc40
  424be0:	add	x1, x1, #0x70
  424be4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424be8:	add	x0, x0, #0xb60
  424bec:	bl	4149c4 <ferror@plt+0x10a34>
  424bf0:	b	424bc8 <ferror@plt+0x20c38>
  424bf4:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424bf8:	add	x2, x2, #0xeb0
  424bfc:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424c00:	add	x1, x1, #0xc40
  424c04:	add	x1, x1, #0x70
  424c08:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424c0c:	add	x0, x0, #0xb60
  424c10:	bl	4149c4 <ferror@plt+0x10a34>
  424c14:	ldp	x23, x24, [sp, #48]
  424c18:	ldp	x25, x26, [sp, #64]
  424c1c:	ldp	x27, x28, [sp, #80]
  424c20:	b	424bc8 <ferror@plt+0x20c38>
  424c24:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424c28:	add	x2, x2, #0xed0
  424c2c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424c30:	add	x1, x1, #0xc40
  424c34:	add	x1, x1, #0x70
  424c38:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424c3c:	add	x0, x0, #0xb60
  424c40:	bl	4149c4 <ferror@plt+0x10a34>
  424c44:	ldp	x23, x24, [sp, #48]
  424c48:	ldp	x25, x26, [sp, #64]
  424c4c:	ldp	x27, x28, [sp, #80]
  424c50:	b	424bc8 <ferror@plt+0x20c38>
  424c54:	stp	x19, x20, [sp, #16]
  424c58:	stp	x21, x22, [sp, #32]
  424c5c:	bl	424a00 <ferror@plt+0x20a70>
  424c60:	mov	x24, x0
  424c64:	mov	w2, #0xffffffff            	// #-1
  424c68:	adrp	x1, 43d000 <ferror@plt+0x39070>
  424c6c:	add	x1, x1, #0x8f0
  424c70:	mov	x0, x23
  424c74:	bl	421668 <ferror@plt+0x1d6d8>
  424c78:	mov	x22, x0
  424c7c:	ldr	x19, [x0]
  424c80:	cbz	x19, 424d48 <ferror@plt+0x20db8>
  424c84:	mov	w20, #0x0                   	// #0
  424c88:	adrp	x26, 423000 <ferror@plt+0x1f070>
  424c8c:	add	x26, x26, #0xb74
  424c90:	b	424ccc <ferror@plt+0x20d3c>
  424c94:	ldrb	w0, [x19]
  424c98:	cbz	w0, 424d00 <ferror@plt+0x20d70>
  424c9c:	ldr	x5, [sp, #104]
  424ca0:	mov	x4, x25
  424ca4:	ldr	x3, [sp, #96]
  424ca8:	mov	x2, x28
  424cac:	mov	x1, x27
  424cb0:	mov	x0, x19
  424cb4:	bl	424704 <ferror@plt+0x20774>
  424cb8:	mov	x1, x0
  424cbc:	mov	x0, x24
  424cc0:	bl	424a6c <ferror@plt+0x20adc>
  424cc4:	ldr	x19, [x22, x21, lsl #3]
  424cc8:	cbz	x19, 424d48 <ferror@plt+0x20db8>
  424ccc:	add	w20, w20, #0x1
  424cd0:	mov	w21, w20
  424cd4:	ldr	x0, [x22, x21, lsl #3]
  424cd8:	cbz	x0, 424c94 <ferror@plt+0x20d04>
  424cdc:	ldrb	w1, [x19]
  424ce0:	cbz	w1, 424d40 <ferror@plt+0x20db0>
  424ce4:	mov	x2, x26
  424ce8:	mov	x1, x19
  424cec:	ldr	x0, [x24, #8]
  424cf0:	bl	41fb30 <ferror@plt+0x1bba0>
  424cf4:	cbz	x0, 424d20 <ferror@plt+0x20d90>
  424cf8:	ldr	x24, [x0]
  424cfc:	b	424cc4 <ferror@plt+0x20d34>
  424d00:	mov	x3, x23
  424d04:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424d08:	add	x2, x2, #0xef0
  424d0c:	mov	w1, #0x4                   	// #4
  424d10:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424d14:	add	x0, x0, #0xb60
  424d18:	bl	414944 <ferror@plt+0x109b4>
  424d1c:	b	424d1c <ferror@plt+0x20d8c>
  424d20:	mov	x0, x19
  424d24:	bl	424938 <ferror@plt+0x209a8>
  424d28:	mov	x19, x0
  424d2c:	mov	x1, x0
  424d30:	mov	x0, x24
  424d34:	bl	424ae8 <ferror@plt+0x20b58>
  424d38:	mov	x24, x19
  424d3c:	b	424cc4 <ferror@plt+0x20d34>
  424d40:	mov	x19, x0
  424d44:	b	424ccc <ferror@plt+0x20d3c>
  424d48:	mov	x0, x22
  424d4c:	bl	421a08 <ferror@plt+0x1da78>
  424d50:	ldp	x19, x20, [sp, #16]
  424d54:	ldp	x21, x22, [sp, #32]
  424d58:	ldp	x23, x24, [sp, #48]
  424d5c:	ldp	x25, x26, [sp, #64]
  424d60:	ldp	x27, x28, [sp, #80]
  424d64:	b	424bc8 <ferror@plt+0x20c38>
  424d68:	stp	x29, x30, [sp, #-16]!
  424d6c:	mov	x29, sp
  424d70:	cbz	x0, 424da4 <ferror@plt+0x20e14>
  424d74:	mov	x4, x1
  424d78:	ldrb	w1, [x0]
  424d7c:	cmp	w1, #0x2f
  424d80:	b.ne	424dc8 <ferror@plt+0x20e38>  // b.any
  424d84:	cbz	x4, 424dec <ferror@plt+0x20e5c>
  424d88:	mov	x5, #0x0                   	// #0
  424d8c:	mov	x3, #0x0                   	// #0
  424d90:	mov	x2, #0x0                   	// #0
  424d94:	mov	x1, #0x0                   	// #0
  424d98:	bl	424b64 <ferror@plt+0x20bd4>
  424d9c:	ldp	x29, x30, [sp], #16
  424da0:	ret
  424da4:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424da8:	add	x2, x2, #0xe98
  424dac:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424db0:	add	x1, x1, #0xc40
  424db4:	add	x1, x1, #0x88
  424db8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424dbc:	add	x0, x0, #0xb60
  424dc0:	bl	4149c4 <ferror@plt+0x10a34>
  424dc4:	b	424d9c <ferror@plt+0x20e0c>
  424dc8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424dcc:	add	x2, x2, #0xf10
  424dd0:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424dd4:	add	x1, x1, #0xc40
  424dd8:	add	x1, x1, #0x88
  424ddc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424de0:	add	x0, x0, #0xb60
  424de4:	bl	4149c4 <ferror@plt+0x10a34>
  424de8:	b	424d9c <ferror@plt+0x20e0c>
  424dec:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424df0:	add	x2, x2, #0xed8
  424df4:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424df8:	add	x1, x1, #0xc40
  424dfc:	add	x1, x1, #0x88
  424e00:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424e04:	add	x0, x0, #0xb60
  424e08:	bl	4149c4 <ferror@plt+0x10a34>
  424e0c:	b	424d9c <ferror@plt+0x20e0c>
  424e10:	stp	x29, x30, [sp, #-16]!
  424e14:	mov	x29, sp
  424e18:	cbz	x0, 424e4c <ferror@plt+0x20ebc>
  424e1c:	mov	x4, x2
  424e20:	ldrb	w2, [x0]
  424e24:	cmp	w2, #0x2f
  424e28:	b.ne	424e70 <ferror@plt+0x20ee0>  // b.any
  424e2c:	cbz	x4, 424e94 <ferror@plt+0x20f04>
  424e30:	mov	x5, #0x0                   	// #0
  424e34:	mov	x3, #0x0                   	// #0
  424e38:	mov	x2, x1
  424e3c:	mov	x1, #0x0                   	// #0
  424e40:	bl	424b64 <ferror@plt+0x20bd4>
  424e44:	ldp	x29, x30, [sp], #16
  424e48:	ret
  424e4c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424e50:	add	x2, x2, #0xe98
  424e54:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424e58:	add	x1, x1, #0xc40
  424e5c:	add	x1, x1, #0x98
  424e60:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424e64:	add	x0, x0, #0xb60
  424e68:	bl	4149c4 <ferror@plt+0x10a34>
  424e6c:	b	424e44 <ferror@plt+0x20eb4>
  424e70:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424e74:	add	x2, x2, #0xf10
  424e78:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424e7c:	add	x1, x1, #0xc40
  424e80:	add	x1, x1, #0x98
  424e84:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424e88:	add	x0, x0, #0xb60
  424e8c:	bl	4149c4 <ferror@plt+0x10a34>
  424e90:	b	424e44 <ferror@plt+0x20eb4>
  424e94:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424e98:	add	x2, x2, #0xed8
  424e9c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424ea0:	add	x1, x1, #0xc40
  424ea4:	add	x1, x1, #0x98
  424ea8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424eac:	add	x0, x0, #0xb60
  424eb0:	bl	4149c4 <ferror@plt+0x10a34>
  424eb4:	b	424e44 <ferror@plt+0x20eb4>
  424eb8:	stp	x29, x30, [sp, #-16]!
  424ebc:	mov	x29, sp
  424ec0:	cbz	x0, 424ef4 <ferror@plt+0x20f64>
  424ec4:	mov	x4, x2
  424ec8:	mov	x5, x3
  424ecc:	ldrb	w2, [x0]
  424ed0:	cmp	w2, #0x2f
  424ed4:	b.ne	424f18 <ferror@plt+0x20f88>  // b.any
  424ed8:	cbz	x4, 424f3c <ferror@plt+0x20fac>
  424edc:	mov	x3, #0x0                   	// #0
  424ee0:	mov	x2, x1
  424ee4:	mov	x1, #0x0                   	// #0
  424ee8:	bl	424b64 <ferror@plt+0x20bd4>
  424eec:	ldp	x29, x30, [sp], #16
  424ef0:	ret
  424ef4:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424ef8:	add	x2, x2, #0xe98
  424efc:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424f00:	add	x1, x1, #0xc40
  424f04:	add	x1, x1, #0xb0
  424f08:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424f0c:	add	x0, x0, #0xb60
  424f10:	bl	4149c4 <ferror@plt+0x10a34>
  424f14:	b	424eec <ferror@plt+0x20f5c>
  424f18:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424f1c:	add	x2, x2, #0xf10
  424f20:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424f24:	add	x1, x1, #0xc40
  424f28:	add	x1, x1, #0xb0
  424f2c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424f30:	add	x0, x0, #0xb60
  424f34:	bl	4149c4 <ferror@plt+0x10a34>
  424f38:	b	424eec <ferror@plt+0x20f5c>
  424f3c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424f40:	add	x2, x2, #0xed8
  424f44:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424f48:	add	x1, x1, #0xc40
  424f4c:	add	x1, x1, #0xb0
  424f50:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424f54:	add	x0, x0, #0xb60
  424f58:	bl	4149c4 <ferror@plt+0x10a34>
  424f5c:	b	424eec <ferror@plt+0x20f5c>
  424f60:	stp	x29, x30, [sp, #-32]!
  424f64:	mov	x29, sp
  424f68:	cbz	x0, 424fa8 <ferror@plt+0x21018>
  424f6c:	stp	x19, x20, [sp, #16]
  424f70:	mov	x19, x0
  424f74:	mov	x20, x1
  424f78:	mov	x0, #0x18                  	// #24
  424f7c:	bl	41ecec <ferror@plt+0x1ad5c>
  424f80:	str	x19, [x0, #8]
  424f84:	str	x20, [x0, #16]
  424f88:	adrp	x1, 49b000 <ferror@plt+0x97070>
  424f8c:	add	x1, x1, #0xe30
  424f90:	ldr	x2, [x1, #88]
  424f94:	str	x2, [x0]
  424f98:	str	x0, [x1, #88]
  424f9c:	ldp	x19, x20, [sp, #16]
  424fa0:	ldp	x29, x30, [sp], #32
  424fa4:	ret
  424fa8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424fac:	add	x2, x2, #0xf28
  424fb0:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424fb4:	add	x1, x1, #0xc40
  424fb8:	add	x1, x1, #0xd0
  424fbc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424fc0:	add	x0, x0, #0xb60
  424fc4:	bl	4149c4 <ferror@plt+0x10a34>
  424fc8:	b	424fa0 <ferror@plt+0x21010>
  424fcc:	cbz	x0, 424ff0 <ferror@plt+0x21060>
  424fd0:	stp	x29, x30, [sp, #-16]!
  424fd4:	mov	x29, sp
  424fd8:	mov	x1, x0
  424fdc:	adrp	x0, 413000 <ferror@plt+0xf070>
  424fe0:	add	x0, x0, #0x498
  424fe4:	bl	424f60 <ferror@plt+0x20fd0>
  424fe8:	ldp	x29, x30, [sp], #16
  424fec:	ret
  424ff0:	ret
  424ff4:	stp	x29, x30, [sp, #-64]!
  424ff8:	mov	x29, sp
  424ffc:	stp	x19, x20, [sp, #16]
  425000:	str	x21, [sp, #32]
  425004:	mov	x21, x0
  425008:	mov	w19, w1
  42500c:	mov	w0, #0xffffffff            	// #-1
  425010:	str	w0, [sp, #56]
  425014:	str	w0, [sp, #60]
  425018:	str	w0, [sp, #48]
  42501c:	str	w0, [sp, #52]
  425020:	bl	423e90 <ferror@plt+0x1ff00>
  425024:	add	x0, sp, #0x38
  425028:	bl	403600 <pipe@plt>
  42502c:	tbnz	w0, #31, 42503c <ferror@plt+0x210ac>
  425030:	add	x0, sp, #0x30
  425034:	bl	403600 <pipe@plt>
  425038:	tbz	w0, #31, 425068 <ferror@plt+0x210d8>
  42503c:	bl	403e80 <__errno_location@plt>
  425040:	ldr	w0, [x0]
  425044:	bl	420748 <ferror@plt+0x1c7b8>
  425048:	mov	x3, x0
  42504c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  425050:	add	x2, x2, #0xf40
  425054:	mov	w1, #0x4                   	// #4
  425058:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42505c:	add	x0, x0, #0xb60
  425060:	bl	414944 <ferror@plt+0x109b4>
  425064:	b	425064 <ferror@plt+0x210d4>
  425068:	bl	4036a0 <fork@plt>
  42506c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  425070:	str	w0, [x1, #3644]
  425074:	tbnz	w0, #31, 4250f4 <ferror@plt+0x21164>
  425078:	cbnz	w0, 425184 <ferror@plt+0x211f4>
  42507c:	ldr	w0, [sp, #56]
  425080:	bl	4039c0 <close@plt>
  425084:	ldr	w0, [sp, #48]
  425088:	bl	4039c0 <close@plt>
  42508c:	mov	w20, #0xffffffff            	// #-1
  425090:	tbz	w19, #9, 425120 <ferror@plt+0x21190>
  425094:	mov	w1, #0x1                   	// #1
  425098:	ldr	w0, [sp, #60]
  42509c:	bl	423f54 <ferror@plt+0x1ffc4>
  4250a0:	tbnz	w0, #31, 4250c8 <ferror@plt+0x21138>
  4250a4:	mov	w1, #0x2                   	// #2
  4250a8:	ldr	w0, [sp, #52]
  4250ac:	bl	423f54 <ferror@plt+0x1ffc4>
  4250b0:	tbnz	w0, #31, 4250c8 <ferror@plt+0x21138>
  4250b4:	tbnz	w20, #31, 42513c <ferror@plt+0x211ac>
  4250b8:	mov	w1, #0x0                   	// #0
  4250bc:	mov	w0, w20
  4250c0:	bl	423f54 <ferror@plt+0x1ffc4>
  4250c4:	tbz	w0, #31, 42513c <ferror@plt+0x211ac>
  4250c8:	bl	403e80 <__errno_location@plt>
  4250cc:	ldr	w0, [x0]
  4250d0:	bl	420748 <ferror@plt+0x1c7b8>
  4250d4:	mov	x3, x0
  4250d8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4250dc:	add	x2, x2, #0xfa0
  4250e0:	mov	w1, #0x4                   	// #4
  4250e4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4250e8:	add	x0, x0, #0xb60
  4250ec:	bl	414944 <ferror@plt+0x109b4>
  4250f0:	b	4250f0 <ferror@plt+0x21160>
  4250f4:	bl	403e80 <__errno_location@plt>
  4250f8:	ldr	w0, [x0]
  4250fc:	bl	420748 <ferror@plt+0x1c7b8>
  425100:	mov	x3, x0
  425104:	adrp	x2, 442000 <ferror@plt+0x3e070>
  425108:	add	x2, x2, #0xf70
  42510c:	mov	w1, #0x4                   	// #4
  425110:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  425114:	add	x0, x0, #0xb60
  425118:	bl	414944 <ferror@plt+0x109b4>
  42511c:	b	42511c <ferror@plt+0x2118c>
  425120:	mov	w2, #0x0                   	// #0
  425124:	mov	w1, #0x0                   	// #0
  425128:	adrp	x0, 442000 <ferror@plt+0x3e070>
  42512c:	add	x0, x0, #0xf90
  425130:	bl	4037b0 <open@plt>
  425134:	mov	w20, w0
  425138:	b	425094 <ferror@plt+0x21104>
  42513c:	cmp	w20, #0x2
  425140:	b.gt	425170 <ferror@plt+0x211e0>
  425144:	ldr	w0, [sp, #60]
  425148:	cmp	w0, #0x2
  42514c:	b.gt	42517c <ferror@plt+0x211ec>
  425150:	ldr	w1, [sp, #52]
  425154:	mov	w0, #0x1                   	// #1
  425158:	cmp	w1, #0x2
  42515c:	b.le	4251d0 <ferror@plt+0x21240>
  425160:	mov	w0, w1
  425164:	bl	4039c0 <close@plt>
  425168:	mov	w0, #0x1                   	// #1
  42516c:	b	4251d0 <ferror@plt+0x21240>
  425170:	mov	w0, w20
  425174:	bl	4039c0 <close@plt>
  425178:	b	425144 <ferror@plt+0x211b4>
  42517c:	bl	4039c0 <close@plt>
  425180:	b	425150 <ferror@plt+0x211c0>
  425184:	adrp	x20, 49b000 <ferror@plt+0x97070>
  425188:	add	x20, x20, #0xe30
  42518c:	ldr	w0, [x20, #96]
  425190:	add	w0, w0, #0x1
  425194:	str	w0, [x20, #96]
  425198:	ldr	w0, [sp, #60]
  42519c:	bl	4039c0 <close@plt>
  4251a0:	ldr	w0, [sp, #52]
  4251a4:	bl	4039c0 <close@plt>
  4251a8:	eor	x4, x19, #0x100
  4251ac:	eor	x2, x19, #0x80
  4251b0:	mov	x5, x21
  4251b4:	ubfx	w4, w4, #8, #1
  4251b8:	ldr	w3, [sp, #48]
  4251bc:	ubfx	w2, w2, #7, #1
  4251c0:	ldr	w1, [sp, #56]
  4251c4:	ldr	w0, [x20, #12]
  4251c8:	bl	423fa4 <ferror@plt+0x20014>
  4251cc:	mov	w0, #0x0                   	// #0
  4251d0:	ldp	x19, x20, [sp, #16]
  4251d4:	ldr	x21, [sp, #32]
  4251d8:	ldp	x29, x30, [sp], #64
  4251dc:	ret
  4251e0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4251e4:	ldr	w0, [x0, #3732]
  4251e8:	ret
  4251ec:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4251f0:	ldr	w0, [x0, #3640]
  4251f4:	cmp	w0, #0x0
  4251f8:	cset	w0, eq  // eq = none
  4251fc:	ret
  425200:	adrp	x0, 49b000 <ferror@plt+0x97070>
  425204:	ldr	w0, [x0, #3640]
  425208:	cmp	w0, #0x400
  42520c:	cset	w0, ne  // ne = any
  425210:	ret
  425214:	stp	x29, x30, [sp, #-32]!
  425218:	mov	x29, sp
  42521c:	str	x19, [sp, #16]
  425220:	mov	x0, #0x10                  	// #16
  425224:	bl	4133b0 <ferror@plt+0xf420>
  425228:	mov	x19, x0
  42522c:	mov	x0, #0x400                 	// #1024
  425230:	bl	422464 <ferror@plt+0x1e4d4>
  425234:	str	x0, [x19]
  425238:	mov	x0, x19
  42523c:	ldr	x19, [sp, #16]
  425240:	ldp	x29, x30, [sp], #32
  425244:	ret
  425248:	stp	x29, x30, [sp, #-128]!
  42524c:	mov	x29, sp
  425250:	stp	x23, x24, [sp, #48]
  425254:	mov	x23, x0
  425258:	cbz	x0, 4254bc <ferror@plt+0x2152c>
  42525c:	mov	w0, w1
  425260:	mov	x1, x2
  425264:	cbz	w0, 425540 <ferror@plt+0x215b0>
  425268:	cbz	x2, 4254e0 <ferror@plt+0x21550>
  42526c:	stp	x21, x22, [sp, #32]
  425270:	stp	x27, x28, [sp, #80]
  425274:	mov	w2, w0
  425278:	ldr	x0, [x23]
  42527c:	bl	422a44 <ferror@plt+0x1eab4>
  425280:	mov	x27, #0x8                   	// #8
  425284:	ldr	x0, [x23]
  425288:	ldr	x1, [x0, #8]
  42528c:	cmp	x1, #0x13
  425290:	b.ls	425538 <ferror@plt+0x215a8>  // b.plast
  425294:	ldr	x21, [x0]
  425298:	ldr	w0, [x21]
  42529c:	lsl	w24, w0, #8
  4252a0:	and	w24, w24, #0xff0000
  4252a4:	lsr	w2, w0, #8
  4252a8:	and	w2, w2, #0xff00
  4252ac:	orr	w24, w24, w2
  4252b0:	lsr	w2, w0, #24
  4252b4:	orr	w0, w2, w0, lsl #24
  4252b8:	orr	w28, w24, w0
  4252bc:	orr	w24, w24, w0
  4252c0:	cmp	x1, x24
  4252c4:	b.cc	42554c <ferror@plt+0x215bc>  // b.lo, b.ul, b.last
  4252c8:	stp	x19, x20, [sp, #16]
  4252cc:	ldr	w1, [x21, #4]
  4252d0:	lsl	w0, w1, #8
  4252d4:	and	w0, w0, #0xff0000
  4252d8:	lsr	w2, w1, #8
  4252dc:	and	w2, w2, #0xff00
  4252e0:	orr	w0, w0, w2
  4252e4:	lsr	w2, w1, #24
  4252e8:	orr	w1, w2, w1, lsl #24
  4252ec:	orr	w0, w0, w1
  4252f0:	str	w0, [sp, #96]
  4252f4:	ldr	w1, [x21, #8]
  4252f8:	lsl	w0, w1, #8
  4252fc:	and	w0, w0, #0xff0000
  425300:	lsr	w2, w1, #8
  425304:	and	w2, w2, #0xff00
  425308:	orr	w0, w0, w2
  42530c:	lsr	w2, w1, #24
  425310:	orr	w1, w2, w1, lsl #24
  425314:	orr	w0, w0, w1
  425318:	str	w0, [sp, #100]
  42531c:	ldr	w2, [x21, #12]
  425320:	lsl	w1, w2, #8
  425324:	and	w1, w1, #0xff0000
  425328:	lsr	w3, w2, #8
  42532c:	and	w3, w3, #0xff00
  425330:	orr	w1, w1, w3
  425334:	lsr	w3, w2, #24
  425338:	orr	w2, w3, w2, lsl #24
  42533c:	orr	w1, w1, w2
  425340:	str	w1, [sp, #112]
  425344:	ldr	w1, [x21, #16]
  425348:	lsl	w20, w1, #8
  42534c:	and	w20, w20, #0xff0000
  425350:	lsr	w2, w1, #8
  425354:	and	w2, w2, #0xff00
  425358:	orr	w20, w20, w2
  42535c:	lsr	w2, w1, #24
  425360:	orr	w1, w2, w1, lsl #24
  425364:	orr	w20, w20, w1
  425368:	cbnz	w20, 425490 <ferror@plt+0x21500>
  42536c:	add	x21, x21, #0x14
  425370:	mov	x1, x27
  425374:	add	w0, w0, #0x1
  425378:	bl	41360c <ferror@plt+0xf67c>
  42537c:	str	x0, [sp, #104]
  425380:	mov	x1, #0x10                  	// #16
  425384:	ldr	w0, [sp, #112]
  425388:	bl	41360c <ferror@plt+0xf67c>
  42538c:	str	x0, [sp, #120]
  425390:	ldr	w0, [sp, #100]
  425394:	cbz	w0, 4253f4 <ferror@plt+0x21464>
  425398:	stp	x25, x26, [sp, #64]
  42539c:	mov	w22, w20
  4253a0:	ldr	w0, [x21], #4
  4253a4:	lsl	w19, w0, #8
  4253a8:	and	w19, w19, #0xff0000
  4253ac:	lsr	w1, w0, #8
  4253b0:	and	w1, w1, #0xff00
  4253b4:	orr	w19, w19, w1
  4253b8:	lsr	w1, w0, #24
  4253bc:	orr	w0, w1, w0, lsl #24
  4253c0:	orr	w19, w19, w0
  4253c4:	mov	w26, w22
  4253c8:	ldr	x25, [sp, #104]
  4253cc:	mov	x1, x19
  4253d0:	mov	x0, x21
  4253d4:	bl	420198 <ferror@plt+0x1c208>
  4253d8:	str	x0, [x25, x26, lsl #3]
  4253dc:	add	x21, x21, x19
  4253e0:	add	w22, w22, #0x1
  4253e4:	ldr	w0, [sp, #100]
  4253e8:	cmp	w22, w0
  4253ec:	b.cc	4253a0 <ferror@plt+0x21410>  // b.lo, b.ul, b.last
  4253f0:	ldp	x25, x26, [sp, #64]
  4253f4:	ldr	w0, [sp, #112]
  4253f8:	cbz	w0, 42547c <ferror@plt+0x214ec>
  4253fc:	ldr	x0, [x21], #8
  425400:	ubfiz	x1, x20, #4, #32
  425404:	ldr	x19, [sp, #120]
  425408:	add	x19, x19, x1
  42540c:	lsl	x1, x0, #40
  425410:	and	x1, x1, #0xff000000000000
  425414:	lsl	x2, x0, #24
  425418:	and	x2, x2, #0xff0000000000
  42541c:	orr	x1, x1, x2
  425420:	lsr	x2, x0, #56
  425424:	orr	x2, x2, x0, lsl #56
  425428:	orr	x1, x1, x2
  42542c:	lsl	x2, x0, #8
  425430:	and	x2, x2, #0xff00000000
  425434:	lsr	x3, x0, #8
  425438:	and	x3, x3, #0xff000000
  42543c:	orr	x2, x2, x3
  425440:	orr	x1, x1, x2
  425444:	fmov	d0, x1
  425448:	lsr	x1, x0, #24
  42544c:	and	x1, x1, #0xff0000
  425450:	lsr	x0, x0, #40
  425454:	and	x0, x0, #0xff00
  425458:	orr	x0, x1, x0
  42545c:	fmov	d1, x0
  425460:	orr	v0.8b, v0.8b, v1.8b
  425464:	bl	43c190 <ferror@plt+0x38200>
  425468:	str	q0, [x19]
  42546c:	add	w20, w20, #0x1
  425470:	ldr	w0, [sp, #112]
  425474:	cmp	w20, w0
  425478:	b.cc	4253fc <ferror@plt+0x2146c>  // b.lo, b.ul, b.last
  42547c:	ldr	x0, [x23]
  425480:	ldr	x1, [x0]
  425484:	add	x24, x1, x24
  425488:	cmp	x21, x24
  42548c:	b.ls	425504 <ferror@plt+0x21574>  // b.plast
  425490:	ldr	x0, [sp, #120]
  425494:	bl	413498 <ferror@plt+0xf508>
  425498:	ldr	x0, [sp, #104]
  42549c:	bl	421a08 <ferror@plt+0x1da78>
  4254a0:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4254a4:	add	x2, x2, #0xff0
  4254a8:	mov	w1, #0x4                   	// #4
  4254ac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4254b0:	add	x0, x0, #0xb60
  4254b4:	bl	414944 <ferror@plt+0x109b4>
  4254b8:	b	4254b8 <ferror@plt+0x21528>
  4254bc:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4254c0:	add	x2, x2, #0xfd0
  4254c4:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4254c8:	add	x1, x1, #0xc40
  4254cc:	add	x1, x1, #0xe8
  4254d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4254d4:	add	x0, x0, #0xb60
  4254d8:	bl	4149c4 <ferror@plt+0x10a34>
  4254dc:	b	425540 <ferror@plt+0x215b0>
  4254e0:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4254e4:	add	x2, x2, #0xfe0
  4254e8:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4254ec:	add	x1, x1, #0xc40
  4254f0:	add	x1, x1, #0xe8
  4254f4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4254f8:	add	x0, x0, #0xb60
  4254fc:	bl	4149c4 <ferror@plt+0x10a34>
  425500:	b	425540 <ferror@plt+0x215b0>
  425504:	mov	w2, w28
  425508:	mov	x1, #0x0                   	// #0
  42550c:	bl	423598 <ferror@plt+0x1f608>
  425510:	ldr	x19, [x23, #8]
  425514:	mov	w1, #0x20                  	// #32
  425518:	add	x0, sp, #0x60
  42551c:	bl	42014c <ferror@plt+0x1c1bc>
  425520:	mov	x1, x0
  425524:	mov	x0, x19
  425528:	bl	41f724 <ferror@plt+0x1b794>
  42552c:	str	x0, [x23, #8]
  425530:	ldp	x19, x20, [sp, #16]
  425534:	b	425284 <ferror@plt+0x212f4>
  425538:	ldp	x21, x22, [sp, #32]
  42553c:	ldp	x27, x28, [sp, #80]
  425540:	ldp	x23, x24, [sp, #48]
  425544:	ldp	x29, x30, [sp], #128
  425548:	ret
  42554c:	ldp	x21, x22, [sp, #32]
  425550:	ldp	x27, x28, [sp, #80]
  425554:	b	425540 <ferror@plt+0x215b0>
  425558:	stp	x29, x30, [sp, #-32]!
  42555c:	mov	x29, sp
  425560:	stp	x19, x20, [sp, #16]
  425564:	mov	x19, x0
  425568:	cbz	x0, 4255a0 <ferror@plt+0x21610>
  42556c:	ldr	x20, [x0, #8]
  425570:	cbz	x20, 425590 <ferror@plt+0x21600>
  425574:	mov	x0, x20
  425578:	bl	41fc34 <ferror@plt+0x1bca4>
  42557c:	mov	x1, x0
  425580:	ldr	x20, [x0]
  425584:	ldr	x0, [x19, #8]
  425588:	bl	41f934 <ferror@plt+0x1b9a4>
  42558c:	str	x0, [x19, #8]
  425590:	mov	x0, x20
  425594:	ldp	x19, x20, [sp, #16]
  425598:	ldp	x29, x30, [sp], #32
  42559c:	ret
  4255a0:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4255a4:	add	x2, x2, #0xfd0
  4255a8:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4255ac:	add	x1, x1, #0xc40
  4255b0:	add	x1, x1, #0x100
  4255b4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4255b8:	add	x0, x0, #0xb60
  4255bc:	bl	4149c4 <ferror@plt+0x10a34>
  4255c0:	mov	x20, x19
  4255c4:	b	425590 <ferror@plt+0x21600>
  4255c8:	stp	x29, x30, [sp, #-32]!
  4255cc:	mov	x29, sp
  4255d0:	cbz	x0, 425600 <ferror@plt+0x21670>
  4255d4:	str	x19, [sp, #16]
  4255d8:	mov	x19, x0
  4255dc:	ldr	x0, [x0, #8]
  4255e0:	bl	421a08 <ferror@plt+0x1da78>
  4255e4:	ldr	x0, [x19, #24]
  4255e8:	bl	413498 <ferror@plt+0xf508>
  4255ec:	mov	x0, x19
  4255f0:	bl	413498 <ferror@plt+0xf508>
  4255f4:	ldr	x19, [sp, #16]
  4255f8:	ldp	x29, x30, [sp], #32
  4255fc:	ret
  425600:	adrp	x2, 443000 <ferror@plt+0x3f070>
  425604:	add	x2, x2, #0x18
  425608:	adrp	x1, 443000 <ferror@plt+0x3f070>
  42560c:	add	x1, x1, #0xc40
  425610:	add	x1, x1, #0x118
  425614:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  425618:	add	x0, x0, #0xb60
  42561c:	bl	4149c4 <ferror@plt+0x10a34>
  425620:	b	4255f8 <ferror@plt+0x21668>
  425624:	stp	x29, x30, [sp, #-32]!
  425628:	mov	x29, sp
  42562c:	cbz	x0, 425674 <ferror@plt+0x216e4>
  425630:	str	x19, [sp, #16]
  425634:	mov	x19, x0
  425638:	ldr	x0, [x0, #8]
  42563c:	cbz	x0, 425654 <ferror@plt+0x216c4>
  425640:	mov	x0, x19
  425644:	bl	425558 <ferror@plt+0x215c8>
  425648:	bl	4255c8 <ferror@plt+0x21638>
  42564c:	ldr	x0, [x19, #8]
  425650:	cbnz	x0, 425640 <ferror@plt+0x216b0>
  425654:	mov	w1, #0x1                   	// #1
  425658:	ldr	x0, [x19]
  42565c:	bl	4224b4 <ferror@plt+0x1e524>
  425660:	mov	x0, x19
  425664:	bl	413498 <ferror@plt+0xf508>
  425668:	ldr	x19, [sp, #16]
  42566c:	ldp	x29, x30, [sp], #32
  425670:	ret
  425674:	adrp	x2, 442000 <ferror@plt+0x3e070>
  425678:	add	x2, x2, #0xfd0
  42567c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  425680:	add	x1, x1, #0xc40
  425684:	add	x1, x1, #0x130
  425688:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42568c:	add	x0, x0, #0xb60
  425690:	bl	4149c4 <ferror@plt+0x10a34>
  425694:	b	42566c <ferror@plt+0x216dc>
  425698:	stp	x29, x30, [sp, #-144]!
  42569c:	mov	x29, sp
  4256a0:	stp	x19, x20, [sp, #16]
  4256a4:	stp	x21, x22, [sp, #32]
  4256a8:	stp	x23, x24, [sp, #48]
  4256ac:	mov	w20, w0
  4256b0:	mov	x22, x1
  4256b4:	mov	x19, x2
  4256b8:	mov	w24, w3
  4256bc:	mov	x21, x4
  4256c0:	str	xzr, [sp, #120]
  4256c4:	str	xzr, [sp, #128]
  4256c8:	str	xzr, [sp, #136]
  4256cc:	cmp	w0, #0x8
  4256d0:	b.eq	425bd0 <ferror@plt+0x21c40>  // b.none
  4256d4:	b.hi	425748 <ferror@plt+0x217b8>  // b.pmore
  4256d8:	cmp	w0, #0x6
  4256dc:	b.eq	42581c <ferror@plt+0x2188c>  // b.none
  4256e0:	b.ls	42570c <ferror@plt+0x2177c>  // b.plast
  4256e4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4256e8:	ldr	w0, [x0, #3736]
  4256ec:	cbnz	w0, 425bc0 <ferror@plt+0x21c30>
  4256f0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4256f4:	ldr	w0, [x0, #2012]
  4256f8:	cbz	w0, 4258d8 <ferror@plt+0x21948>
  4256fc:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425700:	add	x0, x0, #0x120
  425704:	bl	414f38 <ferror@plt+0x10fa8>
  425708:	b	4258d8 <ferror@plt+0x21948>
  42570c:	cmp	w0, #0x1
  425710:	b.eq	425784 <ferror@plt+0x217f4>  // b.none
  425714:	cmp	w0, #0x2
  425718:	b.ne	4258d8 <ferror@plt+0x21948>  // b.any
  42571c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  425720:	ldr	w0, [x0, #3736]
  425724:	cbnz	w0, 4257b0 <ferror@plt+0x21820>
  425728:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42572c:	ldr	w0, [x0, #2012]
  425730:	cbz	w0, 4258d8 <ferror@plt+0x21948>
  425734:	mov	x1, x2
  425738:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42573c:	add	x0, x0, #0x68
  425740:	bl	414f38 <ferror@plt+0x10fa8>
  425744:	b	4258d8 <ferror@plt+0x21948>
  425748:	cmp	w0, #0xa
  42574c:	b.eq	4257c4 <ferror@plt+0x21834>  // b.none
  425750:	cmp	w0, #0xb
  425754:	b.ne	42577c <ferror@plt+0x217ec>  // b.any
  425758:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42575c:	ldr	w0, [x0, #3736]
  425760:	cbz	w0, 4258d8 <ferror@plt+0x21948>
  425764:	ldrb	w0, [x1]
  425768:	cbz	w0, 425804 <ferror@plt+0x21874>
  42576c:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425770:	add	x0, x0, #0x98
  425774:	bl	414f38 <ferror@plt+0x10fa8>
  425778:	b	4257d8 <ferror@plt+0x21848>
  42577c:	cmp	w0, #0x9
  425780:	b.ne	4258d8 <ferror@plt+0x21948>  // b.any
  425784:	adrp	x0, 49b000 <ferror@plt+0x97070>
  425788:	ldr	w0, [x0, #3736]
  42578c:	cbnz	w0, 425c08 <ferror@plt+0x21c78>
  425790:	adrp	x0, 49b000 <ferror@plt+0x97070>
  425794:	ldr	w0, [x0, #2012]
  425798:	cbz	w0, 4258d8 <ferror@plt+0x21948>
  42579c:	mov	x1, x22
  4257a0:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4257a4:	add	x0, x0, #0x158
  4257a8:	bl	414f38 <ferror@plt+0x10fa8>
  4257ac:	b	4258d8 <ferror@plt+0x21948>
  4257b0:	mov	x1, x2
  4257b4:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4257b8:	add	x0, x0, #0x50
  4257bc:	bl	414f38 <ferror@plt+0x10fa8>
  4257c0:	b	4258d8 <ferror@plt+0x21948>
  4257c4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4257c8:	ldr	w0, [x0, #3736]
  4257cc:	cbz	w0, 4258d8 <ferror@plt+0x21948>
  4257d0:	ldrb	w0, [x1]
  4257d4:	cbnz	w0, 4257f4 <ferror@plt+0x21864>
  4257d8:	cmp	x22, #0x0
  4257dc:	cset	w23, ne  // ne = any
  4257e0:	cmp	x19, #0x0
  4257e4:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  4257e8:	cinc	w23, w23, ne  // ne = any
  4257ec:	str	x22, [sp, #120]
  4257f0:	b	4258f8 <ferror@plt+0x21968>
  4257f4:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4257f8:	add	x0, x0, #0x80
  4257fc:	bl	414f38 <ferror@plt+0x10fa8>
  425800:	b	4257d8 <ferror@plt+0x21848>
  425804:	adrp	x0, 49b000 <ferror@plt+0x97070>
  425808:	ldr	w1, [x0, #3740]
  42580c:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425810:	add	x0, x0, #0xb0
  425814:	bl	414f38 <ferror@plt+0x10fa8>
  425818:	b	4257d8 <ferror@plt+0x21848>
  42581c:	ldr	q0, [x4]
  425820:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425824:	add	x0, x0, #0xc10
  425828:	ldr	q1, [x0]
  42582c:	str	q0, [sp, #96]
  425830:	bl	43bce0 <ferror@plt+0x37d50>
  425834:	cmp	w0, #0x0
  425838:	cset	w23, ne  // ne = any
  42583c:	movi	v1.2d, #0x0
  425840:	ldr	q0, [sp, #96]
  425844:	bl	43bce0 <ferror@plt+0x37d50>
  425848:	cmp	w0, #0x0
  42584c:	cset	w0, ne  // ne = any
  425850:	and	w23, w0, w23
  425854:	adrp	x0, 49b000 <ferror@plt+0x97070>
  425858:	ldr	w0, [x0, #3736]
  42585c:	cbz	w0, 425b34 <ferror@plt+0x21ba4>
  425860:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425864:	add	x0, x0, #0x30
  425868:	adrp	x1, 443000 <ferror@plt+0x3f070>
  42586c:	add	x1, x1, #0x28
  425870:	cmp	w23, #0x0
  425874:	mov	x3, x22
  425878:	adrp	x2, 49b000 <ferror@plt+0x97070>
  42587c:	ldr	w2, [x2, #3740]
  425880:	csel	x1, x1, x0, ne  // ne = any
  425884:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425888:	add	x0, x0, #0xb8
  42588c:	bl	414f38 <ferror@plt+0x10fa8>
  425890:	ldr	q0, [x21]
  425894:	str	q0, [sp, #96]
  425898:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42589c:	add	x0, x0, #0xc20
  4258a0:	ldr	q1, [x0]
  4258a4:	bl	43bce0 <ferror@plt+0x37d50>
  4258a8:	cbnz	w0, 425aec <ferror@plt+0x21b5c>
  4258ac:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4258b0:	add	x1, x1, #0x898
  4258b4:	cmp	x19, #0x0
  4258b8:	csel	x1, x1, x19, eq  // eq = none
  4258bc:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4258c0:	add	x0, x0, #0xc8
  4258c4:	bl	414f38 <ferror@plt+0x10fa8>
  4258c8:	cbz	w23, 4258d8 <ferror@plt+0x21948>
  4258cc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4258d0:	ldr	w0, [x0, #2024]
  4258d4:	cbnz	w0, 425b9c <ferror@plt+0x21c0c>
  4258d8:	cmp	x22, #0x0
  4258dc:	cset	w23, ne  // ne = any
  4258e0:	cmp	x19, #0x0
  4258e4:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  4258e8:	cinc	w23, w23, ne  // ne = any
  4258ec:	str	x22, [sp, #120]
  4258f0:	cmp	x22, #0x0
  4258f4:	csel	x19, x19, x22, ne  // ne = any
  4258f8:	str	x19, [sp, #128]
  4258fc:	mov	x0, #0x400                 	// #1024
  425900:	bl	422464 <ferror@plt+0x1e4d4>
  425904:	mov	x19, x0
  425908:	mov	w1, #0x0                   	// #0
  42590c:	bl	423e50 <ferror@plt+0x1fec0>
  425910:	mov	w1, w20
  425914:	mov	x0, x19
  425918:	bl	423e50 <ferror@plt+0x1fec0>
  42591c:	mov	w1, w23
  425920:	mov	x0, x19
  425924:	bl	423e50 <ferror@plt+0x1fec0>
  425928:	mov	w1, w24
  42592c:	mov	x0, x19
  425930:	bl	423e50 <ferror@plt+0x1fec0>
  425934:	mov	w1, #0x0                   	// #0
  425938:	mov	x0, x19
  42593c:	bl	423e50 <ferror@plt+0x1fec0>
  425940:	cbz	w23, 4259a4 <ferror@plt+0x21a14>
  425944:	stp	x25, x26, [sp, #64]
  425948:	ldr	x0, [sp, #120]
  42594c:	bl	4034d0 <strlen@plt>
  425950:	mov	x25, x0
  425954:	mov	w1, w0
  425958:	mov	x0, x19
  42595c:	bl	423e50 <ferror@plt+0x1fec0>
  425960:	mov	w2, w25
  425964:	ldr	x1, [sp, #120]
  425968:	mov	x0, x19
  42596c:	bl	422a44 <ferror@plt+0x1eab4>
  425970:	cmp	w23, #0x1
  425974:	b.ls	425c1c <ferror@plt+0x21c8c>  // b.plast
  425978:	ldr	x0, [sp, #128]
  42597c:	bl	4034d0 <strlen@plt>
  425980:	mov	x23, x0
  425984:	mov	w1, w0
  425988:	mov	x0, x19
  42598c:	bl	423e50 <ferror@plt+0x1fec0>
  425990:	mov	w2, w23
  425994:	ldr	x1, [sp, #128]
  425998:	mov	x0, x19
  42599c:	bl	422a44 <ferror@plt+0x1eab4>
  4259a0:	ldp	x25, x26, [sp, #64]
  4259a4:	cbz	w24, 425a34 <ferror@plt+0x21aa4>
  4259a8:	mov	x23, x21
  4259ac:	sub	w24, w24, #0x1
  4259b0:	add	x21, x21, x24, lsl #4
  4259b4:	mov	x24, #0x8                   	// #8
  4259b8:	ldr	q0, [x23]
  4259bc:	bl	43c284 <ferror@plt+0x382f4>
  4259c0:	fmov	x2, d0
  4259c4:	lsl	x0, x2, #40
  4259c8:	and	x0, x0, #0xff000000000000
  4259cc:	lsl	x1, x2, #24
  4259d0:	and	x1, x1, #0xff0000000000
  4259d4:	orr	x0, x0, x1
  4259d8:	lsr	x1, x2, #56
  4259dc:	orr	x1, x1, x2, lsl #56
  4259e0:	orr	x0, x0, x1
  4259e4:	lsl	x1, x2, #8
  4259e8:	and	x1, x1, #0xff00000000
  4259ec:	lsr	x3, x2, #8
  4259f0:	and	x3, x3, #0xff000000
  4259f4:	orr	x1, x1, x3
  4259f8:	orr	x0, x0, x1
  4259fc:	lsr	x1, x2, #24
  425a00:	and	x1, x1, #0xff0000
  425a04:	lsr	x2, x2, #40
  425a08:	and	x2, x2, #0xff00
  425a0c:	orr	x2, x1, x2
  425a10:	orr	x2, x0, x2
  425a14:	str	x2, [sp, #112]
  425a18:	mov	x2, x24
  425a1c:	add	x1, sp, #0x70
  425a20:	mov	x0, x19
  425a24:	bl	422a44 <ferror@plt+0x1eab4>
  425a28:	cmp	x23, x21
  425a2c:	add	x23, x23, #0x10
  425a30:	b.ne	4259b8 <ferror@plt+0x21a28>  // b.any
  425a34:	ldr	x21, [x19, #8]
  425a38:	lsl	w0, w21, #8
  425a3c:	and	w0, w0, #0xff0000
  425a40:	lsr	w1, w21, #8
  425a44:	and	w1, w1, #0xff00
  425a48:	orr	w0, w0, w1
  425a4c:	lsr	w1, w21, #24
  425a50:	orr	w1, w1, w21, lsl #24
  425a54:	orr	w0, w0, w1
  425a58:	str	w0, [sp, #112]
  425a5c:	mov	x3, #0x4                   	// #4
  425a60:	add	x2, sp, #0x70
  425a64:	mov	x1, #0x0                   	// #0
  425a68:	mov	x0, x19
  425a6c:	bl	4233e8 <ferror@plt+0x1f458>
  425a70:	mov	w1, #0x0                   	// #0
  425a74:	mov	x0, x19
  425a78:	bl	4224b4 <ferror@plt+0x1e524>
  425a7c:	mov	x23, x0
  425a80:	adrp	x0, 49b000 <ferror@plt+0x97070>
  425a84:	ldr	w0, [x0, #2028]
  425a88:	tbnz	w0, #31, 425abc <ferror@plt+0x21b2c>
  425a8c:	and	x24, x21, #0xffffffff
  425a90:	adrp	x19, 49b000 <ferror@plt+0x97070>
  425a94:	add	x19, x19, #0x7c8
  425a98:	mov	x2, x24
  425a9c:	mov	x1, x23
  425aa0:	ldr	w0, [x19, #36]
  425aa4:	bl	403a20 <write@plt>
  425aa8:	tbz	w0, #31, 425abc <ferror@plt+0x21b2c>
  425aac:	bl	403e80 <__errno_location@plt>
  425ab0:	ldr	w0, [x0]
  425ab4:	cmp	w0, #0x4
  425ab8:	b.eq	425a98 <ferror@plt+0x21b08>  // b.none
  425abc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  425ac0:	ldr	w0, [x0, #3744]
  425ac4:	cbnz	w0, 425c24 <ferror@plt+0x21c94>
  425ac8:	mov	x0, x23
  425acc:	bl	413498 <ferror@plt+0xf508>
  425ad0:	cmp	w20, #0x5
  425ad4:	b.eq	425df0 <ferror@plt+0x21e60>  // b.none
  425ad8:	ldp	x19, x20, [sp, #16]
  425adc:	ldp	x21, x22, [sp, #32]
  425ae0:	ldp	x23, x24, [sp, #48]
  425ae4:	ldp	x29, x30, [sp], #144
  425ae8:	ret
  425aec:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425af0:	add	x0, x0, #0xc10
  425af4:	ldr	q1, [x0]
  425af8:	ldr	q0, [sp, #96]
  425afc:	bl	43bce0 <ferror@plt+0x37d50>
  425b00:	cbnz	w0, 425b24 <ferror@plt+0x21b94>
  425b04:	adrp	x1, 43c000 <ferror@plt+0x38070>
  425b08:	add	x1, x1, #0x898
  425b0c:	cmp	x19, #0x0
  425b10:	csel	x1, x1, x19, eq  // eq = none
  425b14:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425b18:	add	x0, x0, #0xd8
  425b1c:	bl	414f38 <ferror@plt+0x10fa8>
  425b20:	b	4258c8 <ferror@plt+0x21938>
  425b24:	adrp	x0, 43c000 <ferror@plt+0x38070>
  425b28:	add	x0, x0, #0x728
  425b2c:	bl	414f38 <ferror@plt+0x10fa8>
  425b30:	b	4258c8 <ferror@plt+0x21938>
  425b34:	adrp	x0, 49b000 <ferror@plt+0x97070>
  425b38:	ldr	w0, [x0, #2012]
  425b3c:	cbz	w0, 425b68 <ferror@plt+0x21bd8>
  425b40:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425b44:	add	x0, x0, #0x40
  425b48:	adrp	x1, 443000 <ferror@plt+0x3f070>
  425b4c:	add	x1, x1, #0x38
  425b50:	cmp	w23, #0x0
  425b54:	csel	x1, x1, x0, ne  // ne = any
  425b58:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425b5c:	add	x0, x0, #0xe8
  425b60:	bl	414f38 <ferror@plt+0x10fa8>
  425b64:	b	4258c8 <ferror@plt+0x21938>
  425b68:	adrp	x0, 49b000 <ferror@plt+0x97070>
  425b6c:	ldr	w0, [x0, #2016]
  425b70:	cbnz	w0, 4258c8 <ferror@plt+0x21938>
  425b74:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425b78:	add	x0, x0, #0x40
  425b7c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  425b80:	add	x1, x1, #0x38
  425b84:	cmp	w23, #0x0
  425b88:	csel	x1, x1, x0, ne  // ne = any
  425b8c:	adrp	x0, 43d000 <ferror@plt+0x39070>
  425b90:	add	x0, x0, #0x5c0
  425b94:	bl	414f38 <ferror@plt+0x10fa8>
  425b98:	b	4258c8 <ferror@plt+0x21938>
  425b9c:	stp	x25, x26, [sp, #64]
  425ba0:	str	x27, [sp, #80]
  425ba4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  425ba8:	ldr	w0, [x0, #3736]
  425bac:	cbz	w0, 425bbc <ferror@plt+0x21c2c>
  425bb0:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425bb4:	add	x0, x0, #0x100
  425bb8:	bl	414f38 <ferror@plt+0x10fa8>
  425bbc:	bl	403a40 <abort@plt>
  425bc0:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425bc4:	add	x0, x0, #0x110
  425bc8:	bl	414f38 <ferror@plt+0x10fa8>
  425bcc:	b	4258d8 <ferror@plt+0x21948>
  425bd0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  425bd4:	ldr	w0, [x0, #3736]
  425bd8:	cbnz	w0, 425bf8 <ferror@plt+0x21c68>
  425bdc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  425be0:	ldr	w0, [x0, #2012]
  425be4:	cbz	w0, 4258d8 <ferror@plt+0x21948>
  425be8:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425bec:	add	x0, x0, #0x140
  425bf0:	bl	414f38 <ferror@plt+0x10fa8>
  425bf4:	b	4258d8 <ferror@plt+0x21948>
  425bf8:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425bfc:	add	x0, x0, #0x130
  425c00:	bl	414f38 <ferror@plt+0x10fa8>
  425c04:	b	4258d8 <ferror@plt+0x21948>
  425c08:	mov	x1, x22
  425c0c:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425c10:	add	x0, x0, #0x150
  425c14:	bl	414f38 <ferror@plt+0x10fa8>
  425c18:	b	4258d8 <ferror@plt+0x21948>
  425c1c:	ldp	x25, x26, [sp, #64]
  425c20:	b	4259a4 <ferror@plt+0x21a14>
  425c24:	bl	425214 <ferror@plt+0x21284>
  425c28:	mov	x24, x0
  425c2c:	mov	x2, x23
  425c30:	mov	w1, w21
  425c34:	bl	425248 <ferror@plt+0x212b8>
  425c38:	mov	x0, x24
  425c3c:	bl	425558 <ferror@plt+0x215c8>
  425c40:	mov	x19, x0
  425c44:	cbz	x0, 425cc8 <ferror@plt+0x21d38>
  425c48:	ldr	x0, [x24]
  425c4c:	ldr	x0, [x0, #8]
  425c50:	cbnz	x0, 425cf8 <ferror@plt+0x21d68>
  425c54:	mov	x0, x24
  425c58:	bl	425624 <ferror@plt+0x21694>
  425c5c:	ldr	w0, [x19]
  425c60:	bl	4244b0 <ferror@plt+0x20520>
  425c64:	mov	x1, x0
  425c68:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425c6c:	add	x0, x0, #0x1a0
  425c70:	bl	4150d0 <ferror@plt+0x11140>
  425c74:	ldr	w0, [x19, #4]
  425c78:	cbz	w0, 425ca8 <ferror@plt+0x21d18>
  425c7c:	mov	w21, #0x0                   	// #0
  425c80:	adrp	x24, 443000 <ferror@plt+0x3f070>
  425c84:	add	x24, x24, #0x1b0
  425c88:	ldr	x0, [x19, #8]
  425c8c:	ldr	x1, [x0, w21, uxtw #3]
  425c90:	mov	x0, x24
  425c94:	bl	4150d0 <ferror@plt+0x11140>
  425c98:	add	w21, w21, #0x1
  425c9c:	ldr	w0, [x19, #4]
  425ca0:	cmp	w21, w0
  425ca4:	b.cc	425c88 <ferror@plt+0x21cf8>  // b.lo, b.ul, b.last
  425ca8:	ldr	w0, [x19, #16]
  425cac:	cbnz	w0, 425d28 <ferror@plt+0x21d98>
  425cb0:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425cb4:	add	x0, x0, #0x1d0
  425cb8:	bl	4150d0 <ferror@plt+0x11140>
  425cbc:	mov	x0, x19
  425cc0:	bl	4255c8 <ferror@plt+0x21638>
  425cc4:	b	425ac8 <ferror@plt+0x21b38>
  425cc8:	adrp	x4, 443000 <ferror@plt+0x3f070>
  425ccc:	add	x4, x4, #0x168
  425cd0:	adrp	x3, 443000 <ferror@plt+0x3f070>
  425cd4:	add	x3, x3, #0xc40
  425cd8:	add	x3, x3, #0x148
  425cdc:	mov	w2, #0x2a1                 	// #673
  425ce0:	adrp	x1, 443000 <ferror@plt+0x3f070>
  425ce4:	add	x1, x1, #0x178
  425ce8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  425cec:	add	x0, x0, #0xb60
  425cf0:	bl	414c24 <ferror@plt+0x10c94>
  425cf4:	b	425c48 <ferror@plt+0x21cb8>
  425cf8:	adrp	x4, 443000 <ferror@plt+0x3f070>
  425cfc:	add	x4, x4, #0x188
  425d00:	adrp	x3, 443000 <ferror@plt+0x3f070>
  425d04:	add	x3, x3, #0xc40
  425d08:	add	x3, x3, #0x148
  425d0c:	mov	w2, #0x2a2                 	// #674
  425d10:	adrp	x1, 443000 <ferror@plt+0x3f070>
  425d14:	add	x1, x1, #0x178
  425d18:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  425d1c:	add	x0, x0, #0xb60
  425d20:	bl	414c24 <ferror@plt+0x10c94>
  425d24:	b	425c54 <ferror@plt+0x21cc4>
  425d28:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425d2c:	add	x0, x0, #0x1b8
  425d30:	bl	4150d0 <ferror@plt+0x11140>
  425d34:	ldr	w0, [x19, #16]
  425d38:	cbz	w0, 425de0 <ferror@plt+0x21e50>
  425d3c:	stp	x25, x26, [sp, #64]
  425d40:	str	x27, [sp, #80]
  425d44:	mov	w21, #0x0                   	// #0
  425d48:	adrp	x25, 43c000 <ferror@plt+0x38070>
  425d4c:	add	x25, x25, #0x898
  425d50:	adrp	x24, 443000 <ferror@plt+0x3f070>
  425d54:	add	x24, x24, #0x48
  425d58:	adrp	x26, 443000 <ferror@plt+0x3f070>
  425d5c:	b	425d8c <ferror@plt+0x21dfc>
  425d60:	cmp	w21, #0x0
  425d64:	csel	x27, x24, x25, ne  // ne = any
  425d68:	ldr	q0, [sp, #96]
  425d6c:	bl	43c284 <ferror@plt+0x382f4>
  425d70:	mov	x1, x27
  425d74:	add	x0, x26, #0x1c8
  425d78:	bl	4150d0 <ferror@plt+0x11140>
  425d7c:	add	w21, w21, #0x1
  425d80:	ldr	w0, [x19, #16]
  425d84:	cmp	w21, w0
  425d88:	b.cs	425dd8 <ferror@plt+0x21e48>  // b.hs, b.nlast
  425d8c:	ldr	x0, [x19, #24]
  425d90:	ubfiz	x1, x21, #4, #32
  425d94:	add	x0, x0, x1
  425d98:	ldr	q0, [x0]
  425d9c:	str	q0, [sp, #96]
  425da0:	bl	43beb0 <ferror@plt+0x37f20>
  425da4:	mov	x27, x0
  425da8:	bl	43c100 <ferror@plt+0x38170>
  425dac:	mov	v1.16b, v0.16b
  425db0:	ldr	q0, [sp, #96]
  425db4:	bl	43bce0 <ferror@plt+0x37d50>
  425db8:	cbnz	w0, 425d60 <ferror@plt+0x21dd0>
  425dbc:	cmp	w21, #0x0
  425dc0:	mov	x2, x27
  425dc4:	csel	x1, x24, x25, ne  // ne = any
  425dc8:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425dcc:	add	x0, x0, #0x1c0
  425dd0:	bl	4150d0 <ferror@plt+0x11140>
  425dd4:	b	425d7c <ferror@plt+0x21dec>
  425dd8:	ldp	x25, x26, [sp, #64]
  425ddc:	ldr	x27, [sp, #80]
  425de0:	adrp	x0, 43f000 <ferror@plt+0x3b070>
  425de4:	add	x0, x0, #0xd50
  425de8:	bl	4150d0 <ferror@plt+0x11140>
  425dec:	b	425cb0 <ferror@plt+0x21d20>
  425df0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  425df4:	ldr	w0, [x0, #3736]
  425df8:	cbnz	w0, 425ad8 <ferror@plt+0x21b48>
  425dfc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  425e00:	ldr	w0, [x0, #2012]
  425e04:	cbnz	w0, 425e28 <ferror@plt+0x21e98>
  425e08:	adrp	x0, 49b000 <ferror@plt+0x97070>
  425e0c:	ldr	w0, [x0, #2016]
  425e10:	cbnz	w0, 425ad8 <ferror@plt+0x21b48>
  425e14:	mov	x1, x22
  425e18:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425e1c:	add	x0, x0, #0x1e8
  425e20:	bl	414f38 <ferror@plt+0x10fa8>
  425e24:	b	425ad8 <ferror@plt+0x21b48>
  425e28:	mov	x1, x22
  425e2c:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425e30:	add	x0, x0, #0x1d8
  425e34:	bl	414f38 <ferror@plt+0x10fa8>
  425e38:	b	425ad8 <ferror@plt+0x21b48>
  425e3c:	stp	x29, x30, [sp, #-176]!
  425e40:	mov	x29, sp
  425e44:	stp	x23, x24, [sp, #48]
  425e48:	mov	x23, x0
  425e4c:	mov	x24, x1
  425e50:	str	x2, [sp, #168]
  425e54:	mov	w0, #0x5                   	// #5
  425e58:	bl	4144a8 <ferror@plt+0x10518>
  425e5c:	orr	w0, w0, #0x18
  425e60:	bl	4144a8 <ferror@plt+0x10518>
  425e64:	cbz	x23, 425f50 <ferror@plt+0x21fc0>
  425e68:	cbz	x24, 425f74 <ferror@plt+0x21fe4>
  425e6c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  425e70:	ldr	w0, [x0, #2000]
  425e74:	cbnz	w0, 425f98 <ferror@plt+0x22008>
  425e78:	adrp	x0, 49b000 <ferror@plt+0x97070>
  425e7c:	mov	w1, #0x1                   	// #1
  425e80:	str	w1, [x0, #2000]
  425e84:	add	x0, sp, #0xb0
  425e88:	str	x0, [sp, #128]
  425e8c:	str	x0, [sp, #136]
  425e90:	add	x0, sp, #0xa0
  425e94:	str	x0, [sp, #144]
  425e98:	str	wzr, [sp, #156]
  425e9c:	str	wzr, [sp, #152]
  425ea0:	ldr	x0, [sp, #136]
  425ea4:	sub	x0, x0, #0x8
  425ea8:	ldr	x0, [x0]
  425eac:	cbnz	x0, 425fbc <ferror@plt+0x2202c>
  425eb0:	stp	x19, x20, [sp, #16]
  425eb4:	stp	x21, x22, [sp, #32]
  425eb8:	stp	x25, x26, [sp, #64]
  425ebc:	bl	41c8c8 <ferror@plt+0x18938>
  425ec0:	mov	w19, w0
  425ec4:	bl	41c8c8 <ferror@plt+0x18938>
  425ec8:	mov	w21, w0
  425ecc:	bl	41c8c8 <ferror@plt+0x18938>
  425ed0:	mov	w22, w0
  425ed4:	bl	41c8c8 <ferror@plt+0x18938>
  425ed8:	adrp	x20, 49b000 <ferror@plt+0x97070>
  425edc:	add	x20, x20, #0xe30
  425ee0:	add	x25, x20, #0x78
  425ee4:	mov	w6, w0
  425ee8:	mov	w5, w22
  425eec:	mov	w4, w21
  425ef0:	mov	w3, w19
  425ef4:	adrp	x2, 443000 <ferror@plt+0x3f070>
  425ef8:	add	x2, x2, #0x250
  425efc:	mov	x1, #0x25                  	// #37
  425f00:	mov	x0, x25
  425f04:	bl	42fdb8 <ferror@plt+0x2be28>
  425f08:	str	x25, [x20, #160]
  425f0c:	ldr	w25, [x23]
  425f10:	ldr	x19, [x24]
  425f14:	ldr	x0, [x19]
  425f18:	str	x0, [x20, #168]
  425f1c:	bl	40b518 <ferror@plt+0x7588>
  425f20:	str	x0, [x20, #176]
  425f24:	cmp	w25, #0x1
  425f28:	b.ls	426720 <ferror@plt+0x22790>  // b.plast
  425f2c:	stp	x27, x28, [sp, #80]
  425f30:	mov	w21, #0x1                   	// #1
  425f34:	adrp	x28, 443000 <ferror@plt+0x3f070>
  425f38:	add	x28, x28, #0x268
  425f3c:	adrp	x27, 443000 <ferror@plt+0x3f070>
  425f40:	add	x27, x27, #0x280
  425f44:	adrp	x26, 49b000 <ferror@plt+0x97070>
  425f48:	add	x26, x26, #0x7c8
  425f4c:	b	42600c <ferror@plt+0x2207c>
  425f50:	adrp	x2, 443000 <ferror@plt+0x3f070>
  425f54:	add	x2, x2, #0x1f0
  425f58:	adrp	x1, 443000 <ferror@plt+0x3f070>
  425f5c:	add	x1, x1, #0xc40
  425f60:	add	x1, x1, #0x158
  425f64:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  425f68:	add	x0, x0, #0xb60
  425f6c:	bl	4149c4 <ferror@plt+0x10a34>
  425f70:	b	426714 <ferror@plt+0x22784>
  425f74:	adrp	x2, 443000 <ferror@plt+0x3f070>
  425f78:	add	x2, x2, #0x200
  425f7c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  425f80:	add	x1, x1, #0xc40
  425f84:	add	x1, x1, #0x158
  425f88:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  425f8c:	add	x0, x0, #0xb60
  425f90:	bl	4149c4 <ferror@plt+0x10a34>
  425f94:	b	426714 <ferror@plt+0x22784>
  425f98:	adrp	x2, 443000 <ferror@plt+0x3f070>
  425f9c:	add	x2, x2, #0x210
  425fa0:	adrp	x1, 443000 <ferror@plt+0x3f070>
  425fa4:	add	x1, x1, #0xc40
  425fa8:	add	x1, x1, #0x158
  425fac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  425fb0:	add	x0, x0, #0xb60
  425fb4:	bl	4149c4 <ferror@plt+0x10a34>
  425fb8:	b	426714 <ferror@plt+0x22784>
  425fbc:	adrp	x2, 443000 <ferror@plt+0x3f070>
  425fc0:	add	x2, x2, #0x240
  425fc4:	adrp	x1, 443000 <ferror@plt+0x3f070>
  425fc8:	add	x1, x1, #0xc40
  425fcc:	add	x1, x1, #0x158
  425fd0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  425fd4:	add	x0, x0, #0xb60
  425fd8:	bl	4149c4 <ferror@plt+0x10a34>
  425fdc:	b	426714 <ferror@plt+0x22784>
  425fe0:	mov	w0, #0x5                   	// #5
  425fe4:	bl	4144a8 <ferror@plt+0x10518>
  425fe8:	orr	w0, w0, #0x18
  425fec:	bl	4144a8 <ferror@plt+0x10518>
  425ff0:	str	xzr, [x19, x22, lsl #3]
  425ff4:	b	426000 <ferror@plt+0x22070>
  425ff8:	str	wzr, [x26, #32]
  425ffc:	str	xzr, [x19, x22, lsl #3]
  426000:	add	w21, w21, #0x1
  426004:	cmp	w25, w21
  426008:	b.ls	4265a4 <ferror@plt+0x22614>  // b.plast
  42600c:	mov	w22, w21
  426010:	ubfiz	x0, x21, #3, #32
  426014:	str	x0, [sp, #104]
  426018:	ldr	x20, [x19, x22, lsl #3]
  42601c:	mov	x1, x28
  426020:	mov	x0, x20
  426024:	bl	403ad0 <strcmp@plt>
  426028:	cbz	w0, 425fe0 <ferror@plt+0x22050>
  42602c:	mov	x1, x27
  426030:	mov	x0, x20
  426034:	bl	403ad0 <strcmp@plt>
  426038:	cbz	w0, 425ff8 <ferror@plt+0x22068>
  42603c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  426040:	add	x1, x1, #0x290
  426044:	mov	x0, x20
  426048:	bl	403ad0 <strcmp@plt>
  42604c:	cbz	w0, 425ff8 <ferror@plt+0x22068>
  426050:	adrp	x1, 443000 <ferror@plt+0x3f070>
  426054:	add	x1, x1, #0x298
  426058:	mov	x0, x20
  42605c:	bl	403ad0 <strcmp@plt>
  426060:	cbnz	w0, 426078 <ferror@plt+0x220e8>
  426064:	adrp	x0, 49b000 <ferror@plt+0x97070>
  426068:	mov	w1, #0x1                   	// #1
  42606c:	str	w1, [x0, #3744]
  426070:	str	xzr, [x19, x22, lsl #3]
  426074:	b	426000 <ferror@plt+0x22070>
  426078:	adrp	x1, 443000 <ferror@plt+0x3f070>
  42607c:	add	x1, x1, #0x2a8
  426080:	mov	x0, x20
  426084:	bl	403ad0 <strcmp@plt>
  426088:	cbnz	w0, 4260a0 <ferror@plt+0x22110>
  42608c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  426090:	mov	w1, #0x1                   	// #1
  426094:	str	w1, [x0, #3736]
  426098:	str	xzr, [x19, x22, lsl #3]
  42609c:	b	426000 <ferror@plt+0x22070>
  4260a0:	mov	x1, x20
  4260a4:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4260a8:	add	x0, x0, #0x2b0
  4260ac:	bl	403ad0 <strcmp@plt>
  4260b0:	cbz	w0, 4260cc <ferror@plt+0x2213c>
  4260b4:	mov	x2, #0xd                   	// #13
  4260b8:	mov	x1, x20
  4260bc:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4260c0:	add	x0, x0, #0x2c0
  4260c4:	bl	403830 <strncmp@plt>
  4260c8:	cbnz	w0, 426124 <ferror@plt+0x22194>
  4260cc:	ldrb	w0, [x20, #12]
  4260d0:	cmp	w0, #0x3d
  4260d4:	b.eq	4260ec <ferror@plt+0x2215c>  // b.none
  4260d8:	add	w20, w21, #0x1
  4260dc:	cmp	w25, w20
  4260e0:	b.hi	426104 <ferror@plt+0x22174>  // b.pmore
  4260e4:	str	xzr, [x19, w21, uxtw #3]
  4260e8:	b	426000 <ferror@plt+0x22070>
  4260ec:	mov	w2, #0x0                   	// #0
  4260f0:	mov	x1, #0x0                   	// #0
  4260f4:	add	x0, x20, #0xd
  4260f8:	bl	4206c0 <ferror@plt+0x1c730>
  4260fc:	str	w0, [x26, #36]
  426100:	b	4260e4 <ferror@plt+0x22154>
  426104:	str	xzr, [x19, x22, lsl #3]
  426108:	mov	w2, #0x0                   	// #0
  42610c:	mov	x1, #0x0                   	// #0
  426110:	ldr	x0, [x19, w20, uxtw #3]
  426114:	bl	4206c0 <ferror@plt+0x1c730>
  426118:	str	w0, [x26, #36]
  42611c:	mov	w21, w20
  426120:	b	4260e4 <ferror@plt+0x22154>
  426124:	mov	x1, x20
  426128:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42612c:	add	x0, x0, #0x2d0
  426130:	bl	403ad0 <strcmp@plt>
  426134:	cbz	w0, 426150 <ferror@plt+0x221c0>
  426138:	mov	x2, #0x11                  	// #17
  42613c:	mov	x1, x20
  426140:	adrp	x0, 443000 <ferror@plt+0x3f070>
  426144:	add	x0, x0, #0x2e8
  426148:	bl	403830 <strncmp@plt>
  42614c:	cbnz	w0, 4261b0 <ferror@plt+0x22220>
  426150:	ldrb	w0, [x20, #16]
  426154:	cmp	w0, #0x3d
  426158:	b.eq	426170 <ferror@plt+0x221e0>  // b.none
  42615c:	add	w20, w21, #0x1
  426160:	cmp	w25, w20
  426164:	b.hi	42618c <ferror@plt+0x221fc>  // b.pmore
  426168:	str	xzr, [x19, w21, uxtw #3]
  42616c:	b	426000 <ferror@plt+0x22070>
  426170:	mov	w2, #0x0                   	// #0
  426174:	mov	x1, #0x0                   	// #0
  426178:	add	x0, x20, #0x11
  42617c:	bl	4206c0 <ferror@plt+0x1c730>
  426180:	adrp	x1, 49b000 <ferror@plt+0x97070>
  426184:	str	w0, [x1, #3816]
  426188:	b	426168 <ferror@plt+0x221d8>
  42618c:	str	xzr, [x19, x22, lsl #3]
  426190:	mov	w2, #0x0                   	// #0
  426194:	mov	x1, #0x0                   	// #0
  426198:	ldr	x0, [x19, w20, uxtw #3]
  42619c:	bl	4206c0 <ferror@plt+0x1c730>
  4261a0:	adrp	x1, 49b000 <ferror@plt+0x97070>
  4261a4:	str	w0, [x1, #3816]
  4261a8:	mov	w21, w20
  4261ac:	b	426168 <ferror@plt+0x221d8>
  4261b0:	mov	x1, x20
  4261b4:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4261b8:	add	x0, x0, #0x300
  4261bc:	bl	403ad0 <strcmp@plt>
  4261c0:	cbz	w0, 426210 <ferror@plt+0x22280>
  4261c4:	mov	x1, x20
  4261c8:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4261cc:	add	x0, x0, #0x318
  4261d0:	bl	403ad0 <strcmp@plt>
  4261d4:	cbz	w0, 4261f0 <ferror@plt+0x22260>
  4261d8:	mov	x2, #0x3                   	// #3
  4261dc:	mov	x1, x20
  4261e0:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4261e4:	add	x0, x0, #0x320
  4261e8:	bl	403830 <strncmp@plt>
  4261ec:	cbnz	w0, 42627c <ferror@plt+0x222ec>
  4261f0:	ldrb	w0, [x20, #2]
  4261f4:	cmp	w0, #0x3d
  4261f8:	b.eq	42623c <ferror@plt+0x222ac>  // b.none
  4261fc:	add	w20, w21, #0x1
  426200:	cmp	w25, w20
  426204:	b.hi	426258 <ferror@plt+0x222c8>  // b.pmore
  426208:	str	xzr, [x19, w21, uxtw #3]
  42620c:	b	426000 <ferror@plt+0x22070>
  426210:	adrp	x0, 49b000 <ferror@plt+0x97070>
  426214:	mov	w1, #0x1                   	// #1
  426218:	str	w1, [x0, #3732]
  42621c:	str	xzr, [sp, #112]
  426220:	str	xzr, [sp, #120]
  426224:	add	x1, sp, #0x70
  426228:	mov	w0, #0x4                   	// #4
  42622c:	bl	403660 <setrlimit@plt>
  426230:	bl	415258 <ferror@plt+0x112c8>
  426234:	str	xzr, [x19, x22, lsl #3]
  426238:	b	426000 <ferror@plt+0x22070>
  42623c:	adrp	x22, 49b000 <ferror@plt+0x97070>
  426240:	add	x22, x22, #0xe30
  426244:	add	x1, x20, #0x3
  426248:	ldr	x0, [x22, #192]
  42624c:	bl	41f724 <ferror@plt+0x1b794>
  426250:	str	x0, [x22, #192]
  426254:	b	426208 <ferror@plt+0x22278>
  426258:	str	xzr, [x19, x22, lsl #3]
  42625c:	adrp	x21, 49b000 <ferror@plt+0x97070>
  426260:	add	x21, x21, #0xe30
  426264:	ldr	x1, [x19, w20, uxtw #3]
  426268:	ldr	x0, [x21, #192]
  42626c:	bl	41f724 <ferror@plt+0x1b794>
  426270:	str	x0, [x21, #192]
  426274:	mov	w21, w20
  426278:	b	426208 <ferror@plt+0x22278>
  42627c:	mov	x1, x20
  426280:	adrp	x0, 443000 <ferror@plt+0x3f070>
  426284:	add	x0, x0, #0x328
  426288:	bl	403ad0 <strcmp@plt>
  42628c:	cbz	w0, 4262a8 <ferror@plt+0x22318>
  426290:	mov	x2, #0x3                   	// #3
  426294:	mov	x1, x20
  426298:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42629c:	add	x0, x0, #0x330
  4262a0:	bl	403830 <strncmp@plt>
  4262a4:	cbnz	w0, 426308 <ferror@plt+0x22378>
  4262a8:	ldrb	w0, [x20, #2]
  4262ac:	cmp	w0, #0x3d
  4262b0:	b.eq	4262c8 <ferror@plt+0x22338>  // b.none
  4262b4:	add	w20, w21, #0x1
  4262b8:	cmp	w25, w20
  4262bc:	b.hi	4262e4 <ferror@plt+0x22354>  // b.pmore
  4262c0:	str	xzr, [x19, w21, uxtw #3]
  4262c4:	b	426000 <ferror@plt+0x22070>
  4262c8:	adrp	x22, 49b000 <ferror@plt+0x97070>
  4262cc:	add	x22, x22, #0xe30
  4262d0:	add	x1, x20, #0x3
  4262d4:	ldr	x0, [x22, #80]
  4262d8:	bl	41f724 <ferror@plt+0x1b794>
  4262dc:	str	x0, [x22, #80]
  4262e0:	b	4262c0 <ferror@plt+0x22330>
  4262e4:	str	xzr, [x19, x22, lsl #3]
  4262e8:	adrp	x21, 49b000 <ferror@plt+0x97070>
  4262ec:	add	x21, x21, #0xe30
  4262f0:	ldr	x1, [x19, w20, uxtw #3]
  4262f4:	ldr	x0, [x21, #80]
  4262f8:	bl	41f724 <ferror@plt+0x1b794>
  4262fc:	str	x0, [x21, #80]
  426300:	mov	w21, w20
  426304:	b	4262c0 <ferror@plt+0x22330>
  426308:	mov	x1, x20
  42630c:	adrp	x0, 443000 <ferror@plt+0x3f070>
  426310:	add	x0, x0, #0x338
  426314:	bl	403ad0 <strcmp@plt>
  426318:	cbz	w0, 426334 <ferror@plt+0x223a4>
  42631c:	mov	x2, #0x3                   	// #3
  426320:	mov	x1, x20
  426324:	adrp	x0, 443000 <ferror@plt+0x3f070>
  426328:	add	x0, x0, #0x340
  42632c:	bl	403830 <strncmp@plt>
  426330:	cbnz	w0, 426444 <ferror@plt+0x224b4>
  426334:	ldrb	w0, [x20, #2]
  426338:	add	x20, x20, #0x3
  42633c:	cmp	w0, #0x3d
  426340:	b.eq	426360 <ferror@plt+0x223d0>  // b.none
  426344:	add	w0, w21, #0x1
  426348:	cmp	w25, w0
  42634c:	b.ls	4263a0 <ferror@plt+0x22410>  // b.plast
  426350:	ldr	x1, [sp, #104]
  426354:	str	xzr, [x19, x1]
  426358:	ldr	x20, [x19, w0, uxtw #3]
  42635c:	mov	w21, w0
  426360:	adrp	x1, 443000 <ferror@plt+0x3f070>
  426364:	add	x1, x1, #0x348
  426368:	mov	x0, x20
  42636c:	bl	403ad0 <strcmp@plt>
  426370:	cbnz	w0, 426384 <ferror@plt+0x223f4>
  426374:	mov	w0, #0x1                   	// #1
  426378:	str	w0, [x26, #16]
  42637c:	str	xzr, [x19, w21, uxtw #3]
  426380:	b	426000 <ferror@plt+0x22070>
  426384:	adrp	x1, 443000 <ferror@plt+0x3f070>
  426388:	add	x1, x1, #0x350
  42638c:	mov	x0, x20
  426390:	bl	403ad0 <strcmp@plt>
  426394:	cbnz	w0, 4263a8 <ferror@plt+0x22418>
  426398:	str	wzr, [x26, #12]
  42639c:	b	42637c <ferror@plt+0x223ec>
  4263a0:	adrp	x20, 43c000 <ferror@plt+0x38070>
  4263a4:	add	x20, x20, #0x898
  4263a8:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4263ac:	add	x1, x1, #0x358
  4263b0:	mov	x0, x20
  4263b4:	bl	403ad0 <strcmp@plt>
  4263b8:	cbnz	w0, 4263c4 <ferror@plt+0x22434>
  4263bc:	str	wzr, [x26, #12]
  4263c0:	b	42637c <ferror@plt+0x223ec>
  4263c4:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4263c8:	add	x1, x1, #0x368
  4263cc:	mov	x0, x20
  4263d0:	bl	403ad0 <strcmp@plt>
  4263d4:	cbnz	w0, 4263e8 <ferror@plt+0x22458>
  4263d8:	mov	w1, #0x1                   	// #1
  4263dc:	str	w1, [x26, #12]
  4263e0:	str	wzr, [x26, #16]
  4263e4:	b	42637c <ferror@plt+0x223ec>
  4263e8:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4263ec:	add	x1, x1, #0x370
  4263f0:	mov	x0, x20
  4263f4:	bl	403ad0 <strcmp@plt>
  4263f8:	cbnz	w0, 426408 <ferror@plt+0x22478>
  4263fc:	mov	w0, #0x1                   	// #1
  426400:	str	w0, [x26, #28]
  426404:	b	42637c <ferror@plt+0x223ec>
  426408:	adrp	x1, 443000 <ferror@plt+0x3f070>
  42640c:	add	x1, x1, #0x380
  426410:	mov	x0, x20
  426414:	bl	403ad0 <strcmp@plt>
  426418:	cbnz	w0, 426424 <ferror@plt+0x22494>
  42641c:	str	wzr, [x26, #28]
  426420:	b	42637c <ferror@plt+0x223ec>
  426424:	mov	x3, x20
  426428:	adrp	x2, 443000 <ferror@plt+0x3f070>
  42642c:	add	x2, x2, #0x390
  426430:	mov	w1, #0x4                   	// #4
  426434:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  426438:	add	x0, x0, #0xb60
  42643c:	bl	414944 <ferror@plt+0x109b4>
  426440:	b	426440 <ferror@plt+0x224b0>
  426444:	mov	x1, x20
  426448:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42644c:	add	x0, x0, #0x3b0
  426450:	bl	403ad0 <strcmp@plt>
  426454:	cbz	w0, 42646c <ferror@plt+0x224dc>
  426458:	mov	x1, x20
  42645c:	adrp	x0, 443000 <ferror@plt+0x3f070>
  426460:	add	x0, x0, #0x3b8
  426464:	bl	403ad0 <strcmp@plt>
  426468:	cbnz	w0, 426484 <ferror@plt+0x224f4>
  42646c:	mov	w1, #0x1                   	// #1
  426470:	str	w1, [x26, #24]
  426474:	str	wzr, [x26, #20]
  426478:	ldr	x0, [sp, #104]
  42647c:	str	xzr, [x19, x0]
  426480:	b	426000 <ferror@plt+0x22070>
  426484:	mov	x1, x20
  426488:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42648c:	add	x0, x0, #0x3c0
  426490:	bl	403ad0 <strcmp@plt>
  426494:	cbnz	w0, 4264b0 <ferror@plt+0x22520>
  426498:	str	wzr, [x26, #24]
  42649c:	mov	w1, #0x1                   	// #1
  4264a0:	str	w1, [x26, #20]
  4264a4:	ldr	x0, [sp, #104]
  4264a8:	str	xzr, [x19, x0]
  4264ac:	b	426000 <ferror@plt+0x22070>
  4264b0:	mov	x1, x20
  4264b4:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4264b8:	add	x0, x0, #0xfd8
  4264bc:	bl	403ad0 <strcmp@plt>
  4264c0:	cbnz	w0, 4264dc <ferror@plt+0x2254c>
  4264c4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4264c8:	mov	w1, #0x1                   	// #1
  4264cc:	str	w1, [x0, #3832]
  4264d0:	ldr	x0, [sp, #104]
  4264d4:	str	xzr, [x19, x0]
  4264d8:	b	426000 <ferror@plt+0x22070>
  4264dc:	mov	x1, x20
  4264e0:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4264e4:	add	x0, x0, #0x3d0
  4264e8:	bl	403ad0 <strcmp@plt>
  4264ec:	cbz	w0, 426508 <ferror@plt+0x22578>
  4264f0:	mov	x2, #0x7                   	// #7
  4264f4:	mov	x1, x20
  4264f8:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4264fc:	add	x0, x0, #0x3d8
  426500:	bl	403830 <strncmp@plt>
  426504:	cbnz	w0, 426550 <ferror@plt+0x225c0>
  426508:	ldrb	w0, [x20, #6]
  42650c:	cmp	w0, #0x3d
  426510:	b.eq	42653c <ferror@plt+0x225ac>  // b.none
  426514:	add	w0, w21, #0x1
  426518:	cmp	w25, w0
  42651c:	b.ls	426548 <ferror@plt+0x225b8>  // b.plast
  426520:	ldr	x1, [sp, #104]
  426524:	str	xzr, [x19, x1]
  426528:	ldr	x2, [x19, w0, uxtw #3]
  42652c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  426530:	str	x2, [x1, #3792]
  426534:	mov	w21, w0
  426538:	b	426548 <ferror@plt+0x225b8>
  42653c:	add	x20, x20, #0x7
  426540:	adrp	x0, 49b000 <ferror@plt+0x97070>
  426544:	str	x20, [x0, #3792]
  426548:	str	xzr, [x19, w21, uxtw #3]
  42654c:	b	426000 <ferror@plt+0x22070>
  426550:	mov	x1, x20
  426554:	adrp	x0, 443000 <ferror@plt+0x3f070>
  426558:	add	x0, x0, #0x3e0
  42655c:	bl	403ad0 <strcmp@plt>
  426560:	cbz	w0, 42658c <ferror@plt+0x225fc>
  426564:	mov	x1, x20
  426568:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42656c:	add	x0, x0, #0x3e8
  426570:	bl	403ad0 <strcmp@plt>
  426574:	cbz	w0, 42658c <ferror@plt+0x225fc>
  426578:	mov	x1, x20
  42657c:	adrp	x0, 443000 <ferror@plt+0x3f070>
  426580:	add	x0, x0, #0x3f0
  426584:	bl	403ad0 <strcmp@plt>
  426588:	cbnz	w0, 426000 <ferror@plt+0x22070>
  42658c:	ldr	x1, [x19]
  426590:	adrp	x0, 443000 <ferror@plt+0x3f070>
  426594:	add	x0, x0, #0x3f8
  426598:	bl	403e60 <printf@plt>
  42659c:	mov	w0, #0x0                   	// #0
  4265a0:	bl	403500 <exit@plt>
  4265a4:	mov	x0, #0x1                   	// #1
  4265a8:	mov	w1, w0
  4265ac:	b	4265bc <ferror@plt+0x2262c>
  4265b0:	add	x0, x0, #0x1
  4265b4:	cmp	w25, w0
  4265b8:	b.ls	4265e0 <ferror@plt+0x22650>  // b.plast
  4265bc:	ldr	x3, [x19, x0, lsl #3]
  4265c0:	cbz	x3, 4265b0 <ferror@plt+0x22620>
  4265c4:	add	w2, w1, #0x1
  4265c8:	str	x3, [x19, w1, uxtw #3]
  4265cc:	mov	w1, w2
  4265d0:	cmp	w2, w0
  4265d4:	b.hi	4265b0 <ferror@plt+0x22620>  // b.pmore
  4265d8:	str	xzr, [x19, x0, lsl #3]
  4265dc:	b	4265b0 <ferror@plt+0x22620>
  4265e0:	ldp	x27, x28, [sp, #80]
  4265e4:	str	w1, [x23]
  4265e8:	bl	42ebec <ferror@plt+0x2ac5c>
  4265ec:	cbz	x0, 426728 <ferror@plt+0x22798>
  4265f0:	mov	w0, #0x9fb6                	// #40886
  4265f4:	movk	w0, #0xc8c4, lsl #16
  4265f8:	bl	41c298 <ferror@plt+0x18308>
  4265fc:	mov	x19, x0
  426600:	bl	41c59c <ferror@plt+0x1860c>
  426604:	mov	w21, w0
  426608:	mov	x0, x19
  42660c:	bl	41c59c <ferror@plt+0x1860c>
  426610:	mov	w20, w0
  426614:	mov	x0, x19
  426618:	bl	41c59c <ferror@plt+0x1860c>
  42661c:	mov	w22, w0
  426620:	mov	x0, x19
  426624:	bl	41c59c <ferror@plt+0x1860c>
  426628:	mov	w1, #0x9f9b                	// #40859
  42662c:	movk	w1, #0xfab3, lsl #16
  426630:	cmp	w21, w1
  426634:	mov	w1, #0xfb0e                	// #64270
  426638:	movk	w1, #0xb948, lsl #16
  42663c:	ccmp	w20, w1, #0x0, eq  // eq = none
  426640:	b.ne	426660 <ferror@plt+0x226d0>  // b.any
  426644:	mov	w1, #0xbe26                	// #48678
  426648:	movk	w1, #0x3d31, lsl #16
  42664c:	cmp	w22, w1
  426650:	mov	w1, #0x9d66                	// #40294
  426654:	movk	w1, #0x43a1, lsl #16
  426658:	ccmp	w0, w1, #0x0, eq  // eq = none
  42665c:	b.eq	426678 <ferror@plt+0x226e8>  // b.none
  426660:	adrp	x2, 443000 <ferror@plt+0x3f070>
  426664:	add	x2, x2, #0x6e8
  426668:	mov	w1, #0x10                  	// #16
  42666c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  426670:	add	x0, x0, #0xb60
  426674:	bl	414944 <ferror@plt+0x109b4>
  426678:	mov	x0, x19
  42667c:	bl	41c0f8 <ferror@plt+0x18168>
  426680:	adrp	x19, 49b000 <ferror@plt+0x97070>
  426684:	add	x19, x19, #0xe30
  426688:	ldr	x0, [x19, #160]
  42668c:	bl	423c9c <ferror@plt+0x1fd0c>
  426690:	mov	x1, #0x0                   	// #0
  426694:	adrp	x0, 426000 <ferror@plt+0x22070>
  426698:	add	x0, x0, #0x790
  42669c:	bl	41457c <ferror@plt+0x105ec>
  4266a0:	bl	42ebec <ferror@plt+0x2ac5c>
  4266a4:	mov	x4, #0x0                   	// #0
  4266a8:	mov	w3, #0x0                   	// #0
  4266ac:	ldr	x2, [x19, #160]
  4266b0:	mov	x1, x0
  4266b4:	mov	w0, #0x2                   	// #2
  4266b8:	bl	425698 <ferror@plt+0x21708>
  4266bc:	ldr	x0, [x19, #168]
  4266c0:	bl	40b460 <ferror@plt+0x74d0>
  4266c4:	str	x0, [x19, #208]
  4266c8:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4266cc:	add	x1, x1, #0x748
  4266d0:	bl	422204 <ferror@plt+0x1e274>
  4266d4:	cbnz	w0, 426738 <ferror@plt+0x227a8>
  4266d8:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4266dc:	add	x0, x0, #0x750
  4266e0:	bl	4090ec <ferror@plt+0x515c>
  4266e4:	adrp	x1, 49b000 <ferror@plt+0x97070>
  4266e8:	str	x0, [x1, #3848]
  4266ec:	cbz	x0, 42675c <ferror@plt+0x227cc>
  4266f0:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4266f4:	add	x0, x0, #0x760
  4266f8:	bl	4090ec <ferror@plt+0x515c>
  4266fc:	adrp	x1, 49b000 <ferror@plt+0x97070>
  426700:	str	x0, [x1, #3856]
  426704:	cbz	x0, 426770 <ferror@plt+0x227e0>
  426708:	ldp	x19, x20, [sp, #16]
  42670c:	ldp	x21, x22, [sp, #32]
  426710:	ldp	x25, x26, [sp, #64]
  426714:	ldp	x23, x24, [sp, #48]
  426718:	ldp	x29, x30, [sp], #176
  42671c:	ret
  426720:	mov	w1, #0x1                   	// #1
  426724:	b	4265e4 <ferror@plt+0x22654>
  426728:	ldr	x0, [x24]
  42672c:	ldr	x0, [x0]
  426730:	bl	42ec28 <ferror@plt+0x2ac98>
  426734:	b	4265f0 <ferror@plt+0x22660>
  426738:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42673c:	add	x19, x19, #0xe30
  426740:	ldr	x0, [x19, #208]
  426744:	bl	40b460 <ferror@plt+0x74d0>
  426748:	mov	x20, x0
  42674c:	ldr	x0, [x19, #208]
  426750:	bl	413498 <ferror@plt+0xf508>
  426754:	str	x20, [x19, #208]
  426758:	b	4266d8 <ferror@plt+0x22748>
  42675c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  426760:	add	x0, x0, #0xe30
  426764:	ldr	x1, [x0, #208]
  426768:	str	x1, [x0, #216]
  42676c:	b	4266f0 <ferror@plt+0x22760>
  426770:	adrp	x0, 49b000 <ferror@plt+0x97070>
  426774:	add	x0, x0, #0xe30
  426778:	ldr	x1, [x0, #208]
  42677c:	str	x1, [x0, #224]
  426780:	ldp	x19, x20, [sp, #16]
  426784:	ldp	x21, x22, [sp, #32]
  426788:	ldp	x25, x26, [sp, #64]
  42678c:	b	426714 <ferror@plt+0x22784>
  426790:	stp	x29, x30, [sp, #-192]!
  426794:	mov	x29, sp
  426798:	stp	x19, x20, [sp, #16]
  42679c:	stp	x21, x22, [sp, #32]
  4267a0:	stp	x23, x24, [sp, #48]
  4267a4:	mov	x20, x0
  4267a8:	mov	w19, w1
  4267ac:	mov	x22, x2
  4267b0:	mov	x23, x3
  4267b4:	mov	w4, #0x0                   	// #0
  4267b8:	cbz	x0, 4267d0 <ferror@plt+0x22840>
  4267bc:	str	x0, [sp, #64]
  4267c0:	adrp	x0, 440000 <ferror@plt+0x3c070>
  4267c4:	add	x0, x0, #0xd10
  4267c8:	str	x0, [sp, #72]
  4267cc:	mov	w4, #0x2                   	// #2
  4267d0:	and	w24, w19, #0x2
  4267d4:	tbz	w19, #1, 4267f0 <ferror@plt+0x22860>
  4267d8:	add	x1, sp, #0x40
  4267dc:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4267e0:	add	x0, x0, #0x770
  4267e4:	str	x0, [x1, w4, uxtw #3]
  4267e8:	add	w4, w4, #0x1
  4267ec:	mov	w24, #0x1                   	// #1
  4267f0:	tbz	w19, #0, 426808 <ferror@plt+0x22878>
  4267f4:	add	x1, sp, #0x40
  4267f8:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4267fc:	add	x0, x0, #0x778
  426800:	str	x0, [x1, w4, uxtw #3]
  426804:	add	w4, w4, #0x1
  426808:	tbz	w19, #2, 426820 <ferror@plt+0x22890>
  42680c:	add	x1, sp, #0x40
  426810:	adrp	x0, 440000 <ferror@plt+0x3c070>
  426814:	add	x0, x0, #0xc50
  426818:	str	x0, [x1, w4, uxtw #3]
  42681c:	add	w4, w4, #0x1
  426820:	tbz	w19, #3, 426838 <ferror@plt+0x228a8>
  426824:	add	x1, sp, #0x40
  426828:	adrp	x0, 440000 <ferror@plt+0x3c070>
  42682c:	add	x0, x0, #0xc58
  426830:	str	x0, [x1, w4, uxtw #3]
  426834:	add	w4, w4, #0x1
  426838:	tbz	w19, #4, 426850 <ferror@plt+0x228c0>
  42683c:	add	x1, sp, #0x40
  426840:	adrp	x0, 443000 <ferror@plt+0x3f070>
  426844:	add	x0, x0, #0x788
  426848:	str	x0, [x1, w4, uxtw #3]
  42684c:	add	w4, w4, #0x1
  426850:	tbz	w19, #5, 426868 <ferror@plt+0x228d8>
  426854:	add	x1, sp, #0x40
  426858:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42685c:	add	x0, x0, #0x790
  426860:	str	x0, [x1, w4, uxtw #3]
  426864:	add	w4, w4, #0x1
  426868:	tbz	w19, #6, 426880 <ferror@plt+0x228f0>
  42686c:	add	x1, sp, #0x40
  426870:	adrp	x0, 440000 <ferror@plt+0x3c070>
  426874:	add	x0, x0, #0xc68
  426878:	str	x0, [x1, w4, uxtw #3]
  42687c:	add	w4, w4, #0x1
  426880:	tbz	w19, #7, 426898 <ferror@plt+0x22908>
  426884:	add	x1, sp, #0x40
  426888:	adrp	x0, 440000 <ferror@plt+0x3c070>
  42688c:	add	x0, x0, #0xc70
  426890:	str	x0, [x1, w4, uxtw #3]
  426894:	add	w4, w4, #0x1
  426898:	add	x1, sp, #0x40
  42689c:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4268a0:	add	x0, x0, #0xa70
  4268a4:	str	x0, [x1, w4, uxtw #3]
  4268a8:	add	w0, w4, #0x1
  4268ac:	str	x22, [x1, x0, lsl #3]
  4268b0:	add	w4, w4, #0x2
  4268b4:	str	xzr, [x1, x4, lsl #3]
  4268b8:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4268bc:	add	x0, x0, #0x898
  4268c0:	bl	421ae8 <ferror@plt+0x1db58>
  4268c4:	mov	x21, x0
  4268c8:	cmp	w24, #0x0
  4268cc:	mov	x4, #0x0                   	// #0
  4268d0:	mov	w3, #0x0                   	// #0
  4268d4:	mov	x2, #0x0                   	// #0
  4268d8:	mov	x1, x0
  4268dc:	mov	w0, #0x9                   	// #9
  4268e0:	csinc	w0, w0, wzr, eq  // eq = none
  4268e4:	bl	425698 <ferror@plt+0x21708>
  4268e8:	mov	x3, x23
  4268ec:	mov	x2, x22
  4268f0:	mov	w1, w19
  4268f4:	mov	x0, x20
  4268f8:	bl	414098 <ferror@plt+0x10108>
  4268fc:	mov	x0, x21
  426900:	bl	413498 <ferror@plt+0xf508>
  426904:	ldp	x19, x20, [sp, #16]
  426908:	ldp	x21, x22, [sp, #32]
  42690c:	ldp	x23, x24, [sp, #48]
  426910:	ldp	x29, x30, [sp], #192
  426914:	ret
  426918:	stp	x29, x30, [sp, #-288]!
  42691c:	mov	x29, sp
  426920:	str	x19, [sp, #16]
  426924:	mov	x19, x0
  426928:	str	x1, [sp, #232]
  42692c:	str	x2, [sp, #240]
  426930:	str	x3, [sp, #248]
  426934:	str	x4, [sp, #256]
  426938:	str	x5, [sp, #264]
  42693c:	str	x6, [sp, #272]
  426940:	str	x7, [sp, #280]
  426944:	str	q1, [sp, #112]
  426948:	str	q2, [sp, #128]
  42694c:	str	q3, [sp, #144]
  426950:	str	q4, [sp, #160]
  426954:	str	q5, [sp, #176]
  426958:	str	q6, [sp, #192]
  42695c:	str	q7, [sp, #208]
  426960:	bl	43c190 <ferror@plt+0x38200>
  426964:	str	q0, [sp, #96]
  426968:	add	x0, sp, #0x120
  42696c:	str	x0, [sp, #64]
  426970:	str	x0, [sp, #72]
  426974:	add	x0, sp, #0xe0
  426978:	str	x0, [sp, #80]
  42697c:	mov	w0, #0xffffffc8            	// #-56
  426980:	str	w0, [sp, #88]
  426984:	mov	w0, #0xffffff90            	// #-112
  426988:	str	w0, [sp, #92]
  42698c:	ldp	x0, x1, [sp, #64]
  426990:	stp	x0, x1, [sp, #32]
  426994:	ldp	x0, x1, [sp, #80]
  426998:	stp	x0, x1, [sp, #48]
  42699c:	add	x1, sp, #0x20
  4269a0:	mov	x0, x19
  4269a4:	bl	4202a4 <ferror@plt+0x1c314>
  4269a8:	mov	x19, x0
  4269ac:	add	x4, sp, #0x60
  4269b0:	mov	w3, #0x1                   	// #1
  4269b4:	mov	x2, #0x0                   	// #0
  4269b8:	mov	x1, x0
  4269bc:	mov	w0, #0x7                   	// #7
  4269c0:	bl	425698 <ferror@plt+0x21708>
  4269c4:	mov	x0, x19
  4269c8:	bl	413498 <ferror@plt+0xf508>
  4269cc:	ldr	x19, [sp, #16]
  4269d0:	ldp	x29, x30, [sp], #288
  4269d4:	ret
  4269d8:	stp	x29, x30, [sp, #-288]!
  4269dc:	mov	x29, sp
  4269e0:	str	x19, [sp, #16]
  4269e4:	mov	x19, x0
  4269e8:	str	x1, [sp, #232]
  4269ec:	str	x2, [sp, #240]
  4269f0:	str	x3, [sp, #248]
  4269f4:	str	x4, [sp, #256]
  4269f8:	str	x5, [sp, #264]
  4269fc:	str	x6, [sp, #272]
  426a00:	str	x7, [sp, #280]
  426a04:	str	q1, [sp, #112]
  426a08:	str	q2, [sp, #128]
  426a0c:	str	q3, [sp, #144]
  426a10:	str	q4, [sp, #160]
  426a14:	str	q5, [sp, #176]
  426a18:	str	q6, [sp, #192]
  426a1c:	str	q7, [sp, #208]
  426a20:	bl	43c190 <ferror@plt+0x38200>
  426a24:	str	q0, [sp, #96]
  426a28:	add	x0, sp, #0x120
  426a2c:	str	x0, [sp, #64]
  426a30:	str	x0, [sp, #72]
  426a34:	add	x0, sp, #0xe0
  426a38:	str	x0, [sp, #80]
  426a3c:	mov	w0, #0xffffffc8            	// #-56
  426a40:	str	w0, [sp, #88]
  426a44:	mov	w0, #0xffffff90            	// #-112
  426a48:	str	w0, [sp, #92]
  426a4c:	ldp	x0, x1, [sp, #64]
  426a50:	stp	x0, x1, [sp, #32]
  426a54:	ldp	x0, x1, [sp, #80]
  426a58:	stp	x0, x1, [sp, #48]
  426a5c:	add	x1, sp, #0x20
  426a60:	mov	x0, x19
  426a64:	bl	4202a4 <ferror@plt+0x1c314>
  426a68:	mov	x19, x0
  426a6c:	add	x4, sp, #0x60
  426a70:	mov	w3, #0x1                   	// #1
  426a74:	mov	x2, #0x0                   	// #0
  426a78:	mov	x1, x0
  426a7c:	mov	w0, #0x8                   	// #8
  426a80:	bl	425698 <ferror@plt+0x21708>
  426a84:	mov	x0, x19
  426a88:	bl	413498 <ferror@plt+0xf508>
  426a8c:	ldr	x19, [sp, #16]
  426a90:	ldp	x29, x30, [sp], #288
  426a94:	ret
  426a98:	stp	x29, x30, [sp, #-288]!
  426a9c:	mov	x29, sp
  426aa0:	str	x19, [sp, #16]
  426aa4:	str	x1, [sp, #232]
  426aa8:	str	x2, [sp, #240]
  426aac:	str	x3, [sp, #248]
  426ab0:	str	x4, [sp, #256]
  426ab4:	str	x5, [sp, #264]
  426ab8:	str	x6, [sp, #272]
  426abc:	str	x7, [sp, #280]
  426ac0:	str	q0, [sp, #96]
  426ac4:	str	q1, [sp, #112]
  426ac8:	str	q2, [sp, #128]
  426acc:	str	q3, [sp, #144]
  426ad0:	str	q4, [sp, #160]
  426ad4:	str	q5, [sp, #176]
  426ad8:	str	q6, [sp, #192]
  426adc:	str	q7, [sp, #208]
  426ae0:	add	x1, sp, #0x120
  426ae4:	str	x1, [sp, #64]
  426ae8:	str	x1, [sp, #72]
  426aec:	add	x1, sp, #0xe0
  426af0:	str	x1, [sp, #80]
  426af4:	mov	w1, #0xffffffc8            	// #-56
  426af8:	str	w1, [sp, #88]
  426afc:	mov	w1, #0xffffff80            	// #-128
  426b00:	str	w1, [sp, #92]
  426b04:	ldp	x2, x3, [sp, #64]
  426b08:	stp	x2, x3, [sp, #32]
  426b0c:	ldp	x2, x3, [sp, #80]
  426b10:	stp	x2, x3, [sp, #48]
  426b14:	add	x1, sp, #0x20
  426b18:	bl	4202a4 <ferror@plt+0x1c314>
  426b1c:	mov	x19, x0
  426b20:	mov	x4, #0x0                   	// #0
  426b24:	mov	w3, #0x0                   	// #0
  426b28:	mov	x2, #0x0                   	// #0
  426b2c:	mov	x1, x0
  426b30:	mov	w0, #0x9                   	// #9
  426b34:	bl	425698 <ferror@plt+0x21708>
  426b38:	mov	x0, x19
  426b3c:	bl	413498 <ferror@plt+0xf508>
  426b40:	ldr	x19, [sp, #16]
  426b44:	ldp	x29, x30, [sp], #288
  426b48:	ret
  426b4c:	stp	x29, x30, [sp, #-48]!
  426b50:	mov	x29, sp
  426b54:	stp	x19, x20, [sp, #16]
  426b58:	str	x21, [sp, #32]
  426b5c:	mov	x19, x0
  426b60:	adrp	x0, 49b000 <ferror@plt+0x97070>
  426b64:	ldr	x21, [x0, #3688]
  426b68:	cbz	x21, 426bdc <ferror@plt+0x22c4c>
  426b6c:	cbz	x19, 426c00 <ferror@plt+0x22c70>
  426b70:	adrp	x1, 442000 <ferror@plt+0x3e070>
  426b74:	add	x1, x1, #0xcb8
  426b78:	mov	x0, x21
  426b7c:	bl	403dd0 <strstr@plt>
  426b80:	mov	x20, x0
  426b84:	cbz	x0, 426c24 <ferror@plt+0x22c94>
  426b88:	sub	x1, x0, x21
  426b8c:	mov	x0, x21
  426b90:	bl	420198 <ferror@plt+0x1c208>
  426b94:	mov	x21, x0
  426b98:	mov	x3, #0x0                   	// #0
  426b9c:	add	x2, x20, #0x2
  426ba0:	mov	x1, x19
  426ba4:	bl	420364 <ferror@plt+0x1c3d4>
  426ba8:	mov	x19, x0
  426bac:	mov	x0, x21
  426bb0:	bl	413498 <ferror@plt+0xf508>
  426bb4:	mov	x1, x19
  426bb8:	adrp	x0, 443000 <ferror@plt+0x3f070>
  426bbc:	add	x0, x0, #0x7c8
  426bc0:	bl	426a98 <ferror@plt+0x22b08>
  426bc4:	mov	x0, x19
  426bc8:	bl	413498 <ferror@plt+0xf508>
  426bcc:	ldp	x19, x20, [sp, #16]
  426bd0:	ldr	x21, [sp, #32]
  426bd4:	ldp	x29, x30, [sp], #48
  426bd8:	ret
  426bdc:	adrp	x2, 443000 <ferror@plt+0x3f070>
  426be0:	add	x2, x2, #0x798
  426be4:	adrp	x1, 443000 <ferror@plt+0x3f070>
  426be8:	add	x1, x1, #0xc40
  426bec:	add	x1, x1, #0x168
  426bf0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  426bf4:	add	x0, x0, #0xb60
  426bf8:	bl	4149c4 <ferror@plt+0x10a34>
  426bfc:	b	426bcc <ferror@plt+0x22c3c>
  426c00:	adrp	x2, 443000 <ferror@plt+0x3f070>
  426c04:	add	x2, x2, #0x7b0
  426c08:	adrp	x1, 443000 <ferror@plt+0x3f070>
  426c0c:	add	x1, x1, #0xc40
  426c10:	add	x1, x1, #0x168
  426c14:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  426c18:	add	x0, x0, #0xb60
  426c1c:	bl	4149c4 <ferror@plt+0x10a34>
  426c20:	b	426bcc <ferror@plt+0x22c3c>
  426c24:	mov	x2, x19
  426c28:	mov	x1, x21
  426c2c:	adrp	x0, 443000 <ferror@plt+0x3f070>
  426c30:	add	x0, x0, #0x7e0
  426c34:	bl	426a98 <ferror@plt+0x22b08>
  426c38:	b	426bcc <ferror@plt+0x22c3c>
  426c3c:	stp	x29, x30, [sp, #-240]!
  426c40:	mov	x29, sp
  426c44:	stp	x27, x28, [sp, #80]
  426c48:	mov	x28, x0
  426c4c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  426c50:	ldr	x0, [x0, #2032]
  426c54:	str	x0, [sp, #136]
  426c58:	cbz	x28, 426d28 <ferror@plt+0x22d98>
  426c5c:	stp	x19, x20, [sp, #16]
  426c60:	stp	x21, x22, [sp, #32]
  426c64:	stp	x23, x24, [sp, #48]
  426c68:	stp	x25, x26, [sp, #64]
  426c6c:	mov	x21, x1
  426c70:	mov	x4, #0x0                   	// #0
  426c74:	mov	w3, #0x0                   	// #0
  426c78:	mov	x2, #0x0                   	// #0
  426c7c:	ldr	x1, [x28]
  426c80:	mov	w0, #0xa                   	// #10
  426c84:	bl	425698 <ferror@plt+0x21708>
  426c88:	ldrb	w0, [x21]
  426c8c:	cmp	w0, #0x2f
  426c90:	b.ne	426ca0 <ferror@plt+0x22d10>  // b.any
  426c94:	ldrb	w0, [x21, #1]!
  426c98:	cmp	w0, #0x2f
  426c9c:	b.eq	426c94 <ferror@plt+0x22d04>  // b.none
  426ca0:	mov	x0, x21
  426ca4:	bl	4034d0 <strlen@plt>
  426ca8:	mov	x23, x0
  426cac:	mov	w1, #0x2f                  	// #47
  426cb0:	mov	x0, x21
  426cb4:	bl	403c40 <strchr@plt>
  426cb8:	mov	x25, x0
  426cbc:	cbz	x0, 426cd0 <ferror@plt+0x22d40>
  426cc0:	sub	x0, x0, x21
  426cc4:	and	x1, x23, #0xffffffff
  426cc8:	cmp	x0, w23, uxtw
  426ccc:	csel	x23, x0, x1, le
  426cd0:	ldr	x2, [x28]
  426cd4:	ldrb	w0, [x2]
  426cd8:	cbnz	w0, 426d50 <ferror@plt+0x22dc0>
  426cdc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  426ce0:	ldr	x0, [x0, #2032]
  426ce4:	bl	4200fc <ferror@plt+0x1c16c>
  426ce8:	adrp	x1, 49b000 <ferror@plt+0x97070>
  426cec:	str	x0, [x1, #2032]
  426cf0:	ldr	x0, [x28, #16]
  426cf4:	bl	41fa6c <ferror@plt+0x1badc>
  426cf8:	bl	41fa88 <ferror@plt+0x1baf8>
  426cfc:	str	x0, [sp, #144]
  426d00:	mov	x20, x0
  426d04:	cbz	x0, 427000 <ferror@plt+0x23070>
  426d08:	str	wzr, [sp, #108]
  426d0c:	adrp	x27, 49b000 <ferror@plt+0x97070>
  426d10:	add	x27, x27, #0x7c8
  426d14:	adrp	x22, 49b000 <ferror@plt+0x97070>
  426d18:	add	x22, x22, #0xe30
  426d1c:	add	x0, x22, #0x40
  426d20:	str	x0, [sp, #160]
  426d24:	b	4270f0 <ferror@plt+0x23160>
  426d28:	adrp	x2, 442000 <ferror@plt+0x3e070>
  426d2c:	add	x2, x2, #0xe58
  426d30:	adrp	x1, 443000 <ferror@plt+0x3f070>
  426d34:	add	x1, x1, #0xc40
  426d38:	add	x1, x1, #0x178
  426d3c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  426d40:	add	x0, x0, #0xb60
  426d44:	bl	4149c4 <ferror@plt+0x10a34>
  426d48:	mov	w0, #0xffffffff            	// #-1
  426d4c:	b	4270d8 <ferror@plt+0x23148>
  426d50:	mov	x3, #0x0                   	// #0
  426d54:	adrp	x1, 43d000 <ferror@plt+0x39070>
  426d58:	add	x1, x1, #0x8f0
  426d5c:	ldr	x0, [sp, #136]
  426d60:	bl	420364 <ferror@plt+0x1c3d4>
  426d64:	b	426ce8 <ferror@plt+0x22d58>
  426d68:	ldr	w0, [x22, #108]
  426d6c:	add	w0, w0, #0x1
  426d70:	str	w0, [x22, #108]
  426d74:	ldr	w1, [x22, #184]
  426d78:	cmp	w0, w1
  426d7c:	b.ls	426dec <ferror@plt+0x22e5c>  // b.plast
  426d80:	ldr	w0, [x22, #200]
  426d84:	cbz	w0, 426e08 <ferror@plt+0x22e78>
  426d88:	mov	x1, x26
  426d8c:	adrp	x0, 43d000 <ferror@plt+0x39070>
  426d90:	add	x0, x0, #0x5c0
  426d94:	bl	414f38 <ferror@plt+0x10fa8>
  426d98:	mov	x4, #0x0                   	// #0
  426d9c:	mov	w3, #0x0                   	// #0
  426da0:	mov	x2, #0x0                   	// #0
  426da4:	ldr	x1, [x27, #40]
  426da8:	mov	w0, #0x3                   	// #3
  426dac:	bl	425698 <ferror@plt+0x21708>
  426db0:	adrp	x1, 413000 <ferror@plt+0xf070>
  426db4:	add	x1, x1, #0x498
  426db8:	ldr	x0, [sp, #184]
  426dbc:	bl	41fddc <ferror@plt+0x1be4c>
  426dc0:	ldr	x0, [sp, #128]
  426dc4:	str	x0, [x22, #232]
  426dc8:	ldr	x0, [x27, #40]
  426dcc:	bl	413498 <ferror@plt+0xf508>
  426dd0:	ldr	x0, [sp, #112]
  426dd4:	str	x0, [x27, #40]
  426dd8:	ldr	x0, [x22, #56]
  426ddc:	bl	413498 <ferror@plt+0xf508>
  426de0:	ldr	x0, [sp, #120]
  426de4:	str	x0, [x22, #56]
  426de8:	b	4270e8 <ferror@plt+0x23158>
  426dec:	mov	x4, #0x0                   	// #0
  426df0:	mov	w3, #0x0                   	// #0
  426df4:	mov	x2, #0x0                   	// #0
  426df8:	mov	x1, x26
  426dfc:	mov	w0, #0x4                   	// #4
  426e00:	bl	425698 <ferror@plt+0x21708>
  426e04:	b	426db0 <ferror@plt+0x22e20>
  426e08:	bl	428690 <ferror@plt+0x24700>
  426e0c:	str	x0, [sp, #152]
  426e10:	mov	x4, #0x0                   	// #0
  426e14:	mov	w3, #0x0                   	// #0
  426e18:	mov	x2, #0x0                   	// #0
  426e1c:	ldr	x1, [x27, #40]
  426e20:	mov	w0, #0x5                   	// #5
  426e24:	bl	425698 <ferror@plt+0x21708>
  426e28:	str	wzr, [x22, #96]
  426e2c:	str	wzr, [x27]
  426e30:	dmb	ish
  426e34:	ldr	x0, [x22, #64]
  426e38:	ldr	x2, [sp, #160]
  426e3c:	ldxr	x1, [x2]
  426e40:	cmp	x1, x0
  426e44:	b.ne	426e50 <ferror@plt+0x22ec0>  // b.any
  426e48:	stlxr	w3, xzr, [x2]
  426e4c:	cbnz	w3, 426e3c <ferror@plt+0x22eac>
  426e50:	dmb	ish
  426e54:	b.ne	426e30 <ferror@plt+0x22ea0>  // b.any
  426e58:	cbz	x0, 426e60 <ferror@plt+0x22ed0>
  426e5c:	bl	413498 <ferror@plt+0xf508>
  426e60:	mov	x1, #0x0                   	// #0
  426e64:	mov	x0, #0x0                   	// #0
  426e68:	bl	4145dc <ferror@plt+0x1064c>
  426e6c:	ldr	x0, [sp, #152]
  426e70:	bl	428704 <ferror@plt+0x24774>
  426e74:	ldr	w0, [x24, #8]
  426e78:	cbnz	w0, 426fe4 <ferror@plt+0x23054>
  426e7c:	ldr	x0, [x24, #40]
  426e80:	str	x0, [sp, #168]
  426e84:	ldr	x0, [x22, #160]
  426e88:	bl	423c9c <ferror@plt+0x1fd0c>
  426e8c:	ldr	x2, [x24, #16]
  426e90:	cbz	x2, 426ea0 <ferror@plt+0x22f10>
  426e94:	ldr	x1, [x24, #40]
  426e98:	ldr	x0, [sp, #168]
  426e9c:	blr	x2
  426ea0:	ldr	x2, [x24, #24]
  426ea4:	ldr	x1, [x24, #40]
  426ea8:	ldr	x0, [sp, #168]
  426eac:	blr	x2
  426eb0:	bl	423e90 <ferror@plt+0x1ff00>
  426eb4:	ldr	x19, [x22, #88]
  426eb8:	cbz	x19, 426ee8 <ferror@plt+0x22f58>
  426ebc:	mov	x26, #0x18                  	// #24
  426ec0:	ldr	x0, [x19]
  426ec4:	str	x0, [x22, #88]
  426ec8:	ldr	x1, [x19, #8]
  426ecc:	ldr	x0, [x19, #16]
  426ed0:	blr	x1
  426ed4:	mov	x1, x19
  426ed8:	mov	x0, x26
  426edc:	bl	41ed68 <ferror@plt+0x1add8>
  426ee0:	ldr	x19, [x22, #88]
  426ee4:	cbnz	x19, 426ec0 <ferror@plt+0x22f30>
  426ee8:	ldr	x2, [x24, #32]
  426eec:	cbz	x2, 426efc <ferror@plt+0x22f6c>
  426ef0:	ldr	x1, [x24, #40]
  426ef4:	ldr	x0, [sp, #168]
  426ef8:	blr	x2
  426efc:	ldr	w0, [x24, #8]
  426f00:	cbnz	w0, 426ff4 <ferror@plt+0x23064>
  426f04:	ldr	x24, [sp, #152]
  426f08:	mov	x0, x24
  426f0c:	bl	42875c <ferror@plt+0x247cc>
  426f10:	ldr	w19, [x27]
  426f14:	mov	w0, #0x2                   	// #2
  426f18:	str	w0, [x27]
  426f1c:	mov	w0, w19
  426f20:	bl	43be04 <ferror@plt+0x37e74>
  426f24:	str	q0, [sp, #192]
  426f28:	ldr	w0, [x22, #96]
  426f2c:	bl	43be60 <ferror@plt+0x37ed0>
  426f30:	str	q0, [sp, #208]
  426f34:	mov	x1, #0x0                   	// #0
  426f38:	mov	x0, x24
  426f3c:	bl	4288a0 <ferror@plt+0x24910>
  426f40:	bl	43c190 <ferror@plt+0x38200>
  426f44:	str	q0, [sp, #224]
  426f48:	add	x4, sp, #0xc0
  426f4c:	mov	w3, #0x3                   	// #3
  426f50:	ldr	x2, [x22, #64]
  426f54:	ldr	x1, [x27, #40]
  426f58:	mov	w0, #0x6                   	// #6
  426f5c:	bl	425698 <ferror@plt+0x21708>
  426f60:	dmb	ish
  426f64:	ldr	x0, [x22, #64]
  426f68:	ldr	x2, [sp, #160]
  426f6c:	ldxr	x1, [x2]
  426f70:	cmp	x1, x0
  426f74:	b.ne	426f80 <ferror@plt+0x22ff0>  // b.any
  426f78:	stlxr	w3, xzr, [x2]
  426f7c:	cbnz	w3, 426f6c <ferror@plt+0x22fdc>
  426f80:	dmb	ish
  426f84:	b.ne	426f60 <ferror@plt+0x22fd0>  // b.any
  426f88:	cbz	x0, 426f90 <ferror@plt+0x23000>
  426f8c:	bl	413498 <ferror@plt+0xf508>
  426f90:	ldr	x0, [sp, #152]
  426f94:	bl	4286cc <ferror@plt+0x2473c>
  426f98:	adrp	x1, 413000 <ferror@plt+0xf070>
  426f9c:	add	x1, x1, #0x498
  426fa0:	ldr	x0, [sp, #184]
  426fa4:	bl	41fddc <ferror@plt+0x1be4c>
  426fa8:	ldr	x0, [sp, #128]
  426fac:	str	x0, [x22, #232]
  426fb0:	ldr	x0, [x27, #40]
  426fb4:	bl	413498 <ferror@plt+0xf508>
  426fb8:	ldr	x0, [sp, #112]
  426fbc:	str	x0, [x27, #40]
  426fc0:	ldr	x0, [x22, #56]
  426fc4:	bl	413498 <ferror@plt+0xf508>
  426fc8:	ldr	x0, [sp, #120]
  426fcc:	str	x0, [x22, #56]
  426fd0:	cmp	w19, #0x0
  426fd4:	ldr	w0, [sp, #108]
  426fd8:	cinc	w0, w0, ne  // ne = any
  426fdc:	str	w0, [sp, #108]
  426fe0:	b	4270e8 <ferror@plt+0x23158>
  426fe4:	mov	w0, w0
  426fe8:	bl	4133b0 <ferror@plt+0xf420>
  426fec:	str	x0, [sp, #168]
  426ff0:	b	426e84 <ferror@plt+0x22ef4>
  426ff4:	ldr	x0, [sp, #168]
  426ff8:	bl	413498 <ferror@plt+0xf508>
  426ffc:	b	426f04 <ferror@plt+0x22f74>
  427000:	str	wzr, [sp, #108]
  427004:	ldr	x0, [sp, #144]
  427008:	bl	41f6e8 <ferror@plt+0x1b758>
  42700c:	ldr	x0, [x28, #8]
  427010:	bl	41fa6c <ferror@plt+0x1badc>
  427014:	bl	41fa88 <ferror@plt+0x1baf8>
  427018:	mov	x22, x0
  42701c:	cbz	x0, 42708c <ferror@plt+0x230fc>
  427020:	cmp	x25, #0x0
  427024:	adrp	x0, 43c000 <ferror@plt+0x38070>
  427028:	add	x0, x0, #0x898
  42702c:	csel	x25, x25, x0, ne  // ne = any
  427030:	mov	x19, x22
  427034:	b	427050 <ferror@plt+0x230c0>
  427038:	ldr	x0, [x20]
  42703c:	bl	4034d0 <strlen@plt>
  427040:	cmp	w23, w0
  427044:	b.eq	427074 <ferror@plt+0x230e4>  // b.none
  427048:	ldr	x19, [x19, #8]
  42704c:	cbz	x19, 42708c <ferror@plt+0x230fc>
  427050:	ldr	x20, [x19]
  427054:	cbnz	w23, 427038 <ferror@plt+0x230a8>
  427058:	mov	x1, x25
  42705c:	mov	x0, x20
  427060:	bl	426c3c <ferror@plt+0x22cac>
  427064:	ldr	w1, [sp, #108]
  427068:	add	w0, w1, w0
  42706c:	str	w0, [sp, #108]
  427070:	b	427048 <ferror@plt+0x230b8>
  427074:	mov	w2, w0
  427078:	ldr	x1, [x20]
  42707c:	mov	x0, x21
  427080:	bl	403830 <strncmp@plt>
  427084:	cbnz	w0, 427048 <ferror@plt+0x230b8>
  427088:	b	427058 <ferror@plt+0x230c8>
  42708c:	mov	x0, x22
  427090:	bl	41f6e8 <ferror@plt+0x1b758>
  427094:	adrp	x19, 49b000 <ferror@plt+0x97070>
  427098:	add	x19, x19, #0x7c8
  42709c:	ldr	x0, [x19, #40]
  4270a0:	bl	413498 <ferror@plt+0xf508>
  4270a4:	ldr	x0, [sp, #136]
  4270a8:	str	x0, [x19, #40]
  4270ac:	mov	x4, #0x0                   	// #0
  4270b0:	mov	w3, #0x0                   	// #0
  4270b4:	mov	x2, #0x0                   	// #0
  4270b8:	ldr	x1, [x28]
  4270bc:	mov	w0, #0xb                   	// #11
  4270c0:	bl	425698 <ferror@plt+0x21708>
  4270c4:	ldr	w0, [sp, #108]
  4270c8:	ldp	x19, x20, [sp, #16]
  4270cc:	ldp	x21, x22, [sp, #32]
  4270d0:	ldp	x23, x24, [sp, #48]
  4270d4:	ldp	x25, x26, [sp, #64]
  4270d8:	ldp	x27, x28, [sp, #80]
  4270dc:	ldp	x29, x30, [sp], #240
  4270e0:	ret
  4270e4:	cbz	x25, 427124 <ferror@plt+0x23194>
  4270e8:	ldr	x20, [x20, #8]
  4270ec:	cbz	x20, 427004 <ferror@plt+0x23074>
  4270f0:	ldr	x24, [x20]
  4270f4:	cbz	w23, 4270e4 <ferror@plt+0x23154>
  4270f8:	ldr	x19, [x24]
  4270fc:	mov	x0, x19
  427100:	bl	4034d0 <strlen@plt>
  427104:	cmp	x25, #0x0
  427108:	ccmp	w0, w23, #0x0, eq  // eq = none
  42710c:	b.ne	4270e8 <ferror@plt+0x23158>  // b.any
  427110:	mov	w2, w0
  427114:	mov	x1, x19
  427118:	mov	x0, x21
  42711c:	bl	403830 <strncmp@plt>
  427120:	cbnz	w0, 4270e8 <ferror@plt+0x23158>
  427124:	ldr	x19, [x27, #40]
  427128:	str	x19, [sp, #112]
  42712c:	ldr	x0, [x22, #56]
  427130:	bl	4200fc <ferror@plt+0x1c16c>
  427134:	str	x0, [sp, #120]
  427138:	str	xzr, [sp, #184]
  42713c:	ldr	x0, [x22, #232]
  427140:	str	x0, [sp, #128]
  427144:	add	x0, sp, #0xb8
  427148:	str	x0, [x22, #232]
  42714c:	mov	x3, #0x0                   	// #0
  427150:	ldr	x2, [x24]
  427154:	adrp	x1, 43d000 <ferror@plt+0x39070>
  427158:	add	x1, x1, #0x8f0
  42715c:	mov	x0, x19
  427160:	bl	420364 <ferror@plt+0x1c3d4>
  427164:	mov	x26, x0
  427168:	str	x0, [x27, #40]
  42716c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427170:	add	x1, x1, #0x7f8
  427174:	bl	403dd0 <strstr@plt>
  427178:	cbz	x0, 426d68 <ferror@plt+0x22dd8>
  42717c:	ldr	x19, [x22, #192]
  427180:	cbz	x19, 42719c <ferror@plt+0x2320c>
  427184:	ldr	x1, [x19]
  427188:	mov	x0, x26
  42718c:	bl	403ad0 <strcmp@plt>
  427190:	cbz	w0, 426d68 <ferror@plt+0x22dd8>
  427194:	ldr	x19, [x19, #8]
  427198:	cbnz	x19, 427184 <ferror@plt+0x231f4>
  42719c:	ldr	w0, [x27, #20]
  4271a0:	cbz	w0, 426db0 <ferror@plt+0x22e20>
  4271a4:	mov	x1, x26
  4271a8:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4271ac:	add	x0, x0, #0x808
  4271b0:	bl	414f38 <ferror@plt+0x10fa8>
  4271b4:	b	426db0 <ferror@plt+0x22e20>
  4271b8:	stp	x29, x30, [sp, #-80]!
  4271bc:	mov	x29, sp
  4271c0:	stp	x21, x22, [sp, #32]
  4271c4:	mov	x22, x0
  4271c8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4271cc:	ldr	w0, [x0, #2000]
  4271d0:	cbz	w0, 42723c <ferror@plt+0x232ac>
  4271d4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4271d8:	ldr	w0, [x0, #2040]
  4271dc:	cmp	w0, #0x1
  4271e0:	b.ne	427264 <ferror@plt+0x232d4>  // b.any
  4271e4:	stp	x19, x20, [sp, #16]
  4271e8:	stp	x23, x24, [sp, #48]
  4271ec:	stp	x25, x26, [sp, #64]
  4271f0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4271f4:	str	wzr, [x0, #2040]
  4271f8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4271fc:	ldr	x0, [x0, #3824]
  427200:	cbz	x0, 42728c <ferror@plt+0x232fc>
  427204:	bl	41fa6c <ferror@plt+0x1badc>
  427208:	mov	x20, x0
  42720c:	mov	w23, #0x0                   	// #0
  427210:	mov	w24, #0x2f                  	// #47
  427214:	adrp	x25, 43c000 <ferror@plt+0x38070>
  427218:	add	x25, x25, #0x898
  42721c:	cbnz	x20, 4272b8 <ferror@plt+0x23328>
  427220:	mov	w0, w23
  427224:	ldp	x19, x20, [sp, #16]
  427228:	ldp	x23, x24, [sp, #48]
  42722c:	ldp	x25, x26, [sp, #64]
  427230:	ldp	x21, x22, [sp, #32]
  427234:	ldp	x29, x30, [sp], #80
  427238:	ret
  42723c:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427240:	add	x2, x2, #0x820
  427244:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427248:	add	x1, x1, #0xc40
  42724c:	add	x1, x1, #0x198
  427250:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427254:	add	x0, x0, #0xb60
  427258:	bl	4149c4 <ferror@plt+0x10a34>
  42725c:	mov	w0, #0xffffffff            	// #-1
  427260:	b	427230 <ferror@plt+0x232a0>
  427264:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427268:	add	x2, x2, #0x848
  42726c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427270:	add	x1, x1, #0xc40
  427274:	add	x1, x1, #0x198
  427278:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42727c:	add	x0, x0, #0xb60
  427280:	bl	4149c4 <ferror@plt+0x10a34>
  427284:	mov	w0, #0xffffffff            	// #-1
  427288:	b	427230 <ferror@plt+0x232a0>
  42728c:	adrp	x1, 43c000 <ferror@plt+0x38070>
  427290:	add	x1, x1, #0x898
  427294:	mov	x0, #0x0                   	// #0
  427298:	bl	41f724 <ferror@plt+0x1b794>
  42729c:	mov	x20, x0
  4272a0:	b	42720c <ferror@plt+0x2327c>
  4272a4:	mov	x1, x19
  4272a8:	mov	x0, x22
  4272ac:	bl	426c3c <ferror@plt+0x22cac>
  4272b0:	add	w23, w23, w0
  4272b4:	cbz	x20, 427220 <ferror@plt+0x23290>
  4272b8:	ldr	x19, [x20]
  4272bc:	ldr	x0, [x22]
  4272c0:	bl	4034d0 <strlen@plt>
  4272c4:	mov	x21, x0
  4272c8:	mov	x1, x20
  4272cc:	mov	x0, x20
  4272d0:	bl	41f934 <ferror@plt+0x1b9a4>
  4272d4:	mov	x20, x0
  4272d8:	ldrb	w0, [x19]
  4272dc:	cmp	w0, #0x2f
  4272e0:	b.ne	4272f0 <ferror@plt+0x23360>  // b.any
  4272e4:	ldrb	w1, [x19, #1]!
  4272e8:	cmp	w1, #0x2f
  4272ec:	b.eq	4272e4 <ferror@plt+0x23354>  // b.none
  4272f0:	cbz	w21, 4272a4 <ferror@plt+0x23314>
  4272f4:	mov	w1, w24
  4272f8:	mov	x0, x19
  4272fc:	bl	403c40 <strchr@plt>
  427300:	mov	x26, x0
  427304:	mov	x0, x19
  427308:	bl	4034d0 <strlen@plt>
  42730c:	mov	x1, x0
  427310:	cbz	x26, 427324 <ferror@plt+0x23394>
  427314:	sub	x0, x26, x19
  427318:	and	x2, x1, #0xffffffff
  42731c:	cmp	x0, w1, uxtw
  427320:	csel	x1, x0, x2, le
  427324:	cmp	w1, #0x0
  427328:	ccmp	w1, w21, #0x4, ne  // ne = any
  42732c:	b.ne	4272b4 <ferror@plt+0x23324>  // b.any
  427330:	mov	w2, w21
  427334:	ldr	x1, [x22]
  427338:	mov	x0, x19
  42733c:	bl	403830 <strncmp@plt>
  427340:	cbnz	w0, 4272b4 <ferror@plt+0x23324>
  427344:	cmp	x26, #0x0
  427348:	csel	x1, x25, x26, eq  // eq = none
  42734c:	mov	x0, x22
  427350:	bl	426c3c <ferror@plt+0x22cac>
  427354:	add	w23, w23, w0
  427358:	b	4272b4 <ferror@plt+0x23324>
  42735c:	stp	x29, x30, [sp, #-16]!
  427360:	mov	x29, sp
  427364:	bl	424a00 <ferror@plt+0x20a70>
  427368:	bl	4271b8 <ferror@plt+0x23228>
  42736c:	ldp	x29, x30, [sp], #16
  427370:	ret
  427374:	sub	sp, sp, #0x70
  427378:	stp	x29, x30, [sp, #32]
  42737c:	add	x29, sp, #0x20
  427380:	stp	x19, x20, [sp, #48]
  427384:	stp	x21, x22, [sp, #64]
  427388:	mov	x20, x0
  42738c:	mov	x22, x1
  427390:	mov	x21, x3
  427394:	adrp	x0, 440000 <ferror@plt+0x3c070>
  427398:	add	x0, x0, #0xe88
  42739c:	cmp	x4, #0x0
  4273a0:	csel	x19, x0, x4, eq  // eq = none
  4273a4:	mov	w3, w2
  4273a8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4273ac:	add	x2, x2, #0xe50
  4273b0:	mov	x1, #0x20                  	// #32
  4273b4:	add	x0, sp, #0x50
  4273b8:	bl	42fdb8 <ferror@plt+0x2be28>
  4273bc:	cbz	x20, 4274a0 <ferror@plt+0x23510>
  4273c0:	ldrb	w2, [x20]
  4273c4:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4273c8:	add	x0, x1, #0x898
  4273cc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4273d0:	add	x1, x1, #0xd00
  4273d4:	cmp	w2, #0x0
  4273d8:	csel	x1, x1, x0, ne  // ne = any
  4273dc:	ldrb	w3, [x21]
  4273e0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4273e4:	add	x2, x0, #0x898
  4273e8:	adrp	x0, 440000 <ferror@plt+0x3c070>
  4273ec:	add	x0, x0, #0xd00
  4273f0:	cmp	w3, #0x0
  4273f4:	csel	x0, x0, x2, ne  // ne = any
  4273f8:	adrp	x4, 440000 <ferror@plt+0x3c070>
  4273fc:	add	x4, x4, #0xd00
  427400:	str	xzr, [sp, #24]
  427404:	str	x19, [sp, #16]
  427408:	adrp	x2, 442000 <ferror@plt+0x3e070>
  42740c:	add	x2, x2, #0x180
  427410:	str	x2, [sp, #8]
  427414:	str	x0, [sp]
  427418:	mov	x7, x21
  42741c:	mov	x6, x4
  427420:	add	x5, sp, #0x50
  427424:	mov	x3, x22
  427428:	adrp	x2, 443000 <ferror@plt+0x3f070>
  42742c:	add	x2, x2, #0x860
  427430:	mov	x0, x20
  427434:	bl	420364 <ferror@plt+0x1c3d4>
  427438:	mov	x19, x0
  42743c:	mov	x1, x0
  427440:	adrp	x0, 443000 <ferror@plt+0x3f070>
  427444:	add	x0, x0, #0x868
  427448:	bl	4150d0 <ferror@plt+0x11140>
  42744c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  427450:	ldr	x0, [x0, #3872]
  427454:	cbz	x0, 42745c <ferror@plt+0x234cc>
  427458:	bl	403b90 <free@plt>
  42745c:	mov	x0, x19
  427460:	bl	4034d0 <strlen@plt>
  427464:	add	x0, x0, #0x1
  427468:	bl	403790 <malloc@plt>
  42746c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  427470:	str	x0, [x1, #3872]
  427474:	mov	x1, x19
  427478:	bl	403cd0 <strcpy@plt>
  42747c:	mov	x4, #0x0                   	// #0
  427480:	mov	w3, #0x0                   	// #0
  427484:	mov	x2, #0x0                   	// #0
  427488:	mov	x1, x19
  42748c:	mov	w0, #0x1                   	// #1
  427490:	bl	425698 <ferror@plt+0x21708>
  427494:	mov	x0, x19
  427498:	bl	413498 <ferror@plt+0xf508>
  42749c:	bl	414488 <ferror@plt+0x104f8>
  4274a0:	adrp	x20, 43c000 <ferror@plt+0x38070>
  4274a4:	add	x20, x20, #0x898
  4274a8:	mov	x1, x20
  4274ac:	b	4273dc <ferror@plt+0x2344c>
  4274b0:	stp	x29, x30, [sp, #-48]!
  4274b4:	mov	x29, sp
  4274b8:	stp	x19, x20, [sp, #16]
  4274bc:	stp	x21, x22, [sp, #32]
  4274c0:	mov	x19, x0
  4274c4:	mov	x20, x1
  4274c8:	mov	w21, w2
  4274cc:	mov	x22, x3
  4274d0:	cbz	x4, 427508 <ferror@plt+0x23578>
  4274d4:	mov	x1, x4
  4274d8:	mov	x3, #0x0                   	// #0
  4274dc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4274e0:	add	x2, x2, #0xd50
  4274e4:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4274e8:	add	x0, x0, #0x870
  4274ec:	bl	420364 <ferror@plt+0x1c3d4>
  4274f0:	mov	x4, x0
  4274f4:	mov	x3, x22
  4274f8:	mov	w2, w21
  4274fc:	mov	x1, x20
  427500:	mov	x0, x19
  427504:	bl	427374 <ferror@plt+0x233e4>
  427508:	adrp	x0, 440000 <ferror@plt+0x3c070>
  42750c:	add	x0, x0, #0xe88
  427510:	bl	4200fc <ferror@plt+0x1c16c>
  427514:	mov	x4, x0
  427518:	b	4274f4 <ferror@plt+0x23564>
  42751c:	sub	sp, sp, #0x100
  427520:	stp	x29, x30, [sp, #32]
  427524:	add	x29, sp, #0x20
  427528:	stp	x19, x20, [sp, #48]
  42752c:	stp	x21, x22, [sp, #64]
  427530:	str	x23, [sp, #80]
  427534:	str	xzr, [sp, #248]
  427538:	tst	w2, #0x380
  42753c:	b.ne	42765c <ferror@plt+0x236cc>  // b.any
  427540:	mov	x20, x0
  427544:	mov	x23, x1
  427548:	mov	w21, w2
  42754c:	bl	424a00 <ferror@plt+0x20a70>
  427550:	mov	x1, x20
  427554:	bl	423bbc <ferror@plt+0x1fc2c>
  427558:	cbz	w0, 427688 <ferror@plt+0x236f8>
  42755c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  427560:	ldr	w0, [x0, #2012]
  427564:	cbnz	w0, 4276a8 <ferror@plt+0x23718>
  427568:	bl	423e90 <ferror@plt+0x1ff00>
  42756c:	mov	x0, x20
  427570:	bl	4200fc <ferror@plt+0x1c16c>
  427574:	adrp	x22, 49b000 <ferror@plt+0x97070>
  427578:	add	x22, x22, #0xe30
  42757c:	str	x0, [x22, #16]
  427580:	bl	4341b4 <ferror@plt+0x30224>
  427584:	mov	x19, x0
  427588:	ldr	x1, [x22, #168]
  42758c:	bl	434808 <ferror@plt+0x30878>
  427590:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427594:	add	x1, x1, #0x3b0
  427598:	mov	x0, x19
  42759c:	bl	434808 <ferror@plt+0x30878>
  4275a0:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4275a4:	add	x1, x1, #0x318
  4275a8:	mov	x0, x19
  4275ac:	bl	434808 <ferror@plt+0x30878>
  4275b0:	mov	x1, x20
  4275b4:	mov	x0, x19
  4275b8:	bl	434808 <ferror@plt+0x30878>
  4275bc:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4275c0:	add	x1, x1, #0x300
  4275c4:	mov	x0, x19
  4275c8:	bl	434808 <ferror@plt+0x30878>
  4275cc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4275d0:	ldr	w0, [x0, #2028]
  4275d4:	cmn	w0, #0x1
  4275d8:	b.ne	4276bc <ferror@plt+0x2372c>  // b.any
  4275dc:	mov	x1, #0x0                   	// #0
  4275e0:	mov	x0, x19
  4275e4:	bl	434808 <ferror@plt+0x30878>
  4275e8:	tst	x21, #0x200
  4275ec:	ldr	x1, [x19]
  4275f0:	add	x0, sp, #0xf8
  4275f4:	str	x0, [sp, #16]
  4275f8:	add	x0, sp, #0xf0
  4275fc:	str	x0, [sp, #8]
  427600:	add	x0, sp, #0xf4
  427604:	str	x0, [sp]
  427608:	mov	x7, #0x0                   	// #0
  42760c:	add	x6, sp, #0xec
  427610:	mov	x5, #0x0                   	// #0
  427614:	mov	x4, #0x0                   	// #0
  427618:	mov	w3, #0x2                   	// #2
  42761c:	mov	w0, #0x22                  	// #34
  427620:	csel	w3, w3, w0, eq  // eq = none
  427624:	mov	x2, #0x0                   	// #0
  427628:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42762c:	ldr	x0, [x0, #3808]
  427630:	bl	433060 <ferror@plt+0x2f0d0>
  427634:	cbnz	w0, 4276f8 <ferror@plt+0x23768>
  427638:	ldr	x0, [sp, #248]
  42763c:	ldr	x3, [x0, #8]
  427640:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427644:	add	x2, x2, #0x940
  427648:	mov	w1, #0x4                   	// #4
  42764c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427650:	add	x0, x0, #0xb60
  427654:	bl	414944 <ferror@plt+0x109b4>
  427658:	b	427658 <ferror@plt+0x236c8>
  42765c:	adrp	x4, 443000 <ferror@plt+0x3f070>
  427660:	add	x4, x4, #0x888
  427664:	adrp	x3, 443000 <ferror@plt+0x3f070>
  427668:	add	x3, x3, #0xc40
  42766c:	add	x3, x3, #0x1b0
  427670:	mov	w2, #0xad6                 	// #2774
  427674:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427678:	add	x1, x1, #0x178
  42767c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427680:	add	x0, x0, #0xb60
  427684:	bl	4274b0 <ferror@plt+0x23520>
  427688:	mov	x3, x20
  42768c:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427690:	add	x2, x2, #0x8f8
  427694:	mov	w1, #0x4                   	// #4
  427698:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42769c:	add	x0, x0, #0xb60
  4276a0:	bl	414944 <ferror@plt+0x109b4>
  4276a4:	b	4276a4 <ferror@plt+0x23714>
  4276a8:	mov	x1, x20
  4276ac:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4276b0:	add	x0, x0, #0x928
  4276b4:	bl	414f38 <ferror@plt+0x10fa8>
  4276b8:	b	427568 <ferror@plt+0x235d8>
  4276bc:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4276c0:	add	x1, x1, #0x2b0
  4276c4:	mov	x0, x19
  4276c8:	bl	434808 <ferror@plt+0x30878>
  4276cc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4276d0:	ldr	w3, [x0, #2028]
  4276d4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4276d8:	add	x2, x2, #0xe50
  4276dc:	mov	x1, #0x80                  	// #128
  4276e0:	add	x0, sp, #0x68
  4276e4:	bl	42fdb8 <ferror@plt+0x2be28>
  4276e8:	add	x1, sp, #0x68
  4276ec:	mov	x0, x19
  4276f0:	bl	434808 <ferror@plt+0x30878>
  4276f4:	b	4275dc <ferror@plt+0x2364c>
  4276f8:	mov	w1, #0x1                   	// #1
  4276fc:	mov	x0, x19
  427700:	bl	434a70 <ferror@plt+0x30ae0>
  427704:	mov	x5, x23
  427708:	ubfx	x4, x21, #2, #1
  42770c:	ldr	w3, [sp, #240]
  427710:	ubfx	x2, x21, #1, #1
  427714:	ldr	w1, [sp, #244]
  427718:	ldr	w0, [sp, #236]
  42771c:	bl	423fa4 <ferror@plt+0x20014>
  427720:	ldp	x19, x20, [sp, #48]
  427724:	ldp	x21, x22, [sp, #64]
  427728:	ldr	x23, [sp, #80]
  42772c:	ldp	x29, x30, [sp, #32]
  427730:	add	sp, sp, #0x100
  427734:	ret
  427738:	stp	x29, x30, [sp, #-96]!
  42773c:	mov	x29, sp
  427740:	stp	x19, x20, [sp, #16]
  427744:	stp	x21, x22, [sp, #32]
  427748:	stp	x23, x24, [sp, #48]
  42774c:	str	x25, [sp, #64]
  427750:	str	d8, [sp, #72]
  427754:	mov	x19, x0
  427758:	mov	x20, x1
  42775c:	mov	w21, w2
  427760:	mov	x22, x3
  427764:	mov	x24, x4
  427768:	str	q0, [sp, #80]
  42776c:	mov	x23, x5
  427770:	mov	v0.16b, v1.16b
  427774:	and	w6, w6, #0xff
  427778:	cmp	w6, #0x69
  42777c:	b.eq	4277a8 <ferror@plt+0x23818>  // b.none
  427780:	cmp	w6, #0x78
  427784:	b.eq	4277dc <ferror@plt+0x2384c>  // b.none
  427788:	mov	x4, #0x0                   	// #0
  42778c:	cmp	w6, #0x66
  427790:	b.eq	427810 <ferror@plt+0x23880>  // b.none
  427794:	mov	x3, x22
  427798:	mov	w2, w21
  42779c:	mov	x1, x20
  4277a0:	mov	x0, x19
  4277a4:	bl	427374 <ferror@plt+0x233e4>
  4277a8:	bl	43beb0 <ferror@plt+0x37f20>
  4277ac:	mov	x25, x0
  4277b0:	ldr	q0, [sp, #80]
  4277b4:	bl	43beb0 <ferror@plt+0x37f20>
  4277b8:	mov	x4, x25
  4277bc:	mov	x3, x23
  4277c0:	mov	x2, x0
  4277c4:	mov	x1, x24
  4277c8:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4277cc:	add	x0, x0, #0x968
  4277d0:	bl	4202dc <ferror@plt+0x1c34c>
  4277d4:	mov	x4, x0
  4277d8:	b	427794 <ferror@plt+0x23804>
  4277dc:	bl	43bff4 <ferror@plt+0x38064>
  4277e0:	mov	x25, x0
  4277e4:	ldr	q0, [sp, #80]
  4277e8:	bl	43bff4 <ferror@plt+0x38064>
  4277ec:	mov	x4, x25
  4277f0:	mov	x3, x23
  4277f4:	mov	x2, x0
  4277f8:	mov	x1, x24
  4277fc:	adrp	x0, 443000 <ferror@plt+0x3f070>
  427800:	add	x0, x0, #0x990
  427804:	bl	4202dc <ferror@plt+0x1c34c>
  427808:	mov	x4, x0
  42780c:	b	427794 <ferror@plt+0x23804>
  427810:	bl	43c284 <ferror@plt+0x382f4>
  427814:	fmov	d8, d0
  427818:	ldr	q0, [sp, #80]
  42781c:	bl	43c284 <ferror@plt+0x382f4>
  427820:	fmov	d1, d8
  427824:	mov	x2, x23
  427828:	mov	x1, x24
  42782c:	adrp	x0, 443000 <ferror@plt+0x3f070>
  427830:	add	x0, x0, #0x9c0
  427834:	bl	4202dc <ferror@plt+0x1c34c>
  427838:	mov	x4, x0
  42783c:	b	427794 <ferror@plt+0x23804>
  427840:	stp	x29, x30, [sp, #-160]!
  427844:	mov	x29, sp
  427848:	ldr	x3, [x2]
  42784c:	ldr	w4, [x2, #24]
  427850:	cbnz	w0, 427874 <ferror@plt+0x238e4>
  427854:	adrp	x0, 49b000 <ferror@plt+0x97070>
  427858:	ldr	x0, [x0, #3848]
  42785c:	str	x0, [sp, #32]
  427860:	str	x1, [sp, #40]
  427864:	ldr	x7, [x2, #8]
  427868:	add	x1, sp, #0x20
  42786c:	mov	w0, #0x2                   	// #2
  427870:	b	4278f0 <ferror@plt+0x23960>
  427874:	cmp	w0, #0x1
  427878:	b.ne	42788c <ferror@plt+0x238fc>  // b.any
  42787c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  427880:	ldr	x0, [x0, #3856]
  427884:	str	x0, [sp, #32]
  427888:	b	427860 <ferror@plt+0x238d0>
  42788c:	str	x19, [sp, #16]
  427890:	mov	x4, #0x0                   	// #0
  427894:	adrp	x3, 443000 <ferror@plt+0x3f070>
  427898:	add	x3, x3, #0xc40
  42789c:	add	x3, x3, #0x1c8
  4278a0:	mov	w2, #0xc3f                 	// #3135
  4278a4:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4278a8:	add	x1, x1, #0x178
  4278ac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4278b0:	add	x0, x0, #0xb60
  4278b4:	bl	4274b0 <ferror@plt+0x23520>
  4278b8:	add	w5, w4, #0x8
  4278bc:	cmp	w5, #0x0
  4278c0:	b.le	427904 <ferror@plt+0x23974>
  4278c4:	add	x6, x3, #0xf
  4278c8:	mov	w4, w5
  4278cc:	mov	x2, x3
  4278d0:	and	x3, x6, #0xfffffffffffffff8
  4278d4:	ldr	x2, [x2]
  4278d8:	str	x2, [x1, #16]
  4278dc:	cbz	x2, 427910 <ferror@plt+0x23980>
  4278e0:	add	w0, w0, #0x1
  4278e4:	add	x1, x1, #0x8
  4278e8:	cmp	w0, #0x10
  4278ec:	b.eq	427928 <ferror@plt+0x23998>  // b.none
  4278f0:	tbnz	w4, #31, 4278b8 <ferror@plt+0x23928>
  4278f4:	add	x5, x3, #0xf
  4278f8:	mov	x2, x3
  4278fc:	and	x3, x5, #0xfffffffffffffff8
  427900:	b	4278d4 <ferror@plt+0x23944>
  427904:	add	x2, x7, w4, sxtw
  427908:	mov	w4, w5
  42790c:	b	4278d4 <ferror@plt+0x23944>
  427910:	cmp	w0, #0xf
  427914:	b.gt	427928 <ferror@plt+0x23998>
  427918:	add	x0, sp, #0x20
  42791c:	bl	40af30 <ferror@plt+0x6fa0>
  427920:	ldp	x29, x30, [sp], #160
  427924:	ret
  427928:	str	x19, [sp, #16]
  42792c:	adrp	x19, 43c000 <ferror@plt+0x38070>
  427930:	bl	43be04 <ferror@plt+0x37e74>
  427934:	mov	w6, #0x69                  	// #105
  427938:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42793c:	add	x0, x0, #0xc30
  427940:	ldr	q1, [x0]
  427944:	add	x5, x19, #0x9e0
  427948:	adrp	x4, 443000 <ferror@plt+0x3f070>
  42794c:	add	x4, x4, #0x9e8
  427950:	adrp	x3, 443000 <ferror@plt+0x3f070>
  427954:	add	x3, x3, #0xc40
  427958:	add	x3, x3, #0x1c8
  42795c:	mov	w2, #0xc4a                 	// #3146
  427960:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427964:	add	x1, x1, #0x178
  427968:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42796c:	add	x0, x0, #0xb60
  427970:	bl	427738 <ferror@plt+0x237a8>
  427974:	stp	x29, x30, [sp, #-96]!
  427978:	mov	x29, sp
  42797c:	stp	x19, x20, [sp, #16]
  427980:	stp	x21, x22, [sp, #32]
  427984:	stp	x23, x24, [sp, #48]
  427988:	stp	x25, x26, [sp, #64]
  42798c:	stp	x27, x28, [sp, #80]
  427990:	mov	x23, x0
  427994:	mov	x24, x1
  427998:	mov	w25, w2
  42799c:	mov	x26, x3
  4279a0:	mov	x27, x4
  4279a4:	mov	x20, x5
  4279a8:	mov	x28, x6
  4279ac:	mov	x19, x7
  4279b0:	cbz	x5, 427a68 <ferror@plt+0x23ad8>
  4279b4:	mov	x1, #0x0                   	// #0
  4279b8:	mov	x0, x5
  4279bc:	bl	421350 <ferror@plt+0x1d3c0>
  4279c0:	mov	x20, x0
  4279c4:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4279c8:	add	x0, x0, #0xa18
  4279cc:	mov	x3, #0x0                   	// #0
  4279d0:	mov	x2, x0
  4279d4:	mov	x1, x20
  4279d8:	bl	420364 <ferror@plt+0x1c3d4>
  4279dc:	mov	x22, x0
  4279e0:	cbz	x19, 427a7c <ferror@plt+0x23aec>
  4279e4:	mov	x1, #0x0                   	// #0
  4279e8:	mov	x0, x19
  4279ec:	bl	421350 <ferror@plt+0x1d3c0>
  4279f0:	mov	x19, x0
  4279f4:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4279f8:	add	x0, x0, #0xa18
  4279fc:	mov	x3, #0x0                   	// #0
  427a00:	mov	x2, x0
  427a04:	mov	x1, x19
  427a08:	bl	420364 <ferror@plt+0x1c3d4>
  427a0c:	mov	x21, x0
  427a10:	mov	x0, x20
  427a14:	bl	413498 <ferror@plt+0xf508>
  427a18:	mov	x0, x19
  427a1c:	bl	413498 <ferror@plt+0xf508>
  427a20:	mov	x4, x21
  427a24:	mov	x3, x28
  427a28:	mov	x2, x22
  427a2c:	mov	x1, x27
  427a30:	adrp	x0, 443000 <ferror@plt+0x3f070>
  427a34:	add	x0, x0, #0xa20
  427a38:	bl	4202dc <ferror@plt+0x1c34c>
  427a3c:	mov	x19, x0
  427a40:	mov	x0, x22
  427a44:	bl	413498 <ferror@plt+0xf508>
  427a48:	mov	x0, x21
  427a4c:	bl	413498 <ferror@plt+0xf508>
  427a50:	mov	x4, x19
  427a54:	mov	x3, x26
  427a58:	mov	w2, w25
  427a5c:	mov	x1, x24
  427a60:	mov	x0, x23
  427a64:	bl	427374 <ferror@plt+0x233e4>
  427a68:	adrp	x0, 443000 <ferror@plt+0x3f070>
  427a6c:	add	x0, x0, #0x1f8
  427a70:	bl	4200fc <ferror@plt+0x1c16c>
  427a74:	mov	x22, x0
  427a78:	b	4279e0 <ferror@plt+0x23a50>
  427a7c:	adrp	x0, 443000 <ferror@plt+0x3f070>
  427a80:	add	x0, x0, #0x1f8
  427a84:	bl	4200fc <ferror@plt+0x1c16c>
  427a88:	mov	x21, x0
  427a8c:	b	427a10 <ferror@plt+0x23a80>
  427a90:	stp	x29, x30, [sp, #-96]!
  427a94:	mov	x29, sp
  427a98:	stp	x19, x20, [sp, #16]
  427a9c:	stp	x21, x22, [sp, #32]
  427aa0:	stp	x23, x24, [sp, #48]
  427aa4:	stp	x25, x26, [sp, #64]
  427aa8:	str	x27, [sp, #80]
  427aac:	mov	x23, x0
  427ab0:	mov	x24, x1
  427ab4:	mov	w25, w2
  427ab8:	mov	x26, x3
  427abc:	mov	x22, x4
  427ac0:	mov	x19, x5
  427ac4:	mov	w21, w6
  427ac8:	mov	w27, w7
  427acc:	adrp	x0, 443000 <ferror@plt+0x3f070>
  427ad0:	add	x0, x0, #0xa48
  427ad4:	bl	422ad0 <ferror@plt+0x1eb40>
  427ad8:	mov	x20, x0
  427adc:	cbz	w21, 427b44 <ferror@plt+0x23bb4>
  427ae0:	mov	w0, w21
  427ae4:	bl	41aa38 <ferror@plt+0x16aa8>
  427ae8:	mov	w4, w27
  427aec:	mov	x3, x0
  427af0:	mov	x2, x22
  427af4:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427af8:	add	x1, x1, #0xa60
  427afc:	mov	x0, x20
  427b00:	bl	423af0 <ferror@plt+0x1fb60>
  427b04:	cbz	x19, 427b58 <ferror@plt+0x23bc8>
  427b08:	ldr	w0, [x19]
  427b0c:	bl	41aa38 <ferror@plt+0x16aa8>
  427b10:	ldr	w4, [x19, #4]
  427b14:	mov	x3, x0
  427b18:	ldr	x2, [x19, #8]
  427b1c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427b20:	add	x1, x1, #0xa88
  427b24:	mov	x0, x20
  427b28:	bl	423af0 <ferror@plt+0x1fb60>
  427b2c:	ldr	x4, [x20]
  427b30:	mov	x3, x26
  427b34:	mov	w2, w25
  427b38:	mov	x1, x24
  427b3c:	mov	x0, x23
  427b40:	bl	427374 <ferror@plt+0x233e4>
  427b44:	mov	x2, x22
  427b48:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427b4c:	add	x1, x1, #0xa78
  427b50:	bl	423af0 <ferror@plt+0x1fb60>
  427b54:	b	427b04 <ferror@plt+0x23b74>
  427b58:	mov	x2, x22
  427b5c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427b60:	add	x1, x1, #0xa98
  427b64:	mov	x0, x20
  427b68:	bl	423af0 <ferror@plt+0x1fb60>
  427b6c:	b	427b2c <ferror@plt+0x23b9c>
  427b70:	stp	x29, x30, [sp, #-96]!
  427b74:	mov	x29, sp
  427b78:	stp	x19, x20, [sp, #16]
  427b7c:	stp	x21, x22, [sp, #32]
  427b80:	stp	x23, x24, [sp, #48]
  427b84:	stp	x25, x26, [sp, #64]
  427b88:	stp	x27, x28, [sp, #80]
  427b8c:	mov	x21, x0
  427b90:	mov	x22, x1
  427b94:	mov	w23, w2
  427b98:	mov	x24, x3
  427b9c:	mov	x20, x4
  427ba0:	ands	x1, x4, #0x1
  427ba4:	cset	w28, eq  // eq = none
  427ba8:	tst	x4, #0x2
  427bac:	csel	x26, x5, xzr, ne  // ne = any
  427bb0:	tst	x4, #0x4
  427bb4:	csel	x27, x5, xzr, ne  // ne = any
  427bb8:	adrp	x0, 443000 <ferror@plt+0x3f070>
  427bbc:	add	x0, x0, #0xab8
  427bc0:	adrp	x25, 443000 <ferror@plt+0x3f070>
  427bc4:	add	x25, x25, #0xaa8
  427bc8:	cmp	x1, #0x0
  427bcc:	csel	x25, x25, x0, eq  // eq = none
  427bd0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  427bd4:	ldr	x1, [x0, #3648]
  427bd8:	cbz	x1, 427c70 <ferror@plt+0x23ce0>
  427bdc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  427be0:	ldr	w2, [x0, #3644]
  427be4:	adrp	x0, 443000 <ferror@plt+0x3f070>
  427be8:	add	x0, x0, #0xad0
  427bec:	bl	4202dc <ferror@plt+0x1c34c>
  427bf0:	mov	x19, x0
  427bf4:	cbnz	x20, 427cd4 <ferror@plt+0x23d44>
  427bf8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  427bfc:	ldr	w0, [x0, #3640]
  427c00:	cbnz	w0, 427cac <ferror@plt+0x23d1c>
  427c04:	cbz	x26, 427c28 <ferror@plt+0x23c98>
  427c08:	adrp	x0, 49b000 <ferror@plt+0x97070>
  427c0c:	ldr	x1, [x0, #3656]
  427c10:	mov	x0, x26
  427c14:	bl	41a51c <ferror@plt+0x1658c>
  427c18:	cmp	w0, #0x0
  427c1c:	cset	w0, eq  // eq = none
  427c20:	cmp	w0, w28
  427c24:	b.eq	427d10 <ferror@plt+0x23d80>  // b.none
  427c28:	cbz	x27, 427c4c <ferror@plt+0x23cbc>
  427c2c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  427c30:	ldr	x1, [x0, #3664]
  427c34:	mov	x0, x27
  427c38:	bl	41a51c <ferror@plt+0x1658c>
  427c3c:	cmp	w0, #0x0
  427c40:	cset	w0, eq  // eq = none
  427c44:	cmp	w0, w28
  427c48:	b.eq	427d40 <ferror@plt+0x23db0>  // b.none
  427c4c:	mov	x0, x19
  427c50:	bl	413498 <ferror@plt+0xf508>
  427c54:	ldp	x19, x20, [sp, #16]
  427c58:	ldp	x21, x22, [sp, #32]
  427c5c:	ldp	x23, x24, [sp, #48]
  427c60:	ldp	x25, x26, [sp, #64]
  427c64:	ldp	x27, x28, [sp, #80]
  427c68:	ldp	x29, x30, [sp], #96
  427c6c:	ret
  427c70:	adrp	x0, 49b000 <ferror@plt+0x97070>
  427c74:	ldr	w1, [x0, #3644]
  427c78:	cbz	w1, 427c90 <ferror@plt+0x23d00>
  427c7c:	adrp	x0, 440000 <ferror@plt+0x3c070>
  427c80:	add	x0, x0, #0xe50
  427c84:	bl	4202dc <ferror@plt+0x1c34c>
  427c88:	mov	x19, x0
  427c8c:	b	427bf4 <ferror@plt+0x23c64>
  427c90:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427c94:	add	x2, x2, #0xad8
  427c98:	mov	w1, #0x4                   	// #4
  427c9c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427ca0:	add	x0, x0, #0xb60
  427ca4:	bl	414944 <ferror@plt+0x109b4>
  427ca8:	b	427ca8 <ferror@plt+0x23d18>
  427cac:	mov	x1, x19
  427cb0:	adrp	x0, 443000 <ferror@plt+0x3f070>
  427cb4:	add	x0, x0, #0xb08
  427cb8:	bl	4202dc <ferror@plt+0x1c34c>
  427cbc:	mov	x4, x0
  427cc0:	mov	x3, x24
  427cc4:	mov	w2, w23
  427cc8:	mov	x1, x22
  427ccc:	mov	x0, x21
  427cd0:	bl	427374 <ferror@plt+0x233e4>
  427cd4:	cmp	x20, #0x1
  427cd8:	b.ne	427c04 <ferror@plt+0x23c74>  // b.any
  427cdc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  427ce0:	ldr	w0, [x0, #3640]
  427ce4:	cbnz	w0, 427c04 <ferror@plt+0x23c74>
  427ce8:	mov	x1, x19
  427cec:	adrp	x0, 443000 <ferror@plt+0x3f070>
  427cf0:	add	x0, x0, #0xb30
  427cf4:	bl	4202dc <ferror@plt+0x1c34c>
  427cf8:	mov	x4, x0
  427cfc:	mov	x3, x24
  427d00:	mov	w2, w23
  427d04:	mov	x1, x22
  427d08:	mov	x0, x21
  427d0c:	bl	427374 <ferror@plt+0x233e4>
  427d10:	mov	x3, x26
  427d14:	mov	x2, x25
  427d18:	mov	x1, x19
  427d1c:	adrp	x0, 443000 <ferror@plt+0x3f070>
  427d20:	add	x0, x0, #0xb60
  427d24:	bl	4202dc <ferror@plt+0x1c34c>
  427d28:	mov	x4, x0
  427d2c:	mov	x3, x24
  427d30:	mov	w2, w23
  427d34:	mov	x1, x22
  427d38:	mov	x0, x21
  427d3c:	bl	427374 <ferror@plt+0x233e4>
  427d40:	mov	x3, x27
  427d44:	mov	x2, x25
  427d48:	mov	x1, x19
  427d4c:	adrp	x0, 443000 <ferror@plt+0x3f070>
  427d50:	add	x0, x0, #0xb88
  427d54:	bl	4202dc <ferror@plt+0x1c34c>
  427d58:	mov	x4, x0
  427d5c:	mov	x3, x24
  427d60:	mov	w2, w23
  427d64:	mov	x1, x22
  427d68:	mov	x0, x21
  427d6c:	bl	427374 <ferror@plt+0x233e4>
  427d70:	stp	x29, x30, [sp, #-256]!
  427d74:	mov	x29, sp
  427d78:	str	x2, [sp, #208]
  427d7c:	str	x3, [sp, #216]
  427d80:	str	x4, [sp, #224]
  427d84:	str	x5, [sp, #232]
  427d88:	str	x6, [sp, #240]
  427d8c:	str	x7, [sp, #248]
  427d90:	str	q0, [sp, #80]
  427d94:	str	q1, [sp, #96]
  427d98:	str	q2, [sp, #112]
  427d9c:	str	q3, [sp, #128]
  427da0:	str	q4, [sp, #144]
  427da4:	str	q5, [sp, #160]
  427da8:	str	q6, [sp, #176]
  427dac:	str	q7, [sp, #192]
  427db0:	adrp	x2, 49b000 <ferror@plt+0x97070>
  427db4:	ldr	w2, [x2, #2000]
  427db8:	cbz	w2, 427e00 <ferror@plt+0x23e70>
  427dbc:	add	x2, sp, #0x100
  427dc0:	str	x2, [sp, #48]
  427dc4:	str	x2, [sp, #56]
  427dc8:	add	x2, sp, #0xd0
  427dcc:	str	x2, [sp, #64]
  427dd0:	mov	w2, #0xffffffd0            	// #-48
  427dd4:	str	w2, [sp, #72]
  427dd8:	mov	w2, #0xffffff80            	// #-128
  427ddc:	str	w2, [sp, #76]
  427de0:	ldp	x2, x3, [sp, #48]
  427de4:	stp	x2, x3, [sp, #16]
  427de8:	ldp	x2, x3, [sp, #64]
  427dec:	stp	x2, x3, [sp, #32]
  427df0:	add	x2, sp, #0x10
  427df4:	bl	427840 <ferror@plt+0x238b0>
  427df8:	ldp	x29, x30, [sp], #256
  427dfc:	ret
  427e00:	adrp	x4, 443000 <ferror@plt+0x3f070>
  427e04:	add	x4, x4, #0xbb0
  427e08:	adrp	x3, 443000 <ferror@plt+0x3f070>
  427e0c:	add	x3, x3, #0xc40
  427e10:	add	x3, x3, #0x1e8
  427e14:	mov	w2, #0xc90                 	// #3216
  427e18:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427e1c:	add	x1, x1, #0x178
  427e20:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427e24:	add	x0, x0, #0xb60
  427e28:	bl	4274b0 <ferror@plt+0x23520>
  427e2c:	stp	x29, x30, [sp, #-16]!
  427e30:	mov	x29, sp
  427e34:	adrp	x1, 49b000 <ferror@plt+0x97070>
  427e38:	ldr	w1, [x1, #2000]
  427e3c:	cbz	w1, 427e5c <ferror@plt+0x23ecc>
  427e40:	cbz	w0, 427e88 <ferror@plt+0x23ef8>
  427e44:	cmp	w0, #0x1
  427e48:	b.ne	427e94 <ferror@plt+0x23f04>  // b.any
  427e4c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  427e50:	ldr	x0, [x0, #3856]
  427e54:	ldp	x29, x30, [sp], #16
  427e58:	ret
  427e5c:	adrp	x4, 443000 <ferror@plt+0x3f070>
  427e60:	add	x4, x4, #0xbb0
  427e64:	adrp	x3, 443000 <ferror@plt+0x3f070>
  427e68:	add	x3, x3, #0xc40
  427e6c:	add	x3, x3, #0x200
  427e70:	mov	w2, #0xcaa                 	// #3242
  427e74:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427e78:	add	x1, x1, #0x178
  427e7c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427e80:	add	x0, x0, #0xb60
  427e84:	bl	4274b0 <ferror@plt+0x23520>
  427e88:	adrp	x0, 49b000 <ferror@plt+0x97070>
  427e8c:	ldr	x0, [x0, #3848]
  427e90:	b	427e54 <ferror@plt+0x23ec4>
  427e94:	mov	x4, #0x0                   	// #0
  427e98:	adrp	x3, 443000 <ferror@plt+0x3f070>
  427e9c:	add	x3, x3, #0xc40
  427ea0:	add	x3, x3, #0x200
  427ea4:	mov	w2, #0xcb1                 	// #3249
  427ea8:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427eac:	add	x1, x1, #0x178
  427eb0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427eb4:	add	x0, x0, #0xb60
  427eb8:	bl	4274b0 <ferror@plt+0x23520>
  427ebc:	stp	x29, x30, [sp, #-272]!
  427ec0:	mov	x29, sp
  427ec4:	str	x19, [sp, #16]
  427ec8:	str	x2, [sp, #224]
  427ecc:	str	x3, [sp, #232]
  427ed0:	str	x4, [sp, #240]
  427ed4:	str	x5, [sp, #248]
  427ed8:	str	x6, [sp, #256]
  427edc:	str	x7, [sp, #264]
  427ee0:	str	q0, [sp, #96]
  427ee4:	str	q1, [sp, #112]
  427ee8:	str	q2, [sp, #128]
  427eec:	str	q3, [sp, #144]
  427ef0:	str	q4, [sp, #160]
  427ef4:	str	q5, [sp, #176]
  427ef8:	str	q6, [sp, #192]
  427efc:	str	q7, [sp, #208]
  427f00:	adrp	x2, 49b000 <ferror@plt+0x97070>
  427f04:	ldr	w2, [x2, #2000]
  427f08:	cbz	w2, 427fa4 <ferror@plt+0x24014>
  427f0c:	adrp	x2, 49b000 <ferror@plt+0x97070>
  427f10:	ldr	x2, [x2, #3864]
  427f14:	cbz	x2, 427fd0 <ferror@plt+0x24040>
  427f18:	add	x2, sp, #0x110
  427f1c:	str	x2, [sp, #64]
  427f20:	str	x2, [sp, #72]
  427f24:	add	x2, sp, #0xe0
  427f28:	str	x2, [sp, #80]
  427f2c:	mov	w2, #0xffffffd0            	// #-48
  427f30:	str	w2, [sp, #88]
  427f34:	mov	w2, #0xffffff80            	// #-128
  427f38:	str	w2, [sp, #92]
  427f3c:	ldp	x2, x3, [sp, #64]
  427f40:	stp	x2, x3, [sp, #32]
  427f44:	ldp	x2, x3, [sp, #80]
  427f48:	stp	x2, x3, [sp, #48]
  427f4c:	add	x2, sp, #0x20
  427f50:	bl	427840 <ferror@plt+0x238b0>
  427f54:	mov	x19, x0
  427f58:	mov	x1, x0
  427f5c:	mov	x0, #0x0                   	// #0
  427f60:	bl	41f724 <ferror@plt+0x1b794>
  427f64:	adrp	x1, 49b000 <ferror@plt+0x97070>
  427f68:	add	x1, x1, #0xe30
  427f6c:	ldr	x2, [x1, #232]
  427f70:	ldr	x3, [x2]
  427f74:	str	x3, [x0, #8]
  427f78:	ldxr	x4, [x2]
  427f7c:	cmp	x4, x3
  427f80:	b.ne	427f8c <ferror@plt+0x23ffc>  // b.any
  427f84:	stlxr	w5, x0, [x2]
  427f88:	cbnz	w5, 427f78 <ferror@plt+0x23fe8>
  427f8c:	dmb	ish
  427f90:	b.ne	427f6c <ferror@plt+0x23fdc>  // b.any
  427f94:	mov	x0, x19
  427f98:	ldr	x19, [sp, #16]
  427f9c:	ldp	x29, x30, [sp], #272
  427fa0:	ret
  427fa4:	adrp	x4, 443000 <ferror@plt+0x3f070>
  427fa8:	add	x4, x4, #0xbb0
  427fac:	adrp	x3, 443000 <ferror@plt+0x3f070>
  427fb0:	add	x3, x3, #0xc40
  427fb4:	add	x3, x3, #0x210
  427fb8:	mov	w2, #0xcd4                 	// #3284
  427fbc:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427fc0:	add	x1, x1, #0x178
  427fc4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427fc8:	add	x0, x0, #0xb60
  427fcc:	bl	4274b0 <ferror@plt+0x23520>
  427fd0:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427fd4:	add	x2, x2, #0xbc8
  427fd8:	mov	w1, #0x4                   	// #4
  427fdc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427fe0:	add	x0, x0, #0xb60
  427fe4:	bl	414944 <ferror@plt+0x109b4>
  427fe8:	b	427fe8 <ferror@plt+0x24058>
  427fec:	stp	x29, x30, [sp, #-32]!
  427ff0:	mov	x29, sp
  427ff4:	stp	x19, x20, [sp, #16]
  427ff8:	cbz	x0, 428060 <ferror@plt+0x240d0>
  427ffc:	mov	x19, x0
  428000:	mov	x1, x0
  428004:	adrp	x0, 49b000 <ferror@plt+0x97070>
  428008:	add	x0, x0, #0x800
  42800c:	bl	430c74 <ferror@plt+0x2cce4>
  428010:	adrp	x20, 49b000 <ferror@plt+0x97070>
  428014:	add	x20, x20, #0xf28
  428018:	mov	x0, x20
  42801c:	bl	4308a4 <ferror@plt+0x2c914>
  428020:	mov	x0, x20
  428024:	bl	4308cc <ferror@plt+0x2c93c>
  428028:	ldr	x0, [x19, #32]
  42802c:	cbz	x0, 428040 <ferror@plt+0x240b0>
  428030:	bl	430fc8 <ferror@plt+0x2d038>
  428034:	ldr	x0, [x19, #32]
  428038:	bl	413498 <ferror@plt+0xf508>
  42803c:	str	xzr, [x19, #32]
  428040:	ldr	x1, [x19]
  428044:	ldr	x0, [x19, #8]
  428048:	blr	x1
  42804c:	str	x0, [x19, #40]
  428050:	mov	x0, #0x0                   	// #0
  428054:	ldp	x19, x20, [sp, #16]
  428058:	ldp	x29, x30, [sp], #32
  42805c:	ret
  428060:	adrp	x4, 443000 <ferror@plt+0x3f070>
  428064:	add	x4, x4, #0xe70
  428068:	adrp	x3, 443000 <ferror@plt+0x3f070>
  42806c:	add	x3, x3, #0xf68
  428070:	mov	w2, #0x30c                 	// #780
  428074:	adrp	x1, 443000 <ferror@plt+0x3f070>
  428078:	add	x1, x1, #0xe78
  42807c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  428080:	add	x0, x0, #0xb60
  428084:	bl	4274b0 <ferror@plt+0x23520>
  428088:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42808c:	ldr	w0, [x0, #3888]
  428090:	cbz	w0, 4280a0 <ferror@plt+0x24110>
  428094:	adrp	x0, 49b000 <ferror@plt+0x97070>
  428098:	ldr	w0, [x0, #3888]
  42809c:	ret
  4280a0:	stp	x29, x30, [sp, #-16]!
  4280a4:	mov	x29, sp
  4280a8:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4280ac:	add	x0, x0, #0xe88
  4280b0:	bl	41a890 <ferror@plt+0x16900>
  4280b4:	adrp	x1, 49b000 <ferror@plt+0x97070>
  4280b8:	str	w0, [x1, #3888]
  4280bc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4280c0:	ldr	w0, [x0, #3888]
  4280c4:	ldp	x29, x30, [sp], #16
  4280c8:	ret
  4280cc:	stp	x29, x30, [sp, #-64]!
  4280d0:	mov	x29, sp
  4280d4:	stp	x19, x20, [sp, #16]
  4280d8:	stp	x21, x22, [sp, #32]
  4280dc:	str	x23, [sp, #48]
  4280e0:	mov	x19, x0
  4280e4:	mov	x22, x1
  4280e8:	mov	x23, x2
  4280ec:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4280f0:	add	x0, x0, #0xf28
  4280f4:	add	x0, x0, #0x10
  4280f8:	bl	4308a4 <ferror@plt+0x2c914>
  4280fc:	ldr	w0, [x19]
  428100:	cmp	w0, #0x1
  428104:	b.ne	428130 <ferror@plt+0x241a0>  // b.any
  428108:	adrp	x20, 49b000 <ferror@plt+0x97070>
  42810c:	add	x20, x20, #0xf28
  428110:	add	x21, x20, #0x10
  428114:	add	x20, x20, #0x18
  428118:	mov	x1, x21
  42811c:	mov	x0, x20
  428120:	bl	430b18 <ferror@plt+0x2cb88>
  428124:	ldr	w3, [x19]
  428128:	cmp	w3, #0x1
  42812c:	b.eq	428118 <ferror@plt+0x24188>  // b.none
  428130:	ldr	w0, [x19]
  428134:	cmp	w0, #0x2
  428138:	b.ne	428164 <ferror@plt+0x241d4>  // b.any
  42813c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  428140:	add	x0, x0, #0xf28
  428144:	add	x0, x0, #0x10
  428148:	bl	4308cc <ferror@plt+0x2c93c>
  42814c:	ldr	x0, [x19, #8]
  428150:	ldp	x19, x20, [sp, #16]
  428154:	ldp	x21, x22, [sp, #32]
  428158:	ldr	x23, [sp, #48]
  42815c:	ldp	x29, x30, [sp], #64
  428160:	ret
  428164:	mov	w0, #0x1                   	// #1
  428168:	str	w0, [x19]
  42816c:	adrp	x20, 49b000 <ferror@plt+0x97070>
  428170:	add	x20, x20, #0xf28
  428174:	add	x21, x20, #0x10
  428178:	mov	x0, x21
  42817c:	bl	4308cc <ferror@plt+0x2c93c>
  428180:	mov	x0, x23
  428184:	blr	x22
  428188:	str	x0, [x19, #8]
  42818c:	mov	x0, x21
  428190:	bl	4308a4 <ferror@plt+0x2c914>
  428194:	mov	w0, #0x2                   	// #2
  428198:	str	w0, [x19]
  42819c:	add	x0, x20, #0x18
  4281a0:	bl	430b88 <ferror@plt+0x2cbf8>
  4281a4:	b	42813c <ferror@plt+0x241ac>
  4281a8:	stp	x29, x30, [sp, #-48]!
  4281ac:	mov	x29, sp
  4281b0:	stp	x19, x20, [sp, #16]
  4281b4:	mov	x19, x0
  4281b8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4281bc:	add	x0, x0, #0xf28
  4281c0:	add	x0, x0, #0x10
  4281c4:	bl	4308a4 <ferror@plt+0x2c914>
  4281c8:	dmb	ish
  4281cc:	ldr	x0, [x19]
  4281d0:	cbz	x0, 4281f8 <ferror@plt+0x24268>
  4281d4:	mov	w19, #0x0                   	// #0
  4281d8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4281dc:	add	x0, x0, #0xf28
  4281e0:	add	x0, x0, #0x10
  4281e4:	bl	4308cc <ferror@plt+0x2c93c>
  4281e8:	mov	w0, w19
  4281ec:	ldp	x19, x20, [sp, #16]
  4281f0:	ldp	x29, x30, [sp], #48
  4281f4:	ret
  4281f8:	mov	x1, x19
  4281fc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  428200:	ldr	x0, [x0, #3920]
  428204:	bl	41fb14 <ferror@plt+0x1bb84>
  428208:	cbz	x0, 428248 <ferror@plt+0x242b8>
  42820c:	stp	x21, x22, [sp, #32]
  428210:	adrp	x20, 49b000 <ferror@plt+0x97070>
  428214:	add	x20, x20, #0xf28
  428218:	add	x22, x20, #0x10
  42821c:	add	x21, x20, #0x18
  428220:	mov	x1, x22
  428224:	mov	x0, x21
  428228:	bl	430b18 <ferror@plt+0x2cb88>
  42822c:	mov	x1, x19
  428230:	ldr	x0, [x20, #40]
  428234:	bl	41fb14 <ferror@plt+0x1bb84>
  428238:	cbnz	x0, 428220 <ferror@plt+0x24290>
  42823c:	mov	w19, #0x0                   	// #0
  428240:	ldp	x21, x22, [sp, #32]
  428244:	b	4281d8 <ferror@plt+0x24248>
  428248:	adrp	x20, 49b000 <ferror@plt+0x97070>
  42824c:	add	x20, x20, #0xf28
  428250:	mov	x1, x19
  428254:	ldr	x0, [x20, #40]
  428258:	bl	41f724 <ferror@plt+0x1b794>
  42825c:	str	x0, [x20, #40]
  428260:	mov	w19, #0x1                   	// #1
  428264:	b	4281d8 <ferror@plt+0x24248>
  428268:	stp	x29, x30, [sp, #-48]!
  42826c:	mov	x29, sp
  428270:	stp	x19, x20, [sp, #16]
  428274:	mov	x19, x0
  428278:	dmb	ish
  42827c:	ldr	x0, [x0]
  428280:	cbnz	x0, 4282e4 <ferror@plt+0x24354>
  428284:	cbz	x1, 428308 <ferror@plt+0x24378>
  428288:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42828c:	ldr	x0, [x0, #3920]
  428290:	cbz	x0, 42832c <ferror@plt+0x2439c>
  428294:	str	x21, [sp, #32]
  428298:	str	x1, [x19]
  42829c:	dmb	ish
  4282a0:	adrp	x20, 49b000 <ferror@plt+0x97070>
  4282a4:	add	x20, x20, #0xf28
  4282a8:	add	x21, x20, #0x10
  4282ac:	mov	x0, x21
  4282b0:	bl	4308a4 <ferror@plt+0x2c914>
  4282b4:	mov	x1, x19
  4282b8:	ldr	x0, [x20, #40]
  4282bc:	bl	41f818 <ferror@plt+0x1b888>
  4282c0:	str	x0, [x20, #40]
  4282c4:	add	x0, x20, #0x18
  4282c8:	bl	430b88 <ferror@plt+0x2cbf8>
  4282cc:	mov	x0, x21
  4282d0:	bl	4308cc <ferror@plt+0x2c93c>
  4282d4:	ldr	x21, [sp, #32]
  4282d8:	ldp	x19, x20, [sp, #16]
  4282dc:	ldp	x29, x30, [sp], #48
  4282e0:	ret
  4282e4:	adrp	x2, 443000 <ferror@plt+0x3f070>
  4282e8:	add	x2, x2, #0xe98
  4282ec:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4282f0:	add	x1, x1, #0xf68
  4282f4:	add	x1, x1, #0x10
  4282f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4282fc:	add	x0, x0, #0xb60
  428300:	bl	4149c4 <ferror@plt+0x10a34>
  428304:	b	4282d8 <ferror@plt+0x24348>
  428308:	adrp	x2, 443000 <ferror@plt+0x3f070>
  42830c:	add	x2, x2, #0xec8
  428310:	adrp	x1, 443000 <ferror@plt+0x3f070>
  428314:	add	x1, x1, #0xf68
  428318:	add	x1, x1, #0x10
  42831c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  428320:	add	x0, x0, #0xb60
  428324:	bl	4149c4 <ferror@plt+0x10a34>
  428328:	b	4282d8 <ferror@plt+0x24348>
  42832c:	adrp	x2, 443000 <ferror@plt+0x3f070>
  428330:	add	x2, x2, #0xed8
  428334:	adrp	x1, 443000 <ferror@plt+0x3f070>
  428338:	add	x1, x1, #0xf68
  42833c:	add	x1, x1, #0x10
  428340:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  428344:	add	x0, x0, #0xb60
  428348:	bl	4149c4 <ferror@plt+0x10a34>
  42834c:	b	4282d8 <ferror@plt+0x24348>
  428350:	add	x1, x0, #0x18
  428354:	ldxr	w2, [x1]
  428358:	add	w2, w2, #0x1
  42835c:	stlxr	w3, w2, [x1]
  428360:	cbnz	w3, 428354 <ferror@plt+0x243c4>
  428364:	dmb	ish
  428368:	ret
  42836c:	add	x1, x0, #0x18
  428370:	ldxr	w2, [x1]
  428374:	sub	w3, w2, #0x1
  428378:	stlxr	w4, w3, [x1]
  42837c:	cbnz	w4, 428370 <ferror@plt+0x243e0>
  428380:	dmb	ish
  428384:	cmp	w2, #0x1
  428388:	b.eq	428390 <ferror@plt+0x24400>  // b.none
  42838c:	ret
  428390:	stp	x29, x30, [sp, #-16]!
  428394:	mov	x29, sp
  428398:	ldr	w1, [x0, #28]
  42839c:	cbz	w1, 4283ac <ferror@plt+0x2441c>
  4283a0:	bl	430d14 <ferror@plt+0x2cd84>
  4283a4:	ldp	x29, x30, [sp], #16
  4283a8:	ret
  4283ac:	mov	x1, x0
  4283b0:	mov	x0, #0x30                  	// #48
  4283b4:	bl	41ed68 <ferror@plt+0x1add8>
  4283b8:	b	4283a4 <ferror@plt+0x24414>
  4283bc:	stp	x29, x30, [sp, #-16]!
  4283c0:	mov	x29, sp
  4283c4:	bl	42836c <ferror@plt+0x243dc>
  4283c8:	ldp	x29, x30, [sp], #16
  4283cc:	ret
  4283d0:	stp	x29, x30, [sp, #-64]!
  4283d4:	mov	x29, sp
  4283d8:	stp	x19, x20, [sp, #16]
  4283dc:	cbz	x2, 428470 <ferror@plt+0x244e0>
  4283e0:	stp	x21, x22, [sp, #32]
  4283e4:	stp	x23, x24, [sp, #48]
  4283e8:	mov	x22, x0
  4283ec:	mov	x24, x1
  4283f0:	mov	x20, x2
  4283f4:	mov	x23, x3
  4283f8:	mov	x19, x4
  4283fc:	mov	x21, x5
  428400:	adrp	x0, 49b000 <ferror@plt+0x97070>
  428404:	add	x0, x0, #0xf28
  428408:	bl	4308a4 <ferror@plt+0x2c914>
  42840c:	mov	x2, x21
  428410:	mov	x1, x19
  428414:	mov	x0, x24
  428418:	bl	430d58 <ferror@plt+0x2cdc8>
  42841c:	mov	x19, x0
  428420:	cbz	x0, 42844c <ferror@plt+0x244bc>
  428424:	mov	w0, #0x2                   	// #2
  428428:	str	w0, [x19, #24]
  42842c:	mov	w0, #0x1                   	// #1
  428430:	str	w0, [x19, #28]
  428434:	str	w0, [x19, #16]
  428438:	str	x20, [x19]
  42843c:	str	x23, [x19, #8]
  428440:	mov	x0, x22
  428444:	bl	4200fc <ferror@plt+0x1c16c>
  428448:	str	x0, [x19, #32]
  42844c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  428450:	add	x0, x0, #0xf28
  428454:	bl	4308cc <ferror@plt+0x2c93c>
  428458:	ldp	x21, x22, [sp, #32]
  42845c:	ldp	x23, x24, [sp, #48]
  428460:	mov	x0, x19
  428464:	ldp	x19, x20, [sp, #16]
  428468:	ldp	x29, x30, [sp], #64
  42846c:	ret
  428470:	adrp	x2, 441000 <ferror@plt+0x3d070>
  428474:	add	x2, x2, #0x980
  428478:	adrp	x1, 443000 <ferror@plt+0x3f070>
  42847c:	add	x1, x1, #0xf68
  428480:	add	x1, x1, #0x28
  428484:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  428488:	add	x0, x0, #0xb60
  42848c:	bl	4149c4 <ferror@plt+0x10a34>
  428490:	mov	x19, #0x0                   	// #0
  428494:	b	428460 <ferror@plt+0x244d0>
  428498:	stp	x29, x30, [sp, #-48]!
  42849c:	mov	x29, sp
  4284a0:	str	x19, [sp, #16]
  4284a4:	mov	x19, x0
  4284a8:	str	xzr, [sp, #40]
  4284ac:	add	x5, sp, #0x28
  4284b0:	mov	x4, #0x0                   	// #0
  4284b4:	mov	x3, x2
  4284b8:	mov	x2, x1
  4284bc:	adrp	x1, 427000 <ferror@plt+0x23070>
  4284c0:	add	x1, x1, #0xfec
  4284c4:	bl	4283d0 <ferror@plt+0x24440>
  4284c8:	cbz	x0, 4284d8 <ferror@plt+0x24548>
  4284cc:	ldr	x19, [sp, #16]
  4284d0:	ldp	x29, x30, [sp], #48
  4284d4:	ret
  4284d8:	adrp	x3, 43c000 <ferror@plt+0x38070>
  4284dc:	add	x3, x3, #0x898
  4284e0:	cmp	x19, #0x0
  4284e4:	ldr	x0, [sp, #40]
  4284e8:	ldr	x4, [x0, #8]
  4284ec:	csel	x3, x3, x19, eq  // eq = none
  4284f0:	adrp	x2, 443000 <ferror@plt+0x3f070>
  4284f4:	add	x2, x2, #0xef8
  4284f8:	mov	w1, #0x4                   	// #4
  4284fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  428500:	add	x0, x0, #0xb60
  428504:	bl	414944 <ferror@plt+0x109b4>
  428508:	b	428508 <ferror@plt+0x24578>
  42850c:	stp	x29, x30, [sp, #-16]!
  428510:	mov	x29, sp
  428514:	mov	x5, x3
  428518:	mov	x4, #0x0                   	// #0
  42851c:	mov	x3, x2
  428520:	mov	x2, x1
  428524:	adrp	x1, 427000 <ferror@plt+0x23070>
  428528:	add	x1, x1, #0xfec
  42852c:	bl	4283d0 <ferror@plt+0x24440>
  428530:	ldp	x29, x30, [sp], #16
  428534:	ret
  428538:	stp	x29, x30, [sp, #-32]!
  42853c:	mov	x29, sp
  428540:	stp	x19, x20, [sp, #16]
  428544:	mov	x19, x0
  428548:	cbz	x0, 42857c <ferror@plt+0x245ec>
  42854c:	ldr	w0, [x0, #28]
  428550:	cbz	w0, 4285a4 <ferror@plt+0x24614>
  428554:	mov	x0, x19
  428558:	bl	430f24 <ferror@plt+0x2cf94>
  42855c:	ldr	x20, [x19, #40]
  428560:	str	wzr, [x19, #16]
  428564:	mov	x0, x19
  428568:	bl	42836c <ferror@plt+0x243dc>
  42856c:	mov	x0, x20
  428570:	ldp	x19, x20, [sp, #16]
  428574:	ldp	x29, x30, [sp], #32
  428578:	ret
  42857c:	adrp	x2, 443000 <ferror@plt+0x3f070>
  428580:	add	x2, x2, #0xf18
  428584:	adrp	x1, 443000 <ferror@plt+0x3f070>
  428588:	add	x1, x1, #0xf68
  42858c:	add	x1, x1, #0x40
  428590:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  428594:	add	x0, x0, #0xb60
  428598:	bl	4149c4 <ferror@plt+0x10a34>
  42859c:	mov	x20, x19
  4285a0:	b	42856c <ferror@plt+0x245dc>
  4285a4:	adrp	x2, 443000 <ferror@plt+0x3f070>
  4285a8:	add	x2, x2, #0xf20
  4285ac:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4285b0:	add	x1, x1, #0xf68
  4285b4:	add	x1, x1, #0x40
  4285b8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4285bc:	add	x0, x0, #0xb60
  4285c0:	bl	4149c4 <ferror@plt+0x10a34>
  4285c4:	mov	x20, #0x0                   	// #0
  4285c8:	b	42856c <ferror@plt+0x245dc>
  4285cc:	stp	x29, x30, [sp, #-32]!
  4285d0:	mov	x29, sp
  4285d4:	str	x19, [sp, #16]
  4285d8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4285dc:	add	x0, x0, #0x800
  4285e0:	bl	430c58 <ferror@plt+0x2ccc8>
  4285e4:	mov	x19, x0
  4285e8:	cbz	x0, 4285fc <ferror@plt+0x2466c>
  4285ec:	mov	x0, x19
  4285f0:	ldr	x19, [sp, #16]
  4285f4:	ldp	x29, x30, [sp], #32
  4285f8:	ret
  4285fc:	mov	x0, #0x30                  	// #48
  428600:	bl	41ecec <ferror@plt+0x1ad5c>
  428604:	mov	x19, x0
  428608:	mov	w0, #0x1                   	// #1
  42860c:	str	w0, [x19, #24]
  428610:	mov	x1, x19
  428614:	adrp	x0, 49b000 <ferror@plt+0x97070>
  428618:	add	x0, x0, #0x800
  42861c:	bl	430c74 <ferror@plt+0x2cce4>
  428620:	b	4285ec <ferror@plt+0x2465c>
  428624:	stp	x29, x30, [sp, #-32]!
  428628:	mov	x29, sp
  42862c:	str	x19, [sp, #16]
  428630:	mov	x19, x0
  428634:	bl	4285cc <ferror@plt+0x2463c>
  428638:	ldr	w1, [x0, #28]
  42863c:	cbz	w1, 428654 <ferror@plt+0x246c4>
  428640:	str	x19, [x0, #40]
  428644:	bl	430fb8 <ferror@plt+0x2d028>
  428648:	ldr	x19, [sp, #16]
  42864c:	ldp	x29, x30, [sp], #32
  428650:	ret
  428654:	adrp	x2, 443000 <ferror@plt+0x3f070>
  428658:	add	x2, x2, #0xf30
  42865c:	mov	w1, #0x4                   	// #4
  428660:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  428664:	add	x0, x0, #0xb60
  428668:	bl	414944 <ferror@plt+0x109b4>
  42866c:	b	42866c <ferror@plt+0x246dc>
  428670:	stp	x29, x30, [sp, #-16]!
  428674:	mov	x29, sp
  428678:	mov	w0, #0x54                  	// #84
  42867c:	bl	403d80 <sysconf@plt>
  428680:	cmp	w0, #0x0
  428684:	csinc	x0, x0, xzr, gt
  428688:	ldp	x29, x30, [sp], #16
  42868c:	ret
  428690:	stp	x29, x30, [sp, #-32]!
  428694:	mov	x29, sp
  428698:	str	x19, [sp, #16]
  42869c:	mov	x0, #0x18                  	// #24
  4286a0:	bl	41334c <ferror@plt+0xf3bc>
  4286a4:	mov	x19, x0
  4286a8:	ldrb	w0, [x0, #16]
  4286ac:	orr	w0, w0, #0x1
  4286b0:	strb	w0, [x19, #16]
  4286b4:	bl	410ac8 <ferror@plt+0xcb38>
  4286b8:	str	x0, [x19]
  4286bc:	mov	x0, x19
  4286c0:	ldr	x19, [sp, #16]
  4286c4:	ldp	x29, x30, [sp], #32
  4286c8:	ret
  4286cc:	stp	x29, x30, [sp, #-16]!
  4286d0:	mov	x29, sp
  4286d4:	cbz	x0, 4286e4 <ferror@plt+0x24754>
  4286d8:	bl	413498 <ferror@plt+0xf508>
  4286dc:	ldp	x29, x30, [sp], #16
  4286e0:	ret
  4286e4:	adrp	x2, 443000 <ferror@plt+0x3f070>
  4286e8:	add	x2, x2, #0xfb8
  4286ec:	adrp	x1, 444000 <ferror@plt+0x40070>
  4286f0:	add	x1, x1, #0x88
  4286f4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4286f8:	add	x0, x0, #0xb60
  4286fc:	bl	4149c4 <ferror@plt+0x10a34>
  428700:	b	4286dc <ferror@plt+0x2474c>
  428704:	stp	x29, x30, [sp, #-32]!
  428708:	mov	x29, sp
  42870c:	cbz	x0, 428738 <ferror@plt+0x247a8>
  428710:	str	x19, [sp, #16]
  428714:	mov	x19, x0
  428718:	ldrb	w0, [x0, #16]
  42871c:	orr	w0, w0, #0x1
  428720:	strb	w0, [x19, #16]
  428724:	bl	410ac8 <ferror@plt+0xcb38>
  428728:	str	x0, [x19]
  42872c:	ldr	x19, [sp, #16]
  428730:	ldp	x29, x30, [sp], #32
  428734:	ret
  428738:	adrp	x2, 443000 <ferror@plt+0x3f070>
  42873c:	add	x2, x2, #0xfb8
  428740:	adrp	x1, 444000 <ferror@plt+0x40070>
  428744:	add	x1, x1, #0x88
  428748:	add	x1, x1, #0x10
  42874c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  428750:	add	x0, x0, #0xb60
  428754:	bl	4149c4 <ferror@plt+0x10a34>
  428758:	b	428730 <ferror@plt+0x247a0>
  42875c:	stp	x29, x30, [sp, #-32]!
  428760:	mov	x29, sp
  428764:	cbz	x0, 428790 <ferror@plt+0x24800>
  428768:	str	x19, [sp, #16]
  42876c:	mov	x19, x0
  428770:	ldrb	w0, [x0, #16]
  428774:	and	w0, w0, #0xfffffffe
  428778:	strb	w0, [x19, #16]
  42877c:	bl	410ac8 <ferror@plt+0xcb38>
  428780:	str	x0, [x19, #8]
  428784:	ldr	x19, [sp, #16]
  428788:	ldp	x29, x30, [sp], #32
  42878c:	ret
  428790:	adrp	x2, 443000 <ferror@plt+0x3f070>
  428794:	add	x2, x2, #0xfb8
  428798:	adrp	x1, 444000 <ferror@plt+0x40070>
  42879c:	add	x1, x1, #0x88
  4287a0:	add	x1, x1, #0x20
  4287a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4287a8:	add	x0, x0, #0xb60
  4287ac:	bl	4149c4 <ferror@plt+0x10a34>
  4287b0:	b	428788 <ferror@plt+0x247f8>
  4287b4:	stp	x29, x30, [sp, #-32]!
  4287b8:	mov	x29, sp
  4287bc:	cbz	x0, 4287dc <ferror@plt+0x2484c>
  4287c0:	str	x19, [sp, #16]
  4287c4:	mov	x19, x0
  4287c8:	bl	410ac8 <ferror@plt+0xcb38>
  4287cc:	str	x0, [x19]
  4287d0:	ldr	x19, [sp, #16]
  4287d4:	ldp	x29, x30, [sp], #32
  4287d8:	ret
  4287dc:	adrp	x2, 443000 <ferror@plt+0x3f070>
  4287e0:	add	x2, x2, #0xfb8
  4287e4:	adrp	x1, 444000 <ferror@plt+0x40070>
  4287e8:	add	x1, x1, #0x88
  4287ec:	add	x1, x1, #0x30
  4287f0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4287f4:	add	x0, x0, #0xb60
  4287f8:	bl	4149c4 <ferror@plt+0x10a34>
  4287fc:	b	4287d4 <ferror@plt+0x24844>
  428800:	stp	x29, x30, [sp, #-48]!
  428804:	mov	x29, sp
  428808:	cbz	x0, 428854 <ferror@plt+0x248c4>
  42880c:	stp	x19, x20, [sp, #16]
  428810:	mov	x19, x0
  428814:	ldrb	w0, [x0, #16]
  428818:	tbnz	w0, #0, 428878 <ferror@plt+0x248e8>
  42881c:	str	x21, [sp, #32]
  428820:	ldr	x21, [x19, #8]
  428824:	ldr	x20, [x19]
  428828:	bl	410ac8 <ferror@plt+0xcb38>
  42882c:	sub	x20, x20, x21
  428830:	add	x20, x20, x0
  428834:	str	x20, [x19]
  428838:	ldrb	w0, [x19, #16]
  42883c:	orr	w0, w0, #0x1
  428840:	strb	w0, [x19, #16]
  428844:	ldp	x19, x20, [sp, #16]
  428848:	ldr	x21, [sp, #32]
  42884c:	ldp	x29, x30, [sp], #48
  428850:	ret
  428854:	adrp	x2, 443000 <ferror@plt+0x3f070>
  428858:	add	x2, x2, #0xfb8
  42885c:	adrp	x1, 444000 <ferror@plt+0x40070>
  428860:	add	x1, x1, #0x88
  428864:	add	x1, x1, #0x40
  428868:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42886c:	add	x0, x0, #0xb60
  428870:	bl	4149c4 <ferror@plt+0x10a34>
  428874:	b	42884c <ferror@plt+0x248bc>
  428878:	adrp	x2, 443000 <ferror@plt+0x3f070>
  42887c:	add	x2, x2, #0xfc8
  428880:	adrp	x1, 444000 <ferror@plt+0x40070>
  428884:	add	x1, x1, #0x88
  428888:	add	x1, x1, #0x40
  42888c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  428890:	add	x0, x0, #0xb60
  428894:	bl	4149c4 <ferror@plt+0x10a34>
  428898:	ldp	x19, x20, [sp, #16]
  42889c:	b	42884c <ferror@plt+0x248bc>
  4288a0:	stp	x29, x30, [sp, #-32]!
  4288a4:	mov	x29, sp
  4288a8:	cbz	x0, 42891c <ferror@plt+0x2498c>
  4288ac:	stp	x19, x20, [sp, #16]
  4288b0:	mov	x19, x0
  4288b4:	mov	x20, x1
  4288b8:	ldrb	w0, [x0, #16]
  4288bc:	tbnz	w0, #0, 428944 <ferror@plt+0x249b4>
  4288c0:	ldr	x0, [x19, #8]
  4288c4:	ldr	x2, [x19]
  4288c8:	sub	x2, x0, x2
  4288cc:	scvtf	d0, x2
  4288d0:	mov	x0, #0x848000000000        	// #145685290680320
  4288d4:	movk	x0, #0x412e, lsl #48
  4288d8:	fmov	d1, x0
  4288dc:	fdiv	d0, d0, d1
  4288e0:	cbz	x20, 428950 <ferror@plt+0x249c0>
  4288e4:	mov	x0, #0x34db                	// #13531
  4288e8:	movk	x0, #0xd7b6, lsl #16
  4288ec:	movk	x0, #0xde82, lsl #32
  4288f0:	movk	x0, #0x431b, lsl #48
  4288f4:	smulh	x0, x2, x0
  4288f8:	asr	x0, x0, #18
  4288fc:	sub	x0, x0, x2, asr #63
  428900:	mov	x1, #0x4240                	// #16960
  428904:	movk	x1, #0xf, lsl #16
  428908:	msub	x0, x0, x1, x2
  42890c:	str	x0, [x20]
  428910:	ldp	x19, x20, [sp, #16]
  428914:	ldp	x29, x30, [sp], #32
  428918:	ret
  42891c:	adrp	x2, 443000 <ferror@plt+0x3f070>
  428920:	add	x2, x2, #0xfb8
  428924:	adrp	x1, 444000 <ferror@plt+0x40070>
  428928:	add	x1, x1, #0x88
  42892c:	add	x1, x1, #0x58
  428930:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  428934:	add	x0, x0, #0xb60
  428938:	bl	4149c4 <ferror@plt+0x10a34>
  42893c:	movi	d0, #0x0
  428940:	b	428914 <ferror@plt+0x24984>
  428944:	bl	410ac8 <ferror@plt+0xcb38>
  428948:	str	x0, [x19, #8]
  42894c:	b	4288c0 <ferror@plt+0x24930>
  428950:	ldp	x19, x20, [sp, #16]
  428954:	b	428914 <ferror@plt+0x24984>
  428958:	stp	x29, x30, [sp, #-48]!
  42895c:	mov	x29, sp
  428960:	mov	x1, #0x34db                	// #13531
  428964:	movk	x1, #0xd7b6, lsl #16
  428968:	movk	x1, #0xde82, lsl #32
  42896c:	movk	x1, #0x431b, lsl #48
  428970:	umulh	x1, x0, x1
  428974:	lsr	x1, x1, #18
  428978:	str	x1, [sp, #32]
  42897c:	mov	x2, #0x4240                	// #16960
  428980:	movk	x2, #0xf, lsl #16
  428984:	msub	x0, x1, x2, x0
  428988:	lsl	x1, x0, #5
  42898c:	sub	x1, x1, x0
  428990:	add	x0, x0, x1, lsl #2
  428994:	lsl	x0, x0, #3
  428998:	str	x0, [sp, #40]
  42899c:	add	x1, sp, #0x10
  4289a0:	add	x0, sp, #0x20
  4289a4:	bl	403c00 <nanosleep@plt>
  4289a8:	cmn	w0, #0x1
  4289ac:	b.ne	4289cc <ferror@plt+0x24a3c>  // b.any
  4289b0:	bl	403e80 <__errno_location@plt>
  4289b4:	ldr	w0, [x0]
  4289b8:	cmp	w0, #0x4
  4289bc:	b.ne	4289cc <ferror@plt+0x24a3c>  // b.any
  4289c0:	ldp	x0, x1, [sp, #16]
  4289c4:	stp	x0, x1, [sp, #32]
  4289c8:	b	42899c <ferror@plt+0x24a0c>
  4289cc:	ldp	x29, x30, [sp], #48
  4289d0:	ret
  4289d4:	ldr	x4, [x0, #8]
  4289d8:	mov	x2, #0x423f                	// #16959
  4289dc:	movk	x2, #0xf, lsl #16
  4289e0:	cmp	x4, x2
  4289e4:	b.hi	428a50 <ferror@plt+0x24ac0>  // b.pmore
  4289e8:	tbnz	x1, #63, 428a80 <ferror@plt+0x24af0>
  4289ec:	mov	x2, #0x34db                	// #13531
  4289f0:	movk	x2, #0xd7b6, lsl #16
  4289f4:	movk	x2, #0xde82, lsl #32
  4289f8:	movk	x2, #0x431b, lsl #48
  4289fc:	smulh	x2, x1, x2
  428a00:	asr	x2, x2, #18
  428a04:	sub	x2, x2, x1, asr #63
  428a08:	mov	x3, #0x4240                	// #16960
  428a0c:	movk	x3, #0xf, lsl #16
  428a10:	msub	x1, x2, x3, x1
  428a14:	add	x1, x1, x4
  428a18:	str	x1, [x0, #8]
  428a1c:	ldr	x3, [x0]
  428a20:	add	x2, x2, x3
  428a24:	str	x2, [x0]
  428a28:	mov	x3, #0x423f                	// #16959
  428a2c:	movk	x3, #0xf, lsl #16
  428a30:	cmp	x1, x3
  428a34:	b.le	428acc <ferror@plt+0x24b3c>
  428a38:	sub	x1, x1, #0xf4, lsl #12
  428a3c:	sub	x1, x1, #0x240
  428a40:	str	x1, [x0, #8]
  428a44:	add	x2, x2, #0x1
  428a48:	str	x2, [x0]
  428a4c:	ret
  428a50:	stp	x29, x30, [sp, #-16]!
  428a54:	mov	x29, sp
  428a58:	adrp	x2, 443000 <ferror@plt+0x3f070>
  428a5c:	add	x2, x2, #0xfe0
  428a60:	adrp	x1, 444000 <ferror@plt+0x40070>
  428a64:	add	x1, x1, #0x88
  428a68:	add	x1, x1, #0x68
  428a6c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  428a70:	add	x0, x0, #0xb60
  428a74:	bl	4149c4 <ferror@plt+0x10a34>
  428a78:	ldp	x29, x30, [sp], #16
  428a7c:	ret
  428a80:	neg	x1, x1
  428a84:	mov	x2, #0x34db                	// #13531
  428a88:	movk	x2, #0xd7b6, lsl #16
  428a8c:	movk	x2, #0xde82, lsl #32
  428a90:	movk	x2, #0x431b, lsl #48
  428a94:	smulh	x2, x1, x2
  428a98:	asr	x3, x2, #18
  428a9c:	asr	x2, x1, #63
  428aa0:	sub	x5, x3, x2
  428aa4:	mov	x6, #0x4240                	// #16960
  428aa8:	movk	x6, #0xf, lsl #16
  428aac:	msub	x1, x5, x6, x1
  428ab0:	sub	x1, x4, x1
  428ab4:	str	x1, [x0, #8]
  428ab8:	sub	x2, x2, x3
  428abc:	ldr	x3, [x0]
  428ac0:	add	x2, x2, x3
  428ac4:	str	x2, [x0]
  428ac8:	tbnz	x1, #63, 428ad0 <ferror@plt+0x24b40>
  428acc:	ret
  428ad0:	add	x1, x1, x6
  428ad4:	str	x1, [x0, #8]
  428ad8:	sub	x2, x2, #0x1
  428adc:	str	x2, [x0]
  428ae0:	ret
  428ae4:	stp	x29, x30, [sp, #-144]!
  428ae8:	mov	x29, sp
  428aec:	str	x0, [sp, #72]
  428af0:	stp	xzr, xzr, [sp, #88]
  428af4:	stp	xzr, xzr, [sp, #104]
  428af8:	stp	xzr, xzr, [sp, #120]
  428afc:	str	xzr, [sp, #136]
  428b00:	cbz	x0, 428c20 <ferror@plt+0x24c90>
  428b04:	stp	x19, x20, [sp, #16]
  428b08:	mov	x19, x1
  428b0c:	mov	x5, x0
  428b10:	cbz	x1, 428c48 <ferror@plt+0x24cb8>
  428b14:	adrp	x0, 442000 <ferror@plt+0x3e070>
  428b18:	ldr	x20, [x0, #2448]
  428b1c:	mov	x2, x5
  428b20:	ldrb	w3, [x2], #1
  428b24:	and	x0, x3, #0xff
  428b28:	ldrh	w4, [x20, x0, lsl #1]
  428b2c:	tbz	w4, #8, 428b48 <ferror@plt+0x24bb8>
  428b30:	mov	x5, x2
  428b34:	str	x2, [sp, #72]
  428b38:	ldrb	w3, [x2], #1
  428b3c:	and	x4, x3, #0xff
  428b40:	ldrh	w4, [x20, x4, lsl #1]
  428b44:	tbnz	w4, #8, 428b30 <ferror@plt+0x24ba0>
  428b48:	mov	w0, #0x0                   	// #0
  428b4c:	cbz	w3, 428f9c <ferror@plt+0x2500c>
  428b50:	sub	w3, w3, #0x2b
  428b54:	and	w3, w3, #0xfffffffd
  428b58:	and	w4, w4, #0x8
  428b5c:	tst	w3, #0xff
  428b60:	ccmp	w4, #0x0, #0x0, ne  // ne = any
  428b64:	b.eq	428fa8 <ferror@plt+0x25018>  // b.none
  428b68:	mov	w2, #0xa                   	// #10
  428b6c:	add	x1, sp, #0x48
  428b70:	mov	x0, x5
  428b74:	bl	4034c0 <strtoul@plt>
  428b78:	ldr	x1, [sp, #72]
  428b7c:	ldrb	w2, [x1]
  428b80:	cmp	w2, #0x2d
  428b84:	b.eq	428c74 <ferror@plt+0x24ce4>  // b.none
  428b88:	mov	x3, #0xd70b                	// #55051
  428b8c:	movk	x3, #0x70a3, lsl #16
  428b90:	movk	x3, #0xa3d, lsl #32
  428b94:	movk	x3, #0xa3d7, lsl #48
  428b98:	smulh	x2, x0, x3
  428b9c:	add	x2, x2, x0
  428ba0:	asr	x2, x2, #6
  428ba4:	asr	x5, x0, #63
  428ba8:	sub	x2, x2, x5
  428bac:	add	x4, x2, x2, lsl #1
  428bb0:	add	x2, x2, x4, lsl #3
  428bb4:	sub	x2, x0, x2, lsl #2
  428bb8:	str	w2, [sp, #100]
  428bbc:	mov	x1, #0x594b                	// #22859
  428bc0:	movk	x1, #0x3886, lsl #16
  428bc4:	movk	x1, #0xc5d6, lsl #32
  428bc8:	movk	x1, #0x346d, lsl #48
  428bcc:	smulh	x1, x0, x1
  428bd0:	asr	x1, x1, #11
  428bd4:	sub	x1, x1, x5
  428bd8:	mov	x2, #0x2710                	// #10000
  428bdc:	msub	x0, x1, x2, x0
  428be0:	smulh	x2, x0, x3
  428be4:	add	x2, x2, x0
  428be8:	asr	x2, x2, #6
  428bec:	sub	x0, x2, x0, asr #63
  428bf0:	sub	w0, w0, #0x1
  428bf4:	str	w0, [sp, #104]
  428bf8:	sub	w1, w1, #0x76c
  428bfc:	str	w1, [sp, #108]
  428c00:	ldr	x1, [sp, #72]
  428c04:	ldrb	w0, [x1]
  428c08:	cmp	w0, #0x54
  428c0c:	b.eq	428cd4 <ferror@plt+0x24d44>  // b.none
  428c10:	cmp	w0, #0x0
  428c14:	cset	w0, eq  // eq = none
  428c18:	ldp	x19, x20, [sp, #16]
  428c1c:	b	428fa0 <ferror@plt+0x25010>
  428c20:	adrp	x2, 444000 <ferror@plt+0x40070>
  428c24:	add	x2, x2, #0x18
  428c28:	adrp	x1, 444000 <ferror@plt+0x40070>
  428c2c:	add	x1, x1, #0x88
  428c30:	add	x1, x1, #0x78
  428c34:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  428c38:	add	x0, x0, #0xb60
  428c3c:	bl	4149c4 <ferror@plt+0x10a34>
  428c40:	mov	w0, #0x0                   	// #0
  428c44:	b	428fa0 <ferror@plt+0x25010>
  428c48:	adrp	x2, 444000 <ferror@plt+0x40070>
  428c4c:	add	x2, x2, #0x30
  428c50:	adrp	x1, 444000 <ferror@plt+0x40070>
  428c54:	add	x1, x1, #0x88
  428c58:	add	x1, x1, #0x78
  428c5c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  428c60:	add	x0, x0, #0xb60
  428c64:	bl	4149c4 <ferror@plt+0x10a34>
  428c68:	mov	w0, #0x0                   	// #0
  428c6c:	ldp	x19, x20, [sp, #16]
  428c70:	b	428fa0 <ferror@plt+0x25010>
  428c74:	sub	w0, w0, #0x76c
  428c78:	str	w0, [sp, #108]
  428c7c:	add	x0, x1, #0x1
  428c80:	str	x0, [sp, #72]
  428c84:	mov	w2, #0xa                   	// #10
  428c88:	add	x1, sp, #0x48
  428c8c:	bl	4034c0 <strtoul@plt>
  428c90:	sub	w0, w0, #0x1
  428c94:	str	w0, [sp, #104]
  428c98:	ldr	x1, [sp, #72]
  428c9c:	add	x3, x1, #0x1
  428ca0:	str	x3, [sp, #72]
  428ca4:	ldrb	w1, [x1]
  428ca8:	mov	w0, #0x0                   	// #0
  428cac:	cmp	w1, #0x2d
  428cb0:	b.eq	428cbc <ferror@plt+0x24d2c>  // b.none
  428cb4:	ldp	x19, x20, [sp, #16]
  428cb8:	b	428fa0 <ferror@plt+0x25010>
  428cbc:	mov	w2, #0xa                   	// #10
  428cc0:	add	x1, sp, #0x48
  428cc4:	mov	x0, x3
  428cc8:	bl	4034c0 <strtoul@plt>
  428ccc:	str	w0, [sp, #100]
  428cd0:	b	428c00 <ferror@plt+0x24c70>
  428cd4:	add	x3, x1, #0x1
  428cd8:	str	x3, [sp, #72]
  428cdc:	ldrb	w0, [x1, #1]
  428ce0:	ldrh	w1, [x20, x0, lsl #1]
  428ce4:	mov	w0, #0x0                   	// #0
  428ce8:	tbnz	w1, #3, 428cf4 <ferror@plt+0x24d64>
  428cec:	ldp	x19, x20, [sp, #16]
  428cf0:	b	428fa0 <ferror@plt+0x25010>
  428cf4:	mov	w2, #0xa                   	// #10
  428cf8:	add	x1, sp, #0x48
  428cfc:	mov	x0, x3
  428d00:	bl	4034c0 <strtoul@plt>
  428d04:	ldr	x1, [sp, #72]
  428d08:	ldrb	w2, [x1]
  428d0c:	cmp	w2, #0x3a
  428d10:	b.eq	428ef4 <ferror@plt+0x24f64>  // b.none
  428d14:	mov	x2, #0xd70b                	// #55051
  428d18:	movk	x2, #0x70a3, lsl #16
  428d1c:	movk	x2, #0xa3d, lsl #32
  428d20:	movk	x2, #0xa3d7, lsl #48
  428d24:	smulh	x1, x0, x2
  428d28:	add	x1, x1, x0
  428d2c:	asr	x1, x1, #6
  428d30:	asr	x4, x0, #63
  428d34:	sub	x1, x1, x4
  428d38:	add	x3, x1, x1, lsl #1
  428d3c:	add	x1, x1, x3, lsl #3
  428d40:	sub	x1, x0, x1, lsl #2
  428d44:	str	w1, [sp, #88]
  428d48:	mov	x1, #0x594b                	// #22859
  428d4c:	movk	x1, #0x3886, lsl #16
  428d50:	movk	x1, #0xc5d6, lsl #32
  428d54:	movk	x1, #0x346d, lsl #48
  428d58:	smulh	x1, x0, x1
  428d5c:	asr	x1, x1, #11
  428d60:	sub	x1, x1, x4
  428d64:	mov	x3, #0x2710                	// #10000
  428d68:	msub	x3, x1, x3, x0
  428d6c:	smulh	x0, x3, x2
  428d70:	add	x0, x0, x3
  428d74:	asr	x0, x0, #6
  428d78:	sub	x0, x0, x3, asr #63
  428d7c:	str	w0, [sp, #92]
  428d80:	str	w1, [sp, #96]
  428d84:	str	xzr, [x19, #8]
  428d88:	ldr	x1, [sp, #72]
  428d8c:	ldrb	w0, [x1]
  428d90:	and	w0, w0, #0xfffffffd
  428d94:	and	w0, w0, #0xff
  428d98:	cmp	w0, #0x2c
  428d9c:	b.ne	428e04 <ferror@plt+0x24e74>  // b.any
  428da0:	add	x0, x1, #0x1
  428da4:	str	x0, [sp, #72]
  428da8:	ldrb	w0, [x1, #1]
  428dac:	and	x1, x0, #0xff
  428db0:	ldrh	w1, [x20, x1, lsl #1]
  428db4:	tbz	w1, #3, 428e04 <ferror@plt+0x24e74>
  428db8:	mov	x1, #0x86a0                	// #34464
  428dbc:	movk	x1, #0x1, lsl #16
  428dc0:	mov	x3, #0x6666666666666666    	// #7378697629483820646
  428dc4:	movk	x3, #0x6667
  428dc8:	sub	w0, w0, #0x30
  428dcc:	sxtw	x0, w0
  428dd0:	ldr	x2, [x19, #8]
  428dd4:	madd	x0, x0, x1, x2
  428dd8:	str	x0, [x19, #8]
  428ddc:	smulh	x0, x1, x3
  428de0:	asr	x0, x0, #2
  428de4:	sub	x1, x0, x1, asr #63
  428de8:	ldr	x0, [sp, #72]
  428dec:	add	x2, x0, #0x1
  428df0:	str	x2, [sp, #72]
  428df4:	ldrb	w0, [x0, #1]
  428df8:	and	x2, x0, #0xff
  428dfc:	ldrh	w2, [x20, x2, lsl #1]
  428e00:	tbnz	w2, #3, 428dc8 <ferror@plt+0x24e38>
  428e04:	ldr	x0, [sp, #72]
  428e08:	ldrb	w1, [x0]
  428e0c:	cmp	w1, #0x5a
  428e10:	b.eq	428f4c <ferror@plt+0x24fbc>  // b.none
  428e14:	sub	w2, w1, #0x2b
  428e18:	and	w2, w2, #0xfffffffd
  428e1c:	tst	w2, #0xff
  428e20:	b.ne	428f84 <ferror@plt+0x24ff4>  // b.any
  428e24:	stp	x21, x22, [sp, #32]
  428e28:	str	x23, [sp, #48]
  428e2c:	mov	w21, #0x1                   	// #1
  428e30:	cmp	w1, #0x2b
  428e34:	cneg	w21, w21, eq  // eq = none
  428e38:	mov	w2, #0xa                   	// #10
  428e3c:	add	x1, sp, #0x48
  428e40:	add	x0, x0, #0x1
  428e44:	bl	4034c0 <strtoul@plt>
  428e48:	mov	x23, x0
  428e4c:	ldr	x0, [sp, #72]
  428e50:	ldrb	w1, [x0]
  428e54:	cmp	w1, #0x3a
  428e58:	b.eq	428f64 <ferror@plt+0x24fd4>  // b.none
  428e5c:	mov	x0, #0xd70b                	// #55051
  428e60:	movk	x0, #0x70a3, lsl #16
  428e64:	movk	x0, #0xa3d, lsl #32
  428e68:	movk	x0, #0xa3d7, lsl #48
  428e6c:	smulh	x0, x23, x0
  428e70:	add	x0, x0, x23
  428e74:	asr	x0, x0, #6
  428e78:	sub	x0, x0, x23, asr #63
  428e7c:	lsl	x22, x0, #4
  428e80:	sub	x22, x22, x0
  428e84:	add	x1, x0, x0, lsl #1
  428e88:	add	x0, x0, x1, lsl #3
  428e8c:	sub	x23, x23, x0, lsl #2
  428e90:	add	x22, x23, x22, lsl #2
  428e94:	add	x0, sp, #0x58
  428e98:	bl	403ee0 <timegm@plt>
  428e9c:	sxtw	x21, w21
  428ea0:	mul	x22, x21, x22
  428ea4:	lsl	x1, x22, #4
  428ea8:	sub	x22, x1, x22
  428eac:	add	x22, x0, x22, lsl #2
  428eb0:	str	x22, [x19]
  428eb4:	ldp	x21, x22, [sp, #32]
  428eb8:	ldr	x23, [sp, #48]
  428ebc:	ldr	x0, [sp, #72]
  428ec0:	ldrb	w1, [x0], #1
  428ec4:	and	x2, x1, #0xff
  428ec8:	ldrh	w2, [x20, x2, lsl #1]
  428ecc:	tbz	w2, #8, 428ee4 <ferror@plt+0x24f54>
  428ed0:	str	x0, [sp, #72]
  428ed4:	ldrb	w1, [x0], #1
  428ed8:	and	x2, x1, #0xff
  428edc:	ldrh	w2, [x20, x2, lsl #1]
  428ee0:	tbnz	w2, #8, 428ed0 <ferror@plt+0x24f40>
  428ee4:	cmp	w1, #0x0
  428ee8:	cset	w0, eq  // eq = none
  428eec:	ldp	x19, x20, [sp, #16]
  428ef0:	b	428fa0 <ferror@plt+0x25010>
  428ef4:	str	w0, [sp, #96]
  428ef8:	add	x0, x1, #0x1
  428efc:	str	x0, [sp, #72]
  428f00:	mov	w2, #0xa                   	// #10
  428f04:	add	x1, sp, #0x48
  428f08:	bl	4034c0 <strtoul@plt>
  428f0c:	str	w0, [sp, #92]
  428f10:	ldr	x0, [sp, #72]
  428f14:	add	x3, x0, #0x1
  428f18:	str	x3, [sp, #72]
  428f1c:	ldrb	w1, [x0]
  428f20:	mov	w0, #0x0                   	// #0
  428f24:	cmp	w1, #0x3a
  428f28:	b.eq	428f34 <ferror@plt+0x24fa4>  // b.none
  428f2c:	ldp	x19, x20, [sp, #16]
  428f30:	b	428fa0 <ferror@plt+0x25010>
  428f34:	mov	w2, #0xa                   	// #10
  428f38:	add	x1, sp, #0x48
  428f3c:	mov	x0, x3
  428f40:	bl	4034c0 <strtoul@plt>
  428f44:	str	w0, [sp, #88]
  428f48:	b	428d84 <ferror@plt+0x24df4>
  428f4c:	add	x0, x0, #0x1
  428f50:	str	x0, [sp, #72]
  428f54:	add	x0, sp, #0x58
  428f58:	bl	403ee0 <timegm@plt>
  428f5c:	str	x0, [x19]
  428f60:	b	428ebc <ferror@plt+0x24f2c>
  428f64:	mov	w2, #0xa                   	// #10
  428f68:	add	x1, sp, #0x48
  428f6c:	add	x0, x0, #0x1
  428f70:	bl	4034c0 <strtoul@plt>
  428f74:	lsl	x22, x23, #4
  428f78:	sub	x22, x22, x23
  428f7c:	add	x22, x0, x22, lsl #2
  428f80:	b	428e94 <ferror@plt+0x24f04>
  428f84:	mov	w0, #0xffffffff            	// #-1
  428f88:	str	w0, [sp, #120]
  428f8c:	add	x0, sp, #0x58
  428f90:	bl	403a10 <mktime@plt>
  428f94:	str	x0, [x19]
  428f98:	b	428ebc <ferror@plt+0x24f2c>
  428f9c:	ldp	x19, x20, [sp, #16]
  428fa0:	ldp	x29, x30, [sp], #144
  428fa4:	ret
  428fa8:	ldp	x19, x20, [sp, #16]
  428fac:	b	428fa0 <ferror@plt+0x25010>
  428fb0:	stp	x29, x30, [sp, #-96]!
  428fb4:	mov	x29, sp
  428fb8:	str	x19, [sp, #16]
  428fbc:	mov	x19, x0
  428fc0:	ldr	x1, [x0, #8]
  428fc4:	mov	x0, #0x423f                	// #16959
  428fc8:	movk	x0, #0xf, lsl #16
  428fcc:	cmp	x1, x0
  428fd0:	b.hi	429028 <ferror@plt+0x25098>  // b.pmore
  428fd4:	ldr	x0, [x19]
  428fd8:	str	x0, [sp, #32]
  428fdc:	add	x1, sp, #0x28
  428fe0:	add	x0, sp, #0x20
  428fe4:	bl	4038c0 <gmtime_r@plt>
  428fe8:	ldr	x7, [x19, #8]
  428fec:	cbz	x7, 429050 <ferror@plt+0x250c0>
  428ff0:	ldr	w2, [x0, #16]
  428ff4:	ldr	w1, [x0, #20]
  428ff8:	ldr	w6, [x0]
  428ffc:	ldr	w5, [x0, #4]
  429000:	ldr	w4, [x0, #8]
  429004:	ldr	w3, [x0, #12]
  429008:	add	w2, w2, #0x1
  42900c:	add	w1, w1, #0x76c
  429010:	adrp	x0, 444000 <ferror@plt+0x40070>
  429014:	add	x0, x0, #0x40
  429018:	bl	4202dc <ferror@plt+0x1c34c>
  42901c:	ldr	x19, [sp, #16]
  429020:	ldp	x29, x30, [sp], #96
  429024:	ret
  429028:	adrp	x2, 443000 <ferror@plt+0x3f070>
  42902c:	add	x2, x2, #0xfe0
  429030:	adrp	x1, 444000 <ferror@plt+0x40070>
  429034:	add	x1, x1, #0x88
  429038:	add	x1, x1, #0x90
  42903c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  429040:	add	x0, x0, #0xb60
  429044:	bl	4149c4 <ferror@plt+0x10a34>
  429048:	mov	x0, #0x0                   	// #0
  42904c:	b	42901c <ferror@plt+0x2508c>
  429050:	ldr	w2, [x0, #16]
  429054:	ldr	w1, [x0, #20]
  429058:	ldr	w6, [x0]
  42905c:	ldr	w5, [x0, #4]
  429060:	ldr	w4, [x0, #8]
  429064:	ldr	w3, [x0, #12]
  429068:	add	w2, w2, #0x1
  42906c:	add	w1, w1, #0x76c
  429070:	adrp	x0, 444000 <ferror@plt+0x40070>
  429074:	add	x0, x0, #0x68
  429078:	bl	4202dc <ferror@plt+0x1c34c>
  42907c:	b	42901c <ferror@plt+0x2508c>
  429080:	stp	x29, x30, [sp, #-16]!
  429084:	mov	x29, sp
  429088:	mov	x1, #0x0                   	// #0
  42908c:	mov	w0, #0x0                   	// #0
  429090:	bl	403f80 <setlocale@plt>
  429094:	cbz	x0, 4290f8 <ferror@plt+0x25168>
  429098:	mov	x1, x0
  42909c:	ldrb	w2, [x0]
  4290a0:	cmp	w2, #0x6c
  4290a4:	b.eq	4290d4 <ferror@plt+0x25144>  // b.none
  4290a8:	cmp	w2, #0x74
  4290ac:	b.eq	4290e8 <ferror@plt+0x25158>  // b.none
  4290b0:	mov	w0, #0x0                   	// #0
  4290b4:	cmp	w2, #0x61
  4290b8:	b.eq	4290c4 <ferror@plt+0x25134>  // b.none
  4290bc:	ldp	x29, x30, [sp], #16
  4290c0:	ret
  4290c4:	ldrb	w0, [x1, #1]
  4290c8:	cmp	w0, #0x7a
  4290cc:	cset	w0, eq  // eq = none
  4290d0:	b	4290bc <ferror@plt+0x2512c>
  4290d4:	ldrb	w0, [x0, #1]
  4290d8:	cmp	w0, #0x74
  4290dc:	cset	w0, eq  // eq = none
  4290e0:	lsl	w0, w0, #1
  4290e4:	b	4290bc <ferror@plt+0x2512c>
  4290e8:	ldrb	w0, [x0, #1]
  4290ec:	cmp	w0, #0x72
  4290f0:	cset	w0, eq  // eq = none
  4290f4:	b	4290bc <ferror@plt+0x2512c>
  4290f8:	mov	w0, #0x0                   	// #0
  4290fc:	b	4290bc <ferror@plt+0x2512c>
  429100:	stp	x29, x30, [sp, #-96]!
  429104:	mov	x29, sp
  429108:	stp	x19, x20, [sp, #16]
  42910c:	str	x27, [sp, #80]
  429110:	mov	x27, x0
  429114:	ldr	x19, [x0]
  429118:	ldrb	w0, [x19]
  42911c:	cbz	w0, 429278 <ferror@plt+0x252e8>
  429120:	stp	x21, x22, [sp, #32]
  429124:	stp	x23, x24, [sp, #48]
  429128:	stp	x25, x26, [sp, #64]
  42912c:	mov	x21, x1
  429130:	mov	w24, w2
  429134:	mov	w20, #0x0                   	// #0
  429138:	mov	w22, #0xfaff                	// #64255
  42913c:	movk	w22, #0x2, lsl #16
  429140:	mov	x26, x1
  429144:	adrp	x23, 444000 <ferror@plt+0x40070>
  429148:	add	x23, x23, #0x130
  42914c:	add	x25, x23, #0x5f8
  429150:	b	4291a0 <ferror@plt+0x25210>
  429154:	sbfiz	x1, x1, #8, #32
  429158:	adrp	x2, 454000 <ferror@plt+0x50070>
  42915c:	add	x2, x2, #0x130
  429160:	add	x2, x2, w0, uxtb
  429164:	ldrb	w2, [x2, x1]
  429168:	mov	w1, #0x1c00                	// #7168
  42916c:	lsr	w1, w1, w2
  429170:	and	w1, w1, #0x1
  429174:	cbz	w1, 4292a0 <ferror@plt+0x25310>
  429178:	cmp	w0, #0x307
  42917c:	ccmp	w24, #0x0, #0x4, eq  // eq = none
  429180:	b.eq	429218 <ferror@plt+0x25288>  // b.none
  429184:	ldrb	w0, [x19]
  429188:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42918c:	ldr	x1, [x1, #3824]
  429190:	ldrb	w0, [x1, x0]
  429194:	add	x19, x19, x0
  429198:	ldrb	w0, [x19]
  42919c:	cbz	w0, 429254 <ferror@plt+0x252c4>
  4291a0:	mov	x0, x19
  4291a4:	bl	42b810 <ferror@plt+0x27880>
  4291a8:	cmp	w0, w22
  4291ac:	b.hi	4291dc <ferror@plt+0x2524c>  // b.pmore
  4291b0:	lsr	w1, w0, #8
  4291b4:	ldrsh	w1, [x23, x1, lsl #1]
  4291b8:	mov	w2, #0x270f                	// #9999
  4291bc:	cmp	w1, w2
  4291c0:	b.le	429154 <ferror@plt+0x251c4>
  4291c4:	sub	w2, w1, #0x2, lsl #12
  4291c8:	sub	w2, w2, #0x710
  4291cc:	mov	w1, #0x1c00                	// #7168
  4291d0:	lsr	w1, w1, w2
  4291d4:	and	w1, w1, #0x1
  4291d8:	b	429174 <ferror@plt+0x251e4>
  4291dc:	sub	w1, w0, #0xe0, lsl #12
  4291e0:	mov	w2, #0x2ffff               	// #196607
  4291e4:	cmp	w1, w2
  4291e8:	b.hi	429290 <ferror@plt+0x25300>  // b.pmore
  4291ec:	lsr	w1, w1, #8
  4291f0:	ldrsh	w1, [x25, x1, lsl #1]
  4291f4:	mov	w2, #0x270f                	// #9999
  4291f8:	cmp	w1, w2
  4291fc:	b.le	429230 <ferror@plt+0x252a0>
  429200:	sub	w2, w1, #0x2, lsl #12
  429204:	sub	w2, w2, #0x710
  429208:	mov	w1, #0x1c00                	// #7168
  42920c:	lsr	w1, w1, w2
  429210:	and	w1, w1, #0x1
  429214:	cbz	w1, 429280 <ferror@plt+0x252f0>
  429218:	add	x1, x21, w20, sxtw
  42921c:	cmp	x21, #0x0
  429220:	csel	x1, x1, x26, ne  // ne = any
  429224:	bl	42ba98 <ferror@plt+0x27b08>
  429228:	add	w20, w20, w0
  42922c:	b	429184 <ferror@plt+0x251f4>
  429230:	sbfiz	x1, x1, #8, #32
  429234:	adrp	x2, 454000 <ferror@plt+0x50070>
  429238:	add	x2, x2, #0x130
  42923c:	add	x2, x2, w0, uxtb
  429240:	ldrb	w2, [x2, x1]
  429244:	mov	w1, #0x1c00                	// #7168
  429248:	lsr	w1, w1, w2
  42924c:	and	w1, w1, #0x1
  429250:	b	429214 <ferror@plt+0x25284>
  429254:	ldp	x21, x22, [sp, #32]
  429258:	ldp	x23, x24, [sp, #48]
  42925c:	ldp	x25, x26, [sp, #64]
  429260:	str	x19, [x27]
  429264:	mov	w0, w20
  429268:	ldp	x19, x20, [sp, #16]
  42926c:	ldr	x27, [sp, #80]
  429270:	ldp	x29, x30, [sp], #96
  429274:	ret
  429278:	mov	w20, #0x0                   	// #0
  42927c:	b	429260 <ferror@plt+0x252d0>
  429280:	ldp	x21, x22, [sp, #32]
  429284:	ldp	x23, x24, [sp, #48]
  429288:	ldp	x25, x26, [sp, #64]
  42928c:	b	429260 <ferror@plt+0x252d0>
  429290:	ldp	x21, x22, [sp, #32]
  429294:	ldp	x23, x24, [sp, #48]
  429298:	ldp	x25, x26, [sp, #64]
  42929c:	b	429260 <ferror@plt+0x252d0>
  4292a0:	ldp	x21, x22, [sp, #32]
  4292a4:	ldp	x23, x24, [sp, #48]
  4292a8:	ldp	x25, x26, [sp, #64]
  4292ac:	b	429260 <ferror@plt+0x252d0>
  4292b0:	stp	x29, x30, [sp, #-48]!
  4292b4:	mov	x29, sp
  4292b8:	stp	x19, x20, [sp, #16]
  4292bc:	str	x21, [sp, #32]
  4292c0:	mov	x21, x0
  4292c4:	adrp	x4, 444000 <ferror@plt+0x40070>
  4292c8:	add	x4, x4, #0x130
  4292cc:	add	x4, x4, #0xbf8
  4292d0:	add	x19, x4, w1, sxtw
  4292d4:	cmp	w2, #0x8
  4292d8:	b.eq	4292f0 <ferror@plt+0x25360>  // b.none
  4292dc:	ldrb	w0, [x4, w1, sxtw]
  4292e0:	adrp	x1, 45a000 <ferror@plt+0x56070>
  4292e4:	ldr	x1, [x1, #3824]
  4292e8:	ldrb	w0, [x1, x0]
  4292ec:	add	x19, x19, x0
  4292f0:	cmp	w3, #0x1
  4292f4:	b.eq	42932c <ferror@plt+0x2539c>  // b.none
  4292f8:	mov	x0, x19
  4292fc:	bl	4034d0 <strlen@plt>
  429300:	mov	x20, x0
  429304:	cbz	x21, 429318 <ferror@plt+0x25388>
  429308:	sxtw	x2, w0
  42930c:	mov	x1, x19
  429310:	mov	x0, x21
  429314:	bl	403460 <memcpy@plt>
  429318:	mov	w0, w20
  42931c:	ldp	x19, x20, [sp, #16]
  429320:	ldr	x21, [sp, #32]
  429324:	ldp	x29, x30, [sp], #48
  429328:	ret
  42932c:	mov	x0, x19
  429330:	bl	4034d0 <strlen@plt>
  429334:	add	x0, x0, #0x1
  429338:	add	x19, x19, x0
  42933c:	b	4292f8 <ferror@plt+0x25368>
  429340:	mov	w1, w0
  429344:	mov	w0, #0xfaff                	// #64255
  429348:	movk	w0, #0x2, lsl #16
  42934c:	cmp	w1, w0
  429350:	b.hi	4293ac <ferror@plt+0x2541c>  // b.pmore
  429354:	lsr	w2, w1, #8
  429358:	adrp	x0, 444000 <ferror@plt+0x40070>
  42935c:	add	x0, x0, #0x130
  429360:	ldrsh	w0, [x0, x2, lsl #1]
  429364:	mov	w2, #0x270f                	// #9999
  429368:	cmp	w0, w2
  42936c:	b.le	429388 <ferror@plt+0x253f8>
  429370:	sub	w1, w0, #0x2, lsl #12
  429374:	sub	w1, w1, #0x710
  429378:	mov	w0, #0xe3e0                	// #58336
  42937c:	lsr	w0, w0, w1
  429380:	and	w0, w0, #0x1
  429384:	ret
  429388:	sbfiz	x0, x0, #8, #32
  42938c:	adrp	x2, 454000 <ferror@plt+0x50070>
  429390:	add	x2, x2, #0x130
  429394:	add	x1, x2, w1, uxtb
  429398:	ldrb	w1, [x1, x0]
  42939c:	mov	w0, #0xe3e0                	// #58336
  4293a0:	lsr	w0, w0, w1
  4293a4:	and	w0, w0, #0x1
  4293a8:	b	429384 <ferror@plt+0x253f4>
  4293ac:	sub	w2, w1, #0xe0, lsl #12
  4293b0:	mov	w0, #0x0                   	// #0
  4293b4:	mov	w3, #0x2ffff               	// #196607
  4293b8:	cmp	w2, w3
  4293bc:	b.hi	429384 <ferror@plt+0x253f4>  // b.pmore
  4293c0:	adrp	x0, 444000 <ferror@plt+0x40070>
  4293c4:	add	x0, x0, #0x130
  4293c8:	add	x0, x0, #0x5f8
  4293cc:	lsr	w2, w2, #8
  4293d0:	ldrsh	w0, [x0, x2, lsl #1]
  4293d4:	mov	w2, #0x270f                	// #9999
  4293d8:	cmp	w0, w2
  4293dc:	b.le	4293f8 <ferror@plt+0x25468>
  4293e0:	sub	w1, w0, #0x2, lsl #12
  4293e4:	sub	w1, w1, #0x710
  4293e8:	mov	w0, #0xe3e0                	// #58336
  4293ec:	lsr	w0, w0, w1
  4293f0:	and	w0, w0, #0x1
  4293f4:	b	429384 <ferror@plt+0x253f4>
  4293f8:	sbfiz	x0, x0, #8, #32
  4293fc:	adrp	x2, 454000 <ferror@plt+0x50070>
  429400:	add	x2, x2, #0x130
  429404:	add	x1, x2, w1, uxtb
  429408:	ldrb	w1, [x1, x0]
  42940c:	mov	w0, #0xe3e0                	// #58336
  429410:	lsr	w0, w0, w1
  429414:	and	w0, w0, #0x1
  429418:	b	429384 <ferror@plt+0x253f4>
  42941c:	mov	w1, w0
  429420:	mov	w0, #0xfaff                	// #64255
  429424:	movk	w0, #0x2, lsl #16
  429428:	cmp	w1, w0
  42942c:	b.hi	429488 <ferror@plt+0x254f8>  // b.pmore
  429430:	lsr	w2, w1, #8
  429434:	adrp	x0, 444000 <ferror@plt+0x40070>
  429438:	add	x0, x0, #0x130
  42943c:	ldrsh	w0, [x0, x2, lsl #1]
  429440:	mov	w2, #0x270f                	// #9999
  429444:	cmp	w0, w2
  429448:	b.le	429464 <ferror@plt+0x254d4>
  42944c:	sub	w1, w0, #0x2, lsl #12
  429450:	sub	w1, w1, #0x710
  429454:	mov	w0, #0x3e0                 	// #992
  429458:	lsr	w0, w0, w1
  42945c:	and	w0, w0, #0x1
  429460:	ret
  429464:	sbfiz	x0, x0, #8, #32
  429468:	adrp	x2, 454000 <ferror@plt+0x50070>
  42946c:	add	x2, x2, #0x130
  429470:	add	x1, x2, w1, uxtb
  429474:	ldrb	w1, [x1, x0]
  429478:	mov	w0, #0x3e0                 	// #992
  42947c:	lsr	w0, w0, w1
  429480:	and	w0, w0, #0x1
  429484:	b	429460 <ferror@plt+0x254d0>
  429488:	sub	w2, w1, #0xe0, lsl #12
  42948c:	mov	w0, #0x0                   	// #0
  429490:	mov	w3, #0x2ffff               	// #196607
  429494:	cmp	w2, w3
  429498:	b.hi	429460 <ferror@plt+0x254d0>  // b.pmore
  42949c:	adrp	x0, 444000 <ferror@plt+0x40070>
  4294a0:	add	x0, x0, #0x130
  4294a4:	add	x0, x0, #0x5f8
  4294a8:	lsr	w2, w2, #8
  4294ac:	ldrsh	w0, [x0, x2, lsl #1]
  4294b0:	mov	w2, #0x270f                	// #9999
  4294b4:	cmp	w0, w2
  4294b8:	b.le	4294d4 <ferror@plt+0x25544>
  4294bc:	sub	w1, w0, #0x2, lsl #12
  4294c0:	sub	w1, w1, #0x710
  4294c4:	mov	w0, #0x3e0                 	// #992
  4294c8:	lsr	w0, w0, w1
  4294cc:	and	w0, w0, #0x1
  4294d0:	b	429460 <ferror@plt+0x254d0>
  4294d4:	sbfiz	x0, x0, #8, #32
  4294d8:	adrp	x2, 454000 <ferror@plt+0x50070>
  4294dc:	add	x2, x2, #0x130
  4294e0:	add	x1, x2, w1, uxtb
  4294e4:	ldrb	w1, [x1, x0]
  4294e8:	mov	w0, #0x3e0                 	// #992
  4294ec:	lsr	w0, w0, w1
  4294f0:	and	w0, w0, #0x1
  4294f4:	b	429460 <ferror@plt+0x254d0>
  4294f8:	mov	w1, w0
  4294fc:	mov	w0, #0xfaff                	// #64255
  429500:	movk	w0, #0x2, lsl #16
  429504:	cmp	w1, w0
  429508:	b.hi	429558 <ferror@plt+0x255c8>  // b.pmore
  42950c:	lsr	w2, w1, #8
  429510:	adrp	x0, 444000 <ferror@plt+0x40070>
  429514:	add	x0, x0, #0x130
  429518:	ldrsh	w0, [x0, x2, lsl #1]
  42951c:	mov	w2, #0x270f                	// #9999
  429520:	cmp	w0, w2
  429524:	b.le	429538 <ferror@plt+0x255a8>
  429528:	mov	w1, #0x2710                	// #10000
  42952c:	cmp	w0, w1
  429530:	cset	w0, eq  // eq = none
  429534:	ret
  429538:	sbfiz	x0, x0, #8, #32
  42953c:	adrp	x2, 454000 <ferror@plt+0x50070>
  429540:	add	x2, x2, #0x130
  429544:	add	x1, x2, w1, uxtb
  429548:	ldrb	w0, [x1, x0]
  42954c:	cmp	w0, #0x0
  429550:	cset	w0, eq  // eq = none
  429554:	b	429534 <ferror@plt+0x255a4>
  429558:	sub	w2, w1, #0xe0, lsl #12
  42955c:	mov	w0, #0x0                   	// #0
  429560:	mov	w3, #0x2ffff               	// #196607
  429564:	cmp	w2, w3
  429568:	b.hi	429534 <ferror@plt+0x255a4>  // b.pmore
  42956c:	adrp	x0, 444000 <ferror@plt+0x40070>
  429570:	add	x0, x0, #0x130
  429574:	add	x0, x0, #0x5f8
  429578:	lsr	w2, w2, #8
  42957c:	ldrsh	w0, [x0, x2, lsl #1]
  429580:	mov	w2, #0x270f                	// #9999
  429584:	cmp	w0, w2
  429588:	b.le	42959c <ferror@plt+0x2560c>
  42958c:	mov	w1, #0x2710                	// #10000
  429590:	cmp	w0, w1
  429594:	cset	w0, eq  // eq = none
  429598:	b	429534 <ferror@plt+0x255a4>
  42959c:	sbfiz	x0, x0, #8, #32
  4295a0:	adrp	x2, 454000 <ferror@plt+0x50070>
  4295a4:	add	x2, x2, #0x130
  4295a8:	add	x1, x2, w1, uxtb
  4295ac:	ldrb	w0, [x1, x0]
  4295b0:	cmp	w0, #0x0
  4295b4:	cset	w0, eq  // eq = none
  4295b8:	b	429534 <ferror@plt+0x255a4>
  4295bc:	mov	w1, w0
  4295c0:	mov	w0, #0xfaff                	// #64255
  4295c4:	movk	w0, #0x2, lsl #16
  4295c8:	cmp	w1, w0
  4295cc:	b.hi	42961c <ferror@plt+0x2568c>  // b.pmore
  4295d0:	lsr	w2, w1, #8
  4295d4:	adrp	x0, 444000 <ferror@plt+0x40070>
  4295d8:	add	x0, x0, #0x130
  4295dc:	ldrsh	w0, [x0, x2, lsl #1]
  4295e0:	mov	w2, #0x270f                	// #9999
  4295e4:	cmp	w0, w2
  4295e8:	b.le	4295fc <ferror@plt+0x2566c>
  4295ec:	mov	w1, #0x271d                	// #10013
  4295f0:	cmp	w0, w1
  4295f4:	cset	w0, eq  // eq = none
  4295f8:	ret
  4295fc:	sbfiz	x0, x0, #8, #32
  429600:	adrp	x2, 454000 <ferror@plt+0x50070>
  429604:	add	x2, x2, #0x130
  429608:	add	x1, x2, w1, uxtb
  42960c:	ldrb	w0, [x1, x0]
  429610:	cmp	w0, #0xd
  429614:	cset	w0, eq  // eq = none
  429618:	b	4295f8 <ferror@plt+0x25668>
  42961c:	sub	w2, w1, #0xe0, lsl #12
  429620:	mov	w0, #0x0                   	// #0
  429624:	mov	w3, #0x2ffff               	// #196607
  429628:	cmp	w2, w3
  42962c:	b.hi	4295f8 <ferror@plt+0x25668>  // b.pmore
  429630:	adrp	x0, 444000 <ferror@plt+0x40070>
  429634:	add	x0, x0, #0x130
  429638:	add	x0, x0, #0x5f8
  42963c:	lsr	w2, w2, #8
  429640:	ldrsh	w0, [x0, x2, lsl #1]
  429644:	mov	w2, #0x270f                	// #9999
  429648:	cmp	w0, w2
  42964c:	b.le	429660 <ferror@plt+0x256d0>
  429650:	mov	w1, #0x271d                	// #10013
  429654:	cmp	w0, w1
  429658:	cset	w0, eq  // eq = none
  42965c:	b	4295f8 <ferror@plt+0x25668>
  429660:	sbfiz	x0, x0, #8, #32
  429664:	adrp	x2, 454000 <ferror@plt+0x50070>
  429668:	add	x2, x2, #0x130
  42966c:	add	x1, x2, w1, uxtb
  429670:	ldrb	w0, [x1, x0]
  429674:	cmp	w0, #0xd
  429678:	cset	w0, eq  // eq = none
  42967c:	b	4295f8 <ferror@plt+0x25668>
  429680:	mov	w1, w0
  429684:	mov	w0, #0xfaff                	// #64255
  429688:	movk	w0, #0x2, lsl #16
  42968c:	cmp	w1, w0
  429690:	b.hi	4296fc <ferror@plt+0x2576c>  // b.pmore
  429694:	lsr	w2, w1, #8
  429698:	adrp	x0, 444000 <ferror@plt+0x40070>
  42969c:	add	x0, x0, #0x130
  4296a0:	ldrsh	w0, [x0, x2, lsl #1]
  4296a4:	mov	w2, #0x270f                	// #9999
  4296a8:	cmp	w0, w2
  4296ac:	b.le	4296d0 <ferror@plt+0x25740>
  4296b0:	sub	w1, w0, #0x2, lsl #12
  4296b4:	sub	w1, w1, #0x710
  4296b8:	mov	w0, #0x17                  	// #23
  4296bc:	movk	w0, #0x2000, lsl #16
  4296c0:	lsr	w0, w0, w1
  4296c4:	eor	w0, w0, #0x1
  4296c8:	and	w0, w0, #0x1
  4296cc:	ret
  4296d0:	sbfiz	x0, x0, #8, #32
  4296d4:	adrp	x2, 454000 <ferror@plt+0x50070>
  4296d8:	add	x2, x2, #0x130
  4296dc:	add	x1, x2, w1, uxtb
  4296e0:	ldrb	w1, [x1, x0]
  4296e4:	mov	w0, #0x17                  	// #23
  4296e8:	movk	w0, #0x2000, lsl #16
  4296ec:	lsr	w0, w0, w1
  4296f0:	eor	w0, w0, #0x1
  4296f4:	and	w0, w0, #0x1
  4296f8:	b	4296cc <ferror@plt+0x2573c>
  4296fc:	sub	w2, w1, #0xe0, lsl #12
  429700:	mov	w0, #0x0                   	// #0
  429704:	mov	w3, #0x2ffff               	// #196607
  429708:	cmp	w2, w3
  42970c:	b.hi	4296cc <ferror@plt+0x2573c>  // b.pmore
  429710:	adrp	x0, 444000 <ferror@plt+0x40070>
  429714:	add	x0, x0, #0x130
  429718:	add	x0, x0, #0x5f8
  42971c:	lsr	w2, w2, #8
  429720:	ldrsh	w0, [x0, x2, lsl #1]
  429724:	mov	w2, #0x270f                	// #9999
  429728:	cmp	w0, w2
  42972c:	b.le	429750 <ferror@plt+0x257c0>
  429730:	sub	w1, w0, #0x2, lsl #12
  429734:	sub	w1, w1, #0x710
  429738:	mov	w0, #0x17                  	// #23
  42973c:	movk	w0, #0x2000, lsl #16
  429740:	lsr	w0, w0, w1
  429744:	eor	w0, w0, #0x1
  429748:	and	w0, w0, #0x1
  42974c:	b	4296cc <ferror@plt+0x2573c>
  429750:	sbfiz	x0, x0, #8, #32
  429754:	adrp	x2, 454000 <ferror@plt+0x50070>
  429758:	add	x2, x2, #0x130
  42975c:	add	x1, x2, w1, uxtb
  429760:	ldrb	w1, [x1, x0]
  429764:	mov	w0, #0x17                  	// #23
  429768:	movk	w0, #0x2000, lsl #16
  42976c:	lsr	w0, w0, w1
  429770:	eor	w0, w0, #0x1
  429774:	and	w0, w0, #0x1
  429778:	b	4296cc <ferror@plt+0x2573c>
  42977c:	mov	w1, w0
  429780:	mov	w0, #0xfaff                	// #64255
  429784:	movk	w0, #0x2, lsl #16
  429788:	cmp	w1, w0
  42978c:	b.hi	4297dc <ferror@plt+0x2584c>  // b.pmore
  429790:	lsr	w2, w1, #8
  429794:	adrp	x0, 444000 <ferror@plt+0x40070>
  429798:	add	x0, x0, #0x130
  42979c:	ldrsh	w0, [x0, x2, lsl #1]
  4297a0:	mov	w2, #0x270f                	// #9999
  4297a4:	cmp	w0, w2
  4297a8:	b.le	4297bc <ferror@plt+0x2582c>
  4297ac:	mov	w1, #0x2715                	// #10005
  4297b0:	cmp	w0, w1
  4297b4:	cset	w0, eq  // eq = none
  4297b8:	ret
  4297bc:	sbfiz	x0, x0, #8, #32
  4297c0:	adrp	x2, 454000 <ferror@plt+0x50070>
  4297c4:	add	x2, x2, #0x130
  4297c8:	add	x1, x2, w1, uxtb
  4297cc:	ldrb	w0, [x1, x0]
  4297d0:	cmp	w0, #0x5
  4297d4:	cset	w0, eq  // eq = none
  4297d8:	b	4297b8 <ferror@plt+0x25828>
  4297dc:	sub	w2, w1, #0xe0, lsl #12
  4297e0:	mov	w0, #0x0                   	// #0
  4297e4:	mov	w3, #0x2ffff               	// #196607
  4297e8:	cmp	w2, w3
  4297ec:	b.hi	4297b8 <ferror@plt+0x25828>  // b.pmore
  4297f0:	adrp	x0, 444000 <ferror@plt+0x40070>
  4297f4:	add	x0, x0, #0x130
  4297f8:	add	x0, x0, #0x5f8
  4297fc:	lsr	w2, w2, #8
  429800:	ldrsh	w0, [x0, x2, lsl #1]
  429804:	mov	w2, #0x270f                	// #9999
  429808:	cmp	w0, w2
  42980c:	b.le	429820 <ferror@plt+0x25890>
  429810:	mov	w1, #0x2715                	// #10005
  429814:	cmp	w0, w1
  429818:	cset	w0, eq  // eq = none
  42981c:	b	4297b8 <ferror@plt+0x25828>
  429820:	sbfiz	x0, x0, #8, #32
  429824:	adrp	x2, 454000 <ferror@plt+0x50070>
  429828:	add	x2, x2, #0x130
  42982c:	add	x1, x2, w1, uxtb
  429830:	ldrb	w0, [x1, x0]
  429834:	cmp	w0, #0x5
  429838:	cset	w0, eq  // eq = none
  42983c:	b	4297b8 <ferror@plt+0x25828>
  429840:	mov	w1, w0
  429844:	mov	w0, #0xfaff                	// #64255
  429848:	movk	w0, #0x2, lsl #16
  42984c:	cmp	w1, w0
  429850:	b.hi	4298b4 <ferror@plt+0x25924>  // b.pmore
  429854:	lsr	w2, w1, #8
  429858:	adrp	x0, 444000 <ferror@plt+0x40070>
  42985c:	add	x0, x0, #0x130
  429860:	ldrsh	w0, [x0, x2, lsl #1]
  429864:	mov	w2, #0x270f                	// #9999
  429868:	cmp	w0, w2
  42986c:	b.le	42988c <ferror@plt+0x258fc>
  429870:	sub	w1, w0, #0x2, lsl #12
  429874:	sub	w1, w1, #0x710
  429878:	mov	w0, #0x17                  	// #23
  42987c:	lsr	w0, w0, w1
  429880:	eor	w0, w0, #0x1
  429884:	and	w0, w0, #0x1
  429888:	ret
  42988c:	sbfiz	x0, x0, #8, #32
  429890:	adrp	x2, 454000 <ferror@plt+0x50070>
  429894:	add	x2, x2, #0x130
  429898:	add	x1, x2, w1, uxtb
  42989c:	ldrb	w1, [x1, x0]
  4298a0:	mov	w0, #0x17                  	// #23
  4298a4:	lsr	w0, w0, w1
  4298a8:	eor	w0, w0, #0x1
  4298ac:	and	w0, w0, #0x1
  4298b0:	b	429888 <ferror@plt+0x258f8>
  4298b4:	sub	w2, w1, #0xe0, lsl #12
  4298b8:	mov	w0, #0x0                   	// #0
  4298bc:	mov	w3, #0x2ffff               	// #196607
  4298c0:	cmp	w2, w3
  4298c4:	b.hi	429888 <ferror@plt+0x258f8>  // b.pmore
  4298c8:	adrp	x0, 444000 <ferror@plt+0x40070>
  4298cc:	add	x0, x0, #0x130
  4298d0:	add	x0, x0, #0x5f8
  4298d4:	lsr	w2, w2, #8
  4298d8:	ldrsh	w0, [x0, x2, lsl #1]
  4298dc:	mov	w2, #0x270f                	// #9999
  4298e0:	cmp	w0, w2
  4298e4:	b.le	429904 <ferror@plt+0x25974>
  4298e8:	sub	w1, w0, #0x2, lsl #12
  4298ec:	sub	w1, w1, #0x710
  4298f0:	mov	w0, #0x17                  	// #23
  4298f4:	lsr	w0, w0, w1
  4298f8:	eor	w0, w0, #0x1
  4298fc:	and	w0, w0, #0x1
  429900:	b	429888 <ferror@plt+0x258f8>
  429904:	sbfiz	x0, x0, #8, #32
  429908:	adrp	x2, 454000 <ferror@plt+0x50070>
  42990c:	add	x2, x2, #0x130
  429910:	add	x1, x2, w1, uxtb
  429914:	ldrb	w1, [x1, x0]
  429918:	mov	w0, #0x17                  	// #23
  42991c:	lsr	w0, w0, w1
  429920:	eor	w0, w0, #0x1
  429924:	and	w0, w0, #0x1
  429928:	b	429888 <ferror@plt+0x258f8>
  42992c:	mov	w1, w0
  429930:	mov	w0, #0xfaff                	// #64255
  429934:	movk	w0, #0x2, lsl #16
  429938:	cmp	w1, w0
  42993c:	b.hi	429998 <ferror@plt+0x25a08>  // b.pmore
  429940:	lsr	w2, w1, #8
  429944:	adrp	x0, 444000 <ferror@plt+0x40070>
  429948:	add	x0, x0, #0x130
  42994c:	ldrsh	w0, [x0, x2, lsl #1]
  429950:	mov	w2, #0x270f                	// #9999
  429954:	cmp	w0, w2
  429958:	b.le	429974 <ferror@plt+0x259e4>
  42995c:	sub	w1, w0, #0x2, lsl #12
  429960:	sub	w1, w1, #0x710
  429964:	mov	w0, #0x7ff0000             	// #134152192
  429968:	lsr	w0, w0, w1
  42996c:	and	w0, w0, #0x1
  429970:	ret
  429974:	sbfiz	x0, x0, #8, #32
  429978:	adrp	x2, 454000 <ferror@plt+0x50070>
  42997c:	add	x2, x2, #0x130
  429980:	add	x1, x2, w1, uxtb
  429984:	ldrb	w1, [x1, x0]
  429988:	mov	w0, #0x7ff0000             	// #134152192
  42998c:	lsr	w0, w0, w1
  429990:	and	w0, w0, #0x1
  429994:	b	429970 <ferror@plt+0x259e0>
  429998:	sub	w2, w1, #0xe0, lsl #12
  42999c:	mov	w0, #0x0                   	// #0
  4299a0:	mov	w3, #0x2ffff               	// #196607
  4299a4:	cmp	w2, w3
  4299a8:	b.hi	429970 <ferror@plt+0x259e0>  // b.pmore
  4299ac:	adrp	x0, 444000 <ferror@plt+0x40070>
  4299b0:	add	x0, x0, #0x130
  4299b4:	add	x0, x0, #0x5f8
  4299b8:	lsr	w2, w2, #8
  4299bc:	ldrsh	w0, [x0, x2, lsl #1]
  4299c0:	mov	w2, #0x270f                	// #9999
  4299c4:	cmp	w0, w2
  4299c8:	b.le	4299e4 <ferror@plt+0x25a54>
  4299cc:	sub	w1, w0, #0x2, lsl #12
  4299d0:	sub	w1, w1, #0x710
  4299d4:	mov	w0, #0x7ff0000             	// #134152192
  4299d8:	lsr	w0, w0, w1
  4299dc:	and	w0, w0, #0x1
  4299e0:	b	429970 <ferror@plt+0x259e0>
  4299e4:	sbfiz	x0, x0, #8, #32
  4299e8:	adrp	x2, 454000 <ferror@plt+0x50070>
  4299ec:	add	x2, x2, #0x130
  4299f0:	add	x1, x2, w1, uxtb
  4299f4:	ldrb	w1, [x1, x0]
  4299f8:	mov	w0, #0x7ff0000             	// #134152192
  4299fc:	lsr	w0, w0, w1
  429a00:	and	w0, w0, #0x1
  429a04:	b	429970 <ferror@plt+0x259e0>
  429a08:	mov	w1, w0
  429a0c:	cmp	w0, #0xa
  429a10:	b.hi	429a54 <ferror@plt+0x25ac4>  // b.pmore
  429a14:	mov	w0, #0x1                   	// #1
  429a18:	cmp	w1, #0x8
  429a1c:	b.hi	429a50 <ferror@plt+0x25ac0>  // b.pmore
  429a20:	lsr	w2, w1, #8
  429a24:	adrp	x0, 444000 <ferror@plt+0x40070>
  429a28:	add	x0, x0, #0x130
  429a2c:	ldrsh	w0, [x0, x2, lsl #1]
  429a30:	mov	w2, #0x270f                	// #9999
  429a34:	cmp	w0, w2
  429a38:	b.le	429ac0 <ferror@plt+0x25b30>
  429a3c:	sub	w1, w0, #0x2, lsl #12
  429a40:	sub	w1, w1, #0x710
  429a44:	mov	w0, #0x38000000            	// #939524096
  429a48:	lsr	w0, w0, w1
  429a4c:	and	w0, w0, #0x1
  429a50:	ret
  429a54:	sub	w2, w0, #0xc
  429a58:	mov	w0, #0x1                   	// #1
  429a5c:	cmp	w2, w0
  429a60:	b.ls	429a50 <ferror@plt+0x25ac0>  // b.plast
  429a64:	mov	w0, #0xfaff                	// #64255
  429a68:	movk	w0, #0x2, lsl #16
  429a6c:	cmp	w1, w0
  429a70:	b.ls	429a20 <ferror@plt+0x25a90>  // b.plast
  429a74:	sub	w2, w1, #0xe0, lsl #12
  429a78:	mov	w0, #0x0                   	// #0
  429a7c:	mov	w3, #0x2ffff               	// #196607
  429a80:	cmp	w2, w3
  429a84:	b.hi	429a50 <ferror@plt+0x25ac0>  // b.pmore
  429a88:	adrp	x0, 444000 <ferror@plt+0x40070>
  429a8c:	add	x0, x0, #0x130
  429a90:	add	x0, x0, #0x5f8
  429a94:	lsr	w2, w2, #8
  429a98:	ldrsh	w0, [x0, x2, lsl #1]
  429a9c:	mov	w2, #0x270f                	// #9999
  429aa0:	cmp	w0, w2
  429aa4:	b.le	429ae4 <ferror@plt+0x25b54>
  429aa8:	sub	w1, w0, #0x2, lsl #12
  429aac:	sub	w1, w1, #0x710
  429ab0:	mov	w0, #0x38000000            	// #939524096
  429ab4:	lsr	w0, w0, w1
  429ab8:	and	w0, w0, #0x1
  429abc:	b	429a50 <ferror@plt+0x25ac0>
  429ac0:	sbfiz	x0, x0, #8, #32
  429ac4:	adrp	x2, 454000 <ferror@plt+0x50070>
  429ac8:	add	x2, x2, #0x130
  429acc:	add	x1, x2, w1, uxtb
  429ad0:	ldrb	w1, [x1, x0]
  429ad4:	mov	w0, #0x38000000            	// #939524096
  429ad8:	lsr	w0, w0, w1
  429adc:	and	w0, w0, #0x1
  429ae0:	b	429a50 <ferror@plt+0x25ac0>
  429ae4:	sbfiz	x0, x0, #8, #32
  429ae8:	adrp	x2, 454000 <ferror@plt+0x50070>
  429aec:	add	x2, x2, #0x130
  429af0:	add	x1, x2, w1, uxtb
  429af4:	ldrb	w1, [x1, x0]
  429af8:	mov	w0, #0x38000000            	// #939524096
  429afc:	lsr	w0, w0, w1
  429b00:	and	w0, w0, #0x1
  429b04:	b	429a50 <ferror@plt+0x25ac0>
  429b08:	mov	w1, w0
  429b0c:	mov	w0, #0xfaff                	// #64255
  429b10:	movk	w0, #0x2, lsl #16
  429b14:	cmp	w1, w0
  429b18:	b.hi	429b74 <ferror@plt+0x25be4>  // b.pmore
  429b1c:	lsr	w2, w1, #8
  429b20:	adrp	x0, 444000 <ferror@plt+0x40070>
  429b24:	add	x0, x0, #0x130
  429b28:	ldrsh	w0, [x0, x2, lsl #1]
  429b2c:	mov	w2, #0x270f                	// #9999
  429b30:	cmp	w0, w2
  429b34:	b.le	429b50 <ferror@plt+0x25bc0>
  429b38:	sub	w1, w0, #0x2, lsl #12
  429b3c:	sub	w1, w1, #0x710
  429b40:	mov	w0, #0x1                   	// #1
  429b44:	lsl	w0, w0, w1
  429b48:	and	w0, w0, #0x1c00
  429b4c:	ret
  429b50:	sbfiz	x0, x0, #8, #32
  429b54:	adrp	x2, 454000 <ferror@plt+0x50070>
  429b58:	add	x2, x2, #0x130
  429b5c:	add	x1, x2, w1, uxtb
  429b60:	ldrb	w1, [x1, x0]
  429b64:	mov	w0, #0x1                   	// #1
  429b68:	lsl	w0, w0, w1
  429b6c:	and	w0, w0, #0x1c00
  429b70:	b	429b4c <ferror@plt+0x25bbc>
  429b74:	sub	w2, w1, #0xe0, lsl #12
  429b78:	mov	w0, #0x0                   	// #0
  429b7c:	mov	w3, #0x2ffff               	// #196607
  429b80:	cmp	w2, w3
  429b84:	b.hi	429b4c <ferror@plt+0x25bbc>  // b.pmore
  429b88:	adrp	x0, 444000 <ferror@plt+0x40070>
  429b8c:	add	x0, x0, #0x130
  429b90:	add	x0, x0, #0x5f8
  429b94:	lsr	w2, w2, #8
  429b98:	ldrsh	w0, [x0, x2, lsl #1]
  429b9c:	mov	w2, #0x270f                	// #9999
  429ba0:	cmp	w0, w2
  429ba4:	b.le	429bc0 <ferror@plt+0x25c30>
  429ba8:	sub	w1, w0, #0x2, lsl #12
  429bac:	sub	w1, w1, #0x710
  429bb0:	mov	w0, #0x1                   	// #1
  429bb4:	lsl	w0, w0, w1
  429bb8:	and	w0, w0, #0x1c00
  429bbc:	b	429b4c <ferror@plt+0x25bbc>
  429bc0:	sbfiz	x0, x0, #8, #32
  429bc4:	adrp	x2, 454000 <ferror@plt+0x50070>
  429bc8:	add	x2, x2, #0x130
  429bcc:	add	x1, x2, w1, uxtb
  429bd0:	ldrb	w1, [x1, x0]
  429bd4:	mov	w0, #0x1                   	// #1
  429bd8:	lsl	w0, w0, w1
  429bdc:	and	w0, w0, #0x1c00
  429be0:	b	429b4c <ferror@plt+0x25bbc>
  429be4:	mov	w1, w0
  429be8:	mov	w0, #0xfaff                	// #64255
  429bec:	movk	w0, #0x2, lsl #16
  429bf0:	cmp	w1, w0
  429bf4:	b.hi	429c44 <ferror@plt+0x25cb4>  // b.pmore
  429bf8:	lsr	w2, w1, #8
  429bfc:	adrp	x0, 444000 <ferror@plt+0x40070>
  429c00:	add	x0, x0, #0x130
  429c04:	ldrsh	w0, [x0, x2, lsl #1]
  429c08:	mov	w2, #0x270f                	// #9999
  429c0c:	cmp	w0, w2
  429c10:	b.le	429c24 <ferror@plt+0x25c94>
  429c14:	mov	w1, #0x2719                	// #10009
  429c18:	cmp	w0, w1
  429c1c:	cset	w0, eq  // eq = none
  429c20:	ret
  429c24:	sbfiz	x0, x0, #8, #32
  429c28:	adrp	x2, 454000 <ferror@plt+0x50070>
  429c2c:	add	x2, x2, #0x130
  429c30:	add	x1, x2, w1, uxtb
  429c34:	ldrb	w0, [x1, x0]
  429c38:	cmp	w0, #0x9
  429c3c:	cset	w0, eq  // eq = none
  429c40:	b	429c20 <ferror@plt+0x25c90>
  429c44:	sub	w2, w1, #0xe0, lsl #12
  429c48:	mov	w0, #0x0                   	// #0
  429c4c:	mov	w3, #0x2ffff               	// #196607
  429c50:	cmp	w2, w3
  429c54:	b.hi	429c20 <ferror@plt+0x25c90>  // b.pmore
  429c58:	adrp	x0, 444000 <ferror@plt+0x40070>
  429c5c:	add	x0, x0, #0x130
  429c60:	add	x0, x0, #0x5f8
  429c64:	lsr	w2, w2, #8
  429c68:	ldrsh	w0, [x0, x2, lsl #1]
  429c6c:	mov	w2, #0x270f                	// #9999
  429c70:	cmp	w0, w2
  429c74:	b.le	429c88 <ferror@plt+0x25cf8>
  429c78:	mov	w1, #0x2719                	// #10009
  429c7c:	cmp	w0, w1
  429c80:	cset	w0, eq  // eq = none
  429c84:	b	429c20 <ferror@plt+0x25c90>
  429c88:	sbfiz	x0, x0, #8, #32
  429c8c:	adrp	x2, 454000 <ferror@plt+0x50070>
  429c90:	add	x2, x2, #0x130
  429c94:	add	x1, x2, w1, uxtb
  429c98:	ldrb	w0, [x1, x0]
  429c9c:	cmp	w0, #0x9
  429ca0:	cset	w0, eq  // eq = none
  429ca4:	b	429c20 <ferror@plt+0x25c90>
  429ca8:	adrp	x3, 445000 <ferror@plt+0x41070>
  429cac:	add	x3, x3, #0x230
  429cb0:	sub	x1, x3, #0x70
  429cb4:	add	x3, x3, #0x104
  429cb8:	ldr	w2, [x1]
  429cbc:	cmp	w2, w0
  429cc0:	b.eq	429cd8 <ferror@plt+0x25d48>  // b.none
  429cc4:	add	x1, x1, #0xc
  429cc8:	cmp	x1, x3
  429ccc:	b.ne	429cb8 <ferror@plt+0x25d28>  // b.any
  429cd0:	mov	w0, #0x0                   	// #0
  429cd4:	b	429cdc <ferror@plt+0x25d4c>
  429cd8:	mov	w0, #0x1                   	// #1
  429cdc:	ret
  429ce0:	mov	w1, w0
  429ce4:	and	w0, w0, #0xffffffdf
  429ce8:	sub	w0, w0, #0x41
  429cec:	cmp	w0, #0x5
  429cf0:	b.ls	429db4 <ferror@plt+0x25e24>  // b.plast
  429cf4:	mov	w0, #0xfaff                	// #64255
  429cf8:	movk	w0, #0x2, lsl #16
  429cfc:	cmp	w1, w0
  429d00:	b.hi	429d50 <ferror@plt+0x25dc0>  // b.pmore
  429d04:	lsr	w2, w1, #8
  429d08:	adrp	x0, 444000 <ferror@plt+0x40070>
  429d0c:	add	x0, x0, #0x130
  429d10:	ldrsh	w0, [x0, x2, lsl #1]
  429d14:	mov	w2, #0x270f                	// #9999
  429d18:	cmp	w0, w2
  429d1c:	b.le	429d30 <ferror@plt+0x25da0>
  429d20:	mov	w1, #0x271d                	// #10013
  429d24:	cmp	w0, w1
  429d28:	cset	w0, eq  // eq = none
  429d2c:	b	429db8 <ferror@plt+0x25e28>
  429d30:	sbfiz	x0, x0, #8, #32
  429d34:	adrp	x2, 454000 <ferror@plt+0x50070>
  429d38:	add	x2, x2, #0x130
  429d3c:	add	x1, x2, w1, uxtb
  429d40:	ldrb	w0, [x1, x0]
  429d44:	cmp	w0, #0xd
  429d48:	cset	w0, eq  // eq = none
  429d4c:	b	429db8 <ferror@plt+0x25e28>
  429d50:	sub	w2, w1, #0xe0, lsl #12
  429d54:	mov	w0, #0x0                   	// #0
  429d58:	mov	w3, #0x2ffff               	// #196607
  429d5c:	cmp	w2, w3
  429d60:	b.hi	429db8 <ferror@plt+0x25e28>  // b.pmore
  429d64:	adrp	x0, 444000 <ferror@plt+0x40070>
  429d68:	add	x0, x0, #0x130
  429d6c:	add	x0, x0, #0x5f8
  429d70:	lsr	w2, w2, #8
  429d74:	ldrsh	w0, [x0, x2, lsl #1]
  429d78:	mov	w2, #0x270f                	// #9999
  429d7c:	cmp	w0, w2
  429d80:	b.le	429d94 <ferror@plt+0x25e04>
  429d84:	mov	w1, #0x271d                	// #10013
  429d88:	cmp	w0, w1
  429d8c:	cset	w0, eq  // eq = none
  429d90:	b	429db8 <ferror@plt+0x25e28>
  429d94:	sbfiz	x0, x0, #8, #32
  429d98:	adrp	x2, 454000 <ferror@plt+0x50070>
  429d9c:	add	x2, x2, #0x130
  429da0:	add	x1, x2, w1, uxtb
  429da4:	ldrb	w0, [x1, x0]
  429da8:	cmp	w0, #0xd
  429dac:	cset	w0, eq  // eq = none
  429db0:	b	429db8 <ferror@plt+0x25e28>
  429db4:	mov	w0, #0x1                   	// #1
  429db8:	ret
  429dbc:	mov	w1, w0
  429dc0:	mov	w0, #0xfaff                	// #64255
  429dc4:	movk	w0, #0x2, lsl #16
  429dc8:	cmp	w1, w0
  429dcc:	b.hi	429e30 <ferror@plt+0x25ea0>  // b.pmore
  429dd0:	lsr	w2, w1, #8
  429dd4:	adrp	x0, 444000 <ferror@plt+0x40070>
  429dd8:	add	x0, x0, #0x130
  429ddc:	ldrsh	w0, [x0, x2, lsl #1]
  429de0:	mov	w2, #0x270f                	// #9999
  429de4:	cmp	w0, w2
  429de8:	b.le	429e08 <ferror@plt+0x25e78>
  429dec:	sub	w1, w0, #0x2, lsl #12
  429df0:	sub	w1, w1, #0x710
  429df4:	mov	w0, #0x14                  	// #20
  429df8:	lsr	w0, w0, w1
  429dfc:	eor	w0, w0, #0x1
  429e00:	and	w0, w0, #0x1
  429e04:	ret
  429e08:	sbfiz	x0, x0, #8, #32
  429e0c:	adrp	x2, 454000 <ferror@plt+0x50070>
  429e10:	add	x2, x2, #0x130
  429e14:	add	x1, x2, w1, uxtb
  429e18:	ldrb	w1, [x1, x0]
  429e1c:	mov	w0, #0x14                  	// #20
  429e20:	lsr	w0, w0, w1
  429e24:	eor	w0, w0, #0x1
  429e28:	and	w0, w0, #0x1
  429e2c:	b	429e04 <ferror@plt+0x25e74>
  429e30:	sub	w2, w1, #0xe0, lsl #12
  429e34:	mov	w0, #0x0                   	// #0
  429e38:	mov	w3, #0x2ffff               	// #196607
  429e3c:	cmp	w2, w3
  429e40:	b.hi	429e04 <ferror@plt+0x25e74>  // b.pmore
  429e44:	adrp	x0, 444000 <ferror@plt+0x40070>
  429e48:	add	x0, x0, #0x130
  429e4c:	add	x0, x0, #0x5f8
  429e50:	lsr	w2, w2, #8
  429e54:	ldrsh	w0, [x0, x2, lsl #1]
  429e58:	mov	w2, #0x270f                	// #9999
  429e5c:	cmp	w0, w2
  429e60:	b.le	429e80 <ferror@plt+0x25ef0>
  429e64:	sub	w1, w0, #0x2, lsl #12
  429e68:	sub	w1, w1, #0x710
  429e6c:	mov	w0, #0x14                  	// #20
  429e70:	lsr	w0, w0, w1
  429e74:	eor	w0, w0, #0x1
  429e78:	and	w0, w0, #0x1
  429e7c:	b	429e04 <ferror@plt+0x25e74>
  429e80:	sbfiz	x0, x0, #8, #32
  429e84:	adrp	x2, 454000 <ferror@plt+0x50070>
  429e88:	add	x2, x2, #0x130
  429e8c:	add	x1, x2, w1, uxtb
  429e90:	ldrb	w1, [x1, x0]
  429e94:	mov	w0, #0x14                  	// #20
  429e98:	lsr	w0, w0, w1
  429e9c:	eor	w0, w0, #0x1
  429ea0:	and	w0, w0, #0x1
  429ea4:	b	429e04 <ferror@plt+0x25e74>
  429ea8:	cmp	w0, #0xad
  429eac:	b.eq	429f8c <ferror@plt+0x25ffc>  // b.none
  429eb0:	mov	w1, #0xfaff                	// #64255
  429eb4:	movk	w1, #0x2, lsl #16
  429eb8:	cmp	w0, w1
  429ebc:	b.hi	429f20 <ferror@plt+0x25f90>  // b.pmore
  429ec0:	lsr	w2, w0, #8
  429ec4:	adrp	x1, 444000 <ferror@plt+0x40070>
  429ec8:	add	x1, x1, #0x130
  429ecc:	ldrsh	w1, [x1, x2, lsl #1]
  429ed0:	mov	w2, #0x270f                	// #9999
  429ed4:	cmp	w1, w2
  429ed8:	b.le	429efc <ferror@plt+0x25f6c>
  429edc:	sub	w2, w1, #0x2, lsl #12
  429ee0:	sub	w2, w2, #0x710
  429ee4:	mov	w1, #0x1802                	// #6146
  429ee8:	lsr	w1, w1, w2
  429eec:	and	w1, w1, #0x1
  429ef0:	cbz	w1, 429f94 <ferror@plt+0x26004>
  429ef4:	mov	w0, #0x1                   	// #1
  429ef8:	b	429fac <ferror@plt+0x2601c>
  429efc:	sbfiz	x1, x1, #8, #32
  429f00:	adrp	x2, 454000 <ferror@plt+0x50070>
  429f04:	add	x2, x2, #0x130
  429f08:	add	x2, x2, w0, uxtb
  429f0c:	ldrb	w2, [x2, x1]
  429f10:	mov	w1, #0x1802                	// #6146
  429f14:	lsr	w1, w1, w2
  429f18:	and	w1, w1, #0x1
  429f1c:	b	429ef0 <ferror@plt+0x25f60>
  429f20:	sub	w1, w0, #0xe0, lsl #12
  429f24:	mov	w2, #0x2ffff               	// #196607
  429f28:	cmp	w1, w2
  429f2c:	b.hi	429f94 <ferror@plt+0x26004>  // b.pmore
  429f30:	adrp	x2, 444000 <ferror@plt+0x40070>
  429f34:	add	x2, x2, #0x130
  429f38:	add	x2, x2, #0x5f8
  429f3c:	lsr	w1, w1, #8
  429f40:	ldrsh	w1, [x2, x1, lsl #1]
  429f44:	mov	w2, #0x270f                	// #9999
  429f48:	cmp	w1, w2
  429f4c:	b.le	429f68 <ferror@plt+0x25fd8>
  429f50:	sub	w2, w1, #0x2, lsl #12
  429f54:	sub	w2, w2, #0x710
  429f58:	mov	w1, #0x1802                	// #6146
  429f5c:	lsr	w1, w1, w2
  429f60:	and	w1, w1, #0x1
  429f64:	b	429ef0 <ferror@plt+0x25f60>
  429f68:	sbfiz	x1, x1, #8, #32
  429f6c:	adrp	x2, 454000 <ferror@plt+0x50070>
  429f70:	add	x2, x2, #0x130
  429f74:	add	x2, x2, w0, uxtb
  429f78:	ldrb	w2, [x2, x1]
  429f7c:	mov	w1, #0x1802                	// #6146
  429f80:	lsr	w1, w1, w2
  429f84:	and	w1, w1, #0x1
  429f88:	b	429ef0 <ferror@plt+0x25f60>
  429f8c:	mov	w0, #0x0                   	// #0
  429f90:	b	429fac <ferror@plt+0x2601c>
  429f94:	sub	w1, w0, #0x1, lsl #12
  429f98:	sub	w1, w1, #0x160
  429f9c:	cmp	w1, #0x9f
  429fa0:	mov	w1, #0x200b                	// #8203
  429fa4:	ccmp	w0, w1, #0x4, hi  // hi = pmore
  429fa8:	cset	w0, eq  // eq = none
  429fac:	ret
  429fb0:	mov	x4, #0x23                  	// #35
  429fb4:	mov	x3, #0x0                   	// #0
  429fb8:	adrp	x5, 445000 <ferror@plt+0x41070>
  429fbc:	add	x5, x5, #0x230
  429fc0:	add	x5, x5, #0x108
  429fc4:	b	429fcc <ferror@plt+0x2603c>
  429fc8:	mov	x4, x1
  429fcc:	cmp	x4, x3
  429fd0:	b.ls	42a004 <ferror@plt+0x26074>  // b.plast
  429fd4:	add	x1, x4, x3
  429fd8:	lsr	x1, x1, #1
  429fdc:	lsl	x2, x1, #3
  429fe0:	add	x6, x5, x2
  429fe4:	ldr	w2, [x5, x2]
  429fe8:	cmp	w0, w2
  429fec:	b.cc	429fc8 <ferror@plt+0x26038>  // b.lo, b.ul, b.last
  429ff0:	ldr	w2, [x6, #4]
  429ff4:	cmp	w0, w2
  429ff8:	b.ls	42a008 <ferror@plt+0x26078>  // b.plast
  429ffc:	add	x3, x1, #0x1
  42a000:	b	429fcc <ferror@plt+0x2603c>
  42a004:	mov	x6, #0x0                   	// #0
  42a008:	cmp	x6, #0x0
  42a00c:	cset	w0, ne  // ne = any
  42a010:	ret
  42a014:	stp	x29, x30, [sp, #-32]!
  42a018:	mov	x29, sp
  42a01c:	str	x19, [sp, #16]
  42a020:	mov	w19, w0
  42a024:	bl	429fb0 <ferror@plt+0x26020>
  42a028:	cbnz	w0, 42a098 <ferror@plt+0x26108>
  42a02c:	mov	x4, #0xad                  	// #173
  42a030:	mov	x3, #0x0                   	// #0
  42a034:	adrp	x5, 445000 <ferror@plt+0x41070>
  42a038:	add	x5, x5, #0x230
  42a03c:	add	x5, x5, #0x220
  42a040:	b	42a048 <ferror@plt+0x260b8>
  42a044:	mov	x4, x1
  42a048:	cmp	x3, x4
  42a04c:	b.cs	42a080 <ferror@plt+0x260f0>  // b.hs, b.nlast
  42a050:	add	x1, x3, x4
  42a054:	lsr	x1, x1, #1
  42a058:	lsl	x2, x1, #3
  42a05c:	add	x6, x5, x2
  42a060:	ldr	w0, [x5, x2]
  42a064:	cmp	w19, w0
  42a068:	b.cc	42a044 <ferror@plt+0x260b4>  // b.lo, b.ul, b.last
  42a06c:	ldr	w0, [x6, #4]
  42a070:	cmp	w19, w0
  42a074:	b.ls	42a084 <ferror@plt+0x260f4>  // b.plast
  42a078:	add	x3, x1, #0x1
  42a07c:	b	42a048 <ferror@plt+0x260b8>
  42a080:	mov	x6, #0x0                   	// #0
  42a084:	cmp	x6, #0x0
  42a088:	cset	w0, ne  // ne = any
  42a08c:	ldr	x19, [sp, #16]
  42a090:	ldp	x29, x30, [sp], #32
  42a094:	ret
  42a098:	mov	w0, #0x1                   	// #1
  42a09c:	b	42a08c <ferror@plt+0x260fc>
  42a0a0:	stp	x29, x30, [sp, #-32]!
  42a0a4:	mov	x29, sp
  42a0a8:	str	x19, [sp, #16]
  42a0ac:	mov	w19, w0
  42a0b0:	mov	w0, #0xfaff                	// #64255
  42a0b4:	movk	w0, #0x2, lsl #16
  42a0b8:	cmp	w19, w0
  42a0bc:	b.hi	42a120 <ferror@plt+0x26190>  // b.pmore
  42a0c0:	lsr	w2, w19, #8
  42a0c4:	lsr	w1, w19, #8
  42a0c8:	adrp	x0, 444000 <ferror@plt+0x40070>
  42a0cc:	add	x0, x0, #0x130
  42a0d0:	ldrsh	w0, [x0, x1, lsl #1]
  42a0d4:	mov	w1, #0x270f                	// #9999
  42a0d8:	cmp	w0, w1
  42a0dc:	b.le	42a108 <ferror@plt+0x26178>
  42a0e0:	sub	w0, w0, #0x2, lsl #12
  42a0e4:	sub	w0, w0, #0x710
  42a0e8:	cmp	w0, #0x5
  42a0ec:	b.eq	42a208 <ferror@plt+0x26278>  // b.none
  42a0f0:	cmp	w0, #0x8
  42a0f4:	b.eq	42a1b4 <ferror@plt+0x26224>  // b.none
  42a0f8:	mov	w0, w19
  42a0fc:	ldr	x19, [sp, #16]
  42a100:	ldp	x29, x30, [sp], #32
  42a104:	ret
  42a108:	sbfiz	x0, x0, #8, #32
  42a10c:	adrp	x1, 454000 <ferror@plt+0x50070>
  42a110:	add	x1, x1, #0x130
  42a114:	add	x1, x1, w19, uxtb
  42a118:	ldrb	w0, [x1, x0]
  42a11c:	b	42a0e8 <ferror@plt+0x26158>
  42a120:	sub	w0, w19, #0xe0, lsl #12
  42a124:	mov	w1, #0x2ffff               	// #196607
  42a128:	cmp	w0, w1
  42a12c:	b.hi	42a0f8 <ferror@plt+0x26168>  // b.pmore
  42a130:	adrp	x1, 444000 <ferror@plt+0x40070>
  42a134:	add	x1, x1, #0x130
  42a138:	add	x1, x1, #0x5f8
  42a13c:	lsr	w0, w0, #8
  42a140:	ldrsh	w0, [x1, x0, lsl #1]
  42a144:	mov	w1, #0x270f                	// #9999
  42a148:	cmp	w0, w1
  42a14c:	b.le	42a19c <ferror@plt+0x2620c>
  42a150:	sub	w0, w0, #0x2, lsl #12
  42a154:	sub	w0, w0, #0x710
  42a158:	cmp	w0, #0x5
  42a15c:	b.ne	42a0f0 <ferror@plt+0x26160>  // b.any
  42a160:	lsr	w1, w19, #8
  42a164:	adrp	x0, 445000 <ferror@plt+0x41070>
  42a168:	add	x0, x0, #0x230
  42a16c:	add	x0, x0, #0xd80
  42a170:	sub	w2, w1, #0xe00
  42a174:	ldrsh	w2, [x0, x2, lsl #1]
  42a178:	mov	w0, #0x2710                	// #10000
  42a17c:	cmp	w2, w0
  42a180:	b.eq	42a0f8 <ferror@plt+0x26168>  // b.none
  42a184:	adrp	x0, 445000 <ferror@plt+0x41070>
  42a188:	add	x0, x0, #0x230
  42a18c:	add	x0, x0, #0xd80
  42a190:	sub	w1, w1, #0xe00
  42a194:	ldrsh	w0, [x0, x1, lsl #1]
  42a198:	b	42a23c <ferror@plt+0x262ac>
  42a19c:	sbfiz	x0, x0, #8, #32
  42a1a0:	adrp	x1, 454000 <ferror@plt+0x50070>
  42a1a4:	add	x1, x1, #0x130
  42a1a8:	add	x1, x1, w19, uxtb
  42a1ac:	ldrb	w0, [x1, x0]
  42a1b0:	b	42a158 <ferror@plt+0x261c8>
  42a1b4:	adrp	x1, 445000 <ferror@plt+0x41070>
  42a1b8:	add	x1, x1, #0x230
  42a1bc:	sub	x1, x1, #0x70
  42a1c0:	mov	w0, #0x0                   	// #0
  42a1c4:	ldr	w2, [x1]
  42a1c8:	cmp	w2, w19
  42a1cc:	b.eq	42a1e4 <ferror@plt+0x26254>  // b.none
  42a1d0:	add	w0, w0, #0x1
  42a1d4:	add	x1, x1, #0xc
  42a1d8:	cmp	w0, #0x1f
  42a1dc:	b.ne	42a1c4 <ferror@plt+0x26234>  // b.any
  42a1e0:	b	42a0f8 <ferror@plt+0x26168>
  42a1e4:	ubfiz	x1, x0, #1, #32
  42a1e8:	add	x0, x1, w0, uxtw
  42a1ec:	adrp	x1, 445000 <ferror@plt+0x41070>
  42a1f0:	add	x1, x1, #0x230
  42a1f4:	add	x0, x1, x0, lsl #2
  42a1f8:	ldur	w0, [x0, #-108]
  42a1fc:	cmp	w0, #0x0
  42a200:	csel	w19, w19, w0, eq  // eq = none
  42a204:	b	42a0f8 <ferror@plt+0x26168>
  42a208:	adrp	x0, 445000 <ferror@plt+0x41070>
  42a20c:	add	x0, x0, #0x230
  42a210:	add	x0, x0, #0x788
  42a214:	mov	w1, w2
  42a218:	ldrsh	w1, [x0, x1, lsl #1]
  42a21c:	mov	w0, #0x2710                	// #10000
  42a220:	cmp	w1, w0
  42a224:	b.eq	42a0f8 <ferror@plt+0x26168>  // b.none
  42a228:	adrp	x0, 445000 <ferror@plt+0x41070>
  42a22c:	add	x0, x0, #0x230
  42a230:	add	x0, x0, #0x788
  42a234:	mov	w2, w2
  42a238:	ldrsh	w0, [x0, x2, lsl #1]
  42a23c:	sbfiz	x0, x0, #8, #32
  42a240:	add	x0, x0, w19, uxtb
  42a244:	adrp	x1, 449000 <ferror@plt+0x45070>
  42a248:	add	x1, x1, #0xd30
  42a24c:	ldr	w0, [x1, x0, lsl #2]
  42a250:	mov	w1, #0xffffff              	// #16777215
  42a254:	cmp	w0, w1
  42a258:	b.ls	42a278 <ferror@plt+0x262e8>  // b.plast
  42a25c:	adrp	x1, 444000 <ferror@plt+0x40070>
  42a260:	add	x1, x1, #0x130
  42a264:	add	x1, x1, #0xbf8
  42a268:	mov	x2, #0xffffffffff000000    	// #-16777216
  42a26c:	add	x0, x2, w0, uxtw
  42a270:	add	x0, x1, x0
  42a274:	bl	42b810 <ferror@plt+0x27880>
  42a278:	cmp	w0, #0x0
  42a27c:	csel	w19, w19, w0, eq  // eq = none
  42a280:	b	42a0f8 <ferror@plt+0x26168>
  42a284:	stp	x29, x30, [sp, #-192]!
  42a288:	mov	x29, sp
  42a28c:	stp	x19, x20, [sp, #16]
  42a290:	stp	x21, x22, [sp, #32]
  42a294:	stp	x23, x24, [sp, #48]
  42a298:	stp	x25, x26, [sp, #64]
  42a29c:	stp	x27, x28, [sp, #80]
  42a2a0:	mov	x26, x0
  42a2a4:	mov	x23, x1
  42a2a8:	mov	x22, x2
  42a2ac:	mov	w24, w3
  42a2b0:	str	x0, [sp, #184]
  42a2b4:	mov	w28, #0x0                   	// #0
  42a2b8:	mov	x21, #0x0                   	// #0
  42a2bc:	mov	w25, #0xfaff                	// #64255
  42a2c0:	movk	w25, #0x2, lsl #16
  42a2c4:	adrp	x27, 445000 <ferror@plt+0x41070>
  42a2c8:	add	x27, x27, #0x230
  42a2cc:	sub	x0, x27, #0x70
  42a2d0:	str	x0, [sp, #104]
  42a2d4:	b	42a330 <ferror@plt+0x263a0>
  42a2d8:	sbfiz	x2, x2, #8, #32
  42a2dc:	adrp	x1, 454000 <ferror@plt+0x50070>
  42a2e0:	add	x1, x1, #0x130
  42a2e4:	add	x1, x1, w0, uxtb
  42a2e8:	ldrb	w2, [x1, x2]
  42a2ec:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42a2f0:	ldr	x1, [x1, #3824]
  42a2f4:	and	x19, x19, #0xff
  42a2f8:	ldrb	w3, [x1, x19]
  42a2fc:	add	x3, x20, x3
  42a300:	str	x3, [sp, #184]
  42a304:	cmp	w24, #0x2
  42a308:	b.eq	42a430 <ferror@plt+0x264a0>  // b.none
  42a30c:	cmp	w0, #0x69
  42a310:	ccmp	w24, #0x1, #0x0, eq  // eq = none
  42a314:	b.ne	42a3e4 <ferror@plt+0x26454>  // b.any
  42a318:	add	x1, x22, x21
  42a31c:	cmp	x22, #0x0
  42a320:	csel	x1, x1, x22, ne  // ne = any
  42a324:	mov	w0, #0x130                 	// #304
  42a328:	bl	42ba98 <ferror@plt+0x27b08>
  42a32c:	add	x21, x21, w0, sxtw
  42a330:	tbnz	x23, #63, 42a344 <ferror@plt+0x263b4>
  42a334:	add	x0, x26, x23
  42a338:	ldr	x1, [sp, #184]
  42a33c:	cmp	x1, x0
  42a340:	b.cs	42a618 <ferror@plt+0x26688>  // b.hs, b.nlast
  42a344:	ldr	x20, [sp, #184]
  42a348:	ldrb	w19, [x20]
  42a34c:	cbz	w19, 42a618 <ferror@plt+0x26688>
  42a350:	mov	x0, x20
  42a354:	bl	42b810 <ferror@plt+0x27880>
  42a358:	cmp	w0, w25
  42a35c:	b.hi	42a388 <ferror@plt+0x263f8>  // b.pmore
  42a360:	lsr	w2, w0, #8
  42a364:	adrp	x1, 444000 <ferror@plt+0x40070>
  42a368:	add	x1, x1, #0x130
  42a36c:	ldrsh	w2, [x1, x2, lsl #1]
  42a370:	mov	w1, #0x270f                	// #9999
  42a374:	cmp	w2, w1
  42a378:	b.le	42a2d8 <ferror@plt+0x26348>
  42a37c:	sub	w2, w2, #0x2, lsl #12
  42a380:	sub	w2, w2, #0x710
  42a384:	b	42a2ec <ferror@plt+0x2635c>
  42a388:	sub	w1, w0, #0xe0, lsl #12
  42a38c:	mov	w2, #0x2                   	// #2
  42a390:	mov	w3, #0x2ffff               	// #196607
  42a394:	cmp	w1, w3
  42a398:	b.hi	42a3c4 <ferror@plt+0x26434>  // b.pmore
  42a39c:	adrp	x2, 444000 <ferror@plt+0x40070>
  42a3a0:	add	x2, x2, #0x130
  42a3a4:	add	x2, x2, #0x5f8
  42a3a8:	lsr	w1, w1, #8
  42a3ac:	ldrsh	w2, [x2, x1, lsl #1]
  42a3b0:	mov	w1, #0x270f                	// #9999
  42a3b4:	cmp	w2, w1
  42a3b8:	b.le	42a418 <ferror@plt+0x26488>
  42a3bc:	sub	w2, w2, #0x2, lsl #12
  42a3c0:	sub	w2, w2, #0x710
  42a3c4:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42a3c8:	ldr	x1, [x1, #3824]
  42a3cc:	and	x19, x19, #0xff
  42a3d0:	ldrb	w3, [x1, x19]
  42a3d4:	add	x3, x20, x3
  42a3d8:	str	x3, [sp, #184]
  42a3dc:	cmp	w24, #0x2
  42a3e0:	b.eq	42a5b0 <ferror@plt+0x26620>  // b.none
  42a3e4:	cmp	w0, #0x345
  42a3e8:	b.ne	42a5b4 <ferror@plt+0x26624>  // b.any
  42a3ec:	cbz	x22, 42a52c <ferror@plt+0x2659c>
  42a3f0:	mov	w2, #0x0                   	// #0
  42a3f4:	add	x1, x22, x21
  42a3f8:	add	x0, sp, #0xb8
  42a3fc:	bl	429100 <ferror@plt+0x25170>
  42a400:	add	x21, x21, w0, sxtw
  42a404:	add	x1, x22, x21
  42a408:	mov	w0, #0x399                 	// #921
  42a40c:	bl	42ba98 <ferror@plt+0x27b08>
  42a410:	add	x21, x21, w0, sxtw
  42a414:	b	42a330 <ferror@plt+0x263a0>
  42a418:	sbfiz	x2, x2, #8, #32
  42a41c:	adrp	x1, 454000 <ferror@plt+0x50070>
  42a420:	add	x1, x1, #0x130
  42a424:	add	x1, x1, w0, uxtb
  42a428:	ldrb	w2, [x1, x2]
  42a42c:	b	42a3c4 <ferror@plt+0x26434>
  42a430:	cmp	w0, #0x69
  42a434:	b.ne	42a46c <ferror@plt+0x264dc>  // b.any
  42a438:	mov	w3, #0x120                 	// #288
  42a43c:	lsr	w3, w3, w2
  42a440:	mov	w28, #0x1                   	// #1
  42a444:	tbnz	w3, #0, 42a548 <ferror@plt+0x265b8>
  42a448:	ldrb	w0, [x20]
  42a44c:	ldrb	w19, [x1, x0]
  42a450:	cbz	x22, 42a464 <ferror@plt+0x264d4>
  42a454:	mov	x2, x19
  42a458:	mov	x1, x20
  42a45c:	add	x0, x22, x21
  42a460:	bl	403460 <memcpy@plt>
  42a464:	add	x21, x21, x19
  42a468:	b	42a330 <ferror@plt+0x263a0>
  42a46c:	cbz	w28, 42a3e4 <ferror@plt+0x26454>
  42a470:	mov	x3, #0x12                  	// #18
  42a474:	add	x2, sp, #0x70
  42a478:	mov	w1, #0x0                   	// #0
  42a47c:	bl	42df80 <ferror@plt+0x29ff0>
  42a480:	cbz	x0, 42a4c8 <ferror@plt+0x26538>
  42a484:	add	x19, sp, #0x70
  42a488:	add	x20, x19, x0, lsl #2
  42a48c:	mov	x28, x22
  42a490:	b	42a4b8 <ferror@plt+0x26528>
  42a494:	bl	42a0a0 <ferror@plt+0x26110>
  42a498:	add	x1, x22, x21
  42a49c:	cmp	x22, #0x0
  42a4a0:	csel	x1, x1, x28, ne  // ne = any
  42a4a4:	bl	42ba98 <ferror@plt+0x27b08>
  42a4a8:	add	x21, x21, w0, sxtw
  42a4ac:	add	x19, x19, #0x4
  42a4b0:	cmp	x19, x20
  42a4b4:	b.eq	42a4c8 <ferror@plt+0x26538>  // b.none
  42a4b8:	ldr	w0, [x19]
  42a4bc:	cmp	w0, #0x307
  42a4c0:	b.ne	42a494 <ferror@plt+0x26504>  // b.any
  42a4c4:	b	42a4ac <ferror@plt+0x2651c>
  42a4c8:	add	x1, x22, x21
  42a4cc:	cmp	x22, #0x0
  42a4d0:	mov	w2, #0x1                   	// #1
  42a4d4:	csel	x1, x1, x22, ne  // ne = any
  42a4d8:	add	x0, sp, #0xb8
  42a4dc:	bl	429100 <ferror@plt+0x25170>
  42a4e0:	add	x21, x21, w0, sxtw
  42a4e4:	mov	w28, #0x1                   	// #1
  42a4e8:	b	42a330 <ferror@plt+0x263a0>
  42a4ec:	cmp	w2, #0x8
  42a4f0:	b.eq	42a5f0 <ferror@plt+0x26660>  // b.none
  42a4f4:	cmp	w1, #0x0
  42a4f8:	csel	w0, w0, w1, eq  // eq = none
  42a4fc:	add	x1, x22, x21
  42a500:	cmp	x22, #0x0
  42a504:	csel	x1, x1, x22, ne  // ne = any
  42a508:	bl	42ba98 <ferror@plt+0x27b08>
  42a50c:	add	x21, x21, w0, sxtw
  42a510:	b	42a330 <ferror@plt+0x263a0>
  42a514:	ubfiz	x1, x2, #1, #32
  42a518:	add	x1, x1, w2, uxtw
  42a51c:	ldr	x2, [sp, #104]
  42a520:	add	x1, x2, x1, lsl #2
  42a524:	ldr	w1, [x1, #4]
  42a528:	b	42a4f4 <ferror@plt+0x26564>
  42a52c:	mov	w2, #0x0                   	// #0
  42a530:	mov	x1, #0x0                   	// #0
  42a534:	add	x0, sp, #0xb8
  42a538:	bl	429100 <ferror@plt+0x25170>
  42a53c:	add	x21, x21, w0, sxtw
  42a540:	mov	x1, x22
  42a544:	b	42a408 <ferror@plt+0x26478>
  42a548:	lsr	w1, w0, #8
  42a54c:	mov	w28, #0x1                   	// #1
  42a550:	add	x3, x27, #0x788
  42a554:	mov	w1, w1
  42a558:	ldrsh	w1, [x3, x1, lsl #1]
  42a55c:	mov	w3, #0x2710                	// #10000
  42a560:	cmp	w1, w3
  42a564:	b.eq	42a5e4 <ferror@plt+0x26654>  // b.none
  42a568:	sbfiz	x1, x1, #8, #32
  42a56c:	add	x1, x1, w0, uxtb
  42a570:	adrp	x3, 449000 <ferror@plt+0x45070>
  42a574:	add	x3, x3, #0xd30
  42a578:	ldr	w1, [x3, x1, lsl #2]
  42a57c:	mov	w3, #0xffffff              	// #16777215
  42a580:	cmp	w1, w3
  42a584:	b.ls	42a4ec <ferror@plt+0x2655c>  // b.plast
  42a588:	add	x0, x22, x21
  42a58c:	cmp	x22, #0x0
  42a590:	csel	x0, x0, x22, ne  // ne = any
  42a594:	cmp	w2, #0x5
  42a598:	cset	w3, ne  // ne = any
  42a59c:	mov	w4, #0xff000000            	// #-16777216
  42a5a0:	add	w1, w1, w4
  42a5a4:	bl	4292b0 <ferror@plt+0x25320>
  42a5a8:	add	x21, x21, w0, sxtw
  42a5ac:	b	42a330 <ferror@plt+0x263a0>
  42a5b0:	cbnz	w28, 42a470 <ferror@plt+0x264e0>
  42a5b4:	mov	w3, #0x120                 	// #288
  42a5b8:	lsr	w3, w3, w2
  42a5bc:	tbz	w3, #0, 42a448 <ferror@plt+0x264b8>
  42a5c0:	lsr	w1, w0, #8
  42a5c4:	cmp	w1, #0x2fa
  42a5c8:	b.ls	42a550 <ferror@plt+0x265c0>  // b.plast
  42a5cc:	add	x3, x27, #0xd80
  42a5d0:	sub	w1, w1, #0xe00
  42a5d4:	ldrsh	w1, [x3, x1, lsl #1]
  42a5d8:	mov	w3, #0x2710                	// #10000
  42a5dc:	cmp	w1, w3
  42a5e0:	b.ne	42a568 <ferror@plt+0x265d8>  // b.any
  42a5e4:	cmp	w2, #0x8
  42a5e8:	b.ne	42a4fc <ferror@plt+0x2656c>  // b.any
  42a5ec:	mov	w1, #0x0                   	// #0
  42a5f0:	sub	x3, x27, #0x70
  42a5f4:	mov	w2, #0x0                   	// #0
  42a5f8:	ldr	w4, [x3]
  42a5fc:	cmp	w4, w0
  42a600:	b.eq	42a514 <ferror@plt+0x26584>  // b.none
  42a604:	add	w2, w2, #0x1
  42a608:	add	x3, x3, #0xc
  42a60c:	cmp	w2, #0x1f
  42a610:	b.ne	42a5f8 <ferror@plt+0x26668>  // b.any
  42a614:	b	42a4f4 <ferror@plt+0x26564>
  42a618:	mov	x0, x21
  42a61c:	ldp	x19, x20, [sp, #16]
  42a620:	ldp	x21, x22, [sp, #32]
  42a624:	ldp	x23, x24, [sp, #48]
  42a628:	ldp	x25, x26, [sp, #64]
  42a62c:	ldp	x27, x28, [sp, #80]
  42a630:	ldp	x29, x30, [sp], #192
  42a634:	ret
  42a638:	mov	w1, #0xfaff                	// #64255
  42a63c:	movk	w1, #0x2, lsl #16
  42a640:	cmp	w0, w1
  42a644:	b.hi	42a6c8 <ferror@plt+0x26738>  // b.pmore
  42a648:	lsr	w3, w0, #8
  42a64c:	lsr	w2, w0, #8
  42a650:	adrp	x1, 444000 <ferror@plt+0x40070>
  42a654:	add	x1, x1, #0x130
  42a658:	ldrsh	w1, [x1, x2, lsl #1]
  42a65c:	mov	w2, #0x270f                	// #9999
  42a660:	cmp	w1, w2
  42a664:	b.le	42a6b0 <ferror@plt+0x26720>
  42a668:	sub	w1, w1, #0x2, lsl #12
  42a66c:	sub	w1, w1, #0x710
  42a670:	cmp	w1, #0x9
  42a674:	b.eq	42a784 <ferror@plt+0x267f4>  // b.none
  42a678:	cmp	w1, #0x8
  42a67c:	b.ne	42a80c <ferror@plt+0x2687c>  // b.any
  42a680:	adrp	x1, 445000 <ferror@plt+0x41070>
  42a684:	add	x1, x1, #0x230
  42a688:	sub	x1, x1, #0x70
  42a68c:	mov	w2, #0x0                   	// #0
  42a690:	ldr	w3, [x1]
  42a694:	cmp	w3, w0
  42a698:	b.eq	42a768 <ferror@plt+0x267d8>  // b.none
  42a69c:	add	w2, w2, #0x1
  42a6a0:	add	x1, x1, #0xc
  42a6a4:	cmp	w2, #0x1f
  42a6a8:	b.ne	42a690 <ferror@plt+0x26700>  // b.any
  42a6ac:	ret
  42a6b0:	sbfiz	x1, x1, #8, #32
  42a6b4:	adrp	x2, 454000 <ferror@plt+0x50070>
  42a6b8:	add	x2, x2, #0x130
  42a6bc:	add	x2, x2, w0, uxtb
  42a6c0:	ldrb	w1, [x2, x1]
  42a6c4:	b	42a670 <ferror@plt+0x266e0>
  42a6c8:	sub	w1, w0, #0xe0, lsl #12
  42a6cc:	mov	w2, #0x2ffff               	// #196607
  42a6d0:	cmp	w1, w2
  42a6d4:	b.hi	42a80c <ferror@plt+0x2687c>  // b.pmore
  42a6d8:	adrp	x2, 444000 <ferror@plt+0x40070>
  42a6dc:	add	x2, x2, #0x130
  42a6e0:	add	x2, x2, #0x5f8
  42a6e4:	lsr	w1, w1, #8
  42a6e8:	ldrsh	w1, [x2, x1, lsl #1]
  42a6ec:	mov	w2, #0x270f                	// #9999
  42a6f0:	cmp	w1, w2
  42a6f4:	b.le	42a744 <ferror@plt+0x267b4>
  42a6f8:	sub	w1, w1, #0x2, lsl #12
  42a6fc:	sub	w1, w1, #0x710
  42a700:	cmp	w1, #0x9
  42a704:	b.ne	42a678 <ferror@plt+0x266e8>  // b.any
  42a708:	lsr	w2, w0, #8
  42a70c:	adrp	x1, 445000 <ferror@plt+0x41070>
  42a710:	add	x1, x1, #0x230
  42a714:	add	x1, x1, #0xd80
  42a718:	sub	w3, w2, #0xe00
  42a71c:	ldrsh	w3, [x1, x3, lsl #1]
  42a720:	mov	w1, #0x2710                	// #10000
  42a724:	cmp	w3, w1
  42a728:	b.eq	42a808 <ferror@plt+0x26878>  // b.none
  42a72c:	adrp	x1, 445000 <ferror@plt+0x41070>
  42a730:	add	x1, x1, #0x230
  42a734:	add	x1, x1, #0xd80
  42a738:	sub	w2, w2, #0xe00
  42a73c:	ldrsh	w1, [x1, x2, lsl #1]
  42a740:	b	42a7b8 <ferror@plt+0x26828>
  42a744:	sbfiz	x1, x1, #8, #32
  42a748:	adrp	x2, 454000 <ferror@plt+0x50070>
  42a74c:	add	x2, x2, #0x130
  42a750:	add	x2, x2, w0, uxtb
  42a754:	ldrb	w1, [x2, x1]
  42a758:	b	42a700 <ferror@plt+0x26770>
  42a75c:	cmp	w1, #0x0
  42a760:	csel	w0, w0, w1, eq  // eq = none
  42a764:	ret
  42a768:	ubfiz	x0, x2, #1, #32
  42a76c:	add	x2, x0, w2, uxtw
  42a770:	adrp	x0, 445000 <ferror@plt+0x41070>
  42a774:	add	x0, x0, #0x230
  42a778:	add	x2, x0, x2, lsl #2
  42a77c:	ldur	w0, [x2, #-104]
  42a780:	ret
  42a784:	adrp	x1, 445000 <ferror@plt+0x41070>
  42a788:	add	x1, x1, #0x230
  42a78c:	add	x1, x1, #0x788
  42a790:	mov	w2, w3
  42a794:	ldrsh	w2, [x1, x2, lsl #1]
  42a798:	mov	w1, #0x2710                	// #10000
  42a79c:	cmp	w2, w1
  42a7a0:	b.eq	42a804 <ferror@plt+0x26874>  // b.none
  42a7a4:	adrp	x1, 445000 <ferror@plt+0x41070>
  42a7a8:	add	x1, x1, #0x230
  42a7ac:	add	x1, x1, #0x788
  42a7b0:	mov	w3, w3
  42a7b4:	ldrsh	w1, [x1, x3, lsl #1]
  42a7b8:	sbfiz	x1, x1, #8, #32
  42a7bc:	add	x1, x1, w0, uxtb
  42a7c0:	adrp	x2, 449000 <ferror@plt+0x45070>
  42a7c4:	add	x2, x2, #0xd30
  42a7c8:	ldr	w1, [x2, x1, lsl #2]
  42a7cc:	mov	w2, #0xffffff              	// #16777215
  42a7d0:	cmp	w1, w2
  42a7d4:	b.ls	42a75c <ferror@plt+0x267cc>  // b.plast
  42a7d8:	stp	x29, x30, [sp, #-16]!
  42a7dc:	mov	x29, sp
  42a7e0:	adrp	x0, 444000 <ferror@plt+0x40070>
  42a7e4:	add	x0, x0, #0x130
  42a7e8:	add	x0, x0, #0xbf8
  42a7ec:	mov	x2, #0xffffffffff000000    	// #-16777216
  42a7f0:	add	x1, x2, w1, uxtw
  42a7f4:	add	x0, x0, x1
  42a7f8:	bl	42b810 <ferror@plt+0x27880>
  42a7fc:	ldp	x29, x30, [sp], #16
  42a800:	ret
  42a804:	ret
  42a808:	ret
  42a80c:	ret
  42a810:	stp	x29, x30, [sp, #-128]!
  42a814:	mov	x29, sp
  42a818:	stp	x19, x20, [sp, #16]
  42a81c:	stp	x21, x22, [sp, #32]
  42a820:	stp	x23, x24, [sp, #48]
  42a824:	stp	x25, x26, [sp, #64]
  42a828:	stp	x27, x28, [sp, #80]
  42a82c:	mov	x28, x1
  42a830:	mov	x23, x2
  42a834:	str	w3, [sp, #96]
  42a838:	mov	x20, x0
  42a83c:	mov	x22, #0x0                   	// #0
  42a840:	add	x0, x0, x1
  42a844:	str	x0, [sp, #104]
  42a848:	adrp	x0, 445000 <ferror@plt+0x41070>
  42a84c:	add	x0, x0, #0x230
  42a850:	str	x0, [sp, #112]
  42a854:	sub	x0, x0, #0x70
  42a858:	str	x0, [sp, #120]
  42a85c:	b	42a8c4 <ferror@plt+0x26934>
  42a860:	sbfiz	x21, x21, #8, #32
  42a864:	adrp	x0, 454000 <ferror@plt+0x50070>
  42a868:	add	x0, x0, #0x130
  42a86c:	add	x0, x0, w19, uxtb
  42a870:	ldrb	w21, [x0, x21]
  42a874:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42a878:	ldr	x25, [x0, #3824]
  42a87c:	and	x24, x24, #0xff
  42a880:	ldrb	w26, [x25, x24]
  42a884:	add	x24, x20, x26
  42a888:	cmp	w19, #0x49
  42a88c:	ldr	w0, [sp, #96]
  42a890:	ccmp	w0, #0x1, #0x0, eq  // eq = none
  42a894:	b.ne	42aa44 <ferror@plt+0x26ab4>  // b.any
  42a898:	mov	x0, x24
  42a89c:	bl	42b810 <ferror@plt+0x27880>
  42a8a0:	cmp	w0, #0x307
  42a8a4:	b.eq	42aa1c <ferror@plt+0x26a8c>  // b.none
  42a8a8:	add	x1, x23, x22
  42a8ac:	cmp	x23, #0x0
  42a8b0:	csel	x1, x1, x23, ne  // ne = any
  42a8b4:	mov	w0, #0x131                 	// #305
  42a8b8:	bl	42ba98 <ferror@plt+0x27b08>
  42a8bc:	add	x22, x22, w0, sxtw
  42a8c0:	mov	x20, x24
  42a8c4:	tbnz	x28, #63, 42a8d4 <ferror@plt+0x26944>
  42a8c8:	ldr	x0, [sp, #104]
  42a8cc:	cmp	x20, x0
  42a8d0:	b.cs	42ad94 <ferror@plt+0x26e04>  // b.hs, b.nlast
  42a8d4:	ldrb	w24, [x20]
  42a8d8:	cbz	w24, 42ad94 <ferror@plt+0x26e04>
  42a8dc:	mov	x0, x20
  42a8e0:	bl	42b810 <ferror@plt+0x27880>
  42a8e4:	mov	w19, w0
  42a8e8:	mov	w0, #0xfaff                	// #64255
  42a8ec:	movk	w0, #0x2, lsl #16
  42a8f0:	cmp	w19, w0
  42a8f4:	b.hi	42a920 <ferror@plt+0x26990>  // b.pmore
  42a8f8:	lsr	w1, w19, #8
  42a8fc:	adrp	x0, 444000 <ferror@plt+0x40070>
  42a900:	add	x0, x0, #0x130
  42a904:	ldrsh	w21, [x0, x1, lsl #1]
  42a908:	mov	w0, #0x270f                	// #9999
  42a90c:	cmp	w21, w0
  42a910:	b.le	42a860 <ferror@plt+0x268d0>
  42a914:	sub	w21, w21, #0x2, lsl #12
  42a918:	sub	w21, w21, #0x710
  42a91c:	b	42a874 <ferror@plt+0x268e4>
  42a920:	sub	w0, w19, #0xe0, lsl #12
  42a924:	mov	w21, #0x2                   	// #2
  42a928:	mov	w1, #0x2ffff               	// #196607
  42a92c:	cmp	w0, w1
  42a930:	b.hi	42a95c <ferror@plt+0x269cc>  // b.pmore
  42a934:	adrp	x1, 444000 <ferror@plt+0x40070>
  42a938:	add	x1, x1, #0x130
  42a93c:	add	x1, x1, #0x5f8
  42a940:	lsr	w0, w0, #8
  42a944:	ldrsh	w21, [x1, x0, lsl #1]
  42a948:	mov	w0, #0x270f                	// #9999
  42a94c:	cmp	w21, w0
  42a950:	b.le	42aa04 <ferror@plt+0x26a74>
  42a954:	sub	w21, w21, #0x2, lsl #12
  42a958:	sub	w21, w21, #0x710
  42a95c:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42a960:	ldr	x25, [x0, #3824]
  42a964:	and	x24, x24, #0xff
  42a968:	ldrb	w26, [x25, x24]
  42a96c:	add	x24, x20, x26
  42a970:	ldr	w0, [sp, #96]
  42a974:	cmp	w0, #0x2
  42a978:	b.eq	42aac8 <ferror@plt+0x26b38>  // b.none
  42a97c:	cmp	w19, #0x3a3
  42a980:	b.eq	42ab1c <ferror@plt+0x26b8c>  // b.none
  42a984:	mov	w0, #0x300                 	// #768
  42a988:	lsr	w0, w0, w21
  42a98c:	tbz	w0, #0, 42acb4 <ferror@plt+0x26d24>
  42a990:	lsr	w0, w19, #8
  42a994:	cmp	w0, #0x2fa
  42a998:	b.hi	42ac18 <ferror@plt+0x26c88>  // b.pmore
  42a99c:	ldr	x1, [sp, #112]
  42a9a0:	add	x1, x1, #0x788
  42a9a4:	mov	w0, w0
  42a9a8:	ldrsh	w0, [x1, x0, lsl #1]
  42a9ac:	mov	w1, #0x2710                	// #10000
  42a9b0:	cmp	w0, w1
  42a9b4:	b.eq	42ac34 <ferror@plt+0x26ca4>  // b.none
  42a9b8:	sbfiz	x0, x0, #8, #32
  42a9bc:	add	x0, x0, w19, uxtb
  42a9c0:	adrp	x1, 449000 <ferror@plt+0x45070>
  42a9c4:	add	x1, x1, #0xd30
  42a9c8:	ldr	w1, [x1, x0, lsl #2]
  42a9cc:	mov	w0, #0xffffff              	// #16777215
  42a9d0:	cmp	w1, w0
  42a9d4:	b.ls	42ac6c <ferror@plt+0x26cdc>  // b.plast
  42a9d8:	add	x0, x23, x22
  42a9dc:	cmp	x23, #0x0
  42a9e0:	mov	w3, #0x0                   	// #0
  42a9e4:	mov	w2, w21
  42a9e8:	mov	w4, #0xff000000            	// #-16777216
  42a9ec:	add	w1, w1, w4
  42a9f0:	csel	x0, x0, x23, ne  // ne = any
  42a9f4:	bl	4292b0 <ferror@plt+0x25320>
  42a9f8:	add	x22, x22, w0, sxtw
  42a9fc:	mov	x20, x24
  42aa00:	b	42a8c4 <ferror@plt+0x26934>
  42aa04:	sbfiz	x21, x21, #8, #32
  42aa08:	adrp	x0, 454000 <ferror@plt+0x50070>
  42aa0c:	add	x0, x0, #0x130
  42aa10:	add	x0, x0, w19, uxtb
  42aa14:	ldrb	w21, [x0, x21]
  42aa18:	b	42a95c <ferror@plt+0x269cc>
  42aa1c:	add	x1, x23, x22
  42aa20:	cmp	x23, #0x0
  42aa24:	csel	x1, x1, x23, ne  // ne = any
  42aa28:	mov	w0, #0x69                  	// #105
  42aa2c:	bl	42ba98 <ferror@plt+0x27b08>
  42aa30:	add	x22, x22, w0, sxtw
  42aa34:	ldrb	w0, [x24]
  42aa38:	ldrb	w20, [x25, x0]
  42aa3c:	add	x20, x24, x20
  42aa40:	b	42a8c4 <ferror@plt+0x26934>
  42aa44:	ldr	w0, [sp, #96]
  42aa48:	cmp	w0, #0x2
  42aa4c:	b.ne	42a97c <ferror@plt+0x269ec>  // b.any
  42aa50:	sub	w0, w19, #0xcc
  42aa54:	cmp	w19, #0x128
  42aa58:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  42aa5c:	b.hi	42aac8 <ferror@plt+0x26b38>  // b.pmore
  42aa60:	cbz	x23, 42acd4 <ferror@plt+0x26d44>
  42aa64:	add	x1, x23, x22
  42aa68:	mov	w0, #0x69                  	// #105
  42aa6c:	bl	42ba98 <ferror@plt+0x27b08>
  42aa70:	add	x22, x22, w0, sxtw
  42aa74:	add	x1, x23, x22
  42aa78:	mov	w0, #0x307                 	// #775
  42aa7c:	bl	42ba98 <ferror@plt+0x27b08>
  42aa80:	add	x22, x22, w0, sxtw
  42aa84:	cmp	w19, #0xcd
  42aa88:	b.eq	42ad7c <ferror@plt+0x26dec>  // b.none
  42aa8c:	cmp	w19, #0x128
  42aa90:	b.eq	42ad64 <ferror@plt+0x26dd4>  // b.none
  42aa94:	mov	x20, x24
  42aa98:	add	x1, x23, x22
  42aa9c:	cmp	w19, #0xcc
  42aaa0:	b.ne	42a8c4 <ferror@plt+0x26934>  // b.any
  42aaa4:	mov	w0, #0x300                 	// #768
  42aaa8:	bl	42ba98 <ferror@plt+0x27b08>
  42aaac:	add	x22, x22, w0, sxtw
  42aab0:	mov	x20, x24
  42aab4:	b	42a8c4 <ferror@plt+0x26934>
  42aab8:	mov	x1, x23
  42aabc:	b	42ad80 <ferror@plt+0x26df0>
  42aac0:	mov	x1, x23
  42aac4:	b	42ad68 <ferror@plt+0x26dd8>
  42aac8:	sub	w0, w19, #0x49
  42aacc:	cmp	w19, #0x12e
  42aad0:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  42aad4:	b.hi	42a97c <ferror@plt+0x269ec>  // b.pmore
  42aad8:	ldrb	w0, [x24]
  42aadc:	str	w0, [sp, #100]
  42aae0:	cbz	w0, 42a97c <ferror@plt+0x269ec>
  42aae4:	mov	x27, x24
  42aae8:	mov	x0, x27
  42aaec:	bl	42b810 <ferror@plt+0x27880>
  42aaf0:	bl	42d53c <ferror@plt+0x295ac>
  42aaf4:	cmp	w0, #0xe6
  42aaf8:	b.eq	42ad34 <ferror@plt+0x26da4>  // b.none
  42aafc:	cbz	w0, 42a97c <ferror@plt+0x269ec>
  42ab00:	ldrb	w0, [sp, #100]
  42ab04:	ldrb	w0, [x25, x0]
  42ab08:	add	x27, x27, x0
  42ab0c:	ldrb	w0, [x27]
  42ab10:	str	w0, [sp, #100]
  42ab14:	cbnz	w0, 42aae8 <ferror@plt+0x26b58>
  42ab18:	b	42a97c <ferror@plt+0x269ec>
  42ab1c:	tbnz	x28, #63, 42ab30 <ferror@plt+0x26ba0>
  42ab20:	mov	w0, #0x3c2                 	// #962
  42ab24:	ldr	x1, [sp, #104]
  42ab28:	cmp	x24, x1
  42ab2c:	b.cs	42ab8c <ferror@plt+0x26bfc>  // b.hs, b.nlast
  42ab30:	ldrb	w1, [x24]
  42ab34:	mov	w0, #0x3c2                 	// #962
  42ab38:	cbz	w1, 42ab8c <ferror@plt+0x26bfc>
  42ab3c:	mov	x0, x24
  42ab40:	bl	42b810 <ferror@plt+0x27880>
  42ab44:	mov	w1, w0
  42ab48:	mov	w0, #0xfaff                	// #64255
  42ab4c:	movk	w0, #0x2, lsl #16
  42ab50:	cmp	w1, w0
  42ab54:	b.hi	42abc0 <ferror@plt+0x26c30>  // b.pmore
  42ab58:	lsr	w2, w1, #8
  42ab5c:	adrp	x0, 444000 <ferror@plt+0x40070>
  42ab60:	add	x0, x0, #0x130
  42ab64:	ldrsh	w0, [x0, x2, lsl #1]
  42ab68:	mov	w2, #0x270f                	// #9999
  42ab6c:	cmp	w0, w2
  42ab70:	b.le	42aba8 <ferror@plt+0x26c18>
  42ab74:	sub	w1, w0, #0x2, lsl #12
  42ab78:	sub	w1, w1, #0x710
  42ab7c:	mov	w0, #0x3e0                 	// #992
  42ab80:	lsr	w0, w0, w1
  42ab84:	and	w0, w0, #0x1
  42ab88:	add	w0, w0, #0x3c2
  42ab8c:	add	x1, x23, x22
  42ab90:	cmp	x23, #0x0
  42ab94:	csel	x1, x1, x23, ne  // ne = any
  42ab98:	bl	42ba98 <ferror@plt+0x27b08>
  42ab9c:	add	x22, x22, w0, sxtw
  42aba0:	mov	x20, x24
  42aba4:	b	42a8c4 <ferror@plt+0x26934>
  42aba8:	sbfiz	x0, x0, #8, #32
  42abac:	adrp	x2, 454000 <ferror@plt+0x50070>
  42abb0:	add	x2, x2, #0x130
  42abb4:	add	x1, x2, w1, uxtb
  42abb8:	ldrb	w1, [x1, x0]
  42abbc:	b	42ab7c <ferror@plt+0x26bec>
  42abc0:	sub	w2, w1, #0xe0, lsl #12
  42abc4:	mov	w0, #0x3c2                 	// #962
  42abc8:	mov	w3, #0x2ffff               	// #196607
  42abcc:	cmp	w2, w3
  42abd0:	b.hi	42ab8c <ferror@plt+0x26bfc>  // b.pmore
  42abd4:	adrp	x0, 444000 <ferror@plt+0x40070>
  42abd8:	add	x0, x0, #0x130
  42abdc:	add	x0, x0, #0x5f8
  42abe0:	lsr	w2, w2, #8
  42abe4:	ldrsh	w0, [x0, x2, lsl #1]
  42abe8:	mov	w2, #0x270f                	// #9999
  42abec:	cmp	w0, w2
  42abf0:	b.le	42ac00 <ferror@plt+0x26c70>
  42abf4:	sub	w1, w0, #0x2, lsl #12
  42abf8:	sub	w1, w1, #0x710
  42abfc:	b	42ab7c <ferror@plt+0x26bec>
  42ac00:	sbfiz	x0, x0, #8, #32
  42ac04:	adrp	x2, 454000 <ferror@plt+0x50070>
  42ac08:	add	x2, x2, #0x130
  42ac0c:	add	x1, x2, w1, uxtb
  42ac10:	ldrb	w1, [x1, x0]
  42ac14:	b	42ab7c <ferror@plt+0x26bec>
  42ac18:	ldr	x1, [sp, #112]
  42ac1c:	add	x1, x1, #0xd80
  42ac20:	sub	w0, w0, #0xe00
  42ac24:	ldrsh	w0, [x1, x0, lsl #1]
  42ac28:	mov	w1, #0x2710                	// #10000
  42ac2c:	cmp	w0, w1
  42ac30:	b.ne	42a9b8 <ferror@plt+0x26a28>  // b.any
  42ac34:	cmp	w21, #0x8
  42ac38:	b.ne	42ac7c <ferror@plt+0x26cec>  // b.any
  42ac3c:	mov	w1, #0x0                   	// #0
  42ac40:	ldr	x0, [sp, #112]
  42ac44:	sub	x2, x0, #0x70
  42ac48:	mov	w0, #0x0                   	// #0
  42ac4c:	ldr	w3, [x2]
  42ac50:	cmp	w3, w19
  42ac54:	b.eq	42ac9c <ferror@plt+0x26d0c>  // b.none
  42ac58:	add	w0, w0, #0x1
  42ac5c:	add	x2, x2, #0xc
  42ac60:	cmp	w0, #0x1f
  42ac64:	b.ne	42ac4c <ferror@plt+0x26cbc>  // b.any
  42ac68:	b	42ac74 <ferror@plt+0x26ce4>
  42ac6c:	cmp	w21, #0x8
  42ac70:	b.eq	42ac40 <ferror@plt+0x26cb0>  // b.none
  42ac74:	cmp	w1, #0x0
  42ac78:	csel	w19, w19, w1, eq  // eq = none
  42ac7c:	add	x1, x23, x22
  42ac80:	cmp	x23, #0x0
  42ac84:	csel	x1, x1, x23, ne  // ne = any
  42ac88:	mov	w0, w19
  42ac8c:	bl	42ba98 <ferror@plt+0x27b08>
  42ac90:	add	x22, x22, w0, sxtw
  42ac94:	mov	x20, x24
  42ac98:	b	42a8c4 <ferror@plt+0x26934>
  42ac9c:	ubfiz	x1, x0, #1, #32
  42aca0:	add	x0, x1, w0, uxtw
  42aca4:	ldr	x1, [sp, #120]
  42aca8:	add	x0, x1, x0, lsl #2
  42acac:	ldr	w1, [x0, #8]
  42acb0:	b	42ac74 <ferror@plt+0x26ce4>
  42acb4:	cbz	x23, 42acc8 <ferror@plt+0x26d38>
  42acb8:	mov	x2, x26
  42acbc:	mov	x1, x20
  42acc0:	add	x0, x23, x22
  42acc4:	bl	403460 <memcpy@plt>
  42acc8:	add	x22, x22, x26
  42accc:	mov	x20, x24
  42acd0:	b	42a8c4 <ferror@plt+0x26934>
  42acd4:	mov	x1, #0x0                   	// #0
  42acd8:	mov	w0, #0x69                  	// #105
  42acdc:	bl	42ba98 <ferror@plt+0x27b08>
  42ace0:	mov	w20, w0
  42ace4:	mov	x1, #0x0                   	// #0
  42ace8:	mov	w0, #0x307                 	// #775
  42acec:	bl	42ba98 <ferror@plt+0x27b08>
  42acf0:	sxtw	x20, w20
  42acf4:	add	x0, x20, w0, sxtw
  42acf8:	add	x22, x22, x0
  42acfc:	cmp	w19, #0xcd
  42ad00:	b.eq	42aab8 <ferror@plt+0x26b28>  // b.none
  42ad04:	cmp	w19, #0x128
  42ad08:	b.eq	42aac0 <ferror@plt+0x26b30>  // b.none
  42ad0c:	mov	x20, x24
  42ad10:	cmp	w19, #0xcc
  42ad14:	b.ne	42a8c4 <ferror@plt+0x26934>  // b.any
  42ad18:	mov	x1, x23
  42ad1c:	b	42aaa4 <ferror@plt+0x26b14>
  42ad20:	mov	x1, #0x0                   	// #0
  42ad24:	bl	42ba98 <ferror@plt+0x27b08>
  42ad28:	add	x22, x22, w0, sxtw
  42ad2c:	mov	x1, x23
  42ad30:	b	42ad50 <ferror@plt+0x26dc0>
  42ad34:	mov	w0, w19
  42ad38:	bl	42a638 <ferror@plt+0x266a8>
  42ad3c:	cbz	x23, 42ad20 <ferror@plt+0x26d90>
  42ad40:	add	x1, x23, x22
  42ad44:	bl	42ba98 <ferror@plt+0x27b08>
  42ad48:	add	x22, x22, w0, sxtw
  42ad4c:	add	x1, x23, x22
  42ad50:	mov	w0, #0x307                 	// #775
  42ad54:	bl	42ba98 <ferror@plt+0x27b08>
  42ad58:	add	x22, x22, w0, sxtw
  42ad5c:	mov	x20, x24
  42ad60:	b	42a8c4 <ferror@plt+0x26934>
  42ad64:	add	x1, x23, x22
  42ad68:	mov	w0, #0x303                 	// #771
  42ad6c:	bl	42ba98 <ferror@plt+0x27b08>
  42ad70:	add	x22, x22, w0, sxtw
  42ad74:	mov	x20, x24
  42ad78:	b	42a8c4 <ferror@plt+0x26934>
  42ad7c:	add	x1, x23, x22
  42ad80:	mov	w0, #0x301                 	// #769
  42ad84:	bl	42ba98 <ferror@plt+0x27b08>
  42ad88:	add	x22, x22, w0, sxtw
  42ad8c:	mov	x20, x24
  42ad90:	b	42a8c4 <ferror@plt+0x26934>
  42ad94:	mov	x0, x22
  42ad98:	ldp	x19, x20, [sp, #16]
  42ad9c:	ldp	x21, x22, [sp, #32]
  42ada0:	ldp	x23, x24, [sp, #48]
  42ada4:	ldp	x25, x26, [sp, #64]
  42ada8:	ldp	x27, x28, [sp, #80]
  42adac:	ldp	x29, x30, [sp], #128
  42adb0:	ret
  42adb4:	mov	w2, w0
  42adb8:	adrp	x5, 445000 <ferror@plt+0x41070>
  42adbc:	add	x5, x5, #0x230
  42adc0:	sub	x1, x5, #0x70
  42adc4:	add	x5, x5, #0x104
  42adc8:	ldr	w0, [x1]
  42adcc:	cmp	w0, w2
  42add0:	b.eq	42aed4 <ferror@plt+0x26f44>  // b.none
  42add4:	ldr	w4, [x1, #4]
  42add8:	cmp	w4, w2
  42addc:	b.eq	42ae38 <ferror@plt+0x26ea8>  // b.none
  42ade0:	ldr	w3, [x1, #8]
  42ade4:	cmp	w3, w2
  42ade8:	b.eq	42ae38 <ferror@plt+0x26ea8>  // b.none
  42adec:	add	x1, x1, #0xc
  42adf0:	cmp	x1, x5
  42adf4:	b.ne	42adc8 <ferror@plt+0x26e38>  // b.any
  42adf8:	mov	w0, #0xfaff                	// #64255
  42adfc:	movk	w0, #0x2, lsl #16
  42ae00:	cmp	w2, w0
  42ae04:	b.hi	42ae5c <ferror@plt+0x26ecc>  // b.pmore
  42ae08:	lsr	w1, w2, #8
  42ae0c:	adrp	x0, 444000 <ferror@plt+0x40070>
  42ae10:	add	x0, x0, #0x130
  42ae14:	ldrsh	w0, [x0, x1, lsl #1]
  42ae18:	mov	w1, #0x270f                	// #9999
  42ae1c:	cmp	w0, w1
  42ae20:	b.le	42ae3c <ferror@plt+0x26eac>
  42ae24:	mov	w1, #0x2715                	// #10005
  42ae28:	cmp	w0, w1
  42ae2c:	cset	w1, eq  // eq = none
  42ae30:	mov	w0, w2
  42ae34:	cbnz	w1, 42aec0 <ferror@plt+0x26f30>
  42ae38:	ret
  42ae3c:	sbfiz	x0, x0, #8, #32
  42ae40:	adrp	x1, 454000 <ferror@plt+0x50070>
  42ae44:	add	x1, x1, #0x130
  42ae48:	add	x1, x1, w2, uxtb
  42ae4c:	ldrb	w0, [x1, x0]
  42ae50:	cmp	w0, #0x5
  42ae54:	cset	w1, eq  // eq = none
  42ae58:	b	42ae30 <ferror@plt+0x26ea0>
  42ae5c:	sub	w1, w2, #0xe0, lsl #12
  42ae60:	mov	w0, w2
  42ae64:	mov	w3, #0x2ffff               	// #196607
  42ae68:	cmp	w1, w3
  42ae6c:	b.hi	42ae38 <ferror@plt+0x26ea8>  // b.pmore
  42ae70:	adrp	x0, 444000 <ferror@plt+0x40070>
  42ae74:	add	x0, x0, #0x130
  42ae78:	add	x0, x0, #0x5f8
  42ae7c:	lsr	w1, w1, #8
  42ae80:	ldrsh	w0, [x0, x1, lsl #1]
  42ae84:	mov	w1, #0x270f                	// #9999
  42ae88:	cmp	w0, w1
  42ae8c:	b.le	42aea0 <ferror@plt+0x26f10>
  42ae90:	mov	w1, #0x2715                	// #10005
  42ae94:	cmp	w0, w1
  42ae98:	cset	w1, eq  // eq = none
  42ae9c:	b	42ae30 <ferror@plt+0x26ea0>
  42aea0:	sbfiz	x0, x0, #8, #32
  42aea4:	adrp	x1, 454000 <ferror@plt+0x50070>
  42aea8:	add	x1, x1, #0x130
  42aeac:	add	x1, x1, w2, uxtb
  42aeb0:	ldrb	w0, [x1, x0]
  42aeb4:	cmp	w0, #0x5
  42aeb8:	cset	w1, eq  // eq = none
  42aebc:	b	42ae30 <ferror@plt+0x26ea0>
  42aec0:	stp	x29, x30, [sp, #-16]!
  42aec4:	mov	x29, sp
  42aec8:	bl	42a0a0 <ferror@plt+0x26110>
  42aecc:	ldp	x29, x30, [sp], #16
  42aed0:	ret
  42aed4:	mov	w0, w2
  42aed8:	ret
  42aedc:	mov	w1, w0
  42aee0:	mov	w0, #0xfaff                	// #64255
  42aee4:	movk	w0, #0x2, lsl #16
  42aee8:	cmp	w1, w0
  42aeec:	b.hi	42af7c <ferror@plt+0x26fec>  // b.pmore
  42aef0:	lsr	w3, w1, #8
  42aef4:	lsr	w2, w1, #8
  42aef8:	adrp	x0, 444000 <ferror@plt+0x40070>
  42aefc:	add	x0, x0, #0x130
  42af00:	ldrsh	w0, [x0, x2, lsl #1]
  42af04:	mov	w2, #0x270f                	// #9999
  42af08:	cmp	w0, w2
  42af0c:	b.le	42af5c <ferror@plt+0x26fcc>
  42af10:	mov	w2, #0x271d                	// #10013
  42af14:	cmp	w0, w2
  42af18:	cset	w0, eq  // eq = none
  42af1c:	cbz	w0, 42b010 <ferror@plt+0x27080>
  42af20:	adrp	x0, 445000 <ferror@plt+0x41070>
  42af24:	add	x0, x0, #0x230
  42af28:	add	x0, x0, #0x788
  42af2c:	mov	w3, w3
  42af30:	ldrsh	w2, [x0, x3, lsl #1]
  42af34:	mov	w0, #0x0                   	// #0
  42af38:	mov	w3, #0x2710                	// #10000
  42af3c:	cmp	w2, w3
  42af40:	b.eq	42af58 <ferror@plt+0x26fc8>  // b.none
  42af44:	sbfiz	x2, x2, #8, #32
  42af48:	add	x1, x2, w1, uxtb
  42af4c:	adrp	x0, 449000 <ferror@plt+0x45070>
  42af50:	add	x0, x0, #0xd30
  42af54:	ldr	w0, [x0, x1, lsl #2]
  42af58:	ret
  42af5c:	sbfiz	x0, x0, #8, #32
  42af60:	adrp	x2, 454000 <ferror@plt+0x50070>
  42af64:	add	x2, x2, #0x130
  42af68:	add	x2, x2, w1, uxtb
  42af6c:	ldrb	w0, [x2, x0]
  42af70:	cmp	w0, #0xd
  42af74:	cset	w0, eq  // eq = none
  42af78:	b	42af1c <ferror@plt+0x26f8c>
  42af7c:	sub	w2, w1, #0xe0, lsl #12
  42af80:	mov	w0, #0x2ffff               	// #196607
  42af84:	cmp	w2, w0
  42af88:	b.hi	42b008 <ferror@plt+0x27078>  // b.pmore
  42af8c:	adrp	x0, 444000 <ferror@plt+0x40070>
  42af90:	add	x0, x0, #0x130
  42af94:	add	x0, x0, #0x5f8
  42af98:	lsr	w2, w2, #8
  42af9c:	ldrsh	w0, [x0, x2, lsl #1]
  42afa0:	mov	w2, #0x270f                	// #9999
  42afa4:	cmp	w0, w2
  42afa8:	b.le	42afe8 <ferror@plt+0x27058>
  42afac:	mov	w2, #0x271d                	// #10013
  42afb0:	cmp	w0, w2
  42afb4:	cset	w0, eq  // eq = none
  42afb8:	cbz	w0, 42b018 <ferror@plt+0x27088>
  42afbc:	adrp	x0, 445000 <ferror@plt+0x41070>
  42afc0:	add	x0, x0, #0x230
  42afc4:	add	x0, x0, #0xd80
  42afc8:	lsr	w2, w1, #8
  42afcc:	sub	w2, w2, #0xe00
  42afd0:	ldrsh	w2, [x0, x2, lsl #1]
  42afd4:	mov	w0, #0x0                   	// #0
  42afd8:	mov	w3, #0x2710                	// #10000
  42afdc:	cmp	w2, w3
  42afe0:	b.eq	42af58 <ferror@plt+0x26fc8>  // b.none
  42afe4:	b	42af44 <ferror@plt+0x26fb4>
  42afe8:	sbfiz	x0, x0, #8, #32
  42afec:	adrp	x2, 454000 <ferror@plt+0x50070>
  42aff0:	add	x2, x2, #0x130
  42aff4:	add	x2, x2, w1, uxtb
  42aff8:	ldrb	w0, [x2, x0]
  42affc:	cmp	w0, #0xd
  42b000:	cset	w0, eq  // eq = none
  42b004:	b	42afb8 <ferror@plt+0x27028>
  42b008:	mov	w0, #0xffffffff            	// #-1
  42b00c:	b	42af58 <ferror@plt+0x26fc8>
  42b010:	mov	w0, #0xffffffff            	// #-1
  42b014:	b	42af58 <ferror@plt+0x26fc8>
  42b018:	mov	w0, #0xffffffff            	// #-1
  42b01c:	b	42af58 <ferror@plt+0x26fc8>
  42b020:	mov	w1, w0
  42b024:	sub	w0, w0, #0x41
  42b028:	cmp	w0, #0x5
  42b02c:	b.ls	42b0b8 <ferror@plt+0x27128>  // b.plast
  42b030:	sub	w0, w1, #0x61
  42b034:	cmp	w0, #0x5
  42b038:	b.ls	42b0c0 <ferror@plt+0x27130>  // b.plast
  42b03c:	mov	w0, #0xfaff                	// #64255
  42b040:	movk	w0, #0x2, lsl #16
  42b044:	cmp	w1, w0
  42b048:	b.hi	42b0e8 <ferror@plt+0x27158>  // b.pmore
  42b04c:	lsr	w3, w1, #8
  42b050:	lsr	w2, w1, #8
  42b054:	adrp	x0, 444000 <ferror@plt+0x40070>
  42b058:	add	x0, x0, #0x130
  42b05c:	ldrsh	w0, [x0, x2, lsl #1]
  42b060:	mov	w2, #0x270f                	// #9999
  42b064:	cmp	w0, w2
  42b068:	b.le	42b0c8 <ferror@plt+0x27138>
  42b06c:	mov	w2, #0x271d                	// #10013
  42b070:	cmp	w0, w2
  42b074:	cset	w0, eq  // eq = none
  42b078:	cbz	w0, 42b17c <ferror@plt+0x271ec>
  42b07c:	adrp	x0, 445000 <ferror@plt+0x41070>
  42b080:	add	x0, x0, #0x230
  42b084:	add	x0, x0, #0x788
  42b088:	mov	w3, w3
  42b08c:	ldrsh	w2, [x0, x3, lsl #1]
  42b090:	mov	w0, #0x0                   	// #0
  42b094:	mov	w3, #0x2710                	// #10000
  42b098:	cmp	w2, w3
  42b09c:	b.eq	42b0bc <ferror@plt+0x2712c>  // b.none
  42b0a0:	sbfiz	x2, x2, #8, #32
  42b0a4:	add	x1, x2, w1, uxtb
  42b0a8:	adrp	x0, 449000 <ferror@plt+0x45070>
  42b0ac:	add	x0, x0, #0xd30
  42b0b0:	ldr	w0, [x0, x1, lsl #2]
  42b0b4:	b	42b0bc <ferror@plt+0x2712c>
  42b0b8:	sub	w0, w1, #0x37
  42b0bc:	ret
  42b0c0:	sub	w0, w1, #0x57
  42b0c4:	b	42b0bc <ferror@plt+0x2712c>
  42b0c8:	sbfiz	x0, x0, #8, #32
  42b0cc:	adrp	x2, 454000 <ferror@plt+0x50070>
  42b0d0:	add	x2, x2, #0x130
  42b0d4:	add	x2, x2, w1, uxtb
  42b0d8:	ldrb	w0, [x2, x0]
  42b0dc:	cmp	w0, #0xd
  42b0e0:	cset	w0, eq  // eq = none
  42b0e4:	b	42b078 <ferror@plt+0x270e8>
  42b0e8:	sub	w2, w1, #0xe0, lsl #12
  42b0ec:	mov	w0, #0x2ffff               	// #196607
  42b0f0:	cmp	w2, w0
  42b0f4:	b.hi	42b174 <ferror@plt+0x271e4>  // b.pmore
  42b0f8:	adrp	x0, 444000 <ferror@plt+0x40070>
  42b0fc:	add	x0, x0, #0x130
  42b100:	add	x0, x0, #0x5f8
  42b104:	lsr	w2, w2, #8
  42b108:	ldrsh	w0, [x0, x2, lsl #1]
  42b10c:	mov	w2, #0x270f                	// #9999
  42b110:	cmp	w0, w2
  42b114:	b.le	42b154 <ferror@plt+0x271c4>
  42b118:	mov	w2, #0x271d                	// #10013
  42b11c:	cmp	w0, w2
  42b120:	cset	w0, eq  // eq = none
  42b124:	cbz	w0, 42b184 <ferror@plt+0x271f4>
  42b128:	adrp	x0, 445000 <ferror@plt+0x41070>
  42b12c:	add	x0, x0, #0x230
  42b130:	add	x0, x0, #0xd80
  42b134:	lsr	w2, w1, #8
  42b138:	sub	w2, w2, #0xe00
  42b13c:	ldrsh	w2, [x0, x2, lsl #1]
  42b140:	mov	w0, #0x0                   	// #0
  42b144:	mov	w3, #0x2710                	// #10000
  42b148:	cmp	w2, w3
  42b14c:	b.eq	42b0bc <ferror@plt+0x2712c>  // b.none
  42b150:	b	42b0a0 <ferror@plt+0x27110>
  42b154:	sbfiz	x0, x0, #8, #32
  42b158:	adrp	x2, 454000 <ferror@plt+0x50070>
  42b15c:	add	x2, x2, #0x130
  42b160:	add	x2, x2, w1, uxtb
  42b164:	ldrb	w0, [x2, x0]
  42b168:	cmp	w0, #0xd
  42b16c:	cset	w0, eq  // eq = none
  42b170:	b	42b124 <ferror@plt+0x27194>
  42b174:	mov	w0, #0xffffffff            	// #-1
  42b178:	b	42b0bc <ferror@plt+0x2712c>
  42b17c:	mov	w0, #0xffffffff            	// #-1
  42b180:	b	42b0bc <ferror@plt+0x2712c>
  42b184:	mov	w0, #0xffffffff            	// #-1
  42b188:	b	42b0bc <ferror@plt+0x2712c>
  42b18c:	mov	w1, w0
  42b190:	mov	w0, #0xfaff                	// #64255
  42b194:	movk	w0, #0x2, lsl #16
  42b198:	cmp	w1, w0
  42b19c:	b.hi	42b1e0 <ferror@plt+0x27250>  // b.pmore
  42b1a0:	lsr	w2, w1, #8
  42b1a4:	adrp	x0, 444000 <ferror@plt+0x40070>
  42b1a8:	add	x0, x0, #0x130
  42b1ac:	ldrsh	w0, [x0, x2, lsl #1]
  42b1b0:	mov	w2, #0x270f                	// #9999
  42b1b4:	cmp	w0, w2
  42b1b8:	b.le	42b1c8 <ferror@plt+0x27238>
  42b1bc:	sub	w0, w0, #0x2, lsl #12
  42b1c0:	sub	w0, w0, #0x710
  42b1c4:	ret
  42b1c8:	sbfiz	x0, x0, #8, #32
  42b1cc:	adrp	x2, 454000 <ferror@plt+0x50070>
  42b1d0:	add	x2, x2, #0x130
  42b1d4:	add	x1, x2, w1, uxtb
  42b1d8:	ldrb	w0, [x1, x0]
  42b1dc:	b	42b1c4 <ferror@plt+0x27234>
  42b1e0:	sub	w2, w1, #0xe0, lsl #12
  42b1e4:	mov	w0, #0x2                   	// #2
  42b1e8:	mov	w3, #0x2ffff               	// #196607
  42b1ec:	cmp	w2, w3
  42b1f0:	b.hi	42b1c4 <ferror@plt+0x27234>  // b.pmore
  42b1f4:	adrp	x0, 444000 <ferror@plt+0x40070>
  42b1f8:	add	x0, x0, #0x130
  42b1fc:	add	x0, x0, #0x5f8
  42b200:	lsr	w2, w2, #8
  42b204:	ldrsh	w0, [x0, x2, lsl #1]
  42b208:	mov	w2, #0x270f                	// #9999
  42b20c:	cmp	w0, w2
  42b210:	b.le	42b220 <ferror@plt+0x27290>
  42b214:	sub	w0, w0, #0x2, lsl #12
  42b218:	sub	w0, w0, #0x710
  42b21c:	b	42b1c4 <ferror@plt+0x27234>
  42b220:	sbfiz	x0, x0, #8, #32
  42b224:	adrp	x2, 454000 <ferror@plt+0x50070>
  42b228:	add	x2, x2, #0x130
  42b22c:	add	x1, x2, w1, uxtb
  42b230:	ldrb	w0, [x1, x0]
  42b234:	b	42b1c4 <ferror@plt+0x27234>
  42b238:	stp	x29, x30, [sp, #-64]!
  42b23c:	mov	x29, sp
  42b240:	stp	x19, x20, [sp, #16]
  42b244:	mov	x19, x0
  42b248:	cbz	x0, 42b2b4 <ferror@plt+0x27324>
  42b24c:	stp	x21, x22, [sp, #32]
  42b250:	str	x23, [sp, #48]
  42b254:	mov	x21, x1
  42b258:	bl	429080 <ferror@plt+0x250f0>
  42b25c:	mov	w23, w0
  42b260:	mov	w3, w0
  42b264:	mov	x2, #0x0                   	// #0
  42b268:	mov	x1, x21
  42b26c:	mov	x0, x19
  42b270:	bl	42a284 <ferror@plt+0x262f4>
  42b274:	mov	x22, x0
  42b278:	add	x0, x0, #0x1
  42b27c:	bl	41334c <ferror@plt+0xf3bc>
  42b280:	mov	x20, x0
  42b284:	mov	w3, w23
  42b288:	mov	x2, x0
  42b28c:	mov	x1, x21
  42b290:	mov	x0, x19
  42b294:	bl	42a284 <ferror@plt+0x262f4>
  42b298:	strb	wzr, [x20, x22]
  42b29c:	ldp	x21, x22, [sp, #32]
  42b2a0:	ldr	x23, [sp, #48]
  42b2a4:	mov	x0, x20
  42b2a8:	ldp	x19, x20, [sp, #16]
  42b2ac:	ldp	x29, x30, [sp], #64
  42b2b0:	ret
  42b2b4:	adrp	x2, 43c000 <ferror@plt+0x38070>
  42b2b8:	add	x2, x2, #0xfc0
  42b2bc:	adrp	x1, 446000 <ferror@plt+0x42070>
  42b2c0:	add	x1, x1, #0x330
  42b2c4:	add	x1, x1, #0x280
  42b2c8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42b2cc:	add	x0, x0, #0xb60
  42b2d0:	bl	4149c4 <ferror@plt+0x10a34>
  42b2d4:	mov	x20, x19
  42b2d8:	b	42b2a4 <ferror@plt+0x27314>
  42b2dc:	stp	x29, x30, [sp, #-64]!
  42b2e0:	mov	x29, sp
  42b2e4:	stp	x19, x20, [sp, #16]
  42b2e8:	mov	x19, x0
  42b2ec:	cbz	x0, 42b358 <ferror@plt+0x273c8>
  42b2f0:	stp	x21, x22, [sp, #32]
  42b2f4:	str	x23, [sp, #48]
  42b2f8:	mov	x21, x1
  42b2fc:	bl	429080 <ferror@plt+0x250f0>
  42b300:	mov	w23, w0
  42b304:	mov	w3, w0
  42b308:	mov	x2, #0x0                   	// #0
  42b30c:	mov	x1, x21
  42b310:	mov	x0, x19
  42b314:	bl	42a810 <ferror@plt+0x26880>
  42b318:	mov	x22, x0
  42b31c:	add	x0, x0, #0x1
  42b320:	bl	41334c <ferror@plt+0xf3bc>
  42b324:	mov	x20, x0
  42b328:	mov	w3, w23
  42b32c:	mov	x2, x0
  42b330:	mov	x1, x21
  42b334:	mov	x0, x19
  42b338:	bl	42a810 <ferror@plt+0x26880>
  42b33c:	strb	wzr, [x20, x22]
  42b340:	ldp	x21, x22, [sp, #32]
  42b344:	ldr	x23, [sp, #48]
  42b348:	mov	x0, x20
  42b34c:	ldp	x19, x20, [sp, #16]
  42b350:	ldp	x29, x30, [sp], #64
  42b354:	ret
  42b358:	adrp	x2, 43c000 <ferror@plt+0x38070>
  42b35c:	add	x2, x2, #0xfc0
  42b360:	adrp	x1, 446000 <ferror@plt+0x42070>
  42b364:	add	x1, x1, #0x330
  42b368:	add	x1, x1, #0x290
  42b36c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42b370:	add	x0, x0, #0xb60
  42b374:	bl	4149c4 <ferror@plt+0x10a34>
  42b378:	mov	x20, x19
  42b37c:	b	42b348 <ferror@plt+0x273b8>
  42b380:	stp	x29, x30, [sp, #-64]!
  42b384:	mov	x29, sp
  42b388:	stp	x21, x22, [sp, #32]
  42b38c:	mov	x21, x0
  42b390:	cbz	x0, 42b3c8 <ferror@plt+0x27438>
  42b394:	stp	x19, x20, [sp, #16]
  42b398:	stp	x23, x24, [sp, #48]
  42b39c:	mov	x22, x1
  42b3a0:	mov	x0, #0x0                   	// #0
  42b3a4:	bl	422ad0 <ferror@plt+0x1eb40>
  42b3a8:	mov	x23, x0
  42b3ac:	mov	x19, x21
  42b3b0:	add	x21, x21, x22
  42b3b4:	mov	w24, #0xfa62                	// #64098
  42b3b8:	adrp	x20, 446000 <ferror@plt+0x42070>
  42b3bc:	add	x20, x20, #0x330
  42b3c0:	add	x20, x20, #0x2b0
  42b3c4:	b	42b494 <ferror@plt+0x27504>
  42b3c8:	adrp	x2, 43c000 <ferror@plt+0x38070>
  42b3cc:	add	x2, x2, #0xfc0
  42b3d0:	adrp	x1, 446000 <ferror@plt+0x42070>
  42b3d4:	add	x1, x1, #0x330
  42b3d8:	add	x1, x1, #0x2a0
  42b3dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42b3e0:	add	x0, x0, #0xb60
  42b3e4:	bl	4149c4 <ferror@plt+0x10a34>
  42b3e8:	mov	x0, x21
  42b3ec:	b	42b4b4 <ferror@plt+0x27524>
  42b3f0:	mov	w3, #0x9f                  	// #159
  42b3f4:	mov	w2, #0x0                   	// #0
  42b3f8:	b	42b424 <ferror@plt+0x27494>
  42b3fc:	sbfiz	x1, x2, #2, #32
  42b400:	add	x1, x1, w2, sxtw
  42b404:	add	x1, x20, x1, lsl #1
  42b408:	add	x1, x1, #0x2
  42b40c:	mov	x0, x23
  42b410:	bl	422928 <ferror@plt+0x1e998>
  42b414:	b	42b480 <ferror@plt+0x274f0>
  42b418:	cmp	w1, w0
  42b41c:	csel	w3, w3, w2, cc  // cc = lo, ul, last
  42b420:	csel	w2, w2, w4, cc  // cc = lo, ul, last
  42b424:	mov	w4, w2
  42b428:	add	w2, w3, w2
  42b42c:	add	w2, w2, w2, lsr #31
  42b430:	asr	w2, w2, #1
  42b434:	sbfiz	x1, x2, #2, #32
  42b438:	add	x1, x1, w2, sxtw
  42b43c:	ldrh	w1, [x20, x1, lsl #1]
  42b440:	cmp	w1, w0
  42b444:	b.eq	42b3fc <ferror@plt+0x2746c>  // b.none
  42b448:	cmp	w4, w2
  42b44c:	b.ne	42b418 <ferror@plt+0x27488>  // b.any
  42b450:	b	42b470 <ferror@plt+0x274e0>
  42b454:	ldrb	w0, [x19]
  42b458:	cbz	w0, 42b4a0 <ferror@plt+0x27510>
  42b45c:	mov	x0, x19
  42b460:	bl	42b810 <ferror@plt+0x27880>
  42b464:	sub	w1, w0, #0xb5
  42b468:	cmp	w1, w24
  42b46c:	b.ls	42b3f0 <ferror@plt+0x27460>  // b.plast
  42b470:	bl	42a638 <ferror@plt+0x266a8>
  42b474:	mov	w1, w0
  42b478:	mov	x0, x23
  42b47c:	bl	423340 <ferror@plt+0x1f3b0>
  42b480:	ldrb	w0, [x19]
  42b484:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42b488:	ldr	x1, [x1, #3824]
  42b48c:	ldrb	w0, [x1, x0]
  42b490:	add	x19, x19, x0
  42b494:	tbnz	x22, #63, 42b454 <ferror@plt+0x274c4>
  42b498:	cmp	x19, x21
  42b49c:	b.cc	42b454 <ferror@plt+0x274c4>  // b.lo, b.ul, b.last
  42b4a0:	mov	w1, #0x0                   	// #0
  42b4a4:	mov	x0, x23
  42b4a8:	bl	4224b4 <ferror@plt+0x1e524>
  42b4ac:	ldp	x19, x20, [sp, #16]
  42b4b0:	ldp	x23, x24, [sp, #48]
  42b4b4:	ldp	x21, x22, [sp, #32]
  42b4b8:	ldp	x29, x30, [sp], #64
  42b4bc:	ret
  42b4c0:	mov	w2, #0x0                   	// #0
  42b4c4:	mov	w3, #0xffff                	// #65535
  42b4c8:	cmp	w0, w3
  42b4cc:	b.hi	42b518 <ferror@plt+0x27588>  // b.pmore
  42b4d0:	adrp	x2, 446000 <ferror@plt+0x42070>
  42b4d4:	add	x2, x2, #0x330
  42b4d8:	add	x4, x2, #0x8e8
  42b4dc:	add	x5, x2, #0xa18
  42b4e0:	add	x6, x2, #0xaf8
  42b4e4:	ubfx	x3, x0, #4, #4
  42b4e8:	add	x2, x2, #0xbd8
  42b4ec:	lsr	w7, w0, #8
  42b4f0:	ldrb	w2, [x2, w7, uxtw]
  42b4f4:	add	w2, w3, w2
  42b4f8:	ldrb	w2, [x6, w2, uxtw]
  42b4fc:	ubfx	x3, x0, #2, #2
  42b500:	add	w2, w2, w3
  42b504:	ldrb	w2, [x5, w2, uxtw]
  42b508:	and	w3, w0, #0x3
  42b50c:	add	w2, w2, w3
  42b510:	mov	w2, w2
  42b514:	ldrsh	w2, [x4, x2, lsl #1]
  42b518:	add	w2, w2, w0
  42b51c:	cmp	w0, w2
  42b520:	cset	w0, ne  // ne = any
  42b524:	cbz	x1, 42b52c <ferror@plt+0x2759c>
  42b528:	str	w2, [x1]
  42b52c:	ret
  42b530:	mov	w1, #0x1fff                	// #8191
  42b534:	cmp	w0, w1
  42b538:	b.hi	42b54c <ferror@plt+0x275bc>  // b.pmore
  42b53c:	adrp	x1, 447000 <ferror@plt+0x43070>
  42b540:	add	x1, x1, #0xd30
  42b544:	ldrb	w0, [x1, w0, uxtw]
  42b548:	ret
  42b54c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  42b550:	ldr	w1, [x1, #2080]
  42b554:	mov	w2, #0x170                 	// #368
  42b558:	mov	w4, #0x0                   	// #0
  42b55c:	adrp	x5, 446000 <ferror@plt+0x42070>
  42b560:	add	x5, x5, #0x330
  42b564:	add	x5, x5, #0xcd8
  42b568:	b	42b584 <ferror@plt+0x275f4>
  42b56c:	sub	w2, w1, #0x1
  42b570:	add	w1, w4, w2
  42b574:	add	w1, w1, w1, lsr #31
  42b578:	asr	w1, w1, #1
  42b57c:	cmp	w4, w2
  42b580:	b.gt	42b5cc <ferror@plt+0x2763c>
  42b584:	sbfiz	x3, x1, #3, #32
  42b588:	ldr	w3, [x5, x3]
  42b58c:	cmp	w0, w3
  42b590:	b.cc	42b56c <ferror@plt+0x275dc>  // b.lo, b.ul, b.last
  42b594:	add	x4, x5, w1, sxtw #3
  42b598:	ldrh	w4, [x4, #4]
  42b59c:	add	w3, w4, w3
  42b5a0:	cmp	w0, w3
  42b5a4:	b.cc	42b5b0 <ferror@plt+0x27620>  // b.lo, b.ul, b.last
  42b5a8:	add	w4, w1, #0x1
  42b5ac:	b	42b570 <ferror@plt+0x275e0>
  42b5b0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42b5b4:	str	w1, [x0, #2080]
  42b5b8:	adrp	x0, 446000 <ferror@plt+0x42070>
  42b5bc:	add	x0, x0, #0x330
  42b5c0:	add	x1, x0, w1, sxtw #3
  42b5c4:	ldrh	w0, [x1, #3294]
  42b5c8:	b	42b548 <ferror@plt+0x275b8>
  42b5cc:	mov	w0, #0x3d                  	// #61
  42b5d0:	b	42b548 <ferror@plt+0x275b8>
  42b5d4:	cmn	w0, #0x1
  42b5d8:	b.eq	42b5f8 <ferror@plt+0x27668>  // b.none
  42b5dc:	cmp	w0, #0x66
  42b5e0:	b.hi	42b600 <ferror@plt+0x27670>  // b.pmore
  42b5e4:	adrp	x1, 447000 <ferror@plt+0x43070>
  42b5e8:	add	x1, x1, #0x430
  42b5ec:	add	x1, x1, #0x760
  42b5f0:	ldr	w0, [x1, w0, sxtw #2]
  42b5f4:	ret
  42b5f8:	mov	w0, #0x0                   	// #0
  42b5fc:	b	42b5f4 <ferror@plt+0x27664>
  42b600:	mov	w0, #0x7a7a                	// #31354
  42b604:	movk	w0, #0x5a7a, lsl #16
  42b608:	b	42b5f4 <ferror@plt+0x27664>
  42b60c:	mov	w3, w0
  42b610:	cbz	w0, 42b644 <ferror@plt+0x276b4>
  42b614:	mov	x0, #0x0                   	// #0
  42b618:	adrp	x2, 447000 <ferror@plt+0x43070>
  42b61c:	add	x2, x2, #0x430
  42b620:	add	x2, x2, #0x760
  42b624:	ldr	w1, [x2, x0, lsl #2]
  42b628:	cmp	w1, w3
  42b62c:	b.eq	42b640 <ferror@plt+0x276b0>  // b.none
  42b630:	add	x0, x0, #0x1
  42b634:	cmp	x0, #0x67
  42b638:	b.ne	42b624 <ferror@plt+0x27694>  // b.any
  42b63c:	mov	w0, #0x3d                  	// #61
  42b640:	ret
  42b644:	mov	w0, #0xffffffff            	// #-1
  42b648:	b	42b640 <ferror@plt+0x276b0>
  42b64c:	mov	x2, x0
  42b650:	sub	x0, x1, #0x1
  42b654:	cmp	x0, x2
  42b658:	b.cc	42b684 <ferror@plt+0x276f4>  // b.lo, b.ul, b.last
  42b65c:	sub	x2, x2, #0x1
  42b660:	ldrb	w1, [x0]
  42b664:	and	w1, w1, #0xc0
  42b668:	cmp	w1, #0x80
  42b66c:	b.ne	42b680 <ferror@plt+0x276f0>  // b.any
  42b670:	sub	x0, x0, #0x1
  42b674:	cmp	x0, x2
  42b678:	b.ne	42b660 <ferror@plt+0x276d0>  // b.any
  42b67c:	mov	x0, #0x0                   	// #0
  42b680:	ret
  42b684:	mov	x0, #0x0                   	// #0
  42b688:	b	42b680 <ferror@plt+0x276f0>
  42b68c:	ldrb	w2, [x0]
  42b690:	cbz	w2, 42b6f4 <ferror@plt+0x27764>
  42b694:	cbz	x1, 42b6c8 <ferror@plt+0x27738>
  42b698:	add	x0, x0, #0x1
  42b69c:	cmp	x1, x0
  42b6a0:	b.ls	42b6f4 <ferror@plt+0x27764>  // b.plast
  42b6a4:	ldrb	w2, [x0]
  42b6a8:	and	w2, w2, #0xc0
  42b6ac:	cmp	w2, #0x80
  42b6b0:	b.ne	42b6f4 <ferror@plt+0x27764>  // b.any
  42b6b4:	add	x0, x0, #0x1
  42b6b8:	cmp	x1, x0
  42b6bc:	b.ne	42b6a4 <ferror@plt+0x27714>  // b.any
  42b6c0:	mov	x0, #0x0                   	// #0
  42b6c4:	b	42b6fc <ferror@plt+0x2776c>
  42b6c8:	add	x1, x0, #0x1
  42b6cc:	ldrb	w0, [x0, #1]
  42b6d0:	and	w0, w0, #0xc0
  42b6d4:	cmp	w0, #0x80
  42b6d8:	b.ne	42b6ec <ferror@plt+0x2775c>  // b.any
  42b6dc:	ldrb	w0, [x1, #1]!
  42b6e0:	and	w0, w0, #0xc0
  42b6e4:	cmp	w0, #0x80
  42b6e8:	b.eq	42b6dc <ferror@plt+0x2774c>  // b.none
  42b6ec:	mov	x0, x1
  42b6f0:	b	42b6fc <ferror@plt+0x2776c>
  42b6f4:	cmp	x0, x1
  42b6f8:	csel	x0, x0, xzr, ne  // ne = any
  42b6fc:	ret
  42b700:	ldrb	w1, [x0, #-1]!
  42b704:	and	w1, w1, #0xc0
  42b708:	cmp	w1, #0x80
  42b70c:	b.eq	42b700 <ferror@plt+0x27770>  // b.none
  42b710:	ret
  42b714:	cmp	x0, #0x0
  42b718:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  42b71c:	b.ne	42b7a0 <ferror@plt+0x27810>  // b.any
  42b720:	mov	x2, x0
  42b724:	tbnz	x1, #63, 42b7d0 <ferror@plt+0x27840>
  42b728:	mov	x0, x1
  42b72c:	cbz	x1, 42b80c <ferror@plt+0x2787c>
  42b730:	ldrb	w3, [x2]
  42b734:	mov	x0, #0x0                   	// #0
  42b738:	cbz	w3, 42b80c <ferror@plt+0x2787c>
  42b73c:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42b740:	add	x0, x0, #0xd68
  42b744:	and	x3, x3, #0xff
  42b748:	add	x0, x0, #0x10
  42b74c:	ldrb	w3, [x0, x3]
  42b750:	add	x4, x2, x3
  42b754:	mov	x5, x3
  42b758:	mov	x0, #0x0                   	// #0
  42b75c:	adrp	x6, 45a000 <ferror@plt+0x56070>
  42b760:	add	x6, x6, #0xd68
  42b764:	add	x6, x6, #0x10
  42b768:	cmp	x3, x1
  42b76c:	b.ge	42b794 <ferror@plt+0x27804>  // b.tcont
  42b770:	ldrb	w3, [x4]
  42b774:	cbz	w3, 42b794 <ferror@plt+0x27804>
  42b778:	add	x0, x0, #0x1
  42b77c:	and	x3, x3, #0xff
  42b780:	ldrb	w3, [x6, x3]
  42b784:	add	x4, x4, x3
  42b788:	sub	x5, x4, x2
  42b78c:	cmp	x5, x1
  42b790:	b.lt	42b770 <ferror@plt+0x277e0>  // b.tstop
  42b794:	cmp	x1, x5
  42b798:	cinc	x0, x0, ge  // ge = tcont
  42b79c:	ret
  42b7a0:	stp	x29, x30, [sp, #-16]!
  42b7a4:	mov	x29, sp
  42b7a8:	adrp	x2, 45a000 <ferror@plt+0x56070>
  42b7ac:	add	x2, x2, #0xc30
  42b7b0:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42b7b4:	add	x1, x1, #0xd68
  42b7b8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42b7bc:	add	x0, x0, #0xb60
  42b7c0:	bl	4149c4 <ferror@plt+0x10a34>
  42b7c4:	mov	x0, #0x0                   	// #0
  42b7c8:	ldp	x29, x30, [sp], #16
  42b7cc:	ret
  42b7d0:	ldrb	w1, [x0]
  42b7d4:	cbz	w1, 42b804 <ferror@plt+0x27874>
  42b7d8:	mov	x0, #0x0                   	// #0
  42b7dc:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42b7e0:	add	x3, x3, #0xd68
  42b7e4:	add	x3, x3, #0x10
  42b7e8:	and	x1, x1, #0xff
  42b7ec:	ldrb	w1, [x3, x1]
  42b7f0:	add	x2, x2, x1
  42b7f4:	add	x0, x0, #0x1
  42b7f8:	ldrb	w1, [x2]
  42b7fc:	cbnz	w1, 42b7e8 <ferror@plt+0x27858>
  42b800:	ret
  42b804:	mov	x0, #0x0                   	// #0
  42b808:	ret
  42b80c:	ret
  42b810:	mov	x4, x0
  42b814:	ldrb	w1, [x0]
  42b818:	and	w0, w1, #0x7f
  42b81c:	tbnz	w1, #7, 42b824 <ferror@plt+0x27894>
  42b820:	ret
  42b824:	and	w0, w1, #0xe0
  42b828:	cmp	w0, #0xc0
  42b82c:	b.eq	42b878 <ferror@plt+0x278e8>  // b.none
  42b830:	and	w0, w1, #0xf0
  42b834:	cmp	w0, #0xe0
  42b838:	b.eq	42b8b0 <ferror@plt+0x27920>  // b.none
  42b83c:	and	w0, w1, #0xf8
  42b840:	cmp	w0, #0xf0
  42b844:	b.eq	42b8bc <ferror@plt+0x2792c>  // b.none
  42b848:	and	w0, w1, #0xfc
  42b84c:	cmp	w0, #0xf8
  42b850:	b.eq	42b8c8 <ferror@plt+0x27938>  // b.none
  42b854:	and	w2, w1, #0xfe
  42b858:	mov	w5, #0x6                   	// #6
  42b85c:	mov	w0, #0x1                   	// #1
  42b860:	cmp	w2, #0xfc
  42b864:	b.eq	42b880 <ferror@plt+0x278f0>  // b.none
  42b868:	mov	w0, #0xffffffff            	// #-1
  42b86c:	b	42b820 <ferror@plt+0x27890>
  42b870:	mov	w0, #0xffffffff            	// #-1
  42b874:	b	42b820 <ferror@plt+0x27890>
  42b878:	mov	w5, #0x2                   	// #2
  42b87c:	mov	w0, #0x1f                  	// #31
  42b880:	and	w0, w1, w0
  42b884:	mov	x1, #0x1                   	// #1
  42b888:	ldrb	w2, [x4, x1]
  42b88c:	and	w3, w2, #0xc0
  42b890:	cmp	w3, #0x80
  42b894:	b.ne	42b870 <ferror@plt+0x278e0>  // b.any
  42b898:	bfi	w2, w0, #6, #26
  42b89c:	mov	w0, w2
  42b8a0:	add	x1, x1, #0x1
  42b8a4:	cmp	w5, w1
  42b8a8:	b.gt	42b888 <ferror@plt+0x278f8>
  42b8ac:	b	42b820 <ferror@plt+0x27890>
  42b8b0:	mov	w5, #0x3                   	// #3
  42b8b4:	mov	w0, #0xf                   	// #15
  42b8b8:	b	42b880 <ferror@plt+0x278f0>
  42b8bc:	mov	w5, #0x4                   	// #4
  42b8c0:	mov	w0, #0x7                   	// #7
  42b8c4:	b	42b880 <ferror@plt+0x278f0>
  42b8c8:	mov	w5, #0x5                   	// #5
  42b8cc:	mov	w0, #0x3                   	// #3
  42b8d0:	b	42b880 <ferror@plt+0x278f0>
  42b8d4:	mov	x2, x0
  42b8d8:	mov	x3, x1
  42b8dc:	cmp	x0, x1
  42b8e0:	b.hi	42b918 <ferror@plt+0x27988>  // b.pmore
  42b8e4:	mov	x0, #0x0                   	// #0
  42b8e8:	adrp	x4, 45a000 <ferror@plt+0x56070>
  42b8ec:	add	x4, x4, #0xd68
  42b8f0:	add	x4, x4, #0x10
  42b8f4:	b.cs	42b914 <ferror@plt+0x27984>  // b.hs, b.nlast
  42b8f8:	ldrb	w1, [x2]
  42b8fc:	ldrb	w1, [x4, x1]
  42b900:	add	x2, x2, x1
  42b904:	add	x0, x0, #0x1
  42b908:	cmp	x3, x2
  42b90c:	b.hi	42b8f8 <ferror@plt+0x27968>  // b.pmore
  42b910:	ret
  42b914:	ret
  42b918:	stp	x29, x30, [sp, #-16]!
  42b91c:	mov	x29, sp
  42b920:	mov	x1, x0
  42b924:	mov	x0, x3
  42b928:	bl	42b8d4 <ferror@plt+0x27944>
  42b92c:	neg	x0, x0
  42b930:	ldp	x29, x30, [sp], #16
  42b934:	ret
  42b938:	stp	x29, x30, [sp, #-32]!
  42b93c:	mov	x29, sp
  42b940:	stp	x19, x20, [sp, #16]
  42b944:	mov	x20, x1
  42b948:	cmp	x1, #0x0
  42b94c:	b.le	42b98c <ferror@plt+0x279fc>
  42b950:	sub	x20, x1, #0x1
  42b954:	mov	x19, x0
  42b958:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42b95c:	add	x1, x1, #0xd68
  42b960:	add	x1, x1, #0x10
  42b964:	ldrb	w0, [x19]
  42b968:	ldrb	w0, [x1, x0]
  42b96c:	add	x19, x19, x0
  42b970:	sub	x20, x20, #0x1
  42b974:	cmn	x20, #0x1
  42b978:	b.ne	42b964 <ferror@plt+0x279d4>  // b.any
  42b97c:	mov	x0, x19
  42b980:	ldp	x19, x20, [sp, #16]
  42b984:	ldp	x29, x30, [sp], #32
  42b988:	ret
  42b98c:	mov	x19, x0
  42b990:	cbnz	x1, 42b9b0 <ferror@plt+0x27a20>
  42b994:	b	42b97c <ferror@plt+0x279ec>
  42b998:	mov	x1, x0
  42b99c:	mov	x0, x19
  42b9a0:	bl	42b8d4 <ferror@plt+0x27944>
  42b9a4:	adds	x20, x20, x0
  42b9a8:	b.eq	42b97c <ferror@plt+0x279ec>  // b.none
  42b9ac:	mov	x0, x19
  42b9b0:	add	x19, x0, x20
  42b9b4:	ldrb	w1, [x0, x20]
  42b9b8:	and	w1, w1, #0xc0
  42b9bc:	cmp	w1, #0x80
  42b9c0:	b.ne	42b998 <ferror@plt+0x27a08>  // b.any
  42b9c4:	ldrb	w2, [x19, #-1]!
  42b9c8:	and	w2, w2, #0xc0
  42b9cc:	cmp	w2, #0x80
  42b9d0:	b.eq	42b9c4 <ferror@plt+0x27a34>  // b.none
  42b9d4:	b	42b998 <ferror@plt+0x27a08>
  42b9d8:	stp	x29, x30, [sp, #-48]!
  42b9dc:	mov	x29, sp
  42b9e0:	stp	x19, x20, [sp, #16]
  42b9e4:	str	x21, [sp, #32]
  42b9e8:	mov	x19, x1
  42b9ec:	mov	x20, x2
  42b9f0:	bl	42b938 <ferror@plt+0x279a8>
  42b9f4:	mov	x21, x0
  42b9f8:	sub	x1, x20, x19
  42b9fc:	bl	42b938 <ferror@plt+0x279a8>
  42ba00:	sub	x19, x0, x21
  42ba04:	add	x0, x19, #0x1
  42ba08:	bl	41334c <ferror@plt+0xf3bc>
  42ba0c:	mov	x20, x0
  42ba10:	mov	x2, x19
  42ba14:	mov	x1, x21
  42ba18:	bl	403460 <memcpy@plt>
  42ba1c:	strb	wzr, [x20, x19]
  42ba20:	mov	x0, x20
  42ba24:	ldp	x19, x20, [sp, #16]
  42ba28:	ldr	x21, [sp, #32]
  42ba2c:	ldp	x29, x30, [sp], #48
  42ba30:	ret
  42ba34:	stp	x29, x30, [sp, #-32]!
  42ba38:	mov	x29, sp
  42ba3c:	stp	x19, x20, [sp, #16]
  42ba40:	mov	x20, x0
  42ba44:	mov	x4, x1
  42ba48:	adrp	x5, 45a000 <ferror@plt+0x56070>
  42ba4c:	add	x5, x5, #0xd68
  42ba50:	add	x5, x5, #0x10
  42ba54:	cbz	x2, 42ba74 <ferror@plt+0x27ae4>
  42ba58:	ldrb	w3, [x4]
  42ba5c:	cbz	w3, 42ba74 <ferror@plt+0x27ae4>
  42ba60:	and	x3, x3, #0xff
  42ba64:	ldrb	w3, [x5, x3]
  42ba68:	add	x4, x4, x3
  42ba6c:	subs	x2, x2, #0x1
  42ba70:	b.ne	42ba58 <ferror@plt+0x27ac8>  // b.any
  42ba74:	sub	x19, x4, x1
  42ba78:	mov	x2, x19
  42ba7c:	mov	x0, x20
  42ba80:	bl	403e10 <strncpy@plt>
  42ba84:	strb	wzr, [x20, x19]
  42ba88:	mov	x0, x20
  42ba8c:	ldp	x19, x20, [sp, #16]
  42ba90:	ldp	x29, x30, [sp], #32
  42ba94:	ret
  42ba98:	mov	w3, w0
  42ba9c:	cmp	w0, #0x7f
  42baa0:	b.ls	42bb48 <ferror@plt+0x27bb8>  // b.plast
  42baa4:	cmp	w0, #0x7ff
  42baa8:	b.ls	42baf4 <ferror@plt+0x27b64>  // b.plast
  42baac:	mov	w0, #0xffff                	// #65535
  42bab0:	cmp	w3, w0
  42bab4:	b.ls	42bb30 <ferror@plt+0x27ba0>  // b.plast
  42bab8:	mov	w0, #0x1fffff              	// #2097151
  42babc:	cmp	w3, w0
  42bac0:	b.ls	42bb3c <ferror@plt+0x27bac>  // b.plast
  42bac4:	mov	w0, #0x3ffffff             	// #67108863
  42bac8:	cmp	w3, w0
  42bacc:	mov	w5, #0xf8                  	// #248
  42bad0:	mov	w2, #0xfc                  	// #252
  42bad4:	csel	w5, w5, w2, ls  // ls = plast
  42bad8:	mov	w0, #0x5                   	// #5
  42badc:	mov	w2, #0x6                   	// #6
  42bae0:	csel	w0, w0, w2, ls  // ls = plast
  42bae4:	b	42bafc <ferror@plt+0x27b6c>
  42bae8:	mov	w5, #0x0                   	// #0
  42baec:	mov	w0, #0x1                   	// #1
  42baf0:	b	42bb24 <ferror@plt+0x27b94>
  42baf4:	mov	w5, #0xc0                  	// #192
  42baf8:	mov	w0, #0x2                   	// #2
  42bafc:	cbz	x1, 42bb2c <ferror@plt+0x27b9c>
  42bb00:	sub	w2, w0, #0x1
  42bb04:	sxtw	x2, w2
  42bb08:	and	w4, w3, #0x3f
  42bb0c:	orr	w4, w4, #0xffffff80
  42bb10:	strb	w4, [x1, x2]
  42bb14:	lsr	w3, w3, #6
  42bb18:	sub	x2, x2, #0x1
  42bb1c:	cmp	w2, #0x0
  42bb20:	b.gt	42bb08 <ferror@plt+0x27b78>
  42bb24:	orr	w3, w3, w5
  42bb28:	strb	w3, [x1]
  42bb2c:	ret
  42bb30:	mov	w5, #0xe0                  	// #224
  42bb34:	mov	w0, #0x3                   	// #3
  42bb38:	b	42bafc <ferror@plt+0x27b6c>
  42bb3c:	mov	w5, #0xf0                  	// #240
  42bb40:	mov	w0, #0x4                   	// #4
  42bb44:	b	42bafc <ferror@plt+0x27b6c>
  42bb48:	cbnz	x1, 42bae8 <ferror@plt+0x27b58>
  42bb4c:	mov	w0, #0x1                   	// #1
  42bb50:	b	42bb2c <ferror@plt+0x27b9c>
  42bb54:	stp	x29, x30, [sp, #-64]!
  42bb58:	mov	x29, sp
  42bb5c:	stp	x19, x20, [sp, #16]
  42bb60:	str	x21, [sp, #32]
  42bb64:	mov	x19, x0
  42bb68:	mov	x20, x1
  42bb6c:	mov	w0, w2
  42bb70:	add	x21, sp, #0x30
  42bb74:	mov	x1, x21
  42bb78:	bl	42ba98 <ferror@plt+0x27b08>
  42bb7c:	strb	wzr, [x21, w0, sxtw]
  42bb80:	mov	x2, x21
  42bb84:	mov	x1, x20
  42bb88:	mov	x0, x19
  42bb8c:	bl	421e84 <ferror@plt+0x1def4>
  42bb90:	ldp	x19, x20, [sp, #16]
  42bb94:	ldr	x21, [sp, #32]
  42bb98:	ldp	x29, x30, [sp], #64
  42bb9c:	ret
  42bba0:	stp	x29, x30, [sp, #-64]!
  42bba4:	mov	x29, sp
  42bba8:	stp	x19, x20, [sp, #16]
  42bbac:	str	x21, [sp, #32]
  42bbb0:	mov	x19, x0
  42bbb4:	mov	x20, x1
  42bbb8:	mov	w0, w2
  42bbbc:	add	x21, sp, #0x30
  42bbc0:	mov	x1, x21
  42bbc4:	bl	42ba98 <ferror@plt+0x27b08>
  42bbc8:	strb	wzr, [x21, w0, sxtw]
  42bbcc:	mov	x2, x21
  42bbd0:	mov	x1, x20
  42bbd4:	mov	x0, x19
  42bbd8:	bl	4220c0 <ferror@plt+0x1e130>
  42bbdc:	ldp	x19, x20, [sp, #16]
  42bbe0:	ldr	x21, [sp, #32]
  42bbe4:	ldp	x29, x30, [sp], #64
  42bbe8:	ret
  42bbec:	mov	x2, x0
  42bbf0:	mov	w0, #0xfffffffe            	// #-2
  42bbf4:	cbz	x1, 42bcf8 <ferror@plt+0x27d68>
  42bbf8:	ldrb	w3, [x2]
  42bbfc:	mov	w0, w3
  42bc00:	cmp	w3, #0x7f
  42bc04:	b.ls	42bcf8 <ferror@plt+0x27d68>  // b.plast
  42bc08:	cmp	w3, #0xbf
  42bc0c:	b.ls	42bd04 <ferror@plt+0x27d74>  // b.plast
  42bc10:	cmp	w3, #0xdf
  42bc14:	b.hi	42bc88 <ferror@plt+0x27cf8>  // b.pmore
  42bc18:	and	w0, w3, #0x1f
  42bc1c:	mov	w5, #0x80                  	// #128
  42bc20:	mov	w3, #0x2                   	// #2
  42bc24:	mov	w4, w3
  42bc28:	cmp	x1, w3, uxtw
  42bc2c:	b.cc	42bd1c <ferror@plt+0x27d8c>  // b.lo, b.ul, b.last
  42bc30:	add	x1, x2, #0x1
  42bc34:	add	x2, x2, x4
  42bc38:	ldrb	w3, [x1]
  42bc3c:	and	w4, w3, #0xc0
  42bc40:	cmp	w4, #0x80
  42bc44:	b.ne	42bcec <ferror@plt+0x27d5c>  // b.any
  42bc48:	bfi	w3, w0, #6, #26
  42bc4c:	mov	w0, w3
  42bc50:	add	x1, x1, #0x1
  42bc54:	cmp	x1, x2
  42bc58:	b.ne	42bc38 <ferror@plt+0x27ca8>  // b.any
  42bc5c:	cmp	w3, w5
  42bc60:	b.cc	42bd14 <ferror@plt+0x27d84>  // b.lo, b.ul, b.last
  42bc64:	tbnz	w3, #31, 42bcf8 <ferror@plt+0x27d68>
  42bc68:	mov	w1, #0x10ffff              	// #1114111
  42bc6c:	cmp	w3, w1
  42bc70:	b.hi	42bcfc <ferror@plt+0x27d6c>  // b.pmore
  42bc74:	and	w2, w3, #0xfffff800
  42bc78:	mov	w1, #0xd800                	// #55296
  42bc7c:	cmp	w2, w1
  42bc80:	csinv	w0, w3, wzr, ne  // ne = any
  42bc84:	b	42bcf8 <ferror@plt+0x27d68>
  42bc88:	cmp	w3, #0xef
  42bc8c:	b.hi	42bca0 <ferror@plt+0x27d10>  // b.pmore
  42bc90:	and	w0, w3, #0xf
  42bc94:	mov	w5, #0x800                 	// #2048
  42bc98:	mov	w3, #0x3                   	// #3
  42bc9c:	b	42bc24 <ferror@plt+0x27c94>
  42bca0:	cmp	w3, #0xf7
  42bca4:	b.hi	42bcb8 <ferror@plt+0x27d28>  // b.pmore
  42bca8:	and	w0, w3, #0x7
  42bcac:	mov	w5, #0x10000               	// #65536
  42bcb0:	mov	w3, #0x4                   	// #4
  42bcb4:	b	42bc24 <ferror@plt+0x27c94>
  42bcb8:	cmp	w3, #0xfb
  42bcbc:	b.hi	42bcd0 <ferror@plt+0x27d40>  // b.pmore
  42bcc0:	and	w0, w3, #0x3
  42bcc4:	mov	w5, #0x200000              	// #2097152
  42bcc8:	mov	w3, #0x5                   	// #5
  42bccc:	b	42bc24 <ferror@plt+0x27c94>
  42bcd0:	mov	w0, #0xffffffff            	// #-1
  42bcd4:	cmp	w3, #0xfd
  42bcd8:	b.hi	42bcf8 <ferror@plt+0x27d68>  // b.pmore
  42bcdc:	and	w0, w3, #0x1
  42bce0:	mov	w5, #0x4000000             	// #67108864
  42bce4:	mov	w3, #0x6                   	// #6
  42bce8:	b	42bc24 <ferror@plt+0x27c94>
  42bcec:	cmp	w3, #0x0
  42bcf0:	cset	w0, ne  // ne = any
  42bcf4:	sub	w0, w0, #0x2
  42bcf8:	ret
  42bcfc:	mov	w0, #0xffffffff            	// #-1
  42bd00:	b	42bcf8 <ferror@plt+0x27d68>
  42bd04:	mov	w0, #0xffffffff            	// #-1
  42bd08:	b	42bcf8 <ferror@plt+0x27d68>
  42bd0c:	mov	w0, #0xffffffff            	// #-1
  42bd10:	b	42bcf8 <ferror@plt+0x27d68>
  42bd14:	mov	w0, #0xffffffff            	// #-1
  42bd18:	b	42bcf8 <ferror@plt+0x27d68>
  42bd1c:	mov	w3, #0x1                   	// #1
  42bd20:	cmp	x1, #0x1
  42bd24:	b.le	42bd4c <ferror@plt+0x27dbc>
  42bd28:	ldrb	w0, [x2, w3, uxtw]
  42bd2c:	and	w0, w0, #0xc0
  42bd30:	cmp	w0, #0x80
  42bd34:	b.ne	42bd0c <ferror@plt+0x27d7c>  // b.any
  42bd38:	add	w3, w3, #0x1
  42bd3c:	cmp	x1, w3, uxtw
  42bd40:	b.gt	42bd28 <ferror@plt+0x27d98>
  42bd44:	mov	w0, #0xfffffffe            	// #-2
  42bd48:	b	42bcf8 <ferror@plt+0x27d68>
  42bd4c:	mov	w0, #0xfffffffe            	// #-2
  42bd50:	b	42bcf8 <ferror@plt+0x27d68>
  42bd54:	stp	x29, x30, [sp, #-48]!
  42bd58:	mov	x29, sp
  42bd5c:	stp	x19, x20, [sp, #16]
  42bd60:	mov	x19, x0
  42bd64:	cbz	x0, 42bdb8 <ferror@plt+0x27e28>
  42bd68:	str	x21, [sp, #32]
  42bd6c:	mov	x21, x2
  42bd70:	tbnz	x1, #63, 42bde0 <ferror@plt+0x27e50>
  42bd74:	add	x2, x0, x1
  42bd78:	mov	x1, x0
  42bd7c:	mov	w20, #0x0                   	// #0
  42bd80:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42bd84:	add	x3, x3, #0xd68
  42bd88:	add	x3, x3, #0x10
  42bd8c:	cmp	x0, x2
  42bd90:	b.cs	42beac <ferror@plt+0x27f1c>  // b.hs, b.nlast
  42bd94:	ldrb	w0, [x1]
  42bd98:	cbz	w0, 42be14 <ferror@plt+0x27e84>
  42bd9c:	and	x0, x0, #0xff
  42bda0:	ldrb	w0, [x3, x0]
  42bda4:	add	x1, x1, x0
  42bda8:	add	w20, w20, #0x1
  42bdac:	cmp	x1, x2
  42bdb0:	b.cc	42bd94 <ferror@plt+0x27e04>  // b.lo, b.ul, b.last
  42bdb4:	b	42be14 <ferror@plt+0x27e84>
  42bdb8:	adrp	x2, 43c000 <ferror@plt+0x38070>
  42bdbc:	add	x2, x2, #0xfc0
  42bdc0:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42bdc4:	add	x1, x1, #0xd68
  42bdc8:	add	x1, x1, #0x110
  42bdcc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42bdd0:	add	x0, x0, #0xb60
  42bdd4:	bl	4149c4 <ferror@plt+0x10a34>
  42bdd8:	mov	x0, x19
  42bddc:	b	42bed0 <ferror@plt+0x27f40>
  42bde0:	ldrb	w0, [x0]
  42bde4:	cbz	w0, 42beac <ferror@plt+0x27f1c>
  42bde8:	mov	x1, x19
  42bdec:	mov	w20, #0x0                   	// #0
  42bdf0:	adrp	x2, 45a000 <ferror@plt+0x56070>
  42bdf4:	add	x2, x2, #0xd68
  42bdf8:	add	x2, x2, #0x10
  42bdfc:	and	x0, x0, #0xff
  42be00:	ldrb	w0, [x2, x0]
  42be04:	add	x1, x1, x0
  42be08:	add	w20, w20, #0x1
  42be0c:	ldrb	w0, [x1]
  42be10:	cbnz	w0, 42bdfc <ferror@plt+0x27e6c>
  42be14:	add	w0, w20, #0x1
  42be18:	mov	x1, #0x4                   	// #4
  42be1c:	sxtw	x0, w0
  42be20:	bl	4135bc <ferror@plt+0xf62c>
  42be24:	cmp	w20, #0x0
  42be28:	b.le	42bea4 <ferror@plt+0x27f14>
  42be2c:	mov	x6, #0x0                   	// #0
  42be30:	mov	w7, #0xfffd                	// #65533
  42be34:	b	42be78 <ferror@plt+0x27ee8>
  42be38:	mov	w1, #0x40                  	// #64
  42be3c:	tbz	w2, #6, 42be98 <ferror@plt+0x27f08>
  42be40:	ldrb	w5, [x4], #1
  42be44:	mov	w2, w5
  42be48:	bfi	w2, w3, #6, #26
  42be4c:	mov	w3, w2
  42be50:	lsl	w1, w1, #5
  42be54:	tst	w2, w1
  42be58:	b.ne	42be40 <ferror@plt+0x27eb0>  // b.any
  42be5c:	sub	w1, w1, #0x1
  42be60:	and	w1, w1, w2
  42be64:	str	w1, [x0, x6, lsl #2]
  42be68:	mov	x19, x4
  42be6c:	add	x6, x6, #0x1
  42be70:	cmp	w20, w6
  42be74:	b.le	42bebc <ferror@plt+0x27f2c>
  42be78:	mov	x4, x19
  42be7c:	ldrb	w2, [x4], #1
  42be80:	mov	w3, w2
  42be84:	cmp	w2, #0x7f
  42be88:	b.hi	42be38 <ferror@plt+0x27ea8>  // b.pmore
  42be8c:	str	w2, [x0, x6, lsl #2]
  42be90:	mov	x19, x4
  42be94:	b	42be6c <ferror@plt+0x27edc>
  42be98:	str	w7, [x0, x6, lsl #2]
  42be9c:	mov	x19, x4
  42bea0:	b	42be6c <ferror@plt+0x27edc>
  42bea4:	mov	w20, #0x0                   	// #0
  42bea8:	b	42bebc <ferror@plt+0x27f2c>
  42beac:	mov	x1, #0x4                   	// #4
  42beb0:	mov	x0, #0x1                   	// #1
  42beb4:	bl	4135bc <ferror@plt+0xf62c>
  42beb8:	mov	w20, #0x0                   	// #0
  42bebc:	str	wzr, [x0, w20, sxtw #2]
  42bec0:	cbz	x21, 42bedc <ferror@plt+0x27f4c>
  42bec4:	sxtw	x20, w20
  42bec8:	str	x20, [x21]
  42becc:	ldr	x21, [sp, #32]
  42bed0:	ldp	x19, x20, [sp, #16]
  42bed4:	ldp	x29, x30, [sp], #48
  42bed8:	ret
  42bedc:	ldr	x21, [sp, #32]
  42bee0:	b	42bed0 <ferror@plt+0x27f40>
  42bee4:	stp	x29, x30, [sp, #-80]!
  42bee8:	mov	x29, sp
  42beec:	stp	x19, x20, [sp, #16]
  42bef0:	stp	x21, x22, [sp, #32]
  42bef4:	stp	x23, x24, [sp, #48]
  42bef8:	stp	x25, x26, [sp, #64]
  42befc:	mov	x21, x0
  42bf00:	mov	x22, x2
  42bf04:	mov	x23, x3
  42bf08:	mov	x24, x4
  42bf0c:	mov	x19, x0
  42bf10:	mov	w20, #0x0                   	// #0
  42bf14:	mov	x9, #0x6                   	// #6
  42bf18:	add	x8, x0, x1
  42bf1c:	mov	w30, #0x4000000             	// #67108864
  42bf20:	mov	w18, #0x6                   	// #6
  42bf24:	mov	w17, #0x200000              	// #2097152
  42bf28:	mov	w16, #0x5                   	// #5
  42bf2c:	mov	w15, #0x10000               	// #65536
  42bf30:	mov	w14, #0x4                   	// #4
  42bf34:	mov	w13, #0x800                 	// #2048
  42bf38:	mov	w12, #0x3                   	// #3
  42bf3c:	mov	w11, #0x80                  	// #128
  42bf40:	mov	w10, #0x2                   	// #2
  42bf44:	adrp	x4, 45a000 <ferror@plt+0x56070>
  42bf48:	add	x4, x4, #0xd68
  42bf4c:	add	x4, x4, #0x10
  42bf50:	b	42c078 <ferror@plt+0x280e8>
  42bf54:	cmp	w5, #0xef
  42bf58:	b.hi	42bf6c <ferror@plt+0x27fdc>  // b.pmore
  42bf5c:	and	w6, w5, #0xf
  42bf60:	mov	w25, w13
  42bf64:	mov	w3, w12
  42bf68:	b	42c0b4 <ferror@plt+0x28124>
  42bf6c:	cmp	w5, #0xf7
  42bf70:	b.hi	42bf84 <ferror@plt+0x27ff4>  // b.pmore
  42bf74:	and	w6, w5, #0x7
  42bf78:	mov	w25, w15
  42bf7c:	mov	w3, w14
  42bf80:	b	42c0b4 <ferror@plt+0x28124>
  42bf84:	cmp	w5, #0xfb
  42bf88:	b.hi	42bf9c <ferror@plt+0x2800c>  // b.pmore
  42bf8c:	and	w6, w5, #0x3
  42bf90:	mov	w25, w17
  42bf94:	mov	w3, w16
  42bf98:	b	42c0b4 <ferror@plt+0x28124>
  42bf9c:	cmp	w5, #0xfd
  42bfa0:	b.hi	42c190 <ferror@plt+0x28200>  // b.pmore
  42bfa4:	and	w6, w5, #0x1
  42bfa8:	mov	w25, w30
  42bfac:	mov	w3, w18
  42bfb0:	b	42c0b4 <ferror@plt+0x28124>
  42bfb4:	cmp	w0, #0x0
  42bfb8:	cset	w6, ne  // ne = any
  42bfbc:	sub	w6, w6, #0x2
  42bfc0:	cmn	w6, #0x2
  42bfc4:	b.ne	42c114 <ferror@plt+0x28184>  // b.any
  42bfc8:	cbz	x22, 42c0f0 <ferror@plt+0x28160>
  42bfcc:	add	w0, w20, #0x1
  42bfd0:	mov	x1, #0x4                   	// #4
  42bfd4:	sxtw	x0, w0
  42bfd8:	bl	4135bc <ferror@plt+0xf62c>
  42bfdc:	mov	x25, x0
  42bfe0:	cmp	w20, #0x0
  42bfe4:	b.le	42c138 <ferror@plt+0x281a8>
  42bfe8:	mov	x19, x21
  42bfec:	mov	x24, #0x0                   	// #0
  42bff0:	adrp	x26, 45a000 <ferror@plt+0x56070>
  42bff4:	add	x26, x26, #0xd68
  42bff8:	add	x26, x26, #0x10
  42bffc:	mov	x0, x19
  42c000:	bl	42b810 <ferror@plt+0x27880>
  42c004:	str	w0, [x25, x24, lsl #2]
  42c008:	ldrb	w1, [x19]
  42c00c:	ldrb	w1, [x26, x1]
  42c010:	add	x19, x19, x1
  42c014:	add	x24, x24, #0x1
  42c018:	cmp	w20, w24
  42c01c:	b.gt	42bffc <ferror@plt+0x2806c>
  42c020:	mov	w0, w20
  42c024:	str	wzr, [x25, w0, sxtw #2]
  42c028:	cbz	x23, 42c034 <ferror@plt+0x280a4>
  42c02c:	sxtw	x20, w20
  42c030:	str	x20, [x23]
  42c034:	cbz	x22, 42c040 <ferror@plt+0x280b0>
  42c038:	sub	x19, x19, x21
  42c03c:	str	x19, [x22]
  42c040:	mov	x0, x25
  42c044:	ldp	x19, x20, [sp, #16]
  42c048:	ldp	x21, x22, [sp, #32]
  42c04c:	ldp	x23, x24, [sp, #48]
  42c050:	ldp	x25, x26, [sp, #64]
  42c054:	ldp	x29, x30, [sp], #80
  42c058:	ret
  42c05c:	cmp	w0, w25
  42c060:	b.cc	42c1a0 <ferror@plt+0x28210>  // b.lo, b.ul, b.last
  42c064:	tbnz	w0, #31, 42bfc0 <ferror@plt+0x28030>
  42c068:	add	w20, w20, #0x1
  42c06c:	and	x5, x5, #0xff
  42c070:	ldrb	w0, [x4, x5]
  42c074:	add	x19, x19, x0
  42c078:	tbnz	x1, #63, 42c178 <ferror@plt+0x281e8>
  42c07c:	sub	x0, x8, x19
  42c080:	cmp	x0, #0x0
  42c084:	b.le	42bfcc <ferror@plt+0x2803c>
  42c088:	ldrb	w5, [x19]
  42c08c:	cbz	w5, 42bfcc <ferror@plt+0x2803c>
  42c090:	cmp	w5, #0x7f
  42c094:	b.ls	42c068 <ferror@plt+0x280d8>  // b.plast
  42c098:	cmp	w5, #0xbf
  42c09c:	b.ls	42c188 <ferror@plt+0x281f8>  // b.plast
  42c0a0:	cmp	w5, #0xdf
  42c0a4:	b.hi	42bf54 <ferror@plt+0x27fc4>  // b.pmore
  42c0a8:	and	w6, w5, #0x1f
  42c0ac:	mov	w25, w11
  42c0b0:	mov	w3, w10
  42c0b4:	mov	w2, w3
  42c0b8:	cmp	x0, w3, uxtw
  42c0bc:	b.cc	42c144 <ferror@plt+0x281b4>  // b.lo, b.ul, b.last
  42c0c0:	add	x7, x19, #0x1
  42c0c4:	add	x2, x19, x2
  42c0c8:	ldrb	w0, [x7]
  42c0cc:	and	w3, w0, #0xc0
  42c0d0:	cmp	w3, #0x80
  42c0d4:	b.ne	42bfb4 <ferror@plt+0x28024>  // b.any
  42c0d8:	bfi	w0, w6, #6, #26
  42c0dc:	mov	w6, w0
  42c0e0:	add	x7, x7, #0x1
  42c0e4:	cmp	x2, x7
  42c0e8:	b.ne	42c0c8 <ferror@plt+0x28138>  // b.any
  42c0ec:	b	42c05c <ferror@plt+0x280cc>
  42c0f0:	bl	436178 <ferror@plt+0x321e8>
  42c0f4:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42c0f8:	add	x3, x3, #0xc48
  42c0fc:	mov	w2, #0x3                   	// #3
  42c100:	mov	w1, w0
  42c104:	mov	x0, x24
  42c108:	bl	409844 <ferror@plt+0x58b4>
  42c10c:	mov	x25, x22
  42c110:	b	42c040 <ferror@plt+0x280b0>
  42c114:	bl	436178 <ferror@plt+0x321e8>
  42c118:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42c11c:	add	x3, x3, #0xc78
  42c120:	mov	w2, #0x1                   	// #1
  42c124:	mov	w1, w0
  42c128:	mov	x0, x24
  42c12c:	bl	409844 <ferror@plt+0x58b4>
  42c130:	mov	x25, #0x0                   	// #0
  42c134:	b	42c034 <ferror@plt+0x280a4>
  42c138:	mov	x19, x21
  42c13c:	mov	w0, #0x0                   	// #0
  42c140:	b	42c024 <ferror@plt+0x28094>
  42c144:	mov	w2, #0x1                   	// #1
  42c148:	mov	w6, #0xfffffffe            	// #-2
  42c14c:	cmp	x0, #0x1
  42c150:	b.le	42bfc0 <ferror@plt+0x28030>
  42c154:	ldrb	w1, [x19, w2, uxtw]
  42c158:	and	w1, w1, #0xc0
  42c15c:	cmp	w1, #0x80
  42c160:	b.ne	42c198 <ferror@plt+0x28208>  // b.any
  42c164:	add	w2, w2, #0x1
  42c168:	cmp	x0, w2, uxtw
  42c16c:	b.gt	42c154 <ferror@plt+0x281c4>
  42c170:	mov	w6, #0xfffffffe            	// #-2
  42c174:	b	42bfc0 <ferror@plt+0x28030>
  42c178:	ldrb	w5, [x19]
  42c17c:	cbz	w5, 42bfcc <ferror@plt+0x2803c>
  42c180:	mov	x0, x9
  42c184:	b	42c090 <ferror@plt+0x28100>
  42c188:	mov	w6, #0xffffffff            	// #-1
  42c18c:	b	42bfc0 <ferror@plt+0x28030>
  42c190:	mov	w6, #0xffffffff            	// #-1
  42c194:	b	42bfc0 <ferror@plt+0x28030>
  42c198:	mov	w6, #0xffffffff            	// #-1
  42c19c:	b	42bfc0 <ferror@plt+0x28030>
  42c1a0:	mov	w6, #0xffffffff            	// #-1
  42c1a4:	b	42bfc0 <ferror@plt+0x28030>
  42c1a8:	stp	x29, x30, [sp, #-80]!
  42c1ac:	mov	x29, sp
  42c1b0:	stp	x19, x20, [sp, #16]
  42c1b4:	stp	x21, x22, [sp, #32]
  42c1b8:	stp	x23, x24, [sp, #48]
  42c1bc:	stp	x25, x26, [sp, #64]
  42c1c0:	mov	x23, x0
  42c1c4:	mov	x21, x2
  42c1c8:	mov	x22, x3
  42c1cc:	mov	x20, x4
  42c1d0:	mov	x6, #0x0                   	// #0
  42c1d4:	mov	w19, #0x0                   	// #0
  42c1d8:	mov	w0, #0x1                   	// #1
  42c1dc:	mov	w2, #0x2                   	// #2
  42c1e0:	mov	w4, #0xffff                	// #65535
  42c1e4:	mov	w3, #0x3                   	// #3
  42c1e8:	mov	w9, #0x1fffff              	// #2097151
  42c1ec:	mov	w8, #0x4                   	// #4
  42c1f0:	mov	w10, #0x3ffffff             	// #67108863
  42c1f4:	b	42c224 <ferror@plt+0x28294>
  42c1f8:	bl	436178 <ferror@plt+0x321e8>
  42c1fc:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42c200:	add	x3, x3, #0xca8
  42c204:	mov	w2, #0x1                   	// #1
  42c208:	mov	w1, w0
  42c20c:	mov	x0, x20
  42c210:	bl	409844 <ferror@plt+0x58b4>
  42c214:	mov	x26, #0x0                   	// #0
  42c218:	b	42c2d8 <ferror@plt+0x28348>
  42c21c:	add	w19, w19, w7
  42c220:	add	x6, x6, #0x1
  42c224:	mov	w24, w6
  42c228:	tbnz	x1, #63, 42c234 <ferror@plt+0x282a4>
  42c22c:	cmp	x1, x6
  42c230:	b.le	42c280 <ferror@plt+0x282f0>
  42c234:	ldr	w5, [x23, x6, lsl #2]
  42c238:	cbz	w5, 42c280 <ferror@plt+0x282f0>
  42c23c:	tbnz	w5, #31, 42c1f8 <ferror@plt+0x28268>
  42c240:	mov	w7, w0
  42c244:	cmp	w5, #0x7f
  42c248:	b.ls	42c21c <ferror@plt+0x2828c>  // b.plast
  42c24c:	mov	w7, w2
  42c250:	cmp	w5, #0x7ff
  42c254:	b.ls	42c21c <ferror@plt+0x2828c>  // b.plast
  42c258:	mov	w7, w3
  42c25c:	cmp	w5, w4
  42c260:	b.ls	42c21c <ferror@plt+0x2828c>  // b.plast
  42c264:	mov	w7, w8
  42c268:	cmp	w5, w9
  42c26c:	b.ls	42c21c <ferror@plt+0x2828c>  // b.plast
  42c270:	cmp	w5, w10
  42c274:	cset	w7, hi  // hi = pmore
  42c278:	add	w7, w7, #0x5
  42c27c:	b	42c21c <ferror@plt+0x2828c>
  42c280:	add	w0, w19, #0x1
  42c284:	sxtw	x0, w0
  42c288:	bl	41334c <ferror@plt+0xf3bc>
  42c28c:	mov	x26, x0
  42c290:	add	x19, x0, w19, sxtw
  42c294:	cmp	x0, x19
  42c298:	b.cs	42c300 <ferror@plt+0x28370>  // b.hs, b.nlast
  42c29c:	mov	x20, x0
  42c2a0:	mov	x25, #0x1                   	// #1
  42c2a4:	sub	x23, x23, #0x4
  42c2a8:	mov	w24, w25
  42c2ac:	mov	x1, x20
  42c2b0:	ldr	w0, [x23, x25, lsl #2]
  42c2b4:	bl	42ba98 <ferror@plt+0x27b08>
  42c2b8:	add	x20, x20, w0, sxtw
  42c2bc:	add	x25, x25, #0x1
  42c2c0:	cmp	x20, x19
  42c2c4:	b.cc	42c2a8 <ferror@plt+0x28318>  // b.lo, b.ul, b.last
  42c2c8:	strb	wzr, [x20]
  42c2cc:	cbz	x22, 42c2d8 <ferror@plt+0x28348>
  42c2d0:	sub	x20, x20, x26
  42c2d4:	str	x20, [x22]
  42c2d8:	cbz	x21, 42c2e4 <ferror@plt+0x28354>
  42c2dc:	sxtw	x24, w24
  42c2e0:	str	x24, [x21]
  42c2e4:	mov	x0, x26
  42c2e8:	ldp	x19, x20, [sp, #16]
  42c2ec:	ldp	x21, x22, [sp, #32]
  42c2f0:	ldp	x23, x24, [sp, #48]
  42c2f4:	ldp	x25, x26, [sp, #64]
  42c2f8:	ldp	x29, x30, [sp], #80
  42c2fc:	ret
  42c300:	mov	x20, x0
  42c304:	mov	w24, #0x0                   	// #0
  42c308:	b	42c2c8 <ferror@plt+0x28338>
  42c30c:	stp	x29, x30, [sp, #-112]!
  42c310:	mov	x29, sp
  42c314:	stp	x21, x22, [sp, #32]
  42c318:	stp	x25, x26, [sp, #64]
  42c31c:	mov	x21, x0
  42c320:	str	x3, [sp, #104]
  42c324:	cbz	x0, 42c374 <ferror@plt+0x283e4>
  42c328:	stp	x19, x20, [sp, #16]
  42c32c:	stp	x23, x24, [sp, #48]
  42c330:	mov	x23, x2
  42c334:	mov	x22, x4
  42c338:	mov	x19, x0
  42c33c:	mov	w0, #0x0                   	// #0
  42c340:	mov	w20, #0x0                   	// #0
  42c344:	mov	w4, #0x2400                	// #9216
  42c348:	mov	w6, #0x1                   	// #1
  42c34c:	mov	w5, #0x0                   	// #0
  42c350:	mov	w9, #0x2                   	// #2
  42c354:	mov	w11, #0xffff                	// #65535
  42c358:	mov	w10, #0x3                   	// #3
  42c35c:	mov	w13, #0x1fffff              	// #2097151
  42c360:	mov	w12, #0x4                   	// #4
  42c364:	mov	w14, #0x3ffffff             	// #67108863
  42c368:	mov	w8, #0x2800                	// #10240
  42c36c:	mov	w7, #0xffff2800            	// #-55296
  42c370:	b	42c40c <ferror@plt+0x2847c>
  42c374:	adrp	x2, 43c000 <ferror@plt+0x38070>
  42c378:	add	x2, x2, #0xfc0
  42c37c:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42c380:	add	x1, x1, #0xd68
  42c384:	add	x1, x1, #0x128
  42c388:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42c38c:	add	x0, x0, #0xb60
  42c390:	bl	4149c4 <ferror@plt+0x10a34>
  42c394:	mov	x25, x21
  42c398:	b	42c584 <ferror@plt+0x285f4>
  42c39c:	bl	436178 <ferror@plt+0x321e8>
  42c3a0:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42c3a4:	add	x3, x3, #0xcd0
  42c3a8:	mov	w2, #0x1                   	// #1
  42c3ac:	mov	w1, w0
  42c3b0:	mov	x0, x22
  42c3b4:	bl	409844 <ferror@plt+0x58b4>
  42c3b8:	mov	x25, #0x0                   	// #0
  42c3bc:	b	42c56c <ferror@plt+0x285dc>
  42c3c0:	cbnz	w0, 42c3dc <ferror@plt+0x2844c>
  42c3c4:	add	w3, w2, w8
  42c3c8:	and	w3, w3, #0xffff
  42c3cc:	mov	w0, w2
  42c3d0:	cmp	w3, #0x3ff
  42c3d4:	b.hi	42c444 <ferror@plt+0x284b4>  // b.pmore
  42c3d8:	b	42c408 <ferror@plt+0x28478>
  42c3dc:	bl	436178 <ferror@plt+0x321e8>
  42c3e0:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42c3e4:	add	x3, x3, #0xcd0
  42c3e8:	mov	w2, #0x1                   	// #1
  42c3ec:	mov	w1, w0
  42c3f0:	mov	x0, x22
  42c3f4:	bl	409844 <ferror@plt+0x58b4>
  42c3f8:	mov	x25, #0x0                   	// #0
  42c3fc:	b	42c56c <ferror@plt+0x285dc>
  42c400:	add	w20, w20, w2
  42c404:	mov	w0, w5
  42c408:	add	x19, x19, #0x2
  42c40c:	tbnz	x1, #63, 42c41c <ferror@plt+0x2848c>
  42c410:	sub	x2, x19, x21
  42c414:	cmp	x1, x2, asr #1
  42c418:	b.le	42c484 <ferror@plt+0x284f4>
  42c41c:	ldrh	w2, [x19]
  42c420:	cbz	w2, 42c484 <ferror@plt+0x284f4>
  42c424:	add	w3, w2, w4
  42c428:	and	w3, w3, #0xffff
  42c42c:	cmp	w3, #0x3ff
  42c430:	b.hi	42c3c0 <ferror@plt+0x28430>  // b.pmore
  42c434:	cbz	w0, 42c39c <ferror@plt+0x2840c>
  42c438:	add	w0, w0, w7
  42c43c:	add	w0, w2, w0, lsl #10
  42c440:	add	w0, w0, w4
  42c444:	mov	w2, w6
  42c448:	cmp	w0, #0x7f
  42c44c:	b.ls	42c400 <ferror@plt+0x28470>  // b.plast
  42c450:	mov	w2, w9
  42c454:	cmp	w0, #0x7ff
  42c458:	b.ls	42c400 <ferror@plt+0x28470>  // b.plast
  42c45c:	mov	w2, w10
  42c460:	cmp	w0, w11
  42c464:	b.ls	42c400 <ferror@plt+0x28470>  // b.plast
  42c468:	mov	w2, w12
  42c46c:	cmp	w0, w13
  42c470:	b.ls	42c400 <ferror@plt+0x28470>  // b.plast
  42c474:	cmp	w0, w14
  42c478:	cset	w2, hi  // hi = pmore
  42c47c:	add	w2, w2, #0x5
  42c480:	b	42c400 <ferror@plt+0x28470>
  42c484:	cmp	w0, #0x0
  42c488:	ccmp	x23, #0x0, #0x0, ne  // ne = any
  42c48c:	b.eq	42c4cc <ferror@plt+0x2853c>  // b.none
  42c490:	add	w0, w20, #0x1
  42c494:	sxtw	x0, w0
  42c498:	bl	41334c <ferror@plt+0xf3bc>
  42c49c:	mov	x25, x0
  42c4a0:	add	x20, x0, w20, sxtw
  42c4a4:	cmp	x0, x20
  42c4a8:	b.cs	42c598 <ferror@plt+0x28608>  // b.hs, b.nlast
  42c4ac:	stp	x27, x28, [sp, #80]
  42c4b0:	mov	x22, x0
  42c4b4:	mov	x19, x21
  42c4b8:	mov	w26, #0x0                   	// #0
  42c4bc:	mov	w24, #0x2400                	// #9216
  42c4c0:	mov	w28, #0x2800                	// #10240
  42c4c4:	mov	w27, #0xffff2800            	// #-55296
  42c4c8:	b	42c524 <ferror@plt+0x28594>
  42c4cc:	bl	436178 <ferror@plt+0x321e8>
  42c4d0:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42c4d4:	add	x3, x3, #0xc48
  42c4d8:	mov	w2, #0x3                   	// #3
  42c4dc:	mov	w1, w0
  42c4e0:	mov	x0, x22
  42c4e4:	bl	409844 <ferror@plt+0x58b4>
  42c4e8:	mov	x25, #0x0                   	// #0
  42c4ec:	ldp	x19, x20, [sp, #16]
  42c4f0:	ldp	x23, x24, [sp, #48]
  42c4f4:	b	42c584 <ferror@plt+0x285f4>
  42c4f8:	add	w2, w1, w28
  42c4fc:	and	w2, w2, #0xffff
  42c500:	mov	w0, w1
  42c504:	cmp	w2, #0x3ff
  42c508:	b.ls	42c54c <ferror@plt+0x285bc>  // b.plast
  42c50c:	mov	x1, x22
  42c510:	bl	42ba98 <ferror@plt+0x27b08>
  42c514:	add	x22, x22, w0, sxtw
  42c518:	add	x19, x19, #0x2
  42c51c:	cmp	x22, x20
  42c520:	b.cs	42c554 <ferror@plt+0x285c4>  // b.hs, b.nlast
  42c524:	ldrh	w1, [x19]
  42c528:	add	w0, w1, w24
  42c52c:	and	w0, w0, #0xffff
  42c530:	cmp	w0, #0x3ff
  42c534:	b.hi	42c4f8 <ferror@plt+0x28568>  // b.pmore
  42c538:	add	w0, w26, w27
  42c53c:	add	w0, w1, w0, lsl #10
  42c540:	add	w0, w0, w24
  42c544:	mov	w26, #0x0                   	// #0
  42c548:	b	42c50c <ferror@plt+0x2857c>
  42c54c:	mov	w26, w1
  42c550:	b	42c518 <ferror@plt+0x28588>
  42c554:	ldp	x27, x28, [sp, #80]
  42c558:	strb	wzr, [x22]
  42c55c:	ldr	x0, [sp, #104]
  42c560:	cbz	x0, 42c56c <ferror@plt+0x285dc>
  42c564:	sub	x22, x22, x25
  42c568:	str	x22, [x0]
  42c56c:	cbz	x23, 42c5a4 <ferror@plt+0x28614>
  42c570:	sub	x19, x19, x21
  42c574:	asr	x19, x19, #1
  42c578:	str	x19, [x23]
  42c57c:	ldp	x19, x20, [sp, #16]
  42c580:	ldp	x23, x24, [sp, #48]
  42c584:	mov	x0, x25
  42c588:	ldp	x21, x22, [sp, #32]
  42c58c:	ldp	x25, x26, [sp, #64]
  42c590:	ldp	x29, x30, [sp], #112
  42c594:	ret
  42c598:	mov	x22, x0
  42c59c:	mov	x19, x21
  42c5a0:	b	42c558 <ferror@plt+0x285c8>
  42c5a4:	ldp	x19, x20, [sp, #16]
  42c5a8:	ldp	x23, x24, [sp, #48]
  42c5ac:	b	42c584 <ferror@plt+0x285f4>
  42c5b0:	stp	x29, x30, [sp, #-64]!
  42c5b4:	mov	x29, sp
  42c5b8:	stp	x19, x20, [sp, #16]
  42c5bc:	stp	x21, x22, [sp, #32]
  42c5c0:	stp	x23, x24, [sp, #48]
  42c5c4:	mov	x22, x0
  42c5c8:	mov	x21, x2
  42c5cc:	mov	x23, x3
  42c5d0:	mov	x24, x4
  42c5d4:	mov	x19, x0
  42c5d8:	mov	w7, #0x0                   	// #0
  42c5dc:	mov	w20, #0x0                   	// #0
  42c5e0:	mov	w2, #0x2400                	// #9216
  42c5e4:	mov	w3, #0x0                   	// #0
  42c5e8:	mov	w4, #0x2800                	// #10240
  42c5ec:	cbnz	x0, 42c63c <ferror@plt+0x286ac>
  42c5f0:	adrp	x2, 43c000 <ferror@plt+0x38070>
  42c5f4:	add	x2, x2, #0xfc0
  42c5f8:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42c5fc:	add	x1, x1, #0xd68
  42c600:	add	x1, x1, #0x138
  42c604:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42c608:	add	x0, x0, #0xb60
  42c60c:	bl	4149c4 <ferror@plt+0x10a34>
  42c610:	mov	x0, x22
  42c614:	b	42c798 <ferror@plt+0x28808>
  42c618:	cbnz	w7, 42c68c <ferror@plt+0x286fc>
  42c61c:	add	w0, w6, w4
  42c620:	and	w0, w0, #0xffff
  42c624:	mov	w7, w6
  42c628:	cmp	w0, #0x3ff
  42c62c:	b.ls	42c638 <ferror@plt+0x286a8>  // b.plast
  42c630:	add	w20, w20, #0x4
  42c634:	mov	w7, w3
  42c638:	add	x19, x19, #0x2
  42c63c:	tbnz	x1, #63, 42c64c <ferror@plt+0x286bc>
  42c640:	sub	x0, x19, x22
  42c644:	cmp	x1, x0, asr #1
  42c648:	b.le	42c6b0 <ferror@plt+0x28720>
  42c64c:	ldrh	w6, [x19]
  42c650:	cbz	w6, 42c6b0 <ferror@plt+0x28720>
  42c654:	add	w5, w6, w2
  42c658:	and	w5, w5, #0xffff
  42c65c:	cmp	w5, #0x3ff
  42c660:	b.hi	42c618 <ferror@plt+0x28688>  // b.pmore
  42c664:	cbnz	w7, 42c630 <ferror@plt+0x286a0>
  42c668:	bl	436178 <ferror@plt+0x321e8>
  42c66c:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42c670:	add	x3, x3, #0xcd0
  42c674:	mov	w2, #0x1                   	// #1
  42c678:	mov	w1, w0
  42c67c:	mov	x0, x24
  42c680:	bl	409844 <ferror@plt+0x58b4>
  42c684:	mov	x0, #0x0                   	// #0
  42c688:	b	42c788 <ferror@plt+0x287f8>
  42c68c:	bl	436178 <ferror@plt+0x321e8>
  42c690:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42c694:	add	x3, x3, #0xcd0
  42c698:	mov	w2, #0x1                   	// #1
  42c69c:	mov	w1, w0
  42c6a0:	mov	x0, x24
  42c6a4:	bl	409844 <ferror@plt+0x58b4>
  42c6a8:	mov	x0, #0x0                   	// #0
  42c6ac:	b	42c788 <ferror@plt+0x287f8>
  42c6b0:	cmp	w7, #0x0
  42c6b4:	ccmp	x21, #0x0, #0x0, ne  // ne = any
  42c6b8:	b.eq	42c6f4 <ferror@plt+0x28764>  // b.none
  42c6bc:	add	w0, w20, #0x4
  42c6c0:	sxtw	x0, w0
  42c6c4:	bl	41334c <ferror@plt+0xf3bc>
  42c6c8:	add	x20, x0, w20, sxtw
  42c6cc:	cmp	x0, x20
  42c6d0:	b.cs	42c76c <ferror@plt+0x287dc>  // b.hs, b.nlast
  42c6d4:	mov	x3, x0
  42c6d8:	mov	x19, x22
  42c6dc:	mov	w4, #0x0                   	// #0
  42c6e0:	mov	w6, #0x2400                	// #9216
  42c6e4:	mov	w9, #0x2800                	// #10240
  42c6e8:	mov	w8, #0xffff2800            	// #-55296
  42c6ec:	mov	w7, #0x0                   	// #0
  42c6f0:	b	42c73c <ferror@plt+0x287ac>
  42c6f4:	bl	436178 <ferror@plt+0x321e8>
  42c6f8:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42c6fc:	add	x3, x3, #0xc48
  42c700:	mov	w2, #0x3                   	// #3
  42c704:	mov	w1, w0
  42c708:	mov	x0, x24
  42c70c:	bl	409844 <ferror@plt+0x58b4>
  42c710:	mov	x0, #0x0                   	// #0
  42c714:	b	42c798 <ferror@plt+0x28808>
  42c718:	add	w1, w2, w9
  42c71c:	and	w1, w1, #0xffff
  42c720:	mov	w5, w2
  42c724:	cmp	w1, #0x3ff
  42c728:	b.ls	42c764 <ferror@plt+0x287d4>  // b.plast
  42c72c:	str	w5, [x3], #4
  42c730:	add	x19, x19, #0x2
  42c734:	cmp	x3, x20
  42c738:	b.cs	42c774 <ferror@plt+0x287e4>  // b.hs, b.nlast
  42c73c:	ldrh	w2, [x19]
  42c740:	add	w1, w2, w6
  42c744:	and	w1, w1, #0xffff
  42c748:	cmp	w1, #0x3ff
  42c74c:	b.hi	42c718 <ferror@plt+0x28788>  // b.pmore
  42c750:	add	w4, w4, w8
  42c754:	add	w2, w2, w4, lsl #10
  42c758:	add	w5, w2, w6
  42c75c:	mov	w4, w7
  42c760:	b	42c72c <ferror@plt+0x2879c>
  42c764:	mov	w4, w2
  42c768:	b	42c730 <ferror@plt+0x287a0>
  42c76c:	mov	x3, x0
  42c770:	mov	x19, x22
  42c774:	str	wzr, [x3]
  42c778:	cbz	x23, 42c788 <ferror@plt+0x287f8>
  42c77c:	sub	x1, x3, x0
  42c780:	lsr	x1, x1, #2
  42c784:	str	x1, [x23]
  42c788:	cbz	x21, 42c798 <ferror@plt+0x28808>
  42c78c:	sub	x19, x19, x22
  42c790:	asr	x19, x19, #1
  42c794:	str	x19, [x21]
  42c798:	ldp	x19, x20, [sp, #16]
  42c79c:	ldp	x21, x22, [sp, #32]
  42c7a0:	ldp	x23, x24, [sp, #48]
  42c7a4:	ldp	x29, x30, [sp], #64
  42c7a8:	ret
  42c7ac:	stp	x29, x30, [sp, #-112]!
  42c7b0:	mov	x29, sp
  42c7b4:	stp	x21, x22, [sp, #32]
  42c7b8:	stp	x23, x24, [sp, #48]
  42c7bc:	mov	x24, x0
  42c7c0:	str	x3, [sp, #96]
  42c7c4:	str	x4, [sp, #104]
  42c7c8:	cbz	x0, 42c834 <ferror@plt+0x288a4>
  42c7cc:	stp	x19, x20, [sp, #16]
  42c7d0:	stp	x25, x26, [sp, #64]
  42c7d4:	stp	x27, x28, [sp, #80]
  42c7d8:	mov	x26, x2
  42c7dc:	mov	x19, x0
  42c7e0:	mov	w20, #0x0                   	// #0
  42c7e4:	mov	x13, #0x6                   	// #6
  42c7e8:	add	x10, x0, x1
  42c7ec:	mov	w9, #0xd7ff                	// #55295
  42c7f0:	mov	w11, #0xdfff                	// #57343
  42c7f4:	mov	w12, #0xffff                	// #65535
  42c7f8:	mov	w16, #0x10ffff              	// #1114111
  42c7fc:	mov	w28, #0x4000000             	// #67108864
  42c800:	mov	w27, #0x6                   	// #6
  42c804:	mov	w25, #0x200000              	// #2097152
  42c808:	mov	w23, #0x5                   	// #5
  42c80c:	mov	w22, #0x10000               	// #65536
  42c810:	mov	w21, #0x4                   	// #4
  42c814:	mov	w18, #0x800                 	// #2048
  42c818:	mov	w17, #0x3                   	// #3
  42c81c:	mov	w15, #0x80                  	// #128
  42c820:	mov	w14, #0x2                   	// #2
  42c824:	adrp	x7, 45a000 <ferror@plt+0x56070>
  42c828:	add	x7, x7, #0xd68
  42c82c:	add	x7, x7, #0x10
  42c830:	b	42c978 <ferror@plt+0x289e8>
  42c834:	adrp	x2, 43c000 <ferror@plt+0x38070>
  42c838:	add	x2, x2, #0xfc0
  42c83c:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42c840:	add	x1, x1, #0xd68
  42c844:	add	x1, x1, #0x148
  42c848:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42c84c:	add	x0, x0, #0xb60
  42c850:	bl	4149c4 <ferror@plt+0x10a34>
  42c854:	mov	x22, x24
  42c858:	b	42caf8 <ferror@plt+0x28b68>
  42c85c:	cmp	w0, #0xef
  42c860:	b.hi	42c874 <ferror@plt+0x288e4>  // b.pmore
  42c864:	and	w2, w0, #0xf
  42c868:	mov	w6, w18
  42c86c:	mov	w4, w17
  42c870:	b	42c9b4 <ferror@plt+0x28a24>
  42c874:	cmp	w0, #0xf7
  42c878:	b.hi	42c88c <ferror@plt+0x288fc>  // b.pmore
  42c87c:	and	w2, w0, #0x7
  42c880:	mov	w6, w22
  42c884:	mov	w4, w21
  42c888:	b	42c9b4 <ferror@plt+0x28a24>
  42c88c:	cmp	w0, #0xfb
  42c890:	b.hi	42c8a4 <ferror@plt+0x28914>  // b.pmore
  42c894:	and	w2, w0, #0x3
  42c898:	mov	w6, w25
  42c89c:	mov	w4, w23
  42c8a0:	b	42c9b4 <ferror@plt+0x28a24>
  42c8a4:	cmp	w0, #0xfd
  42c8a8:	b.hi	42cb58 <ferror@plt+0x28bc8>  // b.pmore
  42c8ac:	and	w2, w0, #0x1
  42c8b0:	mov	w6, w28
  42c8b4:	mov	w4, w27
  42c8b8:	b	42c9b4 <ferror@plt+0x28a24>
  42c8bc:	cmp	w4, #0x0
  42c8c0:	cset	w2, ne  // ne = any
  42c8c4:	sub	w2, w2, #0x2
  42c8c8:	cmn	w2, #0x2
  42c8cc:	b.ne	42c944 <ferror@plt+0x289b4>  // b.any
  42c8d0:	cbz	x26, 42c914 <ferror@plt+0x28984>
  42c8d4:	add	w0, w20, #0x1
  42c8d8:	mov	x1, #0x2                   	// #2
  42c8dc:	sxtw	x0, w0
  42c8e0:	bl	4135bc <ferror@plt+0xf62c>
  42c8e4:	mov	x22, x0
  42c8e8:	cmp	w20, #0x0
  42c8ec:	b.le	42cac4 <ferror@plt+0x28b34>
  42c8f0:	mov	x19, x24
  42c8f4:	mov	w21, #0x0                   	// #0
  42c8f8:	mov	w25, #0xffff                	// #65535
  42c8fc:	mov	w28, #0xffffd800            	// #-10240
  42c900:	mov	w27, #0xffffdc00            	// #-9216
  42c904:	adrp	x23, 45a000 <ferror@plt+0x56070>
  42c908:	add	x23, x23, #0xd68
  42c90c:	add	x23, x23, #0x10
  42c910:	b	42caa8 <ferror@plt+0x28b18>
  42c914:	bl	436178 <ferror@plt+0x321e8>
  42c918:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42c91c:	add	x3, x3, #0xc48
  42c920:	mov	w2, #0x3                   	// #3
  42c924:	mov	w1, w0
  42c928:	ldr	x0, [sp, #104]
  42c92c:	bl	409844 <ferror@plt+0x58b4>
  42c930:	mov	x22, x26
  42c934:	ldp	x19, x20, [sp, #16]
  42c938:	ldp	x25, x26, [sp, #64]
  42c93c:	ldp	x27, x28, [sp, #80]
  42c940:	b	42caf8 <ferror@plt+0x28b68>
  42c944:	bl	436178 <ferror@plt+0x321e8>
  42c948:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42c94c:	add	x3, x3, #0xc78
  42c950:	mov	w2, #0x1                   	// #1
  42c954:	mov	w1, w0
  42c958:	ldr	x0, [sp, #104]
  42c95c:	bl	409844 <ferror@plt+0x58b4>
  42c960:	mov	x22, #0x0                   	// #0
  42c964:	b	42cae0 <ferror@plt+0x28b50>
  42c968:	add	w20, w20, #0x1
  42c96c:	and	x0, x0, #0xff
  42c970:	ldrb	w0, [x7, x0]
  42c974:	add	x19, x19, x0
  42c978:	tbnz	x1, #63, 42cb40 <ferror@plt+0x28bb0>
  42c97c:	sub	x3, x10, x19
  42c980:	cmp	x3, #0x0
  42c984:	b.le	42c8d4 <ferror@plt+0x28944>
  42c988:	ldrb	w0, [x19]
  42c98c:	cbz	w0, 42c8d4 <ferror@plt+0x28944>
  42c990:	cmp	w0, #0x7f
  42c994:	b.ls	42c968 <ferror@plt+0x289d8>  // b.plast
  42c998:	cmp	w0, #0xbf
  42c99c:	b.ls	42cb50 <ferror@plt+0x28bc0>  // b.plast
  42c9a0:	cmp	w0, #0xdf
  42c9a4:	b.hi	42c85c <ferror@plt+0x288cc>  // b.pmore
  42c9a8:	and	w2, w0, #0x1f
  42c9ac:	mov	w6, w15
  42c9b0:	mov	w4, w14
  42c9b4:	mov	w5, w4
  42c9b8:	cmp	x3, w4, uxtw
  42c9bc:	b.cc	42cb0c <ferror@plt+0x28b7c>  // b.lo, b.ul, b.last
  42c9c0:	add	x3, x19, #0x1
  42c9c4:	add	x5, x19, x5
  42c9c8:	ldrb	w4, [x3]
  42c9cc:	and	w8, w4, #0xc0
  42c9d0:	cmp	w8, #0x80
  42c9d4:	b.ne	42c8bc <ferror@plt+0x2892c>  // b.any
  42c9d8:	bfi	w4, w2, #6, #26
  42c9dc:	mov	w2, w4
  42c9e0:	add	x3, x3, #0x1
  42c9e4:	cmp	x5, x3
  42c9e8:	b.ne	42c9c8 <ferror@plt+0x28a38>  // b.any
  42c9ec:	cmp	w4, w6
  42c9f0:	b.cc	42cb68 <ferror@plt+0x28bd8>  // b.lo, b.ul, b.last
  42c9f4:	tbnz	w4, #31, 42c8c8 <ferror@plt+0x28938>
  42c9f8:	cmp	w4, w9
  42c9fc:	b.ls	42c968 <ferror@plt+0x289d8>  // b.plast
  42ca00:	cmp	w4, w11
  42ca04:	b.ls	42ca18 <ferror@plt+0x28a88>  // b.plast
  42ca08:	cmp	w4, w12
  42ca0c:	b.hi	42ca3c <ferror@plt+0x28aac>  // b.pmore
  42ca10:	add	w20, w20, #0x1
  42ca14:	b	42c96c <ferror@plt+0x289dc>
  42ca18:	bl	436178 <ferror@plt+0x321e8>
  42ca1c:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42ca20:	add	x3, x3, #0xcd0
  42ca24:	mov	w2, #0x1                   	// #1
  42ca28:	mov	w1, w0
  42ca2c:	ldr	x0, [sp, #104]
  42ca30:	bl	409844 <ferror@plt+0x58b4>
  42ca34:	mov	x22, #0x0                   	// #0
  42ca38:	b	42cae0 <ferror@plt+0x28b50>
  42ca3c:	cmp	w4, w16
  42ca40:	b.hi	42ca4c <ferror@plt+0x28abc>  // b.pmore
  42ca44:	add	w20, w20, #0x2
  42ca48:	b	42c96c <ferror@plt+0x289dc>
  42ca4c:	bl	436178 <ferror@plt+0x321e8>
  42ca50:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42ca54:	add	x3, x3, #0xcf8
  42ca58:	mov	w2, #0x1                   	// #1
  42ca5c:	mov	w1, w0
  42ca60:	ldr	x0, [sp, #104]
  42ca64:	bl	409844 <ferror@plt+0x58b4>
  42ca68:	mov	x22, #0x0                   	// #0
  42ca6c:	b	42cae0 <ferror@plt+0x28b50>
  42ca70:	sbfiz	x1, x21, #1, #32
  42ca74:	sub	w2, w0, #0x10, lsl #12
  42ca78:	add	w2, w28, w2, lsr #10
  42ca7c:	strh	w2, [x22, x1]
  42ca80:	add	w21, w21, #0x2
  42ca84:	add	x1, x22, x1
  42ca88:	and	w0, w0, #0x3ff
  42ca8c:	add	w0, w0, w27
  42ca90:	strh	w0, [x1, #2]
  42ca94:	ldrb	w0, [x19]
  42ca98:	ldrb	w0, [x23, x0]
  42ca9c:	add	x19, x19, x0
  42caa0:	cmp	w20, w21
  42caa4:	b.le	42cacc <ferror@plt+0x28b3c>
  42caa8:	mov	x0, x19
  42caac:	bl	42b810 <ferror@plt+0x27880>
  42cab0:	cmp	w0, w25
  42cab4:	b.hi	42ca70 <ferror@plt+0x28ae0>  // b.pmore
  42cab8:	strh	w0, [x22, w21, sxtw #1]
  42cabc:	add	w21, w21, #0x1
  42cac0:	b	42ca94 <ferror@plt+0x28b04>
  42cac4:	mov	x19, x24
  42cac8:	mov	w21, #0x0                   	// #0
  42cacc:	strh	wzr, [x22, w21, sxtw #1]
  42cad0:	ldr	x0, [sp, #96]
  42cad4:	cbz	x0, 42cae0 <ferror@plt+0x28b50>
  42cad8:	sxtw	x20, w20
  42cadc:	str	x20, [x0]
  42cae0:	cbz	x26, 42cb70 <ferror@plt+0x28be0>
  42cae4:	sub	x19, x19, x24
  42cae8:	str	x19, [x26]
  42caec:	ldp	x19, x20, [sp, #16]
  42caf0:	ldp	x25, x26, [sp, #64]
  42caf4:	ldp	x27, x28, [sp, #80]
  42caf8:	mov	x0, x22
  42cafc:	ldp	x21, x22, [sp, #32]
  42cb00:	ldp	x23, x24, [sp, #48]
  42cb04:	ldp	x29, x30, [sp], #112
  42cb08:	ret
  42cb0c:	mov	w1, #0x1                   	// #1
  42cb10:	mov	w2, #0xfffffffe            	// #-2
  42cb14:	cmp	x3, #0x1
  42cb18:	b.le	42c8c8 <ferror@plt+0x28938>
  42cb1c:	ldrb	w0, [x19, w1, uxtw]
  42cb20:	and	w0, w0, #0xc0
  42cb24:	cmp	w0, #0x80
  42cb28:	b.ne	42cb60 <ferror@plt+0x28bd0>  // b.any
  42cb2c:	add	w1, w1, #0x1
  42cb30:	cmp	x3, w1, uxtw
  42cb34:	b.gt	42cb1c <ferror@plt+0x28b8c>
  42cb38:	mov	w2, #0xfffffffe            	// #-2
  42cb3c:	b	42c8c8 <ferror@plt+0x28938>
  42cb40:	ldrb	w0, [x19]
  42cb44:	cbz	w0, 42c8d4 <ferror@plt+0x28944>
  42cb48:	mov	x3, x13
  42cb4c:	b	42c990 <ferror@plt+0x28a00>
  42cb50:	mov	w2, #0xffffffff            	// #-1
  42cb54:	b	42c8c8 <ferror@plt+0x28938>
  42cb58:	mov	w2, #0xffffffff            	// #-1
  42cb5c:	b	42c8c8 <ferror@plt+0x28938>
  42cb60:	mov	w2, #0xffffffff            	// #-1
  42cb64:	b	42c8c8 <ferror@plt+0x28938>
  42cb68:	mov	w2, #0xffffffff            	// #-1
  42cb6c:	b	42c8c8 <ferror@plt+0x28938>
  42cb70:	ldp	x19, x20, [sp, #16]
  42cb74:	ldp	x25, x26, [sp, #64]
  42cb78:	ldp	x27, x28, [sp, #80]
  42cb7c:	b	42caf8 <ferror@plt+0x28b68>
  42cb80:	stp	x29, x30, [sp, #-64]!
  42cb84:	mov	x29, sp
  42cb88:	stp	x19, x20, [sp, #16]
  42cb8c:	stp	x21, x22, [sp, #32]
  42cb90:	stp	x23, x24, [sp, #48]
  42cb94:	mov	x22, x0
  42cb98:	mov	x20, x2
  42cb9c:	mov	x21, x3
  42cba0:	mov	x24, x4
  42cba4:	mov	x5, #0x0                   	// #0
  42cba8:	mov	w19, #0x0                   	// #0
  42cbac:	mov	w0, #0xd7ff                	// #55295
  42cbb0:	mov	w2, #0xdfff                	// #57343
  42cbb4:	mov	w3, #0xffff                	// #65535
  42cbb8:	mov	w4, #0x10ffff              	// #1114111
  42cbbc:	b	42cbd8 <ferror@plt+0x28c48>
  42cbc0:	cmp	w6, w2
  42cbc4:	b.ls	42cc00 <ferror@plt+0x28c70>  // b.plast
  42cbc8:	cmp	w6, w3
  42cbcc:	b.hi	42cc24 <ferror@plt+0x28c94>  // b.pmore
  42cbd0:	add	w19, w19, #0x1
  42cbd4:	add	x5, x5, #0x1
  42cbd8:	mov	w23, w5
  42cbdc:	tbnz	x1, #63, 42cbe8 <ferror@plt+0x28c58>
  42cbe0:	cmp	x1, x5
  42cbe4:	b.le	42cc58 <ferror@plt+0x28cc8>
  42cbe8:	ldr	w6, [x22, x5, lsl #2]
  42cbec:	cbz	w6, 42cc58 <ferror@plt+0x28cc8>
  42cbf0:	cmp	w6, w0
  42cbf4:	b.hi	42cbc0 <ferror@plt+0x28c30>  // b.pmore
  42cbf8:	add	w19, w19, #0x1
  42cbfc:	b	42cbd4 <ferror@plt+0x28c44>
  42cc00:	bl	436178 <ferror@plt+0x321e8>
  42cc04:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42cc08:	add	x3, x3, #0xcd0
  42cc0c:	mov	w2, #0x1                   	// #1
  42cc10:	mov	w1, w0
  42cc14:	mov	x0, x24
  42cc18:	bl	409844 <ferror@plt+0x58b4>
  42cc1c:	mov	x0, #0x0                   	// #0
  42cc20:	b	42ccf0 <ferror@plt+0x28d60>
  42cc24:	cmp	w6, w4
  42cc28:	b.hi	42cc34 <ferror@plt+0x28ca4>  // b.pmore
  42cc2c:	add	w19, w19, #0x2
  42cc30:	b	42cbd4 <ferror@plt+0x28c44>
  42cc34:	bl	436178 <ferror@plt+0x321e8>
  42cc38:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42cc3c:	add	x3, x3, #0xcf8
  42cc40:	mov	w2, #0x1                   	// #1
  42cc44:	mov	w1, w0
  42cc48:	mov	x0, x24
  42cc4c:	bl	409844 <ferror@plt+0x58b4>
  42cc50:	mov	x0, #0x0                   	// #0
  42cc54:	b	42ccf0 <ferror@plt+0x28d60>
  42cc58:	add	w0, w19, #0x1
  42cc5c:	mov	x1, #0x2                   	// #2
  42cc60:	sxtw	x0, w0
  42cc64:	bl	4135bc <ferror@plt+0xf62c>
  42cc68:	cmp	w19, #0x0
  42cc6c:	b.le	42ccd8 <ferror@plt+0x28d48>
  42cc70:	mov	x3, #0x1                   	// #1
  42cc74:	mov	w2, #0x0                   	// #0
  42cc78:	sub	x22, x22, #0x4
  42cc7c:	mov	w6, #0xffff                	// #65535
  42cc80:	mov	w8, #0xffffd800            	// #-10240
  42cc84:	mov	w7, #0xffffdc00            	// #-9216
  42cc88:	b	42ccc0 <ferror@plt+0x28d30>
  42cc8c:	sbfiz	x4, x2, #1, #32
  42cc90:	sub	w5, w1, #0x10, lsl #12
  42cc94:	add	w5, w8, w5, lsr #10
  42cc98:	strh	w5, [x0, x4]
  42cc9c:	add	w2, w2, #0x2
  42cca0:	add	x4, x0, x4
  42cca4:	and	w1, w1, #0x3ff
  42cca8:	add	w1, w1, w7
  42ccac:	strh	w1, [x4, #2]
  42ccb0:	mov	w23, w3
  42ccb4:	add	x3, x3, #0x1
  42ccb8:	cmp	w19, w2
  42ccbc:	b.le	42cce0 <ferror@plt+0x28d50>
  42ccc0:	ldr	w1, [x22, x3, lsl #2]
  42ccc4:	cmp	w1, w6
  42ccc8:	b.hi	42cc8c <ferror@plt+0x28cfc>  // b.pmore
  42cccc:	strh	w1, [x0, w2, sxtw #1]
  42ccd0:	add	w2, w2, #0x1
  42ccd4:	b	42ccb0 <ferror@plt+0x28d20>
  42ccd8:	mov	w2, #0x0                   	// #0
  42ccdc:	mov	w23, #0x0                   	// #0
  42cce0:	strh	wzr, [x0, w2, sxtw #1]
  42cce4:	cbz	x21, 42ccf0 <ferror@plt+0x28d60>
  42cce8:	sxtw	x19, w19
  42ccec:	str	x19, [x21]
  42ccf0:	cbz	x20, 42ccfc <ferror@plt+0x28d6c>
  42ccf4:	sxtw	x23, w23
  42ccf8:	str	x23, [x20]
  42ccfc:	ldp	x19, x20, [sp, #16]
  42cd00:	ldp	x21, x22, [sp, #32]
  42cd04:	ldp	x23, x24, [sp, #48]
  42cd08:	ldp	x29, x30, [sp], #64
  42cd0c:	ret
  42cd10:	tbnz	x1, #63, 42cd38 <ferror@plt+0x28da8>
  42cd14:	mov	x3, x0
  42cd18:	cmp	x1, #0x0
  42cd1c:	b.le	42cf48 <ferror@plt+0x28fb8>
  42cd20:	mov	x5, #0x0                   	// #0
  42cd24:	mov	w9, #0x10ffff              	// #1114111
  42cd28:	mov	w10, #0xd800                	// #55296
  42cd2c:	mov	w11, #0x10000               	// #65536
  42cd30:	mov	w12, #0x800                 	// #2048
  42cd34:	b	42ceb0 <ferror@plt+0x28f20>
  42cd38:	ldrb	w4, [x0]
  42cd3c:	cbz	w4, 42cf64 <ferror@plt+0x28fd4>
  42cd40:	mov	x3, x0
  42cd44:	mov	w9, #0x10ffff              	// #1114111
  42cd48:	mov	w11, #0xd800                	// #55296
  42cd4c:	mov	w10, #0x10000               	// #65536
  42cd50:	mov	w12, #0x800                 	// #2048
  42cd54:	b	42cda0 <ferror@plt+0x28e10>
  42cd58:	tst	w4, #0x1e
  42cd5c:	b.eq	42ce28 <ferror@plt+0x28e98>  // b.none
  42cd60:	add	x6, x3, #0x1
  42cd64:	ldrb	w4, [x3, #1]
  42cd68:	and	w4, w4, #0xc0
  42cd6c:	cmp	w4, #0x80
  42cd70:	b.eq	42cd94 <ferror@plt+0x28e04>  // b.none
  42cd74:	b	42ce28 <ferror@plt+0x28e98>
  42cd78:	and	w4, w4, #0xf
  42cd7c:	mov	x7, x3
  42cd80:	mov	w8, w12
  42cd84:	b	42cdec <ferror@plt+0x28e5c>
  42cd88:	and	w4, w4, #0xfffff800
  42cd8c:	cmp	w4, w11
  42cd90:	b.eq	42ce28 <ferror@plt+0x28e98>  // b.none
  42cd94:	add	x3, x6, #0x1
  42cd98:	ldrb	w4, [x6, #1]
  42cd9c:	cbz	w4, 42ce28 <ferror@plt+0x28e98>
  42cda0:	mov	x6, x3
  42cda4:	tbz	w4, #7, 42cd94 <ferror@plt+0x28e04>
  42cda8:	and	w5, w4, #0xe0
  42cdac:	cmp	w5, #0xc0
  42cdb0:	b.eq	42cd58 <ferror@plt+0x28dc8>  // b.none
  42cdb4:	and	w5, w4, #0xf0
  42cdb8:	cmp	w5, #0xe0
  42cdbc:	b.eq	42cd78 <ferror@plt+0x28de8>  // b.none
  42cdc0:	and	w5, w4, #0xf8
  42cdc4:	cmp	w5, #0xf0
  42cdc8:	b.ne	42ce28 <ferror@plt+0x28e98>  // b.any
  42cdcc:	and	w5, w4, #0x7
  42cdd0:	add	x7, x3, #0x1
  42cdd4:	ldrb	w4, [x3, #1]
  42cdd8:	and	w6, w4, #0xc0
  42cddc:	cmp	w6, #0x80
  42cde0:	b.ne	42ce28 <ferror@plt+0x28e98>  // b.any
  42cde4:	bfi	w4, w5, #6, #26
  42cde8:	mov	w8, w10
  42cdec:	ldrb	w5, [x7, #1]
  42cdf0:	and	w6, w5, #0xc0
  42cdf4:	cmp	w6, #0x80
  42cdf8:	b.ne	42ce28 <ferror@plt+0x28e98>  // b.any
  42cdfc:	bfi	w5, w4, #6, #26
  42ce00:	add	x6, x7, #0x2
  42ce04:	ldrb	w4, [x7, #2]
  42ce08:	and	w7, w4, #0xc0
  42ce0c:	cmp	w7, #0x80
  42ce10:	b.ne	42ce28 <ferror@plt+0x28e98>  // b.any
  42ce14:	bfi	w4, w5, #6, #26
  42ce18:	cmp	w4, w8
  42ce1c:	b.cc	42ce28 <ferror@plt+0x28e98>  // b.lo, b.ul, b.last
  42ce20:	cmp	w4, w9
  42ce24:	b.ls	42cd88 <ferror@plt+0x28df8>  // b.plast
  42ce28:	cbnz	x2, 42cf4c <ferror@plt+0x28fbc>
  42ce2c:	ldrb	w0, [x3]
  42ce30:	cmp	w0, #0x0
  42ce34:	cset	w0, eq  // eq = none
  42ce38:	b	42cf60 <ferror@plt+0x28fd0>
  42ce3c:	sub	x5, x1, x5
  42ce40:	cmp	x5, #0x1
  42ce44:	b.le	42cf48 <ferror@plt+0x28fb8>
  42ce48:	tst	w4, #0x1e
  42ce4c:	b.eq	42cf48 <ferror@plt+0x28fb8>  // b.none
  42ce50:	add	x5, x3, #0x1
  42ce54:	ldrb	w4, [x3, #1]
  42ce58:	and	w4, w4, #0xc0
  42ce5c:	cmp	w4, #0x80
  42ce60:	b.ne	42cf48 <ferror@plt+0x28fb8>  // b.any
  42ce64:	mov	x3, x5
  42ce68:	b	42cea0 <ferror@plt+0x28f10>
  42ce6c:	sub	x5, x1, x5
  42ce70:	cmp	x5, #0x2
  42ce74:	b.le	42cf48 <ferror@plt+0x28fb8>
  42ce78:	and	w4, w4, #0xf
  42ce7c:	mov	x6, x3
  42ce80:	mov	w8, w12
  42ce84:	b	42cf0c <ferror@plt+0x28f7c>
  42ce88:	cbnz	x2, 42cf4c <ferror@plt+0x28fbc>
  42ce8c:	b	42cf54 <ferror@plt+0x28fc4>
  42ce90:	and	w4, w4, #0xfffff800
  42ce94:	cmp	w4, w10
  42ce98:	b.eq	42cf48 <ferror@plt+0x28fb8>  // b.none
  42ce9c:	mov	x3, x7
  42cea0:	add	x3, x3, #0x1
  42cea4:	sub	x5, x3, x0
  42cea8:	cmp	x1, x5
  42ceac:	b.le	42cf48 <ferror@plt+0x28fb8>
  42ceb0:	ldrb	w4, [x3]
  42ceb4:	cbz	w4, 42cf48 <ferror@plt+0x28fb8>
  42ceb8:	tbz	w4, #7, 42cea0 <ferror@plt+0x28f10>
  42cebc:	and	w6, w4, #0xe0
  42cec0:	cmp	w6, #0xc0
  42cec4:	b.eq	42ce3c <ferror@plt+0x28eac>  // b.none
  42cec8:	and	w6, w4, #0xf0
  42cecc:	cmp	w6, #0xe0
  42ced0:	b.eq	42ce6c <ferror@plt+0x28edc>  // b.none
  42ced4:	and	w6, w4, #0xf8
  42ced8:	cmp	w6, #0xf0
  42cedc:	b.ne	42cf48 <ferror@plt+0x28fb8>  // b.any
  42cee0:	sub	x5, x1, x5
  42cee4:	cmp	x5, #0x3
  42cee8:	b.le	42cf48 <ferror@plt+0x28fb8>
  42ceec:	and	w5, w4, #0x7
  42cef0:	add	x6, x3, #0x1
  42cef4:	ldrb	w4, [x3, #1]
  42cef8:	and	w7, w4, #0xc0
  42cefc:	cmp	w7, #0x80
  42cf00:	b.ne	42ce88 <ferror@plt+0x28ef8>  // b.any
  42cf04:	bfi	w4, w5, #6, #26
  42cf08:	mov	w8, w11
  42cf0c:	ldrb	w5, [x6, #1]
  42cf10:	and	w7, w5, #0xc0
  42cf14:	cmp	w7, #0x80
  42cf18:	b.ne	42cf48 <ferror@plt+0x28fb8>  // b.any
  42cf1c:	bfi	w5, w4, #6, #26
  42cf20:	add	x7, x6, #0x2
  42cf24:	ldrb	w4, [x6, #2]
  42cf28:	and	w6, w4, #0xc0
  42cf2c:	cmp	w6, #0x80
  42cf30:	b.ne	42cf48 <ferror@plt+0x28fb8>  // b.any
  42cf34:	bfi	w4, w5, #6, #26
  42cf38:	cmp	w4, w8
  42cf3c:	b.cc	42cf48 <ferror@plt+0x28fb8>  // b.lo, b.ul, b.last
  42cf40:	cmp	w4, w9
  42cf44:	b.ls	42ce90 <ferror@plt+0x28f00>  // b.plast
  42cf48:	cbz	x2, 42cf54 <ferror@plt+0x28fc4>
  42cf4c:	str	x3, [x2]
  42cf50:	tbnz	x1, #63, 42ce2c <ferror@plt+0x28e9c>
  42cf54:	add	x1, x0, x1
  42cf58:	cmp	x3, x1
  42cf5c:	cset	w0, eq  // eq = none
  42cf60:	ret
  42cf64:	mov	x3, x0
  42cf68:	b	42ce28 <ferror@plt+0x28e98>
  42cf6c:	mov	w1, #0x10ffff              	// #1114111
  42cf70:	cmp	w0, w1
  42cf74:	b.hi	42cf8c <ferror@plt+0x28ffc>  // b.pmore
  42cf78:	and	w0, w0, #0xfffff800
  42cf7c:	mov	w1, #0xd800                	// #55296
  42cf80:	cmp	w0, w1
  42cf84:	cset	w0, ne  // ne = any
  42cf88:	ret
  42cf8c:	mov	w0, #0x0                   	// #0
  42cf90:	b	42cf88 <ferror@plt+0x28ff8>
  42cf94:	stp	x29, x30, [sp, #-32]!
  42cf98:	mov	x29, sp
  42cf9c:	stp	x19, x20, [sp, #16]
  42cfa0:	mov	x19, x0
  42cfa4:	mov	x20, x1
  42cfa8:	tbnz	x1, #63, 42cfd4 <ferror@plt+0x29044>
  42cfac:	add	x0, x20, #0x1
  42cfb0:	bl	41334c <ferror@plt+0xf3bc>
  42cfb4:	add	x20, x0, x20
  42cfb8:	cmp	x0, x20
  42cfbc:	b.cs	42d024 <ferror@plt+0x29094>  // b.hs, b.nlast
  42cfc0:	mov	x4, x20
  42cfc4:	adrp	x6, 45a000 <ferror@plt+0x56070>
  42cfc8:	add	x6, x6, #0xd68
  42cfcc:	add	x6, x6, #0x10
  42cfd0:	b	42cfe8 <ferror@plt+0x29058>
  42cfd4:	bl	4034d0 <strlen@plt>
  42cfd8:	mov	x20, x0
  42cfdc:	b	42cfac <ferror@plt+0x2901c>
  42cfe0:	cmp	x0, x4
  42cfe4:	b.cs	42d024 <ferror@plt+0x29094>  // b.hs, b.nlast
  42cfe8:	ldrb	w1, [x19]
  42cfec:	ldrb	w3, [x6, x1]
  42cff0:	sub	x4, x4, w3, uxtb
  42cff4:	cbz	w3, 42cfe0 <ferror@plt+0x29050>
  42cff8:	sub	w3, w3, #0x1
  42cffc:	and	x3, x3, #0xff
  42d000:	add	x5, x3, #0x1
  42d004:	mov	x1, #0x0                   	// #0
  42d008:	ldrb	w2, [x19, x1]
  42d00c:	strb	w2, [x4, x1]
  42d010:	cmp	x1, x3
  42d014:	add	x1, x1, #0x1
  42d018:	b.ne	42d008 <ferror@plt+0x29078>  // b.any
  42d01c:	add	x19, x19, x5
  42d020:	b	42cfe0 <ferror@plt+0x29050>
  42d024:	strb	wzr, [x20]
  42d028:	ldp	x19, x20, [sp, #16]
  42d02c:	ldp	x29, x30, [sp], #32
  42d030:	ret
  42d034:	stp	x29, x30, [sp, #-80]!
  42d038:	mov	x29, sp
  42d03c:	stp	x23, x24, [sp, #48]
  42d040:	mov	x24, x0
  42d044:	cbz	x0, 42d070 <ferror@plt+0x290e0>
  42d048:	stp	x21, x22, [sp, #32]
  42d04c:	bl	4034d0 <strlen@plt>
  42d050:	mov	w22, w0
  42d054:	cbz	w0, 42d140 <ferror@plt+0x291b0>
  42d058:	stp	x19, x20, [sp, #16]
  42d05c:	mov	x20, x24
  42d060:	mov	x21, #0x0                   	// #0
  42d064:	adrp	x23, 45a000 <ferror@plt+0x56070>
  42d068:	add	x23, x23, #0xd30
  42d06c:	b	42d0c8 <ferror@plt+0x29138>
  42d070:	adrp	x2, 45a000 <ferror@plt+0x56070>
  42d074:	add	x2, x2, #0xd20
  42d078:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42d07c:	add	x1, x1, #0xd68
  42d080:	add	x1, x1, #0x158
  42d084:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42d088:	add	x0, x0, #0xb60
  42d08c:	bl	4149c4 <ferror@plt+0x10a34>
  42d090:	mov	x0, x24
  42d094:	b	42d130 <ferror@plt+0x291a0>
  42d098:	sxtw	x2, w19
  42d09c:	mov	x1, x20
  42d0a0:	mov	x0, x21
  42d0a4:	bl	422a44 <ferror@plt+0x1eab4>
  42d0a8:	mov	x1, x23
  42d0ac:	mov	x0, x21
  42d0b0:	bl	422928 <ferror@plt+0x1e998>
  42d0b4:	add	w19, w19, #0x1
  42d0b8:	ldr	x20, [sp, #72]
  42d0bc:	add	x20, x20, #0x1
  42d0c0:	subs	w22, w22, w19
  42d0c4:	b.eq	42d0f8 <ferror@plt+0x29168>  // b.none
  42d0c8:	add	x2, sp, #0x48
  42d0cc:	sxtw	x1, w22
  42d0d0:	mov	x0, x20
  42d0d4:	bl	42cd10 <ferror@plt+0x28d80>
  42d0d8:	cbnz	w0, 42d0f8 <ferror@plt+0x29168>
  42d0dc:	ldr	x19, [sp, #72]
  42d0e0:	sub	x19, x19, x20
  42d0e4:	cbnz	x21, 42d098 <ferror@plt+0x29108>
  42d0e8:	sxtw	x0, w22
  42d0ec:	bl	422464 <ferror@plt+0x1e4d4>
  42d0f0:	mov	x21, x0
  42d0f4:	b	42d098 <ferror@plt+0x29108>
  42d0f8:	cbz	x21, 42d13c <ferror@plt+0x291ac>
  42d0fc:	mov	x1, x20
  42d100:	mov	x0, x21
  42d104:	bl	422928 <ferror@plt+0x1e998>
  42d108:	mov	x2, #0x0                   	// #0
  42d10c:	mov	x1, #0xffffffffffffffff    	// #-1
  42d110:	ldr	x0, [x21]
  42d114:	bl	42cd10 <ferror@plt+0x28d80>
  42d118:	cbz	w0, 42d150 <ferror@plt+0x291c0>
  42d11c:	mov	w1, #0x0                   	// #0
  42d120:	mov	x0, x21
  42d124:	bl	4224b4 <ferror@plt+0x1e524>
  42d128:	ldp	x19, x20, [sp, #16]
  42d12c:	ldp	x21, x22, [sp, #32]
  42d130:	ldp	x23, x24, [sp, #48]
  42d134:	ldp	x29, x30, [sp], #80
  42d138:	ret
  42d13c:	ldp	x19, x20, [sp, #16]
  42d140:	mov	x0, x24
  42d144:	bl	4200fc <ferror@plt+0x1c16c>
  42d148:	ldp	x21, x22, [sp, #32]
  42d14c:	b	42d130 <ferror@plt+0x291a0>
  42d150:	adrp	x4, 45a000 <ferror@plt+0x56070>
  42d154:	add	x4, x4, #0xd38
  42d158:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42d15c:	add	x3, x3, #0xd68
  42d160:	add	x3, x3, #0x170
  42d164:	mov	w2, #0x6c8                 	// #1736
  42d168:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42d16c:	add	x1, x1, #0xd60
  42d170:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42d174:	add	x0, x0, #0xb60
  42d178:	bl	4274b0 <ferror@plt+0x23520>
  42d17c:	sub	w4, w0, #0xa, lsl #12
  42d180:	sub	w4, w4, #0xc00
  42d184:	mov	w3, #0x2493                	// #9363
  42d188:	movk	w3, #0x9249, lsl #16
  42d18c:	smull	x3, w4, w3
  42d190:	lsr	x3, x3, #32
  42d194:	add	w3, w4, w3
  42d198:	asr	w3, w3, #4
  42d19c:	sub	w3, w3, w4, asr #31
  42d1a0:	lsl	w0, w3, #3
  42d1a4:	sub	w3, w0, w3
  42d1a8:	sub	w3, w4, w3, lsl #2
  42d1ac:	cbz	x1, 42d21c <ferror@plt+0x2928c>
  42d1b0:	mov	w0, #0xae27                	// #44583
  42d1b4:	movk	w0, #0x6f74, lsl #16
  42d1b8:	smull	x0, w4, w0
  42d1bc:	asr	x0, x0, #40
  42d1c0:	sub	w0, w0, w4, asr #31
  42d1c4:	add	w5, w0, #0x1, lsl #12
  42d1c8:	add	w5, w5, #0x100
  42d1cc:	str	w5, [x1]
  42d1d0:	mov	w5, #0x24c                 	// #588
  42d1d4:	msub	w0, w0, w5, w4
  42d1d8:	mov	w4, #0x2493                	// #9363
  42d1dc:	movk	w4, #0x9249, lsl #16
  42d1e0:	smull	x4, w0, w4
  42d1e4:	lsr	x4, x4, #32
  42d1e8:	add	w4, w0, w4
  42d1ec:	asr	w4, w4, #4
  42d1f0:	sub	w0, w4, w0, asr #31
  42d1f4:	add	w0, w0, #0x1, lsl #12
  42d1f8:	add	w0, w0, #0x161
  42d1fc:	str	w0, [x1, #4]
  42d200:	cbz	w3, 42d220 <ferror@plt+0x29290>
  42d204:	add	w3, w3, #0x1, lsl #12
  42d208:	add	w3, w3, #0x1a7
  42d20c:	str	w3, [x1, #8]
  42d210:	mov	x0, #0x3                   	// #3
  42d214:	str	x0, [x2]
  42d218:	ret
  42d21c:	cbnz	w3, 42d210 <ferror@plt+0x29280>
  42d220:	mov	x0, #0x2                   	// #2
  42d224:	str	x0, [x2]
  42d228:	b	42d218 <ferror@plt+0x29288>
  42d22c:	sub	w3, w0, #0xa0
  42d230:	mov	w2, #0xf97d                	// #63869
  42d234:	movk	w2, #0x2, lsl #16
  42d238:	cmp	w3, w2
  42d23c:	b.hi	42d2e8 <ferror@plt+0x29358>  // b.pmore
  42d240:	mov	w4, #0x164c                	// #5708
  42d244:	mov	w2, #0x0                   	// #0
  42d248:	adrp	x6, 46b000 <ferror@plt+0x67070>
  42d24c:	add	x6, x6, #0x318
  42d250:	mov	w5, w2
  42d254:	add	w2, w4, w2
  42d258:	add	w2, w2, w2, lsr #31
  42d25c:	asr	w2, w2, #1
  42d260:	sbfiz	x3, x2, #3, #32
  42d264:	ldr	w3, [x6, x3]
  42d268:	cmp	w3, w0
  42d26c:	b.eq	42d288 <ferror@plt+0x292f8>  // b.none
  42d270:	cmp	w5, w2
  42d274:	b.eq	42d2f8 <ferror@plt+0x29368>  // b.none
  42d278:	cmp	w3, w0
  42d27c:	csel	w4, w4, w2, cc  // cc = lo, ul, last
  42d280:	csel	w2, w2, w5, cc  // cc = lo, ul, last
  42d284:	b	42d250 <ferror@plt+0x292c0>
  42d288:	cbnz	w1, 42d2b8 <ferror@plt+0x29328>
  42d28c:	adrp	x0, 46b000 <ferror@plt+0x67070>
  42d290:	add	x0, x0, #0x318
  42d294:	add	x2, x0, w2, sxtw #3
  42d298:	ldrh	w0, [x2, #4]
  42d29c:	mov	w1, #0xffff                	// #65535
  42d2a0:	cmp	w0, w1
  42d2a4:	b.eq	42d2f0 <ferror@plt+0x29360>  // b.none
  42d2a8:	adrp	x1, 466000 <ferror@plt+0x62070>
  42d2ac:	add	x1, x1, #0xe10
  42d2b0:	add	x0, x1, w0, sxtw
  42d2b4:	b	42d2ec <ferror@plt+0x2935c>
  42d2b8:	adrp	x0, 46b000 <ferror@plt+0x67070>
  42d2bc:	add	x0, x0, #0x318
  42d2c0:	add	x0, x0, w2, sxtw #3
  42d2c4:	ldrh	w0, [x0, #6]
  42d2c8:	mov	w1, #0xffff                	// #65535
  42d2cc:	cmp	w0, w1
  42d2d0:	b.ne	42d2a8 <ferror@plt+0x29318>  // b.any
  42d2d4:	adrp	x0, 46b000 <ferror@plt+0x67070>
  42d2d8:	add	x0, x0, #0x318
  42d2dc:	add	x2, x0, w2, sxtw #3
  42d2e0:	ldrh	w0, [x2, #4]
  42d2e4:	b	42d2a8 <ferror@plt+0x29318>
  42d2e8:	mov	x0, #0x0                   	// #0
  42d2ec:	ret
  42d2f0:	mov	x0, #0x0                   	// #0
  42d2f4:	b	42d2ec <ferror@plt+0x2935c>
  42d2f8:	mov	x0, #0x0                   	// #0
  42d2fc:	b	42d2ec <ferror@plt+0x2935c>
  42d300:	mov	w3, w0
  42d304:	sub	w0, w0, #0x1, lsl #12
  42d308:	sub	w0, w0, #0x100
  42d30c:	sub	w4, w3, #0xa, lsl #12
  42d310:	sub	w4, w4, #0xc00
  42d314:	sub	w5, w1, #0x1, lsl #12
  42d318:	sub	w5, w5, #0x161
  42d31c:	cmp	w0, #0x12
  42d320:	ccmp	w5, #0x14, #0x2, ls  // ls = plast
  42d324:	b.ls	42d3e8 <ferror@plt+0x29458>  // b.plast
  42d328:	mov	w0, #0x2ba3                	// #11171
  42d32c:	cmp	w4, w0
  42d330:	b.hi	42d4b0 <ferror@plt+0x29520>  // b.pmore
  42d334:	mov	w0, #0x2493                	// #9363
  42d338:	movk	w0, #0x9249, lsl #16
  42d33c:	smull	x0, w4, w0
  42d340:	lsr	x0, x0, #32
  42d344:	add	w0, w4, w0
  42d348:	asr	w0, w0, #4
  42d34c:	sub	w0, w0, w4, asr #31
  42d350:	lsl	w5, w0, #3
  42d354:	sub	w0, w5, w0
  42d358:	cmp	w4, w0, lsl #2
  42d35c:	b.ne	42d370 <ferror@plt+0x293e0>  // b.any
  42d360:	sub	w0, w1, #0x1, lsl #12
  42d364:	sub	w0, w0, #0x1a8
  42d368:	cmp	w0, #0x1a
  42d36c:	b.ls	42d40c <ferror@plt+0x2947c>  // b.plast
  42d370:	lsr	w0, w3, #8
  42d374:	mov	w0, w0
  42d378:	adrp	x4, 45a000 <ferror@plt+0x56070>
  42d37c:	add	x4, x4, #0xef8
  42d380:	ldrsh	w4, [x4, x0, lsl #1]
  42d384:	mov	w0, #0x10ff                	// #4351
  42d388:	cmp	w4, w0
  42d38c:	b.le	42d420 <ferror@plt+0x29490>
  42d390:	sub	w4, w4, #0x1, lsl #12
  42d394:	sub	w4, w4, #0x100
  42d398:	and	w4, w4, #0xffff
  42d39c:	sub	w0, w4, #0x93
  42d3a0:	and	w0, w0, #0xffff
  42d3a4:	cmp	w0, #0xe1
  42d3a8:	b.hi	42d4c0 <ferror@plt+0x29530>  // b.pmore
  42d3ac:	sub	w4, w4, #0x93
  42d3b0:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42d3b4:	add	x0, x0, #0xef8
  42d3b8:	add	x0, x0, w4, sxtw #3
  42d3bc:	ldr	w3, [x0, #552]
  42d3c0:	mov	w0, #0x0                   	// #0
  42d3c4:	cmp	w3, w1
  42d3c8:	b.ne	42d408 <ferror@plt+0x29478>  // b.any
  42d3cc:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42d3d0:	add	x0, x0, #0xef8
  42d3d4:	add	x4, x0, w4, sxtw #3
  42d3d8:	ldr	w0, [x4, #556]
  42d3dc:	str	w0, [x2]
  42d3e0:	mov	w0, #0x1                   	// #1
  42d3e4:	b	42d408 <ferror@plt+0x29478>
  42d3e8:	mov	w1, #0x15                  	// #21
  42d3ec:	madd	w0, w0, w1, w5
  42d3f0:	lsl	w1, w0, #3
  42d3f4:	sub	w0, w1, w0
  42d3f8:	mov	w1, #0xac00                	// #44032
  42d3fc:	add	w0, w1, w0, lsl #2
  42d400:	str	w0, [x2]
  42d404:	mov	w0, #0x1                   	// #1
  42d408:	ret
  42d40c:	sub	w1, w1, #0x1, lsl #12
  42d410:	sub	w1, w1, #0x1a7
  42d414:	add	w3, w1, w3
  42d418:	str	w3, [x2]
  42d41c:	b	42d404 <ferror@plt+0x29474>
  42d420:	sbfiz	x4, x4, #8, #32
  42d424:	add	x4, x4, w3, uxtb
  42d428:	adrp	x0, 45e000 <ferror@plt+0x5a070>
  42d42c:	add	x0, x0, #0x7d0
  42d430:	ldrh	w4, [x0, x4, lsl #1]
  42d434:	b	42d39c <ferror@plt+0x2940c>
  42d438:	sbfiz	x0, x0, #8, #32
  42d43c:	add	x1, x0, w1, uxtb
  42d440:	adrp	x0, 45e000 <ferror@plt+0x5a070>
  42d444:	add	x0, x0, #0x7d0
  42d448:	ldrh	w1, [x0, x1, lsl #1]
  42d44c:	b	42d4f8 <ferror@plt+0x29568>
  42d450:	sub	w3, w4, #0x1
  42d454:	and	w3, w3, #0xffff
  42d458:	mov	w0, #0x0                   	// #0
  42d45c:	cmp	w3, #0x91
  42d460:	b.hi	42d408 <ferror@plt+0x29478>  // b.pmore
  42d464:	sub	w0, w1, #0x175
  42d468:	and	w0, w0, #0xffff
  42d46c:	cmp	w0, #0x1e
  42d470:	b.hi	42d4a8 <ferror@plt+0x29518>  // b.pmore
  42d474:	sub	w1, w1, #0x175
  42d478:	sub	w4, w4, #0x1
  42d47c:	sbfiz	x0, x4, #5, #32
  42d480:	sub	x4, x0, w4, sxtw
  42d484:	add	x4, x4, w1, sxtw
  42d488:	adrp	x0, 45c000 <ferror@plt+0x58070>
  42d48c:	add	x0, x0, #0x470
  42d490:	ldrh	w1, [x0, x4, lsl #1]
  42d494:	mov	w0, #0x0                   	// #0
  42d498:	cbz	w1, 42d408 <ferror@plt+0x29478>
  42d49c:	str	w1, [x2]
  42d4a0:	mov	w0, #0x1                   	// #1
  42d4a4:	b	42d408 <ferror@plt+0x29478>
  42d4a8:	mov	w0, #0x0                   	// #0
  42d4ac:	b	42d408 <ferror@plt+0x29478>
  42d4b0:	lsr	w0, w3, #8
  42d4b4:	cmp	w0, #0x111
  42d4b8:	b.ls	42d374 <ferror@plt+0x293e4>  // b.plast
  42d4bc:	mov	w4, #0x0                   	// #0
  42d4c0:	lsr	w5, w1, #8
  42d4c4:	mov	w0, #0x0                   	// #0
  42d4c8:	cmp	w5, #0x111
  42d4cc:	b.hi	42d408 <ferror@plt+0x29478>  // b.pmore
  42d4d0:	mov	w5, w5
  42d4d4:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42d4d8:	add	x0, x0, #0xef8
  42d4dc:	ldrsh	w0, [x0, x5, lsl #1]
  42d4e0:	mov	w5, #0x10ff                	// #4351
  42d4e4:	cmp	w0, w5
  42d4e8:	b.le	42d438 <ferror@plt+0x294a8>
  42d4ec:	sub	w1, w0, #0x1, lsl #12
  42d4f0:	sub	w1, w1, #0x100
  42d4f4:	and	w1, w1, #0xffff
  42d4f8:	cmp	w1, #0x193
  42d4fc:	b.ls	42d450 <ferror@plt+0x294c0>  // b.plast
  42d500:	sub	w1, w1, #0x194
  42d504:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42d508:	add	x0, x0, #0xef8
  42d50c:	add	x0, x0, w1, sxtw #2
  42d510:	ldrh	w4, [x0, #2360]
  42d514:	mov	w0, #0x0                   	// #0
  42d518:	cmp	w4, w3
  42d51c:	b.ne	42d408 <ferror@plt+0x29478>  // b.any
  42d520:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42d524:	add	x0, x0, #0xef8
  42d528:	add	x1, x0, w1, sxtw #2
  42d52c:	ldrh	w0, [x1, #2362]
  42d530:	str	w0, [x2]
  42d534:	mov	w0, #0x1                   	// #1
  42d538:	b	42d408 <ferror@plt+0x29478>
  42d53c:	mov	w1, w0
  42d540:	mov	w0, #0xfaff                	// #64255
  42d544:	movk	w0, #0x2, lsl #16
  42d548:	cmp	w1, w0
  42d54c:	b.hi	42d594 <ferror@plt+0x29604>  // b.pmore
  42d550:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42d554:	add	x0, x0, #0xef8
  42d558:	add	x0, x0, #0x980
  42d55c:	lsr	w2, w1, #8
  42d560:	ldrsh	w0, [x0, x2, lsl #1]
  42d564:	mov	w2, #0x10ff                	// #4351
  42d568:	cmp	w0, w2
  42d56c:	b.le	42d57c <ferror@plt+0x295ec>
  42d570:	sub	w0, w0, #0x1, lsl #12
  42d574:	sub	w0, w0, #0x100
  42d578:	ret
  42d57c:	sbfiz	x0, x0, #8, #32
  42d580:	adrp	x2, 476000 <ferror@plt+0x72070>
  42d584:	add	x2, x2, #0x578
  42d588:	add	x1, x2, w1, uxtb
  42d58c:	ldrb	w0, [x1, x0]
  42d590:	b	42d578 <ferror@plt+0x295e8>
  42d594:	sub	w2, w1, #0xe0, lsl #12
  42d598:	mov	w0, #0x0                   	// #0
  42d59c:	mov	w3, #0x2ffff               	// #196607
  42d5a0:	cmp	w2, w3
  42d5a4:	b.hi	42d578 <ferror@plt+0x295e8>  // b.pmore
  42d5a8:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42d5ac:	add	x0, x0, #0xef8
  42d5b0:	add	x0, x0, #0xf78
  42d5b4:	lsr	w2, w2, #8
  42d5b8:	ldrsh	w0, [x0, x2, lsl #1]
  42d5bc:	mov	w2, #0x10ff                	// #4351
  42d5c0:	cmp	w0, w2
  42d5c4:	b.le	42d5d4 <ferror@plt+0x29644>
  42d5c8:	sub	w0, w0, #0x1, lsl #12
  42d5cc:	sub	w0, w0, #0x100
  42d5d0:	b	42d578 <ferror@plt+0x295e8>
  42d5d4:	sbfiz	x0, x0, #8, #32
  42d5d8:	adrp	x2, 476000 <ferror@plt+0x72070>
  42d5dc:	add	x2, x2, #0x578
  42d5e0:	add	x1, x2, w1, uxtb
  42d5e4:	ldrb	w0, [x1, x0]
  42d5e8:	b	42d578 <ferror@plt+0x295e8>
  42d5ec:	stp	x29, x30, [sp, #-48]!
  42d5f0:	mov	x29, sp
  42d5f4:	stp	x19, x20, [sp, #16]
  42d5f8:	str	x21, [sp, #32]
  42d5fc:	mov	w8, #0xfaff                	// #64255
  42d600:	movk	w8, #0x2, lsl #16
  42d604:	mov	w13, #0x2ffff               	// #196607
  42d608:	adrp	x30, 45a000 <ferror@plt+0x56070>
  42d60c:	add	x30, x30, #0xef8
  42d610:	add	x17, x30, #0xf78
  42d614:	mov	w9, #0x10ff                	// #4351
  42d618:	adrp	x14, 476000 <ferror@plt+0x72070>
  42d61c:	add	x14, x14, #0x578
  42d620:	mov	w15, #0xffffef00            	// #-4352
  42d624:	sub	x6, x0, #0x4
  42d628:	mov	w19, #0x1                   	// #1
  42d62c:	mov	w10, w19
  42d630:	b	42d7a0 <ferror@plt+0x29810>
  42d634:	sbfiz	x11, x11, #8, #32
  42d638:	add	x2, x14, w2, uxtb
  42d63c:	ldrb	w11, [x2, x11]
  42d640:	b	42d7c4 <ferror@plt+0x29834>
  42d644:	sub	w3, w2, #0xe0, lsl #12
  42d648:	mov	w11, #0x0                   	// #0
  42d64c:	cmp	w3, w13
  42d650:	b.hi	42d7c4 <ferror@plt+0x29834>  // b.pmore
  42d654:	lsr	w3, w3, #8
  42d658:	ldrsh	w11, [x17, x3, lsl #1]
  42d65c:	cmp	w11, w9
  42d660:	b.le	42d66c <ferror@plt+0x296dc>
  42d664:	add	w11, w11, w15
  42d668:	b	42d7c4 <ferror@plt+0x29834>
  42d66c:	sbfiz	x11, x11, #8, #32
  42d670:	add	x2, x14, w2, uxtb
  42d674:	ldrb	w11, [x2, x11]
  42d678:	b	42d7c4 <ferror@plt+0x29834>
  42d67c:	sbfiz	x5, x5, #8, #32
  42d680:	add	x2, x14, w2, uxtb
  42d684:	ldrb	w5, [x2, x5]
  42d688:	cmp	w5, #0x0
  42d68c:	ccmp	w5, w11, #0x0, ne  // ne = any
  42d690:	b.lt	42d6fc <ferror@plt+0x2976c>  // b.tstop
  42d694:	mov	w11, w5
  42d698:	cmp	x7, x16
  42d69c:	b.cs	42d79c <ferror@plt+0x2980c>  // b.hs, b.nlast
  42d6a0:	add	x7, x7, #0x1
  42d6a4:	ldr	w2, [x0, x7, lsl #2]
  42d6a8:	cmp	w2, w8
  42d6ac:	b.hi	42d6c8 <ferror@plt+0x29738>  // b.pmore
  42d6b0:	lsr	w3, w2, #8
  42d6b4:	ldrsh	w5, [x12, x3, lsl #1]
  42d6b8:	cmp	w5, w9
  42d6bc:	b.le	42d67c <ferror@plt+0x296ec>
  42d6c0:	add	w5, w5, w15
  42d6c4:	b	42d688 <ferror@plt+0x296f8>
  42d6c8:	sub	w3, w2, #0xe0, lsl #12
  42d6cc:	cmp	w3, w13
  42d6d0:	b.hi	42d794 <ferror@plt+0x29804>  // b.pmore
  42d6d4:	lsr	w3, w3, #8
  42d6d8:	ldrsh	w5, [x17, x3, lsl #1]
  42d6dc:	cmp	w5, w9
  42d6e0:	b.le	42d6ec <ferror@plt+0x2975c>
  42d6e4:	add	w5, w5, w15
  42d6e8:	b	42d688 <ferror@plt+0x296f8>
  42d6ec:	sbfiz	x5, x5, #8, #32
  42d6f0:	add	x2, x14, w2, uxtb
  42d6f4:	ldrb	w5, [x2, x5]
  42d6f8:	b	42d688 <ferror@plt+0x296f8>
  42d6fc:	cbz	x7, 42d6a0 <ferror@plt+0x29710>
  42d700:	mov	x2, x7
  42d704:	b	42d734 <ferror@plt+0x297a4>
  42d708:	sbfiz	x3, x3, #8, #32
  42d70c:	add	x21, x14, w4, uxtb
  42d710:	ldrb	w3, [x21, x3]
  42d714:	cmp	w5, w3
  42d718:	b.ge	42d698 <ferror@plt+0x29708>  // b.tcont
  42d71c:	ldr	w3, [x0, x2, lsl #2]
  42d720:	str	w4, [x0, x2, lsl #2]
  42d724:	str	w3, [x6, x2, lsl #2]
  42d728:	mov	w20, w10
  42d72c:	subs	x2, x2, #0x1
  42d730:	b.eq	42d78c <ferror@plt+0x297fc>  // b.none
  42d734:	ldr	w4, [x6, x2, lsl #2]
  42d738:	cmp	w4, w8
  42d73c:	b.hi	42d758 <ferror@plt+0x297c8>  // b.pmore
  42d740:	lsr	w3, w4, #8
  42d744:	ldrsh	w3, [x12, x3, lsl #1]
  42d748:	cmp	w3, w9
  42d74c:	b.le	42d708 <ferror@plt+0x29778>
  42d750:	add	w3, w3, w15
  42d754:	b	42d714 <ferror@plt+0x29784>
  42d758:	sub	w3, w4, #0xe0, lsl #12
  42d75c:	cmp	w3, w13
  42d760:	b.hi	42d698 <ferror@plt+0x29708>  // b.pmore
  42d764:	lsr	w3, w3, #8
  42d768:	ldrsh	w3, [x17, x3, lsl #1]
  42d76c:	cmp	w3, w9
  42d770:	b.le	42d77c <ferror@plt+0x297ec>
  42d774:	add	w3, w3, w15
  42d778:	b	42d714 <ferror@plt+0x29784>
  42d77c:	sbfiz	x3, x3, #8, #32
  42d780:	add	x21, x14, w4, uxtb
  42d784:	ldrb	w3, [x21, x3]
  42d788:	b	42d714 <ferror@plt+0x29784>
  42d78c:	mov	w20, w19
  42d790:	b	42d698 <ferror@plt+0x29708>
  42d794:	mov	w11, w18
  42d798:	b	42d698 <ferror@plt+0x29708>
  42d79c:	cbz	w20, 42d7e0 <ferror@plt+0x29850>
  42d7a0:	ldr	w2, [x0]
  42d7a4:	cmp	w2, w8
  42d7a8:	b.hi	42d644 <ferror@plt+0x296b4>  // b.pmore
  42d7ac:	add	x3, x30, #0x980
  42d7b0:	lsr	w4, w2, #8
  42d7b4:	ldrsh	w11, [x3, x4, lsl #1]
  42d7b8:	cmp	w11, w9
  42d7bc:	b.le	42d634 <ferror@plt+0x296a4>
  42d7c0:	add	w11, w11, w15
  42d7c4:	subs	x16, x1, #0x1
  42d7c8:	b.eq	42d7e0 <ferror@plt+0x29850>  // b.none
  42d7cc:	mov	w20, #0x0                   	// #0
  42d7d0:	mov	x7, #0x0                   	// #0
  42d7d4:	add	x12, x30, #0x980
  42d7d8:	mov	w18, #0x0                   	// #0
  42d7dc:	b	42d6a0 <ferror@plt+0x29710>
  42d7e0:	ldp	x19, x20, [sp, #16]
  42d7e4:	ldr	x21, [sp, #32]
  42d7e8:	ldp	x29, x30, [sp], #48
  42d7ec:	ret
  42d7f0:	stp	x29, x30, [sp, #-64]!
  42d7f4:	mov	x29, sp
  42d7f8:	stp	x19, x20, [sp, #16]
  42d7fc:	stp	x21, x22, [sp, #32]
  42d800:	str	x23, [sp, #48]
  42d804:	mov	w19, w0
  42d808:	mov	x21, x1
  42d80c:	sub	w2, w0, #0xa, lsl #12
  42d810:	sub	w2, w2, #0xc00
  42d814:	mov	w0, #0x2ba3                	// #11171
  42d818:	cmp	w2, w0
  42d81c:	b.hi	42d868 <ferror@plt+0x298d8>  // b.pmore
  42d820:	mov	x2, x1
  42d824:	mov	x1, #0x0                   	// #0
  42d828:	mov	w0, w19
  42d82c:	bl	42d17c <ferror@plt+0x291ec>
  42d830:	ldr	x0, [x21]
  42d834:	lsl	x0, x0, #2
  42d838:	bl	41334c <ferror@plt+0xf3bc>
  42d83c:	mov	x23, x0
  42d840:	mov	x2, x21
  42d844:	mov	x1, x0
  42d848:	mov	w0, w19
  42d84c:	bl	42d17c <ferror@plt+0x291ec>
  42d850:	mov	x0, x23
  42d854:	ldp	x19, x20, [sp, #16]
  42d858:	ldp	x21, x22, [sp, #32]
  42d85c:	ldr	x23, [sp, #48]
  42d860:	ldp	x29, x30, [sp], #64
  42d864:	ret
  42d868:	mov	w1, #0x0                   	// #0
  42d86c:	mov	w0, w19
  42d870:	bl	42d22c <ferror@plt+0x2929c>
  42d874:	mov	x20, x0
  42d878:	cbz	x0, 42d8cc <ferror@plt+0x2993c>
  42d87c:	mov	x1, #0xffffffffffffffff    	// #-1
  42d880:	bl	42b714 <ferror@plt+0x27784>
  42d884:	str	x0, [x21]
  42d888:	lsl	x0, x0, #2
  42d88c:	bl	41334c <ferror@plt+0xf3bc>
  42d890:	mov	x23, x0
  42d894:	ldrb	w19, [x20]
  42d898:	cbz	w19, 42d850 <ferror@plt+0x298c0>
  42d89c:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42d8a0:	ldr	x22, [x0, #3824]
  42d8a4:	mov	x21, x23
  42d8a8:	mov	x0, x20
  42d8ac:	bl	42b810 <ferror@plt+0x27880>
  42d8b0:	str	w0, [x21], #4
  42d8b4:	and	x19, x19, #0xff
  42d8b8:	ldrb	w1, [x22, x19]
  42d8bc:	add	x20, x20, x1
  42d8c0:	ldrb	w19, [x20]
  42d8c4:	cbnz	w19, 42d8a8 <ferror@plt+0x29918>
  42d8c8:	b	42d850 <ferror@plt+0x298c0>
  42d8cc:	mov	x0, #0x4                   	// #4
  42d8d0:	bl	41334c <ferror@plt+0xf3bc>
  42d8d4:	mov	x23, x0
  42d8d8:	str	w19, [x0]
  42d8dc:	mov	x0, #0x1                   	// #1
  42d8e0:	str	x0, [x21]
  42d8e4:	b	42d850 <ferror@plt+0x298c0>
  42d8e8:	stp	x29, x30, [sp, #-144]!
  42d8ec:	mov	x29, sp
  42d8f0:	stp	x19, x20, [sp, #16]
  42d8f4:	stp	x21, x22, [sp, #32]
  42d8f8:	stp	x23, x24, [sp, #48]
  42d8fc:	stp	x25, x26, [sp, #64]
  42d900:	stp	x27, x28, [sp, #80]
  42d904:	mov	x3, x0
  42d908:	str	x0, [sp, #96]
  42d90c:	mov	x25, x1
  42d910:	str	w2, [sp, #124]
  42d914:	sub	w0, w2, #0x2
  42d918:	cmp	w0, #0x1
  42d91c:	cset	w28, ls  // ls = plast
  42d920:	mov	x19, x3
  42d924:	mov	x20, #0x0                   	// #0
  42d928:	add	x23, x3, x1
  42d92c:	mov	w22, #0xffff5400            	// #-44032
  42d930:	mov	w21, #0x2ba3                	// #11171
  42d934:	mov	x24, #0xffffffffffffffff    	// #-1
  42d938:	b	42d968 <ferror@plt+0x299d8>
  42d93c:	mov	w1, w28
  42d940:	bl	42d22c <ferror@plt+0x2929c>
  42d944:	cbz	x0, 42d9a8 <ferror@plt+0x29a18>
  42d948:	mov	x1, x24
  42d94c:	bl	42b714 <ferror@plt+0x27784>
  42d950:	add	x20, x20, x0
  42d954:	ldrb	w0, [x19]
  42d958:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42d95c:	ldr	x1, [x1, #3824]
  42d960:	ldrb	w0, [x1, x0]
  42d964:	add	x19, x19, x0
  42d968:	tbnz	x25, #63, 42d974 <ferror@plt+0x299e4>
  42d96c:	cmp	x19, x23
  42d970:	b.cs	42d9b0 <ferror@plt+0x29a20>  // b.hs, b.nlast
  42d974:	ldrb	w0, [x19]
  42d978:	cbz	w0, 42d9b0 <ferror@plt+0x29a20>
  42d97c:	mov	x0, x19
  42d980:	bl	42b810 <ferror@plt+0x27880>
  42d984:	add	w1, w0, w22
  42d988:	cmp	w1, w21
  42d98c:	b.hi	42d93c <ferror@plt+0x299ac>  // b.pmore
  42d990:	add	x2, sp, #0x88
  42d994:	mov	x1, #0x0                   	// #0
  42d998:	bl	42d17c <ferror@plt+0x291ec>
  42d99c:	ldr	x0, [sp, #136]
  42d9a0:	add	x20, x20, x0
  42d9a4:	b	42d954 <ferror@plt+0x299c4>
  42d9a8:	add	x20, x20, #0x1
  42d9ac:	b	42d954 <ferror@plt+0x299c4>
  42d9b0:	mov	x1, #0x4                   	// #4
  42d9b4:	add	x0, x20, #0x1
  42d9b8:	bl	4135bc <ferror@plt+0xf62c>
  42d9bc:	mov	x24, x0
  42d9c0:	ldr	x21, [sp, #96]
  42d9c4:	mov	x27, #0x0                   	// #0
  42d9c8:	mov	x23, #0x0                   	// #0
  42d9cc:	sub	x26, x0, #0x4
  42d9d0:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42d9d4:	add	x0, x0, #0xef8
  42d9d8:	str	x0, [sp, #104]
  42d9dc:	add	x0, x0, #0xf78
  42d9e0:	str	x0, [sp, #112]
  42d9e4:	b	42da8c <ferror@plt+0x29afc>
  42d9e8:	mov	w1, w28
  42d9ec:	mov	w0, w22
  42d9f0:	bl	42d22c <ferror@plt+0x2929c>
  42d9f4:	mov	x19, x0
  42d9f8:	cbnz	x0, 42da08 <ferror@plt+0x29a78>
  42d9fc:	add	x20, x23, #0x1
  42da00:	str	w22, [x24, x23, lsl #2]
  42da04:	b	42dae0 <ferror@plt+0x29b50>
  42da08:	ldrb	w0, [x0]
  42da0c:	cbz	w0, 42da44 <ferror@plt+0x29ab4>
  42da10:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42da14:	ldr	x22, [x0, #3824]
  42da18:	mov	x20, x23
  42da1c:	add	x20, x20, #0x1
  42da20:	mov	x0, x19
  42da24:	bl	42b810 <ferror@plt+0x27880>
  42da28:	str	w0, [x26, x20, lsl #2]
  42da2c:	ldrb	w0, [x19]
  42da30:	ldrb	w0, [x22, x0]
  42da34:	add	x19, x19, x0
  42da38:	ldrb	w0, [x19]
  42da3c:	cbnz	w0, 42da1c <ferror@plt+0x29a8c>
  42da40:	b	42dae0 <ferror@plt+0x29b50>
  42da44:	mov	x20, x23
  42da48:	b	42dae0 <ferror@plt+0x29b50>
  42da4c:	sbfiz	x0, x0, #8, #32
  42da50:	adrp	x2, 476000 <ferror@plt+0x72070>
  42da54:	add	x2, x2, #0x578
  42da58:	add	x1, x2, w1, uxtb
  42da5c:	ldrb	w0, [x1, x0]
  42da60:	cbnz	w0, 42da74 <ferror@plt+0x29ae4>
  42da64:	sub	x1, x20, x27
  42da68:	add	x0, x24, x27, lsl #2
  42da6c:	bl	42d5ec <ferror@plt+0x2965c>
  42da70:	mov	x27, x23
  42da74:	ldrb	w0, [x21]
  42da78:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42da7c:	ldr	x1, [x1, #3824]
  42da80:	ldrb	w0, [x1, x0]
  42da84:	add	x21, x21, x0
  42da88:	mov	x23, x20
  42da8c:	tbnz	x25, #63, 42daa0 <ferror@plt+0x29b10>
  42da90:	ldr	x0, [sp, #96]
  42da94:	add	x0, x0, x25
  42da98:	cmp	x21, x0
  42da9c:	b.cs	42db6c <ferror@plt+0x29bdc>  // b.hs, b.nlast
  42daa0:	ldrb	w0, [x21]
  42daa4:	cbz	w0, 42db6c <ferror@plt+0x29bdc>
  42daa8:	mov	x0, x21
  42daac:	bl	42b810 <ferror@plt+0x27880>
  42dab0:	mov	w22, w0
  42dab4:	sub	w1, w0, #0xa, lsl #12
  42dab8:	sub	w1, w1, #0xc00
  42dabc:	mov	w0, #0x2ba3                	// #11171
  42dac0:	cmp	w1, w0
  42dac4:	b.hi	42d9e8 <ferror@plt+0x29a58>  // b.pmore
  42dac8:	add	x2, sp, #0x88
  42dacc:	add	x1, x24, x23, lsl #2
  42dad0:	mov	w0, w22
  42dad4:	bl	42d17c <ferror@plt+0x291ec>
  42dad8:	ldr	x20, [sp, #136]
  42dadc:	add	x20, x23, x20
  42dae0:	cbz	x20, 42da74 <ferror@plt+0x29ae4>
  42dae4:	ldr	w1, [x24, x23, lsl #2]
  42dae8:	mov	w0, #0xfaff                	// #64255
  42daec:	movk	w0, #0x2, lsl #16
  42daf0:	cmp	w1, w0
  42daf4:	b.hi	42db20 <ferror@plt+0x29b90>  // b.pmore
  42daf8:	ldr	x0, [sp, #104]
  42dafc:	add	x0, x0, #0x980
  42db00:	lsr	w2, w1, #8
  42db04:	ldrsh	w0, [x0, x2, lsl #1]
  42db08:	mov	w2, #0x10ff                	// #4351
  42db0c:	cmp	w0, w2
  42db10:	b.le	42da4c <ferror@plt+0x29abc>
  42db14:	sub	w0, w0, #0x1, lsl #12
  42db18:	sub	w0, w0, #0x100
  42db1c:	b	42da60 <ferror@plt+0x29ad0>
  42db20:	sub	w0, w1, #0xe0, lsl #12
  42db24:	mov	w2, #0x2ffff               	// #196607
  42db28:	cmp	w0, w2
  42db2c:	b.hi	42da64 <ferror@plt+0x29ad4>  // b.pmore
  42db30:	lsr	w0, w0, #8
  42db34:	ldr	x2, [sp, #112]
  42db38:	ldrsh	w0, [x2, x0, lsl #1]
  42db3c:	mov	w2, #0x10ff                	// #4351
  42db40:	cmp	w0, w2
  42db44:	b.le	42db54 <ferror@plt+0x29bc4>
  42db48:	sub	w0, w0, #0x1, lsl #12
  42db4c:	sub	w0, w0, #0x100
  42db50:	b	42da60 <ferror@plt+0x29ad0>
  42db54:	sbfiz	x0, x0, #8, #32
  42db58:	adrp	x2, 476000 <ferror@plt+0x72070>
  42db5c:	add	x2, x2, #0x578
  42db60:	add	x1, x2, w1, uxtb
  42db64:	ldrb	w0, [x1, x0]
  42db68:	b	42da60 <ferror@plt+0x29ad0>
  42db6c:	cbnz	x23, 42db98 <ferror@plt+0x29c08>
  42db70:	str	wzr, [x24, x23, lsl #2]
  42db74:	str	wzr, [x24, x23, lsl #2]
  42db78:	mov	x0, x24
  42db7c:	ldp	x19, x20, [sp, #16]
  42db80:	ldp	x21, x22, [sp, #32]
  42db84:	ldp	x23, x24, [sp, #48]
  42db88:	ldp	x25, x26, [sp, #64]
  42db8c:	ldp	x27, x28, [sp, #80]
  42db90:	ldp	x29, x30, [sp], #144
  42db94:	ret
  42db98:	sub	x1, x23, x27
  42db9c:	add	x0, x24, x27, lsl #2
  42dba0:	bl	42d5ec <ferror@plt+0x2965c>
  42dba4:	str	wzr, [x24, x23, lsl #2]
  42dba8:	ldr	w0, [sp, #124]
  42dbac:	and	w0, w0, #0xfffffffd
  42dbb0:	cmp	w0, #0x1
  42dbb4:	b.ne	42db74 <ferror@plt+0x29be4>  // b.any
  42dbb8:	mov	w20, #0x0                   	// #0
  42dbbc:	mov	x19, #0x0                   	// #0
  42dbc0:	mov	x21, #0x0                   	// #0
  42dbc4:	mov	w25, #0xfaff                	// #64255
  42dbc8:	movk	w25, #0x2, lsl #16
  42dbcc:	adrp	x26, 45a000 <ferror@plt+0x56070>
  42dbd0:	add	x26, x26, #0xef8
  42dbd4:	add	x27, x26, #0xf78
  42dbd8:	sub	x28, x24, #0x4
  42dbdc:	b	42dcc4 <ferror@plt+0x29d34>
  42dbe0:	sbfiz	x0, x0, #8, #32
  42dbe4:	adrp	x2, 476000 <ferror@plt+0x72070>
  42dbe8:	add	x2, x2, #0x578
  42dbec:	add	x2, x2, w1, uxtb
  42dbf0:	ldrb	w0, [x2, x0]
  42dbf4:	b	42dcf4 <ferror@plt+0x29d64>
  42dbf8:	sub	w0, w1, #0xe0, lsl #12
  42dbfc:	mov	w2, #0x2ffff               	// #196607
  42dc00:	cmp	w0, w2
  42dc04:	b.hi	42dd88 <ferror@plt+0x29df8>  // b.pmore
  42dc08:	lsr	w0, w0, #8
  42dc0c:	ldrsh	w0, [x27, x0, lsl #1]
  42dc10:	mov	w2, #0x10ff                	// #4351
  42dc14:	cmp	w0, w2
  42dc18:	b.le	42dc28 <ferror@plt+0x29c98>
  42dc1c:	sub	w0, w0, #0x1, lsl #12
  42dc20:	sub	w0, w0, #0x100
  42dc24:	b	42dcf4 <ferror@plt+0x29d64>
  42dc28:	sbfiz	x0, x0, #8, #32
  42dc2c:	adrp	x2, 476000 <ferror@plt+0x72070>
  42dc30:	add	x2, x2, #0x578
  42dc34:	add	x2, x2, w1, uxtb
  42dc38:	ldrb	w0, [x2, x0]
  42dc3c:	b	42dcf4 <ferror@plt+0x29d64>
  42dc40:	mov	w20, #0x0                   	// #0
  42dc44:	b	42dd08 <ferror@plt+0x29d78>
  42dc48:	sbfiz	x20, x20, #8, #32
  42dc4c:	adrp	x1, 476000 <ferror@plt+0x72070>
  42dc50:	add	x1, x1, #0x578
  42dc54:	add	x0, x1, w0, uxtb
  42dc58:	ldrb	w20, [x0, x20]
  42dc5c:	b	42dcb8 <ferror@plt+0x29d28>
  42dc60:	sub	w1, w0, #0xe0, lsl #12
  42dc64:	mov	w20, #0x0                   	// #0
  42dc68:	mov	w2, #0x2ffff               	// #196607
  42dc6c:	cmp	w1, w2
  42dc70:	b.hi	42dcb8 <ferror@plt+0x29d28>  // b.pmore
  42dc74:	lsr	w1, w1, #8
  42dc78:	ldrsh	w20, [x27, x1, lsl #1]
  42dc7c:	mov	w1, #0x10ff                	// #4351
  42dc80:	cmp	w20, w1
  42dc84:	b.le	42dc94 <ferror@plt+0x29d04>
  42dc88:	sub	w20, w20, #0x1, lsl #12
  42dc8c:	sub	w20, w20, #0x100
  42dc90:	b	42dcb8 <ferror@plt+0x29d28>
  42dc94:	sbfiz	x20, x20, #8, #32
  42dc98:	adrp	x1, 476000 <ferror@plt+0x72070>
  42dc9c:	add	x1, x1, #0x578
  42dca0:	add	x0, x1, w0, uxtb
  42dca4:	ldrb	w20, [x0, x20]
  42dca8:	b	42dcb8 <ferror@plt+0x29d28>
  42dcac:	mov	w20, w0
  42dcb0:	cmp	w20, #0x0
  42dcb4:	csel	x21, x21, x19, ne  // ne = any
  42dcb8:	add	x19, x19, #0x1
  42dcbc:	cmp	x23, x19
  42dcc0:	b.ls	42db74 <ferror@plt+0x29be4>  // b.plast
  42dcc4:	add	x22, x24, x19, lsl #2
  42dcc8:	ldr	w1, [x24, x19, lsl #2]
  42dccc:	cmp	w1, w25
  42dcd0:	b.hi	42dbf8 <ferror@plt+0x29c68>  // b.pmore
  42dcd4:	add	x0, x26, #0x980
  42dcd8:	lsr	w2, w1, #8
  42dcdc:	ldrsh	w0, [x0, x2, lsl #1]
  42dce0:	mov	w2, #0x10ff                	// #4351
  42dce4:	cmp	w0, w2
  42dce8:	b.le	42dbe0 <ferror@plt+0x29c50>
  42dcec:	sub	w0, w0, #0x1, lsl #12
  42dcf0:	sub	w0, w0, #0x100
  42dcf4:	cbz	x19, 42dcac <ferror@plt+0x29d1c>
  42dcf8:	cmp	w20, #0x0
  42dcfc:	ccmp	w0, w20, #0x0, ne  // ne = any
  42dd00:	mov	w20, w0
  42dd04:	b.le	42dcb0 <ferror@plt+0x29d20>
  42dd08:	add	x2, x24, x21, lsl #2
  42dd0c:	ldr	w0, [x24, x21, lsl #2]
  42dd10:	bl	42d300 <ferror@plt+0x29370>
  42dd14:	cbz	w0, 42dcb0 <ferror@plt+0x29d20>
  42dd18:	add	x0, x19, #0x1
  42dd1c:	cmp	x0, x23
  42dd20:	b.cs	42dd38 <ferror@plt+0x29da8>  // b.hs, b.nlast
  42dd24:	add	x1, x28, x23, lsl #2
  42dd28:	ldr	w0, [x22, #4]
  42dd2c:	str	w0, [x22], #4
  42dd30:	cmp	x22, x1
  42dd34:	b.ne	42dd28 <ferror@plt+0x29d98>  // b.any
  42dd38:	sub	x23, x23, #0x1
  42dd3c:	sub	x19, x19, #0x1
  42dd40:	cmp	x19, x21
  42dd44:	b.eq	42dd7c <ferror@plt+0x29dec>  // b.none
  42dd48:	add	x0, x24, x19, lsl #2
  42dd4c:	ldur	w0, [x0, #-4]
  42dd50:	cmp	w0, w25
  42dd54:	b.hi	42dc60 <ferror@plt+0x29cd0>  // b.pmore
  42dd58:	add	x1, x26, #0x980
  42dd5c:	lsr	w2, w0, #8
  42dd60:	ldrsh	w20, [x1, x2, lsl #1]
  42dd64:	mov	w1, #0x10ff                	// #4351
  42dd68:	cmp	w20, w1
  42dd6c:	b.le	42dc48 <ferror@plt+0x29cb8>
  42dd70:	sub	w20, w20, #0x1, lsl #12
  42dd74:	sub	w20, w20, #0x100
  42dd78:	b	42dcb8 <ferror@plt+0x29d28>
  42dd7c:	mov	x19, x21
  42dd80:	mov	w20, #0x0                   	// #0
  42dd84:	b	42dcb8 <ferror@plt+0x29d28>
  42dd88:	cbz	x19, 42dda4 <ferror@plt+0x29e14>
  42dd8c:	cmp	w20, #0x0
  42dd90:	ccmp	w20, #0x0, #0x1, ne  // ne = any
  42dd94:	b.lt	42dc40 <ferror@plt+0x29cb0>  // b.tstop
  42dd98:	mov	x21, x19
  42dd9c:	mov	w20, #0x0                   	// #0
  42dda0:	b	42dcb8 <ferror@plt+0x29d28>
  42dda4:	mov	x21, x19
  42dda8:	mov	w20, #0x0                   	// #0
  42ddac:	b	42dcb8 <ferror@plt+0x29d28>
  42ddb0:	stp	x29, x30, [sp, #-32]!
  42ddb4:	mov	x29, sp
  42ddb8:	stp	x19, x20, [sp, #16]
  42ddbc:	bl	42d8e8 <ferror@plt+0x29958>
  42ddc0:	mov	x20, x0
  42ddc4:	mov	x4, #0x0                   	// #0
  42ddc8:	mov	x3, #0x0                   	// #0
  42ddcc:	mov	x2, #0x0                   	// #0
  42ddd0:	mov	x1, #0xffffffffffffffff    	// #-1
  42ddd4:	bl	42c1a8 <ferror@plt+0x28218>
  42ddd8:	mov	x19, x0
  42dddc:	mov	x0, x20
  42dde0:	bl	413498 <ferror@plt+0xf508>
  42dde4:	mov	x0, x19
  42dde8:	ldp	x19, x20, [sp, #16]
  42ddec:	ldp	x29, x30, [sp], #32
  42ddf0:	ret
  42ddf4:	sub	w4, w0, #0xa, lsl #12
  42ddf8:	sub	w4, w4, #0xc00
  42ddfc:	mov	w3, #0x2ba3                	// #11171
  42de00:	cmp	w4, w3
  42de04:	b.hi	42df2c <ferror@plt+0x29f9c>  // b.pmore
  42de08:	mov	w3, #0x2493                	// #9363
  42de0c:	movk	w3, #0x9249, lsl #16
  42de10:	smull	x3, w4, w3
  42de14:	lsr	x3, x3, #32
  42de18:	add	w3, w4, w3
  42de1c:	asr	w3, w3, #4
  42de20:	sub	w3, w3, w4, asr #31
  42de24:	lsl	w5, w3, #3
  42de28:	sub	w3, w5, w3
  42de2c:	subs	w3, w4, w3, lsl #2
  42de30:	b.eq	42de50 <ferror@plt+0x29ec0>  // b.none
  42de34:	sub	w0, w0, w3
  42de38:	str	w0, [x1]
  42de3c:	add	w3, w3, #0x1, lsl #12
  42de40:	add	w3, w3, #0x1a7
  42de44:	str	w3, [x2]
  42de48:	mov	w0, #0x1                   	// #1
  42de4c:	b	42df4c <ferror@plt+0x29fbc>
  42de50:	mov	w0, #0xae27                	// #44583
  42de54:	movk	w0, #0x6f74, lsl #16
  42de58:	smull	x0, w4, w0
  42de5c:	asr	x0, x0, #40
  42de60:	sub	w0, w0, w4, asr #31
  42de64:	add	w3, w0, #0x1, lsl #12
  42de68:	add	w3, w3, #0x100
  42de6c:	str	w3, [x1]
  42de70:	mov	w1, #0x24c                 	// #588
  42de74:	msub	w4, w0, w1, w4
  42de78:	mov	w0, #0x2493                	// #9363
  42de7c:	movk	w0, #0x9249, lsl #16
  42de80:	smull	x0, w4, w0
  42de84:	lsr	x0, x0, #32
  42de88:	add	w0, w4, w0
  42de8c:	asr	w0, w0, #4
  42de90:	sub	w4, w0, w4, asr #31
  42de94:	add	w4, w4, #0x1, lsl #12
  42de98:	add	w4, w4, #0x161
  42de9c:	str	w4, [x2]
  42dea0:	b	42de48 <ferror@plt+0x29eb8>
  42dea4:	mov	w5, #0x805                 	// #2053
  42dea8:	mov	w3, #0x0                   	// #0
  42deac:	adrp	x7, 460000 <ferror@plt+0x5c070>
  42deb0:	add	x7, x7, #0xdd0
  42deb4:	b	42defc <ferror@plt+0x29f6c>
  42deb8:	adrp	x0, 460000 <ferror@plt+0x5c070>
  42debc:	add	x0, x0, #0xdd0
  42dec0:	sxtw	x5, w3
  42dec4:	sbfiz	x3, x3, #1, #32
  42dec8:	add	x4, x3, x5
  42decc:	add	x4, x0, x4, lsl #2
  42ded0:	ldr	w4, [x4, #4]
  42ded4:	str	w4, [x1]
  42ded8:	add	x3, x3, x5
  42dedc:	add	x3, x0, x3, lsl #2
  42dee0:	ldr	w0, [x3, #8]
  42dee4:	str	w0, [x2]
  42dee8:	mov	w0, #0x1                   	// #1
  42deec:	b	42df4c <ferror@plt+0x29fbc>
  42def0:	cmp	w4, w0
  42def4:	csel	w5, w5, w3, cc  // cc = lo, ul, last
  42def8:	csel	w3, w3, w6, cc  // cc = lo, ul, last
  42defc:	mov	w6, w3
  42df00:	add	w3, w5, w3
  42df04:	add	w3, w3, w3, lsr #31
  42df08:	asr	w3, w3, #1
  42df0c:	sbfiz	x4, x3, #1, #32
  42df10:	add	x4, x4, w3, sxtw
  42df14:	ldr	w4, [x7, x4, lsl #2]
  42df18:	cmp	w4, w0
  42df1c:	b.eq	42deb8 <ferror@plt+0x29f28>  // b.none
  42df20:	cmp	w6, w3
  42df24:	b.ne	42def0 <ferror@plt+0x29f60>  // b.any
  42df28:	b	42df40 <ferror@plt+0x29fb0>
  42df2c:	sub	w4, w0, #0xc0
  42df30:	mov	w3, #0xf95d                	// #63837
  42df34:	movk	w3, #0x2, lsl #16
  42df38:	cmp	w4, w3
  42df3c:	b.ls	42dea4 <ferror@plt+0x29f14>  // b.plast
  42df40:	str	w0, [x1]
  42df44:	str	wzr, [x2]
  42df48:	mov	w0, #0x0                   	// #0
  42df4c:	ret
  42df50:	stp	x29, x30, [sp, #-32]!
  42df54:	mov	x29, sp
  42df58:	str	x19, [sp, #16]
  42df5c:	mov	x19, x2
  42df60:	bl	42d300 <ferror@plt+0x29370>
  42df64:	cbnz	w0, 42df78 <ferror@plt+0x29fe8>
  42df68:	str	wzr, [x19]
  42df6c:	ldr	x19, [sp, #16]
  42df70:	ldp	x29, x30, [sp], #32
  42df74:	ret
  42df78:	mov	w0, #0x1                   	// #1
  42df7c:	b	42df6c <ferror@plt+0x29fdc>
  42df80:	stp	x29, x30, [sp, #-96]!
  42df84:	mov	x29, sp
  42df88:	stp	x19, x20, [sp, #16]
  42df8c:	stp	x21, x22, [sp, #32]
  42df90:	stp	x23, x24, [sp, #48]
  42df94:	mov	w22, w0
  42df98:	mov	x21, x2
  42df9c:	mov	x19, x3
  42dfa0:	sub	w2, w0, #0xa, lsl #12
  42dfa4:	sub	w2, w2, #0xc00
  42dfa8:	mov	w0, #0x2ba3                	// #11171
  42dfac:	cmp	w2, w0
  42dfb0:	b.hi	42e018 <ferror@plt+0x2a088>  // b.pmore
  42dfb4:	cbz	x21, 42e08c <ferror@plt+0x2a0fc>
  42dfb8:	add	x2, sp, #0x48
  42dfbc:	add	x1, sp, #0x50
  42dfc0:	mov	w0, w22
  42dfc4:	bl	42d17c <ferror@plt+0x291ec>
  42dfc8:	ldr	x1, [sp, #72]
  42dfcc:	cmp	x19, #0x0
  42dfd0:	mov	x0, #0x0                   	// #0
  42dfd4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  42dfd8:	add	x3, sp, #0x50
  42dfdc:	b.eq	42dffc <ferror@plt+0x2a06c>  // b.none
  42dfe0:	ldr	w2, [x3, x0, lsl #2]
  42dfe4:	str	w2, [x21, x0, lsl #2]
  42dfe8:	add	x0, x0, #0x1
  42dfec:	cmp	x19, x1
  42dff0:	csel	x2, x19, x1, ls  // ls = plast
  42dff4:	cmp	x2, x0
  42dff8:	b.hi	42dfe0 <ferror@plt+0x2a050>  // b.pmore
  42dffc:	ldr	x23, [sp, #72]
  42e000:	mov	x0, x23
  42e004:	ldp	x19, x20, [sp, #16]
  42e008:	ldp	x21, x22, [sp, #32]
  42e00c:	ldp	x23, x24, [sp, #48]
  42e010:	ldp	x29, x30, [sp], #96
  42e014:	ret
  42e018:	mov	w0, w22
  42e01c:	bl	42d22c <ferror@plt+0x2929c>
  42e020:	mov	x20, x0
  42e024:	cbz	x0, 42e074 <ferror@plt+0x2a0e4>
  42e028:	mov	x1, #0xffffffffffffffff    	// #-1
  42e02c:	bl	42b714 <ferror@plt+0x27784>
  42e030:	mov	x23, x0
  42e034:	cmp	x19, x0
  42e038:	csel	x19, x19, x0, ls  // ls = plast
  42e03c:	cbz	x19, 42e000 <ferror@plt+0x2a070>
  42e040:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42e044:	ldr	x24, [x0, #3824]
  42e048:	mov	x22, x21
  42e04c:	add	x21, x21, x19, lsl #2
  42e050:	mov	x0, x20
  42e054:	bl	42b810 <ferror@plt+0x27880>
  42e058:	str	w0, [x22], #4
  42e05c:	ldrb	w1, [x20]
  42e060:	ldrb	w1, [x24, x1]
  42e064:	add	x20, x20, x1
  42e068:	cmp	x21, x22
  42e06c:	b.ne	42e050 <ferror@plt+0x2a0c0>  // b.any
  42e070:	b	42e000 <ferror@plt+0x2a070>
  42e074:	cmp	x21, #0x0
  42e078:	mov	x23, #0x1                   	// #1
  42e07c:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  42e080:	b.eq	42e000 <ferror@plt+0x2a070>  // b.none
  42e084:	str	w22, [x21]
  42e088:	b	42e000 <ferror@plt+0x2a070>
  42e08c:	add	x2, sp, #0x48
  42e090:	mov	x1, #0x0                   	// #0
  42e094:	mov	w0, w22
  42e098:	bl	42d17c <ferror@plt+0x291ec>
  42e09c:	b	42dffc <ferror@plt+0x2a06c>
  42e0a0:	stp	x29, x30, [sp, #-144]!
  42e0a4:	mov	x29, sp
  42e0a8:	stp	x19, x20, [sp, #16]
  42e0ac:	dmb	ish
  42e0b0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42e0b4:	ldr	x19, [x0, #3928]
  42e0b8:	cbz	x19, 42e0d0 <ferror@plt+0x2a140>
  42e0bc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42e0c0:	ldr	x0, [x0, #3928]
  42e0c4:	ldp	x19, x20, [sp, #16]
  42e0c8:	ldp	x29, x30, [sp], #144
  42e0cc:	ret
  42e0d0:	add	x0, x0, #0xf58
  42e0d4:	bl	4281a8 <ferror@plt+0x24218>
  42e0d8:	cbz	w0, 42e0bc <ferror@plt+0x2a12c>
  42e0dc:	stp	x21, x22, [sp, #32]
  42e0e0:	stp	x23, x24, [sp, #48]
  42e0e4:	str	x25, [sp, #64]
  42e0e8:	str	xzr, [sp, #88]
  42e0ec:	mov	w0, #0x46                  	// #70
  42e0f0:	bl	403d80 <sysconf@plt>
  42e0f4:	mov	x22, x0
  42e0f8:	cmp	x0, #0x0
  42e0fc:	mov	x0, #0x40                  	// #64
  42e100:	csel	x22, x22, x0, ge  // ge = tcont
  42e104:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e108:	add	x0, x0, #0xd78
  42e10c:	bl	4090ec <ferror@plt+0x515c>
  42e110:	mov	x23, x0
  42e114:	b	42e154 <ferror@plt+0x2a1c4>
  42e118:	bl	4035f0 <getuid@plt>
  42e11c:	add	x4, sp, #0x58
  42e120:	mov	x3, x22
  42e124:	mov	x2, x19
  42e128:	add	x1, sp, #0x60
  42e12c:	bl	403690 <getpwuid_r@plt>
  42e130:	mov	w20, w0
  42e134:	b	42e1cc <ferror@plt+0x2a23c>
  42e138:	ldr	w20, [x21]
  42e13c:	b	42e1d0 <ferror@plt+0x2a240>
  42e140:	tst	w20, #0xfffffffd
  42e144:	b.eq	42e224 <ferror@plt+0x2a294>  // b.none
  42e148:	cmp	x22, #0x8, lsl #12
  42e14c:	b.gt	42e29c <ferror@plt+0x2a30c>
  42e150:	lsl	x22, x22, #1
  42e154:	mov	x0, x19
  42e158:	bl	413498 <ferror@plt+0xf508>
  42e15c:	add	x0, x22, #0x6
  42e160:	bl	41334c <ferror@plt+0xf3bc>
  42e164:	mov	x19, x0
  42e168:	bl	403e80 <__errno_location@plt>
  42e16c:	mov	x21, x0
  42e170:	str	wzr, [x0]
  42e174:	cbz	x23, 42e118 <ferror@plt+0x2a188>
  42e178:	mov	x24, x22
  42e17c:	add	x4, sp, #0x58
  42e180:	mov	x3, x22
  42e184:	mov	x2, x19
  42e188:	add	x1, sp, #0x60
  42e18c:	mov	x0, x23
  42e190:	bl	403470 <getpwnam_r@plt>
  42e194:	mov	w20, w0
  42e198:	ldr	x0, [sp, #88]
  42e19c:	cbz	x0, 42e1b0 <ferror@plt+0x2a220>
  42e1a0:	ldr	w25, [x0, #16]
  42e1a4:	bl	4035f0 <getuid@plt>
  42e1a8:	cmp	w25, w0
  42e1ac:	b.eq	42e1cc <ferror@plt+0x2a23c>  // b.none
  42e1b0:	bl	4035f0 <getuid@plt>
  42e1b4:	add	x4, sp, #0x58
  42e1b8:	mov	x3, x24
  42e1bc:	mov	x2, x19
  42e1c0:	add	x1, sp, #0x60
  42e1c4:	bl	403690 <getpwuid_r@plt>
  42e1c8:	mov	w20, w0
  42e1cc:	tbnz	w20, #31, 42e138 <ferror@plt+0x2a1a8>
  42e1d0:	ldr	x1, [sp, #88]
  42e1d4:	cbz	x1, 42e140 <ferror@plt+0x2a1b0>
  42e1d8:	ldr	x0, [sp, #88]
  42e1dc:	ldr	x0, [x0]
  42e1e0:	bl	4200fc <ferror@plt+0x1c16c>
  42e1e4:	adrp	x1, 49b000 <ferror@plt+0x97070>
  42e1e8:	str	x0, [x1, #3936]
  42e1ec:	ldr	x0, [sp, #88]
  42e1f0:	ldr	x0, [x0, #24]
  42e1f4:	cbz	x0, 42e200 <ferror@plt+0x2a270>
  42e1f8:	ldrb	w1, [x0]
  42e1fc:	cbnz	w1, 42e2c4 <ferror@plt+0x2a334>
  42e200:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42e204:	ldr	x0, [x0, #3952]
  42e208:	cbnz	x0, 42e25c <ferror@plt+0x2a2cc>
  42e20c:	ldr	x0, [sp, #88]
  42e210:	ldr	x0, [x0, #32]
  42e214:	bl	4200fc <ferror@plt+0x1c16c>
  42e218:	adrp	x1, 49b000 <ferror@plt+0x97070>
  42e21c:	str	x0, [x1, #3952]
  42e220:	b	42e25c <ferror@plt+0x2a2cc>
  42e224:	bl	4035f0 <getuid@plt>
  42e228:	mov	w3, w0
  42e22c:	adrp	x2, 478000 <ferror@plt+0x74070>
  42e230:	add	x2, x2, #0xd80
  42e234:	mov	w1, #0x10                  	// #16
  42e238:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42e23c:	add	x0, x0, #0xb60
  42e240:	bl	414944 <ferror@plt+0x109b4>
  42e244:	ldr	x0, [sp, #88]
  42e248:	cbnz	x0, 42e1d8 <ferror@plt+0x2a248>
  42e24c:	bl	4035f0 <getuid@plt>
  42e250:	bl	403ae0 <getpwuid@plt>
  42e254:	str	x0, [sp, #88]
  42e258:	cbnz	x0, 42e1dc <ferror@plt+0x2a24c>
  42e25c:	mov	x0, x19
  42e260:	bl	413498 <ferror@plt+0xf508>
  42e264:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42e268:	ldr	x0, [x0, #3936]
  42e26c:	cbz	x0, 42e330 <ferror@plt+0x2a3a0>
  42e270:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42e274:	ldr	x0, [x0, #3944]
  42e278:	cbz	x0, 42e348 <ferror@plt+0x2a3b8>
  42e27c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42e280:	add	x0, x0, #0xf58
  42e284:	add	x1, x0, #0x8
  42e288:	bl	428268 <ferror@plt+0x242d8>
  42e28c:	ldp	x21, x22, [sp, #32]
  42e290:	ldp	x23, x24, [sp, #48]
  42e294:	ldr	x25, [sp, #64]
  42e298:	b	42e0bc <ferror@plt+0x2a12c>
  42e29c:	mov	w0, w20
  42e2a0:	bl	420748 <ferror@plt+0x1c7b8>
  42e2a4:	mov	x3, x0
  42e2a8:	adrp	x2, 478000 <ferror@plt+0x74070>
  42e2ac:	add	x2, x2, #0xdb8
  42e2b0:	mov	w1, #0x10                  	// #16
  42e2b4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42e2b8:	add	x0, x0, #0xb60
  42e2bc:	bl	414944 <ferror@plt+0x109b4>
  42e2c0:	b	42e244 <ferror@plt+0x2a2b4>
  42e2c4:	mov	w2, #0x0                   	// #0
  42e2c8:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e2cc:	add	x1, x1, #0xde0
  42e2d0:	bl	421668 <ferror@plt+0x1d6d8>
  42e2d4:	mov	x21, x0
  42e2d8:	mov	w2, #0x0                   	// #0
  42e2dc:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e2e0:	add	x1, x1, #0xde8
  42e2e4:	ldr	x0, [x0]
  42e2e8:	bl	421668 <ferror@plt+0x1d6d8>
  42e2ec:	mov	x20, x0
  42e2f0:	ldr	x0, [sp, #88]
  42e2f4:	ldr	x22, [x0]
  42e2f8:	ldrb	w0, [x22]
  42e2fc:	bl	420cb8 <ferror@plt+0x1cd28>
  42e300:	strb	w0, [x22]
  42e304:	mov	x1, x20
  42e308:	ldr	x0, [sp, #88]
  42e30c:	ldr	x0, [x0]
  42e310:	bl	421ae8 <ferror@plt+0x1db58>
  42e314:	adrp	x1, 49b000 <ferror@plt+0x97070>
  42e318:	str	x0, [x1, #3944]
  42e31c:	mov	x0, x21
  42e320:	bl	421a08 <ferror@plt+0x1da78>
  42e324:	mov	x0, x20
  42e328:	bl	421a08 <ferror@plt+0x1da78>
  42e32c:	b	42e200 <ferror@plt+0x2a270>
  42e330:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e334:	add	x0, x0, #0xdf0
  42e338:	bl	4200fc <ferror@plt+0x1c16c>
  42e33c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  42e340:	str	x0, [x1, #3936]
  42e344:	b	42e270 <ferror@plt+0x2a2e0>
  42e348:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e34c:	add	x0, x0, #0xe00
  42e350:	bl	4200fc <ferror@plt+0x1c16c>
  42e354:	adrp	x1, 49b000 <ferror@plt+0x97070>
  42e358:	str	x0, [x1, #3944]
  42e35c:	b	42e27c <ferror@plt+0x2a2ec>
  42e360:	mov	x2, x0
  42e364:	cmp	w1, #0x0
  42e368:	csinv	w0, w1, wzr, ge  // ge = tcont
  42e36c:	cmp	w0, #0x3e
  42e370:	b.gt	42e384 <ferror@plt+0x2a3f4>
  42e374:	add	w0, w0, #0x1
  42e378:	lsr	x1, x2, x0
  42e37c:	tbz	w1, #0, 42e36c <ferror@plt+0x2a3dc>
  42e380:	b	42e388 <ferror@plt+0x2a3f8>
  42e384:	mov	w0, #0xffffffff            	// #-1
  42e388:	ret
  42e38c:	cmp	w1, #0x41
  42e390:	mov	w2, #0x40                  	// #64
  42e394:	csel	w1, w1, w2, cc  // cc = lo, ul, last
  42e398:	cmp	w1, #0x0
  42e39c:	b.le	42e3b4 <ferror@plt+0x2a424>
  42e3a0:	sub	w1, w1, #0x1
  42e3a4:	lsr	x2, x0, x1
  42e3a8:	tbz	w2, #0, 42e398 <ferror@plt+0x2a408>
  42e3ac:	mov	w0, w1
  42e3b0:	b	42e3b8 <ferror@plt+0x2a428>
  42e3b4:	mov	w0, #0xffffffff            	// #-1
  42e3b8:	ret
  42e3bc:	clz	x1, x0
  42e3c0:	eor	w1, w1, #0x3f
  42e3c4:	add	w1, w1, #0x1
  42e3c8:	cmp	x0, #0x0
  42e3cc:	csinc	w0, w1, wzr, ne  // ne = any
  42e3d0:	ret
  42e3d4:	stp	x29, x30, [sp, #-16]!
  42e3d8:	mov	x29, sp
  42e3dc:	bl	43c660 <ferror@plt+0x386d0>
  42e3e0:	cbz	w0, 42e414 <ferror@plt+0x2a484>
  42e3e4:	bl	403e80 <__errno_location@plt>
  42e3e8:	ldr	w0, [x0]
  42e3ec:	bl	420748 <ferror@plt+0x1c7b8>
  42e3f0:	mov	x3, x0
  42e3f4:	cbz	x0, 42e414 <ferror@plt+0x2a484>
  42e3f8:	adrp	x2, 478000 <ferror@plt+0x74070>
  42e3fc:	add	x2, x2, #0xe08
  42e400:	mov	w1, #0x4                   	// #4
  42e404:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42e408:	add	x0, x0, #0xb60
  42e40c:	bl	414944 <ferror@plt+0x109b4>
  42e410:	b	42e410 <ferror@plt+0x2a480>
  42e414:	ldp	x29, x30, [sp], #16
  42e418:	ret
  42e41c:	stp	x29, x30, [sp, #-96]!
  42e420:	mov	x29, sp
  42e424:	stp	x19, x20, [sp, #16]
  42e428:	stp	x21, x22, [sp, #32]
  42e42c:	mov	x20, x0
  42e430:	cbz	x0, 42e494 <ferror@plt+0x2a504>
  42e434:	bl	40b0c4 <ferror@plt+0x7134>
  42e438:	cbnz	w0, 42e450 <ferror@plt+0x2a4c0>
  42e43c:	mov	w1, #0x2f                  	// #47
  42e440:	mov	x0, x20
  42e444:	bl	403c40 <strchr@plt>
  42e448:	mov	x21, x0
  42e44c:	cbz	x0, 42e4b8 <ferror@plt+0x2a528>
  42e450:	mov	w1, #0x8                   	// #8
  42e454:	mov	x0, x20
  42e458:	bl	409f44 <ferror@plt+0x5fb4>
  42e45c:	mov	x21, #0x0                   	// #0
  42e460:	cbz	w0, 42e480 <ferror@plt+0x2a4f0>
  42e464:	mov	w1, #0x4                   	// #4
  42e468:	mov	x0, x20
  42e46c:	bl	409f44 <ferror@plt+0x5fb4>
  42e470:	cbnz	w0, 42e480 <ferror@plt+0x2a4f0>
  42e474:	mov	x0, x20
  42e478:	bl	4200fc <ferror@plt+0x1c16c>
  42e47c:	mov	x21, x0
  42e480:	mov	x0, x21
  42e484:	ldp	x19, x20, [sp, #16]
  42e488:	ldp	x21, x22, [sp, #32]
  42e48c:	ldp	x29, x30, [sp], #96
  42e490:	ret
  42e494:	adrp	x2, 478000 <ferror@plt+0x74070>
  42e498:	add	x2, x2, #0xe48
  42e49c:	adrp	x1, 479000 <ferror@plt+0x75070>
  42e4a0:	add	x1, x1, #0x190
  42e4a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42e4a8:	add	x0, x0, #0xb60
  42e4ac:	bl	4149c4 <ferror@plt+0x10a34>
  42e4b0:	mov	x21, x20
  42e4b4:	b	42e480 <ferror@plt+0x2a4f0>
  42e4b8:	stp	x23, x24, [sp, #48]
  42e4bc:	stp	x25, x26, [sp, #64]
  42e4c0:	str	x27, [sp, #80]
  42e4c4:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e4c8:	add	x0, x0, #0xe58
  42e4cc:	bl	4090ec <ferror@plt+0x515c>
  42e4d0:	mov	x19, x0
  42e4d4:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e4d8:	add	x0, x0, #0xe38
  42e4dc:	cmp	x19, #0x0
  42e4e0:	csel	x19, x0, x19, eq  // eq = none
  42e4e4:	mov	x0, x20
  42e4e8:	bl	4034d0 <strlen@plt>
  42e4ec:	add	x24, x0, #0x1
  42e4f0:	mov	x0, x19
  42e4f4:	bl	4034d0 <strlen@plt>
  42e4f8:	mov	x23, x0
  42e4fc:	add	x22, x0, #0x1
  42e500:	add	x0, x24, x22
  42e504:	bl	41334c <ferror@plt+0xf3bc>
  42e508:	mov	x25, x0
  42e50c:	add	x22, x0, x22
  42e510:	mov	x2, x24
  42e514:	mov	x1, x20
  42e518:	mov	x0, x22
  42e51c:	bl	403460 <memcpy@plt>
  42e520:	add	x24, x25, x23
  42e524:	mov	w0, #0x2f                  	// #47
  42e528:	strb	w0, [x25, x23]
  42e52c:	mov	w23, #0x8                   	// #8
  42e530:	mov	w26, #0x4                   	// #4
  42e534:	b	42e55c <ferror@plt+0x2a5cc>
  42e538:	mov	x20, x19
  42e53c:	mov	x27, x22
  42e540:	mov	w1, w23
  42e544:	mov	x0, x27
  42e548:	bl	409f44 <ferror@plt+0x5fb4>
  42e54c:	cbnz	w0, 42e5a4 <ferror@plt+0x2a614>
  42e550:	mov	x19, x20
  42e554:	ldrb	w0, [x19], #1
  42e558:	cbz	w0, 42e5d8 <ferror@plt+0x2a648>
  42e55c:	ldrb	w1, [x19]
  42e560:	cmp	w1, #0x3a
  42e564:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  42e568:	b.eq	42e538 <ferror@plt+0x2a5a8>  // b.none
  42e56c:	mov	x20, x19
  42e570:	ldrb	w1, [x20, #1]!
  42e574:	cmp	w1, #0x3a
  42e578:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  42e57c:	b.ne	42e570 <ferror@plt+0x2a5e0>  // b.any
  42e580:	mov	x27, x22
  42e584:	cmp	x19, x20
  42e588:	b.eq	42e540 <ferror@plt+0x2a5b0>  // b.none
  42e58c:	sub	x2, x20, x19
  42e590:	mov	x1, x19
  42e594:	sub	x0, x24, x2
  42e598:	bl	403460 <memcpy@plt>
  42e59c:	mov	x27, x0
  42e5a0:	b	42e540 <ferror@plt+0x2a5b0>
  42e5a4:	mov	w1, w26
  42e5a8:	mov	x0, x27
  42e5ac:	bl	409f44 <ferror@plt+0x5fb4>
  42e5b0:	cbnz	w0, 42e550 <ferror@plt+0x2a5c0>
  42e5b4:	mov	x0, x27
  42e5b8:	bl	4200fc <ferror@plt+0x1c16c>
  42e5bc:	mov	x21, x0
  42e5c0:	mov	x0, x25
  42e5c4:	bl	413498 <ferror@plt+0xf508>
  42e5c8:	ldp	x23, x24, [sp, #48]
  42e5cc:	ldp	x25, x26, [sp, #64]
  42e5d0:	ldr	x27, [sp, #80]
  42e5d4:	b	42e480 <ferror@plt+0x2a4f0>
  42e5d8:	mov	x0, x25
  42e5dc:	bl	413498 <ferror@plt+0xf508>
  42e5e0:	ldp	x23, x24, [sp, #48]
  42e5e4:	ldp	x25, x26, [sp, #64]
  42e5e8:	ldr	x27, [sp, #80]
  42e5ec:	b	42e480 <ferror@plt+0x2a4f0>
  42e5f0:	stp	x29, x30, [sp, #-16]!
  42e5f4:	mov	x29, sp
  42e5f8:	bl	42e0a0 <ferror@plt+0x2a110>
  42e5fc:	ldr	x0, [x0]
  42e600:	ldp	x29, x30, [sp], #16
  42e604:	ret
  42e608:	stp	x29, x30, [sp, #-16]!
  42e60c:	mov	x29, sp
  42e610:	bl	42e0a0 <ferror@plt+0x2a110>
  42e614:	ldr	x0, [x0, #8]
  42e618:	ldp	x29, x30, [sp], #16
  42e61c:	ret
  42e620:	dmb	ish
  42e624:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42e628:	ldr	x0, [x0, #3960]
  42e62c:	cbz	x0, 42e63c <ferror@plt+0x2a6ac>
  42e630:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42e634:	ldr	x0, [x0, #3960]
  42e638:	ret
  42e63c:	stp	x29, x30, [sp, #-16]!
  42e640:	mov	x29, sp
  42e644:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42e648:	add	x0, x0, #0xf58
  42e64c:	add	x0, x0, #0x20
  42e650:	bl	4281a8 <ferror@plt+0x24218>
  42e654:	cbnz	w0, 42e668 <ferror@plt+0x2a6d8>
  42e658:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42e65c:	ldr	x0, [x0, #3960]
  42e660:	ldp	x29, x30, [sp], #16
  42e664:	ret
  42e668:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e66c:	add	x0, x0, #0xe60
  42e670:	bl	4090ec <ferror@plt+0x515c>
  42e674:	bl	4200fc <ferror@plt+0x1c16c>
  42e678:	mov	x1, x0
  42e67c:	cbz	x0, 42e694 <ferror@plt+0x2a704>
  42e680:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42e684:	add	x0, x0, #0xf58
  42e688:	add	x0, x0, #0x20
  42e68c:	bl	428268 <ferror@plt+0x242d8>
  42e690:	b	42e658 <ferror@plt+0x2a6c8>
  42e694:	bl	42e0a0 <ferror@plt+0x2a110>
  42e698:	ldr	x1, [x0, #16]
  42e69c:	b	42e680 <ferror@plt+0x2a6f0>
  42e6a0:	dmb	ish
  42e6a4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42e6a8:	ldr	x0, [x0, #3968]
  42e6ac:	cbz	x0, 42e6bc <ferror@plt+0x2a72c>
  42e6b0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42e6b4:	ldr	x0, [x0, #3968]
  42e6b8:	ret
  42e6bc:	stp	x29, x30, [sp, #-32]!
  42e6c0:	mov	x29, sp
  42e6c4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42e6c8:	add	x0, x0, #0xf58
  42e6cc:	add	x0, x0, #0x28
  42e6d0:	bl	4281a8 <ferror@plt+0x24218>
  42e6d4:	cbnz	w0, 42e6e8 <ferror@plt+0x2a758>
  42e6d8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42e6dc:	ldr	x0, [x0, #3968]
  42e6e0:	ldp	x29, x30, [sp], #32
  42e6e4:	ret
  42e6e8:	str	x19, [sp, #16]
  42e6ec:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e6f0:	add	x0, x0, #0xe68
  42e6f4:	bl	4090ec <ferror@plt+0x515c>
  42e6f8:	bl	4200fc <ferror@plt+0x1c16c>
  42e6fc:	mov	x19, x0
  42e700:	cbz	x0, 42e70c <ferror@plt+0x2a77c>
  42e704:	ldrb	w0, [x0]
  42e708:	cbnz	w0, 42e760 <ferror@plt+0x2a7d0>
  42e70c:	mov	x0, x19
  42e710:	bl	413498 <ferror@plt+0xf508>
  42e714:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e718:	add	x0, x0, #0xe70
  42e71c:	bl	4200fc <ferror@plt+0x1c16c>
  42e720:	mov	x19, x0
  42e724:	bl	4034d0 <strlen@plt>
  42e728:	cmp	x0, #0x1
  42e72c:	b.ls	42e740 <ferror@plt+0x2a7b0>  // b.plast
  42e730:	sub	x0, x0, #0x1
  42e734:	ldrb	w1, [x19, x0]
  42e738:	cmp	w1, #0x2f
  42e73c:	b.eq	42e77c <ferror@plt+0x2a7ec>  // b.none
  42e740:	ldrb	w0, [x19]
  42e744:	cbnz	w0, 42e760 <ferror@plt+0x2a7d0>
  42e748:	mov	x0, x19
  42e74c:	bl	413498 <ferror@plt+0xf508>
  42e750:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e754:	add	x0, x0, #0xe70
  42e758:	bl	4200fc <ferror@plt+0x1c16c>
  42e75c:	mov	x19, x0
  42e760:	mov	x1, x19
  42e764:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42e768:	add	x0, x0, #0xf58
  42e76c:	add	x0, x0, #0x28
  42e770:	bl	428268 <ferror@plt+0x242d8>
  42e774:	ldr	x19, [sp, #16]
  42e778:	b	42e6d8 <ferror@plt+0x2a748>
  42e77c:	strb	wzr, [x19, x0]
  42e780:	b	42e740 <ferror@plt+0x2a7b0>
  42e784:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42e788:	ldr	x0, [x0, #3976]
  42e78c:	cbz	x0, 42e794 <ferror@plt+0x2a804>
  42e790:	ret
  42e794:	stp	x29, x30, [sp, #-32]!
  42e798:	mov	x29, sp
  42e79c:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e7a0:	add	x0, x0, #0xe78
  42e7a4:	bl	4090ec <ferror@plt+0x515c>
  42e7a8:	cbz	x0, 42e7b4 <ferror@plt+0x2a824>
  42e7ac:	ldrb	w1, [x0]
  42e7b0:	cbnz	w1, 42e7d0 <ferror@plt+0x2a840>
  42e7b4:	bl	42e620 <ferror@plt+0x2a690>
  42e7b8:	cbz	x0, 42e7f0 <ferror@plt+0x2a860>
  42e7bc:	mov	x2, #0x0                   	// #0
  42e7c0:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e7c4:	add	x1, x1, #0xe88
  42e7c8:	bl	40af58 <ferror@plt+0x6fc8>
  42e7cc:	b	42e7e0 <ferror@plt+0x2a850>
  42e7d0:	bl	4200fc <ferror@plt+0x1c16c>
  42e7d4:	cbz	x0, 42e7b4 <ferror@plt+0x2a824>
  42e7d8:	ldrb	w1, [x0]
  42e7dc:	cbz	w1, 42e7b4 <ferror@plt+0x2a824>
  42e7e0:	adrp	x1, 49b000 <ferror@plt+0x97070>
  42e7e4:	str	x0, [x1, #3976]
  42e7e8:	ldp	x29, x30, [sp], #32
  42e7ec:	ret
  42e7f0:	str	x19, [sp, #16]
  42e7f4:	bl	42e6a0 <ferror@plt+0x2a710>
  42e7f8:	mov	x19, x0
  42e7fc:	bl	42e5f0 <ferror@plt+0x2a660>
  42e800:	mov	x3, #0x0                   	// #0
  42e804:	adrp	x2, 478000 <ferror@plt+0x74070>
  42e808:	add	x2, x2, #0xe88
  42e80c:	mov	x1, x0
  42e810:	mov	x0, x19
  42e814:	bl	40af58 <ferror@plt+0x6fc8>
  42e818:	ldr	x19, [sp, #16]
  42e81c:	b	42e7e0 <ferror@plt+0x2a850>
  42e820:	stp	x29, x30, [sp, #-112]!
  42e824:	mov	x29, sp
  42e828:	stp	x23, x24, [sp, #48]
  42e82c:	bl	42e784 <ferror@plt+0x2a7f4>
  42e830:	mov	x2, #0x0                   	// #0
  42e834:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e838:	add	x1, x1, #0xe90
  42e83c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42e840:	ldr	x0, [x0, #3976]
  42e844:	bl	40af58 <ferror@plt+0x6fc8>
  42e848:	mov	x24, x0
  42e84c:	mov	x3, #0x0                   	// #0
  42e850:	mov	x2, #0x0                   	// #0
  42e854:	add	x1, sp, #0x68
  42e858:	bl	40a614 <ferror@plt+0x6684>
  42e85c:	cbz	w0, 42e8c0 <ferror@plt+0x2a930>
  42e860:	stp	x21, x22, [sp, #32]
  42e864:	mov	w2, #0xffffffff            	// #-1
  42e868:	adrp	x1, 43c000 <ferror@plt+0x38070>
  42e86c:	add	x1, x1, #0x728
  42e870:	ldr	x0, [sp, #104]
  42e874:	bl	421668 <ferror@plt+0x1d6d8>
  42e878:	mov	x21, x0
  42e87c:	bl	42239c <ferror@plt+0x1e40c>
  42e880:	mov	w22, w0
  42e884:	ldr	x0, [sp, #104]
  42e888:	bl	413498 <ferror@plt+0xf508>
  42e88c:	cmp	w22, #0x0
  42e890:	b.le	42eb48 <ferror@plt+0x2abb8>
  42e894:	stp	x19, x20, [sp, #16]
  42e898:	stp	x25, x26, [sp, #64]
  42e89c:	stp	x27, x28, [sp, #80]
  42e8a0:	mov	x20, #0x0                   	// #0
  42e8a4:	adrp	x23, 478000 <ferror@plt+0x74070>
  42e8a8:	add	x23, x23, #0xea0
  42e8ac:	adrp	x25, 478000 <ferror@plt+0x74070>
  42e8b0:	add	x25, x25, #0xf48
  42e8b4:	adrp	x26, 49b000 <ferror@plt+0x97070>
  42e8b8:	add	x26, x26, #0xf58
  42e8bc:	b	42e910 <ferror@plt+0x2a980>
  42e8c0:	mov	x0, x24
  42e8c4:	bl	413498 <ferror@plt+0xf508>
  42e8c8:	b	42eb5c <ferror@plt+0x2abcc>
  42e8cc:	strb	wzr, [x19, x0]
  42e8d0:	b	42e938 <ferror@plt+0x2a9a8>
  42e8d4:	add	x19, x19, #0xf
  42e8d8:	mov	w27, #0x0                   	// #0
  42e8dc:	ldrb	w1, [x19]
  42e8e0:	cmp	w1, #0x20
  42e8e4:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  42e8e8:	b.ne	42e8fc <ferror@plt+0x2a96c>  // b.any
  42e8ec:	ldrb	w1, [x19, #1]!
  42e8f0:	cmp	w1, #0x20
  42e8f4:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  42e8f8:	b.eq	42e8ec <ferror@plt+0x2a95c>  // b.none
  42e8fc:	cmp	w1, #0x3d
  42e900:	b.eq	42ea68 <ferror@plt+0x2aad8>  // b.none
  42e904:	add	x20, x20, #0x1
  42e908:	cmp	w22, w20
  42e90c:	b.le	42eb3c <ferror@plt+0x2abac>
  42e910:	ldr	x19, [x21, x20, lsl #3]
  42e914:	mov	x0, x19
  42e918:	bl	4034d0 <strlen@plt>
  42e91c:	cmp	w0, #0x0
  42e920:	b.le	42e938 <ferror@plt+0x2a9a8>
  42e924:	sxtw	x0, w0
  42e928:	sub	x0, x0, #0x1
  42e92c:	ldrb	w1, [x19, x0]
  42e930:	cmp	w1, #0xa
  42e934:	b.eq	42e8cc <ferror@plt+0x2a93c>  // b.none
  42e938:	ldrb	w0, [x19]
  42e93c:	cmp	w0, #0x20
  42e940:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  42e944:	b.ne	42e958 <ferror@plt+0x2a9c8>  // b.any
  42e948:	ldrb	w0, [x19, #1]!
  42e94c:	cmp	w0, #0x20
  42e950:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  42e954:	b.eq	42e948 <ferror@plt+0x2a9b8>  // b.none
  42e958:	mov	x2, #0xf                   	// #15
  42e95c:	mov	x1, x23
  42e960:	mov	x0, x19
  42e964:	bl	403830 <strncmp@plt>
  42e968:	cbz	w0, 42e8d4 <ferror@plt+0x2a944>
  42e96c:	mov	x2, #0x11                  	// #17
  42e970:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e974:	add	x1, x1, #0xeb0
  42e978:	mov	x0, x19
  42e97c:	bl	403830 <strncmp@plt>
  42e980:	cbz	w0, 42ea20 <ferror@plt+0x2aa90>
  42e984:	mov	x2, #0x10                  	// #16
  42e988:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e98c:	add	x1, x1, #0xec8
  42e990:	mov	x0, x19
  42e994:	bl	403830 <strncmp@plt>
  42e998:	cbz	w0, 42ea2c <ferror@plt+0x2aa9c>
  42e99c:	mov	x2, #0xd                   	// #13
  42e9a0:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e9a4:	add	x1, x1, #0xee0
  42e9a8:	mov	x0, x19
  42e9ac:	bl	403830 <strncmp@plt>
  42e9b0:	cbz	w0, 42ea38 <ferror@plt+0x2aaa8>
  42e9b4:	mov	x2, #0x10                  	// #16
  42e9b8:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e9bc:	add	x1, x1, #0xef0
  42e9c0:	mov	x0, x19
  42e9c4:	bl	403830 <strncmp@plt>
  42e9c8:	cbz	w0, 42ea44 <ferror@plt+0x2aab4>
  42e9cc:	mov	x2, #0x13                  	// #19
  42e9d0:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e9d4:	add	x1, x1, #0xf08
  42e9d8:	mov	x0, x19
  42e9dc:	bl	403830 <strncmp@plt>
  42e9e0:	cbz	w0, 42ea50 <ferror@plt+0x2aac0>
  42e9e4:	mov	x2, #0x11                  	// #17
  42e9e8:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e9ec:	add	x1, x1, #0xf20
  42e9f0:	mov	x0, x19
  42e9f4:	bl	403830 <strncmp@plt>
  42e9f8:	cbz	w0, 42ea5c <ferror@plt+0x2aacc>
  42e9fc:	mov	x2, #0xe                   	// #14
  42ea00:	adrp	x1, 478000 <ferror@plt+0x74070>
  42ea04:	add	x1, x1, #0xf38
  42ea08:	mov	x0, x19
  42ea0c:	bl	403830 <strncmp@plt>
  42ea10:	add	x19, x19, #0xe
  42ea14:	mov	w27, #0x7                   	// #7
  42ea18:	cbnz	w0, 42e904 <ferror@plt+0x2a974>
  42ea1c:	b	42e8dc <ferror@plt+0x2a94c>
  42ea20:	add	x19, x19, #0x11
  42ea24:	mov	w27, #0x1                   	// #1
  42ea28:	b	42e8dc <ferror@plt+0x2a94c>
  42ea2c:	add	x19, x19, #0x10
  42ea30:	mov	w27, #0x2                   	// #2
  42ea34:	b	42e8dc <ferror@plt+0x2a94c>
  42ea38:	add	x19, x19, #0xd
  42ea3c:	mov	w27, #0x3                   	// #3
  42ea40:	b	42e8dc <ferror@plt+0x2a94c>
  42ea44:	add	x19, x19, #0x10
  42ea48:	mov	w27, #0x4                   	// #4
  42ea4c:	b	42e8dc <ferror@plt+0x2a94c>
  42ea50:	add	x19, x19, #0x13
  42ea54:	mov	w27, #0x5                   	// #5
  42ea58:	b	42e8dc <ferror@plt+0x2a94c>
  42ea5c:	add	x19, x19, #0x11
  42ea60:	mov	w27, #0x6                   	// #6
  42ea64:	b	42e8dc <ferror@plt+0x2a94c>
  42ea68:	add	x28, x19, #0x1
  42ea6c:	ldrb	w0, [x19, #1]
  42ea70:	cmp	w0, #0x20
  42ea74:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  42ea78:	b.ne	42ea8c <ferror@plt+0x2aafc>  // b.any
  42ea7c:	ldrb	w0, [x28, #1]!
  42ea80:	cmp	w0, #0x20
  42ea84:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  42ea88:	b.eq	42ea7c <ferror@plt+0x2aaec>  // b.none
  42ea8c:	cmp	w0, #0x22
  42ea90:	b.ne	42e904 <ferror@plt+0x2a974>  // b.any
  42ea94:	add	x19, x28, #0x1
  42ea98:	mov	x2, #0x5                   	// #5
  42ea9c:	mov	x1, x25
  42eaa0:	mov	x0, x19
  42eaa4:	bl	403830 <strncmp@plt>
  42eaa8:	cbnz	w0, 42eb08 <ferror@plt+0x2ab78>
  42eaac:	add	x19, x28, #0x6
  42eab0:	mov	w28, #0x1                   	// #1
  42eab4:	mov	w1, #0x22                  	// #34
  42eab8:	mov	x0, x19
  42eabc:	bl	4039e0 <strrchr@plt>
  42eac0:	cbz	x0, 42e904 <ferror@plt+0x2a974>
  42eac4:	strb	wzr, [x0]
  42eac8:	mov	x0, x19
  42eacc:	bl	4034d0 <strlen@plt>
  42ead0:	sxtw	x0, w0
  42ead4:	sub	x0, x0, #0x1
  42ead8:	ldrb	w1, [x19, x0]
  42eadc:	cmp	w1, #0x2f
  42eae0:	b.eq	42eb1c <ferror@plt+0x2ab8c>  // b.none
  42eae4:	cbz	w28, 42eb24 <ferror@plt+0x2ab94>
  42eae8:	bl	42e620 <ferror@plt+0x2a690>
  42eaec:	mov	w27, w27
  42eaf0:	ldr	x28, [x26, #56]
  42eaf4:	mov	x2, #0x0                   	// #0
  42eaf8:	mov	x1, x19
  42eafc:	bl	40af58 <ferror@plt+0x6fc8>
  42eb00:	str	x0, [x28, x27, lsl #3]
  42eb04:	b	42e904 <ferror@plt+0x2a974>
  42eb08:	ldrb	w0, [x28, #1]
  42eb0c:	cmp	w0, #0x2f
  42eb10:	b.ne	42e904 <ferror@plt+0x2a974>  // b.any
  42eb14:	mov	w28, #0x0                   	// #0
  42eb18:	b	42eab4 <ferror@plt+0x2ab24>
  42eb1c:	strb	wzr, [x19, x0]
  42eb20:	b	42eae4 <ferror@plt+0x2ab54>
  42eb24:	mov	w27, w27
  42eb28:	ldr	x28, [x26, #56]
  42eb2c:	mov	x0, x19
  42eb30:	bl	4200fc <ferror@plt+0x1c16c>
  42eb34:	str	x0, [x28, x27, lsl #3]
  42eb38:	b	42e904 <ferror@plt+0x2a974>
  42eb3c:	ldp	x19, x20, [sp, #16]
  42eb40:	ldp	x25, x26, [sp, #64]
  42eb44:	ldp	x27, x28, [sp, #80]
  42eb48:	mov	x0, x21
  42eb4c:	bl	421a08 <ferror@plt+0x1da78>
  42eb50:	mov	x0, x24
  42eb54:	bl	413498 <ferror@plt+0xf508>
  42eb58:	ldp	x21, x22, [sp, #32]
  42eb5c:	ldp	x23, x24, [sp, #48]
  42eb60:	ldp	x29, x30, [sp], #112
  42eb64:	ret
  42eb68:	dmb	ish
  42eb6c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42eb70:	ldr	x0, [x0, #3992]
  42eb74:	cbz	x0, 42eb84 <ferror@plt+0x2abf4>
  42eb78:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42eb7c:	ldr	x0, [x0, #3992]
  42eb80:	ret
  42eb84:	stp	x29, x30, [sp, #-128]!
  42eb88:	mov	x29, sp
  42eb8c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42eb90:	add	x0, x0, #0xf58
  42eb94:	add	x0, x0, #0x40
  42eb98:	bl	4281a8 <ferror@plt+0x24218>
  42eb9c:	cbnz	w0, 42ebb0 <ferror@plt+0x2ac20>
  42eba0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42eba4:	ldr	x0, [x0, #3992]
  42eba8:	ldp	x29, x30, [sp], #128
  42ebac:	ret
  42ebb0:	mov	x1, #0x64                  	// #100
  42ebb4:	add	x0, sp, #0x18
  42ebb8:	bl	403d90 <gethostname@plt>
  42ebbc:	adrp	x1, 478000 <ferror@plt+0x74070>
  42ebc0:	add	x1, x1, #0xf50
  42ebc4:	cmn	w0, #0x1
  42ebc8:	add	x0, sp, #0x18
  42ebcc:	csel	x0, x0, x1, ne  // ne = any
  42ebd0:	bl	4200fc <ferror@plt+0x1c16c>
  42ebd4:	mov	x1, x0
  42ebd8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42ebdc:	add	x0, x0, #0xf58
  42ebe0:	add	x0, x0, #0x40
  42ebe4:	bl	428268 <ferror@plt+0x242d8>
  42ebe8:	b	42eba0 <ferror@plt+0x2ac10>
  42ebec:	stp	x29, x30, [sp, #-32]!
  42ebf0:	mov	x29, sp
  42ebf4:	stp	x19, x20, [sp, #16]
  42ebf8:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42ebfc:	add	x19, x19, #0xf58
  42ec00:	add	x20, x19, #0x48
  42ec04:	mov	x0, x20
  42ec08:	bl	4308a4 <ferror@plt+0x2c914>
  42ec0c:	ldr	x19, [x19, #80]
  42ec10:	mov	x0, x20
  42ec14:	bl	4308cc <ferror@plt+0x2c93c>
  42ec18:	mov	x0, x19
  42ec1c:	ldp	x19, x20, [sp, #16]
  42ec20:	ldp	x29, x30, [sp], #32
  42ec24:	ret
  42ec28:	stp	x29, x30, [sp, #-48]!
  42ec2c:	mov	x29, sp
  42ec30:	stp	x19, x20, [sp, #16]
  42ec34:	str	x21, [sp, #32]
  42ec38:	mov	x20, x0
  42ec3c:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42ec40:	add	x19, x19, #0xf58
  42ec44:	add	x21, x19, #0x48
  42ec48:	mov	x0, x21
  42ec4c:	bl	4308a4 <ferror@plt+0x2c914>
  42ec50:	ldr	x0, [x19, #80]
  42ec54:	bl	413498 <ferror@plt+0xf508>
  42ec58:	mov	x0, x20
  42ec5c:	bl	4200fc <ferror@plt+0x1c16c>
  42ec60:	str	x0, [x19, #80]
  42ec64:	mov	x0, x21
  42ec68:	bl	4308cc <ferror@plt+0x2c93c>
  42ec6c:	ldp	x19, x20, [sp, #16]
  42ec70:	ldr	x21, [sp, #32]
  42ec74:	ldp	x29, x30, [sp], #48
  42ec78:	ret
  42ec7c:	stp	x29, x30, [sp, #-32]!
  42ec80:	mov	x29, sp
  42ec84:	stp	x19, x20, [sp, #16]
  42ec88:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42ec8c:	add	x19, x19, #0xf58
  42ec90:	add	x20, x19, #0x58
  42ec94:	mov	x0, x20
  42ec98:	bl	4308a4 <ferror@plt+0x2c914>
  42ec9c:	ldr	x19, [x19, #96]
  42eca0:	mov	x0, x20
  42eca4:	bl	4308cc <ferror@plt+0x2c93c>
  42eca8:	cbz	x19, 42ecbc <ferror@plt+0x2ad2c>
  42ecac:	mov	x0, x19
  42ecb0:	ldp	x19, x20, [sp, #16]
  42ecb4:	ldp	x29, x30, [sp], #32
  42ecb8:	ret
  42ecbc:	bl	42ebec <ferror@plt+0x2ac5c>
  42ecc0:	mov	x19, x0
  42ecc4:	b	42ecac <ferror@plt+0x2ad1c>
  42ecc8:	stp	x29, x30, [sp, #-32]!
  42eccc:	mov	x29, sp
  42ecd0:	stp	x19, x20, [sp, #16]
  42ecd4:	mov	x20, x0
  42ecd8:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42ecdc:	add	x19, x19, #0xf58
  42ece0:	add	x0, x19, #0x58
  42ece4:	bl	4308a4 <ferror@plt+0x2c914>
  42ece8:	ldr	x0, [x19, #96]
  42ecec:	cbz	x0, 42ed24 <ferror@plt+0x2ad94>
  42ecf0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42ecf4:	add	x0, x0, #0xf58
  42ecf8:	add	x0, x0, #0x58
  42ecfc:	bl	4308cc <ferror@plt+0x2c93c>
  42ed00:	adrp	x2, 478000 <ferror@plt+0x74070>
  42ed04:	add	x2, x2, #0xf60
  42ed08:	mov	w1, #0x10                  	// #16
  42ed0c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42ed10:	add	x0, x0, #0xb60
  42ed14:	bl	414944 <ferror@plt+0x109b4>
  42ed18:	ldp	x19, x20, [sp, #16]
  42ed1c:	ldp	x29, x30, [sp], #32
  42ed20:	ret
  42ed24:	mov	x0, x20
  42ed28:	bl	4200fc <ferror@plt+0x1c16c>
  42ed2c:	str	x0, [x19, #96]
  42ed30:	add	x0, x19, #0x58
  42ed34:	bl	4308cc <ferror@plt+0x2c93c>
  42ed38:	b	42ed18 <ferror@plt+0x2ad88>
  42ed3c:	stp	x29, x30, [sp, #-32]!
  42ed40:	mov	x29, sp
  42ed44:	str	x19, [sp, #16]
  42ed48:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42ed4c:	add	x19, x19, #0xf58
  42ed50:	add	x0, x19, #0x68
  42ed54:	bl	4308a4 <ferror@plt+0x2c914>
  42ed58:	ldr	x19, [x19, #112]
  42ed5c:	cbz	x19, 42ed80 <ferror@plt+0x2adf0>
  42ed60:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42ed64:	add	x0, x0, #0xf58
  42ed68:	add	x0, x0, #0x68
  42ed6c:	bl	4308cc <ferror@plt+0x2c93c>
  42ed70:	mov	x0, x19
  42ed74:	ldr	x19, [sp, #16]
  42ed78:	ldp	x29, x30, [sp], #32
  42ed7c:	ret
  42ed80:	adrp	x0, 478000 <ferror@plt+0x74070>
  42ed84:	add	x0, x0, #0xf90
  42ed88:	bl	4090ec <ferror@plt+0x515c>
  42ed8c:	cbz	x0, 42ed98 <ferror@plt+0x2ae08>
  42ed90:	ldrb	w1, [x0]
  42ed94:	cbnz	w1, 42edc0 <ferror@plt+0x2ae30>
  42ed98:	bl	42e620 <ferror@plt+0x2a690>
  42ed9c:	cbz	x0, 42ede0 <ferror@plt+0x2ae50>
  42eda0:	mov	x3, #0x0                   	// #0
  42eda4:	adrp	x2, 478000 <ferror@plt+0x74070>
  42eda8:	add	x2, x2, #0xfa0
  42edac:	adrp	x1, 478000 <ferror@plt+0x74070>
  42edb0:	add	x1, x1, #0xfa8
  42edb4:	bl	40af58 <ferror@plt+0x6fc8>
  42edb8:	mov	x19, x0
  42edbc:	b	42edd4 <ferror@plt+0x2ae44>
  42edc0:	bl	4200fc <ferror@plt+0x1c16c>
  42edc4:	mov	x19, x0
  42edc8:	cbz	x0, 42ed98 <ferror@plt+0x2ae08>
  42edcc:	ldrb	w0, [x0]
  42edd0:	cbz	w0, 42ed98 <ferror@plt+0x2ae08>
  42edd4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42edd8:	str	x19, [x0, #4040]
  42eddc:	b	42ed60 <ferror@plt+0x2add0>
  42ede0:	bl	42e6a0 <ferror@plt+0x2a710>
  42ede4:	mov	x19, x0
  42ede8:	bl	42e5f0 <ferror@plt+0x2a660>
  42edec:	mov	x4, #0x0                   	// #0
  42edf0:	adrp	x3, 478000 <ferror@plt+0x74070>
  42edf4:	add	x3, x3, #0xfa0
  42edf8:	adrp	x2, 478000 <ferror@plt+0x74070>
  42edfc:	add	x2, x2, #0xfa8
  42ee00:	mov	x1, x0
  42ee04:	mov	x0, x19
  42ee08:	bl	40af58 <ferror@plt+0x6fc8>
  42ee0c:	mov	x19, x0
  42ee10:	b	42edd4 <ferror@plt+0x2ae44>
  42ee14:	stp	x29, x30, [sp, #-32]!
  42ee18:	mov	x29, sp
  42ee1c:	stp	x19, x20, [sp, #16]
  42ee20:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42ee24:	add	x19, x19, #0xf58
  42ee28:	add	x20, x19, #0x68
  42ee2c:	mov	x0, x20
  42ee30:	bl	4308a4 <ferror@plt+0x2c914>
  42ee34:	bl	42e784 <ferror@plt+0x2a7f4>
  42ee38:	mov	x0, x20
  42ee3c:	bl	4308cc <ferror@plt+0x2c93c>
  42ee40:	ldr	x0, [x19, #48]
  42ee44:	ldp	x19, x20, [sp, #16]
  42ee48:	ldp	x29, x30, [sp], #32
  42ee4c:	ret
  42ee50:	stp	x29, x30, [sp, #-32]!
  42ee54:	mov	x29, sp
  42ee58:	str	x19, [sp, #16]
  42ee5c:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42ee60:	add	x19, x19, #0xf58
  42ee64:	add	x0, x19, #0x68
  42ee68:	bl	4308a4 <ferror@plt+0x2c914>
  42ee6c:	ldr	x19, [x19, #120]
  42ee70:	cbz	x19, 42ee94 <ferror@plt+0x2af04>
  42ee74:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42ee78:	add	x0, x0, #0xf58
  42ee7c:	add	x0, x0, #0x68
  42ee80:	bl	4308cc <ferror@plt+0x2c93c>
  42ee84:	mov	x0, x19
  42ee88:	ldr	x19, [sp, #16]
  42ee8c:	ldp	x29, x30, [sp], #32
  42ee90:	ret
  42ee94:	adrp	x0, 478000 <ferror@plt+0x74070>
  42ee98:	add	x0, x0, #0xfb0
  42ee9c:	bl	4090ec <ferror@plt+0x515c>
  42eea0:	cbz	x0, 42eeac <ferror@plt+0x2af1c>
  42eea4:	ldrb	w1, [x0]
  42eea8:	cbnz	w1, 42eecc <ferror@plt+0x2af3c>
  42eeac:	bl	42e620 <ferror@plt+0x2a690>
  42eeb0:	cbz	x0, 42eeec <ferror@plt+0x2af5c>
  42eeb4:	mov	x2, #0x0                   	// #0
  42eeb8:	adrp	x1, 478000 <ferror@plt+0x74070>
  42eebc:	add	x1, x1, #0xfc0
  42eec0:	bl	40af58 <ferror@plt+0x6fc8>
  42eec4:	mov	x19, x0
  42eec8:	b	42eee0 <ferror@plt+0x2af50>
  42eecc:	bl	4200fc <ferror@plt+0x1c16c>
  42eed0:	mov	x19, x0
  42eed4:	cbz	x0, 42eeac <ferror@plt+0x2af1c>
  42eed8:	ldrb	w0, [x0]
  42eedc:	cbz	w0, 42eeac <ferror@plt+0x2af1c>
  42eee0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42eee4:	str	x19, [x0, #4048]
  42eee8:	b	42ee74 <ferror@plt+0x2aee4>
  42eeec:	bl	42e6a0 <ferror@plt+0x2a710>
  42eef0:	mov	x19, x0
  42eef4:	bl	42e5f0 <ferror@plt+0x2a660>
  42eef8:	mov	x3, #0x0                   	// #0
  42eefc:	adrp	x2, 478000 <ferror@plt+0x74070>
  42ef00:	add	x2, x2, #0xfc0
  42ef04:	mov	x1, x0
  42ef08:	mov	x0, x19
  42ef0c:	bl	40af58 <ferror@plt+0x6fc8>
  42ef10:	mov	x19, x0
  42ef14:	b	42eee0 <ferror@plt+0x2af50>
  42ef18:	stp	x29, x30, [sp, #-16]!
  42ef1c:	mov	x29, sp
  42ef20:	dmb	ish
  42ef24:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42ef28:	ldr	x0, [x0, #4056]
  42ef2c:	cbz	x0, 42ef44 <ferror@plt+0x2afb4>
  42ef30:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42ef34:	ldr	x0, [x0, #4064]
  42ef38:	cbz	x0, 42ef84 <ferror@plt+0x2aff4>
  42ef3c:	ldp	x29, x30, [sp], #16
  42ef40:	ret
  42ef44:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42ef48:	add	x0, x0, #0xf58
  42ef4c:	add	x0, x0, #0x80
  42ef50:	bl	4281a8 <ferror@plt+0x24218>
  42ef54:	cbz	w0, 42ef30 <ferror@plt+0x2afa0>
  42ef58:	adrp	x0, 478000 <ferror@plt+0x74070>
  42ef5c:	add	x0, x0, #0xfc8
  42ef60:	bl	403e90 <getenv@plt>
  42ef64:	bl	4200fc <ferror@plt+0x1c16c>
  42ef68:	adrp	x2, 49b000 <ferror@plt+0x97070>
  42ef6c:	add	x2, x2, #0xf58
  42ef70:	str	x0, [x2, #136]
  42ef74:	mov	x1, #0x1                   	// #1
  42ef78:	add	x0, x2, #0x80
  42ef7c:	bl	428268 <ferror@plt+0x242d8>
  42ef80:	b	42ef30 <ferror@plt+0x2afa0>
  42ef84:	bl	42ee50 <ferror@plt+0x2aec0>
  42ef88:	b	42ef3c <ferror@plt+0x2afac>
  42ef8c:	stp	x29, x30, [sp, #-48]!
  42ef90:	mov	x29, sp
  42ef94:	stp	x19, x20, [sp, #16]
  42ef98:	stp	x21, x22, [sp, #32]
  42ef9c:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42efa0:	add	x19, x19, #0xf58
  42efa4:	add	x0, x19, #0x68
  42efa8:	bl	4308a4 <ferror@plt+0x2c914>
  42efac:	ldr	x22, [x19, #56]
  42efb0:	cbz	x22, 42f030 <ferror@plt+0x2b0a0>
  42efb4:	mov	x0, #0x40                  	// #64
  42efb8:	bl	4133b0 <ferror@plt+0xf420>
  42efbc:	adrp	x1, 49b000 <ferror@plt+0x97070>
  42efc0:	str	x0, [x1, #3984]
  42efc4:	bl	42e820 <ferror@plt+0x2a890>
  42efc8:	mov	x19, #0x0                   	// #0
  42efcc:	adrp	x21, 49b000 <ferror@plt+0x97070>
  42efd0:	add	x21, x21, #0xf58
  42efd4:	b	42efe8 <ferror@plt+0x2b058>
  42efd8:	str	x20, [x0, x19]
  42efdc:	add	x19, x19, #0x8
  42efe0:	cmp	x19, #0x40
  42efe4:	b.eq	42f028 <ferror@plt+0x2b098>  // b.none
  42efe8:	ldr	x20, [x22, x19]
  42efec:	ldr	x0, [x21, #56]
  42eff0:	ldr	x1, [x0, x19]
  42eff4:	cbz	x1, 42efd8 <ferror@plt+0x2b048>
  42eff8:	mov	x0, x20
  42effc:	bl	423b8c <ferror@plt+0x1fbfc>
  42f000:	cbnz	w0, 42f01c <ferror@plt+0x2b08c>
  42f004:	ldr	x0, [x21, #56]
  42f008:	ldr	x0, [x0, x19]
  42f00c:	bl	413498 <ferror@plt+0xf508>
  42f010:	ldr	x0, [x21, #56]
  42f014:	str	x20, [x0, x19]
  42f018:	b	42efdc <ferror@plt+0x2b04c>
  42f01c:	mov	x0, x20
  42f020:	bl	413498 <ferror@plt+0xf508>
  42f024:	b	42efdc <ferror@plt+0x2b04c>
  42f028:	mov	x0, x22
  42f02c:	bl	413498 <ferror@plt+0xf508>
  42f030:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42f034:	add	x0, x0, #0xf58
  42f038:	add	x0, x0, #0x68
  42f03c:	bl	4308cc <ferror@plt+0x2c93c>
  42f040:	ldp	x19, x20, [sp, #16]
  42f044:	ldp	x21, x22, [sp, #32]
  42f048:	ldp	x29, x30, [sp], #48
  42f04c:	ret
  42f050:	stp	x29, x30, [sp, #-32]!
  42f054:	mov	x29, sp
  42f058:	cmp	w0, #0x7
  42f05c:	b.hi	42f0a4 <ferror@plt+0x2b114>  // b.pmore
  42f060:	stp	x19, x20, [sp, #16]
  42f064:	mov	w19, w0
  42f068:	adrp	x20, 49b000 <ferror@plt+0x97070>
  42f06c:	add	x20, x20, #0xf58
  42f070:	add	x0, x20, #0x68
  42f074:	bl	4308a4 <ferror@plt+0x2c914>
  42f078:	ldr	x0, [x20, #56]
  42f07c:	cbz	x0, 42f0cc <ferror@plt+0x2b13c>
  42f080:	adrp	x20, 49b000 <ferror@plt+0x97070>
  42f084:	add	x20, x20, #0xf58
  42f088:	add	x0, x20, #0x68
  42f08c:	bl	4308cc <ferror@plt+0x2c93c>
  42f090:	ldr	x0, [x20, #56]
  42f094:	ldr	x0, [x0, w19, uxtw #3]
  42f098:	ldp	x19, x20, [sp, #16]
  42f09c:	ldp	x29, x30, [sp], #32
  42f0a0:	ret
  42f0a4:	adrp	x2, 478000 <ferror@plt+0x74070>
  42f0a8:	add	x2, x2, #0xfd8
  42f0ac:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f0b0:	add	x1, x1, #0x190
  42f0b4:	add	x1, x1, #0x18
  42f0b8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42f0bc:	add	x0, x0, #0xb60
  42f0c0:	bl	4149c4 <ferror@plt+0x10a34>
  42f0c4:	mov	x0, #0x0                   	// #0
  42f0c8:	b	42f09c <ferror@plt+0x2b10c>
  42f0cc:	mov	x0, #0x40                  	// #64
  42f0d0:	bl	4133b0 <ferror@plt+0xf420>
  42f0d4:	adrp	x20, 49b000 <ferror@plt+0x97070>
  42f0d8:	add	x20, x20, #0xf58
  42f0dc:	str	x0, [x20, #56]
  42f0e0:	bl	42e820 <ferror@plt+0x2a890>
  42f0e4:	ldr	x0, [x20, #56]
  42f0e8:	ldr	x0, [x0]
  42f0ec:	cbnz	x0, 42f080 <ferror@plt+0x2b0f0>
  42f0f0:	bl	42e620 <ferror@plt+0x2a690>
  42f0f4:	adrp	x1, 49b000 <ferror@plt+0x97070>
  42f0f8:	ldr	x20, [x1, #3984]
  42f0fc:	mov	x2, #0x0                   	// #0
  42f100:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f104:	add	x1, x1, #0x28
  42f108:	bl	40af58 <ferror@plt+0x6fc8>
  42f10c:	str	x0, [x20]
  42f110:	b	42f080 <ferror@plt+0x2b0f0>
  42f114:	stp	x29, x30, [sp, #-32]!
  42f118:	mov	x29, sp
  42f11c:	str	x19, [sp, #16]
  42f120:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42f124:	add	x19, x19, #0xf58
  42f128:	add	x0, x19, #0x68
  42f12c:	bl	4308a4 <ferror@plt+0x2c914>
  42f130:	ldr	x19, [x19, #144]
  42f134:	cbz	x19, 42f158 <ferror@plt+0x2b1c8>
  42f138:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42f13c:	add	x0, x0, #0xf58
  42f140:	add	x0, x0, #0x68
  42f144:	bl	4308cc <ferror@plt+0x2c93c>
  42f148:	mov	x0, x19
  42f14c:	ldr	x19, [sp, #16]
  42f150:	ldp	x29, x30, [sp], #32
  42f154:	ret
  42f158:	adrp	x0, 479000 <ferror@plt+0x75070>
  42f15c:	add	x0, x0, #0x50
  42f160:	bl	4090ec <ferror@plt+0x515c>
  42f164:	cbz	x0, 42f19c <ferror@plt+0x2b20c>
  42f168:	ldrb	w2, [x0]
  42f16c:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f170:	add	x1, x1, #0x30
  42f174:	cmp	w2, #0x0
  42f178:	csel	x0, x1, x0, eq  // eq = none
  42f17c:	mov	w2, #0x0                   	// #0
  42f180:	adrp	x1, 440000 <ferror@plt+0x3c070>
  42f184:	add	x1, x1, #0xd00
  42f188:	bl	421668 <ferror@plt+0x1d6d8>
  42f18c:	mov	x19, x0
  42f190:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42f194:	str	x19, [x0, #4072]
  42f198:	b	42f138 <ferror@plt+0x2b1a8>
  42f19c:	adrp	x0, 479000 <ferror@plt+0x75070>
  42f1a0:	add	x0, x0, #0x30
  42f1a4:	b	42f17c <ferror@plt+0x2b1ec>
  42f1a8:	stp	x29, x30, [sp, #-32]!
  42f1ac:	mov	x29, sp
  42f1b0:	str	x19, [sp, #16]
  42f1b4:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42f1b8:	add	x19, x19, #0xf58
  42f1bc:	add	x0, x19, #0x68
  42f1c0:	bl	4308a4 <ferror@plt+0x2c914>
  42f1c4:	ldr	x19, [x19, #152]
  42f1c8:	cbz	x19, 42f1ec <ferror@plt+0x2b25c>
  42f1cc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42f1d0:	add	x0, x0, #0xf58
  42f1d4:	add	x0, x0, #0x68
  42f1d8:	bl	4308cc <ferror@plt+0x2c93c>
  42f1dc:	mov	x0, x19
  42f1e0:	ldr	x19, [sp, #16]
  42f1e4:	ldp	x29, x30, [sp], #32
  42f1e8:	ret
  42f1ec:	adrp	x0, 479000 <ferror@plt+0x75070>
  42f1f0:	add	x0, x0, #0x70
  42f1f4:	bl	4090ec <ferror@plt+0x515c>
  42f1f8:	cbz	x0, 42f230 <ferror@plt+0x2b2a0>
  42f1fc:	ldrb	w2, [x0]
  42f200:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f204:	add	x1, x1, #0x60
  42f208:	cmp	w2, #0x0
  42f20c:	csel	x0, x1, x0, eq  // eq = none
  42f210:	mov	w2, #0x0                   	// #0
  42f214:	adrp	x1, 440000 <ferror@plt+0x3c070>
  42f218:	add	x1, x1, #0xd00
  42f21c:	bl	421668 <ferror@plt+0x1d6d8>
  42f220:	mov	x19, x0
  42f224:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42f228:	str	x19, [x0, #4080]
  42f22c:	b	42f1cc <ferror@plt+0x2b23c>
  42f230:	adrp	x0, 479000 <ferror@plt+0x75070>
  42f234:	add	x0, x0, #0x60
  42f238:	b	42f210 <ferror@plt+0x2b280>
  42f23c:	cbz	x0, 42f248 <ferror@plt+0x2b2b8>
  42f240:	str	xzr, [x0]
  42f244:	ret
  42f248:	stp	x29, x30, [sp, #-16]!
  42f24c:	mov	x29, sp
  42f250:	adrp	x2, 479000 <ferror@plt+0x75070>
  42f254:	add	x2, x2, #0x80
  42f258:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f25c:	add	x1, x1, #0x190
  42f260:	add	x1, x1, #0x30
  42f264:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42f268:	add	x0, x0, #0xb60
  42f26c:	bl	4149c4 <ferror@plt+0x10a34>
  42f270:	ldp	x29, x30, [sp], #16
  42f274:	ret
  42f278:	stp	x29, x30, [sp, #-48]!
  42f27c:	mov	x29, sp
  42f280:	stp	x19, x20, [sp, #16]
  42f284:	str	x21, [sp, #32]
  42f288:	mov	x19, x0
  42f28c:	mov	w21, w1
  42f290:	mov	x0, #0x0                   	// #0
  42f294:	bl	422ad0 <ferror@plt+0x1eb40>
  42f298:	mov	x20, x0
  42f29c:	tbz	w21, #1, 42f4a8 <ferror@plt+0x2b518>
  42f2a0:	cmp	x19, #0x3ff
  42f2a4:	b.ls	42f308 <ferror@plt+0x2b378>  // b.plast
  42f2a8:	mov	x0, #0xfffff               	// #1048575
  42f2ac:	cmp	x19, x0
  42f2b0:	b.ls	42f33c <ferror@plt+0x2b3ac>  // b.plast
  42f2b4:	mov	x0, #0x3fffffff            	// #1073741823
  42f2b8:	cmp	x19, x0
  42f2bc:	b.ls	42f418 <ferror@plt+0x2b488>  // b.plast
  42f2c0:	mov	x0, #0xffffffffff          	// #1099511627775
  42f2c4:	cmp	x19, x0
  42f2c8:	b.ls	42f43c <ferror@plt+0x2b4ac>  // b.plast
  42f2cc:	mov	x0, #0x3ffffffffffff       	// #1125899906842623
  42f2d0:	cmp	x19, x0
  42f2d4:	b.ls	42f460 <ferror@plt+0x2b4d0>  // b.plast
  42f2d8:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  42f2dc:	cmp	x19, x0
  42f2e0:	b.hi	42f484 <ferror@plt+0x2b4f4>  // b.pmore
  42f2e4:	ucvtf	d0, x19
  42f2e8:	mov	x0, #0x3cd0000000000000    	// #4382002437431492608
  42f2ec:	fmov	d1, x0
  42f2f0:	fmul	d0, d0, d1
  42f2f4:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f2f8:	add	x1, x1, #0xf8
  42f2fc:	mov	x0, x20
  42f300:	bl	423a4c <ferror@plt+0x1fabc>
  42f304:	b	42f35c <ferror@plt+0x2b3cc>
  42f308:	mov	w3, w19
  42f30c:	adrp	x2, 479000 <ferror@plt+0x75070>
  42f310:	add	x2, x2, #0xa0
  42f314:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f318:	add	x1, x1, #0xb0
  42f31c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42f320:	add	x0, x0, #0xf50
  42f324:	bl	40b948 <ferror@plt+0x79b8>
  42f328:	mov	w2, w19
  42f32c:	mov	x1, x0
  42f330:	mov	x0, x20
  42f334:	bl	423a4c <ferror@plt+0x1fabc>
  42f338:	b	42f3fc <ferror@plt+0x2b46c>
  42f33c:	ucvtf	d0, x19
  42f340:	mov	x0, #0x3f50000000000000    	// #4562146422526312448
  42f344:	fmov	d1, x0
  42f348:	fmul	d0, d0, d1
  42f34c:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f350:	add	x1, x1, #0xb8
  42f354:	mov	x0, x20
  42f358:	bl	423a4c <ferror@plt+0x1fabc>
  42f35c:	tbz	w21, #0, 42f3fc <ferror@plt+0x2b46c>
  42f360:	lsr	x3, x19, #3
  42f364:	mov	x0, #0xf7cf                	// #63439
  42f368:	movk	x0, #0xe353, lsl #16
  42f36c:	movk	x0, #0x9ba5, lsl #32
  42f370:	movk	x0, #0x20c4, lsl #48
  42f374:	umulh	x3, x3, x0
  42f378:	lsr	x0, x3, #4
  42f37c:	lsl	x3, x0, #5
  42f380:	sub	x3, x3, x0
  42f384:	add	x3, x0, x3, lsl #2
  42f388:	sub	x3, x19, x3, lsl #3
  42f38c:	add	w3, w3, #0x3e8
  42f390:	adrp	x2, 479000 <ferror@plt+0x75070>
  42f394:	add	x2, x2, #0x148
  42f398:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f39c:	add	x1, x1, #0x158
  42f3a0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42f3a4:	add	x0, x0, #0xf50
  42f3a8:	bl	40b948 <ferror@plt+0x79b8>
  42f3ac:	mov	x21, x0
  42f3b0:	mov	x1, x19
  42f3b4:	adrp	x0, 479000 <ferror@plt+0x75070>
  42f3b8:	add	x0, x0, #0x160
  42f3bc:	bl	4202dc <ferror@plt+0x1c34c>
  42f3c0:	mov	x19, x0
  42f3c4:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f3c8:	add	x1, x1, #0x168
  42f3cc:	mov	x0, x20
  42f3d0:	bl	422928 <ferror@plt+0x1e998>
  42f3d4:	mov	x2, x19
  42f3d8:	mov	x1, x21
  42f3dc:	mov	x0, x20
  42f3e0:	bl	423af0 <ferror@plt+0x1fb60>
  42f3e4:	mov	x0, x19
  42f3e8:	bl	413498 <ferror@plt+0xf508>
  42f3ec:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  42f3f0:	add	x1, x1, #0xd50
  42f3f4:	mov	x0, x20
  42f3f8:	bl	422928 <ferror@plt+0x1e998>
  42f3fc:	mov	w1, #0x0                   	// #0
  42f400:	mov	x0, x20
  42f404:	bl	4224b4 <ferror@plt+0x1e524>
  42f408:	ldp	x19, x20, [sp, #16]
  42f40c:	ldr	x21, [sp, #32]
  42f410:	ldp	x29, x30, [sp], #48
  42f414:	ret
  42f418:	ucvtf	d0, x19
  42f41c:	mov	x0, #0x3eb0000000000000    	// #4517110426252607488
  42f420:	fmov	d1, x0
  42f424:	fmul	d0, d0, d1
  42f428:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f42c:	add	x1, x1, #0xc8
  42f430:	mov	x0, x20
  42f434:	bl	423a4c <ferror@plt+0x1fabc>
  42f438:	b	42f35c <ferror@plt+0x2b3cc>
  42f43c:	ucvtf	d0, x19
  42f440:	mov	x0, #0x3e10000000000000    	// #4472074429978902528
  42f444:	fmov	d1, x0
  42f448:	fmul	d0, d0, d1
  42f44c:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f450:	add	x1, x1, #0xd8
  42f454:	mov	x0, x20
  42f458:	bl	423a4c <ferror@plt+0x1fabc>
  42f45c:	b	42f35c <ferror@plt+0x2b3cc>
  42f460:	ucvtf	d0, x19
  42f464:	mov	x0, #0x3d70000000000000    	// #4427038433705197568
  42f468:	fmov	d1, x0
  42f46c:	fmul	d0, d0, d1
  42f470:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f474:	add	x1, x1, #0xe8
  42f478:	mov	x0, x20
  42f47c:	bl	423a4c <ferror@plt+0x1fabc>
  42f480:	b	42f35c <ferror@plt+0x2b3cc>
  42f484:	ucvtf	d0, x19
  42f488:	mov	x0, #0x3c30000000000000    	// #4336966441157787648
  42f48c:	fmov	d1, x0
  42f490:	fmul	d0, d0, d1
  42f494:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f498:	add	x1, x1, #0x108
  42f49c:	mov	x0, x20
  42f4a0:	bl	423a4c <ferror@plt+0x1fabc>
  42f4a4:	b	42f35c <ferror@plt+0x2b3cc>
  42f4a8:	cmp	x19, #0x3e7
  42f4ac:	b.ls	42f534 <ferror@plt+0x2b5a4>  // b.plast
  42f4b0:	mov	x0, #0x423f                	// #16959
  42f4b4:	movk	x0, #0xf, lsl #16
  42f4b8:	cmp	x19, x0
  42f4bc:	b.ls	42f568 <ferror@plt+0x2b5d8>  // b.plast
  42f4c0:	mov	x0, #0xc9ff                	// #51711
  42f4c4:	movk	x0, #0x3b9a, lsl #16
  42f4c8:	cmp	x19, x0
  42f4cc:	b.ls	42f590 <ferror@plt+0x2b600>  // b.plast
  42f4d0:	mov	x0, #0xfff                 	// #4095
  42f4d4:	movk	x0, #0xd4a5, lsl #16
  42f4d8:	movk	x0, #0xe8, lsl #32
  42f4dc:	cmp	x19, x0
  42f4e0:	b.ls	42f5b8 <ferror@plt+0x2b628>  // b.plast
  42f4e4:	mov	x0, #0x7fff                	// #32767
  42f4e8:	movk	x0, #0xa4c6, lsl #16
  42f4ec:	movk	x0, #0x8d7e, lsl #32
  42f4f0:	movk	x0, #0x3, lsl #48
  42f4f4:	cmp	x19, x0
  42f4f8:	b.ls	42f5e0 <ferror@plt+0x2b650>  // b.plast
  42f4fc:	mov	x0, #0xffffffffa763ffff    	// #-1486618625
  42f500:	movk	x0, #0xb6b3, lsl #32
  42f504:	movk	x0, #0xde0, lsl #48
  42f508:	cmp	x19, x0
  42f50c:	b.hi	42f604 <ferror@plt+0x2b674>  // b.pmore
  42f510:	ucvtf	d0, x19
  42f514:	adrp	x0, 479000 <ferror@plt+0x75070>
  42f518:	ldr	d1, [x0, #384]
  42f51c:	fdiv	d0, d0, d1
  42f520:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f524:	add	x1, x1, #0x138
  42f528:	mov	x0, x20
  42f52c:	bl	423a4c <ferror@plt+0x1fabc>
  42f530:	b	42f35c <ferror@plt+0x2b3cc>
  42f534:	mov	w3, w19
  42f538:	adrp	x2, 479000 <ferror@plt+0x75070>
  42f53c:	add	x2, x2, #0xa0
  42f540:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f544:	add	x1, x1, #0xb0
  42f548:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42f54c:	add	x0, x0, #0xf50
  42f550:	bl	40b948 <ferror@plt+0x79b8>
  42f554:	mov	w2, w19
  42f558:	mov	x1, x0
  42f55c:	mov	x0, x20
  42f560:	bl	423a4c <ferror@plt+0x1fabc>
  42f564:	b	42f3fc <ferror@plt+0x2b46c>
  42f568:	ucvtf	d0, x19
  42f56c:	mov	x0, #0x400000000000        	// #70368744177664
  42f570:	movk	x0, #0x408f, lsl #48
  42f574:	fmov	d1, x0
  42f578:	fdiv	d0, d0, d1
  42f57c:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f580:	add	x1, x1, #0x118
  42f584:	mov	x0, x20
  42f588:	bl	423a4c <ferror@plt+0x1fabc>
  42f58c:	b	42f35c <ferror@plt+0x2b3cc>
  42f590:	ucvtf	d0, x19
  42f594:	mov	x0, #0x848000000000        	// #145685290680320
  42f598:	movk	x0, #0x412e, lsl #48
  42f59c:	fmov	d1, x0
  42f5a0:	fdiv	d0, d0, d1
  42f5a4:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f5a8:	add	x1, x1, #0x120
  42f5ac:	mov	x0, x20
  42f5b0:	bl	423a4c <ferror@plt+0x1fabc>
  42f5b4:	b	42f35c <ferror@plt+0x2b3cc>
  42f5b8:	ucvtf	d0, x19
  42f5bc:	mov	x0, #0xcd6500000000        	// #225833675390976
  42f5c0:	movk	x0, #0x41cd, lsl #48
  42f5c4:	fmov	d1, x0
  42f5c8:	fdiv	d0, d0, d1
  42f5cc:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f5d0:	add	x1, x1, #0x128
  42f5d4:	mov	x0, x20
  42f5d8:	bl	423a4c <ferror@plt+0x1fabc>
  42f5dc:	b	42f35c <ferror@plt+0x2b3cc>
  42f5e0:	ucvtf	d0, x19
  42f5e4:	adrp	x0, 479000 <ferror@plt+0x75070>
  42f5e8:	ldr	d1, [x0, #376]
  42f5ec:	fdiv	d0, d0, d1
  42f5f0:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f5f4:	add	x1, x1, #0x130
  42f5f8:	mov	x0, x20
  42f5fc:	bl	423a4c <ferror@plt+0x1fabc>
  42f600:	b	42f35c <ferror@plt+0x2b3cc>
  42f604:	ucvtf	d0, x19
  42f608:	adrp	x0, 479000 <ferror@plt+0x75070>
  42f60c:	ldr	d1, [x0, #392]
  42f610:	fdiv	d0, d0, d1
  42f614:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f618:	add	x1, x1, #0x140
  42f61c:	mov	x0, x20
  42f620:	bl	423a4c <ferror@plt+0x1fabc>
  42f624:	b	42f35c <ferror@plt+0x2b3cc>
  42f628:	stp	x29, x30, [sp, #-16]!
  42f62c:	mov	x29, sp
  42f630:	mov	w1, #0x0                   	// #0
  42f634:	bl	42f278 <ferror@plt+0x2b2e8>
  42f638:	ldp	x29, x30, [sp], #16
  42f63c:	ret
  42f640:	stp	x29, x30, [sp, #-32]!
  42f644:	mov	x29, sp
  42f648:	str	x19, [sp, #16]
  42f64c:	mov	x19, x0
  42f650:	cmp	x0, #0x3ff
  42f654:	b.le	42f6b4 <ferror@plt+0x2b724>
  42f658:	mov	x0, #0xfffff               	// #1048575
  42f65c:	cmp	x19, x0
  42f660:	b.le	42f6e8 <ferror@plt+0x2b758>
  42f664:	mov	x0, #0x3fffffff            	// #1073741823
  42f668:	cmp	x19, x0
  42f66c:	b.le	42f708 <ferror@plt+0x2b778>
  42f670:	mov	x0, #0xffffffffff          	// #1099511627775
  42f674:	cmp	x19, x0
  42f678:	b.le	42f728 <ferror@plt+0x2b798>
  42f67c:	mov	x0, #0x3ffffffffffff       	// #1125899906842623
  42f680:	cmp	x19, x0
  42f684:	b.le	42f748 <ferror@plt+0x2b7b8>
  42f688:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  42f68c:	cmp	x19, x0
  42f690:	b.gt	42f768 <ferror@plt+0x2b7d8>
  42f694:	scvtf	d0, x19
  42f698:	mov	x0, #0x3cd0000000000000    	// #4382002437431492608
  42f69c:	fmov	d1, x0
  42f6a0:	fmul	d0, d0, d1
  42f6a4:	adrp	x0, 479000 <ferror@plt+0x75070>
  42f6a8:	add	x0, x0, #0x138
  42f6ac:	bl	4202dc <ferror@plt+0x1c34c>
  42f6b0:	b	42f6dc <ferror@plt+0x2b74c>
  42f6b4:	mov	w3, w0
  42f6b8:	adrp	x2, 479000 <ferror@plt+0x75070>
  42f6bc:	add	x2, x2, #0xa0
  42f6c0:	adrp	x1, 479000 <ferror@plt+0x75070>
  42f6c4:	add	x1, x1, #0xb0
  42f6c8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42f6cc:	add	x0, x0, #0xf50
  42f6d0:	bl	40b948 <ferror@plt+0x79b8>
  42f6d4:	mov	w1, w19
  42f6d8:	bl	4202dc <ferror@plt+0x1c34c>
  42f6dc:	ldr	x19, [sp, #16]
  42f6e0:	ldp	x29, x30, [sp], #32
  42f6e4:	ret
  42f6e8:	scvtf	d0, x19
  42f6ec:	mov	x0, #0x3f50000000000000    	// #4562146422526312448
  42f6f0:	fmov	d1, x0
  42f6f4:	fmul	d0, d0, d1
  42f6f8:	adrp	x0, 479000 <ferror@plt+0x75070>
  42f6fc:	add	x0, x0, #0x170
  42f700:	bl	4202dc <ferror@plt+0x1c34c>
  42f704:	b	42f6dc <ferror@plt+0x2b74c>
  42f708:	scvtf	d0, x19
  42f70c:	mov	x0, #0x3eb0000000000000    	// #4517110426252607488
  42f710:	fmov	d1, x0
  42f714:	fmul	d0, d0, d1
  42f718:	adrp	x0, 479000 <ferror@plt+0x75070>
  42f71c:	add	x0, x0, #0x120
  42f720:	bl	4202dc <ferror@plt+0x1c34c>
  42f724:	b	42f6dc <ferror@plt+0x2b74c>
  42f728:	scvtf	d0, x19
  42f72c:	mov	x0, #0x3e10000000000000    	// #4472074429978902528
  42f730:	fmov	d1, x0
  42f734:	fmul	d0, d0, d1
  42f738:	adrp	x0, 479000 <ferror@plt+0x75070>
  42f73c:	add	x0, x0, #0x128
  42f740:	bl	4202dc <ferror@plt+0x1c34c>
  42f744:	b	42f6dc <ferror@plt+0x2b74c>
  42f748:	scvtf	d0, x19
  42f74c:	mov	x0, #0x3d70000000000000    	// #4427038433705197568
  42f750:	fmov	d1, x0
  42f754:	fmul	d0, d0, d1
  42f758:	adrp	x0, 479000 <ferror@plt+0x75070>
  42f75c:	add	x0, x0, #0x130
  42f760:	bl	4202dc <ferror@plt+0x1c34c>
  42f764:	b	42f6dc <ferror@plt+0x2b74c>
  42f768:	scvtf	d0, x19
  42f76c:	mov	x0, #0x3c30000000000000    	// #4336966441157787648
  42f770:	fmov	d1, x0
  42f774:	fmul	d0, d0, d1
  42f778:	adrp	x0, 479000 <ferror@plt+0x75070>
  42f77c:	add	x0, x0, #0x140
  42f780:	bl	4202dc <ferror@plt+0x1c34c>
  42f784:	b	42f6dc <ferror@plt+0x2b74c>
  42f788:	dmb	ish
  42f78c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42f790:	ldr	x0, [x0, #4088]
  42f794:	cbz	x0, 42f7a4 <ferror@plt+0x2b814>
  42f798:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  42f79c:	ldr	w0, [x0]
  42f7a0:	ret
  42f7a4:	stp	x29, x30, [sp, #-48]!
  42f7a8:	mov	x29, sp
  42f7ac:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42f7b0:	add	x0, x0, #0xf58
  42f7b4:	add	x0, x0, #0xa0
  42f7b8:	bl	4281a8 <ferror@plt+0x24218>
  42f7bc:	cbnz	w0, 42f7d0 <ferror@plt+0x2b840>
  42f7c0:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  42f7c4:	ldr	w0, [x0]
  42f7c8:	ldp	x29, x30, [sp], #48
  42f7cc:	ret
  42f7d0:	add	x2, sp, #0x24
  42f7d4:	add	x1, sp, #0x28
  42f7d8:	add	x0, sp, #0x2c
  42f7dc:	bl	403580 <getresuid@plt>
  42f7e0:	cbnz	w0, 42f7f8 <ferror@plt+0x2b868>
  42f7e4:	add	x2, sp, #0x18
  42f7e8:	add	x1, sp, #0x1c
  42f7ec:	add	x0, sp, #0x20
  42f7f0:	bl	403d70 <getresgid@plt>
  42f7f4:	cbz	w0, 42f820 <ferror@plt+0x2b890>
  42f7f8:	bl	4035f0 <getuid@plt>
  42f7fc:	str	w0, [sp, #44]
  42f800:	str	w0, [sp, #36]
  42f804:	bl	403bb0 <getgid@plt>
  42f808:	str	w0, [sp, #32]
  42f80c:	str	w0, [sp, #24]
  42f810:	bl	403550 <geteuid@plt>
  42f814:	str	w0, [sp, #40]
  42f818:	bl	403530 <getegid@plt>
  42f81c:	str	w0, [sp, #28]
  42f820:	ldr	w0, [sp, #44]
  42f824:	mov	w1, #0x1                   	// #1
  42f828:	ldr	w2, [sp, #40]
  42f82c:	cmp	w0, w2
  42f830:	b.eq	42f850 <ferror@plt+0x2b8c0>  // b.none
  42f834:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42f838:	add	x0, x0, #0xf58
  42f83c:	str	w1, [x0, #168]
  42f840:	mov	x1, #0x1                   	// #1
  42f844:	add	x0, x0, #0xa0
  42f848:	bl	428268 <ferror@plt+0x242d8>
  42f84c:	b	42f7c0 <ferror@plt+0x2b830>
  42f850:	ldr	w2, [sp, #36]
  42f854:	cmp	w0, w2
  42f858:	b.ne	42f834 <ferror@plt+0x2b8a4>  // b.any
  42f85c:	ldr	w0, [sp, #32]
  42f860:	ldr	w2, [sp, #28]
  42f864:	cmp	w0, w2
  42f868:	b.ne	42f834 <ferror@plt+0x2b8a4>  // b.any
  42f86c:	ldr	w1, [sp, #24]
  42f870:	cmp	w1, w0
  42f874:	cset	w1, ne  // ne = any
  42f878:	b	42f834 <ferror@plt+0x2b8a4>
  42f87c:	stp	x29, x30, [sp, #-48]!
  42f880:	mov	x29, sp
  42f884:	str	x19, [sp, #16]
  42f888:	str	xzr, [sp, #40]
  42f88c:	mov	x0, #0x8                   	// #8
  42f890:	bl	41e67c <ferror@plt+0x1a6ec>
  42f894:	mov	x19, x0
  42f898:	mov	w1, #0x800                 	// #2048
  42f89c:	movk	w1, #0x8, lsl #16
  42f8a0:	mov	w0, #0x0                   	// #0
  42f8a4:	bl	403a50 <eventfd@plt>
  42f8a8:	str	w0, [x19]
  42f8ac:	cmn	w0, #0x1
  42f8b0:	b.eq	42f8cc <ferror@plt+0x2b93c>  // b.none
  42f8b4:	mov	w0, #0xffffffff            	// #-1
  42f8b8:	str	w0, [x19, #4]
  42f8bc:	mov	x0, x19
  42f8c0:	ldr	x19, [sp, #16]
  42f8c4:	ldp	x29, x30, [sp], #48
  42f8c8:	ret
  42f8cc:	add	x2, sp, #0x28
  42f8d0:	mov	w1, #0x1                   	// #1
  42f8d4:	mov	x0, x19
  42f8d8:	bl	42ffdc <ferror@plt+0x2c04c>
  42f8dc:	cbnz	w0, 42f904 <ferror@plt+0x2b974>
  42f8e0:	ldr	x0, [sp, #40]
  42f8e4:	ldr	x3, [x0, #8]
  42f8e8:	adrp	x2, 479000 <ferror@plt+0x75070>
  42f8ec:	add	x2, x2, #0x1d8
  42f8f0:	mov	w1, #0x4                   	// #4
  42f8f4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42f8f8:	add	x0, x0, #0xb60
  42f8fc:	bl	414944 <ferror@plt+0x109b4>
  42f900:	b	42f900 <ferror@plt+0x2b970>
  42f904:	add	x2, sp, #0x28
  42f908:	mov	w1, #0x1                   	// #1
  42f90c:	ldr	w0, [x19]
  42f910:	bl	430160 <ferror@plt+0x2c1d0>
  42f914:	cbz	w0, 42f92c <ferror@plt+0x2b99c>
  42f918:	add	x2, sp, #0x28
  42f91c:	mov	w1, #0x1                   	// #1
  42f920:	ldr	w0, [x19, #4]
  42f924:	bl	430160 <ferror@plt+0x2c1d0>
  42f928:	cbnz	w0, 42f8bc <ferror@plt+0x2b92c>
  42f92c:	ldr	x0, [sp, #40]
  42f930:	ldr	x3, [x0, #8]
  42f934:	adrp	x2, 479000 <ferror@plt+0x75070>
  42f938:	add	x2, x2, #0x1f8
  42f93c:	mov	w1, #0x4                   	// #4
  42f940:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42f944:	add	x0, x0, #0xb60
  42f948:	bl	414944 <ferror@plt+0x109b4>
  42f94c:	b	42f94c <ferror@plt+0x2b9bc>
  42f950:	ldr	w0, [x0]
  42f954:	str	w0, [x1]
  42f958:	mov	w0, #0x1                   	// #1
  42f95c:	strh	w0, [x1, #4]
  42f960:	ret
  42f964:	stp	x29, x30, [sp, #-48]!
  42f968:	mov	x29, sp
  42f96c:	stp	x19, x20, [sp, #16]
  42f970:	mov	x19, x0
  42f974:	mov	x20, #0x10                  	// #16
  42f978:	mov	x2, x20
  42f97c:	add	x1, sp, #0x20
  42f980:	ldr	w0, [x19]
  42f984:	bl	403d50 <read@plt>
  42f988:	cmp	x0, #0x10
  42f98c:	b.eq	42f978 <ferror@plt+0x2b9e8>  // b.none
  42f990:	ldp	x19, x20, [sp, #16]
  42f994:	ldp	x29, x30, [sp], #48
  42f998:	ret
  42f99c:	stp	x29, x30, [sp, #-48]!
  42f9a0:	mov	x29, sp
  42f9a4:	stp	x19, x20, [sp, #16]
  42f9a8:	mov	x19, x0
  42f9ac:	mov	x0, #0x1                   	// #1
  42f9b0:	str	x0, [sp, #40]
  42f9b4:	ldr	w0, [x19, #4]
  42f9b8:	mov	x20, #0x1                   	// #1
  42f9bc:	cmn	w0, #0x1
  42f9c0:	b.eq	42f9e8 <ferror@plt+0x2ba58>  // b.none
  42f9c4:	mov	x2, x20
  42f9c8:	add	x1, sp, #0x28
  42f9cc:	ldr	w0, [x19, #4]
  42f9d0:	bl	403a20 <write@plt>
  42f9d4:	cmn	w0, #0x1
  42f9d8:	b.eq	42fa18 <ferror@plt+0x2ba88>  // b.none
  42f9dc:	ldp	x19, x20, [sp, #16]
  42f9e0:	ldp	x29, x30, [sp], #48
  42f9e4:	ret
  42f9e8:	mov	x20, #0x8                   	// #8
  42f9ec:	mov	x2, x20
  42f9f0:	add	x1, sp, #0x28
  42f9f4:	ldr	w0, [x19]
  42f9f8:	bl	403a20 <write@plt>
  42f9fc:	cmn	w0, #0x1
  42fa00:	b.ne	42f9dc <ferror@plt+0x2ba4c>  // b.any
  42fa04:	bl	403e80 <__errno_location@plt>
  42fa08:	ldr	w0, [x0]
  42fa0c:	cmp	w0, #0x4
  42fa10:	b.ne	42f9dc <ferror@plt+0x2ba4c>  // b.any
  42fa14:	b	42f9ec <ferror@plt+0x2ba5c>
  42fa18:	bl	403e80 <__errno_location@plt>
  42fa1c:	ldr	w0, [x0]
  42fa20:	cmp	w0, #0x4
  42fa24:	b.ne	42f9dc <ferror@plt+0x2ba4c>  // b.any
  42fa28:	b	42f9c4 <ferror@plt+0x2ba34>
  42fa2c:	stp	x29, x30, [sp, #-32]!
  42fa30:	mov	x29, sp
  42fa34:	str	x19, [sp, #16]
  42fa38:	mov	x19, x0
  42fa3c:	ldr	w0, [x0]
  42fa40:	bl	4039c0 <close@plt>
  42fa44:	ldr	w0, [x19, #4]
  42fa48:	cmn	w0, #0x1
  42fa4c:	b.ne	42fa68 <ferror@plt+0x2bad8>  // b.any
  42fa50:	mov	x1, x19
  42fa54:	mov	x0, #0x8                   	// #8
  42fa58:	bl	41ed68 <ferror@plt+0x1add8>
  42fa5c:	ldr	x19, [sp, #16]
  42fa60:	ldp	x29, x30, [sp], #32
  42fa64:	ret
  42fa68:	bl	4039c0 <close@plt>
  42fa6c:	b	42fa50 <ferror@plt+0x2bac0>
  42fa70:	stp	x29, x30, [sp, #-80]!
  42fa74:	mov	x29, sp
  42fa78:	cbz	x0, 42faa8 <ferror@plt+0x2bb18>
  42fa7c:	ldp	x4, x5, [x1]
  42fa80:	ldp	x2, x3, [x1, #16]
  42fa84:	stp	x4, x5, [sp, #16]
  42fa88:	stp	x2, x3, [sp, #32]
  42fa8c:	add	x2, sp, #0x10
  42fa90:	mov	x1, x0
  42fa94:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42fa98:	ldr	x0, [x0, #2360]
  42fa9c:	bl	403e50 <vfprintf@plt>
  42faa0:	ldp	x29, x30, [sp], #80
  42faa4:	ret
  42faa8:	adrp	x2, 43d000 <ferror@plt+0x39070>
  42faac:	add	x2, x2, #0x810
  42fab0:	adrp	x1, 479000 <ferror@plt+0x75070>
  42fab4:	add	x1, x1, #0x240
  42fab8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42fabc:	add	x0, x0, #0xb60
  42fac0:	bl	4149c4 <ferror@plt+0x10a34>
  42fac4:	mov	w0, #0xffffffff            	// #-1
  42fac8:	b	42faa0 <ferror@plt+0x2bb10>
  42facc:	stp	x29, x30, [sp, #-272]!
  42fad0:	mov	x29, sp
  42fad4:	str	x1, [sp, #216]
  42fad8:	str	x2, [sp, #224]
  42fadc:	str	x3, [sp, #232]
  42fae0:	str	x4, [sp, #240]
  42fae4:	str	x5, [sp, #248]
  42fae8:	str	x6, [sp, #256]
  42faec:	str	x7, [sp, #264]
  42faf0:	str	q0, [sp, #80]
  42faf4:	str	q1, [sp, #96]
  42faf8:	str	q2, [sp, #112]
  42fafc:	str	q3, [sp, #128]
  42fb00:	str	q4, [sp, #144]
  42fb04:	str	q5, [sp, #160]
  42fb08:	str	q6, [sp, #176]
  42fb0c:	str	q7, [sp, #192]
  42fb10:	add	x1, sp, #0x110
  42fb14:	str	x1, [sp, #48]
  42fb18:	str	x1, [sp, #56]
  42fb1c:	add	x1, sp, #0xd0
  42fb20:	str	x1, [sp, #64]
  42fb24:	mov	w1, #0xffffffc8            	// #-56
  42fb28:	str	w1, [sp, #72]
  42fb2c:	mov	w1, #0xffffff80            	// #-128
  42fb30:	str	w1, [sp, #76]
  42fb34:	ldp	x2, x3, [sp, #48]
  42fb38:	stp	x2, x3, [sp, #16]
  42fb3c:	ldp	x2, x3, [sp, #64]
  42fb40:	stp	x2, x3, [sp, #32]
  42fb44:	add	x1, sp, #0x10
  42fb48:	bl	42fa70 <ferror@plt+0x2bae0>
  42fb4c:	ldp	x29, x30, [sp], #272
  42fb50:	ret
  42fb54:	stp	x29, x30, [sp, #-48]!
  42fb58:	mov	x29, sp
  42fb5c:	cbz	x1, 42fb80 <ferror@plt+0x2bbf0>
  42fb60:	ldp	x4, x5, [x2]
  42fb64:	stp	x4, x5, [sp, #16]
  42fb68:	ldp	x2, x3, [x2, #16]
  42fb6c:	stp	x2, x3, [sp, #32]
  42fb70:	add	x2, sp, #0x10
  42fb74:	bl	403e50 <vfprintf@plt>
  42fb78:	ldp	x29, x30, [sp], #48
  42fb7c:	ret
  42fb80:	adrp	x2, 43d000 <ferror@plt+0x39070>
  42fb84:	add	x2, x2, #0x810
  42fb88:	adrp	x1, 479000 <ferror@plt+0x75070>
  42fb8c:	add	x1, x1, #0x240
  42fb90:	add	x1, x1, #0x10
  42fb94:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42fb98:	add	x0, x0, #0xb60
  42fb9c:	bl	4149c4 <ferror@plt+0x10a34>
  42fba0:	mov	w0, #0xffffffff            	// #-1
  42fba4:	b	42fb78 <ferror@plt+0x2bbe8>
  42fba8:	stp	x29, x30, [sp, #-256]!
  42fbac:	mov	x29, sp
  42fbb0:	str	x2, [sp, #208]
  42fbb4:	str	x3, [sp, #216]
  42fbb8:	str	x4, [sp, #224]
  42fbbc:	str	x5, [sp, #232]
  42fbc0:	str	x6, [sp, #240]
  42fbc4:	str	x7, [sp, #248]
  42fbc8:	str	q0, [sp, #80]
  42fbcc:	str	q1, [sp, #96]
  42fbd0:	str	q2, [sp, #112]
  42fbd4:	str	q3, [sp, #128]
  42fbd8:	str	q4, [sp, #144]
  42fbdc:	str	q5, [sp, #160]
  42fbe0:	str	q6, [sp, #176]
  42fbe4:	str	q7, [sp, #192]
  42fbe8:	add	x2, sp, #0x100
  42fbec:	str	x2, [sp, #48]
  42fbf0:	str	x2, [sp, #56]
  42fbf4:	add	x2, sp, #0xd0
  42fbf8:	str	x2, [sp, #64]
  42fbfc:	mov	w2, #0xffffffd0            	// #-48
  42fc00:	str	w2, [sp, #72]
  42fc04:	mov	w2, #0xffffff80            	// #-128
  42fc08:	str	w2, [sp, #76]
  42fc0c:	ldp	x2, x3, [sp, #48]
  42fc10:	stp	x2, x3, [sp, #16]
  42fc14:	ldp	x2, x3, [sp, #64]
  42fc18:	stp	x2, x3, [sp, #32]
  42fc1c:	add	x2, sp, #0x10
  42fc20:	bl	42fb54 <ferror@plt+0x2bbc4>
  42fc24:	ldp	x29, x30, [sp], #256
  42fc28:	ret
  42fc2c:	stp	x29, x30, [sp, #-48]!
  42fc30:	mov	x29, sp
  42fc34:	cbz	x0, 42fc5c <ferror@plt+0x2bccc>
  42fc38:	cbz	x1, 42fc84 <ferror@plt+0x2bcf4>
  42fc3c:	ldp	x4, x5, [x2]
  42fc40:	stp	x4, x5, [sp, #16]
  42fc44:	ldp	x2, x3, [x2, #16]
  42fc48:	stp	x2, x3, [sp, #32]
  42fc4c:	add	x2, sp, #0x10
  42fc50:	bl	403d30 <vsprintf@plt>
  42fc54:	ldp	x29, x30, [sp], #48
  42fc58:	ret
  42fc5c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  42fc60:	add	x2, x2, #0x850
  42fc64:	adrp	x1, 479000 <ferror@plt+0x75070>
  42fc68:	add	x1, x1, #0x240
  42fc6c:	add	x1, x1, #0x20
  42fc70:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42fc74:	add	x0, x0, #0xb60
  42fc78:	bl	4149c4 <ferror@plt+0x10a34>
  42fc7c:	mov	w0, #0xffffffff            	// #-1
  42fc80:	b	42fc54 <ferror@plt+0x2bcc4>
  42fc84:	adrp	x2, 43d000 <ferror@plt+0x39070>
  42fc88:	add	x2, x2, #0x810
  42fc8c:	adrp	x1, 479000 <ferror@plt+0x75070>
  42fc90:	add	x1, x1, #0x240
  42fc94:	add	x1, x1, #0x20
  42fc98:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42fc9c:	add	x0, x0, #0xb60
  42fca0:	bl	4149c4 <ferror@plt+0x10a34>
  42fca4:	mov	w0, #0xffffffff            	// #-1
  42fca8:	b	42fc54 <ferror@plt+0x2bcc4>
  42fcac:	stp	x29, x30, [sp, #-256]!
  42fcb0:	mov	x29, sp
  42fcb4:	str	x2, [sp, #208]
  42fcb8:	str	x3, [sp, #216]
  42fcbc:	str	x4, [sp, #224]
  42fcc0:	str	x5, [sp, #232]
  42fcc4:	str	x6, [sp, #240]
  42fcc8:	str	x7, [sp, #248]
  42fccc:	str	q0, [sp, #80]
  42fcd0:	str	q1, [sp, #96]
  42fcd4:	str	q2, [sp, #112]
  42fcd8:	str	q3, [sp, #128]
  42fcdc:	str	q4, [sp, #144]
  42fce0:	str	q5, [sp, #160]
  42fce4:	str	q6, [sp, #176]
  42fce8:	str	q7, [sp, #192]
  42fcec:	add	x2, sp, #0x100
  42fcf0:	str	x2, [sp, #48]
  42fcf4:	str	x2, [sp, #56]
  42fcf8:	add	x2, sp, #0xd0
  42fcfc:	str	x2, [sp, #64]
  42fd00:	mov	w2, #0xffffffd0            	// #-48
  42fd04:	str	w2, [sp, #72]
  42fd08:	mov	w2, #0xffffff80            	// #-128
  42fd0c:	str	w2, [sp, #76]
  42fd10:	ldp	x2, x3, [sp, #48]
  42fd14:	stp	x2, x3, [sp, #16]
  42fd18:	ldp	x2, x3, [sp, #64]
  42fd1c:	stp	x2, x3, [sp, #32]
  42fd20:	add	x2, sp, #0x10
  42fd24:	bl	42fc2c <ferror@plt+0x2bc9c>
  42fd28:	ldp	x29, x30, [sp], #256
  42fd2c:	ret
  42fd30:	stp	x29, x30, [sp, #-48]!
  42fd34:	mov	x29, sp
  42fd38:	cmp	x1, #0x0
  42fd3c:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  42fd40:	b.eq	42fd68 <ferror@plt+0x2bdd8>  // b.none
  42fd44:	cbz	x2, 42fd90 <ferror@plt+0x2be00>
  42fd48:	ldp	x4, x5, [x3]
  42fd4c:	stp	x4, x5, [sp, #16]
  42fd50:	ldp	x4, x5, [x3, #16]
  42fd54:	stp	x4, x5, [sp, #32]
  42fd58:	add	x3, sp, #0x10
  42fd5c:	bl	403df0 <vsnprintf@plt>
  42fd60:	ldp	x29, x30, [sp], #48
  42fd64:	ret
  42fd68:	adrp	x2, 479000 <ferror@plt+0x75070>
  42fd6c:	add	x2, x2, #0x220
  42fd70:	adrp	x1, 479000 <ferror@plt+0x75070>
  42fd74:	add	x1, x1, #0x240
  42fd78:	add	x1, x1, #0x30
  42fd7c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42fd80:	add	x0, x0, #0xb60
  42fd84:	bl	4149c4 <ferror@plt+0x10a34>
  42fd88:	mov	w0, #0xffffffff            	// #-1
  42fd8c:	b	42fd60 <ferror@plt+0x2bdd0>
  42fd90:	adrp	x2, 43d000 <ferror@plt+0x39070>
  42fd94:	add	x2, x2, #0x810
  42fd98:	adrp	x1, 479000 <ferror@plt+0x75070>
  42fd9c:	add	x1, x1, #0x240
  42fda0:	add	x1, x1, #0x30
  42fda4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42fda8:	add	x0, x0, #0xb60
  42fdac:	bl	4149c4 <ferror@plt+0x10a34>
  42fdb0:	mov	w0, #0xffffffff            	// #-1
  42fdb4:	b	42fd60 <ferror@plt+0x2bdd0>
  42fdb8:	stp	x29, x30, [sp, #-256]!
  42fdbc:	mov	x29, sp
  42fdc0:	str	x3, [sp, #216]
  42fdc4:	str	x4, [sp, #224]
  42fdc8:	str	x5, [sp, #232]
  42fdcc:	str	x6, [sp, #240]
  42fdd0:	str	x7, [sp, #248]
  42fdd4:	str	q0, [sp, #80]
  42fdd8:	str	q1, [sp, #96]
  42fddc:	str	q2, [sp, #112]
  42fde0:	str	q3, [sp, #128]
  42fde4:	str	q4, [sp, #144]
  42fde8:	str	q5, [sp, #160]
  42fdec:	str	q6, [sp, #176]
  42fdf0:	str	q7, [sp, #192]
  42fdf4:	add	x3, sp, #0x100
  42fdf8:	str	x3, [sp, #48]
  42fdfc:	str	x3, [sp, #56]
  42fe00:	add	x3, sp, #0xd0
  42fe04:	str	x3, [sp, #64]
  42fe08:	mov	w3, #0xffffffd8            	// #-40
  42fe0c:	str	w3, [sp, #72]
  42fe10:	mov	w3, #0xffffff80            	// #-128
  42fe14:	str	w3, [sp, #76]
  42fe18:	ldp	x4, x5, [sp, #48]
  42fe1c:	stp	x4, x5, [sp, #16]
  42fe20:	ldp	x4, x5, [sp, #64]
  42fe24:	stp	x4, x5, [sp, #32]
  42fe28:	add	x3, sp, #0x10
  42fe2c:	bl	42fd30 <ferror@plt+0x2bda0>
  42fe30:	ldp	x29, x30, [sp], #256
  42fe34:	ret
  42fe38:	stp	x29, x30, [sp, #-80]!
  42fe3c:	mov	x29, sp
  42fe40:	stp	x19, x20, [sp, #16]
  42fe44:	cbz	x0, 42fe80 <ferror@plt+0x2bef0>
  42fe48:	mov	x19, x0
  42fe4c:	ldp	x4, x5, [x2]
  42fe50:	stp	x4, x5, [sp, #48]
  42fe54:	ldp	x2, x3, [x2, #16]
  42fe58:	stp	x2, x3, [sp, #64]
  42fe5c:	add	x2, sp, #0x30
  42fe60:	bl	403c10 <vasprintf@plt>
  42fe64:	mov	w20, w0
  42fe68:	tbz	w0, #31, 42fea8 <ferror@plt+0x2bf18>
  42fe6c:	str	xzr, [x19]
  42fe70:	mov	w0, w20
  42fe74:	ldp	x19, x20, [sp, #16]
  42fe78:	ldp	x29, x30, [sp], #80
  42fe7c:	ret
  42fe80:	adrp	x2, 441000 <ferror@plt+0x3d070>
  42fe84:	add	x2, x2, #0x850
  42fe88:	adrp	x1, 479000 <ferror@plt+0x75070>
  42fe8c:	add	x1, x1, #0x240
  42fe90:	add	x1, x1, #0x40
  42fe94:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42fe98:	add	x0, x0, #0xb60
  42fe9c:	bl	4149c4 <ferror@plt+0x10a34>
  42fea0:	mov	w20, #0xffffffff            	// #-1
  42fea4:	b	42fe70 <ferror@plt+0x2bee0>
  42fea8:	bl	413730 <ferror@plt+0xf7a0>
  42feac:	cbnz	w0, 42fe70 <ferror@plt+0x2bee0>
  42feb0:	str	x21, [sp, #32]
  42feb4:	sxtw	x1, w20
  42feb8:	ldr	x0, [x19]
  42febc:	bl	420198 <ferror@plt+0x1c208>
  42fec0:	mov	x21, x0
  42fec4:	ldr	x0, [x19]
  42fec8:	bl	403b90 <free@plt>
  42fecc:	str	x21, [x19]
  42fed0:	ldr	x21, [sp, #32]
  42fed4:	b	42fe70 <ferror@plt+0x2bee0>
  42fed8:	stp	x29, x30, [sp, #-48]!
  42fedc:	mov	x29, sp
  42fee0:	cbz	x1, 42ff20 <ferror@plt+0x2bf90>
  42fee4:	stp	x19, x20, [sp, #16]
  42fee8:	str	x21, [sp, #32]
  42feec:	mov	x19, x1
  42fef0:	mov	x20, x2
  42fef4:	ldr	w21, [x0, #96]
  42fef8:	ldr	x1, [x0, #104]
  42fefc:	bl	4109b4 <ferror@plt+0xca24>
  42ff00:	mov	x2, x20
  42ff04:	mov	w1, w0
  42ff08:	mov	w0, w21
  42ff0c:	blr	x19
  42ff10:	ldp	x19, x20, [sp, #16]
  42ff14:	ldr	x21, [sp, #32]
  42ff18:	ldp	x29, x30, [sp], #48
  42ff1c:	ret
  42ff20:	adrp	x2, 479000 <ferror@plt+0x75070>
  42ff24:	add	x2, x2, #0x290
  42ff28:	mov	w1, #0x10                  	// #16
  42ff2c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42ff30:	add	x0, x0, #0xb60
  42ff34:	bl	414944 <ferror@plt+0x109b4>
  42ff38:	mov	w0, #0x0                   	// #0
  42ff3c:	b	42ff18 <ferror@plt+0x2bf88>
  42ff40:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  42ff44:	ldr	w0, [x0, #4]
  42ff48:	cbz	w0, 42ff58 <ferror@plt+0x2bfc8>
  42ff4c:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  42ff50:	ldr	w0, [x0, #4]
  42ff54:	ret
  42ff58:	stp	x29, x30, [sp, #-16]!
  42ff5c:	mov	x29, sp
  42ff60:	adrp	x0, 479000 <ferror@plt+0x75070>
  42ff64:	add	x0, x0, #0x2e8
  42ff68:	bl	41a890 <ferror@plt+0x16900>
  42ff6c:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  42ff70:	str	w0, [x1, #4]
  42ff74:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  42ff78:	ldr	w0, [x0, #4]
  42ff7c:	ldp	x29, x30, [sp], #16
  42ff80:	ret
  42ff84:	stp	x29, x30, [sp, #-48]!
  42ff88:	mov	x29, sp
  42ff8c:	stp	x19, x20, [sp, #16]
  42ff90:	str	x21, [sp, #32]
  42ff94:	mov	x20, x0
  42ff98:	mov	w19, w1
  42ff9c:	bl	42ff40 <ferror@plt+0x2bfb0>
  42ffa0:	mov	w21, w0
  42ffa4:	mov	w0, w19
  42ffa8:	bl	420748 <ferror@plt+0x1c7b8>
  42ffac:	mov	x3, x0
  42ffb0:	mov	w2, #0x0                   	// #0
  42ffb4:	mov	w1, w21
  42ffb8:	mov	x0, x20
  42ffbc:	bl	409844 <ferror@plt+0x58b4>
  42ffc0:	bl	403e80 <__errno_location@plt>
  42ffc4:	str	w19, [x0]
  42ffc8:	mov	w0, #0x0                   	// #0
  42ffcc:	ldp	x19, x20, [sp, #16]
  42ffd0:	ldr	x21, [sp, #32]
  42ffd4:	ldp	x29, x30, [sp], #48
  42ffd8:	ret
  42ffdc:	stp	x29, x30, [sp, #-48]!
  42ffe0:	mov	x29, sp
  42ffe4:	tst	w1, #0xfffffffe
  42ffe8:	b.ne	430034 <ferror@plt+0x2c0a4>  // b.any
  42ffec:	stp	x19, x20, [sp, #16]
  42fff0:	str	x21, [sp, #32]
  42fff4:	mov	x21, x0
  42fff8:	mov	w19, w1
  42fffc:	mov	x20, x2
  430000:	cmp	w1, #0x0
  430004:	mov	w1, #0x80000               	// #524288
  430008:	csel	w1, w19, w1, eq  // eq = none
  43000c:	bl	403aa0 <pipe2@plt>
  430010:	mov	w1, w0
  430014:	cmn	w0, #0x1
  430018:	b.eq	430058 <ferror@plt+0x2c0c8>  // b.none
  43001c:	mov	w0, #0x1                   	// #1
  430020:	cbnz	w1, 430068 <ferror@plt+0x2c0d8>
  430024:	ldp	x19, x20, [sp, #16]
  430028:	ldr	x21, [sp, #32]
  43002c:	ldp	x29, x30, [sp], #48
  430030:	ret
  430034:	adrp	x2, 479000 <ferror@plt+0x75070>
  430038:	add	x2, x2, #0x300
  43003c:	adrp	x1, 479000 <ferror@plt+0x75070>
  430040:	add	x1, x1, #0x388
  430044:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  430048:	add	x0, x0, #0xb60
  43004c:	bl	4149c4 <ferror@plt+0x10a34>
  430050:	mov	w0, #0x0                   	// #0
  430054:	b	43002c <ferror@plt+0x2c09c>
  430058:	bl	403e80 <__errno_location@plt>
  43005c:	ldr	w1, [x0]
  430060:	cmp	w1, #0x26
  430064:	b.ne	43008c <ferror@plt+0x2c0fc>  // b.any
  430068:	mov	x0, x21
  43006c:	bl	403600 <pipe@plt>
  430070:	cmn	w0, #0x1
  430074:	b.eq	4300a0 <ferror@plt+0x2c110>  // b.none
  430078:	mov	w0, #0x1                   	// #1
  43007c:	cbnz	w19, 4300bc <ferror@plt+0x2c12c>
  430080:	ldp	x19, x20, [sp, #16]
  430084:	ldr	x21, [sp, #32]
  430088:	b	43002c <ferror@plt+0x2c09c>
  43008c:	mov	x0, x20
  430090:	bl	42ff84 <ferror@plt+0x2bff4>
  430094:	ldp	x19, x20, [sp, #16]
  430098:	ldr	x21, [sp, #32]
  43009c:	b	43002c <ferror@plt+0x2c09c>
  4300a0:	bl	403e80 <__errno_location@plt>
  4300a4:	ldr	w1, [x0]
  4300a8:	mov	x0, x20
  4300ac:	bl	42ff84 <ferror@plt+0x2bff4>
  4300b0:	ldp	x19, x20, [sp, #16]
  4300b4:	ldr	x21, [sp, #32]
  4300b8:	b	43002c <ferror@plt+0x2c09c>
  4300bc:	mov	w2, w0
  4300c0:	mov	w1, #0x2                   	// #2
  4300c4:	ldr	w0, [x21]
  4300c8:	bl	403ca0 <fcntl@plt>
  4300cc:	cmn	w0, #0x1
  4300d0:	b.eq	430100 <ferror@plt+0x2c170>  // b.none
  4300d4:	mov	w2, #0x1                   	// #1
  4300d8:	mov	w1, #0x2                   	// #2
  4300dc:	ldr	w0, [x21, #4]
  4300e0:	bl	403ca0 <fcntl@plt>
  4300e4:	mov	w1, w0
  4300e8:	mov	w0, #0x1                   	// #1
  4300ec:	cmn	w1, #0x1
  4300f0:	b.eq	430130 <ferror@plt+0x2c1a0>  // b.none
  4300f4:	ldp	x19, x20, [sp, #16]
  4300f8:	ldr	x21, [sp, #32]
  4300fc:	b	43002c <ferror@plt+0x2c09c>
  430100:	bl	403e80 <__errno_location@plt>
  430104:	ldr	w19, [x0]
  430108:	ldr	w0, [x21]
  43010c:	bl	4039c0 <close@plt>
  430110:	ldr	w0, [x21, #4]
  430114:	bl	4039c0 <close@plt>
  430118:	mov	w1, w19
  43011c:	mov	x0, x20
  430120:	bl	42ff84 <ferror@plt+0x2bff4>
  430124:	ldp	x19, x20, [sp, #16]
  430128:	ldr	x21, [sp, #32]
  43012c:	b	43002c <ferror@plt+0x2c09c>
  430130:	bl	403e80 <__errno_location@plt>
  430134:	ldr	w19, [x0]
  430138:	ldr	w0, [x21]
  43013c:	bl	4039c0 <close@plt>
  430140:	ldr	w0, [x21, #4]
  430144:	bl	4039c0 <close@plt>
  430148:	mov	w1, w19
  43014c:	mov	x0, x20
  430150:	bl	42ff84 <ferror@plt+0x2bff4>
  430154:	ldp	x19, x20, [sp, #16]
  430158:	ldr	x21, [sp, #32]
  43015c:	b	43002c <ferror@plt+0x2c09c>
  430160:	stp	x29, x30, [sp, #-48]!
  430164:	mov	x29, sp
  430168:	stp	x19, x20, [sp, #16]
  43016c:	str	x21, [sp, #32]
  430170:	mov	w19, w0
  430174:	mov	w20, w1
  430178:	mov	x21, x2
  43017c:	mov	w1, #0x3                   	// #3
  430180:	bl	403ca0 <fcntl@plt>
  430184:	cmn	w0, #0x1
  430188:	b.eq	4301d0 <ferror@plt+0x2c240>  // b.none
  43018c:	orr	w1, w0, #0x800
  430190:	sxtw	x1, w1
  430194:	and	w3, w0, #0xfffff7ff
  430198:	sxtw	x3, w3
  43019c:	cmp	w20, #0x0
  4301a0:	csel	x2, x3, x1, eq  // eq = none
  4301a4:	mov	w1, #0x4                   	// #4
  4301a8:	mov	w0, w19
  4301ac:	bl	403ca0 <fcntl@plt>
  4301b0:	mov	w1, w0
  4301b4:	mov	w0, #0x1                   	// #1
  4301b8:	cmn	w1, #0x1
  4301bc:	b.eq	4301e4 <ferror@plt+0x2c254>  // b.none
  4301c0:	ldp	x19, x20, [sp, #16]
  4301c4:	ldr	x21, [sp, #32]
  4301c8:	ldp	x29, x30, [sp], #48
  4301cc:	ret
  4301d0:	bl	403e80 <__errno_location@plt>
  4301d4:	ldr	w1, [x0]
  4301d8:	mov	x0, x21
  4301dc:	bl	42ff84 <ferror@plt+0x2bff4>
  4301e0:	b	4301c0 <ferror@plt+0x2c230>
  4301e4:	bl	403e80 <__errno_location@plt>
  4301e8:	ldr	w1, [x0]
  4301ec:	mov	x0, x21
  4301f0:	bl	42ff84 <ferror@plt+0x2bff4>
  4301f4:	b	4301c0 <ferror@plt+0x2c230>
  4301f8:	stp	x29, x30, [sp, #-16]!
  4301fc:	mov	x29, sp
  430200:	sub	w1, w0, #0x1
  430204:	cmp	w1, #0x1
  430208:	ccmp	w0, #0xf, #0x4, hi  // hi = pmore
  43020c:	b.eq	43021c <ferror@plt+0x2c28c>  // b.none
  430210:	sub	w1, w0, #0xa
  430214:	tst	w1, #0xfffffffd
  430218:	b.ne	430228 <ferror@plt+0x2c298>  // b.any
  43021c:	bl	412cc8 <ferror@plt+0xed38>
  430220:	ldp	x29, x30, [sp], #16
  430224:	ret
  430228:	adrp	x2, 479000 <ferror@plt+0x75070>
  43022c:	add	x2, x2, #0x320
  430230:	adrp	x1, 479000 <ferror@plt+0x75070>
  430234:	add	x1, x1, #0x388
  430238:	add	x1, x1, #0x18
  43023c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  430240:	add	x0, x0, #0xb60
  430244:	bl	4149c4 <ferror@plt+0x10a34>
  430248:	mov	x0, #0x0                   	// #0
  43024c:	b	430220 <ferror@plt+0x2c290>
  430250:	stp	x29, x30, [sp, #-64]!
  430254:	mov	x29, sp
  430258:	stp	x19, x20, [sp, #16]
  43025c:	stp	x21, x22, [sp, #32]
  430260:	str	x23, [sp, #48]
  430264:	mov	w20, w0
  430268:	mov	w0, w1
  43026c:	mov	x21, x2
  430270:	mov	x22, x3
  430274:	mov	x23, x4
  430278:	bl	4301f8 <ferror@plt+0x2c268>
  43027c:	mov	x19, x0
  430280:	cbnz	w20, 4302c8 <ferror@plt+0x2c338>
  430284:	mov	x3, x23
  430288:	mov	x2, x22
  43028c:	mov	x1, x21
  430290:	mov	x0, x19
  430294:	bl	40fb1c <ferror@plt+0xbb8c>
  430298:	mov	x1, #0x0                   	// #0
  43029c:	mov	x0, x19
  4302a0:	bl	40f4ec <ferror@plt+0xb55c>
  4302a4:	mov	w20, w0
  4302a8:	mov	x0, x19
  4302ac:	bl	4103c8 <ferror@plt+0xc438>
  4302b0:	mov	w0, w20
  4302b4:	ldp	x19, x20, [sp, #16]
  4302b8:	ldp	x21, x22, [sp, #32]
  4302bc:	ldr	x23, [sp, #48]
  4302c0:	ldp	x29, x30, [sp], #64
  4302c4:	ret
  4302c8:	mov	w1, w20
  4302cc:	bl	40fc64 <ferror@plt+0xbcd4>
  4302d0:	b	430284 <ferror@plt+0x2c2f4>
  4302d4:	stp	x29, x30, [sp, #-16]!
  4302d8:	mov	x29, sp
  4302dc:	mov	x4, #0x0                   	// #0
  4302e0:	mov	x3, x2
  4302e4:	mov	x2, x1
  4302e8:	mov	w1, w0
  4302ec:	mov	w0, #0x0                   	// #0
  4302f0:	bl	430250 <ferror@plt+0x2c2c0>
  4302f4:	ldp	x29, x30, [sp], #16
  4302f8:	ret
  4302fc:	stp	x29, x30, [sp, #-48]!
  430300:	mov	x29, sp
  430304:	stp	x19, x20, [sp, #16]
  430308:	str	x21, [sp, #32]
  43030c:	mov	w20, w0
  430310:	mov	w21, w1
  430314:	mov	w1, #0x70                  	// #112
  430318:	adrp	x0, 49b000 <ferror@plt+0x97070>
  43031c:	add	x0, x0, #0x828
  430320:	bl	40f43c <ferror@plt+0xb4ac>
  430324:	mov	x19, x0
  430328:	str	w20, [x0, #96]
  43032c:	mov	w2, w21
  430330:	mov	w1, w20
  430334:	bl	4107bc <ferror@plt+0xc82c>
  430338:	str	x0, [x19, #104]
  43033c:	mov	x0, x19
  430340:	ldp	x19, x20, [sp, #16]
  430344:	ldr	x21, [sp, #32]
  430348:	ldp	x29, x30, [sp], #48
  43034c:	ret
  430350:	stp	x29, x30, [sp, #-64]!
  430354:	mov	x29, sp
  430358:	stp	x19, x20, [sp, #16]
  43035c:	mov	x20, x3
  430360:	cbz	x3, 4303d0 <ferror@plt+0x2c440>
  430364:	stp	x21, x22, [sp, #32]
  430368:	str	x23, [sp, #48]
  43036c:	mov	w21, w0
  430370:	mov	w0, w1
  430374:	mov	w1, w2
  430378:	mov	x22, x4
  43037c:	mov	x23, x5
  430380:	bl	4302fc <ferror@plt+0x2c36c>
  430384:	mov	x19, x0
  430388:	cbnz	w21, 4303f4 <ferror@plt+0x2c464>
  43038c:	mov	x3, x23
  430390:	mov	x2, x22
  430394:	mov	x1, x20
  430398:	mov	x0, x19
  43039c:	bl	40fb1c <ferror@plt+0xbb8c>
  4303a0:	mov	x1, #0x0                   	// #0
  4303a4:	mov	x0, x19
  4303a8:	bl	40f4ec <ferror@plt+0xb55c>
  4303ac:	mov	w20, w0
  4303b0:	mov	x0, x19
  4303b4:	bl	4103c8 <ferror@plt+0xc438>
  4303b8:	ldp	x21, x22, [sp, #32]
  4303bc:	ldr	x23, [sp, #48]
  4303c0:	mov	w0, w20
  4303c4:	ldp	x19, x20, [sp, #16]
  4303c8:	ldp	x29, x30, [sp], #64
  4303cc:	ret
  4303d0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4303d4:	add	x2, x2, #0x180
  4303d8:	adrp	x1, 479000 <ferror@plt+0x75070>
  4303dc:	add	x1, x1, #0x388
  4303e0:	add	x1, x1, #0x38
  4303e4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4303e8:	add	x0, x0, #0xb60
  4303ec:	bl	4149c4 <ferror@plt+0x10a34>
  4303f0:	b	4303c0 <ferror@plt+0x2c430>
  4303f4:	mov	w1, w21
  4303f8:	bl	40fc64 <ferror@plt+0xbcd4>
  4303fc:	b	43038c <ferror@plt+0x2c3fc>
  430400:	stp	x29, x30, [sp, #-16]!
  430404:	mov	x29, sp
  430408:	mov	x5, #0x0                   	// #0
  43040c:	mov	x4, x3
  430410:	mov	x3, x2
  430414:	mov	w2, w1
  430418:	mov	w1, w0
  43041c:	mov	w0, #0x0                   	// #0
  430420:	bl	430350 <ferror@plt+0x2c3c0>
  430424:	ldp	x29, x30, [sp], #16
  430428:	ret
  43042c:	stp	x29, x30, [sp, #-32]!
  430430:	mov	x29, sp
  430434:	stp	x19, x20, [sp, #16]
  430438:	mov	x19, x1
  43043c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  430440:	ldr	x20, [x1, #2352]
  430444:	bl	4039a0 <strerror@plt>
  430448:	mov	x3, x0
  43044c:	mov	x2, x19
  430450:	adrp	x1, 479000 <ferror@plt+0x75070>
  430454:	add	x1, x1, #0x3d8
  430458:	mov	x0, x20
  43045c:	bl	403f40 <fprintf@plt>
  430460:	bl	403a40 <abort@plt>
  430464:	stp	x29, x30, [sp, #-48]!
  430468:	mov	x29, sp
  43046c:	str	x19, [sp, #16]
  430470:	mov	x0, #0x30                  	// #48
  430474:	bl	403790 <malloc@plt>
  430478:	cbz	x0, 4304b4 <ferror@plt+0x2c524>
  43047c:	mov	x19, x0
  430480:	add	x0, sp, #0x28
  430484:	bl	4035d0 <pthread_mutexattr_init@plt>
  430488:	mov	w1, #0x3                   	// #3
  43048c:	add	x0, sp, #0x28
  430490:	bl	4034e0 <pthread_mutexattr_settype@plt>
  430494:	add	x1, sp, #0x28
  430498:	mov	x0, x19
  43049c:	bl	4039b0 <pthread_mutex_init@plt>
  4304a0:	cbnz	w0, 4304c8 <ferror@plt+0x2c538>
  4304a4:	mov	x0, x19
  4304a8:	ldr	x19, [sp, #16]
  4304ac:	ldp	x29, x30, [sp], #48
  4304b0:	ret
  4304b4:	bl	403e80 <__errno_location@plt>
  4304b8:	adrp	x1, 479000 <ferror@plt+0x75070>
  4304bc:	add	x1, x1, #0x430
  4304c0:	ldr	w0, [x0]
  4304c4:	bl	43042c <ferror@plt+0x2c49c>
  4304c8:	adrp	x1, 479000 <ferror@plt+0x75070>
  4304cc:	add	x1, x1, #0x438
  4304d0:	bl	43042c <ferror@plt+0x2c49c>
  4304d4:	stp	x29, x30, [sp, #-32]!
  4304d8:	mov	x29, sp
  4304dc:	stp	x19, x20, [sp, #16]
  4304e0:	mov	x19, x0
  4304e4:	dmb	ish
  4304e8:	ldr	x0, [x0]
  4304ec:	cbz	x0, 4304fc <ferror@plt+0x2c56c>
  4304f0:	ldp	x19, x20, [sp, #16]
  4304f4:	ldp	x29, x30, [sp], #32
  4304f8:	ret
  4304fc:	bl	430464 <ferror@plt+0x2c4d4>
  430500:	mov	x20, x0
  430504:	ldxr	x0, [x19]
  430508:	cbnz	x0, 430514 <ferror@plt+0x2c584>
  43050c:	stlxr	w1, x20, [x19]
  430510:	cbnz	w1, 430504 <ferror@plt+0x2c574>
  430514:	cmp	x0, #0x0
  430518:	dmb	ish
  43051c:	b.ne	430528 <ferror@plt+0x2c598>  // b.any
  430520:	ldr	x0, [x19]
  430524:	b	4304f0 <ferror@plt+0x2c560>
  430528:	mov	x0, x20
  43052c:	bl	403cc0 <pthread_mutex_destroy@plt>
  430530:	mov	x0, x20
  430534:	bl	403b90 <free@plt>
  430538:	b	430520 <ferror@plt+0x2c590>
  43053c:	stp	x29, x30, [sp, #-48]!
  430540:	mov	x29, sp
  430544:	str	x19, [sp, #16]
  430548:	mov	x0, #0x30                  	// #48
  43054c:	bl	41e67c <ferror@plt+0x1a6ec>
  430550:	mov	x19, x0
  430554:	add	x0, sp, #0x28
  430558:	bl	4035d0 <pthread_mutexattr_init@plt>
  43055c:	mov	w1, #0x1                   	// #1
  430560:	add	x0, sp, #0x28
  430564:	bl	4034e0 <pthread_mutexattr_settype@plt>
  430568:	add	x1, sp, #0x28
  43056c:	mov	x0, x19
  430570:	bl	4039b0 <pthread_mutex_init@plt>
  430574:	add	x0, sp, #0x28
  430578:	bl	4036d0 <pthread_mutexattr_destroy@plt>
  43057c:	mov	x0, x19
  430580:	ldr	x19, [sp, #16]
  430584:	ldp	x29, x30, [sp], #48
  430588:	ret
  43058c:	stp	x29, x30, [sp, #-32]!
  430590:	mov	x29, sp
  430594:	stp	x19, x20, [sp, #16]
  430598:	mov	x19, x0
  43059c:	dmb	ish
  4305a0:	ldr	x0, [x0]
  4305a4:	cbz	x0, 4305b4 <ferror@plt+0x2c624>
  4305a8:	ldp	x19, x20, [sp, #16]
  4305ac:	ldp	x29, x30, [sp], #32
  4305b0:	ret
  4305b4:	bl	43053c <ferror@plt+0x2c5ac>
  4305b8:	mov	x20, x0
  4305bc:	ldxr	x0, [x19]
  4305c0:	cbnz	x0, 4305cc <ferror@plt+0x2c63c>
  4305c4:	stlxr	w1, x20, [x19]
  4305c8:	cbnz	w1, 4305bc <ferror@plt+0x2c62c>
  4305cc:	cmp	x0, #0x0
  4305d0:	dmb	ish
  4305d4:	b.ne	4305e0 <ferror@plt+0x2c650>  // b.any
  4305d8:	ldr	x0, [x19]
  4305dc:	b	4305a8 <ferror@plt+0x2c618>
  4305e0:	mov	x0, x20
  4305e4:	bl	403cc0 <pthread_mutex_destroy@plt>
  4305e8:	mov	x1, x20
  4305ec:	mov	x0, #0x30                  	// #48
  4305f0:	bl	41ed68 <ferror@plt+0x1add8>
  4305f4:	b	4305d8 <ferror@plt+0x2c648>
  4305f8:	stp	x29, x30, [sp, #-32]!
  4305fc:	mov	x29, sp
  430600:	str	x19, [sp, #16]
  430604:	mov	x0, #0x38                  	// #56
  430608:	bl	403790 <malloc@plt>
  43060c:	cbz	x0, 430630 <ferror@plt+0x2c6a0>
  430610:	mov	x19, x0
  430614:	mov	x1, #0x0                   	// #0
  430618:	bl	403de0 <pthread_rwlock_init@plt>
  43061c:	cbnz	w0, 430644 <ferror@plt+0x2c6b4>
  430620:	mov	x0, x19
  430624:	ldr	x19, [sp, #16]
  430628:	ldp	x29, x30, [sp], #32
  43062c:	ret
  430630:	bl	403e80 <__errno_location@plt>
  430634:	adrp	x1, 479000 <ferror@plt+0x75070>
  430638:	add	x1, x1, #0x430
  43063c:	ldr	w0, [x0]
  430640:	bl	43042c <ferror@plt+0x2c49c>
  430644:	adrp	x1, 479000 <ferror@plt+0x75070>
  430648:	add	x1, x1, #0x450
  43064c:	bl	43042c <ferror@plt+0x2c49c>
  430650:	stp	x29, x30, [sp, #-32]!
  430654:	mov	x29, sp
  430658:	stp	x19, x20, [sp, #16]
  43065c:	mov	x19, x0
  430660:	dmb	ish
  430664:	ldr	x0, [x0]
  430668:	cbz	x0, 430678 <ferror@plt+0x2c6e8>
  43066c:	ldp	x19, x20, [sp, #16]
  430670:	ldp	x29, x30, [sp], #32
  430674:	ret
  430678:	bl	4305f8 <ferror@plt+0x2c668>
  43067c:	mov	x20, x0
  430680:	ldxr	x0, [x19]
  430684:	cbnz	x0, 430690 <ferror@plt+0x2c700>
  430688:	stlxr	w1, x20, [x19]
  43068c:	cbnz	w1, 430680 <ferror@plt+0x2c6f0>
  430690:	cmp	x0, #0x0
  430694:	dmb	ish
  430698:	b.ne	4306a4 <ferror@plt+0x2c714>  // b.any
  43069c:	ldr	x0, [x19]
  4306a0:	b	43066c <ferror@plt+0x2c6dc>
  4306a4:	mov	x0, x20
  4306a8:	bl	403900 <pthread_rwlock_destroy@plt>
  4306ac:	mov	x0, x20
  4306b0:	bl	403b90 <free@plt>
  4306b4:	b	43069c <ferror@plt+0x2c70c>
  4306b8:	stp	x29, x30, [sp, #-48]!
  4306bc:	mov	x29, sp
  4306c0:	str	x19, [sp, #16]
  4306c4:	add	x0, sp, #0x28
  4306c8:	bl	403c30 <pthread_condattr_init@plt>
  4306cc:	mov	w1, #0x1                   	// #1
  4306d0:	add	x0, sp, #0x28
  4306d4:	bl	403da0 <pthread_condattr_setclock@plt>
  4306d8:	mov	x0, #0x30                  	// #48
  4306dc:	bl	403790 <malloc@plt>
  4306e0:	cbz	x0, 43070c <ferror@plt+0x2c77c>
  4306e4:	mov	x19, x0
  4306e8:	add	x1, sp, #0x28
  4306ec:	bl	403cf0 <pthread_cond_init@plt>
  4306f0:	cbnz	w0, 430720 <ferror@plt+0x2c790>
  4306f4:	add	x0, sp, #0x28
  4306f8:	bl	4037c0 <pthread_condattr_destroy@plt>
  4306fc:	mov	x0, x19
  430700:	ldr	x19, [sp, #16]
  430704:	ldp	x29, x30, [sp], #48
  430708:	ret
  43070c:	bl	403e80 <__errno_location@plt>
  430710:	adrp	x1, 479000 <ferror@plt+0x75070>
  430714:	add	x1, x1, #0x430
  430718:	ldr	w0, [x0]
  43071c:	bl	43042c <ferror@plt+0x2c49c>
  430720:	adrp	x1, 479000 <ferror@plt+0x75070>
  430724:	add	x1, x1, #0x468
  430728:	bl	43042c <ferror@plt+0x2c49c>
  43072c:	stp	x29, x30, [sp, #-32]!
  430730:	mov	x29, sp
  430734:	stp	x19, x20, [sp, #16]
  430738:	mov	x19, x0
  43073c:	dmb	ish
  430740:	ldr	x0, [x0]
  430744:	cbz	x0, 430754 <ferror@plt+0x2c7c4>
  430748:	ldp	x19, x20, [sp, #16]
  43074c:	ldp	x29, x30, [sp], #32
  430750:	ret
  430754:	bl	4306b8 <ferror@plt+0x2c728>
  430758:	mov	x20, x0
  43075c:	ldxr	x0, [x19]
  430760:	cbnz	x0, 43076c <ferror@plt+0x2c7dc>
  430764:	stlxr	w1, x20, [x19]
  430768:	cbnz	w1, 43075c <ferror@plt+0x2c7cc>
  43076c:	cmp	x0, #0x0
  430770:	dmb	ish
  430774:	b.ne	430780 <ferror@plt+0x2c7f0>  // b.any
  430778:	ldr	x0, [x19]
  43077c:	b	430748 <ferror@plt+0x2c7b8>
  430780:	mov	x0, x20
  430784:	bl	403e40 <pthread_cond_destroy@plt>
  430788:	mov	x0, x20
  43078c:	bl	403b90 <free@plt>
  430790:	b	430778 <ferror@plt+0x2c7e8>
  430794:	stp	x29, x30, [sp, #-48]!
  430798:	mov	x29, sp
  43079c:	stp	x19, x20, [sp, #16]
  4307a0:	dmb	ish
  4307a4:	ldr	x20, [x0]
  4307a8:	cbz	x20, 4307bc <ferror@plt+0x2c82c>
  4307ac:	mov	x0, x20
  4307b0:	ldp	x19, x20, [sp, #16]
  4307b4:	ldp	x29, x30, [sp], #48
  4307b8:	ret
  4307bc:	str	x21, [sp, #32]
  4307c0:	mov	x19, x0
  4307c4:	ldr	x21, [x0, #8]
  4307c8:	mov	x0, #0x4                   	// #4
  4307cc:	bl	403790 <malloc@plt>
  4307d0:	mov	x20, x0
  4307d4:	cbz	x0, 430808 <ferror@plt+0x2c878>
  4307d8:	mov	x1, x21
  4307dc:	bl	4035a0 <pthread_key_create@plt>
  4307e0:	cbnz	w0, 43081c <ferror@plt+0x2c88c>
  4307e4:	ldxr	x0, [x19]
  4307e8:	cbnz	x0, 4307f4 <ferror@plt+0x2c864>
  4307ec:	stlxr	w1, x20, [x19]
  4307f0:	cbnz	w1, 4307e4 <ferror@plt+0x2c854>
  4307f4:	cmp	x0, #0x0
  4307f8:	dmb	ish
  4307fc:	b.ne	430828 <ferror@plt+0x2c898>  // b.any
  430800:	ldr	x21, [sp, #32]
  430804:	b	4307ac <ferror@plt+0x2c81c>
  430808:	bl	403e80 <__errno_location@plt>
  43080c:	adrp	x1, 479000 <ferror@plt+0x75070>
  430810:	add	x1, x1, #0x430
  430814:	ldr	w0, [x0]
  430818:	bl	43042c <ferror@plt+0x2c49c>
  43081c:	adrp	x1, 479000 <ferror@plt+0x75070>
  430820:	add	x1, x1, #0x480
  430824:	bl	43042c <ferror@plt+0x2c49c>
  430828:	ldr	w0, [x20]
  43082c:	bl	403be0 <pthread_key_delete@plt>
  430830:	cbnz	w0, 430848 <ferror@plt+0x2c8b8>
  430834:	mov	x0, x20
  430838:	bl	403b90 <free@plt>
  43083c:	ldr	x20, [x19]
  430840:	ldr	x21, [sp, #32]
  430844:	b	4307ac <ferror@plt+0x2c81c>
  430848:	adrp	x1, 479000 <ferror@plt+0x75070>
  43084c:	add	x1, x1, #0x498
  430850:	bl	43042c <ferror@plt+0x2c49c>
  430854:	stp	x29, x30, [sp, #-32]!
  430858:	mov	x29, sp
  43085c:	str	x19, [sp, #16]
  430860:	mov	x19, x0
  430864:	bl	430464 <ferror@plt+0x2c4d4>
  430868:	str	x0, [x19]
  43086c:	ldr	x19, [sp, #16]
  430870:	ldp	x29, x30, [sp], #32
  430874:	ret
  430878:	stp	x29, x30, [sp, #-32]!
  43087c:	mov	x29, sp
  430880:	str	x19, [sp, #16]
  430884:	ldr	x19, [x0]
  430888:	mov	x0, x19
  43088c:	bl	403cc0 <pthread_mutex_destroy@plt>
  430890:	mov	x0, x19
  430894:	bl	403b90 <free@plt>
  430898:	ldr	x19, [sp, #16]
  43089c:	ldp	x29, x30, [sp], #32
  4308a0:	ret
  4308a4:	stp	x29, x30, [sp, #-16]!
  4308a8:	mov	x29, sp
  4308ac:	bl	4304d4 <ferror@plt+0x2c544>
  4308b0:	bl	403ed0 <pthread_mutex_lock@plt>
  4308b4:	cbnz	w0, 4308c0 <ferror@plt+0x2c930>
  4308b8:	ldp	x29, x30, [sp], #16
  4308bc:	ret
  4308c0:	adrp	x1, 479000 <ferror@plt+0x75070>
  4308c4:	add	x1, x1, #0x4b0
  4308c8:	bl	43042c <ferror@plt+0x2c49c>
  4308cc:	stp	x29, x30, [sp, #-16]!
  4308d0:	mov	x29, sp
  4308d4:	bl	4304d4 <ferror@plt+0x2c544>
  4308d8:	bl	403ef0 <pthread_mutex_unlock@plt>
  4308dc:	cbnz	w0, 4308e8 <ferror@plt+0x2c958>
  4308e0:	ldp	x29, x30, [sp], #16
  4308e4:	ret
  4308e8:	adrp	x1, 479000 <ferror@plt+0x75070>
  4308ec:	add	x1, x1, #0x4c8
  4308f0:	bl	43042c <ferror@plt+0x2c49c>
  4308f4:	stp	x29, x30, [sp, #-16]!
  4308f8:	mov	x29, sp
  4308fc:	bl	4304d4 <ferror@plt+0x2c544>
  430900:	bl	403590 <pthread_mutex_trylock@plt>
  430904:	cbnz	w0, 430914 <ferror@plt+0x2c984>
  430908:	mov	w0, #0x1                   	// #1
  43090c:	ldp	x29, x30, [sp], #16
  430910:	ret
  430914:	mov	w2, w0
  430918:	mov	w0, #0x0                   	// #0
  43091c:	cmp	w2, #0x10
  430920:	b.eq	43090c <ferror@plt+0x2c97c>  // b.none
  430924:	adrp	x1, 479000 <ferror@plt+0x75070>
  430928:	add	x1, x1, #0x4e0
  43092c:	mov	w0, w2
  430930:	bl	43042c <ferror@plt+0x2c49c>
  430934:	stp	x29, x30, [sp, #-32]!
  430938:	mov	x29, sp
  43093c:	str	x19, [sp, #16]
  430940:	mov	x19, x0
  430944:	bl	43053c <ferror@plt+0x2c5ac>
  430948:	str	x0, [x19]
  43094c:	ldr	x19, [sp, #16]
  430950:	ldp	x29, x30, [sp], #32
  430954:	ret
  430958:	stp	x29, x30, [sp, #-32]!
  43095c:	mov	x29, sp
  430960:	str	x19, [sp, #16]
  430964:	ldr	x19, [x0]
  430968:	mov	x0, x19
  43096c:	bl	403cc0 <pthread_mutex_destroy@plt>
  430970:	mov	x1, x19
  430974:	mov	x0, #0x30                  	// #48
  430978:	bl	41ed68 <ferror@plt+0x1add8>
  43097c:	ldr	x19, [sp, #16]
  430980:	ldp	x29, x30, [sp], #32
  430984:	ret
  430988:	stp	x29, x30, [sp, #-16]!
  43098c:	mov	x29, sp
  430990:	bl	43058c <ferror@plt+0x2c5fc>
  430994:	bl	403ed0 <pthread_mutex_lock@plt>
  430998:	ldp	x29, x30, [sp], #16
  43099c:	ret
  4309a0:	stp	x29, x30, [sp, #-16]!
  4309a4:	mov	x29, sp
  4309a8:	ldr	x0, [x0]
  4309ac:	bl	403ef0 <pthread_mutex_unlock@plt>
  4309b0:	ldp	x29, x30, [sp], #16
  4309b4:	ret
  4309b8:	stp	x29, x30, [sp, #-16]!
  4309bc:	mov	x29, sp
  4309c0:	bl	43058c <ferror@plt+0x2c5fc>
  4309c4:	bl	403590 <pthread_mutex_trylock@plt>
  4309c8:	cmp	w0, #0x0
  4309cc:	cset	w0, eq  // eq = none
  4309d0:	ldp	x29, x30, [sp], #16
  4309d4:	ret
  4309d8:	stp	x29, x30, [sp, #-32]!
  4309dc:	mov	x29, sp
  4309e0:	str	x19, [sp, #16]
  4309e4:	mov	x19, x0
  4309e8:	bl	4305f8 <ferror@plt+0x2c668>
  4309ec:	str	x0, [x19]
  4309f0:	ldr	x19, [sp, #16]
  4309f4:	ldp	x29, x30, [sp], #32
  4309f8:	ret
  4309fc:	stp	x29, x30, [sp, #-32]!
  430a00:	mov	x29, sp
  430a04:	str	x19, [sp, #16]
  430a08:	ldr	x19, [x0]
  430a0c:	mov	x0, x19
  430a10:	bl	403900 <pthread_rwlock_destroy@plt>
  430a14:	mov	x0, x19
  430a18:	bl	403b90 <free@plt>
  430a1c:	ldr	x19, [sp, #16]
  430a20:	ldp	x29, x30, [sp], #32
  430a24:	ret
  430a28:	stp	x29, x30, [sp, #-16]!
  430a2c:	mov	x29, sp
  430a30:	bl	430650 <ferror@plt+0x2c6c0>
  430a34:	bl	403bc0 <pthread_rwlock_wrlock@plt>
  430a38:	ldp	x29, x30, [sp], #16
  430a3c:	ret
  430a40:	stp	x29, x30, [sp, #-16]!
  430a44:	mov	x29, sp
  430a48:	bl	430650 <ferror@plt+0x2c6c0>
  430a4c:	bl	4036b0 <pthread_rwlock_trywrlock@plt>
  430a50:	cmp	w0, #0x0
  430a54:	cset	w0, eq  // eq = none
  430a58:	ldp	x29, x30, [sp], #16
  430a5c:	ret
  430a60:	stp	x29, x30, [sp, #-16]!
  430a64:	mov	x29, sp
  430a68:	bl	430650 <ferror@plt+0x2c6c0>
  430a6c:	bl	403e70 <pthread_rwlock_unlock@plt>
  430a70:	ldp	x29, x30, [sp], #16
  430a74:	ret
  430a78:	stp	x29, x30, [sp, #-16]!
  430a7c:	mov	x29, sp
  430a80:	bl	430650 <ferror@plt+0x2c6c0>
  430a84:	bl	403b70 <pthread_rwlock_rdlock@plt>
  430a88:	ldp	x29, x30, [sp], #16
  430a8c:	ret
  430a90:	stp	x29, x30, [sp, #-16]!
  430a94:	mov	x29, sp
  430a98:	bl	430650 <ferror@plt+0x2c6c0>
  430a9c:	bl	403ac0 <pthread_rwlock_tryrdlock@plt>
  430aa0:	cmp	w0, #0x0
  430aa4:	cset	w0, eq  // eq = none
  430aa8:	ldp	x29, x30, [sp], #16
  430aac:	ret
  430ab0:	stp	x29, x30, [sp, #-16]!
  430ab4:	mov	x29, sp
  430ab8:	bl	430650 <ferror@plt+0x2c6c0>
  430abc:	bl	403e70 <pthread_rwlock_unlock@plt>
  430ac0:	ldp	x29, x30, [sp], #16
  430ac4:	ret
  430ac8:	stp	x29, x30, [sp, #-32]!
  430acc:	mov	x29, sp
  430ad0:	str	x19, [sp, #16]
  430ad4:	mov	x19, x0
  430ad8:	bl	4306b8 <ferror@plt+0x2c728>
  430adc:	str	x0, [x19]
  430ae0:	ldr	x19, [sp, #16]
  430ae4:	ldp	x29, x30, [sp], #32
  430ae8:	ret
  430aec:	stp	x29, x30, [sp, #-32]!
  430af0:	mov	x29, sp
  430af4:	str	x19, [sp, #16]
  430af8:	ldr	x19, [x0]
  430afc:	mov	x0, x19
  430b00:	bl	403e40 <pthread_cond_destroy@plt>
  430b04:	mov	x0, x19
  430b08:	bl	403b90 <free@plt>
  430b0c:	ldr	x19, [sp, #16]
  430b10:	ldp	x29, x30, [sp], #32
  430b14:	ret
  430b18:	stp	x29, x30, [sp, #-32]!
  430b1c:	mov	x29, sp
  430b20:	stp	x19, x20, [sp, #16]
  430b24:	mov	x20, x1
  430b28:	bl	43072c <ferror@plt+0x2c79c>
  430b2c:	mov	x19, x0
  430b30:	mov	x0, x20
  430b34:	bl	4304d4 <ferror@plt+0x2c544>
  430b38:	mov	x1, x0
  430b3c:	mov	x0, x19
  430b40:	bl	403bd0 <pthread_cond_wait@plt>
  430b44:	cbnz	w0, 430b54 <ferror@plt+0x2cbc4>
  430b48:	ldp	x19, x20, [sp, #16]
  430b4c:	ldp	x29, x30, [sp], #32
  430b50:	ret
  430b54:	adrp	x1, 479000 <ferror@plt+0x75070>
  430b58:	add	x1, x1, #0x4f8
  430b5c:	bl	43042c <ferror@plt+0x2c49c>
  430b60:	stp	x29, x30, [sp, #-16]!
  430b64:	mov	x29, sp
  430b68:	bl	43072c <ferror@plt+0x2c79c>
  430b6c:	bl	403820 <pthread_cond_signal@plt>
  430b70:	cbnz	w0, 430b7c <ferror@plt+0x2cbec>
  430b74:	ldp	x29, x30, [sp], #16
  430b78:	ret
  430b7c:	adrp	x1, 479000 <ferror@plt+0x75070>
  430b80:	add	x1, x1, #0x510
  430b84:	bl	43042c <ferror@plt+0x2c49c>
  430b88:	stp	x29, x30, [sp, #-16]!
  430b8c:	mov	x29, sp
  430b90:	bl	43072c <ferror@plt+0x2c79c>
  430b94:	bl	403910 <pthread_cond_broadcast@plt>
  430b98:	cbnz	w0, 430ba4 <ferror@plt+0x2cc14>
  430b9c:	ldp	x29, x30, [sp], #16
  430ba0:	ret
  430ba4:	adrp	x1, 479000 <ferror@plt+0x75070>
  430ba8:	add	x1, x1, #0x528
  430bac:	bl	43042c <ferror@plt+0x2c49c>
  430bb0:	stp	x29, x30, [sp, #-48]!
  430bb4:	mov	x29, sp
  430bb8:	stp	x19, x20, [sp, #16]
  430bbc:	mov	x19, x1
  430bc0:	mov	x3, #0x34db                	// #13531
  430bc4:	movk	x3, #0xd7b6, lsl #16
  430bc8:	movk	x3, #0xde82, lsl #32
  430bcc:	movk	x3, #0x431b, lsl #48
  430bd0:	smulh	x3, x2, x3
  430bd4:	asr	x3, x3, #18
  430bd8:	sub	x3, x3, x2, asr #63
  430bdc:	str	x3, [sp, #32]
  430be0:	mov	x1, #0x4240                	// #16960
  430be4:	movk	x1, #0xf, lsl #16
  430be8:	msub	x2, x3, x1, x2
  430bec:	lsl	x3, x2, #5
  430bf0:	sub	x3, x3, x2
  430bf4:	add	x2, x2, x3, lsl #2
  430bf8:	lsl	x2, x2, #3
  430bfc:	str	x2, [sp, #40]
  430c00:	bl	43072c <ferror@plt+0x2c79c>
  430c04:	mov	x20, x0
  430c08:	mov	x0, x19
  430c0c:	bl	4304d4 <ferror@plt+0x2c544>
  430c10:	add	x2, sp, #0x20
  430c14:	mov	x1, x0
  430c18:	mov	x0, x20
  430c1c:	bl	403f60 <pthread_cond_timedwait@plt>
  430c20:	cbz	w0, 430c50 <ferror@plt+0x2ccc0>
  430c24:	mov	w2, w0
  430c28:	mov	w0, #0x0                   	// #0
  430c2c:	cmp	w2, #0x6e
  430c30:	b.ne	430c40 <ferror@plt+0x2ccb0>  // b.any
  430c34:	ldp	x19, x20, [sp, #16]
  430c38:	ldp	x29, x30, [sp], #48
  430c3c:	ret
  430c40:	adrp	x1, 479000 <ferror@plt+0x75070>
  430c44:	add	x1, x1, #0x540
  430c48:	mov	w0, w2
  430c4c:	bl	43042c <ferror@plt+0x2c49c>
  430c50:	mov	w0, #0x1                   	// #1
  430c54:	b	430c34 <ferror@plt+0x2cca4>
  430c58:	stp	x29, x30, [sp, #-16]!
  430c5c:	mov	x29, sp
  430c60:	bl	430794 <ferror@plt+0x2c804>
  430c64:	ldr	w0, [x0]
  430c68:	bl	403940 <pthread_getspecific@plt>
  430c6c:	ldp	x29, x30, [sp], #16
  430c70:	ret
  430c74:	stp	x29, x30, [sp, #-32]!
  430c78:	mov	x29, sp
  430c7c:	str	x19, [sp, #16]
  430c80:	mov	x19, x1
  430c84:	bl	430794 <ferror@plt+0x2c804>
  430c88:	mov	x1, x19
  430c8c:	ldr	w0, [x0]
  430c90:	bl	403c50 <pthread_setspecific@plt>
  430c94:	cbnz	w0, 430ca4 <ferror@plt+0x2cd14>
  430c98:	ldr	x19, [sp, #16]
  430c9c:	ldp	x29, x30, [sp], #32
  430ca0:	ret
  430ca4:	adrp	x1, 479000 <ferror@plt+0x75070>
  430ca8:	add	x1, x1, #0x558
  430cac:	bl	43042c <ferror@plt+0x2c49c>
  430cb0:	stp	x29, x30, [sp, #-48]!
  430cb4:	mov	x29, sp
  430cb8:	stp	x19, x20, [sp, #16]
  430cbc:	str	x21, [sp, #32]
  430cc0:	mov	x21, x0
  430cc4:	mov	x20, x1
  430cc8:	bl	430794 <ferror@plt+0x2c804>
  430ccc:	mov	x19, x0
  430cd0:	ldr	w0, [x0]
  430cd4:	bl	403940 <pthread_getspecific@plt>
  430cd8:	cbz	x0, 430ce8 <ferror@plt+0x2cd58>
  430cdc:	ldr	x1, [x21, #8]
  430ce0:	cbz	x1, 430ce8 <ferror@plt+0x2cd58>
  430ce4:	blr	x1
  430ce8:	mov	x1, x20
  430cec:	ldr	w0, [x19]
  430cf0:	bl	403c50 <pthread_setspecific@plt>
  430cf4:	cbnz	w0, 430d08 <ferror@plt+0x2cd78>
  430cf8:	ldp	x19, x20, [sp, #16]
  430cfc:	ldr	x21, [sp, #32]
  430d00:	ldp	x29, x30, [sp], #48
  430d04:	ret
  430d08:	adrp	x1, 479000 <ferror@plt+0x75070>
  430d0c:	add	x1, x1, #0x558
  430d10:	bl	43042c <ferror@plt+0x2c49c>
  430d14:	stp	x29, x30, [sp, #-32]!
  430d18:	mov	x29, sp
  430d1c:	str	x19, [sp, #16]
  430d20:	mov	x19, x0
  430d24:	ldr	w0, [x0, #56]
  430d28:	cbz	w0, 430d4c <ferror@plt+0x2cdbc>
  430d2c:	add	x0, x19, #0x40
  430d30:	bl	430878 <ferror@plt+0x2c8e8>
  430d34:	mov	x1, x19
  430d38:	mov	x0, #0x48                  	// #72
  430d3c:	bl	41ed68 <ferror@plt+0x1add8>
  430d40:	ldr	x19, [sp, #16]
  430d44:	ldp	x29, x30, [sp], #32
  430d48:	ret
  430d4c:	ldr	x0, [x19, #48]
  430d50:	bl	403860 <pthread_detach@plt>
  430d54:	b	430d2c <ferror@plt+0x2cd9c>
  430d58:	stp	x29, x30, [sp, #-112]!
  430d5c:	mov	x29, sp
  430d60:	stp	x19, x20, [sp, #16]
  430d64:	stp	x21, x22, [sp, #32]
  430d68:	mov	x22, x0
  430d6c:	mov	x20, x1
  430d70:	mov	x21, x2
  430d74:	mov	x0, #0x48                  	// #72
  430d78:	bl	41ecec <ferror@plt+0x1ad5c>
  430d7c:	mov	x19, x0
  430d80:	add	x0, sp, #0x30
  430d84:	bl	403630 <pthread_attr_init@plt>
  430d88:	cbnz	w0, 430e04 <ferror@plt+0x2ce74>
  430d8c:	cbnz	x20, 430e44 <ferror@plt+0x2ceb4>
  430d90:	mov	x3, x19
  430d94:	mov	x2, x22
  430d98:	add	x1, sp, #0x30
  430d9c:	add	x0, x19, #0x30
  430da0:	bl	4039f0 <pthread_create@plt>
  430da4:	mov	w20, w0
  430da8:	add	x0, sp, #0x30
  430dac:	bl	4037e0 <pthread_attr_destroy@plt>
  430db0:	cbnz	w0, 430e74 <ferror@plt+0x2cee4>
  430db4:	cmp	w20, #0xb
  430db8:	b.eq	430eb4 <ferror@plt+0x2cf24>  // b.none
  430dbc:	cbz	w20, 430ef4 <ferror@plt+0x2cf64>
  430dc0:	mov	w0, w20
  430dc4:	bl	420748 <ferror@plt+0x1c7b8>
  430dc8:	adrp	x7, 479000 <ferror@plt+0x75070>
  430dcc:	add	x7, x7, #0x610
  430dd0:	mov	x6, x0
  430dd4:	adrp	x5, 479000 <ferror@plt+0x75070>
  430dd8:	add	x5, x5, #0x648
  430ddc:	mov	w4, #0x478                 	// #1144
  430de0:	adrp	x3, 479000 <ferror@plt+0x75070>
  430de4:	add	x3, x3, #0x590
  430de8:	adrp	x2, 479000 <ferror@plt+0x75070>
  430dec:	add	x2, x2, #0x5a0
  430df0:	mov	w1, #0x4                   	// #4
  430df4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  430df8:	add	x0, x0, #0xb60
  430dfc:	bl	414944 <ferror@plt+0x109b4>
  430e00:	b	430e00 <ferror@plt+0x2ce70>
  430e04:	bl	420748 <ferror@plt+0x1c7b8>
  430e08:	adrp	x7, 479000 <ferror@plt+0x75070>
  430e0c:	add	x7, x7, #0x570
  430e10:	mov	x6, x0
  430e14:	adrp	x5, 479000 <ferror@plt+0x75070>
  430e18:	add	x5, x5, #0x648
  430e1c:	mov	w4, #0x45e                 	// #1118
  430e20:	adrp	x3, 479000 <ferror@plt+0x75070>
  430e24:	add	x3, x3, #0x590
  430e28:	adrp	x2, 479000 <ferror@plt+0x75070>
  430e2c:	add	x2, x2, #0x5a0
  430e30:	mov	w1, #0x4                   	// #4
  430e34:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  430e38:	add	x0, x0, #0xb60
  430e3c:	bl	414944 <ferror@plt+0x109b4>
  430e40:	b	430e40 <ferror@plt+0x2ceb0>
  430e44:	mov	w0, #0x4b                  	// #75
  430e48:	bl	403d80 <sysconf@plt>
  430e4c:	cmp	x0, x20
  430e50:	b.hi	430e64 <ferror@plt+0x2ced4>  // b.pmore
  430e54:	mov	x1, x20
  430e58:	add	x0, sp, #0x30
  430e5c:	bl	4038e0 <pthread_attr_setstacksize@plt>
  430e60:	b	430d90 <ferror@plt+0x2ce00>
  430e64:	mov	w0, #0x4b                  	// #75
  430e68:	bl	403d80 <sysconf@plt>
  430e6c:	mov	x20, x0
  430e70:	b	430e54 <ferror@plt+0x2cec4>
  430e74:	bl	420748 <ferror@plt+0x1c7b8>
  430e78:	adrp	x7, 479000 <ferror@plt+0x75070>
  430e7c:	add	x7, x7, #0x5d0
  430e80:	mov	x6, x0
  430e84:	adrp	x5, 479000 <ferror@plt+0x75070>
  430e88:	add	x5, x5, #0x648
  430e8c:	mov	w4, #0x46e                 	// #1134
  430e90:	adrp	x3, 479000 <ferror@plt+0x75070>
  430e94:	add	x3, x3, #0x590
  430e98:	adrp	x2, 479000 <ferror@plt+0x75070>
  430e9c:	add	x2, x2, #0x5a0
  430ea0:	mov	w1, #0x4                   	// #4
  430ea4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  430ea8:	add	x0, x0, #0xb60
  430eac:	bl	414944 <ferror@plt+0x109b4>
  430eb0:	b	430eb0 <ferror@plt+0x2cf20>
  430eb4:	bl	428088 <ferror@plt+0x240f8>
  430eb8:	mov	w20, w0
  430ebc:	mov	w0, #0xb                   	// #11
  430ec0:	bl	420748 <ferror@plt+0x1c7b8>
  430ec4:	mov	x4, x0
  430ec8:	adrp	x3, 479000 <ferror@plt+0x75070>
  430ecc:	add	x3, x3, #0x5f0
  430ed0:	mov	w2, #0x0                   	// #0
  430ed4:	mov	w1, w20
  430ed8:	mov	x0, x21
  430edc:	bl	409780 <ferror@plt+0x57f0>
  430ee0:	mov	x1, x19
  430ee4:	mov	x0, #0x48                  	// #72
  430ee8:	bl	41ed68 <ferror@plt+0x1add8>
  430eec:	mov	x19, #0x0                   	// #0
  430ef0:	b	430efc <ferror@plt+0x2cf6c>
  430ef4:	add	x0, x19, #0x40
  430ef8:	bl	430854 <ferror@plt+0x2c8c4>
  430efc:	mov	x0, x19
  430f00:	ldp	x19, x20, [sp, #16]
  430f04:	ldp	x21, x22, [sp, #32]
  430f08:	ldp	x29, x30, [sp], #112
  430f0c:	ret
  430f10:	stp	x29, x30, [sp, #-16]!
  430f14:	mov	x29, sp
  430f18:	bl	403b50 <sched_yield@plt>
  430f1c:	ldp	x29, x30, [sp], #16
  430f20:	ret
  430f24:	stp	x29, x30, [sp, #-32]!
  430f28:	mov	x29, sp
  430f2c:	stp	x19, x20, [sp, #16]
  430f30:	mov	x19, x0
  430f34:	add	x20, x0, #0x40
  430f38:	mov	x0, x20
  430f3c:	bl	4308a4 <ferror@plt+0x2c914>
  430f40:	ldr	w0, [x19, #56]
  430f44:	cbnz	w0, 430f60 <ferror@plt+0x2cfd0>
  430f48:	mov	x1, #0x0                   	// #0
  430f4c:	ldr	x0, [x19, #48]
  430f50:	bl	403a30 <pthread_join@plt>
  430f54:	cbnz	w0, 430f74 <ferror@plt+0x2cfe4>
  430f58:	mov	w0, #0x1                   	// #1
  430f5c:	str	w0, [x19, #56]
  430f60:	mov	x0, x20
  430f64:	bl	4308cc <ferror@plt+0x2c93c>
  430f68:	ldp	x19, x20, [sp, #16]
  430f6c:	ldp	x29, x30, [sp], #32
  430f70:	ret
  430f74:	bl	420748 <ferror@plt+0x1c7b8>
  430f78:	adrp	x7, 479000 <ferror@plt+0x75070>
  430f7c:	add	x7, x7, #0x620
  430f80:	mov	x6, x0
  430f84:	adrp	x5, 479000 <ferror@plt+0x75070>
  430f88:	add	x5, x5, #0x648
  430f8c:	add	x5, x5, #0x18
  430f90:	mov	w4, #0x496                 	// #1174
  430f94:	adrp	x3, 479000 <ferror@plt+0x75070>
  430f98:	add	x3, x3, #0x590
  430f9c:	adrp	x2, 479000 <ferror@plt+0x75070>
  430fa0:	add	x2, x2, #0x5a0
  430fa4:	mov	w1, #0x4                   	// #4
  430fa8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  430fac:	add	x0, x0, #0xb60
  430fb0:	bl	414944 <ferror@plt+0x109b4>
  430fb4:	b	430fb4 <ferror@plt+0x2d024>
  430fb8:	stp	x29, x30, [sp, #-16]!
  430fbc:	mov	x29, sp
  430fc0:	mov	x0, #0x0                   	// #0
  430fc4:	bl	403a60 <pthread_exit@plt>
  430fc8:	stp	x29, x30, [sp, #-16]!
  430fcc:	mov	x29, sp
  430fd0:	mov	w5, #0x0                   	// #0
  430fd4:	mov	w4, #0x0                   	// #0
  430fd8:	mov	w3, #0x0                   	// #0
  430fdc:	mov	w2, #0x0                   	// #0
  430fe0:	mov	x1, x0
  430fe4:	mov	w0, #0xf                   	// #15
  430fe8:	bl	403ec0 <prctl@plt>
  430fec:	ldp	x29, x30, [sp], #16
  430ff0:	ret
  430ff4:	stp	x29, x30, [sp, #-16]!
  430ff8:	mov	x29, sp
  430ffc:	ldr	x0, [x0, #104]
  431000:	bl	438244 <ferror@plt+0x342b4>
  431004:	ldp	x29, x30, [sp], #16
  431008:	ret
  43100c:	stp	x29, x30, [sp, #-32]!
  431010:	mov	x29, sp
  431014:	str	x19, [sp, #16]
  431018:	mov	x19, x0
  43101c:	ldr	x0, [x0, #104]
  431020:	bl	437904 <ferror@plt+0x33974>
  431024:	ldrh	w1, [x19, #102]
  431028:	orr	w1, w1, w0
  43102c:	ldr	w0, [x19, #112]
  431030:	and	w0, w1, w0
  431034:	ldr	x19, [sp, #16]
  431038:	ldp	x29, x30, [sp], #32
  43103c:	ret
  431040:	stp	x29, x30, [sp, #-32]!
  431044:	mov	x29, sp
  431048:	stp	x19, x20, [sp, #16]
  43104c:	mov	x19, x0
  431050:	mov	x20, x1
  431054:	ldr	x0, [x0, #104]
  431058:	bl	437904 <ferror@plt+0x33974>
  43105c:	mov	w1, #0xffffffff            	// #-1
  431060:	str	w1, [x20]
  431064:	ldr	w1, [x19, #112]
  431068:	bics	wzr, w1, w0
  43106c:	cset	w0, eq  // eq = none
  431070:	ldp	x19, x20, [sp, #16]
  431074:	ldp	x29, x30, [sp], #32
  431078:	ret
  43107c:	stp	x29, x30, [sp, #-48]!
  431080:	mov	x29, sp
  431084:	stp	x19, x20, [sp, #16]
  431088:	str	x21, [sp, #32]
  43108c:	mov	x19, x0
  431090:	mov	x20, x1
  431094:	mov	x21, x2
  431098:	ldr	x0, [x0, #104]
  43109c:	bl	437904 <ferror@plt+0x33974>
  4310a0:	cbz	x20, 4310d0 <ferror@plt+0x2d140>
  4310a4:	ldrh	w1, [x19, #102]
  4310a8:	orr	w0, w1, w0
  4310ac:	ldr	w1, [x19, #112]
  4310b0:	mov	x2, x21
  4310b4:	and	w1, w0, w1
  4310b8:	ldr	x0, [x19, #104]
  4310bc:	blr	x20
  4310c0:	ldp	x19, x20, [sp, #16]
  4310c4:	ldr	x21, [sp, #32]
  4310c8:	ldp	x29, x30, [sp], #48
  4310cc:	ret
  4310d0:	adrp	x2, 479000 <ferror@plt+0x75070>
  4310d4:	add	x2, x2, #0x678
  4310d8:	mov	w1, #0x10                  	// #16
  4310dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4310e0:	add	x0, x0, #0xb60
  4310e4:	bl	414944 <ferror@plt+0x109b4>
  4310e8:	mov	w0, #0x0                   	// #0
  4310ec:	b	4310c0 <ferror@plt+0x2d130>
  4310f0:	stp	x29, x30, [sp, #-32]!
  4310f4:	mov	x29, sp
  4310f8:	str	x19, [sp, #16]
  4310fc:	mov	x19, x0
  431100:	mov	w1, #0x3                   	// #3
  431104:	ldr	w0, [x0, #112]
  431108:	bl	403ca0 <fcntl@plt>
  43110c:	cmn	w0, #0x1
  431110:	b.eq	431164 <ferror@plt+0x2d1d4>  // b.none
  431114:	mov	w1, w0
  431118:	ubfx	x0, x1, #10, #1
  43111c:	orr	w2, w0, #0x2
  431120:	tst	x1, #0x800
  431124:	csel	w0, w2, w0, ne  // ne = any
  431128:	and	w1, w1, #0x3
  43112c:	cmp	w1, #0x1
  431130:	b.eq	4311b8 <ferror@plt+0x2d228>  // b.none
  431134:	cmp	w1, #0x2
  431138:	b.eq	4311cc <ferror@plt+0x2d23c>  // b.none
  43113c:	cbz	w1, 43119c <ferror@plt+0x2d20c>
  431140:	mov	x4, #0x0                   	// #0
  431144:	adrp	x3, 479000 <ferror@plt+0x75070>
  431148:	add	x3, x3, #0x778
  43114c:	mov	w2, #0x1b8                 	// #440
  431150:	adrp	x1, 479000 <ferror@plt+0x75070>
  431154:	add	x1, x1, #0x6f8
  431158:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43115c:	add	x0, x0, #0xb60
  431160:	bl	4274b0 <ferror@plt+0x23520>
  431164:	bl	403e80 <__errno_location@plt>
  431168:	ldr	w19, [x0]
  43116c:	mov	w0, w19
  431170:	bl	420748 <ferror@plt+0x1c7b8>
  431174:	mov	w4, w19
  431178:	mov	x3, x0
  43117c:	adrp	x2, 479000 <ferror@plt+0x75070>
  431180:	add	x2, x2, #0x6c0
  431184:	mov	w1, #0x10                  	// #16
  431188:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43118c:	add	x0, x0, #0xb60
  431190:	bl	414944 <ferror@plt+0x109b4>
  431194:	mov	w0, #0x0                   	// #0
  431198:	b	4311ac <ferror@plt+0x2d21c>
  43119c:	ldrb	w1, [x19, #94]
  4311a0:	orr	w1, w1, #0x8
  4311a4:	and	w1, w1, #0xffffffef
  4311a8:	strb	w1, [x19, #94]
  4311ac:	ldr	x19, [sp, #16]
  4311b0:	ldp	x29, x30, [sp], #32
  4311b4:	ret
  4311b8:	ldrb	w1, [x19, #94]
  4311bc:	and	w1, w1, #0xfffffff7
  4311c0:	orr	w1, w1, #0x10
  4311c4:	strb	w1, [x19, #94]
  4311c8:	b	4311ac <ferror@plt+0x2d21c>
  4311cc:	ldrb	w1, [x19, #94]
  4311d0:	orr	w1, w1, #0x18
  4311d4:	strb	w1, [x19, #94]
  4311d8:	b	4311ac <ferror@plt+0x2d21c>
  4311dc:	stp	x29, x30, [sp, #-48]!
  4311e0:	mov	x29, sp
  4311e4:	stp	x19, x20, [sp, #16]
  4311e8:	mov	x19, x2
  4311ec:	ubfiz	x2, x1, #10, #1
  4311f0:	orr	x4, x2, #0x800
  4311f4:	tst	x1, #0x2
  4311f8:	csel	x2, x4, x2, ne  // ne = any
  4311fc:	mov	w1, #0x4                   	// #4
  431200:	ldr	w0, [x0, #112]
  431204:	bl	403ca0 <fcntl@plt>
  431208:	mov	w1, w0
  43120c:	mov	w0, #0x1                   	// #1
  431210:	cmn	w1, #0x1
  431214:	b.eq	431224 <ferror@plt+0x2d294>  // b.none
  431218:	ldp	x19, x20, [sp, #16]
  43121c:	ldp	x29, x30, [sp], #48
  431220:	ret
  431224:	stp	x21, x22, [sp, #32]
  431228:	bl	403e80 <__errno_location@plt>
  43122c:	ldr	w22, [x0]
  431230:	bl	43ad7c <ferror@plt+0x36dec>
  431234:	mov	w20, w0
  431238:	mov	w0, w22
  43123c:	bl	437964 <ferror@plt+0x339d4>
  431240:	mov	w21, w0
  431244:	mov	w0, w22
  431248:	bl	420748 <ferror@plt+0x1c7b8>
  43124c:	mov	x3, x0
  431250:	mov	w2, w21
  431254:	mov	w1, w20
  431258:	mov	x0, x19
  43125c:	bl	409844 <ferror@plt+0x58b4>
  431260:	mov	w0, #0x0                   	// #0
  431264:	ldp	x21, x22, [sp, #32]
  431268:	b	431218 <ferror@plt+0x2d288>
  43126c:	stp	x29, x30, [sp, #-48]!
  431270:	mov	x29, sp
  431274:	stp	x19, x20, [sp, #16]
  431278:	mov	x19, x1
  43127c:	ldr	w0, [x0, #112]
  431280:	bl	4039c0 <close@plt>
  431284:	tbnz	w0, #31, 431298 <ferror@plt+0x2d308>
  431288:	mov	w0, #0x1                   	// #1
  43128c:	ldp	x19, x20, [sp, #16]
  431290:	ldp	x29, x30, [sp], #48
  431294:	ret
  431298:	stp	x21, x22, [sp, #32]
  43129c:	bl	403e80 <__errno_location@plt>
  4312a0:	ldr	w22, [x0]
  4312a4:	bl	43ad7c <ferror@plt+0x36dec>
  4312a8:	mov	w20, w0
  4312ac:	mov	w0, w22
  4312b0:	bl	437964 <ferror@plt+0x339d4>
  4312b4:	mov	w21, w0
  4312b8:	mov	w0, w22
  4312bc:	bl	420748 <ferror@plt+0x1c7b8>
  4312c0:	mov	x3, x0
  4312c4:	mov	w2, w21
  4312c8:	mov	w1, w20
  4312cc:	mov	x0, x19
  4312d0:	bl	409844 <ferror@plt+0x58b4>
  4312d4:	mov	w0, #0x0                   	// #0
  4312d8:	ldp	x21, x22, [sp, #32]
  4312dc:	b	43128c <ferror@plt+0x2d2fc>
  4312e0:	stp	x29, x30, [sp, #-16]!
  4312e4:	mov	x29, sp
  4312e8:	bl	413498 <ferror@plt+0xf508>
  4312ec:	ldp	x29, x30, [sp], #16
  4312f0:	ret
  4312f4:	stp	x29, x30, [sp, #-48]!
  4312f8:	mov	x29, sp
  4312fc:	stp	x19, x20, [sp, #16]
  431300:	str	x21, [sp, #32]
  431304:	mov	x20, x0
  431308:	mov	w21, w1
  43130c:	mov	w1, #0x78                  	// #120
  431310:	adrp	x0, 49b000 <ferror@plt+0x97070>
  431314:	add	x0, x0, #0x858
  431318:	bl	40f43c <ferror@plt+0xb4ac>
  43131c:	mov	x19, x0
  431320:	adrp	x1, 479000 <ferror@plt+0x75070>
  431324:	add	x1, x1, #0x708
  431328:	bl	410080 <ferror@plt+0xc0f0>
  43132c:	str	x20, [x19, #104]
  431330:	mov	x0, x20
  431334:	bl	43777c <ferror@plt+0x337ec>
  431338:	str	w21, [x19, #112]
  43133c:	ldr	w0, [x20, #112]
  431340:	str	w0, [x19, #96]
  431344:	strh	w21, [x19, #100]
  431348:	add	x1, x19, #0x60
  43134c:	mov	x0, x19
  431350:	bl	40f6e0 <ferror@plt+0xb750>
  431354:	mov	x0, x19
  431358:	ldp	x19, x20, [sp, #16]
  43135c:	ldr	x21, [sp, #32]
  431360:	ldp	x29, x30, [sp], #48
  431364:	ret
  431368:	stp	x29, x30, [sp, #-48]!
  43136c:	mov	x29, sp
  431370:	stp	x19, x20, [sp, #16]
  431374:	mov	x19, x3
  431378:	cmp	w2, #0x1
  43137c:	b.eq	4313b8 <ferror@plt+0x2d428>  // b.none
  431380:	cmp	w2, #0x2
  431384:	b.eq	4313c0 <ferror@plt+0x2d430>  // b.none
  431388:	cbz	w2, 4313e4 <ferror@plt+0x2d454>
  43138c:	stp	x21, x22, [sp, #32]
  431390:	mov	x4, #0x0                   	// #0
  431394:	adrp	x3, 479000 <ferror@plt+0x75070>
  431398:	add	x3, x3, #0x778
  43139c:	add	x3, x3, #0x18
  4313a0:	mov	w2, #0x121                 	// #289
  4313a4:	adrp	x1, 479000 <ferror@plt+0x75070>
  4313a8:	add	x1, x1, #0x6f8
  4313ac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4313b0:	add	x0, x0, #0xb60
  4313b4:	bl	4274b0 <ferror@plt+0x23520>
  4313b8:	mov	w2, #0x0                   	// #0
  4313bc:	b	4313c4 <ferror@plt+0x2d434>
  4313c0:	mov	w2, #0x2                   	// #2
  4313c4:	ldr	w0, [x0, #112]
  4313c8:	bl	4036c0 <lseek@plt>
  4313cc:	mov	x1, x0
  4313d0:	mov	w0, #0x1                   	// #1
  4313d4:	tbnz	x1, #63, 4313ec <ferror@plt+0x2d45c>
  4313d8:	ldp	x19, x20, [sp, #16]
  4313dc:	ldp	x29, x30, [sp], #48
  4313e0:	ret
  4313e4:	mov	w2, #0x1                   	// #1
  4313e8:	b	4313c4 <ferror@plt+0x2d434>
  4313ec:	stp	x21, x22, [sp, #32]
  4313f0:	bl	403e80 <__errno_location@plt>
  4313f4:	ldr	w22, [x0]
  4313f8:	bl	43ad7c <ferror@plt+0x36dec>
  4313fc:	mov	w20, w0
  431400:	mov	w0, w22
  431404:	bl	437964 <ferror@plt+0x339d4>
  431408:	mov	w21, w0
  43140c:	mov	w0, w22
  431410:	bl	420748 <ferror@plt+0x1c7b8>
  431414:	mov	x3, x0
  431418:	mov	w2, w21
  43141c:	mov	w1, w20
  431420:	mov	x0, x19
  431424:	bl	409844 <ferror@plt+0x58b4>
  431428:	mov	w0, #0x0                   	// #0
  43142c:	ldp	x21, x22, [sp, #32]
  431430:	b	4313d8 <ferror@plt+0x2d448>
  431434:	stp	x29, x30, [sp, #-64]!
  431438:	mov	x29, sp
  43143c:	stp	x19, x20, [sp, #16]
  431440:	stp	x21, x22, [sp, #32]
  431444:	stp	x23, x24, [sp, #48]
  431448:	mov	x22, x0
  43144c:	mov	x21, x1
  431450:	mov	x20, x2
  431454:	mov	x23, x3
  431458:	mov	x24, x4
  43145c:	mov	x2, x20
  431460:	mov	x1, x21
  431464:	ldr	w0, [x22, #112]
  431468:	bl	403a20 <write@plt>
  43146c:	tbz	x0, #63, 4314d8 <ferror@plt+0x2d548>
  431470:	bl	403e80 <__errno_location@plt>
  431474:	ldr	w19, [x0]
  431478:	str	xzr, [x23]
  43147c:	cmp	w19, #0x4
  431480:	b.eq	43145c <ferror@plt+0x2d4cc>  // b.none
  431484:	mov	w0, #0x3                   	// #3
  431488:	cmp	w19, #0xb
  43148c:	b.eq	4314c4 <ferror@plt+0x2d534>  // b.none
  431490:	bl	43ad7c <ferror@plt+0x36dec>
  431494:	mov	w20, w0
  431498:	mov	w0, w19
  43149c:	bl	437964 <ferror@plt+0x339d4>
  4314a0:	mov	w21, w0
  4314a4:	mov	w0, w19
  4314a8:	bl	420748 <ferror@plt+0x1c7b8>
  4314ac:	mov	x3, x0
  4314b0:	mov	w2, w21
  4314b4:	mov	w1, w20
  4314b8:	mov	x0, x24
  4314bc:	bl	409844 <ferror@plt+0x58b4>
  4314c0:	mov	w0, #0x0                   	// #0
  4314c4:	ldp	x19, x20, [sp, #16]
  4314c8:	ldp	x21, x22, [sp, #32]
  4314cc:	ldp	x23, x24, [sp, #48]
  4314d0:	ldp	x29, x30, [sp], #64
  4314d4:	ret
  4314d8:	str	x0, [x23]
  4314dc:	mov	w0, #0x1                   	// #1
  4314e0:	b	4314c4 <ferror@plt+0x2d534>
  4314e4:	stp	x29, x30, [sp, #-64]!
  4314e8:	mov	x29, sp
  4314ec:	stp	x19, x20, [sp, #16]
  4314f0:	stp	x21, x22, [sp, #32]
  4314f4:	stp	x23, x24, [sp, #48]
  4314f8:	mov	x22, x0
  4314fc:	mov	x21, x1
  431500:	mov	x23, x3
  431504:	mov	x24, x4
  431508:	cmp	x2, #0x0
  43150c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  431510:	csel	x19, x2, x0, ge  // ge = tcont
  431514:	mov	x2, x19
  431518:	mov	x1, x21
  43151c:	ldr	w0, [x22, #112]
  431520:	bl	403d50 <read@plt>
  431524:	tbz	x0, #63, 431590 <ferror@plt+0x2d600>
  431528:	bl	403e80 <__errno_location@plt>
  43152c:	ldr	w20, [x0]
  431530:	str	xzr, [x23]
  431534:	cmp	w20, #0x4
  431538:	b.eq	431514 <ferror@plt+0x2d584>  // b.none
  43153c:	mov	w0, #0x3                   	// #3
  431540:	cmp	w20, #0xb
  431544:	b.eq	43157c <ferror@plt+0x2d5ec>  // b.none
  431548:	bl	43ad7c <ferror@plt+0x36dec>
  43154c:	mov	w19, w0
  431550:	mov	w0, w20
  431554:	bl	437964 <ferror@plt+0x339d4>
  431558:	mov	w21, w0
  43155c:	mov	w0, w20
  431560:	bl	420748 <ferror@plt+0x1c7b8>
  431564:	mov	x3, x0
  431568:	mov	w2, w21
  43156c:	mov	w1, w19
  431570:	mov	x0, x24
  431574:	bl	409844 <ferror@plt+0x58b4>
  431578:	mov	w0, #0x0                   	// #0
  43157c:	ldp	x19, x20, [sp, #16]
  431580:	ldp	x21, x22, [sp, #32]
  431584:	ldp	x23, x24, [sp, #48]
  431588:	ldp	x29, x30, [sp], #64
  43158c:	ret
  431590:	str	x0, [x23]
  431594:	cmp	x0, #0x0
  431598:	cset	w0, le
  43159c:	add	w0, w0, #0x1
  4315a0:	b	43157c <ferror@plt+0x2d5ec>
  4315a4:	stp	x29, x30, [sp, #-192]!
  4315a8:	mov	x29, sp
  4315ac:	stp	x19, x20, [sp, #16]
  4315b0:	mov	x19, x0
  4315b4:	cbz	x0, 431618 <ferror@plt+0x2d688>
  4315b8:	stp	x21, x22, [sp, #32]
  4315bc:	mov	x20, x1
  4315c0:	mov	x21, x2
  4315c4:	cbz	x1, 43163c <ferror@plt+0x2d6ac>
  4315c8:	cbz	x2, 4315d4 <ferror@plt+0x2d644>
  4315cc:	ldr	x0, [x2]
  4315d0:	cbnz	x0, 431668 <ferror@plt+0x2d6d8>
  4315d4:	ldrb	w1, [x20]
  4315d8:	cmp	w1, #0x72
  4315dc:	b.eq	431694 <ferror@plt+0x2d704>  // b.none
  4315e0:	cmp	w1, #0x77
  4315e4:	b.eq	431908 <ferror@plt+0x2d978>  // b.none
  4315e8:	cmp	w1, #0x61
  4315ec:	b.eq	431940 <ferror@plt+0x2d9b0>  // b.none
  4315f0:	mov	x3, x20
  4315f4:	adrp	x2, 479000 <ferror@plt+0x75070>
  4315f8:	add	x2, x2, #0x758
  4315fc:	mov	w1, #0x10                  	// #16
  431600:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  431604:	add	x0, x0, #0xb60
  431608:	bl	414944 <ferror@plt+0x109b4>
  43160c:	mov	x19, #0x0                   	// #0
  431610:	ldp	x21, x22, [sp, #32]
  431614:	b	431784 <ferror@plt+0x2d7f4>
  431618:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  43161c:	add	x2, x2, #0x18
  431620:	adrp	x1, 479000 <ferror@plt+0x75070>
  431624:	add	x1, x1, #0x778
  431628:	add	x1, x1, #0x28
  43162c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  431630:	add	x0, x0, #0xb60
  431634:	bl	4149c4 <ferror@plt+0x10a34>
  431638:	b	431784 <ferror@plt+0x2d7f4>
  43163c:	adrp	x2, 479000 <ferror@plt+0x75070>
  431640:	add	x2, x2, #0x720
  431644:	adrp	x1, 479000 <ferror@plt+0x75070>
  431648:	add	x1, x1, #0x778
  43164c:	add	x1, x1, #0x28
  431650:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  431654:	add	x0, x0, #0xb60
  431658:	bl	4149c4 <ferror@plt+0x10a34>
  43165c:	mov	x19, x20
  431660:	ldp	x21, x22, [sp, #32]
  431664:	b	431784 <ferror@plt+0x2d7f4>
  431668:	adrp	x2, 479000 <ferror@plt+0x75070>
  43166c:	add	x2, x2, #0x730
  431670:	adrp	x1, 479000 <ferror@plt+0x75070>
  431674:	add	x1, x1, #0x778
  431678:	add	x1, x1, #0x28
  43167c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  431680:	add	x0, x0, #0xb60
  431684:	bl	4149c4 <ferror@plt+0x10a34>
  431688:	mov	x19, #0x0                   	// #0
  43168c:	ldp	x21, x22, [sp, #32]
  431690:	b	431784 <ferror@plt+0x2d7f4>
  431694:	ldrb	w0, [x20, #1]
  431698:	cbz	w0, 4317d4 <ferror@plt+0x2d844>
  43169c:	cmp	w0, #0x2b
  4316a0:	b.ne	431918 <ferror@plt+0x2d988>  // b.any
  4316a4:	mov	w0, #0x1                   	// #1
  4316a8:	ldrb	w1, [x20, #2]
  4316ac:	cbnz	w1, 431918 <ferror@plt+0x2d988>
  4316b0:	orr	w20, w0, #0x8
  4316b4:	cmp	w20, #0xa
  4316b8:	b.eq	4317e0 <ferror@plt+0x2d850>  // b.none
  4316bc:	b.ls	43179c <ferror@plt+0x2d80c>  // b.plast
  4316c0:	mov	w1, #0x442                 	// #1090
  4316c4:	cmp	w20, #0xc
  4316c8:	b.ne	4317a8 <ferror@plt+0x2d818>  // b.any
  4316cc:	mov	w2, #0x1b6                 	// #438
  4316d0:	mov	x0, x19
  4316d4:	bl	4037b0 <open@plt>
  4316d8:	mov	w22, w0
  4316dc:	cmn	w0, #0x1
  4316e0:	b.eq	431800 <ferror@plt+0x2d870>  // b.none
  4316e4:	add	x2, sp, #0x40
  4316e8:	mov	w1, w0
  4316ec:	mov	w0, #0x0                   	// #0
  4316f0:	bl	403dc0 <__fxstat@plt>
  4316f4:	cmn	w0, #0x1
  4316f8:	b.eq	431844 <ferror@plt+0x2d8b4>  // b.none
  4316fc:	mov	x0, #0x78                  	// #120
  431700:	bl	41334c <ferror@plt+0xf3bc>
  431704:	mov	x19, x0
  431708:	ldr	w0, [sp, #80]
  43170c:	and	w1, w0, #0xf000
  431710:	mov	w2, #0xb000                	// #45056
  431714:	and	w0, w0, w2
  431718:	cmp	w1, #0x8, lsl #12
  43171c:	mov	w1, #0x2000                	// #8192
  431720:	ccmp	w0, w1, #0x4, ne  // ne = any
  431724:	cset	w1, eq  // eq = none
  431728:	ldrb	w0, [x19, #94]
  43172c:	bfi	w0, w1, #5, #1
  431730:	strb	w0, [x19, #94]
  431734:	cmp	w20, #0x4
  431738:	b.eq	4318a0 <ferror@plt+0x2d910>  // b.none
  43173c:	b.hi	4318b4 <ferror@plt+0x2d924>  // b.pmore
  431740:	cmp	w20, #0x1
  431744:	b.ne	431898 <ferror@plt+0x2d908>  // b.any
  431748:	ldrb	w0, [x19, #94]
  43174c:	orr	w0, w0, #0x8
  431750:	and	w0, w0, #0xffffffef
  431754:	strb	w0, [x19, #94]
  431758:	mov	x0, x19
  43175c:	bl	43770c <ferror@plt+0x3377c>
  431760:	ldrb	w0, [x19, #94]
  431764:	orr	w0, w0, #0x4
  431768:	strb	w0, [x19, #94]
  43176c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  431770:	add	x0, x0, #0x858
  431774:	add	x0, x0, #0x30
  431778:	str	x0, [x19, #8]
  43177c:	str	w22, [x19, #112]
  431780:	ldp	x21, x22, [sp, #32]
  431784:	mov	x0, x19
  431788:	ldp	x19, x20, [sp, #16]
  43178c:	ldp	x29, x30, [sp], #192
  431790:	ret
  431794:	mov	w0, #0x2                   	// #2
  431798:	b	4316a8 <ferror@plt+0x2d718>
  43179c:	mov	w1, #0x2                   	// #2
  4317a0:	cmp	w20, #0x9
  4317a4:	b.eq	4316cc <ferror@plt+0x2d73c>  // b.none
  4317a8:	str	x23, [sp, #48]
  4317ac:	mov	x4, #0x0                   	// #0
  4317b0:	adrp	x3, 479000 <ferror@plt+0x75070>
  4317b4:	add	x3, x3, #0x778
  4317b8:	add	x3, x3, #0x40
  4317bc:	mov	w2, #0x20b                 	// #523
  4317c0:	adrp	x1, 479000 <ferror@plt+0x75070>
  4317c4:	add	x1, x1, #0x6f8
  4317c8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4317cc:	add	x0, x0, #0xb60
  4317d0:	bl	4274b0 <ferror@plt+0x23520>
  4317d4:	mov	w20, #0x1                   	// #1
  4317d8:	mov	w1, #0x0                   	// #0
  4317dc:	b	4316cc <ferror@plt+0x2d73c>
  4317e0:	mov	w1, #0x242                 	// #578
  4317e4:	b	4316cc <ferror@plt+0x2d73c>
  4317e8:	mov	w20, #0x2                   	// #2
  4317ec:	mov	w1, #0x241                 	// #577
  4317f0:	b	4316cc <ferror@plt+0x2d73c>
  4317f4:	mov	w20, #0x4                   	// #4
  4317f8:	mov	w1, #0x441                 	// #1089
  4317fc:	b	4316cc <ferror@plt+0x2d73c>
  431800:	bl	403e80 <__errno_location@plt>
  431804:	ldr	w22, [x0]
  431808:	bl	40a048 <ferror@plt+0x60b8>
  43180c:	mov	w19, w0
  431810:	mov	w0, w22
  431814:	bl	40a08c <ferror@plt+0x60fc>
  431818:	mov	w20, w0
  43181c:	mov	w0, w22
  431820:	bl	420748 <ferror@plt+0x1c7b8>
  431824:	mov	x3, x0
  431828:	mov	w2, w20
  43182c:	mov	w1, w19
  431830:	mov	x0, x21
  431834:	bl	409844 <ferror@plt+0x58b4>
  431838:	mov	x19, #0x0                   	// #0
  43183c:	ldp	x21, x22, [sp, #32]
  431840:	b	431784 <ferror@plt+0x2d7f4>
  431844:	str	x23, [sp, #48]
  431848:	bl	403e80 <__errno_location@plt>
  43184c:	ldr	w23, [x0]
  431850:	mov	w0, w22
  431854:	bl	4039c0 <close@plt>
  431858:	bl	40a048 <ferror@plt+0x60b8>
  43185c:	mov	w19, w0
  431860:	mov	w0, w23
  431864:	bl	40a08c <ferror@plt+0x60fc>
  431868:	mov	w20, w0
  43186c:	mov	w0, w23
  431870:	bl	420748 <ferror@plt+0x1c7b8>
  431874:	mov	x3, x0
  431878:	mov	w2, w20
  43187c:	mov	w1, w19
  431880:	mov	x0, x21
  431884:	bl	409844 <ferror@plt+0x58b4>
  431888:	mov	x19, #0x0                   	// #0
  43188c:	ldp	x21, x22, [sp, #32]
  431890:	ldr	x23, [sp, #48]
  431894:	b	431784 <ferror@plt+0x2d7f4>
  431898:	cmp	w20, #0x2
  43189c:	b.ne	4318c4 <ferror@plt+0x2d934>  // b.any
  4318a0:	ldrb	w0, [x19, #94]
  4318a4:	and	w0, w0, #0xfffffff7
  4318a8:	orr	w0, w0, #0x10
  4318ac:	strb	w0, [x19, #94]
  4318b0:	b	431758 <ferror@plt+0x2d7c8>
  4318b4:	cmp	w20, #0xa
  4318b8:	b.hi	4318f0 <ferror@plt+0x2d960>  // b.pmore
  4318bc:	cmp	w20, #0x8
  4318c0:	b.hi	4318f8 <ferror@plt+0x2d968>  // b.pmore
  4318c4:	str	x23, [sp, #48]
  4318c8:	mov	x4, #0x0                   	// #0
  4318cc:	adrp	x3, 479000 <ferror@plt+0x75070>
  4318d0:	add	x3, x3, #0x778
  4318d4:	add	x3, x3, #0x40
  4318d8:	mov	w2, #0x23d                 	// #573
  4318dc:	adrp	x1, 479000 <ferror@plt+0x75070>
  4318e0:	add	x1, x1, #0x6f8
  4318e4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4318e8:	add	x0, x0, #0xb60
  4318ec:	bl	4274b0 <ferror@plt+0x23520>
  4318f0:	cmp	w20, #0xc
  4318f4:	b.ne	4318c4 <ferror@plt+0x2d934>  // b.any
  4318f8:	ldrb	w0, [x19, #94]
  4318fc:	orr	w0, w0, #0x18
  431900:	strb	w0, [x19, #94]
  431904:	b	431758 <ferror@plt+0x2d7c8>
  431908:	ldrb	w0, [x20, #1]
  43190c:	cbz	w0, 4317e8 <ferror@plt+0x2d858>
  431910:	cmp	w0, #0x2b
  431914:	b.eq	431794 <ferror@plt+0x2d804>  // b.none
  431918:	mov	x3, x20
  43191c:	adrp	x2, 479000 <ferror@plt+0x75070>
  431920:	add	x2, x2, #0x758
  431924:	mov	w1, #0x10                  	// #16
  431928:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43192c:	add	x0, x0, #0xb60
  431930:	bl	414944 <ferror@plt+0x109b4>
  431934:	mov	x19, #0x0                   	// #0
  431938:	ldp	x21, x22, [sp, #32]
  43193c:	b	431784 <ferror@plt+0x2d7f4>
  431940:	ldrb	w0, [x20, #1]
  431944:	cbz	w0, 4317f4 <ferror@plt+0x2d864>
  431948:	cmp	w0, #0x2b
  43194c:	b.ne	431918 <ferror@plt+0x2d988>  // b.any
  431950:	mov	w0, #0x4                   	// #4
  431954:	b	4316a8 <ferror@plt+0x2d718>
  431958:	stp	x29, x30, [sp, #-160]!
  43195c:	mov	x29, sp
  431960:	stp	x19, x20, [sp, #16]
  431964:	mov	w20, w0
  431968:	mov	x0, #0x78                  	// #120
  43196c:	bl	41334c <ferror@plt+0xf3bc>
  431970:	mov	x19, x0
  431974:	bl	43770c <ferror@plt+0x3377c>
  431978:	adrp	x1, 49b000 <ferror@plt+0x97070>
  43197c:	add	x1, x1, #0x858
  431980:	add	x1, x1, #0x30
  431984:	str	x1, [x19, #8]
  431988:	str	w20, [x19, #112]
  43198c:	add	x2, sp, #0x20
  431990:	mov	w1, w20
  431994:	mov	w0, #0x0                   	// #0
  431998:	bl	403dc0 <__fxstat@plt>
  43199c:	cbnz	w0, 4319e4 <ferror@plt+0x2da54>
  4319a0:	ldr	w0, [sp, #48]
  4319a4:	and	w1, w0, #0xf000
  4319a8:	mov	w2, #0xb000                	// #45056
  4319ac:	and	w0, w0, w2
  4319b0:	cmp	w1, #0x8, lsl #12
  4319b4:	mov	w1, #0x2000                	// #8192
  4319b8:	ccmp	w0, w1, #0x4, ne  // ne = any
  4319bc:	cset	w1, eq  // eq = none
  4319c0:	ldrb	w0, [x19, #94]
  4319c4:	bfi	w0, w1, #5, #1
  4319c8:	strb	w0, [x19, #94]
  4319cc:	mov	x0, x19
  4319d0:	bl	4310f0 <ferror@plt+0x2d160>
  4319d4:	mov	x0, x19
  4319d8:	ldp	x19, x20, [sp, #16]
  4319dc:	ldp	x29, x30, [sp], #160
  4319e0:	ret
  4319e4:	ldrb	w0, [x19, #94]
  4319e8:	and	w0, w0, #0xffffffdf
  4319ec:	strb	w0, [x19, #94]
  4319f0:	b	4319cc <ferror@plt+0x2da3c>
  4319f4:	ldr	w0, [x0, #112]
  4319f8:	ret
  4319fc:	stp	x29, x30, [sp, #-48]!
  431a00:	mov	x29, sp
  431a04:	stp	x19, x20, [sp, #16]
  431a08:	str	x21, [sp, #32]
  431a0c:	mov	w21, w0
  431a10:	mov	x20, x1
  431a14:	mov	x19, x2
  431a18:	cbnz	x2, 431a38 <ferror@plt+0x2daa8>
  431a1c:	mov	x0, #0x1                   	// #1
  431a20:	b	431a5c <ferror@plt+0x2dacc>
  431a24:	bl	403e80 <__errno_location@plt>
  431a28:	ldr	w0, [x0]
  431a2c:	cmp	w0, #0x4
  431a30:	b.ne	431a6c <ferror@plt+0x2dadc>  // b.any
  431a34:	cbz	x19, 431a58 <ferror@plt+0x2dac8>
  431a38:	mov	x2, x19
  431a3c:	mov	x1, x20
  431a40:	mov	w0, w21
  431a44:	bl	403a20 <write@plt>
  431a48:	tbnz	x0, #63, 431a24 <ferror@plt+0x2da94>
  431a4c:	sub	x19, x19, x0
  431a50:	add	x20, x20, x0
  431a54:	b	431a34 <ferror@plt+0x2daa4>
  431a58:	mov	x0, #0x1                   	// #1
  431a5c:	ldp	x19, x20, [sp, #16]
  431a60:	ldr	x21, [sp, #32]
  431a64:	ldp	x29, x30, [sp], #48
  431a68:	ret
  431a6c:	mov	x0, #0x0                   	// #0
  431a70:	b	431a5c <ferror@plt+0x2dacc>
  431a74:	stp	x29, x30, [sp, #-64]!
  431a78:	mov	x29, sp
  431a7c:	str	x19, [sp, #16]
  431a80:	mov	w19, w0
  431a84:	str	w1, [sp, #44]
  431a88:	bl	403e80 <__errno_location@plt>
  431a8c:	ldr	w0, [x0]
  431a90:	str	w0, [sp, #60]
  431a94:	mov	x2, #0x4                   	// #4
  431a98:	add	x1, sp, #0x2c
  431a9c:	mov	w0, w19
  431aa0:	bl	4319fc <ferror@plt+0x2da6c>
  431aa4:	mov	x2, #0x4                   	// #4
  431aa8:	add	x1, sp, #0x3c
  431aac:	mov	w0, w19
  431ab0:	bl	4319fc <ferror@plt+0x2da6c>
  431ab4:	mov	w0, #0x1                   	// #1
  431ab8:	bl	4034a0 <_exit@plt>
  431abc:	cmp	w1, w0
  431ac0:	b.ge	431acc <ferror@plt+0x2db3c>  // b.tcont
  431ac4:	mov	w0, #0x0                   	// #0
  431ac8:	ret
  431acc:	stp	x29, x30, [sp, #-16]!
  431ad0:	mov	x29, sp
  431ad4:	mov	w3, w1
  431ad8:	mov	w2, #0x1                   	// #1
  431adc:	mov	w1, #0x2                   	// #2
  431ae0:	mov	w0, w3
  431ae4:	bl	403ca0 <fcntl@plt>
  431ae8:	mov	w0, #0x0                   	// #0
  431aec:	ldp	x29, x30, [sp], #16
  431af0:	ret
  431af4:	stp	x29, x30, [sp, #-48]!
  431af8:	mov	x29, sp
  431afc:	stp	x19, x20, [sp, #16]
  431b00:	str	x21, [sp, #32]
  431b04:	mov	w21, w0
  431b08:	mov	w20, w1
  431b0c:	mov	w1, w20
  431b10:	mov	w0, w21
  431b14:	bl	403e00 <dup2@plt>
  431b18:	mov	w19, w0
  431b1c:	tbz	w0, #31, 431b30 <ferror@plt+0x2dba0>
  431b20:	bl	403e80 <__errno_location@plt>
  431b24:	ldr	w2, [x0]
  431b28:	cmp	w2, #0x4
  431b2c:	b.eq	431b0c <ferror@plt+0x2db7c>  // b.none
  431b30:	mov	w0, w19
  431b34:	ldp	x19, x20, [sp, #16]
  431b38:	ldr	x21, [sp, #32]
  431b3c:	ldp	x29, x30, [sp], #48
  431b40:	ret
  431b44:	stp	x29, x30, [sp, #-64]!
  431b48:	mov	x29, sp
  431b4c:	stp	x21, x22, [sp, #32]
  431b50:	str	x23, [sp, #48]
  431b54:	mov	x23, x0
  431b58:	mov	x22, x2
  431b5c:	ldr	x0, [x1]
  431b60:	cbz	x0, 431c14 <ferror@plt+0x2dc84>
  431b64:	stp	x19, x20, [sp, #16]
  431b68:	mov	x20, x1
  431b6c:	mov	x3, #0x1                   	// #1
  431b70:	sub	x1, x1, #0x8
  431b74:	mov	w19, w3
  431b78:	add	x3, x3, #0x1
  431b7c:	ldr	x4, [x1, x3, lsl #3]
  431b80:	cbnz	x4, 431b74 <ferror@plt+0x2dbe4>
  431b84:	add	w0, w19, #0x2
  431b88:	mov	x1, #0x8                   	// #8
  431b8c:	sxtw	x0, w0
  431b90:	bl	41360c <ferror@plt+0xf67c>
  431b94:	mov	x21, x0
  431b98:	adrp	x0, 479000 <ferror@plt+0x75070>
  431b9c:	add	x0, x0, #0x7d0
  431ba0:	str	x0, [x21]
  431ba4:	str	x23, [x21, #8]
  431ba8:	cmp	w19, #0x0
  431bac:	b.le	431bfc <ferror@plt+0x2dc6c>
  431bb0:	sxtw	x3, w19
  431bb4:	add	x1, x21, #0x8
  431bb8:	ldr	x4, [x20, x3, lsl #3]
  431bbc:	str	x4, [x1, x3, lsl #3]
  431bc0:	sub	x3, x3, #0x1
  431bc4:	cmp	w3, #0x0
  431bc8:	b.gt	431bb8 <ferror@plt+0x2dc28>
  431bcc:	ldp	x19, x20, [sp, #16]
  431bd0:	cbz	x22, 431c04 <ferror@plt+0x2dc74>
  431bd4:	mov	x2, x22
  431bd8:	mov	x1, x21
  431bdc:	ldr	x0, [x21]
  431be0:	bl	403c60 <execve@plt>
  431be4:	mov	x0, x21
  431be8:	bl	413498 <ferror@plt+0xf508>
  431bec:	ldp	x21, x22, [sp, #32]
  431bf0:	ldr	x23, [sp, #48]
  431bf4:	ldp	x29, x30, [sp], #64
  431bf8:	ret
  431bfc:	ldp	x19, x20, [sp, #16]
  431c00:	b	431bd0 <ferror@plt+0x2dc40>
  431c04:	mov	x1, x21
  431c08:	ldr	x0, [x21]
  431c0c:	bl	403920 <execv@plt>
  431c10:	b	431be4 <ferror@plt+0x2dc54>
  431c14:	mov	x1, #0x8                   	// #8
  431c18:	mov	x0, #0x2                   	// #2
  431c1c:	bl	41360c <ferror@plt+0xf67c>
  431c20:	mov	x21, x0
  431c24:	adrp	x0, 479000 <ferror@plt+0x75070>
  431c28:	add	x0, x0, #0x7d0
  431c2c:	str	x0, [x21]
  431c30:	str	x23, [x21, #8]
  431c34:	b	431bd0 <ferror@plt+0x2dc40>
  431c38:	stp	x29, x30, [sp, #-32]!
  431c3c:	mov	x29, sp
  431c40:	str	x19, [sp, #16]
  431c44:	mov	x19, x0
  431c48:	ldr	w0, [x0]
  431c4c:	tbnz	w0, #31, 431c60 <ferror@plt+0x2dcd0>
  431c50:	mov	x1, #0x0                   	// #0
  431c54:	bl	41fff0 <ferror@plt+0x1c060>
  431c58:	mov	w0, #0xffffffff            	// #-1
  431c5c:	str	w0, [x19]
  431c60:	ldr	x19, [sp, #16]
  431c64:	ldp	x29, x30, [sp], #32
  431c68:	ret
  431c6c:	stp	x29, x30, [sp, #-128]!
  431c70:	mov	x29, sp
  431c74:	stp	x19, x20, [sp, #16]
  431c78:	stp	x21, x22, [sp, #32]
  431c7c:	mov	w20, w0
  431c80:	str	w1, [sp, #108]
  431c84:	str	w2, [sp, #104]
  431c88:	str	w3, [sp, #100]
  431c8c:	mov	x19, x5
  431c90:	mov	x21, x6
  431c94:	mov	w22, w7
  431c98:	cbz	x4, 431ca8 <ferror@plt+0x2dd18>
  431c9c:	mov	x0, x4
  431ca0:	bl	403b80 <chdir@plt>
  431ca4:	tbnz	w0, #31, 431d5c <ferror@plt+0x2ddcc>
  431ca8:	stp	x23, x24, [sp, #48]
  431cac:	stp	x25, x26, [sp, #64]
  431cb0:	cbz	w22, 431dcc <ferror@plt+0x2de3c>
  431cb4:	adrp	x0, 479000 <ferror@plt+0x75070>
  431cb8:	add	x0, x0, #0x7d8
  431cbc:	bl	403610 <opendir@plt>
  431cc0:	mov	x24, x0
  431cc4:	cbz	x0, 431d74 <ferror@plt+0x2dde4>
  431cc8:	mov	w25, #0xa                   	// #10
  431ccc:	mov	x26, #0x3                   	// #3
  431cd0:	mov	x0, x24
  431cd4:	bl	403950 <readdir@plt>
  431cd8:	mov	x22, x0
  431cdc:	cbz	x0, 431d50 <ferror@plt+0x2ddc0>
  431ce0:	str	xzr, [sp, #112]
  431ce4:	ldrb	w0, [x22, #19]
  431ce8:	cmp	w0, #0x2e
  431cec:	b.eq	431cd0 <ferror@plt+0x2dd40>  // b.none
  431cf0:	bl	403e80 <__errno_location@plt>
  431cf4:	mov	x23, x0
  431cf8:	str	wzr, [x0]
  431cfc:	mov	w2, w25
  431d00:	add	x1, sp, #0x70
  431d04:	add	x0, x22, #0x13
  431d08:	bl	403b40 <strtol@plt>
  431d0c:	mov	x22, x0
  431d10:	ldr	w0, [x23]
  431d14:	cbnz	w0, 431cd0 <ferror@plt+0x2dd40>
  431d18:	ldr	x0, [sp, #112]
  431d1c:	cbz	x0, 431cd0 <ferror@plt+0x2dd40>
  431d20:	ldrb	w0, [x0]
  431d24:	cbnz	w0, 431cd0 <ferror@plt+0x2dd40>
  431d28:	cmp	x22, w22, sxtw
  431d2c:	b.ne	431cd0 <ferror@plt+0x2dd40>  // b.any
  431d30:	mov	x0, x24
  431d34:	bl	403ce0 <dirfd@plt>
  431d38:	cmp	w0, w22
  431d3c:	b.eq	431cd0 <ferror@plt+0x2dd40>  // b.none
  431d40:	mov	w1, w22
  431d44:	mov	x0, x26
  431d48:	bl	431abc <ferror@plt+0x2db2c>
  431d4c:	cbz	w0, 431cd0 <ferror@plt+0x2dd40>
  431d50:	mov	x0, x24
  431d54:	bl	403990 <closedir@plt>
  431d58:	b	431dd8 <ferror@plt+0x2de48>
  431d5c:	stp	x23, x24, [sp, #48]
  431d60:	stp	x25, x26, [sp, #64]
  431d64:	stp	x27, x28, [sp, #80]
  431d68:	mov	w1, #0x0                   	// #0
  431d6c:	mov	w0, w20
  431d70:	bl	431a74 <ferror@plt+0x2dae4>
  431d74:	add	x1, sp, #0x70
  431d78:	mov	w0, #0x7                   	// #7
  431d7c:	bl	403d00 <getrlimit@plt>
  431d80:	cbnz	w0, 431d90 <ferror@plt+0x2de00>
  431d84:	ldr	x23, [sp, #120]
  431d88:	cmn	x23, #0x1
  431d8c:	b.ne	431d9c <ferror@plt+0x2de0c>  // b.any
  431d90:	mov	w0, #0x4                   	// #4
  431d94:	bl	403d80 <sysconf@plt>
  431d98:	mov	w23, w0
  431d9c:	cmp	w23, #0x0
  431da0:	b.le	431dd8 <ferror@plt+0x2de48>
  431da4:	mov	w22, #0x0                   	// #0
  431da8:	mov	x24, #0x3                   	// #3
  431dac:	mov	w1, w22
  431db0:	mov	x0, x24
  431db4:	bl	431abc <ferror@plt+0x2db2c>
  431db8:	cbnz	w0, 431dd8 <ferror@plt+0x2de48>
  431dbc:	add	w22, w22, #0x1
  431dc0:	cmp	w22, w23
  431dc4:	b.ne	431dac <ferror@plt+0x2de1c>  // b.any
  431dc8:	b	431dd8 <ferror@plt+0x2de48>
  431dcc:	mov	w1, w20
  431dd0:	mov	x0, #0x0                   	// #0
  431dd4:	bl	431abc <ferror@plt+0x2db2c>
  431dd8:	ldr	w0, [sp, #108]
  431ddc:	tbz	w0, #31, 431e88 <ferror@plt+0x2def8>
  431de0:	ldr	w0, [sp, #160]
  431de4:	cbz	w0, 431eb0 <ferror@plt+0x2df20>
  431de8:	stp	x27, x28, [sp, #80]
  431dec:	ldr	w0, [sp, #104]
  431df0:	tbz	w0, #31, 431f0c <ferror@plt+0x2df7c>
  431df4:	ldr	w0, [sp, #144]
  431df8:	cbnz	w0, 431f30 <ferror@plt+0x2dfa0>
  431dfc:	ldr	w0, [sp, #100]
  431e00:	tbz	w0, #31, 431fb0 <ferror@plt+0x2e020>
  431e04:	ldr	w0, [sp, #152]
  431e08:	cbnz	w0, 431fd4 <ferror@plt+0x2e044>
  431e0c:	ldr	x0, [sp, #176]
  431e10:	cbz	x0, 431e20 <ferror@plt+0x2de90>
  431e14:	ldr	x0, [sp, #184]
  431e18:	ldr	x1, [sp, #176]
  431e1c:	blr	x1
  431e20:	ldr	x22, [x19]
  431e24:	ldr	w0, [sp, #168]
  431e28:	cbz	w0, 431e30 <ferror@plt+0x2dea0>
  431e2c:	add	x19, x19, #0x8
  431e30:	ldrb	w0, [x22]
  431e34:	cbz	w0, 432020 <ferror@plt+0x2e090>
  431e38:	ldr	w0, [sp, #128]
  431e3c:	ldr	w1, [sp, #136]
  431e40:	orr	w0, w0, w1
  431e44:	cbz	w0, 431e58 <ferror@plt+0x2dec8>
  431e48:	mov	w1, #0x2f                  	// #47
  431e4c:	mov	x0, x22
  431e50:	bl	403c40 <strchr@plt>
  431e54:	cbz	x0, 432054 <ferror@plt+0x2e0c4>
  431e58:	cbz	x21, 432030 <ferror@plt+0x2e0a0>
  431e5c:	mov	x2, x21
  431e60:	mov	x1, x19
  431e64:	mov	x0, x22
  431e68:	bl	403c60 <execve@plt>
  431e6c:	bl	403e80 <__errno_location@plt>
  431e70:	ldr	w0, [x0]
  431e74:	cmp	w0, #0x8
  431e78:	b.eq	432040 <ferror@plt+0x2e0b0>  // b.none
  431e7c:	mov	w1, #0x1                   	// #1
  431e80:	mov	w0, w20
  431e84:	bl	431a74 <ferror@plt+0x2dae4>
  431e88:	mov	w1, #0x0                   	// #0
  431e8c:	bl	431af4 <ferror@plt+0x2db64>
  431e90:	tbnz	w0, #31, 431ea0 <ferror@plt+0x2df10>
  431e94:	add	x0, sp, #0x6c
  431e98:	bl	431c38 <ferror@plt+0x2dca8>
  431e9c:	b	431de8 <ferror@plt+0x2de58>
  431ea0:	stp	x27, x28, [sp, #80]
  431ea4:	mov	w1, #0x2                   	// #2
  431ea8:	mov	w0, w20
  431eac:	bl	431a74 <ferror@plt+0x2dae4>
  431eb0:	mov	w1, #0x0                   	// #0
  431eb4:	adrp	x0, 442000 <ferror@plt+0x3e070>
  431eb8:	add	x0, x0, #0xf90
  431ebc:	bl	4037b0 <open@plt>
  431ec0:	str	w0, [sp, #112]
  431ec4:	cmn	w0, #0x1
  431ec8:	b.eq	431ee0 <ferror@plt+0x2df50>  // b.none
  431ecc:	mov	w1, #0x0                   	// #0
  431ed0:	bl	431af4 <ferror@plt+0x2db64>
  431ed4:	add	x0, sp, #0x70
  431ed8:	bl	431c38 <ferror@plt+0x2dca8>
  431edc:	b	431de8 <ferror@plt+0x2de58>
  431ee0:	stp	x27, x28, [sp, #80]
  431ee4:	adrp	x4, 479000 <ferror@plt+0x75070>
  431ee8:	add	x4, x4, #0x7e8
  431eec:	adrp	x3, 479000 <ferror@plt+0x75070>
  431ef0:	add	x3, x3, #0xdb0
  431ef4:	mov	w2, #0x4a2                 	// #1186
  431ef8:	adrp	x1, 479000 <ferror@plt+0x75070>
  431efc:	add	x1, x1, #0x7f8
  431f00:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  431f04:	add	x0, x0, #0xb60
  431f08:	bl	4274b0 <ferror@plt+0x23520>
  431f0c:	mov	w1, #0x1                   	// #1
  431f10:	bl	431af4 <ferror@plt+0x2db64>
  431f14:	tbnz	w0, #31, 431f24 <ferror@plt+0x2df94>
  431f18:	add	x0, sp, #0x68
  431f1c:	bl	431c38 <ferror@plt+0x2dca8>
  431f20:	b	431dfc <ferror@plt+0x2de6c>
  431f24:	mov	w1, #0x2                   	// #2
  431f28:	mov	w0, w20
  431f2c:	bl	431a74 <ferror@plt+0x2dae4>
  431f30:	adrp	x23, 442000 <ferror@plt+0x3e070>
  431f34:	add	x23, x23, #0xf90
  431f38:	mov	w24, #0x1                   	// #1
  431f3c:	mov	w1, w24
  431f40:	mov	x0, x23
  431f44:	bl	4037b0 <open@plt>
  431f48:	mov	w22, w0
  431f4c:	tbz	w0, #31, 431f94 <ferror@plt+0x2e004>
  431f50:	bl	403e80 <__errno_location@plt>
  431f54:	ldr	w0, [x0]
  431f58:	cmp	w0, #0x4
  431f5c:	b.eq	431f3c <ferror@plt+0x2dfac>  // b.none
  431f60:	str	w22, [sp, #112]
  431f64:	cmn	w22, #0x1
  431f68:	b.ne	431f98 <ferror@plt+0x2e008>  // b.any
  431f6c:	adrp	x4, 479000 <ferror@plt+0x75070>
  431f70:	add	x4, x4, #0x808
  431f74:	adrp	x3, 479000 <ferror@plt+0x75070>
  431f78:	add	x3, x3, #0xdb0
  431f7c:	mov	w2, #0x4b5                 	// #1205
  431f80:	adrp	x1, 479000 <ferror@plt+0x75070>
  431f84:	add	x1, x1, #0x7f8
  431f88:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  431f8c:	add	x0, x0, #0xb60
  431f90:	bl	4274b0 <ferror@plt+0x23520>
  431f94:	str	w0, [sp, #112]
  431f98:	mov	w1, #0x1                   	// #1
  431f9c:	mov	w0, w22
  431fa0:	bl	431af4 <ferror@plt+0x2db64>
  431fa4:	add	x0, sp, #0x70
  431fa8:	bl	431c38 <ferror@plt+0x2dca8>
  431fac:	b	431dfc <ferror@plt+0x2de6c>
  431fb0:	mov	w1, #0x2                   	// #2
  431fb4:	bl	431af4 <ferror@plt+0x2db64>
  431fb8:	tbnz	w0, #31, 431fc8 <ferror@plt+0x2e038>
  431fbc:	add	x0, sp, #0x64
  431fc0:	bl	431c38 <ferror@plt+0x2dca8>
  431fc4:	b	431e0c <ferror@plt+0x2de7c>
  431fc8:	mov	w1, #0x2                   	// #2
  431fcc:	mov	w0, w20
  431fd0:	bl	431a74 <ferror@plt+0x2dae4>
  431fd4:	adrp	x23, 442000 <ferror@plt+0x3e070>
  431fd8:	add	x23, x23, #0xf90
  431fdc:	mov	w24, #0x1                   	// #1
  431fe0:	mov	w1, w24
  431fe4:	mov	x0, x23
  431fe8:	bl	4037b0 <open@plt>
  431fec:	mov	w22, w0
  431ff0:	tbz	w0, #31, 432004 <ferror@plt+0x2e074>
  431ff4:	bl	403e80 <__errno_location@plt>
  431ff8:	ldr	w0, [x0]
  431ffc:	cmp	w0, #0x4
  432000:	b.eq	431fe0 <ferror@plt+0x2e050>  // b.none
  432004:	str	w22, [sp, #112]
  432008:	mov	w1, #0x2                   	// #2
  43200c:	mov	w0, w22
  432010:	bl	431af4 <ferror@plt+0x2db64>
  432014:	add	x0, sp, #0x70
  432018:	bl	431c38 <ferror@plt+0x2dca8>
  43201c:	b	431e0c <ferror@plt+0x2de7c>
  432020:	bl	403e80 <__errno_location@plt>
  432024:	mov	w1, #0x2                   	// #2
  432028:	str	w1, [x0]
  43202c:	b	431e7c <ferror@plt+0x2deec>
  432030:	mov	x1, x19
  432034:	mov	x0, x22
  432038:	bl	403920 <execv@plt>
  43203c:	b	431e6c <ferror@plt+0x2dedc>
  432040:	mov	x2, x21
  432044:	mov	x1, x19
  432048:	mov	x0, x22
  43204c:	bl	431b44 <ferror@plt+0x2dbb4>
  432050:	b	431e7c <ferror@plt+0x2deec>
  432054:	ldr	w0, [sp, #136]
  432058:	cbnz	w0, 432078 <ferror@plt+0x2e0e8>
  43205c:	ldr	w0, [sp, #128]
  432060:	cbz	w0, 432218 <ferror@plt+0x2e288>
  432064:	adrp	x0, 478000 <ferror@plt+0x74070>
  432068:	add	x0, x0, #0xe58
  43206c:	bl	4090ec <ferror@plt+0x515c>
  432070:	mov	x23, x0
  432074:	b	43209c <ferror@plt+0x2e10c>
  432078:	adrp	x1, 478000 <ferror@plt+0x74070>
  43207c:	add	x1, x1, #0xe58
  432080:	mov	x0, x21
  432084:	bl	408e1c <ferror@plt+0x4e8c>
  432088:	mov	x23, x0
  43208c:	ldr	w0, [sp, #128]
  432090:	cmp	w0, #0x0
  432094:	ccmp	x23, #0x0, #0x0, ne  // ne = any
  432098:	b.eq	432064 <ferror@plt+0x2e0d4>  // b.none
  43209c:	cbz	x23, 4320f4 <ferror@plt+0x2e164>
  4320a0:	mov	x0, x22
  4320a4:	bl	4034d0 <strlen@plt>
  4320a8:	add	x27, x0, #0x1
  4320ac:	mov	x0, x23
  4320b0:	bl	4034d0 <strlen@plt>
  4320b4:	mov	x24, x0
  4320b8:	add	x25, x0, #0x1
  4320bc:	add	x0, x25, x27
  4320c0:	bl	41334c <ferror@plt+0xf3bc>
  4320c4:	mov	x26, x0
  4320c8:	add	x25, x0, x25
  4320cc:	mov	x2, x27
  4320d0:	mov	x1, x22
  4320d4:	mov	x0, x25
  4320d8:	bl	403460 <memcpy@plt>
  4320dc:	add	x27, x26, x24
  4320e0:	mov	w0, #0x2f                  	// #47
  4320e4:	strb	w0, [x26, x24]
  4320e8:	str	wzr, [sp, #96]
  4320ec:	mov	w28, #0x1                   	// #1
  4320f0:	b	432164 <ferror@plt+0x2e1d4>
  4320f4:	adrp	x23, 478000 <ferror@plt+0x74070>
  4320f8:	add	x23, x23, #0xe38
  4320fc:	b	4320a0 <ferror@plt+0x2e110>
  432100:	mov	x22, x23
  432104:	mov	x23, x25
  432108:	b	4321a4 <ferror@plt+0x2e214>
  43210c:	mov	x23, x25
  432110:	b	4321a4 <ferror@plt+0x2e214>
  432114:	mov	x1, x19
  432118:	mov	x0, x23
  43211c:	bl	403920 <execv@plt>
  432120:	b	4321b8 <ferror@plt+0x2e228>
  432124:	mov	x2, x21
  432128:	mov	x1, x19
  43212c:	mov	x0, x23
  432130:	bl	431b44 <ferror@plt+0x2dbb4>
  432134:	b	4321cc <ferror@plt+0x2e23c>
  432138:	cmp	w0, #0x2
  43213c:	b.eq	432158 <ferror@plt+0x2e1c8>  // b.none
  432140:	mov	x0, x26
  432144:	bl	413498 <ferror@plt+0xf508>
  432148:	b	431e7c <ferror@plt+0x2deec>
  43214c:	sub	w0, w0, #0x13
  432150:	cmp	w0, #0x1
  432154:	b.hi	432140 <ferror@plt+0x2e1b0>  // b.pmore
  432158:	mov	x23, x22
  43215c:	ldrb	w0, [x23], #1
  432160:	cbz	w0, 4321fc <ferror@plt+0x2e26c>
  432164:	ldrb	w0, [x23]
  432168:	cmp	w0, #0x3a
  43216c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  432170:	b.eq	432100 <ferror@plt+0x2e170>  // b.none
  432174:	mov	x22, x23
  432178:	ldrb	w0, [x22, #1]!
  43217c:	cmp	w0, #0x3a
  432180:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  432184:	b.ne	432178 <ferror@plt+0x2e1e8>  // b.any
  432188:	cmp	x23, x22
  43218c:	b.eq	43210c <ferror@plt+0x2e17c>  // b.none
  432190:	sub	x2, x22, x23
  432194:	mov	x1, x23
  432198:	sub	x0, x27, x2
  43219c:	bl	403460 <memcpy@plt>
  4321a0:	mov	x23, x0
  4321a4:	cbz	x21, 432114 <ferror@plt+0x2e184>
  4321a8:	mov	x2, x21
  4321ac:	mov	x1, x19
  4321b0:	mov	x0, x23
  4321b4:	bl	403c60 <execve@plt>
  4321b8:	bl	403e80 <__errno_location@plt>
  4321bc:	mov	x24, x0
  4321c0:	ldr	w0, [x0]
  4321c4:	cmp	w0, #0x8
  4321c8:	b.eq	432124 <ferror@plt+0x2e194>  // b.none
  4321cc:	ldr	w0, [x24]
  4321d0:	cmp	w0, #0xd
  4321d4:	b.eq	4321f4 <ferror@plt+0x2e264>  // b.none
  4321d8:	b.le	432138 <ferror@plt+0x2e1a8>
  4321dc:	cmp	w0, #0x6e
  4321e0:	b.eq	432158 <ferror@plt+0x2e1c8>  // b.none
  4321e4:	b.le	43214c <ferror@plt+0x2e1bc>
  4321e8:	cmp	w0, #0x74
  4321ec:	b.eq	432158 <ferror@plt+0x2e1c8>  // b.none
  4321f0:	b	432140 <ferror@plt+0x2e1b0>
  4321f4:	str	w28, [sp, #96]
  4321f8:	b	432158 <ferror@plt+0x2e1c8>
  4321fc:	ldr	w0, [sp, #96]
  432200:	cbz	w0, 43220c <ferror@plt+0x2e27c>
  432204:	mov	w0, #0xd                   	// #13
  432208:	str	w0, [x24]
  43220c:	mov	x0, x26
  432210:	bl	413498 <ferror@plt+0xf508>
  432214:	b	431e7c <ferror@plt+0x2deec>
  432218:	adrp	x23, 478000 <ferror@plt+0x74070>
  43221c:	add	x23, x23, #0xe38
  432220:	b	4320a0 <ferror@plt+0x2e110>
  432224:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  432228:	ldr	w0, [x0, #8]
  43222c:	cbz	w0, 43223c <ferror@plt+0x2e2ac>
  432230:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  432234:	ldr	w0, [x0, #8]
  432238:	ret
  43223c:	stp	x29, x30, [sp, #-16]!
  432240:	mov	x29, sp
  432244:	adrp	x0, 479000 <ferror@plt+0x75070>
  432248:	add	x0, x0, #0x820
  43224c:	bl	41a890 <ferror@plt+0x16900>
  432250:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  432254:	str	w0, [x1, #8]
  432258:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43225c:	ldr	w0, [x0, #8]
  432260:	ldp	x29, x30, [sp], #16
  432264:	ret
  432268:	stp	x29, x30, [sp, #-48]!
  43226c:	mov	x29, sp
  432270:	stp	x19, x20, [sp, #16]
  432274:	mov	x19, x1
  432278:	bl	403600 <pipe@plt>
  43227c:	tbnz	w0, #31, 432290 <ferror@plt+0x2e300>
  432280:	mov	w0, #0x1                   	// #1
  432284:	ldp	x19, x20, [sp, #16]
  432288:	ldp	x29, x30, [sp], #48
  43228c:	ret
  432290:	str	x21, [sp, #32]
  432294:	bl	403e80 <__errno_location@plt>
  432298:	ldr	w21, [x0]
  43229c:	bl	432224 <ferror@plt+0x2e294>
  4322a0:	mov	w20, w0
  4322a4:	mov	w0, w21
  4322a8:	bl	420748 <ferror@plt+0x1c7b8>
  4322ac:	mov	x4, x0
  4322b0:	adrp	x3, 479000 <ferror@plt+0x75070>
  4322b4:	add	x3, x3, #0x838
  4322b8:	mov	w2, #0x13                  	// #19
  4322bc:	mov	w1, w20
  4322c0:	mov	x0, x19
  4322c4:	bl	409780 <ferror@plt+0x57f0>
  4322c8:	mov	w0, #0x0                   	// #0
  4322cc:	ldr	x21, [sp, #32]
  4322d0:	b	432284 <ferror@plt+0x2e2f4>
  4322d4:	stp	x29, x30, [sp, #-96]!
  4322d8:	mov	x29, sp
  4322dc:	stp	x19, x20, [sp, #16]
  4322e0:	stp	x21, x22, [sp, #32]
  4322e4:	stp	x23, x24, [sp, #48]
  4322e8:	stp	x25, x26, [sp, #64]
  4322ec:	str	x27, [sp, #80]
  4322f0:	mov	w21, w0
  4322f4:	mov	x24, x1
  4322f8:	mov	x25, x3
  4322fc:	mov	x26, x4
  432300:	sbfiz	x23, x2, #2, #32
  432304:	mov	x22, #0x0                   	// #0
  432308:	b	43231c <ferror@plt+0x2e38c>
  43230c:	cbz	x0, 43237c <ferror@plt+0x2e3ec>
  432310:	add	x22, x22, x0
  432314:	cmp	x22, #0x7
  432318:	b.hi	43237c <ferror@plt+0x2e3ec>  // b.pmore
  43231c:	sub	x20, x23, x22
  432320:	add	x19, x24, x22
  432324:	mov	x2, x20
  432328:	mov	x1, x19
  43232c:	mov	w0, w21
  432330:	bl	403d50 <read@plt>
  432334:	tbz	x0, #63, 43230c <ferror@plt+0x2e37c>
  432338:	bl	403e80 <__errno_location@plt>
  43233c:	ldr	w27, [x0]
  432340:	cmp	w27, #0x4
  432344:	b.eq	432324 <ferror@plt+0x2e394>  // b.none
  432348:	bl	432224 <ferror@plt+0x2e294>
  43234c:	mov	w19, w0
  432350:	mov	w0, w27
  432354:	bl	420748 <ferror@plt+0x1c7b8>
  432358:	mov	x4, x0
  43235c:	adrp	x3, 479000 <ferror@plt+0x75070>
  432360:	add	x3, x3, #0x878
  432364:	mov	w2, #0x13                  	// #19
  432368:	mov	w1, w19
  43236c:	mov	x0, x26
  432370:	bl	409780 <ferror@plt+0x57f0>
  432374:	mov	w0, #0x0                   	// #0
  432378:	b	432388 <ferror@plt+0x2e3f8>
  43237c:	lsr	x22, x22, #2
  432380:	str	w22, [x25]
  432384:	mov	w0, #0x1                   	// #1
  432388:	ldp	x19, x20, [sp, #16]
  43238c:	ldp	x21, x22, [sp, #32]
  432390:	ldp	x23, x24, [sp, #48]
  432394:	ldp	x25, x26, [sp, #64]
  432398:	ldr	x27, [sp, #80]
  43239c:	ldp	x29, x30, [sp], #96
  4323a0:	ret
  4323a4:	sub	sp, sp, #0xe0
  4323a8:	stp	x29, x30, [sp, #64]
  4323ac:	add	x29, sp, #0x40
  4323b0:	stp	x19, x20, [sp, #80]
  4323b4:	stp	x21, x22, [sp, #96]
  4323b8:	stp	x23, x24, [sp, #112]
  4323bc:	stp	x25, x26, [sp, #128]
  4323c0:	stp	x27, x28, [sp, #144]
  4323c4:	mov	w19, w0
  4323c8:	mov	x22, x1
  4323cc:	mov	x21, x2
  4323d0:	mov	x23, x3
  4323d4:	mov	w24, w4
  4323d8:	mov	w25, w5
  4323dc:	mov	w26, w6
  4323e0:	mov	w27, w7
  4323e4:	ldr	x20, [sp, #296]
  4323e8:	mov	w8, #0xffffffff            	// #-1
  4323ec:	str	w8, [sp, #216]
  4323f0:	str	w8, [sp, #220]
  4323f4:	str	w8, [sp, #208]
  4323f8:	str	w8, [sp, #212]
  4323fc:	str	w8, [sp, #200]
  432400:	str	w8, [sp, #204]
  432404:	str	w8, [sp, #192]
  432408:	str	w8, [sp, #196]
  43240c:	str	w8, [sp, #184]
  432410:	str	w8, [sp, #188]
  432414:	mov	x1, x20
  432418:	add	x0, sp, #0xc0
  43241c:	bl	432268 <ferror@plt+0x2e2d8>
  432420:	cbz	w0, 43257c <ferror@plt+0x2e5ec>
  432424:	cbnz	w19, 432518 <ferror@plt+0x2e588>
  432428:	ldr	x0, [sp, #272]
  43242c:	cbz	x0, 432440 <ferror@plt+0x2e4b0>
  432430:	mov	x1, x20
  432434:	add	x0, sp, #0xd8
  432438:	bl	432268 <ferror@plt+0x2e2d8>
  43243c:	cbz	w0, 432528 <ferror@plt+0x2e598>
  432440:	ldr	x0, [sp, #280]
  432444:	cbz	x0, 432458 <ferror@plt+0x2e4c8>
  432448:	mov	x1, x20
  43244c:	add	x0, sp, #0xd0
  432450:	bl	432268 <ferror@plt+0x2e2d8>
  432454:	cbz	w0, 432528 <ferror@plt+0x2e598>
  432458:	ldr	x0, [sp, #288]
  43245c:	cbz	x0, 432470 <ferror@plt+0x2e4e0>
  432460:	mov	x1, x20
  432464:	add	x0, sp, #0xc8
  432468:	bl	432268 <ferror@plt+0x2e2d8>
  43246c:	cbz	w0, 432528 <ferror@plt+0x2e598>
  432470:	bl	4036a0 <fork@plt>
  432474:	mov	w28, w0
  432478:	tbnz	w0, #31, 43259c <ferror@plt+0x2e60c>
  43247c:	cbnz	w0, 4326a8 <ferror@plt+0x2e718>
  432480:	mov	x1, #0x0                   	// #0
  432484:	mov	w0, #0x11                  	// #17
  432488:	bl	403730 <signal@plt>
  43248c:	mov	x1, #0x0                   	// #0
  432490:	mov	w0, #0x2                   	// #2
  432494:	bl	403730 <signal@plt>
  432498:	mov	x1, #0x0                   	// #0
  43249c:	mov	w0, #0xf                   	// #15
  4324a0:	bl	403730 <signal@plt>
  4324a4:	mov	x1, #0x0                   	// #0
  4324a8:	mov	w0, #0x1                   	// #1
  4324ac:	bl	403730 <signal@plt>
  4324b0:	mov	x1, #0x0                   	// #0
  4324b4:	mov	w0, #0xd                   	// #13
  4324b8:	bl	403730 <signal@plt>
  4324bc:	add	x0, sp, #0xc0
  4324c0:	bl	431c38 <ferror@plt+0x2dca8>
  4324c4:	add	x0, sp, #0xb8
  4324c8:	bl	431c38 <ferror@plt+0x2dca8>
  4324cc:	add	x0, sp, #0xdc
  4324d0:	bl	431c38 <ferror@plt+0x2dca8>
  4324d4:	add	x0, sp, #0xd0
  4324d8:	bl	431c38 <ferror@plt+0x2dca8>
  4324dc:	add	x0, sp, #0xc8
  4324e0:	bl	431c38 <ferror@plt+0x2dca8>
  4324e4:	cbz	w19, 432650 <ferror@plt+0x2e6c0>
  4324e8:	bl	4036a0 <fork@plt>
  4324ec:	str	w0, [sp, #168]
  4324f0:	tbnz	w0, #31, 4325d4 <ferror@plt+0x2e644>
  4324f4:	cbz	w0, 4325f0 <ferror@plt+0x2e660>
  4324f8:	mov	x2, #0x4                   	// #4
  4324fc:	add	x1, sp, #0xa8
  432500:	ldr	w0, [sp, #188]
  432504:	bl	4319fc <ferror@plt+0x2da6c>
  432508:	add	x0, sp, #0xbc
  43250c:	bl	431c38 <ferror@plt+0x2dca8>
  432510:	mov	w0, #0x0                   	// #0
  432514:	bl	4034a0 <_exit@plt>
  432518:	mov	x1, x20
  43251c:	add	x0, sp, #0xb8
  432520:	bl	432268 <ferror@plt+0x2e2d8>
  432524:	cbnz	w0, 432428 <ferror@plt+0x2e498>
  432528:	add	x0, sp, #0xc0
  43252c:	bl	431c38 <ferror@plt+0x2dca8>
  432530:	add	x0, sp, #0xc4
  432534:	bl	431c38 <ferror@plt+0x2dca8>
  432538:	add	x0, sp, #0xb8
  43253c:	bl	431c38 <ferror@plt+0x2dca8>
  432540:	add	x0, sp, #0xbc
  432544:	bl	431c38 <ferror@plt+0x2dca8>
  432548:	add	x0, sp, #0xd8
  43254c:	bl	431c38 <ferror@plt+0x2dca8>
  432550:	add	x0, sp, #0xdc
  432554:	bl	431c38 <ferror@plt+0x2dca8>
  432558:	add	x0, sp, #0xd0
  43255c:	bl	431c38 <ferror@plt+0x2dca8>
  432560:	add	x0, sp, #0xd4
  432564:	bl	431c38 <ferror@plt+0x2dca8>
  432568:	add	x0, sp, #0xc8
  43256c:	bl	431c38 <ferror@plt+0x2dca8>
  432570:	add	x0, sp, #0xcc
  432574:	bl	431c38 <ferror@plt+0x2dca8>
  432578:	mov	w0, #0x0                   	// #0
  43257c:	ldp	x19, x20, [sp, #80]
  432580:	ldp	x21, x22, [sp, #96]
  432584:	ldp	x23, x24, [sp, #112]
  432588:	ldp	x25, x26, [sp, #128]
  43258c:	ldp	x27, x28, [sp, #144]
  432590:	ldp	x29, x30, [sp, #64]
  432594:	add	sp, sp, #0xe0
  432598:	ret
  43259c:	bl	403e80 <__errno_location@plt>
  4325a0:	ldr	w21, [x0]
  4325a4:	bl	432224 <ferror@plt+0x2e294>
  4325a8:	mov	w19, w0
  4325ac:	mov	w0, w21
  4325b0:	bl	420748 <ferror@plt+0x1c7b8>
  4325b4:	mov	x4, x0
  4325b8:	adrp	x3, 479000 <ferror@plt+0x75070>
  4325bc:	add	x3, x3, #0x8a0
  4325c0:	mov	w2, #0x0                   	// #0
  4325c4:	mov	w1, w19
  4325c8:	mov	x0, x20
  4325cc:	bl	409780 <ferror@plt+0x57f0>
  4325d0:	b	432528 <ferror@plt+0x2e598>
  4325d4:	mov	x2, #0x4                   	// #4
  4325d8:	add	x1, sp, #0xa8
  4325dc:	ldr	w0, [sp, #188]
  4325e0:	bl	4319fc <ferror@plt+0x2da6c>
  4325e4:	mov	w1, #0x3                   	// #3
  4325e8:	ldr	w0, [sp, #196]
  4325ec:	bl	431a74 <ferror@plt+0x2dae4>
  4325f0:	add	x0, sp, #0xbc
  4325f4:	bl	431c38 <ferror@plt+0x2dca8>
  4325f8:	ldr	x0, [sp, #256]
  4325fc:	str	x0, [sp, #56]
  432600:	ldr	x0, [sp, #248]
  432604:	str	x0, [sp, #48]
  432608:	ldr	w0, [sp, #240]
  43260c:	str	w0, [sp, #40]
  432610:	ldr	w0, [sp, #232]
  432614:	str	w0, [sp, #32]
  432618:	ldr	w0, [sp, #224]
  43261c:	str	w0, [sp, #24]
  432620:	str	w27, [sp, #16]
  432624:	str	w26, [sp, #8]
  432628:	str	w25, [sp]
  43262c:	mov	w7, w24
  432630:	mov	x6, x23
  432634:	mov	x5, x21
  432638:	mov	x4, x22
  43263c:	ldr	w3, [sp, #204]
  432640:	ldr	w2, [sp, #212]
  432644:	ldr	w1, [sp, #216]
  432648:	ldr	w0, [sp, #196]
  43264c:	bl	431c6c <ferror@plt+0x2dcdc>
  432650:	ldr	x0, [sp, #256]
  432654:	str	x0, [sp, #56]
  432658:	ldr	x0, [sp, #248]
  43265c:	str	x0, [sp, #48]
  432660:	ldr	w0, [sp, #240]
  432664:	str	w0, [sp, #40]
  432668:	ldr	w0, [sp, #232]
  43266c:	str	w0, [sp, #32]
  432670:	ldr	w0, [sp, #224]
  432674:	str	w0, [sp, #24]
  432678:	str	w27, [sp, #16]
  43267c:	str	w26, [sp, #8]
  432680:	str	w25, [sp]
  432684:	mov	w7, w24
  432688:	mov	x6, x23
  43268c:	mov	x5, x21
  432690:	mov	x4, x22
  432694:	ldr	w3, [sp, #204]
  432698:	ldr	w2, [sp, #212]
  43269c:	ldr	w1, [sp, #216]
  4326a0:	ldr	w0, [sp, #196]
  4326a4:	bl	431c6c <ferror@plt+0x2dcdc>
  4326a8:	str	wzr, [sp, #164]
  4326ac:	add	x0, sp, #0xc4
  4326b0:	bl	431c38 <ferror@plt+0x2dca8>
  4326b4:	add	x0, sp, #0xbc
  4326b8:	bl	431c38 <ferror@plt+0x2dca8>
  4326bc:	add	x0, sp, #0xd8
  4326c0:	bl	431c38 <ferror@plt+0x2dca8>
  4326c4:	add	x0, sp, #0xd4
  4326c8:	bl	431c38 <ferror@plt+0x2dca8>
  4326cc:	add	x0, sp, #0xcc
  4326d0:	bl	431c38 <ferror@plt+0x2dca8>
  4326d4:	cbz	w19, 432704 <ferror@plt+0x2e774>
  4326d8:	mov	w2, #0x0                   	// #0
  4326dc:	add	x1, sp, #0xb4
  4326e0:	mov	w0, w28
  4326e4:	bl	403f00 <waitpid@plt>
  4326e8:	tbz	w0, #31, 432704 <ferror@plt+0x2e774>
  4326ec:	bl	403e80 <__errno_location@plt>
  4326f0:	ldr	w0, [x0]
  4326f4:	cmp	w0, #0x4
  4326f8:	b.eq	4326d8 <ferror@plt+0x2e748>  // b.none
  4326fc:	cmp	w0, #0xa
  432700:	b.ne	4327c0 <ferror@plt+0x2e830>  // b.any
  432704:	mov	x4, x20
  432708:	add	x3, sp, #0xa4
  43270c:	mov	w2, #0x2                   	// #2
  432710:	add	x1, sp, #0xa8
  432714:	ldr	w0, [sp, #192]
  432718:	bl	4322d4 <ferror@plt+0x2e344>
  43271c:	cbz	w0, 4328b0 <ferror@plt+0x2e920>
  432720:	ldr	w0, [sp, #164]
  432724:	cmp	w0, #0x1
  432728:	b.gt	4327dc <ferror@plt+0x2e84c>
  43272c:	cbz	w19, 432760 <ferror@plt+0x2e7d0>
  432730:	str	wzr, [sp, #164]
  432734:	mov	x4, x20
  432738:	add	x3, sp, #0xa4
  43273c:	mov	w2, #0x1                   	// #1
  432740:	add	x1, sp, #0xa8
  432744:	ldr	w0, [sp, #184]
  432748:	bl	4322d4 <ferror@plt+0x2e344>
  43274c:	cbz	w0, 4328b0 <ferror@plt+0x2e920>
  432750:	ldr	w0, [sp, #164]
  432754:	cmp	w0, #0x0
  432758:	b.le	432a1c <ferror@plt+0x2ea8c>
  43275c:	ldr	w28, [sp, #168]
  432760:	add	x0, sp, #0xc0
  432764:	bl	431c38 <ferror@plt+0x2dca8>
  432768:	add	x0, sp, #0xb8
  43276c:	bl	431c38 <ferror@plt+0x2dca8>
  432770:	ldr	x0, [sp, #264]
  432774:	cbz	x0, 43277c <ferror@plt+0x2e7ec>
  432778:	str	w28, [x0]
  43277c:	ldr	x0, [sp, #272]
  432780:	cbz	x0, 432790 <ferror@plt+0x2e800>
  432784:	ldr	w0, [sp, #220]
  432788:	ldr	x1, [sp, #272]
  43278c:	str	w0, [x1]
  432790:	ldr	x0, [sp, #280]
  432794:	cbz	x0, 4327a4 <ferror@plt+0x2e814>
  432798:	ldr	w0, [sp, #208]
  43279c:	ldr	x1, [sp, #280]
  4327a0:	str	w0, [x1]
  4327a4:	ldr	x0, [sp, #288]
  4327a8:	cbz	x0, 4327b8 <ferror@plt+0x2e828>
  4327ac:	ldr	w0, [sp, #200]
  4327b0:	ldr	x1, [sp, #288]
  4327b4:	str	w0, [x1]
  4327b8:	mov	w0, #0x1                   	// #1
  4327bc:	b	43257c <ferror@plt+0x2e5ec>
  4327c0:	adrp	x2, 479000 <ferror@plt+0x75070>
  4327c4:	add	x2, x2, #0x8b8
  4327c8:	mov	w1, #0x10                  	// #16
  4327cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4327d0:	add	x0, x0, #0xb60
  4327d4:	bl	414944 <ferror@plt+0x109b4>
  4327d8:	b	432704 <ferror@plt+0x2e774>
  4327dc:	ldr	w0, [sp, #168]
  4327e0:	cmp	w0, #0x2
  4327e4:	b.eq	4329c8 <ferror@plt+0x2ea38>  // b.none
  4327e8:	b.gt	432848 <ferror@plt+0x2e8b8>
  4327ec:	cbz	w0, 432880 <ferror@plt+0x2e8f0>
  4327f0:	cmp	w0, #0x1
  4327f4:	b.ne	4329f8 <ferror@plt+0x2ea68>  // b.any
  4327f8:	bl	432224 <ferror@plt+0x2e294>
  4327fc:	mov	w22, w0
  432800:	ldr	w0, [sp, #172]
  432804:	cmp	w0, #0x14
  432808:	b.eq	4329b0 <ferror@plt+0x2ea20>  // b.none
  43280c:	b.gt	43294c <ferror@plt+0x2e9bc>
  432810:	cmp	w0, #0x7
  432814:	b.eq	4329b8 <ferror@plt+0x2ea28>  // b.none
  432818:	b.le	4328f8 <ferror@plt+0x2e968>
  43281c:	mov	w19, #0x9                   	// #9
  432820:	cmp	w0, #0xc
  432824:	b.eq	432910 <ferror@plt+0x2e980>  // b.none
  432828:	mov	w19, #0x3                   	// #3
  43282c:	cmp	w0, #0xd
  432830:	b.eq	432910 <ferror@plt+0x2e980>  // b.none
  432834:	cmp	w0, #0x8
  432838:	mov	w19, #0x13                  	// #19
  43283c:	mov	w1, #0x6                   	// #6
  432840:	csel	w19, w19, w1, ne  // ne = any
  432844:	b	432910 <ferror@plt+0x2e980>
  432848:	cmp	w0, #0x3
  43284c:	b.ne	4329f8 <ferror@plt+0x2ea68>  // b.any
  432850:	bl	432224 <ferror@plt+0x2e294>
  432854:	mov	w19, w0
  432858:	ldr	w0, [sp, #172]
  43285c:	bl	420748 <ferror@plt+0x1c7b8>
  432860:	mov	x4, x0
  432864:	adrp	x3, 479000 <ferror@plt+0x75070>
  432868:	add	x3, x3, #0x988
  43286c:	mov	w2, #0x0                   	// #0
  432870:	mov	w1, w19
  432874:	mov	x0, x20
  432878:	bl	409780 <ferror@plt+0x57f0>
  43287c:	b	4328b0 <ferror@plt+0x2e920>
  432880:	bl	432224 <ferror@plt+0x2e294>
  432884:	mov	w19, w0
  432888:	ldr	w0, [sp, #172]
  43288c:	bl	420748 <ferror@plt+0x1c7b8>
  432890:	mov	x5, x0
  432894:	mov	x4, x22
  432898:	adrp	x3, 479000 <ferror@plt+0x75070>
  43289c:	add	x3, x3, #0x8f0
  4328a0:	mov	w2, #0x2                   	// #2
  4328a4:	mov	w1, w19
  4328a8:	mov	x0, x20
  4328ac:	bl	409780 <ferror@plt+0x57f0>
  4328b0:	mov	w2, #0x0                   	// #0
  4328b4:	mov	x1, #0x0                   	// #0
  4328b8:	mov	w0, w28
  4328bc:	bl	403f00 <waitpid@plt>
  4328c0:	tbz	w0, #31, 432528 <ferror@plt+0x2e598>
  4328c4:	bl	403e80 <__errno_location@plt>
  4328c8:	ldr	w0, [x0]
  4328cc:	cmp	w0, #0x4
  4328d0:	b.eq	4328b0 <ferror@plt+0x2e920>  // b.none
  4328d4:	cmp	w0, #0xa
  4328d8:	b.eq	432528 <ferror@plt+0x2e598>  // b.none
  4328dc:	adrp	x2, 479000 <ferror@plt+0x75070>
  4328e0:	add	x2, x2, #0x8b8
  4328e4:	mov	w1, #0x10                  	// #16
  4328e8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4328ec:	add	x0, x0, #0xb60
  4328f0:	bl	414944 <ferror@plt+0x109b4>
  4328f4:	b	432528 <ferror@plt+0x2e598>
  4328f8:	mov	w19, #0x8                   	// #8
  4328fc:	cmp	w0, #0x2
  432900:	b.eq	432910 <ferror@plt+0x2e980>  // b.none
  432904:	mov	w19, #0xd                   	// #13
  432908:	cmp	w0, #0x5
  43290c:	b.ne	432938 <ferror@plt+0x2e9a8>  // b.any
  432910:	bl	420748 <ferror@plt+0x1c7b8>
  432914:	mov	x5, x0
  432918:	ldr	x4, [x21]
  43291c:	adrp	x3, 479000 <ferror@plt+0x75070>
  432920:	add	x3, x3, #0x918
  432924:	mov	w2, w19
  432928:	mov	w1, w22
  43292c:	mov	x0, x20
  432930:	bl	409780 <ferror@plt+0x57f0>
  432934:	b	4328b0 <ferror@plt+0x2e920>
  432938:	cmp	w0, #0x1
  43293c:	mov	w19, #0x13                  	// #19
  432940:	mov	w1, #0x4                   	// #4
  432944:	csel	w19, w19, w1, ne  // ne = any
  432948:	b	432910 <ferror@plt+0x2e980>
  43294c:	cmp	w0, #0x18
  432950:	b.eq	4329c0 <ferror@plt+0x2ea30>  // b.none
  432954:	b.le	432984 <ferror@plt+0x2e9f4>
  432958:	mov	w19, #0xb                   	// #11
  43295c:	cmp	w0, #0x28
  432960:	b.eq	432910 <ferror@plt+0x2e980>  // b.none
  432964:	mov	w19, #0x12                  	// #18
  432968:	cmp	w0, #0x50
  43296c:	b.eq	432910 <ferror@plt+0x2e980>  // b.none
  432970:	cmp	w0, #0x24
  432974:	mov	w19, #0x13                  	// #19
  432978:	mov	w1, #0x7                   	// #7
  43297c:	csel	w19, w19, w1, ne  // ne = any
  432980:	b	432910 <ferror@plt+0x2e980>
  432984:	mov	w19, #0x10                  	// #16
  432988:	cmp	w0, #0x16
  43298c:	b.eq	432910 <ferror@plt+0x2e980>  // b.none
  432990:	mov	w19, #0xe                   	// #14
  432994:	cmp	w0, #0x17
  432998:	b.eq	432910 <ferror@plt+0x2e980>  // b.none
  43299c:	cmp	w0, #0x15
  4329a0:	mov	w19, #0x13                  	// #19
  4329a4:	mov	w1, #0x11                  	// #17
  4329a8:	csel	w19, w19, w1, ne  // ne = any
  4329ac:	b	432910 <ferror@plt+0x2e980>
  4329b0:	mov	w19, #0xa                   	// #10
  4329b4:	b	432910 <ferror@plt+0x2e980>
  4329b8:	mov	w19, #0x5                   	// #5
  4329bc:	b	432910 <ferror@plt+0x2e980>
  4329c0:	mov	w19, #0xf                   	// #15
  4329c4:	b	432910 <ferror@plt+0x2e980>
  4329c8:	bl	432224 <ferror@plt+0x2e294>
  4329cc:	mov	w19, w0
  4329d0:	ldr	w0, [sp, #172]
  4329d4:	bl	420748 <ferror@plt+0x1c7b8>
  4329d8:	mov	x4, x0
  4329dc:	adrp	x3, 479000 <ferror@plt+0x75070>
  4329e0:	add	x3, x3, #0x948
  4329e4:	mov	w2, #0x13                  	// #19
  4329e8:	mov	w1, w19
  4329ec:	mov	x0, x20
  4329f0:	bl	409780 <ferror@plt+0x57f0>
  4329f4:	b	4328b0 <ferror@plt+0x2e920>
  4329f8:	bl	432224 <ferror@plt+0x2e294>
  4329fc:	ldr	x4, [x21]
  432a00:	adrp	x3, 479000 <ferror@plt+0x75070>
  432a04:	add	x3, x3, #0x9b0
  432a08:	mov	w2, #0x13                  	// #19
  432a0c:	mov	w1, w0
  432a10:	mov	x0, x20
  432a14:	bl	409780 <ferror@plt+0x57f0>
  432a18:	b	4328b0 <ferror@plt+0x2e920>
  432a1c:	bl	403e80 <__errno_location@plt>
  432a20:	ldr	w21, [x0]
  432a24:	bl	432224 <ferror@plt+0x2e294>
  432a28:	mov	w19, w0
  432a2c:	mov	w0, w21
  432a30:	bl	420748 <ferror@plt+0x1c7b8>
  432a34:	mov	x4, x0
  432a38:	adrp	x3, 479000 <ferror@plt+0x75070>
  432a3c:	add	x3, x3, #0x9e0
  432a40:	mov	w2, #0x13                  	// #19
  432a44:	mov	w1, w19
  432a48:	mov	x0, x20
  432a4c:	bl	409780 <ferror@plt+0x57f0>
  432a50:	b	4328b0 <ferror@plt+0x2e920>
  432a54:	mov	x12, #0x1040                	// #4160
  432a58:	sub	sp, sp, x12
  432a5c:	stp	x29, x30, [sp]
  432a60:	mov	x29, sp
  432a64:	stp	x19, x20, [sp, #16]
  432a68:	stp	x21, x22, [sp, #32]
  432a6c:	str	x23, [sp, #48]
  432a70:	mov	x22, x0
  432a74:	mov	w20, w1
  432a78:	mov	x23, x2
  432a7c:	mov	x21, #0x1000                	// #4096
  432a80:	mov	x2, x21
  432a84:	add	x1, sp, #0x40
  432a88:	mov	w0, w20
  432a8c:	bl	403d50 <read@plt>
  432a90:	cbz	x0, 432af8 <ferror@plt+0x2eb68>
  432a94:	cmp	x0, #0x0
  432a98:	b.gt	432ae0 <ferror@plt+0x2eb50>
  432a9c:	bl	403e80 <__errno_location@plt>
  432aa0:	ldr	w19, [x0]
  432aa4:	cmp	w19, #0x4
  432aa8:	b.eq	432a80 <ferror@plt+0x2eaf0>  // b.none
  432aac:	bl	432224 <ferror@plt+0x2e294>
  432ab0:	mov	w20, w0
  432ab4:	mov	w0, w19
  432ab8:	bl	420748 <ferror@plt+0x1c7b8>
  432abc:	mov	x4, x0
  432ac0:	adrp	x3, 479000 <ferror@plt+0x75070>
  432ac4:	add	x3, x3, #0xa18
  432ac8:	mov	w2, #0x1                   	// #1
  432acc:	mov	w1, w20
  432ad0:	mov	x0, x23
  432ad4:	bl	409780 <ferror@plt+0x57f0>
  432ad8:	mov	w0, #0x0                   	// #0
  432adc:	b	432afc <ferror@plt+0x2eb6c>
  432ae0:	mov	x2, x0
  432ae4:	add	x1, sp, #0x40
  432ae8:	mov	x0, x22
  432aec:	bl	422a44 <ferror@plt+0x1eab4>
  432af0:	mov	w0, #0x1                   	// #1
  432af4:	b	432afc <ferror@plt+0x2eb6c>
  432af8:	mov	w0, #0x2                   	// #2
  432afc:	ldp	x19, x20, [sp, #16]
  432b00:	ldp	x21, x22, [sp, #32]
  432b04:	ldr	x23, [sp, #48]
  432b08:	ldp	x29, x30, [sp]
  432b0c:	mov	x12, #0x1040                	// #4160
  432b10:	add	sp, sp, x12
  432b14:	ret
  432b18:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  432b1c:	ldr	w0, [x0, #12]
  432b20:	cbz	w0, 432b30 <ferror@plt+0x2eba0>
  432b24:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  432b28:	ldr	w0, [x0, #12]
  432b2c:	ret
  432b30:	stp	x29, x30, [sp, #-16]!
  432b34:	mov	x29, sp
  432b38:	adrp	x0, 479000 <ferror@plt+0x75070>
  432b3c:	add	x0, x0, #0xa48
  432b40:	bl	41a890 <ferror@plt+0x16900>
  432b44:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  432b48:	str	w0, [x1, #12]
  432b4c:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  432b50:	ldr	w0, [x0, #12]
  432b54:	ldp	x29, x30, [sp], #16
  432b58:	ret
  432b5c:	sub	sp, sp, #0x150
  432b60:	stp	x29, x30, [sp, #80]
  432b64:	add	x29, sp, #0x50
  432b68:	stp	x19, x20, [sp, #96]
  432b6c:	stp	x23, x24, [sp, #128]
  432b70:	mov	x19, x6
  432b74:	ldr	x23, [sp, #344]
  432b78:	mov	w6, #0xffffffff            	// #-1
  432b7c:	str	w6, [sp, #332]
  432b80:	str	w6, [sp, #328]
  432b84:	cbz	x1, 432da8 <ferror@plt+0x2ee18>
  432b88:	mov	x20, x7
  432b8c:	tbnz	w3, #1, 432dd0 <ferror@plt+0x2ee40>
  432b90:	cbz	x19, 432b98 <ferror@plt+0x2ec08>
  432b94:	tbnz	w3, #3, 432df8 <ferror@plt+0x2ee68>
  432b98:	cbz	x20, 433038 <ferror@plt+0x2f0a8>
  432b9c:	tbnz	w3, #4, 432e20 <ferror@plt+0x2ee90>
  432ba0:	cbz	x19, 432bac <ferror@plt+0x2ec1c>
  432ba4:	str	xzr, [x19]
  432ba8:	cbz	x20, 432bb0 <ferror@plt+0x2ec20>
  432bac:	str	xzr, [x20]
  432bb0:	eor	w8, w3, #0x1
  432bb4:	ubfx	x9, x3, #4, #1
  432bb8:	ubfx	x10, x3, #5, #1
  432bbc:	ubfx	x11, x3, #6, #1
  432bc0:	cmp	x19, #0x0
  432bc4:	add	x6, sp, #0x14c
  432bc8:	csel	x6, x6, x19, ne  // ne = any
  432bcc:	cmp	x20, #0x0
  432bd0:	add	x7, sp, #0x148
  432bd4:	csel	x7, x7, x20, ne  // ne = any
  432bd8:	str	x23, [sp, #72]
  432bdc:	str	x7, [sp, #64]
  432be0:	str	x6, [sp, #56]
  432be4:	str	xzr, [sp, #48]
  432be8:	add	x6, sp, #0x144
  432bec:	str	x6, [sp, #40]
  432bf0:	str	x5, [sp, #32]
  432bf4:	str	x4, [sp, #24]
  432bf8:	str	w11, [sp, #16]
  432bfc:	str	w10, [sp, #8]
  432c00:	str	w9, [sp]
  432c04:	ubfx	x7, x3, #3, #1
  432c08:	ubfx	x6, x3, #7, #1
  432c0c:	ubfx	x5, x3, #2, #1
  432c10:	and	w4, w8, #0x1
  432c14:	mov	x3, x2
  432c18:	mov	x2, x1
  432c1c:	mov	x1, x0
  432c20:	mov	w0, #0x0                   	// #0
  432c24:	bl	4323a4 <ferror@plt+0x2e414>
  432c28:	cbz	w0, 432f1c <ferror@plt+0x2ef8c>
  432c2c:	stp	x21, x22, [sp, #112]
  432c30:	stp	x25, x26, [sp, #144]
  432c34:	str	x27, [sp, #160]
  432c38:	ldr	w0, [sp, #332]
  432c3c:	mov	x24, #0x0                   	// #0
  432c40:	tbz	w0, #31, 432e48 <ferror@plt+0x2eeb8>
  432c44:	ldr	w0, [sp, #328]
  432c48:	mov	x25, #0x0                   	// #0
  432c4c:	tbz	w0, #31, 432e58 <ferror@plt+0x2eec8>
  432c50:	add	x21, sp, #0xc0
  432c54:	mov	x22, #0x1                   	// #1
  432c58:	mov	w26, #0xffffffff            	// #-1
  432c5c:	ldr	w3, [sp, #332]
  432c60:	tbnz	w3, #31, 432f58 <ferror@plt+0x2efc8>
  432c64:	add	x1, sp, #0xc0
  432c68:	add	x2, x1, #0x80
  432c6c:	str	xzr, [x1], #8
  432c70:	cmp	x1, x2
  432c74:	b.ne	432c6c <ferror@plt+0x2ecdc>  // b.any
  432c78:	tbnz	w3, #31, 432cb0 <ferror@plt+0x2ed20>
  432c7c:	add	w0, w3, #0x3f
  432c80:	cmp	w3, #0x0
  432c84:	csel	w0, w0, w3, lt  // lt = tstop
  432c88:	asr	w0, w0, #6
  432c8c:	sxtw	x0, w0
  432c90:	negs	w2, w3
  432c94:	and	w1, w3, #0x3f
  432c98:	and	w2, w2, #0x3f
  432c9c:	csneg	w1, w1, w2, mi  // mi = first
  432ca0:	lsl	x1, x22, x1
  432ca4:	ldr	x2, [x21, x0, lsl #3]
  432ca8:	orr	x1, x1, x2
  432cac:	str	x1, [x21, x0, lsl #3]
  432cb0:	ldr	w0, [sp, #328]
  432cb4:	tbnz	w0, #31, 432cec <ferror@plt+0x2ed5c>
  432cb8:	add	w1, w0, #0x3f
  432cbc:	cmp	w0, #0x0
  432cc0:	csel	w1, w1, w0, lt  // lt = tstop
  432cc4:	asr	w1, w1, #6
  432cc8:	sxtw	x1, w1
  432ccc:	negs	w4, w0
  432cd0:	and	w2, w0, #0x3f
  432cd4:	and	w4, w4, #0x3f
  432cd8:	csneg	w2, w2, w4, mi  // mi = first
  432cdc:	lsl	x2, x22, x2
  432ce0:	ldr	x4, [x21, x1, lsl #3]
  432ce4:	orr	x2, x2, x4
  432ce8:	str	x2, [x21, x1, lsl #3]
  432cec:	cmp	w0, w3
  432cf0:	csel	w0, w0, w3, ge  // ge = tcont
  432cf4:	mov	x4, #0x0                   	// #0
  432cf8:	mov	x3, #0x0                   	// #0
  432cfc:	mov	x2, #0x0                   	// #0
  432d00:	mov	x1, x21
  432d04:	add	w0, w0, #0x1
  432d08:	bl	403db0 <select@plt>
  432d0c:	tbnz	w0, #31, 432e68 <ferror@plt+0x2eed8>
  432d10:	ldr	w1, [sp, #332]
  432d14:	tbnz	w1, #31, 432d48 <ferror@plt+0x2edb8>
  432d18:	add	w3, w1, #0x3f
  432d1c:	cmp	w1, #0x0
  432d20:	csel	w3, w3, w1, lt  // lt = tstop
  432d24:	asr	w3, w3, #6
  432d28:	negs	w2, w1
  432d2c:	and	w0, w1, #0x3f
  432d30:	and	w2, w2, #0x3f
  432d34:	csneg	w0, w0, w2, mi  // mi = first
  432d38:	lsl	x0, x22, x0
  432d3c:	ldr	x2, [x21, w3, sxtw #3]
  432d40:	tst	x0, x2
  432d44:	b.ne	432f30 <ferror@plt+0x2efa0>  // b.any
  432d48:	ldr	w1, [sp, #328]
  432d4c:	tbnz	w1, #31, 432c5c <ferror@plt+0x2eccc>
  432d50:	add	w3, w1, #0x3f
  432d54:	cmp	w1, #0x0
  432d58:	csel	w3, w3, w1, lt  // lt = tstop
  432d5c:	asr	w3, w3, #6
  432d60:	negs	w2, w1
  432d64:	and	w0, w1, #0x3f
  432d68:	and	w2, w2, #0x3f
  432d6c:	csneg	w0, w0, w2, mi  // mi = first
  432d70:	lsl	x0, x22, x0
  432d74:	ldr	x2, [x21, w3, sxtw #3]
  432d78:	tst	x0, x2
  432d7c:	b.eq	432c5c <ferror@plt+0x2eccc>  // b.none
  432d80:	mov	x2, x23
  432d84:	mov	x0, x25
  432d88:	bl	432a54 <ferror@plt+0x2eac4>
  432d8c:	cbz	w0, 432ea4 <ferror@plt+0x2ef14>
  432d90:	cmp	w0, #0x2
  432d94:	b.ne	432c5c <ferror@plt+0x2eccc>  // b.any
  432d98:	add	x0, sp, #0x148
  432d9c:	bl	431c38 <ferror@plt+0x2dca8>
  432da0:	str	w26, [sp, #328]
  432da4:	b	432c5c <ferror@plt+0x2eccc>
  432da8:	adrp	x2, 443000 <ferror@plt+0x3f070>
  432dac:	add	x2, x2, #0x200
  432db0:	adrp	x1, 479000 <ferror@plt+0x75070>
  432db4:	add	x1, x1, #0xdb0
  432db8:	add	x1, x1, #0x8
  432dbc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432dc0:	add	x0, x0, #0xb60
  432dc4:	bl	4149c4 <ferror@plt+0x10a34>
  432dc8:	mov	w0, #0x0                   	// #0
  432dcc:	b	432f1c <ferror@plt+0x2ef8c>
  432dd0:	adrp	x2, 479000 <ferror@plt+0x75070>
  432dd4:	add	x2, x2, #0xa68
  432dd8:	adrp	x1, 479000 <ferror@plt+0x75070>
  432ddc:	add	x1, x1, #0xdb0
  432de0:	add	x1, x1, #0x8
  432de4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432de8:	add	x0, x0, #0xb60
  432dec:	bl	4149c4 <ferror@plt+0x10a34>
  432df0:	mov	w0, #0x0                   	// #0
  432df4:	b	432f1c <ferror@plt+0x2ef8c>
  432df8:	adrp	x2, 479000 <ferror@plt+0x75070>
  432dfc:	add	x2, x2, #0xa90
  432e00:	adrp	x1, 479000 <ferror@plt+0x75070>
  432e04:	add	x1, x1, #0xdb0
  432e08:	add	x1, x1, #0x8
  432e0c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432e10:	add	x0, x0, #0xb60
  432e14:	bl	4149c4 <ferror@plt+0x10a34>
  432e18:	mov	w0, #0x0                   	// #0
  432e1c:	b	432f1c <ferror@plt+0x2ef8c>
  432e20:	adrp	x2, 479000 <ferror@plt+0x75070>
  432e24:	add	x2, x2, #0xad8
  432e28:	adrp	x1, 479000 <ferror@plt+0x75070>
  432e2c:	add	x1, x1, #0xdb0
  432e30:	add	x1, x1, #0x8
  432e34:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432e38:	add	x0, x0, #0xb60
  432e3c:	bl	4149c4 <ferror@plt+0x10a34>
  432e40:	mov	w0, #0x0                   	// #0
  432e44:	b	432f1c <ferror@plt+0x2ef8c>
  432e48:	mov	x0, #0x0                   	// #0
  432e4c:	bl	422ad0 <ferror@plt+0x1eb40>
  432e50:	mov	x24, x0
  432e54:	b	432c44 <ferror@plt+0x2ecb4>
  432e58:	mov	x0, #0x0                   	// #0
  432e5c:	bl	422ad0 <ferror@plt+0x1eb40>
  432e60:	mov	x25, x0
  432e64:	b	432c50 <ferror@plt+0x2ecc0>
  432e68:	bl	403e80 <__errno_location@plt>
  432e6c:	ldr	w27, [x0]
  432e70:	cmp	w27, #0x4
  432e74:	b.eq	432c5c <ferror@plt+0x2eccc>  // b.none
  432e78:	bl	432224 <ferror@plt+0x2e294>
  432e7c:	mov	w21, w0
  432e80:	mov	w0, w27
  432e84:	bl	420748 <ferror@plt+0x1c7b8>
  432e88:	mov	x4, x0
  432e8c:	adrp	x3, 479000 <ferror@plt+0x75070>
  432e90:	add	x3, x3, #0xb18
  432e94:	mov	w2, #0x1                   	// #1
  432e98:	mov	w1, w21
  432e9c:	mov	x0, x23
  432ea0:	bl	409780 <ferror@plt+0x57f0>
  432ea4:	ldr	w0, [sp, #332]
  432ea8:	tbz	w0, #31, 432f68 <ferror@plt+0x2efd8>
  432eac:	ldr	w0, [sp, #328]
  432eb0:	mov	w22, #0x1                   	// #1
  432eb4:	tbz	w0, #31, 432f74 <ferror@plt+0x2efe4>
  432eb8:	mov	w2, #0x0                   	// #0
  432ebc:	add	x1, sp, #0xbc
  432ec0:	ldr	w0, [sp, #324]
  432ec4:	bl	403f00 <waitpid@plt>
  432ec8:	tbz	w0, #31, 432fd8 <ferror@plt+0x2f048>
  432ecc:	bl	403e80 <__errno_location@plt>
  432ed0:	ldr	w21, [x0]
  432ed4:	cmp	w21, #0x4
  432ed8:	b.eq	432eb8 <ferror@plt+0x2ef28>  // b.none
  432edc:	cmp	w21, #0xa
  432ee0:	b.eq	432f80 <ferror@plt+0x2eff0>  // b.none
  432ee4:	cbz	w22, 432fa8 <ferror@plt+0x2f018>
  432ee8:	cbz	x24, 432ef8 <ferror@plt+0x2ef68>
  432eec:	mov	w1, #0x1                   	// #1
  432ef0:	mov	x0, x24
  432ef4:	bl	4224b4 <ferror@plt+0x1e524>
  432ef8:	mov	w0, #0x0                   	// #0
  432efc:	cbz	x25, 433040 <ferror@plt+0x2f0b0>
  432f00:	mov	w1, #0x1                   	// #1
  432f04:	mov	x0, x25
  432f08:	bl	4224b4 <ferror@plt+0x1e524>
  432f0c:	mov	w0, #0x0                   	// #0
  432f10:	ldp	x21, x22, [sp, #112]
  432f14:	ldp	x25, x26, [sp, #144]
  432f18:	ldr	x27, [sp, #160]
  432f1c:	ldp	x19, x20, [sp, #96]
  432f20:	ldp	x23, x24, [sp, #128]
  432f24:	ldp	x29, x30, [sp, #80]
  432f28:	add	sp, sp, #0x150
  432f2c:	ret
  432f30:	mov	x2, x23
  432f34:	mov	x0, x24
  432f38:	bl	432a54 <ferror@plt+0x2eac4>
  432f3c:	cbz	w0, 432ea4 <ferror@plt+0x2ef14>
  432f40:	cmp	w0, #0x2
  432f44:	b.ne	432d48 <ferror@plt+0x2edb8>  // b.any
  432f48:	add	x0, sp, #0x14c
  432f4c:	bl	431c38 <ferror@plt+0x2dca8>
  432f50:	str	w26, [sp, #332]
  432f54:	b	432d48 <ferror@plt+0x2edb8>
  432f58:	ldr	w0, [sp, #328]
  432f5c:	tbz	w0, #31, 432c64 <ferror@plt+0x2ecd4>
  432f60:	mov	w22, #0x0                   	// #0
  432f64:	b	432eb8 <ferror@plt+0x2ef28>
  432f68:	add	x0, sp, #0x14c
  432f6c:	bl	431c38 <ferror@plt+0x2dca8>
  432f70:	b	432eac <ferror@plt+0x2ef1c>
  432f74:	add	x0, sp, #0x148
  432f78:	bl	431c38 <ferror@plt+0x2dca8>
  432f7c:	b	432eb8 <ferror@plt+0x2ef28>
  432f80:	ldr	x0, [sp, #336]
  432f84:	cbz	x0, 433030 <ferror@plt+0x2f0a0>
  432f88:	adrp	x2, 479000 <ferror@plt+0x75070>
  432f8c:	add	x2, x2, #0xb60
  432f90:	mov	w1, #0x10                  	// #16
  432f94:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432f98:	add	x0, x0, #0xb60
  432f9c:	bl	414944 <ferror@plt+0x109b4>
  432fa0:	cbz	w22, 432fe4 <ferror@plt+0x2f054>
  432fa4:	b	432ee8 <ferror@plt+0x2ef58>
  432fa8:	bl	432224 <ferror@plt+0x2e294>
  432fac:	mov	w19, w0
  432fb0:	mov	w0, w21
  432fb4:	bl	420748 <ferror@plt+0x1c7b8>
  432fb8:	mov	x4, x0
  432fbc:	adrp	x3, 479000 <ferror@plt+0x75070>
  432fc0:	add	x3, x3, #0xca8
  432fc4:	mov	w2, #0x1                   	// #1
  432fc8:	mov	w1, w19
  432fcc:	mov	x0, x23
  432fd0:	bl	409780 <ferror@plt+0x57f0>
  432fd4:	b	432ee8 <ferror@plt+0x2ef58>
  432fd8:	cbnz	w22, 432ee8 <ferror@plt+0x2ef58>
  432fdc:	ldr	x0, [sp, #336]
  432fe0:	cbz	x0, 432ff0 <ferror@plt+0x2f060>
  432fe4:	ldr	w0, [sp, #188]
  432fe8:	ldr	x1, [sp, #336]
  432fec:	str	w0, [x1]
  432ff0:	cbz	x19, 433004 <ferror@plt+0x2f074>
  432ff4:	mov	w1, #0x0                   	// #0
  432ff8:	mov	x0, x24
  432ffc:	bl	4224b4 <ferror@plt+0x1e524>
  433000:	str	x0, [x19]
  433004:	mov	w0, #0x1                   	// #1
  433008:	cbz	x20, 433050 <ferror@plt+0x2f0c0>
  43300c:	mov	w1, #0x0                   	// #0
  433010:	mov	x0, x25
  433014:	bl	4224b4 <ferror@plt+0x1e524>
  433018:	str	x0, [x20]
  43301c:	mov	w0, #0x1                   	// #1
  433020:	ldp	x21, x22, [sp, #112]
  433024:	ldp	x25, x26, [sp, #144]
  433028:	ldr	x27, [sp, #160]
  43302c:	b	432f1c <ferror@plt+0x2ef8c>
  433030:	cbz	w22, 432ff0 <ferror@plt+0x2f060>
  433034:	b	432ee8 <ferror@plt+0x2ef58>
  433038:	cbnz	x19, 432ba4 <ferror@plt+0x2ec14>
  43303c:	b	432bb0 <ferror@plt+0x2ec20>
  433040:	ldp	x21, x22, [sp, #112]
  433044:	ldp	x25, x26, [sp, #144]
  433048:	ldr	x27, [sp, #160]
  43304c:	b	432f1c <ferror@plt+0x2ef8c>
  433050:	ldp	x21, x22, [sp, #112]
  433054:	ldp	x25, x26, [sp, #144]
  433058:	ldr	x27, [sp, #160]
  43305c:	b	432f1c <ferror@plt+0x2ef8c>
  433060:	sub	sp, sp, #0x60
  433064:	stp	x29, x30, [sp, #80]
  433068:	add	x29, sp, #0x50
  43306c:	ldr	x8, [sp, #96]
  433070:	ldr	x9, [sp, #104]
  433074:	cbz	x1, 433100 <ferror@plt+0x2f170>
  433078:	cbz	x8, 433080 <ferror@plt+0x2f0f0>
  43307c:	tbnz	w3, #3, 433128 <ferror@plt+0x2f198>
  433080:	cbz	x9, 433088 <ferror@plt+0x2f0f8>
  433084:	tbnz	w3, #4, 433150 <ferror@plt+0x2f1c0>
  433088:	cbz	x7, 433090 <ferror@plt+0x2f100>
  43308c:	tbnz	w3, #5, 433178 <ferror@plt+0x2f1e8>
  433090:	eor	w11, w3, #0x1
  433094:	eor	x10, x3, #0x2
  433098:	ldr	x12, [sp, #112]
  43309c:	str	x12, [sp, #72]
  4330a0:	str	x9, [sp, #64]
  4330a4:	str	x8, [sp, #56]
  4330a8:	str	x7, [sp, #48]
  4330ac:	str	x6, [sp, #40]
  4330b0:	str	x5, [sp, #32]
  4330b4:	str	x4, [sp, #24]
  4330b8:	ubfx	x4, x3, #6, #1
  4330bc:	str	w4, [sp, #16]
  4330c0:	ubfx	x4, x3, #5, #1
  4330c4:	str	w4, [sp, #8]
  4330c8:	ubfx	x4, x3, #4, #1
  4330cc:	str	w4, [sp]
  4330d0:	ubfx	x7, x3, #3, #1
  4330d4:	ubfx	x6, x3, #7, #1
  4330d8:	ubfx	x5, x3, #2, #1
  4330dc:	and	w4, w11, #0x1
  4330e0:	mov	x3, x2
  4330e4:	mov	x2, x1
  4330e8:	mov	x1, x0
  4330ec:	ubfx	w0, w10, #1, #1
  4330f0:	bl	4323a4 <ferror@plt+0x2e414>
  4330f4:	ldp	x29, x30, [sp, #80]
  4330f8:	add	sp, sp, #0x60
  4330fc:	ret
  433100:	adrp	x2, 443000 <ferror@plt+0x3f070>
  433104:	add	x2, x2, #0x200
  433108:	adrp	x1, 479000 <ferror@plt+0x75070>
  43310c:	add	x1, x1, #0xdb0
  433110:	add	x1, x1, #0x18
  433114:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433118:	add	x0, x0, #0xb60
  43311c:	bl	4149c4 <ferror@plt+0x10a34>
  433120:	mov	w0, #0x0                   	// #0
  433124:	b	4330f4 <ferror@plt+0x2f164>
  433128:	adrp	x2, 479000 <ferror@plt+0x75070>
  43312c:	add	x2, x2, #0xa90
  433130:	adrp	x1, 479000 <ferror@plt+0x75070>
  433134:	add	x1, x1, #0xdb0
  433138:	add	x1, x1, #0x18
  43313c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433140:	add	x0, x0, #0xb60
  433144:	bl	4149c4 <ferror@plt+0x10a34>
  433148:	mov	w0, #0x0                   	// #0
  43314c:	b	4330f4 <ferror@plt+0x2f164>
  433150:	adrp	x2, 479000 <ferror@plt+0x75070>
  433154:	add	x2, x2, #0xad8
  433158:	adrp	x1, 479000 <ferror@plt+0x75070>
  43315c:	add	x1, x1, #0xdb0
  433160:	add	x1, x1, #0x18
  433164:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433168:	add	x0, x0, #0xb60
  43316c:	bl	4149c4 <ferror@plt+0x10a34>
  433170:	mov	w0, #0x0                   	// #0
  433174:	b	4330f4 <ferror@plt+0x2f164>
  433178:	adrp	x2, 479000 <ferror@plt+0x75070>
  43317c:	add	x2, x2, #0xcd0
  433180:	adrp	x1, 479000 <ferror@plt+0x75070>
  433184:	add	x1, x1, #0xdb0
  433188:	add	x1, x1, #0x18
  43318c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433190:	add	x0, x0, #0xb60
  433194:	bl	4149c4 <ferror@plt+0x10a34>
  433198:	mov	w0, #0x0                   	// #0
  43319c:	b	4330f4 <ferror@plt+0x2f164>
  4331a0:	sub	sp, sp, #0x30
  4331a4:	stp	x29, x30, [sp, #32]
  4331a8:	add	x29, sp, #0x20
  4331ac:	cbz	x1, 4331d0 <ferror@plt+0x2f240>
  4331b0:	str	x7, [sp, #16]
  4331b4:	str	xzr, [sp, #8]
  4331b8:	str	xzr, [sp]
  4331bc:	mov	x7, #0x0                   	// #0
  4331c0:	bl	433060 <ferror@plt+0x2f0d0>
  4331c4:	ldp	x29, x30, [sp, #32]
  4331c8:	add	sp, sp, #0x30
  4331cc:	ret
  4331d0:	adrp	x2, 443000 <ferror@plt+0x3f070>
  4331d4:	add	x2, x2, #0x200
  4331d8:	adrp	x1, 479000 <ferror@plt+0x75070>
  4331dc:	add	x1, x1, #0xdb0
  4331e0:	add	x1, x1, #0x38
  4331e4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4331e8:	add	x0, x0, #0xb60
  4331ec:	bl	4149c4 <ferror@plt+0x10a34>
  4331f0:	mov	w0, #0x0                   	// #0
  4331f4:	b	4331c4 <ferror@plt+0x2f234>
  4331f8:	sub	sp, sp, #0x60
  4331fc:	stp	x29, x30, [sp, #16]
  433200:	add	x29, sp, #0x10
  433204:	stp	x19, x20, [sp, #32]
  433208:	str	xzr, [sp, #88]
  43320c:	cbz	x0, 43325c <ferror@plt+0x2f2cc>
  433210:	stp	x21, x22, [sp, #48]
  433214:	str	x23, [sp, #64]
  433218:	mov	x21, x1
  43321c:	mov	x22, x2
  433220:	mov	x23, x3
  433224:	mov	x20, x4
  433228:	mov	x3, x4
  43322c:	add	x2, sp, #0x58
  433230:	mov	x1, #0x0                   	// #0
  433234:	bl	41d07c <ferror@plt+0x190ec>
  433238:	mov	w19, w0
  43323c:	cbnz	w0, 433284 <ferror@plt+0x2f2f4>
  433240:	ldp	x21, x22, [sp, #48]
  433244:	ldr	x23, [sp, #64]
  433248:	mov	w0, w19
  43324c:	ldp	x19, x20, [sp, #32]
  433250:	ldp	x29, x30, [sp, #16]
  433254:	add	sp, sp, #0x60
  433258:	ret
  43325c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  433260:	add	x2, x2, #0xfc0
  433264:	adrp	x1, 479000 <ferror@plt+0x75070>
  433268:	add	x1, x1, #0xdb0
  43326c:	add	x1, x1, #0x48
  433270:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433274:	add	x0, x0, #0xb60
  433278:	bl	4149c4 <ferror@plt+0x10a34>
  43327c:	mov	w19, #0x0                   	// #0
  433280:	b	433248 <ferror@plt+0x2f2b8>
  433284:	str	x20, [sp, #8]
  433288:	str	x23, [sp]
  43328c:	mov	x7, x22
  433290:	mov	x6, x21
  433294:	mov	x5, #0x0                   	// #0
  433298:	mov	x4, #0x0                   	// #0
  43329c:	mov	w3, #0x4                   	// #4
  4332a0:	mov	x2, #0x0                   	// #0
  4332a4:	ldr	x1, [sp, #88]
  4332a8:	mov	x0, #0x0                   	// #0
  4332ac:	bl	432b5c <ferror@plt+0x2ebcc>
  4332b0:	mov	w19, w0
  4332b4:	ldr	x0, [sp, #88]
  4332b8:	bl	421a08 <ferror@plt+0x1da78>
  4332bc:	ldp	x21, x22, [sp, #48]
  4332c0:	ldr	x23, [sp, #64]
  4332c4:	b	433248 <ferror@plt+0x2f2b8>
  4332c8:	stp	x29, x30, [sp, #-48]!
  4332cc:	mov	x29, sp
  4332d0:	stp	x19, x20, [sp, #16]
  4332d4:	str	xzr, [sp, #40]
  4332d8:	cbz	x0, 433308 <ferror@plt+0x2f378>
  4332dc:	mov	x20, x1
  4332e0:	mov	x3, x1
  4332e4:	add	x2, sp, #0x28
  4332e8:	mov	x1, #0x0                   	// #0
  4332ec:	bl	41d07c <ferror@plt+0x190ec>
  4332f0:	mov	w19, w0
  4332f4:	cbnz	w0, 433330 <ferror@plt+0x2f3a0>
  4332f8:	mov	w0, w19
  4332fc:	ldp	x19, x20, [sp, #16]
  433300:	ldp	x29, x30, [sp], #48
  433304:	ret
  433308:	adrp	x2, 441000 <ferror@plt+0x3d070>
  43330c:	add	x2, x2, #0xfc0
  433310:	adrp	x1, 479000 <ferror@plt+0x75070>
  433314:	add	x1, x1, #0xdb0
  433318:	add	x1, x1, #0x68
  43331c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433320:	add	x0, x0, #0xb60
  433324:	bl	4149c4 <ferror@plt+0x10a34>
  433328:	mov	w19, #0x0                   	// #0
  43332c:	b	4332f8 <ferror@plt+0x2f368>
  433330:	mov	x7, x20
  433334:	mov	x6, #0x0                   	// #0
  433338:	mov	x5, #0x0                   	// #0
  43333c:	mov	x4, #0x0                   	// #0
  433340:	mov	w3, #0x4                   	// #4
  433344:	mov	x2, #0x0                   	// #0
  433348:	ldr	x1, [sp, #40]
  43334c:	mov	x0, #0x0                   	// #0
  433350:	bl	4331a0 <ferror@plt+0x2f210>
  433354:	mov	w19, w0
  433358:	ldr	x0, [sp, #40]
  43335c:	bl	421a08 <ferror@plt+0x1da78>
  433360:	b	4332f8 <ferror@plt+0x2f368>
  433364:	stp	x29, x30, [sp, #-48]!
  433368:	mov	x29, sp
  43336c:	stp	x19, x20, [sp, #16]
  433370:	stp	x21, x22, [sp, #32]
  433374:	mov	w19, w0
  433378:	mov	x21, x1
  43337c:	ands	w20, w0, #0x7f
  433380:	b.ne	4333cc <ferror@plt+0x2f43c>  // b.any
  433384:	asr	w22, w0, #8
  433388:	ubfx	x19, x19, #8, #8
  43338c:	cbnz	w19, 4333a8 <ferror@plt+0x2f418>
  433390:	mov	w20, #0x1                   	// #1
  433394:	mov	w0, w20
  433398:	ldp	x19, x20, [sp, #16]
  43339c:	ldp	x21, x22, [sp, #32]
  4333a0:	ldp	x29, x30, [sp], #48
  4333a4:	ret
  4333a8:	bl	432b18 <ferror@plt+0x2eb88>
  4333ac:	and	x4, x22, #0xff
  4333b0:	adrp	x3, 479000 <ferror@plt+0x75070>
  4333b4:	add	x3, x3, #0xd18
  4333b8:	mov	w2, w19
  4333bc:	mov	w1, w0
  4333c0:	mov	x0, x21
  4333c4:	bl	409780 <ferror@plt+0x57f0>
  4333c8:	b	433394 <ferror@plt+0x2f404>
  4333cc:	and	w0, w0, #0x7f
  4333d0:	add	w0, w0, #0x1
  4333d4:	sbfx	x0, x0, #1, #7
  4333d8:	cmp	w0, #0x0
  4333dc:	b.gt	433410 <ferror@plt+0x2f480>
  4333e0:	and	w0, w19, #0xff
  4333e4:	cmp	w0, #0x7f
  4333e8:	b.eq	433438 <ferror@plt+0x2f4a8>  // b.none
  4333ec:	bl	432224 <ferror@plt+0x2e294>
  4333f0:	adrp	x3, 479000 <ferror@plt+0x75070>
  4333f4:	add	x3, x3, #0xd90
  4333f8:	mov	w2, #0x13                  	// #19
  4333fc:	mov	w1, w0
  433400:	mov	x0, x21
  433404:	bl	409780 <ferror@plt+0x57f0>
  433408:	mov	w20, #0x0                   	// #0
  43340c:	b	433394 <ferror@plt+0x2f404>
  433410:	bl	432224 <ferror@plt+0x2e294>
  433414:	and	x4, x19, #0x7f
  433418:	adrp	x3, 479000 <ferror@plt+0x75070>
  43341c:	add	x3, x3, #0xd40
  433420:	mov	w2, #0x13                  	// #19
  433424:	mov	w1, w0
  433428:	mov	x0, x21
  43342c:	bl	409780 <ferror@plt+0x57f0>
  433430:	mov	w20, #0x0                   	// #0
  433434:	b	433394 <ferror@plt+0x2f404>
  433438:	bl	432224 <ferror@plt+0x2e294>
  43343c:	ubfx	x4, x19, #8, #8
  433440:	adrp	x3, 479000 <ferror@plt+0x75070>
  433444:	add	x3, x3, #0xd68
  433448:	mov	w2, #0x13                  	// #19
  43344c:	mov	w1, w0
  433450:	mov	x0, x21
  433454:	bl	409780 <ferror@plt+0x57f0>
  433458:	mov	w20, #0x0                   	// #0
  43345c:	b	433394 <ferror@plt+0x2f404>
  433460:	ret
  433464:	stp	x29, x30, [sp, #-32]!
  433468:	mov	x29, sp
  43346c:	stp	x19, x20, [sp, #16]
  433470:	mov	x19, x0
  433474:	ldr	w2, [x0, #8]
  433478:	add	w2, w1, w2
  43347c:	ldrb	w1, [x0, #20]
  433480:	and	w1, w1, #0x1
  433484:	add	w2, w2, w1
  433488:	ldr	w1, [x0, #16]
  43348c:	mul	w2, w2, w1
  433490:	ldr	w0, [x0, #12]
  433494:	cmp	w0, w2
  433498:	b.cc	4334a8 <ferror@plt+0x2f518>  // b.lo, b.ul, b.last
  43349c:	ldp	x19, x20, [sp, #16]
  4334a0:	ldp	x29, x30, [sp], #32
  4334a4:	ret
  4334a8:	cmp	w2, #0x1
  4334ac:	b.ls	4334fc <ferror@plt+0x2f56c>  // b.plast
  4334b0:	mov	w0, #0x1                   	// #1
  4334b4:	lsl	w0, w0, #1
  4334b8:	cmp	w0, #0x0
  4334bc:	ccmp	w2, w0, #0x0, ne  // ne = any
  4334c0:	b.hi	4334b4 <ferror@plt+0x2f524>  // b.pmore
  4334c4:	cmp	w0, #0x0
  4334c8:	csel	w0, w0, w2, ne  // ne = any
  4334cc:	mov	w1, #0x10                  	// #16
  4334d0:	cmp	w0, w1
  4334d4:	csel	w20, w0, w1, cs  // cs = hs, nlast
  4334d8:	csel	w1, w0, w1, cs  // cs = hs, nlast
  4334dc:	ldr	x0, [x19]
  4334e0:	bl	413418 <ferror@plt+0xf488>
  4334e4:	str	x0, [x19]
  4334e8:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  4334ec:	ldr	w1, [x1, #52]
  4334f0:	cbnz	w1, 433504 <ferror@plt+0x2f574>
  4334f4:	str	w20, [x19, #12]
  4334f8:	b	43349c <ferror@plt+0x2f50c>
  4334fc:	mov	w0, #0x1                   	// #1
  433500:	b	4334cc <ferror@plt+0x2f53c>
  433504:	ldr	w3, [x19, #12]
  433508:	sub	w2, w20, w3
  43350c:	mov	w1, #0x0                   	// #0
  433510:	add	x0, x0, w3, uxtw
  433514:	bl	403880 <memset@plt>
  433518:	b	4334f4 <ferror@plt+0x2f564>
  43351c:	stp	x29, x30, [sp, #-48]!
  433520:	mov	x29, sp
  433524:	stp	x19, x20, [sp, #16]
  433528:	str	x21, [sp, #32]
  43352c:	mov	x19, x0
  433530:	mov	w21, w1
  433534:	tbnz	w21, #0, 433560 <ferror@plt+0x2f5d0>
  433538:	ldr	x20, [x0]
  43353c:	tbz	w21, #1, 4335ac <ferror@plt+0x2f61c>
  433540:	str	xzr, [x19]
  433544:	str	wzr, [x19, #8]
  433548:	str	wzr, [x19, #12]
  43354c:	mov	x0, x20
  433550:	ldp	x19, x20, [sp, #16]
  433554:	ldr	x21, [sp, #32]
  433558:	ldp	x29, x30, [sp], #48
  43355c:	ret
  433560:	ldr	x0, [x0, #32]
  433564:	cbz	x0, 43359c <ferror@plt+0x2f60c>
  433568:	ldr	w0, [x19, #8]
  43356c:	cbz	w0, 43359c <ferror@plt+0x2f60c>
  433570:	mov	w20, #0x0                   	// #0
  433574:	ldr	w0, [x19, #16]
  433578:	mul	w0, w20, w0
  43357c:	ldr	x2, [x19]
  433580:	ldr	x1, [x19, #32]
  433584:	add	x0, x2, x0
  433588:	blr	x1
  43358c:	add	w20, w20, #0x1
  433590:	ldr	w0, [x19, #8]
  433594:	cmp	w0, w20
  433598:	b.hi	433574 <ferror@plt+0x2f5e4>  // b.pmore
  43359c:	ldr	x0, [x19]
  4335a0:	bl	413498 <ferror@plt+0xf508>
  4335a4:	mov	x20, #0x0                   	// #0
  4335a8:	b	43353c <ferror@plt+0x2f5ac>
  4335ac:	mov	x1, x19
  4335b0:	mov	x0, #0x28                  	// #40
  4335b4:	bl	41ed68 <ferror@plt+0x1add8>
  4335b8:	b	43354c <ferror@plt+0x2f5bc>
  4335bc:	stp	x29, x30, [sp, #-32]!
  4335c0:	mov	x29, sp
  4335c4:	stp	x19, x20, [sp, #16]
  4335c8:	mov	x19, x0
  4335cc:	ldr	w0, [x0, #8]
  4335d0:	add	w1, w1, w0
  4335d4:	ldr	w20, [x19, #12]
  4335d8:	cmp	w1, w20
  4335dc:	b.hi	4335ec <ferror@plt+0x2f65c>  // b.pmore
  4335e0:	ldp	x19, x20, [sp, #16]
  4335e4:	ldp	x29, x30, [sp], #32
  4335e8:	ret
  4335ec:	cmp	w1, #0x1
  4335f0:	b.ls	433664 <ferror@plt+0x2f6d4>  // b.plast
  4335f4:	mov	w2, #0x1                   	// #1
  4335f8:	lsl	w2, w2, #1
  4335fc:	cmp	w2, #0x0
  433600:	ccmp	w1, w2, #0x0, ne  // ne = any
  433604:	b.hi	4335f8 <ferror@plt+0x2f668>  // b.pmore
  433608:	cmp	w2, #0x0
  43360c:	csel	w2, w2, w1, ne  // ne = any
  433610:	cmp	w2, #0x10
  433614:	mov	w1, #0x10                  	// #16
  433618:	csel	w1, w2, w1, cs  // cs = hs, nlast
  43361c:	str	w1, [x19, #12]
  433620:	ubfiz	x1, x1, #3, #32
  433624:	ldr	x0, [x19]
  433628:	bl	413418 <ferror@plt+0xf488>
  43362c:	str	x0, [x19]
  433630:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  433634:	ldr	w0, [x0, #52]
  433638:	cbz	w0, 4335e0 <ferror@plt+0x2f650>
  43363c:	ldr	w0, [x19, #12]
  433640:	cmp	w20, w0
  433644:	b.cs	4335e0 <ferror@plt+0x2f650>  // b.hs, b.nlast
  433648:	ldr	x0, [x19]
  43364c:	str	xzr, [x0, w20, uxtw #3]
  433650:	add	w20, w20, #0x1
  433654:	ldr	w0, [x19, #12]
  433658:	cmp	w0, w20
  43365c:	b.hi	433648 <ferror@plt+0x2f6b8>  // b.pmore
  433660:	b	4335e0 <ferror@plt+0x2f650>
  433664:	mov	w2, #0x1                   	// #1
  433668:	b	433610 <ferror@plt+0x2f680>
  43366c:	stp	x29, x30, [sp, #-64]!
  433670:	mov	x29, sp
  433674:	stp	x19, x20, [sp, #16]
  433678:	cbz	w2, 433714 <ferror@plt+0x2f784>
  43367c:	stp	x21, x22, [sp, #32]
  433680:	str	x23, [sp, #48]
  433684:	mov	w23, w0
  433688:	mov	w22, w1
  43368c:	mov	w20, w2
  433690:	mov	w21, w3
  433694:	mov	x0, #0x28                  	// #40
  433698:	bl	41e67c <ferror@plt+0x1a6ec>
  43369c:	mov	x19, x0
  4336a0:	str	xzr, [x0]
  4336a4:	str	wzr, [x0, #8]
  4336a8:	str	wzr, [x0, #12]
  4336ac:	cmp	w23, #0x0
  4336b0:	cset	w1, ne  // ne = any
  4336b4:	ldrb	w0, [x0, #20]
  4336b8:	bfxil	w0, w1, #0, #1
  4336bc:	cmp	w22, #0x0
  4336c0:	cset	w1, ne  // ne = any
  4336c4:	bfi	w0, w1, #1, #1
  4336c8:	strb	w0, [x19, #20]
  4336cc:	str	w20, [x19, #16]
  4336d0:	mov	w1, #0x1                   	// #1
  4336d4:	str	w1, [x19, #24]
  4336d8:	str	xzr, [x19, #32]
  4336dc:	tst	x0, #0x1
  4336e0:	ccmp	w21, #0x0, #0x0, eq  // eq = none
  4336e4:	b.eq	433764 <ferror@plt+0x2f7d4>  // b.none
  4336e8:	mov	w1, w21
  4336ec:	mov	x0, x19
  4336f0:	bl	433464 <ferror@plt+0x2f4d4>
  4336f4:	ldrb	w0, [x19, #20]
  4336f8:	tbnz	w0, #0, 433738 <ferror@plt+0x2f7a8>
  4336fc:	ldp	x21, x22, [sp, #32]
  433700:	ldr	x23, [sp, #48]
  433704:	mov	x0, x19
  433708:	ldp	x19, x20, [sp, #16]
  43370c:	ldp	x29, x30, [sp], #64
  433710:	ret
  433714:	adrp	x2, 479000 <ferror@plt+0x75070>
  433718:	add	x2, x2, #0xe38
  43371c:	adrp	x1, 479000 <ferror@plt+0x75070>
  433720:	add	x1, x1, #0xed0
  433724:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433728:	add	x0, x0, #0xb60
  43372c:	bl	4149c4 <ferror@plt+0x10a34>
  433730:	mov	x19, #0x0                   	// #0
  433734:	b	433704 <ferror@plt+0x2f774>
  433738:	ldr	w2, [x19, #16]
  43373c:	ldr	w0, [x19, #8]
  433740:	mul	w0, w2, w0
  433744:	ldr	x3, [x19]
  433748:	mov	w2, w2
  43374c:	mov	w1, #0x0                   	// #0
  433750:	add	x0, x3, x0
  433754:	bl	403880 <memset@plt>
  433758:	ldp	x21, x22, [sp, #32]
  43375c:	ldr	x23, [sp, #48]
  433760:	b	433704 <ferror@plt+0x2f774>
  433764:	ldp	x21, x22, [sp, #32]
  433768:	ldr	x23, [sp, #48]
  43376c:	b	433704 <ferror@plt+0x2f774>
  433770:	stp	x29, x30, [sp, #-16]!
  433774:	mov	x29, sp
  433778:	cbz	w2, 43378c <ferror@plt+0x2f7fc>
  43377c:	mov	w3, #0x0                   	// #0
  433780:	bl	43366c <ferror@plt+0x2f6dc>
  433784:	ldp	x29, x30, [sp], #16
  433788:	ret
  43378c:	adrp	x2, 479000 <ferror@plt+0x75070>
  433790:	add	x2, x2, #0xe38
  433794:	adrp	x1, 479000 <ferror@plt+0x75070>
  433798:	add	x1, x1, #0xed0
  43379c:	add	x1, x1, #0x18
  4337a0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4337a4:	add	x0, x0, #0xb60
  4337a8:	bl	4149c4 <ferror@plt+0x10a34>
  4337ac:	mov	x0, #0x0                   	// #0
  4337b0:	b	433784 <ferror@plt+0x2f7f4>
  4337b4:	cbz	x0, 4337c0 <ferror@plt+0x2f830>
  4337b8:	str	x1, [x0, #32]
  4337bc:	ret
  4337c0:	stp	x29, x30, [sp, #-16]!
  4337c4:	mov	x29, sp
  4337c8:	adrp	x2, 479000 <ferror@plt+0x75070>
  4337cc:	add	x2, x2, #0xe48
  4337d0:	adrp	x1, 479000 <ferror@plt+0x75070>
  4337d4:	add	x1, x1, #0xed0
  4337d8:	add	x1, x1, #0x28
  4337dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4337e0:	add	x0, x0, #0xb60
  4337e4:	bl	4149c4 <ferror@plt+0x10a34>
  4337e8:	ldp	x29, x30, [sp], #16
  4337ec:	ret
  4337f0:	stp	x29, x30, [sp, #-32]!
  4337f4:	mov	x29, sp
  4337f8:	str	x19, [sp, #16]
  4337fc:	mov	x19, x0
  433800:	cbz	x0, 43382c <ferror@plt+0x2f89c>
  433804:	add	x0, x0, #0x18
  433808:	ldxr	w1, [x0]
  43380c:	add	w1, w1, #0x1
  433810:	stlxr	w2, w1, [x0]
  433814:	cbnz	w2, 433808 <ferror@plt+0x2f878>
  433818:	dmb	ish
  43381c:	mov	x0, x19
  433820:	ldr	x19, [sp, #16]
  433824:	ldp	x29, x30, [sp], #32
  433828:	ret
  43382c:	adrp	x2, 479000 <ferror@plt+0x75070>
  433830:	add	x2, x2, #0xe58
  433834:	adrp	x1, 479000 <ferror@plt+0x75070>
  433838:	add	x1, x1, #0xed0
  43383c:	add	x1, x1, #0x40
  433840:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433844:	add	x0, x0, #0xb60
  433848:	bl	4149c4 <ferror@plt+0x10a34>
  43384c:	b	43381c <ferror@plt+0x2f88c>
  433850:	stp	x29, x30, [sp, #-16]!
  433854:	mov	x29, sp
  433858:	add	x1, x0, #0x18
  43385c:	cbz	x0, 433884 <ferror@plt+0x2f8f4>
  433860:	ldxr	w2, [x1]
  433864:	sub	w3, w2, #0x1
  433868:	stlxr	w4, w3, [x1]
  43386c:	cbnz	w4, 433860 <ferror@plt+0x2f8d0>
  433870:	dmb	ish
  433874:	cmp	w2, #0x1
  433878:	b.eq	4338a8 <ferror@plt+0x2f918>  // b.none
  43387c:	ldp	x29, x30, [sp], #16
  433880:	ret
  433884:	adrp	x2, 479000 <ferror@plt+0x75070>
  433888:	add	x2, x2, #0xe58
  43388c:	adrp	x1, 479000 <ferror@plt+0x75070>
  433890:	add	x1, x1, #0xed0
  433894:	add	x1, x1, #0x50
  433898:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43389c:	add	x0, x0, #0xb60
  4338a0:	bl	4149c4 <ferror@plt+0x10a34>
  4338a4:	b	43387c <ferror@plt+0x2f8ec>
  4338a8:	mov	w1, #0x1                   	// #1
  4338ac:	bl	43351c <ferror@plt+0x2f58c>
  4338b0:	b	43387c <ferror@plt+0x2f8ec>
  4338b4:	cbz	x0, 4338c0 <ferror@plt+0x2f930>
  4338b8:	ldr	w0, [x0, #16]
  4338bc:	ret
  4338c0:	stp	x29, x30, [sp, #-16]!
  4338c4:	mov	x29, sp
  4338c8:	adrp	x2, 479000 <ferror@plt+0x75070>
  4338cc:	add	x2, x2, #0xe58
  4338d0:	adrp	x1, 479000 <ferror@plt+0x75070>
  4338d4:	add	x1, x1, #0xed0
  4338d8:	add	x1, x1, #0x60
  4338dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4338e0:	add	x0, x0, #0xb60
  4338e4:	bl	4149c4 <ferror@plt+0x10a34>
  4338e8:	mov	w0, #0x0                   	// #0
  4338ec:	ldp	x29, x30, [sp], #16
  4338f0:	ret
  4338f4:	stp	x29, x30, [sp, #-32]!
  4338f8:	mov	x29, sp
  4338fc:	str	x19, [sp, #16]
  433900:	mov	x19, x0
  433904:	cbz	x0, 433948 <ferror@plt+0x2f9b8>
  433908:	cmp	w1, #0x0
  43390c:	cset	w1, ne  // ne = any
  433910:	add	x0, x0, #0x18
  433914:	ldxr	w2, [x0]
  433918:	sub	w3, w2, #0x1
  43391c:	stlxr	w4, w3, [x0]
  433920:	cbnz	w4, 433914 <ferror@plt+0x2f984>
  433924:	dmb	ish
  433928:	orr	w0, w1, #0x2
  43392c:	cmp	w2, #0x1
  433930:	csel	w1, w0, w1, ne  // ne = any
  433934:	mov	x0, x19
  433938:	bl	43351c <ferror@plt+0x2f58c>
  43393c:	ldr	x19, [sp, #16]
  433940:	ldp	x29, x30, [sp], #32
  433944:	ret
  433948:	adrp	x2, 479000 <ferror@plt+0x75070>
  43394c:	add	x2, x2, #0xe58
  433950:	adrp	x1, 479000 <ferror@plt+0x75070>
  433954:	add	x1, x1, #0xed0
  433958:	add	x1, x1, #0x80
  43395c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433960:	add	x0, x0, #0xb60
  433964:	bl	4149c4 <ferror@plt+0x10a34>
  433968:	mov	x0, x19
  43396c:	b	43393c <ferror@plt+0x2f9ac>
  433970:	stp	x29, x30, [sp, #-48]!
  433974:	mov	x29, sp
  433978:	stp	x19, x20, [sp, #16]
  43397c:	mov	x19, x0
  433980:	cbz	x0, 4339e0 <ferror@plt+0x2fa50>
  433984:	str	x21, [sp, #32]
  433988:	mov	x21, x1
  43398c:	mov	w20, w2
  433990:	mov	w1, w2
  433994:	bl	433464 <ferror@plt+0x2f4d4>
  433998:	ldr	w2, [x19, #16]
  43399c:	ldr	w0, [x19, #8]
  4339a0:	mul	w0, w2, w0
  4339a4:	ldr	x3, [x19]
  4339a8:	mul	w2, w2, w20
  4339ac:	mov	x1, x21
  4339b0:	add	x0, x3, x0
  4339b4:	bl	403460 <memcpy@plt>
  4339b8:	ldr	w0, [x19, #8]
  4339bc:	add	w20, w20, w0
  4339c0:	str	w20, [x19, #8]
  4339c4:	ldrb	w0, [x19, #20]
  4339c8:	tbnz	w0, #0, 433a04 <ferror@plt+0x2fa74>
  4339cc:	ldr	x21, [sp, #32]
  4339d0:	mov	x0, x19
  4339d4:	ldp	x19, x20, [sp, #16]
  4339d8:	ldp	x29, x30, [sp], #48
  4339dc:	ret
  4339e0:	adrp	x2, 479000 <ferror@plt+0x75070>
  4339e4:	add	x2, x2, #0xe58
  4339e8:	adrp	x1, 479000 <ferror@plt+0x75070>
  4339ec:	add	x1, x1, #0xed0
  4339f0:	add	x1, x1, #0x90
  4339f4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4339f8:	add	x0, x0, #0xb60
  4339fc:	bl	4149c4 <ferror@plt+0x10a34>
  433a00:	b	4339d0 <ferror@plt+0x2fa40>
  433a04:	ldr	w2, [x19, #16]
  433a08:	mul	w20, w20, w2
  433a0c:	ldr	x0, [x19]
  433a10:	mov	w2, w2
  433a14:	mov	w1, #0x0                   	// #0
  433a18:	add	x0, x0, x20
  433a1c:	bl	403880 <memset@plt>
  433a20:	ldr	x21, [sp, #32]
  433a24:	b	4339d0 <ferror@plt+0x2fa40>
  433a28:	stp	x29, x30, [sp, #-48]!
  433a2c:	mov	x29, sp
  433a30:	stp	x19, x20, [sp, #16]
  433a34:	mov	x19, x0
  433a38:	cbz	x0, 433aa8 <ferror@plt+0x2fb18>
  433a3c:	str	x21, [sp, #32]
  433a40:	mov	x21, x1
  433a44:	mov	w20, w2
  433a48:	mov	w1, w2
  433a4c:	bl	433464 <ferror@plt+0x2f4d4>
  433a50:	ldr	x1, [x19]
  433a54:	ldr	w2, [x19, #16]
  433a58:	ldr	w3, [x19, #8]
  433a5c:	mul	w0, w2, w20
  433a60:	mul	w2, w2, w3
  433a64:	add	x0, x1, x0
  433a68:	bl	403480 <memmove@plt>
  433a6c:	ldr	w2, [x19, #16]
  433a70:	mul	w2, w20, w2
  433a74:	mov	x1, x21
  433a78:	ldr	x0, [x19]
  433a7c:	bl	403460 <memcpy@plt>
  433a80:	ldr	w0, [x19, #8]
  433a84:	add	w20, w20, w0
  433a88:	str	w20, [x19, #8]
  433a8c:	ldrb	w0, [x19, #20]
  433a90:	tbnz	w0, #0, 433acc <ferror@plt+0x2fb3c>
  433a94:	ldr	x21, [sp, #32]
  433a98:	mov	x0, x19
  433a9c:	ldp	x19, x20, [sp, #16]
  433aa0:	ldp	x29, x30, [sp], #48
  433aa4:	ret
  433aa8:	adrp	x2, 479000 <ferror@plt+0x75070>
  433aac:	add	x2, x2, #0xe58
  433ab0:	adrp	x1, 479000 <ferror@plt+0x75070>
  433ab4:	add	x1, x1, #0xed0
  433ab8:	add	x1, x1, #0xa8
  433abc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433ac0:	add	x0, x0, #0xb60
  433ac4:	bl	4149c4 <ferror@plt+0x10a34>
  433ac8:	b	433a98 <ferror@plt+0x2fb08>
  433acc:	ldr	w2, [x19, #16]
  433ad0:	mul	w20, w20, w2
  433ad4:	ldr	x0, [x19]
  433ad8:	mov	w2, w2
  433adc:	mov	w1, #0x0                   	// #0
  433ae0:	add	x0, x0, x20
  433ae4:	bl	403880 <memset@plt>
  433ae8:	ldr	x21, [sp, #32]
  433aec:	b	433a98 <ferror@plt+0x2fb08>
  433af0:	stp	x29, x30, [sp, #-48]!
  433af4:	mov	x29, sp
  433af8:	stp	x19, x20, [sp, #16]
  433afc:	mov	x19, x0
  433b00:	cbz	x0, 433b8c <ferror@plt+0x2fbfc>
  433b04:	stp	x21, x22, [sp, #32]
  433b08:	mov	w21, w1
  433b0c:	mov	x22, x2
  433b10:	mov	w20, w3
  433b14:	mov	w1, w3
  433b18:	bl	433464 <ferror@plt+0x2f4d4>
  433b1c:	ldr	x4, [x19]
  433b20:	ldr	w3, [x19, #16]
  433b24:	ldr	w2, [x19, #8]
  433b28:	sub	w2, w2, w21
  433b2c:	mul	w1, w3, w21
  433b30:	add	w0, w20, w21
  433b34:	mul	w0, w0, w3
  433b38:	mul	w2, w2, w3
  433b3c:	add	x1, x4, x1
  433b40:	add	x0, x4, x0
  433b44:	bl	403480 <memmove@plt>
  433b48:	ldr	w2, [x19, #16]
  433b4c:	mul	w21, w2, w21
  433b50:	ldr	x0, [x19]
  433b54:	mul	w2, w2, w20
  433b58:	mov	x1, x22
  433b5c:	add	x0, x0, x21
  433b60:	bl	403460 <memcpy@plt>
  433b64:	ldr	w0, [x19, #8]
  433b68:	add	w20, w20, w0
  433b6c:	str	w20, [x19, #8]
  433b70:	ldrb	w0, [x19, #20]
  433b74:	tbnz	w0, #0, 433bb0 <ferror@plt+0x2fc20>
  433b78:	ldp	x21, x22, [sp, #32]
  433b7c:	mov	x0, x19
  433b80:	ldp	x19, x20, [sp, #16]
  433b84:	ldp	x29, x30, [sp], #48
  433b88:	ret
  433b8c:	adrp	x2, 479000 <ferror@plt+0x75070>
  433b90:	add	x2, x2, #0xe58
  433b94:	adrp	x1, 479000 <ferror@plt+0x75070>
  433b98:	add	x1, x1, #0xed0
  433b9c:	add	x1, x1, #0xc0
  433ba0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433ba4:	add	x0, x0, #0xb60
  433ba8:	bl	4149c4 <ferror@plt+0x10a34>
  433bac:	b	433b7c <ferror@plt+0x2fbec>
  433bb0:	ldr	w2, [x19, #16]
  433bb4:	mul	w20, w20, w2
  433bb8:	ldr	x0, [x19]
  433bbc:	mov	w2, w2
  433bc0:	mov	w1, #0x0                   	// #0
  433bc4:	add	x0, x0, x20
  433bc8:	bl	403880 <memset@plt>
  433bcc:	ldp	x21, x22, [sp, #32]
  433bd0:	b	433b7c <ferror@plt+0x2fbec>
  433bd4:	stp	x29, x30, [sp, #-32]!
  433bd8:	mov	x29, sp
  433bdc:	stp	x19, x20, [sp, #16]
  433be0:	mov	x19, x0
  433be4:	cbz	x0, 433c54 <ferror@plt+0x2fcc4>
  433be8:	mov	w20, w1
  433bec:	ldr	w0, [x0, #8]
  433bf0:	cmp	w0, w1
  433bf4:	b.ls	433c78 <ferror@plt+0x2fce8>  // b.plast
  433bf8:	ldr	x1, [x19, #32]
  433bfc:	cbz	x1, 433c14 <ferror@plt+0x2fc84>
  433c00:	ldr	w0, [x19, #16]
  433c04:	mul	w0, w20, w0
  433c08:	ldr	x2, [x19]
  433c0c:	add	x0, x2, x0
  433c10:	blr	x1
  433c14:	ldr	w1, [x19, #8]
  433c18:	sub	w0, w1, #0x1
  433c1c:	cmp	w0, w20
  433c20:	b.ne	433ca0 <ferror@plt+0x2fd10>  // b.any
  433c24:	ldr	w0, [x19, #8]
  433c28:	sub	w0, w0, #0x1
  433c2c:	str	w0, [x19, #8]
  433c30:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  433c34:	ldr	w1, [x1, #52]
  433c38:	cbnz	w1, 433ccc <ferror@plt+0x2fd3c>
  433c3c:	ldrb	w1, [x19, #20]
  433c40:	tbnz	w1, #0, 433cec <ferror@plt+0x2fd5c>
  433c44:	mov	x0, x19
  433c48:	ldp	x19, x20, [sp, #16]
  433c4c:	ldp	x29, x30, [sp], #32
  433c50:	ret
  433c54:	adrp	x2, 479000 <ferror@plt+0x75070>
  433c58:	add	x2, x2, #0xe58
  433c5c:	adrp	x1, 479000 <ferror@plt+0x75070>
  433c60:	add	x1, x1, #0xed0
  433c64:	add	x1, x1, #0xd8
  433c68:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433c6c:	add	x0, x0, #0xb60
  433c70:	bl	4149c4 <ferror@plt+0x10a34>
  433c74:	b	433c44 <ferror@plt+0x2fcb4>
  433c78:	adrp	x2, 479000 <ferror@plt+0x75070>
  433c7c:	add	x2, x2, #0xe60
  433c80:	adrp	x1, 479000 <ferror@plt+0x75070>
  433c84:	add	x1, x1, #0xed0
  433c88:	add	x1, x1, #0xd8
  433c8c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433c90:	add	x0, x0, #0xb60
  433c94:	bl	4149c4 <ferror@plt+0x10a34>
  433c98:	mov	x19, #0x0                   	// #0
  433c9c:	b	433c44 <ferror@plt+0x2fcb4>
  433ca0:	ldr	x0, [x19]
  433ca4:	ldr	w2, [x19, #16]
  433ca8:	mul	w3, w2, w20
  433cac:	mvn	w20, w20
  433cb0:	add	w20, w20, w1
  433cb4:	add	w1, w2, w3
  433cb8:	mul	w2, w20, w2
  433cbc:	add	x1, x0, x1
  433cc0:	add	x0, x0, w3, uxtw
  433cc4:	bl	403480 <memmove@plt>
  433cc8:	b	433c24 <ferror@plt+0x2fc94>
  433ccc:	ldr	w2, [x19, #16]
  433cd0:	mul	w0, w0, w2
  433cd4:	ldr	x3, [x19]
  433cd8:	mov	w2, w2
  433cdc:	mov	w1, #0x0                   	// #0
  433ce0:	add	x0, x3, x0
  433ce4:	bl	403880 <memset@plt>
  433ce8:	b	433c44 <ferror@plt+0x2fcb4>
  433cec:	ldr	w2, [x19, #16]
  433cf0:	mul	w0, w0, w2
  433cf4:	ldr	x3, [x19]
  433cf8:	mov	w2, w2
  433cfc:	mov	w1, #0x0                   	// #0
  433d00:	add	x0, x3, x0
  433d04:	bl	403880 <memset@plt>
  433d08:	b	433c44 <ferror@plt+0x2fcb4>
  433d0c:	stp	x29, x30, [sp, #-32]!
  433d10:	mov	x29, sp
  433d14:	stp	x19, x20, [sp, #16]
  433d18:	mov	x19, x0
  433d1c:	cbz	x0, 433d8c <ferror@plt+0x2fdfc>
  433d20:	mov	w20, w1
  433d24:	ldr	w0, [x0, #8]
  433d28:	cmp	w0, w1
  433d2c:	b.ls	433db0 <ferror@plt+0x2fe20>  // b.plast
  433d30:	ldr	x1, [x19, #32]
  433d34:	cbz	x1, 433d4c <ferror@plt+0x2fdbc>
  433d38:	ldr	w0, [x19, #16]
  433d3c:	mul	w0, w20, w0
  433d40:	ldr	x2, [x19]
  433d44:	add	x0, x2, x0
  433d48:	blr	x1
  433d4c:	ldr	w1, [x19, #8]
  433d50:	sub	w1, w1, #0x1
  433d54:	cmp	w1, w20
  433d58:	b.ne	433dd8 <ferror@plt+0x2fe48>  // b.any
  433d5c:	ldr	w0, [x19, #8]
  433d60:	sub	w0, w0, #0x1
  433d64:	str	w0, [x19, #8]
  433d68:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  433d6c:	ldr	w1, [x1, #52]
  433d70:	cbnz	w1, 433dfc <ferror@plt+0x2fe6c>
  433d74:	ldrb	w1, [x19, #20]
  433d78:	tbnz	w1, #0, 433e1c <ferror@plt+0x2fe8c>
  433d7c:	mov	x0, x19
  433d80:	ldp	x19, x20, [sp, #16]
  433d84:	ldp	x29, x30, [sp], #32
  433d88:	ret
  433d8c:	adrp	x2, 479000 <ferror@plt+0x75070>
  433d90:	add	x2, x2, #0xe58
  433d94:	adrp	x1, 479000 <ferror@plt+0x75070>
  433d98:	add	x1, x1, #0xed0
  433d9c:	add	x1, x1, #0xf0
  433da0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433da4:	add	x0, x0, #0xb60
  433da8:	bl	4149c4 <ferror@plt+0x10a34>
  433dac:	b	433d7c <ferror@plt+0x2fdec>
  433db0:	adrp	x2, 479000 <ferror@plt+0x75070>
  433db4:	add	x2, x2, #0xe60
  433db8:	adrp	x1, 479000 <ferror@plt+0x75070>
  433dbc:	add	x1, x1, #0xed0
  433dc0:	add	x1, x1, #0xf0
  433dc4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433dc8:	add	x0, x0, #0xb60
  433dcc:	bl	4149c4 <ferror@plt+0x10a34>
  433dd0:	mov	x19, #0x0                   	// #0
  433dd4:	b	433d7c <ferror@plt+0x2fdec>
  433dd8:	ldr	x0, [x19]
  433ddc:	ldr	w2, [x19, #16]
  433de0:	mul	w20, w2, w20
  433de4:	mul	w1, w1, w2
  433de8:	mov	w2, w2
  433dec:	add	x1, x0, x1
  433df0:	add	x0, x0, x20
  433df4:	bl	403460 <memcpy@plt>
  433df8:	b	433d5c <ferror@plt+0x2fdcc>
  433dfc:	ldr	w2, [x19, #16]
  433e00:	mul	w0, w0, w2
  433e04:	ldr	x3, [x19]
  433e08:	mov	w2, w2
  433e0c:	mov	w1, #0x0                   	// #0
  433e10:	add	x0, x3, x0
  433e14:	bl	403880 <memset@plt>
  433e18:	b	433d7c <ferror@plt+0x2fdec>
  433e1c:	ldr	w2, [x19, #16]
  433e20:	mul	w0, w0, w2
  433e24:	ldr	x3, [x19]
  433e28:	mov	w2, w2
  433e2c:	mov	w1, #0x0                   	// #0
  433e30:	add	x0, x3, x0
  433e34:	bl	403880 <memset@plt>
  433e38:	b	433d7c <ferror@plt+0x2fdec>
  433e3c:	stp	x29, x30, [sp, #-64]!
  433e40:	mov	x29, sp
  433e44:	stp	x19, x20, [sp, #16]
  433e48:	mov	x19, x0
  433e4c:	cbz	x0, 433ef0 <ferror@plt+0x2ff60>
  433e50:	stp	x21, x22, [sp, #32]
  433e54:	str	x23, [sp, #48]
  433e58:	mov	w22, w1
  433e5c:	mov	w23, w2
  433e60:	ldr	w1, [x0, #8]
  433e64:	cmp	w1, w22
  433e68:	b.ls	433f14 <ferror@plt+0x2ff84>  // b.plast
  433e6c:	add	w21, w22, w2
  433e70:	cmp	w1, w21
  433e74:	b.cc	433f44 <ferror@plt+0x2ffb4>  // b.lo, b.ul, b.last
  433e78:	ldr	x0, [x0, #32]
  433e7c:	cbz	x0, 433eac <ferror@plt+0x2ff1c>
  433e80:	cbz	w2, 433f74 <ferror@plt+0x2ffe4>
  433e84:	mov	w20, w22
  433e88:	ldr	w0, [x19, #16]
  433e8c:	mul	w0, w20, w0
  433e90:	ldr	x4, [x19]
  433e94:	ldr	x3, [x19, #32]
  433e98:	add	x0, x4, x0
  433e9c:	blr	x3
  433ea0:	add	w20, w20, #0x1
  433ea4:	cmp	w21, w20
  433ea8:	b.ne	433e88 <ferror@plt+0x2fef8>  // b.any
  433eac:	ldr	w1, [x19, #8]
  433eb0:	cmp	w21, w1
  433eb4:	b.ne	433f74 <ferror@plt+0x2ffe4>  // b.any
  433eb8:	ldr	w0, [x19, #8]
  433ebc:	sub	w0, w0, w23
  433ec0:	str	w0, [x19, #8]
  433ec4:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  433ec8:	ldr	w1, [x1, #52]
  433ecc:	cbnz	w1, 433f9c <ferror@plt+0x3000c>
  433ed0:	ldrb	w1, [x19, #20]
  433ed4:	tbnz	w1, #0, 433fc4 <ferror@plt+0x30034>
  433ed8:	ldp	x21, x22, [sp, #32]
  433edc:	ldr	x23, [sp, #48]
  433ee0:	mov	x0, x19
  433ee4:	ldp	x19, x20, [sp, #16]
  433ee8:	ldp	x29, x30, [sp], #64
  433eec:	ret
  433ef0:	adrp	x2, 479000 <ferror@plt+0x75070>
  433ef4:	add	x2, x2, #0xe58
  433ef8:	adrp	x1, 479000 <ferror@plt+0x75070>
  433efc:	add	x1, x1, #0xed0
  433f00:	add	x1, x1, #0x110
  433f04:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433f08:	add	x0, x0, #0xb60
  433f0c:	bl	4149c4 <ferror@plt+0x10a34>
  433f10:	b	433ee0 <ferror@plt+0x2ff50>
  433f14:	adrp	x2, 479000 <ferror@plt+0x75070>
  433f18:	add	x2, x2, #0xe60
  433f1c:	adrp	x1, 479000 <ferror@plt+0x75070>
  433f20:	add	x1, x1, #0xed0
  433f24:	add	x1, x1, #0x110
  433f28:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433f2c:	add	x0, x0, #0xb60
  433f30:	bl	4149c4 <ferror@plt+0x10a34>
  433f34:	mov	x19, #0x0                   	// #0
  433f38:	ldp	x21, x22, [sp, #32]
  433f3c:	ldr	x23, [sp, #48]
  433f40:	b	433ee0 <ferror@plt+0x2ff50>
  433f44:	adrp	x2, 479000 <ferror@plt+0x75070>
  433f48:	add	x2, x2, #0xe78
  433f4c:	adrp	x1, 479000 <ferror@plt+0x75070>
  433f50:	add	x1, x1, #0xed0
  433f54:	add	x1, x1, #0x110
  433f58:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433f5c:	add	x0, x0, #0xb60
  433f60:	bl	4149c4 <ferror@plt+0x10a34>
  433f64:	mov	x19, #0x0                   	// #0
  433f68:	ldp	x21, x22, [sp, #32]
  433f6c:	ldr	x23, [sp, #48]
  433f70:	b	433ee0 <ferror@plt+0x2ff50>
  433f74:	ldr	x0, [x19]
  433f78:	ldr	w2, [x19, #16]
  433f7c:	sub	w1, w1, w21
  433f80:	mul	w21, w21, w2
  433f84:	mul	w22, w2, w22
  433f88:	mul	w2, w1, w2
  433f8c:	add	x1, x0, x21
  433f90:	add	x0, x0, x22
  433f94:	bl	403480 <memmove@plt>
  433f98:	b	433eb8 <ferror@plt+0x2ff28>
  433f9c:	ldr	w2, [x19, #16]
  433fa0:	mul	w0, w0, w2
  433fa4:	ldr	x3, [x19]
  433fa8:	mul	w2, w2, w23
  433fac:	mov	w1, #0x0                   	// #0
  433fb0:	add	x0, x3, x0
  433fb4:	bl	403880 <memset@plt>
  433fb8:	ldp	x21, x22, [sp, #32]
  433fbc:	ldr	x23, [sp, #48]
  433fc0:	b	433ee0 <ferror@plt+0x2ff50>
  433fc4:	ldr	w2, [x19, #16]
  433fc8:	mul	w0, w0, w2
  433fcc:	ldr	x3, [x19]
  433fd0:	mov	w2, w2
  433fd4:	mov	w1, #0x0                   	// #0
  433fd8:	add	x0, x3, x0
  433fdc:	bl	403880 <memset@plt>
  433fe0:	ldp	x21, x22, [sp, #32]
  433fe4:	ldr	x23, [sp, #48]
  433fe8:	b	433ee0 <ferror@plt+0x2ff50>
  433fec:	stp	x29, x30, [sp, #-32]!
  433ff0:	mov	x29, sp
  433ff4:	stp	x19, x20, [sp, #16]
  433ff8:	mov	x19, x0
  433ffc:	cbz	x0, 434030 <ferror@plt+0x300a0>
  434000:	mov	w20, w1
  434004:	ldr	w1, [x0, #8]
  434008:	cmp	w1, w20
  43400c:	b.cc	434054 <ferror@plt+0x300c4>  // b.lo, b.ul, b.last
  434010:	b.hi	43408c <ferror@plt+0x300fc>  // b.pmore
  434014:	str	w20, [x19, #8]
  434018:	ldrb	w0, [x19, #20]
  43401c:	tbnz	w0, #0, 43409c <ferror@plt+0x3010c>
  434020:	mov	x0, x19
  434024:	ldp	x19, x20, [sp, #16]
  434028:	ldp	x29, x30, [sp], #32
  43402c:	ret
  434030:	adrp	x2, 479000 <ferror@plt+0x75070>
  434034:	add	x2, x2, #0xe58
  434038:	adrp	x1, 479000 <ferror@plt+0x75070>
  43403c:	add	x1, x1, #0xed0
  434040:	add	x1, x1, #0x128
  434044:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434048:	add	x0, x0, #0xb60
  43404c:	bl	4149c4 <ferror@plt+0x10a34>
  434050:	b	434020 <ferror@plt+0x30090>
  434054:	sub	w1, w20, w1
  434058:	bl	433464 <ferror@plt+0x2f4d4>
  43405c:	ldrb	w0, [x19, #20]
  434060:	tbz	w0, #1, 434014 <ferror@plt+0x30084>
  434064:	ldr	w1, [x19, #16]
  434068:	ldr	w0, [x19, #8]
  43406c:	sub	w2, w20, w0
  434070:	mul	w0, w1, w0
  434074:	ldr	x3, [x19]
  434078:	mul	w2, w2, w1
  43407c:	mov	w1, #0x0                   	// #0
  434080:	add	x0, x3, x0
  434084:	bl	403880 <memset@plt>
  434088:	b	434014 <ferror@plt+0x30084>
  43408c:	sub	w2, w1, w20
  434090:	mov	w1, w20
  434094:	bl	433e3c <ferror@plt+0x2feac>
  434098:	b	434014 <ferror@plt+0x30084>
  43409c:	ldr	w2, [x19, #16]
  4340a0:	mul	w20, w2, w20
  4340a4:	ldr	x0, [x19]
  4340a8:	mov	w2, w2
  4340ac:	mov	w1, #0x0                   	// #0
  4340b0:	add	x0, x0, x20
  4340b4:	bl	403880 <memset@plt>
  4340b8:	b	434020 <ferror@plt+0x30090>
  4340bc:	stp	x29, x30, [sp, #-16]!
  4340c0:	mov	x29, sp
  4340c4:	cbz	x0, 4340e8 <ferror@plt+0x30158>
  4340c8:	mov	x3, x1
  4340cc:	mov	x4, #0x0                   	// #0
  4340d0:	ldr	w2, [x0, #16]
  4340d4:	ldr	w1, [x0, #8]
  4340d8:	ldr	x0, [x0]
  4340dc:	bl	43b93c <ferror@plt+0x379ac>
  4340e0:	ldp	x29, x30, [sp], #16
  4340e4:	ret
  4340e8:	adrp	x2, 479000 <ferror@plt+0x75070>
  4340ec:	add	x2, x2, #0xe48
  4340f0:	adrp	x1, 479000 <ferror@plt+0x75070>
  4340f4:	add	x1, x1, #0xed0
  4340f8:	add	x1, x1, #0x140
  4340fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434100:	add	x0, x0, #0xb60
  434104:	bl	4149c4 <ferror@plt+0x10a34>
  434108:	b	4340e0 <ferror@plt+0x30150>
  43410c:	stp	x29, x30, [sp, #-16]!
  434110:	mov	x29, sp
  434114:	cbz	x0, 434138 <ferror@plt+0x301a8>
  434118:	mov	x3, x1
  43411c:	mov	x4, x2
  434120:	ldr	w2, [x0, #16]
  434124:	ldr	w1, [x0, #8]
  434128:	ldr	x0, [x0]
  43412c:	bl	43b93c <ferror@plt+0x379ac>
  434130:	ldp	x29, x30, [sp], #16
  434134:	ret
  434138:	adrp	x2, 479000 <ferror@plt+0x75070>
  43413c:	add	x2, x2, #0xe48
  434140:	adrp	x1, 479000 <ferror@plt+0x75070>
  434144:	add	x1, x1, #0xed0
  434148:	add	x1, x1, #0x150
  43414c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434150:	add	x0, x0, #0xb60
  434154:	bl	4149c4 <ferror@plt+0x10a34>
  434158:	b	434130 <ferror@plt+0x301a0>
  43415c:	stp	x29, x30, [sp, #-32]!
  434160:	mov	x29, sp
  434164:	stp	x19, x20, [sp, #16]
  434168:	mov	w20, w0
  43416c:	mov	x0, #0x20                  	// #32
  434170:	bl	41e67c <ferror@plt+0x1a6ec>
  434174:	mov	x19, x0
  434178:	str	xzr, [x0]
  43417c:	str	wzr, [x0, #8]
  434180:	str	wzr, [x0, #12]
  434184:	mov	w0, #0x1                   	// #1
  434188:	str	w0, [x19, #16]
  43418c:	str	xzr, [x19, #24]
  434190:	cbnz	w20, 4341a4 <ferror@plt+0x30214>
  434194:	mov	x0, x19
  434198:	ldp	x19, x20, [sp, #16]
  43419c:	ldp	x29, x30, [sp], #32
  4341a0:	ret
  4341a4:	mov	w1, w20
  4341a8:	mov	x0, x19
  4341ac:	bl	4335bc <ferror@plt+0x2f62c>
  4341b0:	b	434194 <ferror@plt+0x30204>
  4341b4:	stp	x29, x30, [sp, #-16]!
  4341b8:	mov	x29, sp
  4341bc:	mov	w0, #0x0                   	// #0
  4341c0:	bl	43415c <ferror@plt+0x301cc>
  4341c4:	ldp	x29, x30, [sp], #16
  4341c8:	ret
  4341cc:	cbz	x0, 4341d8 <ferror@plt+0x30248>
  4341d0:	str	x1, [x0, #24]
  4341d4:	ret
  4341d8:	stp	x29, x30, [sp, #-16]!
  4341dc:	mov	x29, sp
  4341e0:	adrp	x2, 479000 <ferror@plt+0x75070>
  4341e4:	add	x2, x2, #0xe58
  4341e8:	adrp	x1, 479000 <ferror@plt+0x75070>
  4341ec:	add	x1, x1, #0xed0
  4341f0:	add	x1, x1, #0x168
  4341f4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4341f8:	add	x0, x0, #0xb60
  4341fc:	bl	4149c4 <ferror@plt+0x10a34>
  434200:	ldp	x29, x30, [sp], #16
  434204:	ret
  434208:	stp	x29, x30, [sp, #-32]!
  43420c:	mov	x29, sp
  434210:	stp	x19, x20, [sp, #16]
  434214:	mov	x20, x0
  434218:	bl	4341b4 <ferror@plt+0x30224>
  43421c:	mov	x19, x0
  434220:	mov	x1, x20
  434224:	bl	4341cc <ferror@plt+0x3023c>
  434228:	mov	x0, x19
  43422c:	ldp	x19, x20, [sp, #16]
  434230:	ldp	x29, x30, [sp], #32
  434234:	ret
  434238:	stp	x29, x30, [sp, #-32]!
  43423c:	mov	x29, sp
  434240:	stp	x19, x20, [sp, #16]
  434244:	mov	x20, x1
  434248:	bl	43415c <ferror@plt+0x301cc>
  43424c:	mov	x19, x0
  434250:	mov	x1, x20
  434254:	bl	4341cc <ferror@plt+0x3023c>
  434258:	mov	x0, x19
  43425c:	ldp	x19, x20, [sp, #16]
  434260:	ldp	x29, x30, [sp], #32
  434264:	ret
  434268:	stp	x29, x30, [sp, #-32]!
  43426c:	mov	x29, sp
  434270:	str	x19, [sp, #16]
  434274:	mov	x19, x0
  434278:	cbz	x0, 4342a4 <ferror@plt+0x30314>
  43427c:	add	x0, x0, #0x10
  434280:	ldxr	w1, [x0]
  434284:	add	w1, w1, #0x1
  434288:	stlxr	w2, w1, [x0]
  43428c:	cbnz	w2, 434280 <ferror@plt+0x302f0>
  434290:	dmb	ish
  434294:	mov	x0, x19
  434298:	ldr	x19, [sp, #16]
  43429c:	ldp	x29, x30, [sp], #32
  4342a0:	ret
  4342a4:	adrp	x2, 479000 <ferror@plt+0x75070>
  4342a8:	add	x2, x2, #0xe58
  4342ac:	adrp	x1, 479000 <ferror@plt+0x75070>
  4342b0:	add	x1, x1, #0xed0
  4342b4:	add	x1, x1, #0x188
  4342b8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4342bc:	add	x0, x0, #0xb60
  4342c0:	bl	4149c4 <ferror@plt+0x10a34>
  4342c4:	b	434294 <ferror@plt+0x30304>
  4342c8:	stp	x29, x30, [sp, #-48]!
  4342cc:	mov	x29, sp
  4342d0:	stp	x19, x20, [sp, #16]
  4342d4:	stp	x21, x22, [sp, #32]
  4342d8:	mov	x19, x0
  4342dc:	cbz	x0, 434348 <ferror@plt+0x303b8>
  4342e0:	mov	w20, w1
  4342e4:	ldr	w0, [x0, #8]
  4342e8:	cmp	w0, w1
  4342ec:	b.ls	434370 <ferror@plt+0x303e0>  // b.plast
  4342f0:	ubfiz	x22, x20, #3, #32
  4342f4:	ldr	x0, [x19]
  4342f8:	ldr	x21, [x0, w20, uxtw #3]
  4342fc:	ldr	x1, [x19, #24]
  434300:	cbz	x1, 43430c <ferror@plt+0x3037c>
  434304:	mov	x0, x21
  434308:	blr	x1
  43430c:	ldr	w2, [x19, #8]
  434310:	sub	w0, w2, #0x1
  434314:	cmp	w0, w20
  434318:	b.ne	434398 <ferror@plt+0x30408>  // b.any
  43431c:	ldr	w0, [x19, #8]
  434320:	sub	w0, w0, #0x1
  434324:	str	w0, [x19, #8]
  434328:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43432c:	ldr	w1, [x1, #52]
  434330:	cbnz	w1, 4343bc <ferror@plt+0x3042c>
  434334:	mov	x0, x21
  434338:	ldp	x19, x20, [sp, #16]
  43433c:	ldp	x21, x22, [sp, #32]
  434340:	ldp	x29, x30, [sp], #48
  434344:	ret
  434348:	adrp	x2, 479000 <ferror@plt+0x75070>
  43434c:	add	x2, x2, #0xe58
  434350:	adrp	x1, 479000 <ferror@plt+0x75070>
  434354:	add	x1, x1, #0xed0
  434358:	add	x1, x1, #0x198
  43435c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434360:	add	x0, x0, #0xb60
  434364:	bl	4149c4 <ferror@plt+0x10a34>
  434368:	mov	x21, x19
  43436c:	b	434334 <ferror@plt+0x303a4>
  434370:	adrp	x2, 479000 <ferror@plt+0x75070>
  434374:	add	x2, x2, #0xe60
  434378:	adrp	x1, 479000 <ferror@plt+0x75070>
  43437c:	add	x1, x1, #0xed0
  434380:	add	x1, x1, #0x198
  434384:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434388:	add	x0, x0, #0xb60
  43438c:	bl	4149c4 <ferror@plt+0x10a34>
  434390:	mov	x21, #0x0                   	// #0
  434394:	b	434334 <ferror@plt+0x303a4>
  434398:	ldr	x0, [x19]
  43439c:	mvn	w20, w20
  4343a0:	add	w2, w20, w2
  4343a4:	add	x1, x22, #0x8
  4343a8:	lsl	x2, x2, #3
  4343ac:	add	x1, x0, x1
  4343b0:	add	x0, x0, x22
  4343b4:	bl	403480 <memmove@plt>
  4343b8:	b	43431c <ferror@plt+0x3038c>
  4343bc:	ldr	x1, [x19]
  4343c0:	str	xzr, [x1, w0, uxtw #3]
  4343c4:	b	434334 <ferror@plt+0x303a4>
  4343c8:	stp	x29, x30, [sp, #-48]!
  4343cc:	mov	x29, sp
  4343d0:	stp	x19, x20, [sp, #16]
  4343d4:	stp	x21, x22, [sp, #32]
  4343d8:	mov	x19, x0
  4343dc:	cbz	x0, 434454 <ferror@plt+0x304c4>
  4343e0:	mov	w20, w1
  4343e4:	ldr	w0, [x0, #8]
  4343e8:	cmp	w0, w1
  4343ec:	b.ls	43447c <ferror@plt+0x304ec>  // b.plast
  4343f0:	mov	w22, w1
  4343f4:	ldr	x0, [x19]
  4343f8:	ldr	x21, [x0, x22, lsl #3]
  4343fc:	ldr	x1, [x19, #24]
  434400:	cbz	x1, 43440c <ferror@plt+0x3047c>
  434404:	mov	x0, x21
  434408:	blr	x1
  43440c:	ldr	w0, [x19, #8]
  434410:	sub	w0, w0, #0x1
  434414:	cmp	w0, w20
  434418:	b.eq	434428 <ferror@plt+0x30498>  // b.none
  43441c:	ldr	x1, [x19]
  434420:	ldr	x0, [x1, w0, uxtw #3]
  434424:	str	x0, [x1, x22, lsl #3]
  434428:	ldr	w0, [x19, #8]
  43442c:	sub	w0, w0, #0x1
  434430:	str	w0, [x19, #8]
  434434:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  434438:	ldr	w1, [x1, #52]
  43443c:	cbnz	w1, 4344a4 <ferror@plt+0x30514>
  434440:	mov	x0, x21
  434444:	ldp	x19, x20, [sp, #16]
  434448:	ldp	x21, x22, [sp, #32]
  43444c:	ldp	x29, x30, [sp], #48
  434450:	ret
  434454:	adrp	x2, 479000 <ferror@plt+0x75070>
  434458:	add	x2, x2, #0xe58
  43445c:	adrp	x1, 479000 <ferror@plt+0x75070>
  434460:	add	x1, x1, #0xed0
  434464:	add	x1, x1, #0x1b8
  434468:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43446c:	add	x0, x0, #0xb60
  434470:	bl	4149c4 <ferror@plt+0x10a34>
  434474:	mov	x21, x19
  434478:	b	434440 <ferror@plt+0x304b0>
  43447c:	adrp	x2, 479000 <ferror@plt+0x75070>
  434480:	add	x2, x2, #0xe60
  434484:	adrp	x1, 479000 <ferror@plt+0x75070>
  434488:	add	x1, x1, #0xed0
  43448c:	add	x1, x1, #0x1b8
  434490:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434494:	add	x0, x0, #0xb60
  434498:	bl	4149c4 <ferror@plt+0x10a34>
  43449c:	mov	x21, #0x0                   	// #0
  4344a0:	b	434440 <ferror@plt+0x304b0>
  4344a4:	ldr	x1, [x19]
  4344a8:	str	xzr, [x1, w0, uxtw #3]
  4344ac:	b	434440 <ferror@plt+0x304b0>
  4344b0:	stp	x29, x30, [sp, #-64]!
  4344b4:	mov	x29, sp
  4344b8:	cbz	x0, 434568 <ferror@plt+0x305d8>
  4344bc:	stp	x19, x20, [sp, #16]
  4344c0:	stp	x21, x22, [sp, #32]
  4344c4:	stp	x23, x24, [sp, #48]
  4344c8:	mov	x19, x0
  4344cc:	mov	w22, w1
  4344d0:	mov	w23, w2
  4344d4:	ldr	w0, [x0, #8]
  4344d8:	cmp	w0, w1
  4344dc:	b.ls	43458c <ferror@plt+0x305fc>  // b.plast
  4344e0:	add	w24, w1, w2
  4344e4:	cmp	w0, w24
  4344e8:	b.cc	4345bc <ferror@plt+0x3062c>  // b.lo, b.ul, b.last
  4344ec:	ldr	x0, [x19, #24]
  4344f0:	cbz	x0, 434530 <ferror@plt+0x305a0>
  4344f4:	cmp	w24, w1
  4344f8:	b.ls	434530 <ferror@plt+0x305a0>  // b.plast
  4344fc:	mov	w0, w1
  434500:	ubfiz	x20, x22, #3, #32
  434504:	sub	w21, w2, #0x1
  434508:	add	x0, x0, #0x1
  43450c:	add	x21, x21, x0
  434510:	lsl	x21, x21, #3
  434514:	ldr	x0, [x19]
  434518:	ldr	x3, [x19, #24]
  43451c:	ldr	x0, [x0, x20]
  434520:	blr	x3
  434524:	add	x20, x20, #0x8
  434528:	cmp	x20, x21
  43452c:	b.ne	434514 <ferror@plt+0x30584>  // b.any
  434530:	ldr	w2, [x19, #8]
  434534:	cmp	w24, w2
  434538:	b.ne	4345ec <ferror@plt+0x3065c>  // b.any
  43453c:	ldr	w0, [x19, #8]
  434540:	sub	w0, w0, w23
  434544:	str	w0, [x19, #8]
  434548:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43454c:	ldr	w0, [x0, #52]
  434550:	cbnz	w0, 434608 <ferror@plt+0x30678>
  434554:	ldp	x19, x20, [sp, #16]
  434558:	ldp	x21, x22, [sp, #32]
  43455c:	ldp	x23, x24, [sp, #48]
  434560:	ldp	x29, x30, [sp], #64
  434564:	ret
  434568:	adrp	x2, 479000 <ferror@plt+0x75070>
  43456c:	add	x2, x2, #0xe58
  434570:	adrp	x1, 479000 <ferror@plt+0x75070>
  434574:	add	x1, x1, #0xed0
  434578:	add	x1, x1, #0x1d8
  43457c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434580:	add	x0, x0, #0xb60
  434584:	bl	4149c4 <ferror@plt+0x10a34>
  434588:	b	434560 <ferror@plt+0x305d0>
  43458c:	adrp	x2, 479000 <ferror@plt+0x75070>
  434590:	add	x2, x2, #0xe60
  434594:	adrp	x1, 479000 <ferror@plt+0x75070>
  434598:	add	x1, x1, #0xed0
  43459c:	add	x1, x1, #0x1d8
  4345a0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4345a4:	add	x0, x0, #0xb60
  4345a8:	bl	4149c4 <ferror@plt+0x10a34>
  4345ac:	ldp	x19, x20, [sp, #16]
  4345b0:	ldp	x21, x22, [sp, #32]
  4345b4:	ldp	x23, x24, [sp, #48]
  4345b8:	b	434560 <ferror@plt+0x305d0>
  4345bc:	adrp	x2, 479000 <ferror@plt+0x75070>
  4345c0:	add	x2, x2, #0xe78
  4345c4:	adrp	x1, 479000 <ferror@plt+0x75070>
  4345c8:	add	x1, x1, #0xed0
  4345cc:	add	x1, x1, #0x1d8
  4345d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4345d4:	add	x0, x0, #0xb60
  4345d8:	bl	4149c4 <ferror@plt+0x10a34>
  4345dc:	ldp	x19, x20, [sp, #16]
  4345e0:	ldp	x21, x22, [sp, #32]
  4345e4:	ldp	x23, x24, [sp, #48]
  4345e8:	b	434560 <ferror@plt+0x305d0>
  4345ec:	ldr	x0, [x19]
  4345f0:	sub	w2, w2, w24
  4345f4:	lsl	x2, x2, #3
  4345f8:	add	x1, x0, w24, uxtw #3
  4345fc:	add	x0, x0, w22, uxtw #3
  434600:	bl	403480 <memmove@plt>
  434604:	b	43453c <ferror@plt+0x305ac>
  434608:	cbz	w23, 43463c <ferror@plt+0x306ac>
  43460c:	mov	w0, #0x0                   	// #0
  434610:	ldr	w1, [x19, #8]
  434614:	add	w1, w0, w1
  434618:	ldr	x2, [x19]
  43461c:	str	xzr, [x2, x1, lsl #3]
  434620:	add	w0, w0, #0x1
  434624:	cmp	w23, w0
  434628:	b.ne	434610 <ferror@plt+0x30680>  // b.any
  43462c:	ldp	x19, x20, [sp, #16]
  434630:	ldp	x21, x22, [sp, #32]
  434634:	ldp	x23, x24, [sp, #48]
  434638:	b	434560 <ferror@plt+0x305d0>
  43463c:	ldp	x19, x20, [sp, #16]
  434640:	ldp	x21, x22, [sp, #32]
  434644:	ldp	x23, x24, [sp, #48]
  434648:	b	434560 <ferror@plt+0x305d0>
  43464c:	stp	x29, x30, [sp, #-32]!
  434650:	mov	x29, sp
  434654:	cbz	x0, 434684 <ferror@plt+0x306f4>
  434658:	stp	x19, x20, [sp, #16]
  43465c:	mov	x19, x0
  434660:	mov	w20, w1
  434664:	ldr	w1, [x0, #8]
  434668:	cmp	w1, w20
  43466c:	b.cc	4346a8 <ferror@plt+0x30718>  // b.lo, b.ul, b.last
  434670:	b.hi	4346f0 <ferror@plt+0x30760>  // b.pmore
  434674:	str	w20, [x19, #8]
  434678:	ldp	x19, x20, [sp, #16]
  43467c:	ldp	x29, x30, [sp], #32
  434680:	ret
  434684:	adrp	x2, 479000 <ferror@plt+0x75070>
  434688:	add	x2, x2, #0xe58
  43468c:	adrp	x1, 479000 <ferror@plt+0x75070>
  434690:	add	x1, x1, #0xed0
  434694:	add	x1, x1, #0x1f8
  434698:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43469c:	add	x0, x0, #0xb60
  4346a0:	bl	4149c4 <ferror@plt+0x10a34>
  4346a4:	b	43467c <ferror@plt+0x306ec>
  4346a8:	sub	w1, w20, w1
  4346ac:	bl	4335bc <ferror@plt+0x2f62c>
  4346b0:	ldr	w0, [x19, #8]
  4346b4:	cmp	w20, w0
  4346b8:	b.le	434674 <ferror@plt+0x306e4>
  4346bc:	sxtw	x3, w0
  4346c0:	sbfiz	x2, x0, #3, #32
  4346c4:	sub	w1, w20, #0x1
  4346c8:	sub	w1, w1, w0
  4346cc:	add	x0, x3, #0x1
  4346d0:	add	x1, x1, x0
  4346d4:	lsl	x1, x1, #3
  4346d8:	ldr	x0, [x19]
  4346dc:	str	xzr, [x0, x2]
  4346e0:	add	x2, x2, #0x8
  4346e4:	cmp	x2, x1
  4346e8:	b.ne	4346d8 <ferror@plt+0x30748>  // b.any
  4346ec:	b	434674 <ferror@plt+0x306e4>
  4346f0:	sub	w2, w1, w20
  4346f4:	mov	w1, w20
  4346f8:	bl	4344b0 <ferror@plt+0x30520>
  4346fc:	b	434674 <ferror@plt+0x306e4>
  434700:	stp	x29, x30, [sp, #-16]!
  434704:	mov	x29, sp
  434708:	cbz	x0, 43474c <ferror@plt+0x307bc>
  43470c:	mov	x4, x1
  434710:	ldr	w5, [x0, #8]
  434714:	cbz	w5, 434744 <ferror@plt+0x307b4>
  434718:	ldr	x6, [x0]
  43471c:	mov	x2, #0x0                   	// #0
  434720:	mov	w1, w2
  434724:	ldr	x3, [x6, x2, lsl #3]
  434728:	cmp	x3, x4
  43472c:	b.eq	434774 <ferror@plt+0x307e4>  // b.none
  434730:	add	x2, x2, #0x1
  434734:	cmp	w5, w2
  434738:	b.hi	434720 <ferror@plt+0x30790>  // b.pmore
  43473c:	mov	w0, #0x0                   	// #0
  434740:	b	43477c <ferror@plt+0x307ec>
  434744:	mov	w0, #0x0                   	// #0
  434748:	b	43477c <ferror@plt+0x307ec>
  43474c:	adrp	x2, 479000 <ferror@plt+0x75070>
  434750:	add	x2, x2, #0xe58
  434754:	adrp	x1, 479000 <ferror@plt+0x75070>
  434758:	add	x1, x1, #0xed0
  43475c:	add	x1, x1, #0x210
  434760:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434764:	add	x0, x0, #0xb60
  434768:	bl	4149c4 <ferror@plt+0x10a34>
  43476c:	mov	w0, #0x0                   	// #0
  434770:	b	43477c <ferror@plt+0x307ec>
  434774:	bl	4342c8 <ferror@plt+0x30338>
  434778:	mov	w0, #0x1                   	// #1
  43477c:	ldp	x29, x30, [sp], #16
  434780:	ret
  434784:	stp	x29, x30, [sp, #-16]!
  434788:	mov	x29, sp
  43478c:	cbz	x0, 4347d0 <ferror@plt+0x30840>
  434790:	mov	x4, x1
  434794:	ldr	w5, [x0, #8]
  434798:	cbz	w5, 4347c8 <ferror@plt+0x30838>
  43479c:	ldr	x6, [x0]
  4347a0:	mov	x2, #0x0                   	// #0
  4347a4:	mov	w1, w2
  4347a8:	ldr	x3, [x6, x2, lsl #3]
  4347ac:	cmp	x3, x4
  4347b0:	b.eq	4347f8 <ferror@plt+0x30868>  // b.none
  4347b4:	add	x2, x2, #0x1
  4347b8:	cmp	w5, w2
  4347bc:	b.hi	4347a4 <ferror@plt+0x30814>  // b.pmore
  4347c0:	mov	w0, #0x0                   	// #0
  4347c4:	b	434800 <ferror@plt+0x30870>
  4347c8:	mov	w0, #0x0                   	// #0
  4347cc:	b	434800 <ferror@plt+0x30870>
  4347d0:	adrp	x2, 479000 <ferror@plt+0x75070>
  4347d4:	add	x2, x2, #0xe58
  4347d8:	adrp	x1, 479000 <ferror@plt+0x75070>
  4347dc:	add	x1, x1, #0xed0
  4347e0:	add	x1, x1, #0x228
  4347e4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4347e8:	add	x0, x0, #0xb60
  4347ec:	bl	4149c4 <ferror@plt+0x10a34>
  4347f0:	mov	w0, #0x0                   	// #0
  4347f4:	b	434800 <ferror@plt+0x30870>
  4347f8:	bl	4343c8 <ferror@plt+0x30438>
  4347fc:	mov	w0, #0x1                   	// #1
  434800:	ldp	x29, x30, [sp], #16
  434804:	ret
  434808:	stp	x29, x30, [sp, #-32]!
  43480c:	mov	x29, sp
  434810:	cbz	x0, 434848 <ferror@plt+0x308b8>
  434814:	stp	x19, x20, [sp, #16]
  434818:	mov	x19, x0
  43481c:	mov	x20, x1
  434820:	mov	w1, #0x1                   	// #1
  434824:	bl	4335bc <ferror@plt+0x2f62c>
  434828:	ldr	x1, [x19]
  43482c:	ldr	w0, [x19, #8]
  434830:	add	w2, w0, #0x1
  434834:	str	w2, [x19, #8]
  434838:	str	x20, [x1, w0, uxtw #3]
  43483c:	ldp	x19, x20, [sp, #16]
  434840:	ldp	x29, x30, [sp], #32
  434844:	ret
  434848:	adrp	x2, 479000 <ferror@plt+0x75070>
  43484c:	add	x2, x2, #0xe58
  434850:	adrp	x1, 479000 <ferror@plt+0x75070>
  434854:	add	x1, x1, #0xed0
  434858:	add	x1, x1, #0x240
  43485c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434860:	add	x0, x0, #0xb60
  434864:	bl	4149c4 <ferror@plt+0x10a34>
  434868:	b	434840 <ferror@plt+0x308b0>
  43486c:	stp	x29, x30, [sp, #-16]!
  434870:	mov	x29, sp
  434874:	cbz	x0, 434898 <ferror@plt+0x30908>
  434878:	mov	x3, x1
  43487c:	mov	x4, #0x0                   	// #0
  434880:	mov	x2, #0x8                   	// #8
  434884:	ldr	w1, [x0, #8]
  434888:	ldr	x0, [x0]
  43488c:	bl	43b93c <ferror@plt+0x379ac>
  434890:	ldp	x29, x30, [sp], #16
  434894:	ret
  434898:	adrp	x2, 479000 <ferror@plt+0x75070>
  43489c:	add	x2, x2, #0xe48
  4348a0:	adrp	x1, 479000 <ferror@plt+0x75070>
  4348a4:	add	x1, x1, #0xed0
  4348a8:	add	x1, x1, #0x250
  4348ac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4348b0:	add	x0, x0, #0xb60
  4348b4:	bl	4149c4 <ferror@plt+0x10a34>
  4348b8:	b	434890 <ferror@plt+0x30900>
  4348bc:	stp	x29, x30, [sp, #-16]!
  4348c0:	mov	x29, sp
  4348c4:	cbz	x0, 4348e8 <ferror@plt+0x30958>
  4348c8:	mov	x3, x1
  4348cc:	mov	x4, x2
  4348d0:	mov	x2, #0x8                   	// #8
  4348d4:	ldr	w1, [x0, #8]
  4348d8:	ldr	x0, [x0]
  4348dc:	bl	43b93c <ferror@plt+0x379ac>
  4348e0:	ldp	x29, x30, [sp], #16
  4348e4:	ret
  4348e8:	adrp	x2, 479000 <ferror@plt+0x75070>
  4348ec:	add	x2, x2, #0xe48
  4348f0:	adrp	x1, 479000 <ferror@plt+0x75070>
  4348f4:	add	x1, x1, #0xed0
  4348f8:	add	x1, x1, #0x268
  4348fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434900:	add	x0, x0, #0xb60
  434904:	bl	4149c4 <ferror@plt+0x10a34>
  434908:	b	4348e0 <ferror@plt+0x30950>
  43490c:	stp	x29, x30, [sp, #-48]!
  434910:	mov	x29, sp
  434914:	cbz	x0, 434974 <ferror@plt+0x309e4>
  434918:	stp	x19, x20, [sp, #16]
  43491c:	stp	x21, x22, [sp, #32]
  434920:	mov	x20, x0
  434924:	mov	x21, x1
  434928:	mov	x22, x2
  43492c:	ldr	w0, [x0, #8]
  434930:	mov	w19, #0x0                   	// #0
  434934:	cbz	w0, 434968 <ferror@plt+0x309d8>
  434938:	ldr	x0, [x20]
  43493c:	mov	x1, x22
  434940:	ldr	x0, [x0, w19, uxtw #3]
  434944:	blr	x21
  434948:	add	w19, w19, #0x1
  43494c:	ldr	w0, [x20, #8]
  434950:	cmp	w0, w19
  434954:	b.hi	434938 <ferror@plt+0x309a8>  // b.pmore
  434958:	ldp	x19, x20, [sp, #16]
  43495c:	ldp	x21, x22, [sp, #32]
  434960:	ldp	x29, x30, [sp], #48
  434964:	ret
  434968:	ldp	x19, x20, [sp, #16]
  43496c:	ldp	x21, x22, [sp, #32]
  434970:	b	434960 <ferror@plt+0x309d0>
  434974:	adrp	x2, 479000 <ferror@plt+0x75070>
  434978:	add	x2, x2, #0xe58
  43497c:	adrp	x1, 479000 <ferror@plt+0x75070>
  434980:	add	x1, x1, #0xed0
  434984:	add	x1, x1, #0x288
  434988:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43498c:	add	x0, x0, #0xb60
  434990:	bl	4149c4 <ferror@plt+0x10a34>
  434994:	b	434960 <ferror@plt+0x309d0>
  434998:	stp	x29, x30, [sp, #-48]!
  43499c:	mov	x29, sp
  4349a0:	stp	x19, x20, [sp, #16]
  4349a4:	str	x21, [sp, #32]
  4349a8:	mov	x19, x0
  4349ac:	mov	w20, w1
  4349b0:	tbnz	w20, #0, 4349dc <ferror@plt+0x30a4c>
  4349b4:	ldr	x21, [x0]
  4349b8:	tbz	w20, #1, 4349fc <ferror@plt+0x30a6c>
  4349bc:	str	xzr, [x19]
  4349c0:	str	wzr, [x19, #8]
  4349c4:	str	wzr, [x19, #12]
  4349c8:	mov	x0, x21
  4349cc:	ldp	x19, x20, [sp, #16]
  4349d0:	ldr	x21, [sp, #32]
  4349d4:	ldp	x29, x30, [sp], #48
  4349d8:	ret
  4349dc:	ldr	x1, [x0, #24]
  4349e0:	cbz	x1, 4349ec <ferror@plt+0x30a5c>
  4349e4:	mov	x2, #0x0                   	// #0
  4349e8:	bl	43490c <ferror@plt+0x3097c>
  4349ec:	ldr	x0, [x19]
  4349f0:	bl	413498 <ferror@plt+0xf508>
  4349f4:	mov	x21, #0x0                   	// #0
  4349f8:	b	4349b8 <ferror@plt+0x30a28>
  4349fc:	mov	x1, x19
  434a00:	mov	x0, #0x20                  	// #32
  434a04:	bl	41ed68 <ferror@plt+0x1add8>
  434a08:	b	4349c8 <ferror@plt+0x30a38>
  434a0c:	stp	x29, x30, [sp, #-16]!
  434a10:	mov	x29, sp
  434a14:	add	x1, x0, #0x10
  434a18:	cbz	x0, 434a40 <ferror@plt+0x30ab0>
  434a1c:	ldxr	w2, [x1]
  434a20:	sub	w3, w2, #0x1
  434a24:	stlxr	w4, w3, [x1]
  434a28:	cbnz	w4, 434a1c <ferror@plt+0x30a8c>
  434a2c:	dmb	ish
  434a30:	cmp	w2, #0x1
  434a34:	b.eq	434a64 <ferror@plt+0x30ad4>  // b.none
  434a38:	ldp	x29, x30, [sp], #16
  434a3c:	ret
  434a40:	adrp	x2, 479000 <ferror@plt+0x75070>
  434a44:	add	x2, x2, #0xe58
  434a48:	adrp	x1, 479000 <ferror@plt+0x75070>
  434a4c:	add	x1, x1, #0xed0
  434a50:	add	x1, x1, #0x2a0
  434a54:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434a58:	add	x0, x0, #0xb60
  434a5c:	bl	4149c4 <ferror@plt+0x10a34>
  434a60:	b	434a38 <ferror@plt+0x30aa8>
  434a64:	mov	w1, #0x1                   	// #1
  434a68:	bl	434998 <ferror@plt+0x30a08>
  434a6c:	b	434a38 <ferror@plt+0x30aa8>
  434a70:	stp	x29, x30, [sp, #-32]!
  434a74:	mov	x29, sp
  434a78:	str	x19, [sp, #16]
  434a7c:	mov	x19, x0
  434a80:	cbz	x0, 434ac4 <ferror@plt+0x30b34>
  434a84:	cmp	w1, #0x0
  434a88:	cset	w1, ne  // ne = any
  434a8c:	add	x0, x0, #0x10
  434a90:	ldxr	w2, [x0]
  434a94:	sub	w3, w2, #0x1
  434a98:	stlxr	w4, w3, [x0]
  434a9c:	cbnz	w4, 434a90 <ferror@plt+0x30b00>
  434aa0:	dmb	ish
  434aa4:	orr	w0, w1, #0x2
  434aa8:	cmp	w2, #0x1
  434aac:	csel	w1, w0, w1, ne  // ne = any
  434ab0:	mov	x0, x19
  434ab4:	bl	434998 <ferror@plt+0x30a08>
  434ab8:	ldr	x19, [sp, #16]
  434abc:	ldp	x29, x30, [sp], #32
  434ac0:	ret
  434ac4:	adrp	x2, 479000 <ferror@plt+0x75070>
  434ac8:	add	x2, x2, #0xe58
  434acc:	adrp	x1, 479000 <ferror@plt+0x75070>
  434ad0:	add	x1, x1, #0xed0
  434ad4:	add	x1, x1, #0x2b8
  434ad8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434adc:	add	x0, x0, #0xb60
  434ae0:	bl	4149c4 <ferror@plt+0x10a34>
  434ae4:	mov	x0, x19
  434ae8:	b	434ab8 <ferror@plt+0x30b28>
  434aec:	stp	x29, x30, [sp, #-16]!
  434af0:	mov	x29, sp
  434af4:	mov	w3, #0x0                   	// #0
  434af8:	mov	w2, #0x1                   	// #1
  434afc:	mov	w1, #0x0                   	// #0
  434b00:	mov	w0, #0x0                   	// #0
  434b04:	bl	43366c <ferror@plt+0x2f6dc>
  434b08:	ldp	x29, x30, [sp], #16
  434b0c:	ret
  434b10:	stp	x29, x30, [sp, #-32]!
  434b14:	mov	x29, sp
  434b18:	stp	x19, x20, [sp, #16]
  434b1c:	mov	x20, x0
  434b20:	mov	x19, x1
  434b24:	bl	434aec <ferror@plt+0x30b5c>
  434b28:	ldr	x1, [x0]
  434b2c:	cbnz	x1, 434b4c <ferror@plt+0x30bbc>
  434b30:	ldr	w1, [x0, #8]
  434b34:	cbnz	w1, 434b78 <ferror@plt+0x30be8>
  434b38:	str	x20, [x0]
  434b3c:	str	w19, [x0, #8]
  434b40:	ldp	x19, x20, [sp, #16]
  434b44:	ldp	x29, x30, [sp], #32
  434b48:	ret
  434b4c:	adrp	x4, 479000 <ferror@plt+0x75070>
  434b50:	add	x4, x4, #0xe98
  434b54:	adrp	x3, 479000 <ferror@plt+0x75070>
  434b58:	add	x3, x3, #0xed0
  434b5c:	add	x3, x3, #0x2d0
  434b60:	mov	w2, #0x607                 	// #1543
  434b64:	adrp	x1, 479000 <ferror@plt+0x75070>
  434b68:	add	x1, x1, #0xeb0
  434b6c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434b70:	add	x0, x0, #0xb60
  434b74:	bl	4274b0 <ferror@plt+0x23520>
  434b78:	adrp	x4, 479000 <ferror@plt+0x75070>
  434b7c:	add	x4, x4, #0xec0
  434b80:	adrp	x3, 479000 <ferror@plt+0x75070>
  434b84:	add	x3, x3, #0xed0
  434b88:	add	x3, x3, #0x2d0
  434b8c:	mov	w2, #0x608                 	// #1544
  434b90:	adrp	x1, 479000 <ferror@plt+0x75070>
  434b94:	add	x1, x1, #0xeb0
  434b98:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434b9c:	add	x0, x0, #0xb60
  434ba0:	bl	4274b0 <ferror@plt+0x23520>
  434ba4:	stp	x29, x30, [sp, #-16]!
  434ba8:	mov	x29, sp
  434bac:	mov	w3, w0
  434bb0:	mov	w2, #0x1                   	// #1
  434bb4:	mov	w1, #0x0                   	// #0
  434bb8:	mov	w0, #0x0                   	// #0
  434bbc:	bl	43366c <ferror@plt+0x2f6dc>
  434bc0:	ldp	x29, x30, [sp], #16
  434bc4:	ret
  434bc8:	stp	x29, x30, [sp, #-16]!
  434bcc:	mov	x29, sp
  434bd0:	bl	4338f4 <ferror@plt+0x2f964>
  434bd4:	ldp	x29, x30, [sp], #16
  434bd8:	ret
  434bdc:	stp	x29, x30, [sp, #-32]!
  434be0:	mov	x29, sp
  434be4:	stp	x19, x20, [sp, #16]
  434be8:	mov	x19, x0
  434bec:	cbz	x0, 434c10 <ferror@plt+0x30c80>
  434bf0:	ldr	w20, [x0, #8]
  434bf4:	mov	w1, #0x0                   	// #0
  434bf8:	bl	4338f4 <ferror@plt+0x2f964>
  434bfc:	mov	x1, x20
  434c00:	bl	434ea8 <ferror@plt+0x30f18>
  434c04:	ldp	x19, x20, [sp, #16]
  434c08:	ldp	x29, x30, [sp], #32
  434c0c:	ret
  434c10:	adrp	x2, 479000 <ferror@plt+0x75070>
  434c14:	add	x2, x2, #0xe48
  434c18:	adrp	x1, 479000 <ferror@plt+0x75070>
  434c1c:	add	x1, x1, #0xed0
  434c20:	add	x1, x1, #0x2e8
  434c24:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434c28:	add	x0, x0, #0xb60
  434c2c:	bl	4149c4 <ferror@plt+0x10a34>
  434c30:	mov	x0, x19
  434c34:	b	434c04 <ferror@plt+0x30c74>
  434c38:	stp	x29, x30, [sp, #-16]!
  434c3c:	mov	x29, sp
  434c40:	bl	4337f0 <ferror@plt+0x2f860>
  434c44:	ldp	x29, x30, [sp], #16
  434c48:	ret
  434c4c:	stp	x29, x30, [sp, #-16]!
  434c50:	mov	x29, sp
  434c54:	bl	433850 <ferror@plt+0x2f8c0>
  434c58:	ldp	x29, x30, [sp], #16
  434c5c:	ret
  434c60:	stp	x29, x30, [sp, #-32]!
  434c64:	mov	x29, sp
  434c68:	str	x19, [sp, #16]
  434c6c:	mov	x19, x0
  434c70:	bl	433970 <ferror@plt+0x2f9e0>
  434c74:	mov	x0, x19
  434c78:	ldr	x19, [sp, #16]
  434c7c:	ldp	x29, x30, [sp], #32
  434c80:	ret
  434c84:	stp	x29, x30, [sp, #-32]!
  434c88:	mov	x29, sp
  434c8c:	str	x19, [sp, #16]
  434c90:	mov	x19, x0
  434c94:	bl	433a28 <ferror@plt+0x2fa98>
  434c98:	mov	x0, x19
  434c9c:	ldr	x19, [sp, #16]
  434ca0:	ldp	x29, x30, [sp], #32
  434ca4:	ret
  434ca8:	stp	x29, x30, [sp, #-32]!
  434cac:	mov	x29, sp
  434cb0:	str	x19, [sp, #16]
  434cb4:	mov	x19, x0
  434cb8:	bl	433fec <ferror@plt+0x3005c>
  434cbc:	mov	x0, x19
  434cc0:	ldr	x19, [sp, #16]
  434cc4:	ldp	x29, x30, [sp], #32
  434cc8:	ret
  434ccc:	stp	x29, x30, [sp, #-32]!
  434cd0:	mov	x29, sp
  434cd4:	str	x19, [sp, #16]
  434cd8:	mov	x19, x0
  434cdc:	bl	433bd4 <ferror@plt+0x2fc44>
  434ce0:	mov	x0, x19
  434ce4:	ldr	x19, [sp, #16]
  434ce8:	ldp	x29, x30, [sp], #32
  434cec:	ret
  434cf0:	stp	x29, x30, [sp, #-32]!
  434cf4:	mov	x29, sp
  434cf8:	str	x19, [sp, #16]
  434cfc:	mov	x19, x0
  434d00:	bl	433d0c <ferror@plt+0x2fd7c>
  434d04:	mov	x0, x19
  434d08:	ldr	x19, [sp, #16]
  434d0c:	ldp	x29, x30, [sp], #32
  434d10:	ret
  434d14:	stp	x29, x30, [sp, #-32]!
  434d18:	mov	x29, sp
  434d1c:	str	x19, [sp, #16]
  434d20:	mov	x19, x0
  434d24:	cbz	x0, 434d54 <ferror@plt+0x30dc4>
  434d28:	ldr	w0, [x0, #8]
  434d2c:	cmp	w0, w1
  434d30:	b.ls	434d7c <ferror@plt+0x30dec>  // b.plast
  434d34:	add	w3, w1, w2
  434d38:	cmp	w0, w3
  434d3c:	b.cc	434da4 <ferror@plt+0x30e14>  // b.lo, b.ul, b.last
  434d40:	mov	x0, x19
  434d44:	bl	433e3c <ferror@plt+0x2feac>
  434d48:	ldr	x19, [sp, #16]
  434d4c:	ldp	x29, x30, [sp], #32
  434d50:	ret
  434d54:	adrp	x2, 479000 <ferror@plt+0x75070>
  434d58:	add	x2, x2, #0xe58
  434d5c:	adrp	x1, 479000 <ferror@plt+0x75070>
  434d60:	add	x1, x1, #0xed0
  434d64:	add	x1, x1, #0x308
  434d68:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434d6c:	add	x0, x0, #0xb60
  434d70:	bl	4149c4 <ferror@plt+0x10a34>
  434d74:	mov	x0, x19
  434d78:	b	434d48 <ferror@plt+0x30db8>
  434d7c:	adrp	x2, 479000 <ferror@plt+0x75070>
  434d80:	add	x2, x2, #0xe60
  434d84:	adrp	x1, 479000 <ferror@plt+0x75070>
  434d88:	add	x1, x1, #0xed0
  434d8c:	add	x1, x1, #0x308
  434d90:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434d94:	add	x0, x0, #0xb60
  434d98:	bl	4149c4 <ferror@plt+0x10a34>
  434d9c:	mov	x0, #0x0                   	// #0
  434da0:	b	434d48 <ferror@plt+0x30db8>
  434da4:	adrp	x2, 479000 <ferror@plt+0x75070>
  434da8:	add	x2, x2, #0xe78
  434dac:	adrp	x1, 479000 <ferror@plt+0x75070>
  434db0:	add	x1, x1, #0xed0
  434db4:	add	x1, x1, #0x308
  434db8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434dbc:	add	x0, x0, #0xb60
  434dc0:	bl	4149c4 <ferror@plt+0x10a34>
  434dc4:	mov	x0, #0x0                   	// #0
  434dc8:	b	434d48 <ferror@plt+0x30db8>
  434dcc:	stp	x29, x30, [sp, #-16]!
  434dd0:	mov	x29, sp
  434dd4:	bl	4340bc <ferror@plt+0x3012c>
  434dd8:	ldp	x29, x30, [sp], #16
  434ddc:	ret
  434de0:	stp	x29, x30, [sp, #-16]!
  434de4:	mov	x29, sp
  434de8:	bl	43410c <ferror@plt+0x3017c>
  434dec:	ldp	x29, x30, [sp], #16
  434df0:	ret
  434df4:	cbz	x0, 434e54 <ferror@plt+0x30ec4>
  434df8:	stp	x29, x30, [sp, #-32]!
  434dfc:	mov	x29, sp
  434e00:	str	x19, [sp, #16]
  434e04:	mov	x19, x0
  434e08:	add	x0, x0, #0x10
  434e0c:	ldxr	w1, [x0]
  434e10:	sub	w2, w1, #0x1
  434e14:	stlxr	w3, w2, [x0]
  434e18:	cbnz	w3, 434e0c <ferror@plt+0x30e7c>
  434e1c:	dmb	ish
  434e20:	cmp	w1, #0x1
  434e24:	b.eq	434e34 <ferror@plt+0x30ea4>  // b.none
  434e28:	ldr	x19, [sp, #16]
  434e2c:	ldp	x29, x30, [sp], #32
  434e30:	ret
  434e34:	ldr	x1, [x19, #24]
  434e38:	cbz	x1, 434e44 <ferror@plt+0x30eb4>
  434e3c:	ldr	x0, [x19, #32]
  434e40:	blr	x1
  434e44:	mov	x1, x19
  434e48:	mov	x0, #0x28                  	// #40
  434e4c:	bl	41ed68 <ferror@plt+0x1add8>
  434e50:	b	434e28 <ferror@plt+0x30e98>
  434e54:	ret
  434e58:	stp	x29, x30, [sp, #-48]!
  434e5c:	mov	x29, sp
  434e60:	stp	x19, x20, [sp, #16]
  434e64:	stp	x21, x22, [sp, #32]
  434e68:	mov	x22, x0
  434e6c:	mov	x21, x1
  434e70:	mov	x20, x2
  434e74:	mov	x19, x3
  434e78:	mov	x0, #0x28                  	// #40
  434e7c:	bl	41e67c <ferror@plt+0x1a6ec>
  434e80:	str	x22, [x0]
  434e84:	str	x21, [x0, #8]
  434e88:	str	x20, [x0, #24]
  434e8c:	str	x19, [x0, #32]
  434e90:	mov	w1, #0x1                   	// #1
  434e94:	str	w1, [x0, #16]
  434e98:	ldp	x19, x20, [sp, #16]
  434e9c:	ldp	x21, x22, [sp, #32]
  434ea0:	ldp	x29, x30, [sp], #48
  434ea4:	ret
  434ea8:	stp	x29, x30, [sp, #-16]!
  434eac:	mov	x29, sp
  434eb0:	mov	x3, x0
  434eb4:	adrp	x2, 413000 <ferror@plt+0xf070>
  434eb8:	add	x2, x2, #0x498
  434ebc:	bl	434e58 <ferror@plt+0x30ec8>
  434ec0:	ldp	x29, x30, [sp], #16
  434ec4:	ret
  434ec8:	stp	x29, x30, [sp, #-32]!
  434ecc:	mov	x29, sp
  434ed0:	str	x19, [sp, #16]
  434ed4:	mov	x19, x1
  434ed8:	bl	42014c <ferror@plt+0x1c1bc>
  434edc:	mov	x1, x19
  434ee0:	bl	434ea8 <ferror@plt+0x30f18>
  434ee4:	ldr	x19, [sp, #16]
  434ee8:	ldp	x29, x30, [sp], #32
  434eec:	ret
  434ef0:	stp	x29, x30, [sp, #-16]!
  434ef4:	mov	x29, sp
  434ef8:	mov	x3, #0x0                   	// #0
  434efc:	mov	x2, #0x0                   	// #0
  434f00:	bl	434e58 <ferror@plt+0x30ec8>
  434f04:	ldp	x29, x30, [sp], #16
  434f08:	ret
  434f0c:	stp	x29, x30, [sp, #-32]!
  434f10:	mov	x29, sp
  434f14:	str	x19, [sp, #16]
  434f18:	mov	x19, x0
  434f1c:	cbz	x0, 434f3c <ferror@plt+0x30fac>
  434f20:	cbz	x1, 434f2c <ferror@plt+0x30f9c>
  434f24:	ldr	x0, [x0, #8]
  434f28:	str	x0, [x1]
  434f2c:	ldr	x0, [x19]
  434f30:	ldr	x19, [sp, #16]
  434f34:	ldp	x29, x30, [sp], #32
  434f38:	ret
  434f3c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  434f40:	add	x2, x2, #0xfe0
  434f44:	adrp	x1, 47a000 <ferror@plt+0x76070>
  434f48:	add	x1, x1, #0x260
  434f4c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434f50:	add	x0, x0, #0xb60
  434f54:	bl	4149c4 <ferror@plt+0x10a34>
  434f58:	mov	x0, x19
  434f5c:	b	434f30 <ferror@plt+0x30fa0>
  434f60:	cbz	x0, 434f6c <ferror@plt+0x30fdc>
  434f64:	ldr	x0, [x0, #8]
  434f68:	ret
  434f6c:	stp	x29, x30, [sp, #-16]!
  434f70:	mov	x29, sp
  434f74:	adrp	x2, 442000 <ferror@plt+0x3e070>
  434f78:	add	x2, x2, #0xfe0
  434f7c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  434f80:	add	x1, x1, #0x260
  434f84:	add	x1, x1, #0x18
  434f88:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434f8c:	add	x0, x0, #0xb60
  434f90:	bl	4149c4 <ferror@plt+0x10a34>
  434f94:	mov	x0, #0x0                   	// #0
  434f98:	ldp	x29, x30, [sp], #16
  434f9c:	ret
  434fa0:	stp	x29, x30, [sp, #-32]!
  434fa4:	mov	x29, sp
  434fa8:	str	x19, [sp, #16]
  434fac:	mov	x19, x0
  434fb0:	cbz	x0, 434fdc <ferror@plt+0x3104c>
  434fb4:	add	x0, x0, #0x10
  434fb8:	ldxr	w1, [x0]
  434fbc:	add	w1, w1, #0x1
  434fc0:	stlxr	w2, w1, [x0]
  434fc4:	cbnz	w2, 434fb8 <ferror@plt+0x31028>
  434fc8:	dmb	ish
  434fcc:	mov	x0, x19
  434fd0:	ldr	x19, [sp, #16]
  434fd4:	ldp	x29, x30, [sp], #32
  434fd8:	ret
  434fdc:	adrp	x2, 442000 <ferror@plt+0x3e070>
  434fe0:	add	x2, x2, #0xfe0
  434fe4:	adrp	x1, 47a000 <ferror@plt+0x76070>
  434fe8:	add	x1, x1, #0x260
  434fec:	add	x1, x1, #0x30
  434ff0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434ff4:	add	x0, x0, #0xb60
  434ff8:	bl	4149c4 <ferror@plt+0x10a34>
  434ffc:	b	434fcc <ferror@plt+0x3103c>
  435000:	stp	x29, x30, [sp, #-48]!
  435004:	mov	x29, sp
  435008:	stp	x19, x20, [sp, #16]
  43500c:	mov	x19, x0
  435010:	cbz	x0, 43506c <ferror@plt+0x310dc>
  435014:	mov	x20, x2
  435018:	ldr	x0, [x0, #8]
  43501c:	cmp	x0, x1
  435020:	b.cc	435094 <ferror@plt+0x31104>  // b.lo, b.ul, b.last
  435024:	add	x2, x1, x2
  435028:	cmp	x0, x2
  43502c:	b.cc	4350bc <ferror@plt+0x3112c>  // b.lo, b.ul, b.last
  435030:	str	x21, [sp, #32]
  435034:	ldr	x21, [x19]
  435038:	add	x21, x21, x1
  43503c:	mov	x0, x19
  435040:	bl	434fa0 <ferror@plt+0x31010>
  435044:	mov	x3, x0
  435048:	adrp	x2, 434000 <ferror@plt+0x30070>
  43504c:	add	x2, x2, #0xdf4
  435050:	mov	x1, x20
  435054:	mov	x0, x21
  435058:	bl	434e58 <ferror@plt+0x30ec8>
  43505c:	ldr	x21, [sp, #32]
  435060:	ldp	x19, x20, [sp, #16]
  435064:	ldp	x29, x30, [sp], #48
  435068:	ret
  43506c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  435070:	add	x2, x2, #0xfe0
  435074:	adrp	x1, 47a000 <ferror@plt+0x76070>
  435078:	add	x1, x1, #0x260
  43507c:	add	x1, x1, #0x40
  435080:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  435084:	add	x0, x0, #0xb60
  435088:	bl	4149c4 <ferror@plt+0x10a34>
  43508c:	mov	x0, x19
  435090:	b	435060 <ferror@plt+0x310d0>
  435094:	adrp	x2, 47a000 <ferror@plt+0x76070>
  435098:	add	x2, x2, #0x1f8
  43509c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4350a0:	add	x1, x1, #0x260
  4350a4:	add	x1, x1, #0x40
  4350a8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4350ac:	add	x0, x0, #0xb60
  4350b0:	bl	4149c4 <ferror@plt+0x10a34>
  4350b4:	mov	x0, #0x0                   	// #0
  4350b8:	b	435060 <ferror@plt+0x310d0>
  4350bc:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4350c0:	add	x2, x2, #0x210
  4350c4:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4350c8:	add	x1, x1, #0x260
  4350cc:	add	x1, x1, #0x40
  4350d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4350d4:	add	x0, x0, #0xb60
  4350d8:	bl	4149c4 <ferror@plt+0x10a34>
  4350dc:	mov	x0, #0x0                   	// #0
  4350e0:	b	435060 <ferror@plt+0x310d0>
  4350e4:	stp	x29, x30, [sp, #-16]!
  4350e8:	mov	x29, sp
  4350ec:	cbz	x0, 435114 <ferror@plt+0x31184>
  4350f0:	mov	x3, x0
  4350f4:	cbz	x1, 43513c <ferror@plt+0x311ac>
  4350f8:	ldr	x2, [x0, #8]
  4350fc:	ldr	x4, [x1, #8]
  435100:	mov	w0, #0x0                   	// #0
  435104:	cmp	x2, x4
  435108:	b.eq	435164 <ferror@plt+0x311d4>  // b.none
  43510c:	ldp	x29, x30, [sp], #16
  435110:	ret
  435114:	adrp	x2, 47a000 <ferror@plt+0x76070>
  435118:	add	x2, x2, #0x230
  43511c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  435120:	add	x1, x1, #0x260
  435124:	add	x1, x1, #0x58
  435128:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43512c:	add	x0, x0, #0xb60
  435130:	bl	4149c4 <ferror@plt+0x10a34>
  435134:	mov	w0, #0x0                   	// #0
  435138:	b	43510c <ferror@plt+0x3117c>
  43513c:	adrp	x2, 47a000 <ferror@plt+0x76070>
  435140:	add	x2, x2, #0x240
  435144:	adrp	x1, 47a000 <ferror@plt+0x76070>
  435148:	add	x1, x1, #0x260
  43514c:	add	x1, x1, #0x58
  435150:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  435154:	add	x0, x0, #0xb60
  435158:	bl	4149c4 <ferror@plt+0x10a34>
  43515c:	mov	w0, #0x0                   	// #0
  435160:	b	43510c <ferror@plt+0x3117c>
  435164:	ldr	x1, [x1]
  435168:	ldr	x0, [x3]
  43516c:	bl	403ab0 <memcmp@plt>
  435170:	cmp	w0, #0x0
  435174:	cset	w0, eq  // eq = none
  435178:	b	43510c <ferror@plt+0x3117c>
  43517c:	cbz	x0, 4351b0 <ferror@plt+0x31220>
  435180:	ldr	x2, [x0]
  435184:	ldr	x3, [x0, #8]
  435188:	add	x3, x2, x3
  43518c:	cmp	x2, x3
  435190:	b.eq	4351e4 <ferror@plt+0x31254>  // b.none
  435194:	mov	w0, #0x1505                	// #5381
  435198:	ldrsb	w1, [x2], #1
  43519c:	add	w1, w1, w0, lsl #5
  4351a0:	add	w0, w0, w1
  4351a4:	cmp	x3, x2
  4351a8:	b.ne	435198 <ferror@plt+0x31208>  // b.any
  4351ac:	ret
  4351b0:	stp	x29, x30, [sp, #-16]!
  4351b4:	mov	x29, sp
  4351b8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4351bc:	add	x2, x2, #0xfe0
  4351c0:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4351c4:	add	x1, x1, #0x260
  4351c8:	add	x1, x1, #0x68
  4351cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4351d0:	add	x0, x0, #0xb60
  4351d4:	bl	4149c4 <ferror@plt+0x10a34>
  4351d8:	mov	w0, #0x0                   	// #0
  4351dc:	ldp	x29, x30, [sp], #16
  4351e0:	ret
  4351e4:	mov	w0, #0x1505                	// #5381
  4351e8:	ret
  4351ec:	stp	x29, x30, [sp, #-32]!
  4351f0:	mov	x29, sp
  4351f4:	cbz	x0, 435234 <ferror@plt+0x312a4>
  4351f8:	cbz	x1, 43525c <ferror@plt+0x312cc>
  4351fc:	stp	x19, x20, [sp, #16]
  435200:	ldr	x20, [x1, #8]
  435204:	ldr	x19, [x0, #8]
  435208:	cmp	x20, x19
  43520c:	csel	x2, x20, x19, ls  // ls = plast
  435210:	ldr	x1, [x1]
  435214:	ldr	x0, [x0]
  435218:	bl	403ab0 <memcmp@plt>
  43521c:	cmp	w0, #0x0
  435220:	ccmp	x20, x19, #0x4, eq  // eq = none
  435224:	b.ne	435284 <ferror@plt+0x312f4>  // b.any
  435228:	ldp	x19, x20, [sp, #16]
  43522c:	ldp	x29, x30, [sp], #32
  435230:	ret
  435234:	adrp	x2, 47a000 <ferror@plt+0x76070>
  435238:	add	x2, x2, #0x230
  43523c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  435240:	add	x1, x1, #0x260
  435244:	add	x1, x1, #0x78
  435248:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43524c:	add	x0, x0, #0xb60
  435250:	bl	4149c4 <ferror@plt+0x10a34>
  435254:	mov	w0, #0x0                   	// #0
  435258:	b	43522c <ferror@plt+0x3129c>
  43525c:	adrp	x2, 47a000 <ferror@plt+0x76070>
  435260:	add	x2, x2, #0x240
  435264:	adrp	x1, 47a000 <ferror@plt+0x76070>
  435268:	add	x1, x1, #0x260
  43526c:	add	x1, x1, #0x78
  435270:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  435274:	add	x0, x0, #0xb60
  435278:	bl	4149c4 <ferror@plt+0x10a34>
  43527c:	mov	w0, #0x0                   	// #0
  435280:	b	43522c <ferror@plt+0x3129c>
  435284:	mov	w0, #0x1                   	// #1
  435288:	cmp	x20, x19
  43528c:	cneg	w0, w0, hi  // hi = pmore
  435290:	ldp	x19, x20, [sp, #16]
  435294:	b	43522c <ferror@plt+0x3129c>
  435298:	stp	x29, x30, [sp, #-48]!
  43529c:	mov	x29, sp
  4352a0:	stp	x19, x20, [sp, #16]
  4352a4:	str	x21, [sp, #32]
  4352a8:	mov	x19, x0
  4352ac:	cbz	x0, 435308 <ferror@plt+0x31378>
  4352b0:	mov	x20, x1
  4352b4:	cbz	x1, 435330 <ferror@plt+0x313a0>
  4352b8:	ldr	x1, [x0, #24]
  4352bc:	adrp	x0, 413000 <ferror@plt+0xf070>
  4352c0:	add	x0, x0, #0x498
  4352c4:	cmp	x1, x0
  4352c8:	b.ne	4352e4 <ferror@plt+0x31354>  // b.any
  4352cc:	ldr	x0, [x19]
  4352d0:	cbz	x0, 4352e4 <ferror@plt+0x31354>
  4352d4:	dmb	ish
  4352d8:	ldr	w0, [x19, #16]
  4352dc:	cmp	w0, #0x1
  4352e0:	b.eq	435358 <ferror@plt+0x313c8>  // b.none
  4352e4:	ldr	w1, [x19, #8]
  4352e8:	ldr	x0, [x19]
  4352ec:	bl	42014c <ferror@plt+0x1c1bc>
  4352f0:	mov	x21, x0
  4352f4:	ldr	x0, [x19, #8]
  4352f8:	str	x0, [x20]
  4352fc:	mov	x0, x19
  435300:	bl	434df4 <ferror@plt+0x30e64>
  435304:	b	435374 <ferror@plt+0x313e4>
  435308:	adrp	x2, 442000 <ferror@plt+0x3e070>
  43530c:	add	x2, x2, #0xfe0
  435310:	adrp	x1, 47a000 <ferror@plt+0x76070>
  435314:	add	x1, x1, #0x260
  435318:	add	x1, x1, #0x88
  43531c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  435320:	add	x0, x0, #0xb60
  435324:	bl	4149c4 <ferror@plt+0x10a34>
  435328:	mov	x21, x19
  43532c:	b	435374 <ferror@plt+0x313e4>
  435330:	adrp	x2, 47a000 <ferror@plt+0x76070>
  435334:	add	x2, x2, #0x250
  435338:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43533c:	add	x1, x1, #0x260
  435340:	add	x1, x1, #0x88
  435344:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  435348:	add	x0, x0, #0xb60
  43534c:	bl	4149c4 <ferror@plt+0x10a34>
  435350:	mov	x21, x20
  435354:	b	435374 <ferror@plt+0x313e4>
  435358:	ldr	x0, [x19, #8]
  43535c:	str	x0, [x20]
  435360:	ldr	x21, [x19]
  435364:	mov	x1, x19
  435368:	mov	x0, #0x28                  	// #40
  43536c:	bl	41ed68 <ferror@plt+0x1add8>
  435370:	cbz	x21, 4352e4 <ferror@plt+0x31354>
  435374:	mov	x0, x21
  435378:	ldp	x19, x20, [sp, #16]
  43537c:	ldr	x21, [sp, #32]
  435380:	ldp	x29, x30, [sp], #48
  435384:	ret
  435388:	stp	x29, x30, [sp, #-48]!
  43538c:	mov	x29, sp
  435390:	str	x19, [sp, #16]
  435394:	mov	x19, x0
  435398:	cbz	x0, 4353b8 <ferror@plt+0x31428>
  43539c:	add	x1, sp, #0x28
  4353a0:	bl	435298 <ferror@plt+0x31308>
  4353a4:	ldr	x1, [sp, #40]
  4353a8:	bl	434b10 <ferror@plt+0x30b80>
  4353ac:	ldr	x19, [sp, #16]
  4353b0:	ldp	x29, x30, [sp], #48
  4353b4:	ret
  4353b8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4353bc:	add	x2, x2, #0xfe0
  4353c0:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4353c4:	add	x1, x1, #0x260
  4353c8:	add	x1, x1, #0xa0
  4353cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4353d0:	add	x0, x0, #0xb60
  4353d4:	bl	4149c4 <ferror@plt+0x10a34>
  4353d8:	mov	x0, x19
  4353dc:	b	4353ac <ferror@plt+0x3141c>
  4353e0:	stp	x29, x30, [sp, #-32]!
  4353e4:	mov	x29, sp
  4353e8:	str	x19, [sp, #16]
  4353ec:	mov	x19, x0
  4353f0:	ldr	x0, [x0, #8]
  4353f4:	bl	413498 <ferror@plt+0xf508>
  4353f8:	ldr	x0, [x19, #16]
  4353fc:	bl	413498 <ferror@plt+0xf508>
  435400:	mov	x0, x19
  435404:	bl	413498 <ferror@plt+0xf508>
  435408:	ldr	x19, [sp, #16]
  43540c:	ldp	x29, x30, [sp], #32
  435410:	ret
  435414:	stp	x29, x30, [sp, #-112]!
  435418:	mov	x29, sp
  43541c:	str	x0, [sp, #104]
  435420:	cbz	x1, 4354ec <ferror@plt+0x3155c>
  435424:	stp	x19, x20, [sp, #16]
  435428:	stp	x21, x22, [sp, #32]
  43542c:	stp	x23, x24, [sp, #48]
  435430:	stp	x25, x26, [sp, #64]
  435434:	stp	x27, x28, [sp, #80]
  435438:	mov	x19, x1
  43543c:	mov	w1, #0x5f                  	// #95
  435440:	mov	x0, x19
  435444:	bl	403c40 <strchr@plt>
  435448:	mov	x21, x0
  43544c:	cmp	x0, #0x0
  435450:	csel	x20, x0, x19, ne  // ne = any
  435454:	mov	w1, #0x2e                  	// #46
  435458:	mov	x0, x20
  43545c:	bl	403c40 <strchr@plt>
  435460:	mov	x22, x0
  435464:	cmp	x0, #0x0
  435468:	mov	w1, #0x40                  	// #64
  43546c:	csel	x0, x20, x0, eq  // eq = none
  435470:	bl	403c40 <strchr@plt>
  435474:	mov	x20, x0
  435478:	cbz	x0, 43550c <ferror@plt+0x3157c>
  43547c:	bl	4200fc <ferror@plt+0x1c16c>
  435480:	mov	x26, x0
  435484:	mov	w24, #0x4                   	// #4
  435488:	cbz	x22, 4354a4 <ferror@plt+0x31514>
  43548c:	orr	w24, w24, #0x1
  435490:	sub	x1, x20, x22
  435494:	mov	x0, x22
  435498:	bl	420198 <ferror@plt+0x1c208>
  43549c:	mov	x20, x22
  4354a0:	mov	x22, x0
  4354a4:	cbz	x21, 4354c0 <ferror@plt+0x31530>
  4354a8:	orr	w24, w24, #0x2
  4354ac:	sub	x1, x20, x21
  4354b0:	mov	x0, x21
  4354b4:	bl	420198 <ferror@plt+0x1c208>
  4354b8:	mov	x20, x21
  4354bc:	mov	x21, x0
  4354c0:	sub	x1, x20, x19
  4354c4:	mov	x0, x19
  4354c8:	bl	420198 <ferror@plt+0x1c208>
  4354cc:	mov	x25, x0
  4354d0:	mov	w19, w24
  4354d4:	mvn	w23, w24
  4354d8:	mov	x28, x21
  4354dc:	adrp	x20, 43c000 <ferror@plt+0x38070>
  4354e0:	add	x20, x20, #0x898
  4354e4:	mov	x27, x22
  4354e8:	b	435530 <ferror@plt+0x315a0>
  4354ec:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4354f0:	add	x2, x2, #0x318
  4354f4:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4354f8:	add	x1, x1, #0x3c8
  4354fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  435500:	add	x0, x0, #0xb60
  435504:	bl	4149c4 <ferror@plt+0x10a34>
  435508:	b	435594 <ferror@plt+0x31604>
  43550c:	mov	x0, x19
  435510:	bl	4034d0 <strlen@plt>
  435514:	mov	x26, x20
  435518:	add	x20, x19, x0
  43551c:	mov	w24, #0x0                   	// #0
  435520:	b	435488 <ferror@plt+0x314f8>
  435524:	sub	w19, w19, #0x1
  435528:	cmn	w19, #0x1
  43552c:	b.eq	43556c <ferror@plt+0x315dc>  // b.none
  435530:	tst	w23, w19
  435534:	b.ne	435524 <ferror@plt+0x31594>  // b.any
  435538:	tst	x19, #0x2
  43553c:	csel	x1, x20, x28, eq  // eq = none
  435540:	tst	x19, #0x1
  435544:	csel	x2, x20, x27, eq  // eq = none
  435548:	tst	x19, #0x4
  43554c:	mov	x4, #0x0                   	// #0
  435550:	csel	x3, x20, x26, eq  // eq = none
  435554:	mov	x0, x25
  435558:	bl	420364 <ferror@plt+0x1c3d4>
  43555c:	mov	x1, x0
  435560:	ldr	x0, [sp, #104]
  435564:	bl	434808 <ferror@plt+0x30878>
  435568:	b	435524 <ferror@plt+0x31594>
  43556c:	mov	x0, x25
  435570:	bl	413498 <ferror@plt+0xf508>
  435574:	tbnz	w24, #0, 43559c <ferror@plt+0x3160c>
  435578:	tbnz	w24, #1, 4355a8 <ferror@plt+0x31618>
  43557c:	tbnz	w24, #2, 4355b4 <ferror@plt+0x31624>
  435580:	ldp	x19, x20, [sp, #16]
  435584:	ldp	x21, x22, [sp, #32]
  435588:	ldp	x23, x24, [sp, #48]
  43558c:	ldp	x25, x26, [sp, #64]
  435590:	ldp	x27, x28, [sp, #80]
  435594:	ldp	x29, x30, [sp], #112
  435598:	ret
  43559c:	mov	x0, x22
  4355a0:	bl	413498 <ferror@plt+0xf508>
  4355a4:	b	435578 <ferror@plt+0x315e8>
  4355a8:	mov	x0, x21
  4355ac:	bl	413498 <ferror@plt+0xf508>
  4355b0:	b	43557c <ferror@plt+0x315ec>
  4355b4:	mov	x0, x26
  4355b8:	bl	413498 <ferror@plt+0xf508>
  4355bc:	ldp	x19, x20, [sp, #16]
  4355c0:	ldp	x21, x22, [sp, #32]
  4355c4:	ldp	x23, x24, [sp, #48]
  4355c8:	ldp	x25, x26, [sp, #64]
  4355cc:	ldp	x27, x28, [sp, #80]
  4355d0:	b	435594 <ferror@plt+0x31604>
  4355d4:	stp	x29, x30, [sp, #-32]!
  4355d8:	mov	x29, sp
  4355dc:	str	x19, [sp, #16]
  4355e0:	mov	x19, x0
  4355e4:	ldr	x0, [x0]
  4355e8:	bl	413498 <ferror@plt+0xf508>
  4355ec:	ldr	x0, [x19, #8]
  4355f0:	bl	421a08 <ferror@plt+0x1da78>
  4355f4:	mov	x0, x19
  4355f8:	bl	413498 <ferror@plt+0xf508>
  4355fc:	ldr	x19, [sp, #16]
  435600:	ldp	x29, x30, [sp], #32
  435604:	ret
  435608:	stp	x29, x30, [sp, #-96]!
  43560c:	mov	x29, sp
  435610:	stp	x19, x20, [sp, #16]
  435614:	stp	x23, x24, [sp, #48]
  435618:	mov	x23, x0
  43561c:	adrp	x19, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  435620:	add	x19, x19, #0x10
  435624:	mov	x0, x19
  435628:	bl	4308a4 <ferror@plt+0x2c914>
  43562c:	ldr	x0, [x19, #8]
  435630:	cbz	x0, 435660 <ferror@plt+0x316d0>
  435634:	adrp	x19, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  435638:	add	x19, x19, #0x10
  43563c:	mov	x0, x19
  435640:	bl	4308cc <ferror@plt+0x2c93c>
  435644:	mov	x1, x23
  435648:	ldr	x0, [x19, #8]
  43564c:	bl	40c894 <ferror@plt+0x8904>
  435650:	ldp	x19, x20, [sp, #16]
  435654:	ldp	x23, x24, [sp, #48]
  435658:	ldp	x29, x30, [sp], #96
  43565c:	ret
  435660:	stp	x21, x22, [sp, #32]
  435664:	adrp	x1, 40d000 <ferror@plt+0x9070>
  435668:	add	x1, x1, #0x3c0
  43566c:	adrp	x0, 40d000 <ferror@plt+0x9070>
  435670:	add	x0, x0, #0x3dc
  435674:	bl	40c44c <ferror@plt+0x84bc>
  435678:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43567c:	str	x0, [x1, #24]
  435680:	bl	43b954 <ferror@plt+0x379c4>
  435684:	mov	x22, x0
  435688:	ldrb	w0, [x0]
  43568c:	cbz	w0, 435748 <ferror@plt+0x317b8>
  435690:	stp	x25, x26, [sp, #64]
  435694:	str	x27, [sp, #80]
  435698:	mov	x24, x19
  43569c:	mov	w25, #0x0                   	// #0
  4356a0:	mov	x26, #0x8                   	// #8
  4356a4:	b	4356dc <ferror@plt+0x3174c>
  4356a8:	add	w1, w20, #0x2
  4356ac:	mov	x2, x26
  4356b0:	sxtw	x1, w1
  4356b4:	bl	41365c <ferror@plt+0xf6cc>
  4356b8:	mov	x2, x0
  4356bc:	str	x27, [x0, w20, sxtw #3]
  4356c0:	add	x20, x0, w20, sxtw #3
  4356c4:	str	xzr, [x20, #8]
  4356c8:	mov	x1, x19
  4356cc:	ldr	x0, [x24, #8]
  4356d0:	bl	40cbb4 <ferror@plt+0x8c24>
  4356d4:	ldrb	w0, [x19, x21]
  4356d8:	cbz	w0, 435738 <ferror@plt+0x317a8>
  4356dc:	mov	x0, x22
  4356e0:	bl	4034d0 <strlen@plt>
  4356e4:	add	x19, x0, #0x1
  4356e8:	add	x19, x22, x19
  4356ec:	mov	x0, x19
  4356f0:	bl	4034d0 <strlen@plt>
  4356f4:	mov	x27, x22
  4356f8:	add	x21, x0, #0x1
  4356fc:	add	x22, x19, x21
  435700:	mov	x1, x19
  435704:	ldr	x0, [x24, #8]
  435708:	bl	40c894 <ferror@plt+0x8904>
  43570c:	mov	w20, w25
  435710:	cbz	x0, 4356a8 <ferror@plt+0x31718>
  435714:	ldr	x1, [x0]
  435718:	cbz	x1, 4356a8 <ferror@plt+0x31718>
  43571c:	mov	x1, #0x1                   	// #1
  435720:	sub	x3, x0, #0x8
  435724:	mov	w20, w1
  435728:	add	x1, x1, #0x1
  43572c:	ldr	x2, [x3, x1, lsl #3]
  435730:	cbnz	x2, 435724 <ferror@plt+0x31794>
  435734:	b	4356a8 <ferror@plt+0x31718>
  435738:	ldp	x21, x22, [sp, #32]
  43573c:	ldp	x25, x26, [sp, #64]
  435740:	ldr	x27, [sp, #80]
  435744:	b	435634 <ferror@plt+0x316a4>
  435748:	ldp	x21, x22, [sp, #32]
  43574c:	b	435634 <ferror@plt+0x316a4>
  435750:	stp	x29, x30, [sp, #-64]!
  435754:	mov	x29, sp
  435758:	stp	x19, x20, [sp, #16]
  43575c:	stp	x21, x22, [sp, #32]
  435760:	str	x23, [sp, #48]
  435764:	mov	x21, x0
  435768:	adrp	x0, 49b000 <ferror@plt+0x97070>
  43576c:	add	x0, x0, #0x8c8
  435770:	bl	430c58 <ferror@plt+0x2ccc8>
  435774:	mov	x19, x0
  435778:	cbz	x0, 435838 <ferror@plt+0x318a8>
  43577c:	adrp	x20, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  435780:	add	x20, x20, #0x10
  435784:	mov	x0, x20
  435788:	bl	4308a4 <ferror@plt+0x2c914>
  43578c:	bl	43bbf0 <ferror@plt+0x37c60>
  435790:	mov	x23, x0
  435794:	mov	x0, x20
  435798:	bl	4308cc <ferror@plt+0x2c93c>
  43579c:	ldr	x20, [x19, #8]
  4357a0:	cbz	x20, 4357b4 <ferror@plt+0x31824>
  4357a4:	mov	x1, x23
  4357a8:	mov	x0, x20
  4357ac:	bl	403ad0 <strcmp@plt>
  4357b0:	cbz	w0, 435814 <ferror@plt+0x31884>
  4357b4:	mov	x0, x20
  4357b8:	bl	413498 <ferror@plt+0xf508>
  4357bc:	ldr	x0, [x19, #16]
  4357c0:	bl	413498 <ferror@plt+0xf508>
  4357c4:	mov	x0, x23
  4357c8:	bl	4200fc <ferror@plt+0x1c16c>
  4357cc:	str	x0, [x19, #8]
  4357d0:	adrp	x0, 47a000 <ferror@plt+0x76070>
  4357d4:	add	x0, x0, #0x338
  4357d8:	bl	4090ec <ferror@plt+0x515c>
  4357dc:	mov	x20, x0
  4357e0:	cbz	x0, 435858 <ferror@plt+0x318c8>
  4357e4:	ldrb	w0, [x0]
  4357e8:	cbz	w0, 435858 <ferror@plt+0x318c8>
  4357ec:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4357f0:	add	x1, x1, #0xcb8
  4357f4:	mov	x0, x20
  4357f8:	bl	403dd0 <strstr@plt>
  4357fc:	cmp	x0, #0x0
  435800:	cset	w0, ne  // ne = any
  435804:	str	w0, [x19]
  435808:	mov	x0, x20
  43580c:	bl	4200fc <ferror@plt+0x1c16c>
  435810:	str	x0, [x19, #16]
  435814:	cbz	x21, 435820 <ferror@plt+0x31890>
  435818:	ldr	x0, [x19, #16]
  43581c:	str	x0, [x21]
  435820:	ldr	w0, [x19]
  435824:	ldp	x19, x20, [sp, #16]
  435828:	ldp	x21, x22, [sp, #32]
  43582c:	ldr	x23, [sp, #48]
  435830:	ldp	x29, x30, [sp], #64
  435834:	ret
  435838:	mov	x0, #0x18                  	// #24
  43583c:	bl	4133b0 <ferror@plt+0xf420>
  435840:	mov	x19, x0
  435844:	mov	x1, x0
  435848:	adrp	x0, 49b000 <ferror@plt+0x97070>
  43584c:	add	x0, x0, #0x8c8
  435850:	bl	430c74 <ferror@plt+0x2cce4>
  435854:	b	43577c <ferror@plt+0x317ec>
  435858:	adrp	x22, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43585c:	add	x22, x22, #0x10
  435860:	mov	x0, x22
  435864:	bl	4308a4 <ferror@plt+0x2c914>
  435868:	mov	x0, x23
  43586c:	bl	43bc08 <ferror@plt+0x37c78>
  435870:	mov	x20, x0
  435874:	mov	x0, x22
  435878:	bl	4308cc <ferror@plt+0x2c93c>
  43587c:	cbz	x20, 4358a4 <ferror@plt+0x31914>
  435880:	ldrb	w0, [x20]
  435884:	cbz	w0, 4358b4 <ferror@plt+0x31924>
  435888:	adrp	x1, 440000 <ferror@plt+0x3c070>
  43588c:	add	x1, x1, #0xcb8
  435890:	mov	x0, x20
  435894:	bl	403dd0 <strstr@plt>
  435898:	cmp	x0, #0x0
  43589c:	cset	w0, ne  // ne = any
  4358a0:	b	435804 <ferror@plt+0x31874>
  4358a4:	adrp	x20, 47a000 <ferror@plt+0x76070>
  4358a8:	add	x20, x20, #0x328
  4358ac:	mov	w0, #0x0                   	// #0
  4358b0:	b	435804 <ferror@plt+0x31874>
  4358b4:	adrp	x20, 47a000 <ferror@plt+0x76070>
  4358b8:	add	x20, x20, #0x328
  4358bc:	mov	w0, #0x0                   	// #0
  4358c0:	b	435804 <ferror@plt+0x31874>
  4358c4:	stp	x29, x30, [sp, #-32]!
  4358c8:	mov	x29, sp
  4358cc:	add	x0, sp, #0x18
  4358d0:	bl	435750 <ferror@plt+0x317c0>
  4358d4:	ldr	x0, [sp, #24]
  4358d8:	bl	4200fc <ferror@plt+0x1c16c>
  4358dc:	ldp	x29, x30, [sp], #32
  4358e0:	ret
  4358e4:	stp	x29, x30, [sp, #-32]!
  4358e8:	mov	x29, sp
  4358ec:	stp	x19, x20, [sp, #16]
  4358f0:	mov	x19, x0
  4358f4:	cbz	x0, 435930 <ferror@plt+0x319a0>
  4358f8:	mov	w0, #0x8                   	// #8
  4358fc:	bl	43415c <ferror@plt+0x301cc>
  435900:	mov	x20, x0
  435904:	mov	x1, x19
  435908:	bl	435414 <ferror@plt+0x31484>
  43590c:	mov	x1, #0x0                   	// #0
  435910:	mov	x0, x20
  435914:	bl	434808 <ferror@plt+0x30878>
  435918:	mov	w1, #0x0                   	// #0
  43591c:	mov	x0, x20
  435920:	bl	434a70 <ferror@plt+0x30ae0>
  435924:	ldp	x19, x20, [sp, #16]
  435928:	ldp	x29, x30, [sp], #32
  43592c:	ret
  435930:	adrp	x2, 47a000 <ferror@plt+0x76070>
  435934:	add	x2, x2, #0x318
  435938:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43593c:	add	x1, x1, #0x3c8
  435940:	add	x1, x1, #0x18
  435944:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  435948:	add	x0, x0, #0xb60
  43594c:	bl	4149c4 <ferror@plt+0x10a34>
  435950:	mov	x0, x19
  435954:	b	435924 <ferror@plt+0x31994>
  435958:	stp	x29, x30, [sp, #-384]!
  43595c:	mov	x29, sp
  435960:	stp	x19, x20, [sp, #16]
  435964:	stp	x23, x24, [sp, #48]
  435968:	adrp	x0, 49b000 <ferror@plt+0x97070>
  43596c:	add	x0, x0, #0x8c8
  435970:	add	x0, x0, #0x20
  435974:	bl	430c58 <ferror@plt+0x2ccc8>
  435978:	mov	x24, x0
  43597c:	cbz	x0, 435a84 <ferror@plt+0x31af4>
  435980:	adrp	x0, 47a000 <ferror@plt+0x76070>
  435984:	add	x0, x0, #0x340
  435988:	bl	4090ec <ferror@plt+0x515c>
  43598c:	mov	x19, x0
  435990:	cbz	x0, 43599c <ferror@plt+0x31a0c>
  435994:	ldrb	w0, [x0]
  435998:	cbnz	w0, 4359fc <ferror@plt+0x31a6c>
  43599c:	adrp	x0, 47a000 <ferror@plt+0x76070>
  4359a0:	add	x0, x0, #0x350
  4359a4:	bl	4090ec <ferror@plt+0x515c>
  4359a8:	mov	x19, x0
  4359ac:	cbz	x0, 4359b8 <ferror@plt+0x31a28>
  4359b0:	ldrb	w0, [x0]
  4359b4:	cbnz	w0, 4359fc <ferror@plt+0x31a6c>
  4359b8:	adrp	x0, 47a000 <ferror@plt+0x76070>
  4359bc:	add	x0, x0, #0x358
  4359c0:	bl	4090ec <ferror@plt+0x515c>
  4359c4:	mov	x19, x0
  4359c8:	cbz	x0, 4359d4 <ferror@plt+0x31a44>
  4359cc:	ldrb	w0, [x0]
  4359d0:	cbnz	w0, 4359fc <ferror@plt+0x31a6c>
  4359d4:	adrp	x0, 47a000 <ferror@plt+0x76070>
  4359d8:	add	x0, x0, #0x368
  4359dc:	bl	4090ec <ferror@plt+0x515c>
  4359e0:	mov	x19, x0
  4359e4:	cbz	x0, 435aa8 <ferror@plt+0x31b18>
  4359e8:	ldrb	w1, [x0]
  4359ec:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4359f0:	add	x0, x0, #0x450
  4359f4:	cmp	w1, #0x0
  4359f8:	csel	x19, x0, x19, eq  // eq = none
  4359fc:	ldr	x20, [x24]
  435a00:	cbz	x20, 435a14 <ferror@plt+0x31a84>
  435a04:	mov	x1, x19
  435a08:	mov	x0, x20
  435a0c:	bl	403ad0 <strcmp@plt>
  435a10:	cbz	w0, 435ca4 <ferror@plt+0x31d14>
  435a14:	stp	x25, x26, [sp, #64]
  435a18:	stp	x27, x28, [sp, #80]
  435a1c:	mov	x0, x20
  435a20:	bl	413498 <ferror@plt+0xf508>
  435a24:	ldr	x0, [x24, #8]
  435a28:	bl	421a08 <ferror@plt+0x1da78>
  435a2c:	mov	x0, x19
  435a30:	bl	4200fc <ferror@plt+0x1c16c>
  435a34:	str	x0, [x24]
  435a38:	mov	w0, #0x8                   	// #8
  435a3c:	bl	43415c <ferror@plt+0x301cc>
  435a40:	mov	x25, x0
  435a44:	mov	w2, #0x0                   	// #0
  435a48:	adrp	x1, 440000 <ferror@plt+0x3c070>
  435a4c:	add	x1, x1, #0xd00
  435a50:	mov	x0, x19
  435a54:	bl	421668 <ferror@plt+0x1d6d8>
  435a58:	mov	x28, x0
  435a5c:	ldr	x19, [x0]
  435a60:	cbz	x19, 435c60 <ferror@plt+0x31cd0>
  435a64:	stp	x21, x22, [sp, #32]
  435a68:	mov	x22, x0
  435a6c:	adrp	x21, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  435a70:	add	x21, x21, #0x10
  435a74:	adrp	x0, 40d000 <ferror@plt+0x9070>
  435a78:	add	x0, x0, #0x3c0
  435a7c:	str	x0, [sp, #104]
  435a80:	b	435c00 <ferror@plt+0x31c70>
  435a84:	mov	x0, #0x10                  	// #16
  435a88:	bl	4133b0 <ferror@plt+0xf420>
  435a8c:	mov	x24, x0
  435a90:	mov	x1, x0
  435a94:	adrp	x0, 49b000 <ferror@plt+0x97070>
  435a98:	add	x0, x0, #0x8c8
  435a9c:	add	x0, x0, #0x20
  435aa0:	bl	430c74 <ferror@plt+0x2cce4>
  435aa4:	b	435980 <ferror@plt+0x319f0>
  435aa8:	adrp	x19, 442000 <ferror@plt+0x3e070>
  435aac:	add	x19, x19, #0x450
  435ab0:	b	4359fc <ferror@plt+0x31a6c>
  435ab4:	ldr	x1, [sp, #104]
  435ab8:	adrp	x0, 40d000 <ferror@plt+0x9070>
  435abc:	add	x0, x0, #0x3dc
  435ac0:	bl	40c44c <ferror@plt+0x84bc>
  435ac4:	str	x0, [x21, #16]
  435ac8:	adrp	x1, 442000 <ferror@plt+0x3e070>
  435acc:	add	x1, x1, #0x368
  435ad0:	adrp	x0, 47a000 <ferror@plt+0x76070>
  435ad4:	add	x0, x0, #0x370
  435ad8:	bl	403780 <fopen@plt>
  435adc:	mov	x23, x0
  435ae0:	mov	w27, #0x100                 	// #256
  435ae4:	mov	w26, #0x3a                  	// #58
  435ae8:	cbnz	x0, 435b24 <ferror@plt+0x31b94>
  435aec:	b	435c08 <ferror@plt+0x31c78>
  435af0:	mov	x20, x1
  435af4:	strb	wzr, [x20], #1
  435af8:	ldrb	w0, [x1, #1]
  435afc:	cmp	w0, #0x20
  435b00:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  435b04:	b.ne	435b18 <ferror@plt+0x31b88>  // b.any
  435b08:	ldrb	w0, [x20, #1]!
  435b0c:	cmp	w0, #0x20
  435b10:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  435b14:	b.eq	435b08 <ferror@plt+0x31b78>  // b.none
  435b18:	ldrb	w0, [x20]
  435b1c:	mov	x1, x20
  435b20:	cbnz	w0, 435b74 <ferror@plt+0x31be4>
  435b24:	mov	x2, x23
  435b28:	mov	w1, w27
  435b2c:	add	x0, sp, #0x80
  435b30:	bl	403f50 <fgets@plt>
  435b34:	cbz	x0, 435bd4 <ferror@plt+0x31c44>
  435b38:	add	x0, sp, #0x80
  435b3c:	bl	421560 <ferror@plt+0x1d5d0>
  435b40:	bl	4215ec <ferror@plt+0x1d65c>
  435b44:	ldrb	w0, [sp, #128]
  435b48:	cmp	w0, #0x23
  435b4c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  435b50:	b.eq	435b24 <ferror@plt+0x31b94>  // b.none
  435b54:	add	x1, sp, #0x80
  435b58:	cmp	w0, #0x20
  435b5c:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  435b60:	ccmp	w0, w26, #0x4, ne  // ne = any
  435b64:	b.eq	435af0 <ferror@plt+0x31b60>  // b.none
  435b68:	ldrb	w0, [x1, #1]!
  435b6c:	cbnz	w0, 435b58 <ferror@plt+0x31bc8>
  435b70:	b	435b24 <ferror@plt+0x31b94>
  435b74:	cmp	w0, #0x20
  435b78:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  435b7c:	b.eq	435b8c <ferror@plt+0x31bfc>  // b.none
  435b80:	ldrb	w0, [x1, #1]!
  435b84:	cbnz	w0, 435b74 <ferror@plt+0x31be4>
  435b88:	b	435b90 <ferror@plt+0x31c00>
  435b8c:	strb	wzr, [x1]
  435b90:	add	x1, sp, #0x80
  435b94:	ldr	x0, [x21, #16]
  435b98:	bl	40c894 <ferror@plt+0x8904>
  435b9c:	cbnz	x0, 435b24 <ferror@plt+0x31b94>
  435ba0:	ldr	x0, [x21, #16]
  435ba4:	str	x0, [sp, #112]
  435ba8:	add	x1, sp, #0x80
  435bac:	mov	x0, x1
  435bb0:	bl	4200fc <ferror@plt+0x1c16c>
  435bb4:	str	x0, [sp, #120]
  435bb8:	mov	x0, x20
  435bbc:	bl	4200fc <ferror@plt+0x1c16c>
  435bc0:	mov	x2, x0
  435bc4:	ldr	x1, [sp, #120]
  435bc8:	ldr	x0, [sp, #112]
  435bcc:	bl	40cbb4 <ferror@plt+0x8c24>
  435bd0:	b	435b24 <ferror@plt+0x31b94>
  435bd4:	mov	x0, x23
  435bd8:	bl	403740 <fclose@plt>
  435bdc:	b	435c08 <ferror@plt+0x31c78>
  435be0:	mov	w0, #0x1                   	// #1
  435be4:	str	w0, [x21, #24]
  435be8:	mov	x23, x19
  435bec:	mov	x1, x23
  435bf0:	mov	x0, x25
  435bf4:	bl	435414 <ferror@plt+0x31484>
  435bf8:	ldr	x19, [x22, #8]!
  435bfc:	cbz	x19, 435c5c <ferror@plt+0x31ccc>
  435c00:	ldr	x0, [x21, #16]
  435c04:	cbz	x0, 435ab4 <ferror@plt+0x31b24>
  435c08:	mov	w20, #0x1f                  	// #31
  435c0c:	mov	x23, x19
  435c10:	mov	x1, x19
  435c14:	ldr	x0, [x21, #16]
  435c18:	bl	40c894 <ferror@plt+0x8904>
  435c1c:	mov	x19, x0
  435c20:	cbz	x0, 435bec <ferror@plt+0x31c5c>
  435c24:	mov	x1, x23
  435c28:	bl	403ad0 <strcmp@plt>
  435c2c:	cbz	w0, 435bec <ferror@plt+0x31c5c>
  435c30:	subs	w20, w20, #0x1
  435c34:	b.ne	435c0c <ferror@plt+0x31c7c>  // b.any
  435c38:	ldr	w0, [x21, #24]
  435c3c:	cbnz	w0, 435be0 <ferror@plt+0x31c50>
  435c40:	adrp	x2, 47a000 <ferror@plt+0x76070>
  435c44:	add	x2, x2, #0x390
  435c48:	mov	w1, #0x10                  	// #16
  435c4c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  435c50:	add	x0, x0, #0xb60
  435c54:	bl	414944 <ferror@plt+0x109b4>
  435c58:	b	435be0 <ferror@plt+0x31c50>
  435c5c:	ldp	x21, x22, [sp, #32]
  435c60:	mov	x0, x28
  435c64:	bl	421a08 <ferror@plt+0x1da78>
  435c68:	adrp	x0, 442000 <ferror@plt+0x3e070>
  435c6c:	add	x0, x0, #0x450
  435c70:	bl	4200fc <ferror@plt+0x1c16c>
  435c74:	mov	x1, x0
  435c78:	mov	x0, x25
  435c7c:	bl	434808 <ferror@plt+0x30878>
  435c80:	mov	x1, #0x0                   	// #0
  435c84:	mov	x0, x25
  435c88:	bl	434808 <ferror@plt+0x30878>
  435c8c:	mov	w1, #0x0                   	// #0
  435c90:	mov	x0, x25
  435c94:	bl	434a70 <ferror@plt+0x30ae0>
  435c98:	str	x0, [x24, #8]
  435c9c:	ldp	x25, x26, [sp, #64]
  435ca0:	ldp	x27, x28, [sp, #80]
  435ca4:	ldr	x0, [x24, #8]
  435ca8:	ldp	x19, x20, [sp, #16]
  435cac:	ldp	x23, x24, [sp, #48]
  435cb0:	ldp	x29, x30, [sp], #384
  435cb4:	ret
  435cb8:	stp	x29, x30, [sp, #-32]!
  435cbc:	mov	x29, sp
  435cc0:	str	x19, [sp, #16]
  435cc4:	mov	x19, x2
  435cc8:	bl	403d20 <iconv_open@plt>
  435ccc:	str	x0, [x19]
  435cd0:	cmn	x0, #0x1
  435cd4:	b.eq	435ce8 <ferror@plt+0x31d58>  // b.none
  435cd8:	mov	w0, #0x1                   	// #1
  435cdc:	ldr	x19, [sp, #16]
  435ce0:	ldp	x29, x30, [sp], #32
  435ce4:	ret
  435ce8:	bl	403e80 <__errno_location@plt>
  435cec:	ldr	w0, [x0]
  435cf0:	cmp	w0, #0x16
  435cf4:	cset	w0, ne  // ne = any
  435cf8:	b	435cdc <ferror@plt+0x31d4c>
  435cfc:	stp	x29, x30, [sp, #-32]!
  435d00:	mov	x29, sp
  435d04:	stp	x19, x20, [sp, #16]
  435d08:	mov	x19, x0
  435d0c:	mov	w20, w1
  435d10:	sub	w0, w1, #0x1
  435d14:	cmp	w0, #0x1
  435d18:	ccmp	w1, #0x8, #0x4, hi  // hi = pmore
  435d1c:	b.eq	435d2c <ferror@plt+0x31d9c>  // b.none
  435d20:	sub	w0, w1, #0x10
  435d24:	tst	w0, #0xffffffef
  435d28:	b.ne	435d7c <ferror@plt+0x31dec>  // b.any
  435d2c:	ldrb	w2, [x19]
  435d30:	mov	x0, x19
  435d34:	mov	w1, #0x0                   	// #0
  435d38:	adrp	x4, 47a000 <ferror@plt+0x76070>
  435d3c:	add	x4, x4, #0x760
  435d40:	add	x4, x4, #0x18
  435d44:	cbnz	w2, 435dac <ferror@plt+0x31e1c>
  435d48:	sub	x0, x0, x19
  435d4c:	lsl	w1, w1, #1
  435d50:	add	x0, x0, w1, sxtw
  435d54:	add	x0, x0, #0x1
  435d58:	bl	41334c <ferror@plt+0xf3bc>
  435d5c:	ldrb	w2, [x19]
  435d60:	cbz	w2, 435e1c <ferror@plt+0x31e8c>
  435d64:	mov	x3, x0
  435d68:	mov	w6, #0x25                  	// #37
  435d6c:	adrp	x5, 47a000 <ferror@plt+0x76070>
  435d70:	add	x5, x5, #0x760
  435d74:	add	x7, x5, #0x18
  435d78:	b	435df8 <ferror@plt+0x31e68>
  435d7c:	adrp	x2, 47a000 <ferror@plt+0x76070>
  435d80:	add	x2, x2, #0x3f8
  435d84:	adrp	x1, 47a000 <ferror@plt+0x76070>
  435d88:	add	x1, x1, #0x760
  435d8c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  435d90:	add	x0, x0, #0xb60
  435d94:	bl	4149c4 <ferror@plt+0x10a34>
  435d98:	mov	x0, #0x0                   	// #0
  435d9c:	b	435e24 <ferror@plt+0x31e94>
  435da0:	add	w1, w1, #0x1
  435da4:	ldrb	w2, [x0, #1]!
  435da8:	cbz	w2, 435d48 <ferror@plt+0x31db8>
  435dac:	sub	w3, w2, #0x20
  435db0:	cmp	w3, #0x5f
  435db4:	b.hi	435da0 <ferror@plt+0x31e10>  // b.pmore
  435db8:	ldrb	w2, [x4, w3, sxtw]
  435dbc:	tst	w2, w20
  435dc0:	b.ne	435da4 <ferror@plt+0x31e14>  // b.any
  435dc4:	b	435da0 <ferror@plt+0x31e10>
  435dc8:	strb	w6, [x3]
  435dcc:	ubfx	x4, x4, #4, #4
  435dd0:	add	x4, x5, x4
  435dd4:	ldrb	w1, [x4, #120]
  435dd8:	strb	w1, [x3, #1]
  435ddc:	and	x2, x2, #0xf
  435de0:	add	x2, x5, x2
  435de4:	ldrb	w1, [x2, #120]
  435de8:	strb	w1, [x3, #2]
  435dec:	add	x3, x3, #0x3
  435df0:	ldrb	w2, [x19, #1]!
  435df4:	cbz	w2, 435e20 <ferror@plt+0x31e90>
  435df8:	mov	w4, w2
  435dfc:	sub	w1, w2, #0x20
  435e00:	cmp	w1, #0x5f
  435e04:	b.hi	435dc8 <ferror@plt+0x31e38>  // b.pmore
  435e08:	ldrb	w1, [x7, w1, sxtw]
  435e0c:	tst	w1, w20
  435e10:	b.eq	435dc8 <ferror@plt+0x31e38>  // b.none
  435e14:	strb	w2, [x3], #1
  435e18:	b	435df0 <ferror@plt+0x31e60>
  435e1c:	mov	x3, x0
  435e20:	strb	wzr, [x3]
  435e24:	ldp	x19, x20, [sp, #16]
  435e28:	ldp	x29, x30, [sp], #32
  435e2c:	ret
  435e30:	stp	x29, x30, [sp, #-32]!
  435e34:	mov	x29, sp
  435e38:	str	x19, [sp, #16]
  435e3c:	mov	x19, x0
  435e40:	ldr	x0, [x0, #8]
  435e44:	bl	413498 <ferror@plt+0xf508>
  435e48:	ldr	x0, [x19, #16]
  435e4c:	bl	421a08 <ferror@plt+0x1da78>
  435e50:	mov	x0, x19
  435e54:	bl	413498 <ferror@plt+0xf508>
  435e58:	ldr	x19, [sp, #16]
  435e5c:	ldp	x29, x30, [sp], #32
  435e60:	ret
  435e64:	stp	x29, x30, [sp, #-64]!
  435e68:	mov	x29, sp
  435e6c:	stp	x19, x20, [sp, #16]
  435e70:	stp	x21, x22, [sp, #32]
  435e74:	stp	x23, x24, [sp, #48]
  435e78:	mov	x24, x0
  435e7c:	mov	x23, x1
  435e80:	ldrb	w21, [x1]
  435e84:	mov	x19, #0x0                   	// #0
  435e88:	cbz	w21, 435ebc <ferror@plt+0x31f2c>
  435e8c:	ldrb	w22, [x24, x19]
  435e90:	cbz	w22, 435ebc <ferror@plt+0x31f2c>
  435e94:	mov	w0, w21
  435e98:	bl	420c08 <ferror@plt+0x1cc78>
  435e9c:	and	w20, w0, #0xff
  435ea0:	mov	w0, w22
  435ea4:	bl	420c08 <ferror@plt+0x1cc78>
  435ea8:	cmp	w20, w0, uxtb
  435eac:	b.ne	435ebc <ferror@plt+0x31f2c>  // b.any
  435eb0:	add	x19, x19, #0x1
  435eb4:	ldrb	w21, [x23, x19]
  435eb8:	cbnz	w21, 435e8c <ferror@plt+0x31efc>
  435ebc:	cmp	w21, #0x0
  435ec0:	cset	w0, eq  // eq = none
  435ec4:	ldp	x19, x20, [sp, #16]
  435ec8:	ldp	x21, x22, [sp, #32]
  435ecc:	ldp	x23, x24, [sp, #48]
  435ed0:	ldp	x29, x30, [sp], #64
  435ed4:	ret
  435ed8:	stp	x29, x30, [sp, #-80]!
  435edc:	mov	x29, sp
  435ee0:	str	x19, [sp, #16]
  435ee4:	stp	x26, x27, [sp, #64]
  435ee8:	mov	x19, x0
  435eec:	cbz	x0, 436034 <ferror@plt+0x320a4>
  435ef0:	stp	x21, x22, [sp, #24]
  435ef4:	stp	x23, x24, [sp, #40]
  435ef8:	str	x25, [sp, #56]
  435efc:	mov	w26, w1
  435f00:	mov	x25, x2
  435f04:	mov	w24, w3
  435f08:	tbnz	w1, #31, 435f30 <ferror@plt+0x31fa0>
  435f0c:	add	w0, w26, #0x1
  435f10:	sxtw	x0, w0
  435f14:	bl	41334c <ferror@plt+0xf3bc>
  435f18:	mov	x27, x0
  435f1c:	add	x23, x19, w26, sxtw
  435f20:	cmp	x19, x23
  435f24:	b.cs	435fb0 <ferror@plt+0x32020>  // b.hs, b.nlast
  435f28:	mov	x22, x0
  435f2c:	b	435f4c <ferror@plt+0x31fbc>
  435f30:	bl	4034d0 <strlen@plt>
  435f34:	mov	w26, w0
  435f38:	b	435f0c <ferror@plt+0x31f7c>
  435f3c:	strb	w21, [x22], #1
  435f40:	add	x19, x19, #0x1
  435f44:	cmp	x23, x19
  435f48:	b.ls	435fb4 <ferror@plt+0x32024>  // b.plast
  435f4c:	ldrb	w21, [x19]
  435f50:	cmp	w21, #0x25
  435f54:	b.ne	435f3c <ferror@plt+0x31fac>  // b.any
  435f58:	add	x0, x19, #0x3
  435f5c:	cmp	x23, x0
  435f60:	b.cc	435fb4 <ferror@plt+0x32024>  // b.lo, b.ul, b.last
  435f64:	ldrb	w0, [x19, #1]
  435f68:	bl	420d90 <ferror@plt+0x1ce00>
  435f6c:	mov	w21, w0
  435f70:	tbnz	w0, #31, 435fb4 <ferror@plt+0x32024>
  435f74:	ldrb	w0, [x19, #2]
  435f78:	bl	420d90 <ferror@plt+0x1ce00>
  435f7c:	tbnz	w0, #31, 435fb4 <ferror@plt+0x32024>
  435f80:	orr	w21, w0, w21, lsl #4
  435f84:	cmp	w21, #0x0
  435f88:	b.le	435fb4 <ferror@plt+0x32024>
  435f8c:	cmp	w21, #0x7f
  435f90:	ccmp	w24, #0x0, #0x4, le
  435f94:	b.ne	435fb4 <ferror@plt+0x32024>  // b.any
  435f98:	mov	w1, w21
  435f9c:	mov	x0, x25
  435fa0:	bl	403c40 <strchr@plt>
  435fa4:	cbnz	x0, 435fb4 <ferror@plt+0x32024>
  435fa8:	add	x19, x19, #0x2
  435fac:	b	435f3c <ferror@plt+0x31fac>
  435fb0:	mov	x22, x0
  435fb4:	sub	x0, x22, x27
  435fb8:	cmp	x0, w26, sxtw
  435fbc:	b.gt	435fec <ferror@plt+0x3205c>
  435fc0:	strb	wzr, [x22]
  435fc4:	cmp	x23, x19
  435fc8:	b.ne	436018 <ferror@plt+0x32088>  // b.any
  435fcc:	ldp	x21, x22, [sp, #24]
  435fd0:	ldp	x23, x24, [sp, #40]
  435fd4:	ldr	x25, [sp, #56]
  435fd8:	mov	x0, x27
  435fdc:	ldr	x19, [sp, #16]
  435fe0:	ldp	x26, x27, [sp, #64]
  435fe4:	ldp	x29, x30, [sp], #80
  435fe8:	ret
  435fec:	adrp	x4, 47a000 <ferror@plt+0x76070>
  435ff0:	add	x4, x4, #0x470
  435ff4:	adrp	x3, 47a000 <ferror@plt+0x76070>
  435ff8:	add	x3, x3, #0x760
  435ffc:	add	x3, x3, #0x88
  436000:	mov	w2, #0x5c6                 	// #1478
  436004:	adrp	x1, 47a000 <ferror@plt+0x76070>
  436008:	add	x1, x1, #0x488
  43600c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  436010:	add	x0, x0, #0xb60
  436014:	bl	4274b0 <ferror@plt+0x23520>
  436018:	mov	x0, x27
  43601c:	bl	413498 <ferror@plt+0xf508>
  436020:	mov	x27, #0x0                   	// #0
  436024:	ldp	x21, x22, [sp, #24]
  436028:	ldp	x23, x24, [sp, #40]
  43602c:	ldr	x25, [sp, #56]
  436030:	b	435fd8 <ferror@plt+0x32048>
  436034:	mov	x27, x0
  436038:	b	435fd8 <ferror@plt+0x32048>
  43603c:	stp	x29, x30, [sp, #-64]!
  436040:	mov	x29, sp
  436044:	stp	x19, x20, [sp, #16]
  436048:	mov	x19, x0
  43604c:	ldrb	w0, [x0]
  436050:	cbz	w0, 43611c <ferror@plt+0x3218c>
  436054:	stp	x21, x22, [sp, #32]
  436058:	str	x23, [sp, #48]
  43605c:	adrp	x0, 45a000 <ferror@plt+0x56070>
  436060:	ldr	x21, [x0, #3824]
  436064:	adrp	x0, 442000 <ferror@plt+0x3e070>
  436068:	ldr	x22, [x0, #2448]
  43606c:	b	4360dc <ferror@plt+0x3214c>
  436070:	cmp	w0, #0x2d
  436074:	b.ne	4360a8 <ferror@plt+0x32118>  // b.any
  436078:	mov	w20, w0
  43607c:	mov	x0, x19
  436080:	bl	42b810 <ferror@plt+0x27880>
  436084:	ldrb	w1, [x19]
  436088:	ldrb	w1, [x21, x1]
  43608c:	add	x19, x19, x1
  436090:	cmp	w0, #0x7f
  436094:	b.hi	436070 <ferror@plt+0x320e0>  // b.pmore
  436098:	and	x1, x0, #0xff
  43609c:	ldrh	w1, [x22, x1, lsl #1]
  4360a0:	tbnz	w1, #0, 436078 <ferror@plt+0x320e8>
  4360a4:	b	436070 <ferror@plt+0x320e0>
  4360a8:	cmp	w20, #0x2d
  4360ac:	b.eq	436144 <ferror@plt+0x321b4>  // b.none
  4360b0:	cbz	w0, 43610c <ferror@plt+0x3217c>
  4360b4:	cmp	w0, #0x2e
  4360b8:	b.eq	4360d4 <ferror@plt+0x32144>  // b.none
  4360bc:	mov	w0, #0x0                   	// #0
  4360c0:	ldp	x21, x22, [sp, #32]
  4360c4:	ldr	x23, [sp, #48]
  4360c8:	ldp	x19, x20, [sp, #16]
  4360cc:	ldp	x29, x30, [sp], #64
  4360d0:	ret
  4360d4:	ldrb	w0, [x19]
  4360d8:	cbz	w0, 43610c <ferror@plt+0x3217c>
  4360dc:	mov	x0, x19
  4360e0:	bl	42b810 <ferror@plt+0x27880>
  4360e4:	mov	w20, w0
  4360e8:	cmp	w0, #0x7f
  4360ec:	b.hi	436124 <ferror@plt+0x32194>  // b.pmore
  4360f0:	and	x0, x0, #0xff
  4360f4:	ldrh	w23, [x22, x0, lsl #1]
  4360f8:	tbz	w23, #0, 436134 <ferror@plt+0x321a4>
  4360fc:	ldrb	w0, [x19]
  436100:	ldrb	w0, [x21, x0]
  436104:	add	x19, x19, x0
  436108:	b	43607c <ferror@plt+0x320ec>
  43610c:	ubfx	x0, x23, #1, #1
  436110:	ldp	x21, x22, [sp, #32]
  436114:	ldr	x23, [sp, #48]
  436118:	b	4360c8 <ferror@plt+0x32138>
  43611c:	mov	w0, #0x1                   	// #1
  436120:	b	4360c8 <ferror@plt+0x32138>
  436124:	mov	w0, #0x0                   	// #0
  436128:	ldp	x21, x22, [sp, #32]
  43612c:	ldr	x23, [sp, #48]
  436130:	b	4360c8 <ferror@plt+0x32138>
  436134:	mov	w0, #0x0                   	// #0
  436138:	ldp	x21, x22, [sp, #32]
  43613c:	ldr	x23, [sp, #48]
  436140:	b	4360c8 <ferror@plt+0x32138>
  436144:	mov	w0, #0x0                   	// #0
  436148:	ldp	x21, x22, [sp, #32]
  43614c:	ldr	x23, [sp, #48]
  436150:	b	4360c8 <ferror@plt+0x32138>
  436154:	cmn	x0, #0x1
  436158:	b.eq	436170 <ferror@plt+0x321e0>  // b.none
  43615c:	stp	x29, x30, [sp, #-16]!
  436160:	mov	x29, sp
  436164:	bl	403560 <iconv_close@plt>
  436168:	ldp	x29, x30, [sp], #16
  43616c:	ret
  436170:	mov	w0, #0x0                   	// #0
  436174:	ret
  436178:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43617c:	ldr	w0, [x0, #44]
  436180:	cbz	w0, 436190 <ferror@plt+0x32200>
  436184:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  436188:	ldr	w0, [x0, #44]
  43618c:	ret
  436190:	stp	x29, x30, [sp, #-16]!
  436194:	mov	x29, sp
  436198:	adrp	x0, 47a000 <ferror@plt+0x76070>
  43619c:	add	x0, x0, #0x498
  4361a0:	bl	41a890 <ferror@plt+0x16900>
  4361a4:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  4361a8:	str	w0, [x1, #44]
  4361ac:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  4361b0:	ldr	w0, [x0, #44]
  4361b4:	ldp	x29, x30, [sp], #16
  4361b8:	ret
  4361bc:	stp	x29, x30, [sp, #-64]!
  4361c0:	mov	x29, sp
  4361c4:	stp	x19, x20, [sp, #16]
  4361c8:	stp	x21, x22, [sp, #32]
  4361cc:	str	x23, [sp, #48]
  4361d0:	mov	x19, x0
  4361d4:	mov	x20, x1
  4361d8:	mov	x21, x2
  4361dc:	mov	x22, x3
  4361e0:	mov	x23, x4
  4361e4:	mov	x2, #0x0                   	// #0
  4361e8:	bl	42cd10 <ferror@plt+0x28d80>
  4361ec:	cbz	w0, 436218 <ferror@plt+0x32288>
  4361f0:	tbnz	x20, #63, 43624c <ferror@plt+0x322bc>
  4361f4:	mov	x1, x20
  4361f8:	mov	x4, #0x0                   	// #0
  4361fc:	cbz	x20, 436258 <ferror@plt+0x322c8>
  436200:	ldrb	w5, [x19, x4]
  436204:	cbz	w5, 436284 <ferror@plt+0x322f4>
  436208:	add	x4, x4, #0x1
  43620c:	cmp	x4, x1
  436210:	b.ne	436200 <ferror@plt+0x32270>  // b.any
  436214:	b	436258 <ferror@plt+0x322c8>
  436218:	cbz	x22, 436220 <ferror@plt+0x32290>
  43621c:	str	xzr, [x22]
  436220:	cbz	x21, 436228 <ferror@plt+0x32298>
  436224:	str	xzr, [x21]
  436228:	bl	436178 <ferror@plt+0x321e8>
  43622c:	adrp	x3, 45a000 <ferror@plt+0x56070>
  436230:	add	x3, x3, #0xc78
  436234:	mov	w2, #0x1                   	// #1
  436238:	mov	w1, w0
  43623c:	mov	x0, x23
  436240:	bl	409844 <ferror@plt+0x58b4>
  436244:	mov	x0, #0x0                   	// #0
  436248:	b	436270 <ferror@plt+0x322e0>
  43624c:	mov	x0, x19
  436250:	bl	4034d0 <strlen@plt>
  436254:	mov	x1, x0
  436258:	cbz	x22, 436260 <ferror@plt+0x322d0>
  43625c:	str	x1, [x22]
  436260:	cbz	x21, 436268 <ferror@plt+0x322d8>
  436264:	str	x1, [x21]
  436268:	mov	x0, x19
  43626c:	bl	420198 <ferror@plt+0x1c208>
  436270:	ldp	x19, x20, [sp, #16]
  436274:	ldp	x21, x22, [sp, #32]
  436278:	ldr	x23, [sp, #48]
  43627c:	ldp	x29, x30, [sp], #64
  436280:	ret
  436284:	mov	x1, x4
  436288:	b	436258 <ferror@plt+0x322c8>
  43628c:	stp	x29, x30, [sp, #-80]!
  436290:	mov	x29, sp
  436294:	stp	x21, x22, [sp, #32]
  436298:	stp	x23, x24, [sp, #48]
  43629c:	mov	x22, x0
  4362a0:	mov	x23, x1
  4362a4:	add	x2, sp, #0x48
  4362a8:	bl	435cb8 <ferror@plt+0x31d28>
  4362ac:	cbnz	w0, 436310 <ferror@plt+0x32380>
  4362b0:	stp	x19, x20, [sp, #16]
  4362b4:	mov	x0, x22
  4362b8:	bl	435608 <ferror@plt+0x31678>
  4362bc:	mov	x19, x0
  4362c0:	mov	x0, x23
  4362c4:	bl	435608 <ferror@plt+0x31678>
  4362c8:	mov	x20, x0
  4362cc:	cbz	x0, 4362d8 <ferror@plt+0x32348>
  4362d0:	ldr	x1, [x0]
  4362d4:	cbnz	x1, 436344 <ferror@plt+0x323b4>
  4362d8:	cbz	x19, 436324 <ferror@plt+0x32394>
  4362dc:	ldr	x0, [x19]
  4362e0:	cbz	x0, 43632c <ferror@plt+0x3239c>
  4362e4:	add	x2, sp, #0x48
  4362e8:	mov	x1, x23
  4362ec:	bl	435cb8 <ferror@plt+0x31d28>
  4362f0:	cbnz	w0, 436334 <ferror@plt+0x323a4>
  4362f4:	ldr	x0, [x19, #8]!
  4362f8:	cbnz	x0, 4362e4 <ferror@plt+0x32354>
  4362fc:	ldp	x19, x20, [sp, #16]
  436300:	b	436310 <ferror@plt+0x32380>
  436304:	ldp	x19, x20, [sp, #16]
  436308:	b	436310 <ferror@plt+0x32380>
  43630c:	ldp	x19, x20, [sp, #16]
  436310:	ldr	x0, [sp, #72]
  436314:	ldp	x21, x22, [sp, #32]
  436318:	ldp	x23, x24, [sp, #48]
  43631c:	ldp	x29, x30, [sp], #80
  436320:	ret
  436324:	ldp	x19, x20, [sp, #16]
  436328:	b	436310 <ferror@plt+0x32380>
  43632c:	ldp	x19, x20, [sp, #16]
  436330:	b	436310 <ferror@plt+0x32380>
  436334:	ldp	x19, x20, [sp, #16]
  436338:	b	436310 <ferror@plt+0x32380>
  43633c:	ldr	x1, [x20, #8]!
  436340:	cbz	x1, 4362d8 <ferror@plt+0x32348>
  436344:	add	x2, sp, #0x48
  436348:	mov	x0, x22
  43634c:	bl	435cb8 <ferror@plt+0x31d28>
  436350:	cbnz	w0, 436304 <ferror@plt+0x32374>
  436354:	cbz	x19, 43633c <ferror@plt+0x323ac>
  436358:	ldr	x0, [x19]
  43635c:	cbz	x0, 43633c <ferror@plt+0x323ac>
  436360:	ldr	x24, [x20]
  436364:	mov	x21, x19
  436368:	add	x2, sp, #0x48
  43636c:	mov	x1, x24
  436370:	bl	435cb8 <ferror@plt+0x31d28>
  436374:	cbnz	w0, 43630c <ferror@plt+0x3237c>
  436378:	ldr	x0, [x21, #8]!
  43637c:	cbnz	x0, 436368 <ferror@plt+0x323d8>
  436380:	b	43633c <ferror@plt+0x323ac>
  436384:	stp	x29, x30, [sp, #-48]!
  436388:	mov	x29, sp
  43638c:	stp	x19, x20, [sp, #16]
  436390:	stp	x21, x22, [sp, #32]
  436394:	mov	x22, x0
  436398:	mov	x21, x1
  43639c:	mov	x20, x2
  4363a0:	bl	43628c <ferror@plt+0x322fc>
  4363a4:	mov	x19, x0
  4363a8:	cmp	x20, #0x0
  4363ac:	ccmn	x0, #0x1, #0x0, ne  // ne = any
  4363b0:	b.eq	4363c8 <ferror@plt+0x32438>  // b.none
  4363b4:	mov	x0, x19
  4363b8:	ldp	x19, x20, [sp, #16]
  4363bc:	ldp	x21, x22, [sp, #32]
  4363c0:	ldp	x29, x30, [sp], #48
  4363c4:	ret
  4363c8:	bl	403e80 <__errno_location@plt>
  4363cc:	ldr	w0, [x0]
  4363d0:	cmp	w0, #0x16
  4363d4:	b.eq	436400 <ferror@plt+0x32470>  // b.none
  4363d8:	bl	436178 <ferror@plt+0x321e8>
  4363dc:	mov	x5, x22
  4363e0:	mov	x4, x21
  4363e4:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4363e8:	add	x3, x3, #0x4e8
  4363ec:	mov	w2, #0x2                   	// #2
  4363f0:	mov	w1, w0
  4363f4:	mov	x0, x20
  4363f8:	bl	409780 <ferror@plt+0x57f0>
  4363fc:	b	4363b4 <ferror@plt+0x32424>
  436400:	bl	436178 <ferror@plt+0x321e8>
  436404:	mov	x5, x22
  436408:	mov	x4, x21
  43640c:	adrp	x3, 47a000 <ferror@plt+0x76070>
  436410:	add	x3, x3, #0x4a8
  436414:	mov	w2, #0x0                   	// #0
  436418:	mov	w1, w0
  43641c:	mov	x0, x20
  436420:	bl	409780 <ferror@plt+0x57f0>
  436424:	b	4363b4 <ferror@plt+0x32424>
  436428:	stp	x29, x30, [sp, #-16]!
  43642c:	mov	x29, sp
  436430:	bl	403af0 <iconv@plt>
  436434:	ldp	x29, x30, [sp], #16
  436438:	ret
  43643c:	stp	x29, x30, [sp, #-16]!
  436440:	mov	x29, sp
  436444:	bl	403560 <iconv_close@plt>
  436448:	ldp	x29, x30, [sp], #16
  43644c:	ret
  436450:	stp	x29, x30, [sp, #-144]!
  436454:	mov	x29, sp
  436458:	stp	x21, x22, [sp, #32]
  43645c:	str	x5, [sp, #104]
  436460:	cmn	x2, #0x1
  436464:	b.eq	4364bc <ferror@plt+0x3252c>  // b.none
  436468:	stp	x19, x20, [sp, #16]
  43646c:	stp	x23, x24, [sp, #48]
  436470:	stp	x25, x26, [sp, #64]
  436474:	stp	x27, x28, [sp, #80]
  436478:	mov	x24, x0
  43647c:	mov	x23, x1
  436480:	mov	x19, x2
  436484:	mov	x25, x3
  436488:	mov	x26, x4
  43648c:	tbnz	x1, #63, 4364e4 <ferror@plt+0x32554>
  436490:	str	x24, [sp, #128]
  436494:	str	x23, [sp, #120]
  436498:	add	x28, x23, #0x4
  43649c:	str	x23, [sp, #112]
  4364a0:	mov	x0, x28
  4364a4:	bl	41334c <ferror@plt+0xf3bc>
  4364a8:	mov	x22, x0
  4364ac:	str	x0, [sp, #136]
  4364b0:	mov	w20, #0x0                   	// #0
  4364b4:	mov	w27, #0x1                   	// #1
  4364b8:	b	436518 <ferror@plt+0x32588>
  4364bc:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4364c0:	add	x2, x2, #0x518
  4364c4:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4364c8:	add	x1, x1, #0x760
  4364cc:	add	x1, x1, #0xa0
  4364d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4364d4:	add	x0, x0, #0xb60
  4364d8:	bl	4149c4 <ferror@plt+0x10a34>
  4364dc:	mov	x22, #0x0                   	// #0
  4364e0:	b	43657c <ferror@plt+0x325ec>
  4364e4:	bl	4034d0 <strlen@plt>
  4364e8:	mov	x23, x0
  4364ec:	b	436490 <ferror@plt+0x32500>
  4364f0:	add	x4, sp, #0x70
  4364f4:	add	x3, sp, #0x88
  4364f8:	add	x2, sp, #0x78
  4364fc:	add	x1, sp, #0x80
  436500:	mov	x0, x19
  436504:	bl	403af0 <iconv@plt>
  436508:	cmn	x0, #0x1
  43650c:	b.eq	43658c <ferror@plt+0x325fc>  // b.none
  436510:	str	xzr, [sp, #120]
  436514:	mov	w20, w27
  436518:	cbz	w20, 4364f0 <ferror@plt+0x32560>
  43651c:	add	x4, sp, #0x70
  436520:	add	x3, sp, #0x88
  436524:	add	x2, sp, #0x78
  436528:	mov	x1, #0x0                   	// #0
  43652c:	mov	x0, x19
  436530:	bl	403af0 <iconv@plt>
  436534:	cmn	x0, #0x1
  436538:	b.eq	43658c <ferror@plt+0x325fc>  // b.none
  43653c:	mov	w0, #0x0                   	// #0
  436540:	ldr	x1, [sp, #136]
  436544:	str	wzr, [x1]
  436548:	cbz	x25, 436640 <ferror@plt+0x326b0>
  43654c:	ldr	x1, [sp, #128]
  436550:	sub	x24, x1, x24
  436554:	str	x24, [x25]
  436558:	cbz	x26, 436568 <ferror@plt+0x325d8>
  43655c:	ldr	x1, [sp, #136]
  436560:	sub	x1, x1, x22
  436564:	str	x1, [x26]
  436568:	cbnz	w0, 436678 <ferror@plt+0x326e8>
  43656c:	ldp	x19, x20, [sp, #16]
  436570:	ldp	x23, x24, [sp, #48]
  436574:	ldp	x25, x26, [sp, #64]
  436578:	ldp	x27, x28, [sp, #80]
  43657c:	mov	x0, x22
  436580:	ldp	x21, x22, [sp, #32]
  436584:	ldp	x29, x30, [sp], #144
  436588:	ret
  43658c:	bl	403e80 <__errno_location@plt>
  436590:	ldr	w21, [x0]
  436594:	cmp	w21, #0x16
  436598:	b.eq	436638 <ferror@plt+0x326a8>  // b.none
  43659c:	cmp	w21, #0x54
  4365a0:	b.eq	436614 <ferror@plt+0x32684>  // b.none
  4365a4:	cmp	w21, #0x7
  4365a8:	b.eq	4365e0 <ferror@plt+0x32650>  // b.none
  4365ac:	bl	436178 <ferror@plt+0x321e8>
  4365b0:	mov	w19, w0
  4365b4:	mov	w0, w21
  4365b8:	bl	420748 <ferror@plt+0x1c7b8>
  4365bc:	mov	x4, x0
  4365c0:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4365c4:	add	x3, x3, #0x538
  4365c8:	mov	w2, #0x2                   	// #2
  4365cc:	mov	w1, w19
  4365d0:	ldr	x0, [sp, #104]
  4365d4:	bl	409780 <ferror@plt+0x57f0>
  4365d8:	mov	w0, #0x1                   	// #1
  4365dc:	b	436540 <ferror@plt+0x325b0>
  4365e0:	ldr	x21, [sp, #136]
  4365e4:	sub	x21, x21, x22
  4365e8:	lsl	x28, x28, #1
  4365ec:	mov	x1, x28
  4365f0:	mov	x0, x22
  4365f4:	bl	413418 <ferror@plt+0xf488>
  4365f8:	mov	x22, x0
  4365fc:	add	x0, x0, x21
  436600:	str	x0, [sp, #136]
  436604:	sub	x0, x28, #0x4
  436608:	sub	x21, x0, x21
  43660c:	str	x21, [sp, #112]
  436610:	b	436518 <ferror@plt+0x32588>
  436614:	bl	436178 <ferror@plt+0x321e8>
  436618:	adrp	x3, 45a000 <ferror@plt+0x56070>
  43661c:	add	x3, x3, #0xc78
  436620:	mov	w2, #0x1                   	// #1
  436624:	mov	w1, w0
  436628:	ldr	x0, [sp, #104]
  43662c:	bl	409844 <ferror@plt+0x58b4>
  436630:	mov	w0, #0x1                   	// #1
  436634:	b	436540 <ferror@plt+0x325b0>
  436638:	mov	w0, #0x0                   	// #0
  43663c:	b	436540 <ferror@plt+0x325b0>
  436640:	ldr	x1, [sp, #128]
  436644:	sub	x24, x1, x24
  436648:	cmp	w0, #0x0
  43664c:	ccmp	x24, x23, #0x4, eq  // eq = none
  436650:	b.eq	436558 <ferror@plt+0x325c8>  // b.none
  436654:	bl	436178 <ferror@plt+0x321e8>
  436658:	adrp	x3, 45a000 <ferror@plt+0x56070>
  43665c:	add	x3, x3, #0xc48
  436660:	mov	w2, #0x3                   	// #3
  436664:	mov	w1, w0
  436668:	ldr	x0, [sp, #104]
  43666c:	bl	409844 <ferror@plt+0x58b4>
  436670:	mov	w0, #0x1                   	// #1
  436674:	cbnz	x26, 43655c <ferror@plt+0x325cc>
  436678:	mov	x0, x22
  43667c:	bl	413498 <ferror@plt+0xf508>
  436680:	mov	x22, #0x0                   	// #0
  436684:	ldp	x19, x20, [sp, #16]
  436688:	ldp	x23, x24, [sp, #48]
  43668c:	ldp	x25, x26, [sp, #64]
  436690:	ldp	x27, x28, [sp, #80]
  436694:	b	43657c <ferror@plt+0x325ec>
  436698:	stp	x29, x30, [sp, #-80]!
  43669c:	mov	x29, sp
  4366a0:	stp	x19, x20, [sp, #16]
  4366a4:	mov	x19, x0
  4366a8:	cbz	x0, 436738 <ferror@plt+0x327a8>
  4366ac:	stp	x21, x22, [sp, #32]
  4366b0:	stp	x23, x24, [sp, #48]
  4366b4:	str	x25, [sp, #64]
  4366b8:	mov	x25, x1
  4366bc:	mov	x20, x2
  4366c0:	mov	x21, x3
  4366c4:	mov	x24, x4
  4366c8:	mov	x23, x5
  4366cc:	mov	x22, x6
  4366d0:	cbz	x2, 43675c <ferror@plt+0x327cc>
  4366d4:	cbz	x3, 436790 <ferror@plt+0x32800>
  4366d8:	mov	x2, x6
  4366dc:	mov	x1, x3
  4366e0:	mov	x0, x20
  4366e4:	bl	436384 <ferror@plt+0x323f4>
  4366e8:	mov	x20, x0
  4366ec:	cmn	x0, #0x1
  4366f0:	b.eq	4367c4 <ferror@plt+0x32834>  // b.none
  4366f4:	mov	x5, x22
  4366f8:	mov	x4, x23
  4366fc:	mov	x3, x24
  436700:	mov	x2, x0
  436704:	mov	x1, x25
  436708:	mov	x0, x19
  43670c:	bl	436450 <ferror@plt+0x324c0>
  436710:	mov	x19, x0
  436714:	mov	x0, x20
  436718:	bl	436154 <ferror@plt+0x321c4>
  43671c:	ldp	x21, x22, [sp, #32]
  436720:	ldp	x23, x24, [sp, #48]
  436724:	ldr	x25, [sp, #64]
  436728:	mov	x0, x19
  43672c:	ldp	x19, x20, [sp, #16]
  436730:	ldp	x29, x30, [sp], #80
  436734:	ret
  436738:	adrp	x2, 43c000 <ferror@plt+0x38070>
  43673c:	add	x2, x2, #0xfc0
  436740:	adrp	x1, 47a000 <ferror@plt+0x76070>
  436744:	add	x1, x1, #0x760
  436748:	add	x1, x1, #0xb8
  43674c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  436750:	add	x0, x0, #0xb60
  436754:	bl	4149c4 <ferror@plt+0x10a34>
  436758:	b	436728 <ferror@plt+0x32798>
  43675c:	adrp	x2, 47a000 <ferror@plt+0x76070>
  436760:	add	x2, x2, #0x558
  436764:	adrp	x1, 47a000 <ferror@plt+0x76070>
  436768:	add	x1, x1, #0x760
  43676c:	add	x1, x1, #0xb8
  436770:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  436774:	add	x0, x0, #0xb60
  436778:	bl	4149c4 <ferror@plt+0x10a34>
  43677c:	mov	x19, x20
  436780:	ldp	x21, x22, [sp, #32]
  436784:	ldp	x23, x24, [sp, #48]
  436788:	ldr	x25, [sp, #64]
  43678c:	b	436728 <ferror@plt+0x32798>
  436790:	adrp	x2, 47a000 <ferror@plt+0x76070>
  436794:	add	x2, x2, #0x570
  436798:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43679c:	add	x1, x1, #0x760
  4367a0:	add	x1, x1, #0xb8
  4367a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4367a8:	add	x0, x0, #0xb60
  4367ac:	bl	4149c4 <ferror@plt+0x10a34>
  4367b0:	mov	x19, x21
  4367b4:	ldp	x21, x22, [sp, #32]
  4367b8:	ldp	x23, x24, [sp, #48]
  4367bc:	ldr	x25, [sp, #64]
  4367c0:	b	436728 <ferror@plt+0x32798>
  4367c4:	cbz	x24, 4367cc <ferror@plt+0x3283c>
  4367c8:	str	xzr, [x24]
  4367cc:	mov	x19, x23
  4367d0:	cbz	x23, 4367ec <ferror@plt+0x3285c>
  4367d4:	str	xzr, [x23]
  4367d8:	mov	x19, #0x0                   	// #0
  4367dc:	ldp	x21, x22, [sp, #32]
  4367e0:	ldp	x23, x24, [sp, #48]
  4367e4:	ldr	x25, [sp, #64]
  4367e8:	b	436728 <ferror@plt+0x32798>
  4367ec:	ldp	x21, x22, [sp, #32]
  4367f0:	ldp	x23, x24, [sp, #48]
  4367f4:	ldr	x25, [sp, #64]
  4367f8:	b	436728 <ferror@plt+0x32798>
  4367fc:	stp	x29, x30, [sp, #-176]!
  436800:	mov	x29, sp
  436804:	stp	x19, x20, [sp, #16]
  436808:	stp	x21, x22, [sp, #32]
  43680c:	mov	x21, x0
  436810:	str	xzr, [sp, #136]
  436814:	cbz	x0, 43691c <ferror@plt+0x3298c>
  436818:	stp	x23, x24, [sp, #48]
  43681c:	stp	x25, x26, [sp, #64]
  436820:	stp	x27, x28, [sp, #80]
  436824:	mov	x19, x1
  436828:	mov	x24, x2
  43682c:	mov	x27, x3
  436830:	mov	x23, x4
  436834:	mov	x28, x5
  436838:	mov	x26, x6
  43683c:	mov	x25, x7
  436840:	cbz	x2, 436944 <ferror@plt+0x329b4>
  436844:	cbz	x3, 436978 <ferror@plt+0x329e8>
  436848:	tbnz	x1, #63, 4369ac <ferror@plt+0x32a1c>
  43684c:	add	x6, sp, #0x88
  436850:	mov	x5, x26
  436854:	mov	x4, x28
  436858:	mov	x3, x27
  43685c:	mov	x2, x24
  436860:	mov	x1, x19
  436864:	mov	x0, x21
  436868:	bl	436698 <ferror@plt+0x32708>
  43686c:	mov	x20, x0
  436870:	ldr	x22, [sp, #136]
  436874:	cbz	x22, 436cb4 <ferror@plt+0x32d24>
  436878:	bl	436178 <ferror@plt+0x321e8>
  43687c:	mov	w2, #0x1                   	// #1
  436880:	mov	w1, w0
  436884:	mov	x0, x22
  436888:	bl	409750 <ferror@plt+0x57c0>
  43688c:	cbz	w0, 4369b8 <ferror@plt+0x32a28>
  436890:	ldr	x0, [sp, #136]
  436894:	bl	40961c <ferror@plt+0x568c>
  436898:	str	xzr, [sp, #136]
  43689c:	mov	x2, x25
  4368a0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4368a4:	add	x1, x1, #0xcb8
  4368a8:	mov	x0, x24
  4368ac:	bl	436384 <ferror@plt+0x323f4>
  4368b0:	mov	x22, x0
  4368b4:	cmn	x0, #0x1
  4368b8:	b.eq	4369d8 <ferror@plt+0x32a48>  // b.none
  4368bc:	mov	x6, x25
  4368c0:	add	x5, sp, #0x98
  4368c4:	mov	x4, x28
  4368c8:	mov	x3, x27
  4368cc:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4368d0:	add	x2, x2, #0xcb8
  4368d4:	mov	x1, x19
  4368d8:	mov	x0, x21
  4368dc:	bl	436698 <ferror@plt+0x32708>
  4368e0:	str	x0, [sp, #112]
  4368e4:	cbz	x0, 436a00 <ferror@plt+0x32a70>
  4368e8:	ldr	x0, [sp, #112]
  4368ec:	str	x0, [sp, #160]
  4368f0:	add	x28, x19, #0x4
  4368f4:	str	x19, [sp, #144]
  4368f8:	mov	x0, x28
  4368fc:	bl	41334c <ferror@plt+0xf3bc>
  436900:	mov	x20, x0
  436904:	str	x0, [sp, #168]
  436908:	mov	x27, #0x0                   	// #0
  43690c:	mov	x19, #0x0                   	// #0
  436910:	str	xzr, [sp, #104]
  436914:	str	x23, [sp, #120]
  436918:	b	436bcc <ferror@plt+0x32c3c>
  43691c:	adrp	x2, 43c000 <ferror@plt+0x38070>
  436920:	add	x2, x2, #0xfc0
  436924:	adrp	x1, 47a000 <ferror@plt+0x76070>
  436928:	add	x1, x1, #0x760
  43692c:	add	x1, x1, #0xc8
  436930:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  436934:	add	x0, x0, #0xb60
  436938:	bl	4149c4 <ferror@plt+0x10a34>
  43693c:	mov	x20, x21
  436940:	b	436c88 <ferror@plt+0x32cf8>
  436944:	adrp	x2, 47a000 <ferror@plt+0x76070>
  436948:	add	x2, x2, #0x558
  43694c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  436950:	add	x1, x1, #0x760
  436954:	add	x1, x1, #0xc8
  436958:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43695c:	add	x0, x0, #0xb60
  436960:	bl	4149c4 <ferror@plt+0x10a34>
  436964:	mov	x20, x24
  436968:	ldp	x23, x24, [sp, #48]
  43696c:	ldp	x25, x26, [sp, #64]
  436970:	ldp	x27, x28, [sp, #80]
  436974:	b	436c88 <ferror@plt+0x32cf8>
  436978:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43697c:	add	x2, x2, #0x570
  436980:	adrp	x1, 47a000 <ferror@plt+0x76070>
  436984:	add	x1, x1, #0x760
  436988:	add	x1, x1, #0xc8
  43698c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  436990:	add	x0, x0, #0xb60
  436994:	bl	4149c4 <ferror@plt+0x10a34>
  436998:	mov	x20, x27
  43699c:	ldp	x23, x24, [sp, #48]
  4369a0:	ldp	x25, x26, [sp, #64]
  4369a4:	ldp	x27, x28, [sp, #80]
  4369a8:	b	436c88 <ferror@plt+0x32cf8>
  4369ac:	bl	4034d0 <strlen@plt>
  4369b0:	mov	x19, x0
  4369b4:	b	43684c <ferror@plt+0x328bc>
  4369b8:	ldr	x1, [sp, #136]
  4369bc:	mov	x0, x25
  4369c0:	bl	4098a0 <ferror@plt+0x5910>
  4369c4:	mov	x20, #0x0                   	// #0
  4369c8:	ldp	x23, x24, [sp, #48]
  4369cc:	ldp	x25, x26, [sp, #64]
  4369d0:	ldp	x27, x28, [sp, #80]
  4369d4:	b	436c88 <ferror@plt+0x32cf8>
  4369d8:	cbz	x28, 4369e0 <ferror@plt+0x32a50>
  4369dc:	str	xzr, [x28]
  4369e0:	mov	x20, x26
  4369e4:	cbz	x26, 436cc4 <ferror@plt+0x32d34>
  4369e8:	str	xzr, [x26]
  4369ec:	mov	x20, #0x0                   	// #0
  4369f0:	ldp	x23, x24, [sp, #48]
  4369f4:	ldp	x25, x26, [sp, #64]
  4369f8:	ldp	x27, x28, [sp, #80]
  4369fc:	b	436c88 <ferror@plt+0x32cf8>
  436a00:	mov	x0, x22
  436a04:	bl	436154 <ferror@plt+0x321c4>
  436a08:	cbz	x26, 436c38 <ferror@plt+0x32ca8>
  436a0c:	str	xzr, [x26]
  436a10:	ldr	x20, [sp, #112]
  436a14:	ldp	x23, x24, [sp, #48]
  436a18:	ldp	x25, x26, [sp, #64]
  436a1c:	ldp	x27, x28, [sp, #80]
  436a20:	b	436c88 <ferror@plt+0x32cf8>
  436a24:	bl	403e80 <__errno_location@plt>
  436a28:	ldr	w21, [x0]
  436a2c:	cmp	w21, #0x16
  436a30:	b.eq	436abc <ferror@plt+0x32b2c>  // b.none
  436a34:	cmp	w21, #0x54
  436a38:	b.eq	436b18 <ferror@plt+0x32b88>  // b.none
  436a3c:	cmp	w21, #0x7
  436a40:	b.eq	436ae4 <ferror@plt+0x32b54>  // b.none
  436a44:	bl	436178 <ferror@plt+0x321e8>
  436a48:	mov	w24, w0
  436a4c:	mov	w0, w21
  436a50:	bl	420748 <ferror@plt+0x1c7b8>
  436a54:	mov	x4, x0
  436a58:	adrp	x3, 47a000 <ferror@plt+0x76070>
  436a5c:	add	x3, x3, #0x538
  436a60:	mov	w2, #0x2                   	// #2
  436a64:	mov	w1, w24
  436a68:	mov	x0, x25
  436a6c:	bl	409780 <ferror@plt+0x57f0>
  436a70:	ldr	x0, [sp, #168]
  436a74:	str	wzr, [x0]
  436a78:	mov	x0, x22
  436a7c:	bl	436154 <ferror@plt+0x321c4>
  436a80:	mov	x21, x19
  436a84:	mov	w22, #0x1                   	// #1
  436a88:	cbnz	x26, 436c64 <ferror@plt+0x32cd4>
  436a8c:	ldr	x0, [sp, #112]
  436a90:	bl	413498 <ferror@plt+0xf508>
  436a94:	cmp	x19, #0x0
  436a98:	ccmp	x23, #0x0, #0x0, ne  // ne = any
  436a9c:	b.eq	436c2c <ferror@plt+0x32c9c>  // b.none
  436aa0:	mov	x0, x20
  436aa4:	bl	413498 <ferror@plt+0xf508>
  436aa8:	mov	x20, #0x0                   	// #0
  436aac:	ldp	x23, x24, [sp, #48]
  436ab0:	ldp	x25, x26, [sp, #64]
  436ab4:	ldp	x27, x28, [sp, #80]
  436ab8:	b	436c88 <ferror@plt+0x32cf8>
  436abc:	mov	x4, #0x0                   	// #0
  436ac0:	adrp	x3, 47a000 <ferror@plt+0x76070>
  436ac4:	add	x3, x3, #0x760
  436ac8:	add	x3, x3, #0xe0
  436acc:	mov	w2, #0x2e0                 	// #736
  436ad0:	adrp	x1, 47a000 <ferror@plt+0x76070>
  436ad4:	add	x1, x1, #0x488
  436ad8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  436adc:	add	x0, x0, #0xb60
  436ae0:	bl	4274b0 <ferror@plt+0x23520>
  436ae4:	ldr	x21, [sp, #168]
  436ae8:	sub	x21, x21, x20
  436aec:	lsl	x28, x28, #1
  436af0:	mov	x1, x28
  436af4:	mov	x0, x20
  436af8:	bl	413418 <ferror@plt+0xf488>
  436afc:	mov	x20, x0
  436b00:	add	x0, x0, x21
  436b04:	str	x0, [sp, #168]
  436b08:	sub	x0, x28, #0x4
  436b0c:	sub	x21, x0, x21
  436b10:	str	x21, [sp, #144]
  436b14:	b	436bcc <ferror@plt+0x32c3c>
  436b18:	cbz	x19, 436b44 <ferror@plt+0x32bb4>
  436b1c:	bl	436178 <ferror@plt+0x321e8>
  436b20:	mov	x5, x24
  436b24:	ldr	x4, [sp, #104]
  436b28:	adrp	x3, 47a000 <ferror@plt+0x76070>
  436b2c:	add	x3, x3, #0x590
  436b30:	mov	w2, #0x1                   	// #1
  436b34:	mov	w1, w0
  436b38:	mov	x0, x25
  436b3c:	bl	409780 <ferror@plt+0x57f0>
  436b40:	b	436a70 <ferror@plt+0x32ae0>
  436b44:	ldr	x19, [sp, #160]
  436b48:	cbz	x19, 436a44 <ferror@plt+0x32ab4>
  436b4c:	ldr	x0, [sp, #120]
  436b50:	str	x0, [sp, #104]
  436b54:	cbz	x23, 436b8c <ferror@plt+0x32bfc>
  436b58:	ldr	x19, [sp, #160]
  436b5c:	ldrb	w0, [x19]
  436b60:	adrp	x1, 45a000 <ferror@plt+0x56070>
  436b64:	ldr	x1, [x1, #3824]
  436b68:	ldrb	w0, [x1, x0]
  436b6c:	add	x19, x19, x0
  436b70:	ldr	x27, [sp, #152]
  436b74:	sub	x27, x27, x0
  436b78:	ldr	x0, [sp, #104]
  436b7c:	str	x0, [sp, #160]
  436b80:	bl	4034d0 <strlen@plt>
  436b84:	str	x0, [sp, #152]
  436b88:	b	436bcc <ferror@plt+0x32c3c>
  436b8c:	mov	x0, x19
  436b90:	bl	42b810 <ferror@plt+0x27880>
  436b94:	mov	w1, w0
  436b98:	adrp	x0, 47a000 <ferror@plt+0x76070>
  436b9c:	add	x0, x0, #0x588
  436ba0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  436ba4:	add	x2, x2, #0xd68
  436ba8:	mov	w3, #0xffff                	// #65535
  436bac:	cmp	w1, w3
  436bb0:	csel	x0, x2, x0, ls  // ls = plast
  436bb4:	bl	4202dc <ferror@plt+0x1c34c>
  436bb8:	str	x0, [sp, #104]
  436bbc:	b	436b58 <ferror@plt+0x32bc8>
  436bc0:	str	x19, [sp, #160]
  436bc4:	str	x27, [sp, #152]
  436bc8:	mov	x19, #0x0                   	// #0
  436bcc:	ldr	x0, [sp, #152]
  436bd0:	str	x0, [sp, #128]
  436bd4:	add	x4, sp, #0x90
  436bd8:	add	x3, sp, #0xa8
  436bdc:	add	x2, sp, #0x80
  436be0:	add	x1, sp, #0xa0
  436be4:	mov	x0, x22
  436be8:	bl	403af0 <iconv@plt>
  436bec:	ldr	x1, [sp, #128]
  436bf0:	str	x1, [sp, #152]
  436bf4:	cmn	x0, #0x1
  436bf8:	b.eq	436a24 <ferror@plt+0x32a94>  // b.none
  436bfc:	cbz	x19, 436c10 <ferror@plt+0x32c80>
  436c00:	cbnz	x23, 436bc0 <ferror@plt+0x32c30>
  436c04:	ldr	x0, [sp, #104]
  436c08:	bl	413498 <ferror@plt+0xf508>
  436c0c:	b	436bc0 <ferror@plt+0x32c30>
  436c10:	ldr	x21, [sp, #160]
  436c14:	cbz	x21, 436c4c <ferror@plt+0x32cbc>
  436c18:	str	xzr, [sp, #160]
  436c1c:	str	xzr, [sp, #152]
  436c20:	b	436bcc <ferror@plt+0x32c3c>
  436c24:	mov	x19, x21
  436c28:	b	436a94 <ferror@plt+0x32b04>
  436c2c:	ldr	x0, [sp, #104]
  436c30:	bl	413498 <ferror@plt+0xf508>
  436c34:	b	436aa0 <ferror@plt+0x32b10>
  436c38:	mov	x20, x26
  436c3c:	ldp	x23, x24, [sp, #48]
  436c40:	ldp	x25, x26, [sp, #64]
  436c44:	ldp	x27, x28, [sp, #80]
  436c48:	b	436c88 <ferror@plt+0x32cf8>
  436c4c:	ldr	x0, [sp, #168]
  436c50:	str	wzr, [x0]
  436c54:	mov	x0, x22
  436c58:	bl	436154 <ferror@plt+0x321c4>
  436c5c:	mov	w22, #0x0                   	// #0
  436c60:	cbz	x26, 436c9c <ferror@plt+0x32d0c>
  436c64:	ldr	x0, [sp, #168]
  436c68:	sub	x0, x0, x20
  436c6c:	str	x0, [x26]
  436c70:	ldr	x0, [sp, #112]
  436c74:	bl	413498 <ferror@plt+0xf508>
  436c78:	cbnz	w22, 436c24 <ferror@plt+0x32c94>
  436c7c:	ldp	x23, x24, [sp, #48]
  436c80:	ldp	x25, x26, [sp, #64]
  436c84:	ldp	x27, x28, [sp, #80]
  436c88:	mov	x0, x20
  436c8c:	ldp	x19, x20, [sp, #16]
  436c90:	ldp	x21, x22, [sp, #32]
  436c94:	ldp	x29, x30, [sp], #176
  436c98:	ret
  436c9c:	ldr	x0, [sp, #112]
  436ca0:	bl	413498 <ferror@plt+0xf508>
  436ca4:	ldp	x23, x24, [sp, #48]
  436ca8:	ldp	x25, x26, [sp, #64]
  436cac:	ldp	x27, x28, [sp, #80]
  436cb0:	b	436c88 <ferror@plt+0x32cf8>
  436cb4:	ldp	x23, x24, [sp, #48]
  436cb8:	ldp	x25, x26, [sp, #64]
  436cbc:	ldp	x27, x28, [sp, #80]
  436cc0:	b	436c88 <ferror@plt+0x32cf8>
  436cc4:	ldp	x23, x24, [sp, #48]
  436cc8:	ldp	x25, x26, [sp, #64]
  436ccc:	ldp	x27, x28, [sp, #80]
  436cd0:	b	436c88 <ferror@plt+0x32cf8>
  436cd4:	stp	x29, x30, [sp, #-80]!
  436cd8:	mov	x29, sp
  436cdc:	stp	x19, x20, [sp, #16]
  436ce0:	stp	x21, x22, [sp, #32]
  436ce4:	str	x23, [sp, #48]
  436ce8:	mov	x19, x0
  436cec:	mov	x20, x1
  436cf0:	mov	x21, x2
  436cf4:	mov	x22, x3
  436cf8:	mov	x23, x4
  436cfc:	add	x0, sp, #0x48
  436d00:	bl	435750 <ferror@plt+0x317c0>
  436d04:	cbz	w0, 436d34 <ferror@plt+0x32da4>
  436d08:	mov	x4, x23
  436d0c:	mov	x3, x22
  436d10:	mov	x2, x21
  436d14:	mov	x1, x20
  436d18:	mov	x0, x19
  436d1c:	bl	4361bc <ferror@plt+0x3222c>
  436d20:	ldp	x19, x20, [sp, #16]
  436d24:	ldp	x21, x22, [sp, #32]
  436d28:	ldr	x23, [sp, #48]
  436d2c:	ldp	x29, x30, [sp], #80
  436d30:	ret
  436d34:	mov	x6, x23
  436d38:	mov	x5, x22
  436d3c:	mov	x4, x21
  436d40:	ldr	x3, [sp, #72]
  436d44:	adrp	x2, 440000 <ferror@plt+0x3c070>
  436d48:	add	x2, x2, #0xcb8
  436d4c:	mov	x1, x20
  436d50:	mov	x0, x19
  436d54:	bl	436698 <ferror@plt+0x32708>
  436d58:	b	436d20 <ferror@plt+0x32d90>
  436d5c:	stp	x29, x30, [sp, #-80]!
  436d60:	mov	x29, sp
  436d64:	stp	x19, x20, [sp, #16]
  436d68:	stp	x21, x22, [sp, #32]
  436d6c:	str	x23, [sp, #48]
  436d70:	mov	x19, x0
  436d74:	mov	x20, x1
  436d78:	mov	x21, x2
  436d7c:	mov	x22, x3
  436d80:	mov	x23, x4
  436d84:	add	x0, sp, #0x48
  436d88:	bl	435750 <ferror@plt+0x317c0>
  436d8c:	cbz	w0, 436dbc <ferror@plt+0x32e2c>
  436d90:	mov	x4, x23
  436d94:	mov	x3, x22
  436d98:	mov	x2, x21
  436d9c:	mov	x1, x20
  436da0:	mov	x0, x19
  436da4:	bl	4361bc <ferror@plt+0x3222c>
  436da8:	ldp	x19, x20, [sp, #16]
  436dac:	ldp	x21, x22, [sp, #32]
  436db0:	ldr	x23, [sp, #48]
  436db4:	ldp	x29, x30, [sp], #80
  436db8:	ret
  436dbc:	mov	x6, x23
  436dc0:	mov	x5, x22
  436dc4:	mov	x4, x21
  436dc8:	adrp	x3, 440000 <ferror@plt+0x3c070>
  436dcc:	add	x3, x3, #0xcb8
  436dd0:	ldr	x2, [sp, #72]
  436dd4:	mov	x1, x20
  436dd8:	mov	x0, x19
  436ddc:	bl	436698 <ferror@plt+0x32708>
  436de0:	b	436da8 <ferror@plt+0x32e18>
  436de4:	stp	x29, x30, [sp, #-80]!
  436de8:	mov	x29, sp
  436dec:	stp	x19, x20, [sp, #16]
  436df0:	stp	x21, x22, [sp, #32]
  436df4:	mov	x21, x0
  436df8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  436dfc:	add	x0, x0, #0x908
  436e00:	bl	430c58 <ferror@plt+0x2ccc8>
  436e04:	mov	x19, x0
  436e08:	cbz	x0, 436eb8 <ferror@plt+0x32f28>
  436e0c:	add	x0, sp, #0x48
  436e10:	bl	435750 <ferror@plt+0x317c0>
  436e14:	ldr	x20, [x19, #8]
  436e18:	cbz	x20, 436e2c <ferror@plt+0x32e9c>
  436e1c:	ldr	x1, [sp, #72]
  436e20:	mov	x0, x20
  436e24:	bl	403ad0 <strcmp@plt>
  436e28:	cbz	w0, 436e98 <ferror@plt+0x32f08>
  436e2c:	mov	x0, x20
  436e30:	bl	413498 <ferror@plt+0xf508>
  436e34:	ldr	x0, [x19, #16]
  436e38:	bl	421a08 <ferror@plt+0x1da78>
  436e3c:	ldr	x0, [sp, #72]
  436e40:	bl	4200fc <ferror@plt+0x1c16c>
  436e44:	str	x0, [x19, #8]
  436e48:	adrp	x0, 47a000 <ferror@plt+0x76070>
  436e4c:	add	x0, x0, #0x5c0
  436e50:	bl	403e90 <getenv@plt>
  436e54:	cbz	x0, 436e60 <ferror@plt+0x32ed0>
  436e58:	ldrb	w1, [x0]
  436e5c:	cbnz	w1, 436ed8 <ferror@plt+0x32f48>
  436e60:	adrp	x0, 47a000 <ferror@plt+0x76070>
  436e64:	add	x0, x0, #0x5e0
  436e68:	bl	403e90 <getenv@plt>
  436e6c:	cbz	x0, 436f74 <ferror@plt+0x32fe4>
  436e70:	mov	x0, #0x10                  	// #16
  436e74:	bl	4133b0 <ferror@plt+0xf420>
  436e78:	str	x0, [x19, #16]
  436e7c:	add	x0, sp, #0x40
  436e80:	bl	435750 <ferror@plt+0x317c0>
  436e84:	str	w0, [x19]
  436e88:	ldr	x20, [x19, #16]
  436e8c:	ldr	x0, [sp, #64]
  436e90:	bl	4200fc <ferror@plt+0x1c16c>
  436e94:	str	x0, [x20]
  436e98:	cbz	x21, 436ea4 <ferror@plt+0x32f14>
  436e9c:	ldr	x0, [x19, #16]
  436ea0:	str	x0, [x21]
  436ea4:	ldr	w0, [x19]
  436ea8:	ldp	x19, x20, [sp, #16]
  436eac:	ldp	x21, x22, [sp, #32]
  436eb0:	ldp	x29, x30, [sp], #80
  436eb4:	ret
  436eb8:	mov	x0, #0x18                  	// #24
  436ebc:	bl	4133b0 <ferror@plt+0xf420>
  436ec0:	mov	x19, x0
  436ec4:	mov	x1, x0
  436ec8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  436ecc:	add	x0, x0, #0x908
  436ed0:	bl	430c74 <ferror@plt+0x2cce4>
  436ed4:	b	436e0c <ferror@plt+0x32e7c>
  436ed8:	mov	w2, #0x0                   	// #0
  436edc:	adrp	x1, 478000 <ferror@plt+0x74070>
  436ee0:	add	x1, x1, #0xde0
  436ee4:	bl	421668 <ferror@plt+0x1d6d8>
  436ee8:	mov	x20, x0
  436eec:	str	x0, [x19, #16]
  436ef0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  436ef4:	add	x1, x1, #0xcb8
  436ef8:	ldr	x0, [x0]
  436efc:	bl	403ad0 <strcmp@plt>
  436f00:	cmp	w0, #0x0
  436f04:	cset	w0, eq  // eq = none
  436f08:	str	w0, [x19]
  436f0c:	ldr	x1, [x20]
  436f10:	cbz	x1, 436e98 <ferror@plt+0x32f08>
  436f14:	str	x23, [sp, #48]
  436f18:	mov	x20, #0x0                   	// #0
  436f1c:	adrp	x22, 47a000 <ferror@plt+0x76070>
  436f20:	add	x22, x22, #0x5d8
  436f24:	b	436f5c <ferror@plt+0x32fcc>
  436f28:	add	x0, sp, #0x40
  436f2c:	bl	435750 <ferror@plt+0x317c0>
  436f30:	ldr	x0, [x19, #16]
  436f34:	ldr	x0, [x0, x20]
  436f38:	bl	413498 <ferror@plt+0xf508>
  436f3c:	ldr	x23, [x19, #16]
  436f40:	ldr	x0, [sp, #64]
  436f44:	bl	4200fc <ferror@plt+0x1c16c>
  436f48:	str	x0, [x23, x20]
  436f4c:	add	x20, x20, #0x8
  436f50:	ldr	x1, [x19, #16]
  436f54:	ldr	x1, [x1, x20]
  436f58:	cbz	x1, 436f6c <ferror@plt+0x32fdc>
  436f5c:	mov	x0, x22
  436f60:	bl	403ad0 <strcmp@plt>
  436f64:	cbnz	w0, 436f4c <ferror@plt+0x32fbc>
  436f68:	b	436f28 <ferror@plt+0x32f98>
  436f6c:	ldr	x23, [sp, #48]
  436f70:	b	436e98 <ferror@plt+0x32f08>
  436f74:	mov	x0, #0x18                  	// #24
  436f78:	bl	4133b0 <ferror@plt+0xf420>
  436f7c:	mov	x20, x0
  436f80:	str	x0, [x19, #16]
  436f84:	mov	w0, #0x1                   	// #1
  436f88:	str	w0, [x19]
  436f8c:	adrp	x0, 440000 <ferror@plt+0x3c070>
  436f90:	add	x0, x0, #0xcb8
  436f94:	bl	4200fc <ferror@plt+0x1c16c>
  436f98:	str	x0, [x20]
  436f9c:	add	x0, sp, #0x40
  436fa0:	bl	435750 <ferror@plt+0x317c0>
  436fa4:	cbnz	w0, 436e98 <ferror@plt+0x32f08>
  436fa8:	ldr	x20, [x19, #16]
  436fac:	ldr	x0, [sp, #64]
  436fb0:	bl	4200fc <ferror@plt+0x1c16c>
  436fb4:	str	x0, [x20, #8]
  436fb8:	b	436e98 <ferror@plt+0x32f08>
  436fbc:	stp	x29, x30, [sp, #-80]!
  436fc0:	mov	x29, sp
  436fc4:	stp	x19, x20, [sp, #16]
  436fc8:	mov	x19, x0
  436fcc:	cbz	x0, 437028 <ferror@plt+0x33098>
  436fd0:	stp	x21, x22, [sp, #32]
  436fd4:	str	x23, [sp, #48]
  436fd8:	mov	x23, x1
  436fdc:	mov	x20, x2
  436fe0:	mov	x21, x3
  436fe4:	mov	x22, x4
  436fe8:	add	x0, sp, #0x48
  436fec:	bl	436de4 <ferror@plt+0x32e54>
  436ff0:	ldr	x1, [sp, #72]
  436ff4:	ldr	x3, [x1]
  436ff8:	cbz	w0, 437050 <ferror@plt+0x330c0>
  436ffc:	mov	x4, x22
  437000:	mov	x3, x21
  437004:	mov	x2, x20
  437008:	mov	x1, x23
  43700c:	mov	x0, x19
  437010:	bl	4361bc <ferror@plt+0x3222c>
  437014:	ldp	x21, x22, [sp, #32]
  437018:	ldr	x23, [sp, #48]
  43701c:	ldp	x19, x20, [sp, #16]
  437020:	ldp	x29, x30, [sp], #80
  437024:	ret
  437028:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43702c:	add	x2, x2, #0x5f8
  437030:	adrp	x1, 47a000 <ferror@plt+0x76070>
  437034:	add	x1, x1, #0x760
  437038:	add	x1, x1, #0xf8
  43703c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437040:	add	x0, x0, #0xb60
  437044:	bl	4149c4 <ferror@plt+0x10a34>
  437048:	mov	x0, x19
  43704c:	b	43701c <ferror@plt+0x3308c>
  437050:	mov	x6, x22
  437054:	mov	x5, x21
  437058:	mov	x4, x20
  43705c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  437060:	add	x2, x2, #0xcb8
  437064:	mov	x1, x23
  437068:	mov	x0, x19
  43706c:	bl	436698 <ferror@plt+0x32708>
  437070:	ldp	x21, x22, [sp, #32]
  437074:	ldr	x23, [sp, #48]
  437078:	b	43701c <ferror@plt+0x3308c>
  43707c:	stp	x29, x30, [sp, #-80]!
  437080:	mov	x29, sp
  437084:	stp	x19, x20, [sp, #16]
  437088:	stp	x21, x22, [sp, #32]
  43708c:	str	x23, [sp, #48]
  437090:	mov	x19, x0
  437094:	mov	x20, x1
  437098:	mov	x21, x2
  43709c:	mov	x22, x3
  4370a0:	mov	x23, x4
  4370a4:	add	x0, sp, #0x48
  4370a8:	bl	436de4 <ferror@plt+0x32e54>
  4370ac:	ldr	x1, [sp, #72]
  4370b0:	ldr	x2, [x1]
  4370b4:	cbz	w0, 4370e4 <ferror@plt+0x33154>
  4370b8:	mov	x4, x23
  4370bc:	mov	x3, x22
  4370c0:	mov	x2, x21
  4370c4:	mov	x1, x20
  4370c8:	mov	x0, x19
  4370cc:	bl	4361bc <ferror@plt+0x3222c>
  4370d0:	ldp	x19, x20, [sp, #16]
  4370d4:	ldp	x21, x22, [sp, #32]
  4370d8:	ldr	x23, [sp, #48]
  4370dc:	ldp	x29, x30, [sp], #80
  4370e0:	ret
  4370e4:	mov	x6, x23
  4370e8:	mov	x5, x22
  4370ec:	mov	x4, x21
  4370f0:	adrp	x3, 440000 <ferror@plt+0x3c070>
  4370f4:	add	x3, x3, #0xcb8
  4370f8:	mov	x1, x20
  4370fc:	mov	x0, x19
  437100:	bl	436698 <ferror@plt+0x32708>
  437104:	b	4370d0 <ferror@plt+0x33140>
  437108:	stp	x29, x30, [sp, #-64]!
  43710c:	mov	x29, sp
  437110:	stp	x19, x20, [sp, #16]
  437114:	stp	x21, x22, [sp, #32]
  437118:	mov	x21, x0
  43711c:	mov	x20, x1
  437120:	mov	x22, x2
  437124:	cbz	x1, 43712c <ferror@plt+0x3319c>
  437128:	str	xzr, [x1]
  43712c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  437130:	add	x1, x1, #0x610
  437134:	mov	x0, x21
  437138:	bl	435e64 <ferror@plt+0x31ed4>
  43713c:	cbz	w0, 4371bc <ferror@plt+0x3322c>
  437140:	stp	x23, x24, [sp, #48]
  437144:	add	x23, x21, #0x5
  437148:	mov	w1, #0x23                  	// #35
  43714c:	mov	x0, x23
  437150:	bl	403c40 <strchr@plt>
  437154:	mov	x19, x0
  437158:	cbnz	x0, 4371e4 <ferror@plt+0x33254>
  43715c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  437160:	add	x1, x1, #0x688
  437164:	mov	x0, x23
  437168:	bl	435e64 <ferror@plt+0x31ed4>
  43716c:	cbz	w0, 437210 <ferror@plt+0x33280>
  437170:	add	x23, x21, #0x7
  437174:	mov	w3, #0x0                   	// #0
  437178:	adrp	x2, 43d000 <ferror@plt+0x39070>
  43717c:	add	x2, x2, #0x8f0
  437180:	mov	w1, #0xffffffff            	// #-1
  437184:	mov	x0, x23
  437188:	bl	435ed8 <ferror@plt+0x31f48>
  43718c:	mov	x20, x0
  437190:	cbz	x0, 4372d8 <ferror@plt+0x33348>
  437194:	bl	4200fc <ferror@plt+0x1c16c>
  437198:	mov	x19, x0
  43719c:	mov	x0, x20
  4371a0:	bl	413498 <ferror@plt+0xf508>
  4371a4:	ldp	x23, x24, [sp, #48]
  4371a8:	mov	x0, x19
  4371ac:	ldp	x19, x20, [sp, #16]
  4371b0:	ldp	x21, x22, [sp, #32]
  4371b4:	ldp	x29, x30, [sp], #64
  4371b8:	ret
  4371bc:	bl	436178 <ferror@plt+0x321e8>
  4371c0:	mov	x4, x21
  4371c4:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4371c8:	add	x3, x3, #0x618
  4371cc:	mov	w2, #0x4                   	// #4
  4371d0:	mov	w1, w0
  4371d4:	mov	x0, x22
  4371d8:	bl	409780 <ferror@plt+0x57f0>
  4371dc:	mov	x19, #0x0                   	// #0
  4371e0:	b	4371a8 <ferror@plt+0x33218>
  4371e4:	bl	436178 <ferror@plt+0x321e8>
  4371e8:	mov	x4, x21
  4371ec:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4371f0:	add	x3, x3, #0x658
  4371f4:	mov	w2, #0x4                   	// #4
  4371f8:	mov	w1, w0
  4371fc:	mov	x0, x22
  437200:	bl	409780 <ferror@plt+0x57f0>
  437204:	mov	x19, #0x0                   	// #0
  437208:	ldp	x23, x24, [sp, #48]
  43720c:	b	4371a8 <ferror@plt+0x33218>
  437210:	adrp	x1, 47a000 <ferror@plt+0x76070>
  437214:	add	x1, x1, #0x690
  437218:	mov	x0, x23
  43721c:	bl	435e64 <ferror@plt+0x31ed4>
  437220:	cbz	w0, 437174 <ferror@plt+0x331e4>
  437224:	add	x24, x21, #0x7
  437228:	mov	w1, #0x2f                  	// #47
  43722c:	mov	x0, x24
  437230:	bl	403c40 <strchr@plt>
  437234:	mov	x23, x0
  437238:	cbz	x0, 437270 <ferror@plt+0x332e0>
  43723c:	mov	w3, #0x1                   	// #1
  437240:	adrp	x2, 43c000 <ferror@plt+0x38070>
  437244:	add	x2, x2, #0x898
  437248:	sub	w1, w0, w24
  43724c:	mov	x0, x24
  437250:	bl	435ed8 <ferror@plt+0x31f48>
  437254:	mov	x24, x0
  437258:	cbz	x0, 43729c <ferror@plt+0x3330c>
  43725c:	bl	43603c <ferror@plt+0x320ac>
  437260:	cbz	w0, 43729c <ferror@plt+0x3330c>
  437264:	cbz	x20, 4372cc <ferror@plt+0x3333c>
  437268:	str	x24, [x20]
  43726c:	b	437174 <ferror@plt+0x331e4>
  437270:	bl	436178 <ferror@plt+0x321e8>
  437274:	mov	x4, x21
  437278:	adrp	x3, 47a000 <ferror@plt+0x76070>
  43727c:	add	x3, x3, #0x698
  437280:	mov	w2, #0x4                   	// #4
  437284:	mov	w1, w0
  437288:	mov	x0, x22
  43728c:	bl	409780 <ferror@plt+0x57f0>
  437290:	mov	x19, x23
  437294:	ldp	x23, x24, [sp, #48]
  437298:	b	4371a8 <ferror@plt+0x33218>
  43729c:	mov	x0, x24
  4372a0:	bl	413498 <ferror@plt+0xf508>
  4372a4:	bl	436178 <ferror@plt+0x321e8>
  4372a8:	mov	x4, x21
  4372ac:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4372b0:	add	x3, x3, #0x6b0
  4372b4:	mov	w2, #0x4                   	// #4
  4372b8:	mov	w1, w0
  4372bc:	mov	x0, x22
  4372c0:	bl	409780 <ferror@plt+0x57f0>
  4372c4:	ldp	x23, x24, [sp, #48]
  4372c8:	b	4371a8 <ferror@plt+0x33218>
  4372cc:	mov	x0, x24
  4372d0:	bl	413498 <ferror@plt+0xf508>
  4372d4:	b	437174 <ferror@plt+0x331e4>
  4372d8:	bl	436178 <ferror@plt+0x321e8>
  4372dc:	mov	x4, x21
  4372e0:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4372e4:	add	x3, x3, #0x6d8
  4372e8:	mov	w2, #0x4                   	// #4
  4372ec:	mov	w1, w0
  4372f0:	mov	x0, x22
  4372f4:	bl	409780 <ferror@plt+0x57f0>
  4372f8:	mov	x19, x20
  4372fc:	ldp	x23, x24, [sp, #48]
  437300:	b	4371a8 <ferror@plt+0x33218>
  437304:	stp	x29, x30, [sp, #-48]!
  437308:	mov	x29, sp
  43730c:	stp	x19, x20, [sp, #16]
  437310:	mov	x19, x0
  437314:	cbz	x0, 437378 <ferror@plt+0x333e8>
  437318:	str	x21, [sp, #32]
  43731c:	mov	x20, x1
  437320:	mov	x21, x2
  437324:	bl	40b0c4 <ferror@plt+0x7134>
  437328:	cbz	w0, 43739c <ferror@plt+0x3340c>
  43732c:	cbz	x20, 437358 <ferror@plt+0x333c8>
  437330:	mov	x2, #0x0                   	// #0
  437334:	mov	x1, #0xffffffffffffffff    	// #-1
  437338:	mov	x0, x20
  43733c:	bl	42cd10 <ferror@plt+0x28d80>
  437340:	cbz	w0, 4373c8 <ferror@plt+0x33438>
  437344:	mov	x0, x20
  437348:	bl	43603c <ferror@plt+0x320ac>
  43734c:	cbz	w0, 4373c8 <ferror@plt+0x33438>
  437350:	ldrb	w0, [x20]
  437354:	cbnz	w0, 4373f0 <ferror@plt+0x33460>
  437358:	mov	w1, #0x8                   	// #8
  43735c:	mov	x0, x19
  437360:	bl	435cfc <ferror@plt+0x31d6c>
  437364:	mov	x20, x0
  437368:	mov	x21, #0x0                   	// #0
  43736c:	adrp	x1, 43c000 <ferror@plt+0x38070>
  437370:	add	x1, x1, #0x898
  437374:	b	437418 <ferror@plt+0x33488>
  437378:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  43737c:	add	x2, x2, #0x18
  437380:	adrp	x1, 47a000 <ferror@plt+0x76070>
  437384:	add	x1, x1, #0x760
  437388:	add	x1, x1, #0x110
  43738c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437390:	add	x0, x0, #0xb60
  437394:	bl	4149c4 <ferror@plt+0x10a34>
  437398:	b	437460 <ferror@plt+0x334d0>
  43739c:	bl	436178 <ferror@plt+0x321e8>
  4373a0:	mov	x4, x19
  4373a4:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4373a8:	add	x3, x3, #0x710
  4373ac:	mov	w2, #0x5                   	// #5
  4373b0:	mov	w1, w0
  4373b4:	mov	x0, x21
  4373b8:	bl	409780 <ferror@plt+0x57f0>
  4373bc:	mov	x19, #0x0                   	// #0
  4373c0:	ldr	x21, [sp, #32]
  4373c4:	b	437460 <ferror@plt+0x334d0>
  4373c8:	bl	436178 <ferror@plt+0x321e8>
  4373cc:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4373d0:	add	x3, x3, #0x740
  4373d4:	mov	w2, #0x1                   	// #1
  4373d8:	mov	w1, w0
  4373dc:	mov	x0, x21
  4373e0:	bl	409844 <ferror@plt+0x58b4>
  4373e4:	mov	x19, #0x0                   	// #0
  4373e8:	ldr	x21, [sp, #32]
  4373ec:	b	437460 <ferror@plt+0x334d0>
  4373f0:	mov	w1, #0x10                  	// #16
  4373f4:	mov	x0, x20
  4373f8:	bl	435cfc <ferror@plt+0x31d6c>
  4373fc:	mov	x21, x0
  437400:	mov	w1, #0x8                   	// #8
  437404:	mov	x0, x19
  437408:	bl	435cfc <ferror@plt+0x31d6c>
  43740c:	mov	x20, x0
  437410:	mov	x1, x21
  437414:	cbz	x21, 437470 <ferror@plt+0x334e0>
  437418:	ldrb	w0, [x20]
  43741c:	adrp	x5, 43c000 <ferror@plt+0x38070>
  437420:	add	x5, x5, #0x898
  437424:	adrp	x2, 43d000 <ferror@plt+0x39070>
  437428:	add	x2, x2, #0x8f0
  43742c:	cmp	w0, #0x2f
  437430:	mov	x4, #0x0                   	// #0
  437434:	mov	x3, x20
  437438:	csel	x2, x2, x5, ne  // ne = any
  43743c:	adrp	x0, 47a000 <ferror@plt+0x76070>
  437440:	add	x0, x0, #0x758
  437444:	bl	420364 <ferror@plt+0x1c3d4>
  437448:	mov	x19, x0
  43744c:	mov	x0, x21
  437450:	bl	413498 <ferror@plt+0xf508>
  437454:	mov	x0, x20
  437458:	bl	413498 <ferror@plt+0xf508>
  43745c:	ldr	x21, [sp, #32]
  437460:	mov	x0, x19
  437464:	ldp	x19, x20, [sp, #16]
  437468:	ldp	x29, x30, [sp], #48
  43746c:	ret
  437470:	adrp	x1, 43c000 <ferror@plt+0x38070>
  437474:	add	x1, x1, #0x898
  437478:	b	437418 <ferror@plt+0x33488>
  43747c:	stp	x29, x30, [sp, #-64]!
  437480:	mov	x29, sp
  437484:	stp	x19, x20, [sp, #16]
  437488:	stp	x21, x22, [sp, #32]
  43748c:	mov	x19, x0
  437490:	cbz	x0, 4375d4 <ferror@plt+0x33644>
  437494:	str	x23, [sp, #48]
  437498:	mov	w21, #0x0                   	// #0
  43749c:	mov	x22, #0x0                   	// #0
  4374a0:	adrp	x23, 442000 <ferror@plt+0x3e070>
  4374a4:	mov	w20, #0xa                   	// #10
  4374a8:	b	4374ec <ferror@plt+0x3355c>
  4374ac:	cmp	x19, x3
  4374b0:	b.cs	4374d8 <ferror@plt+0x33548>  // b.hs, b.nlast
  4374b4:	sub	x1, x3, x19
  4374b8:	add	x1, x1, #0x1
  4374bc:	mov	x0, x19
  4374c0:	bl	420198 <ferror@plt+0x1c208>
  4374c4:	mov	x1, x0
  4374c8:	mov	x0, x22
  4374cc:	bl	41f724 <ferror@plt+0x1b794>
  4374d0:	mov	x22, x0
  4374d4:	add	w21, w21, #0x1
  4374d8:	mov	w1, w20
  4374dc:	mov	x0, x19
  4374e0:	bl	403c40 <strchr@plt>
  4374e4:	cbz	x0, 437570 <ferror@plt+0x335e0>
  4374e8:	add	x19, x0, #0x1
  4374ec:	ldrb	w0, [x19]
  4374f0:	cmp	w0, #0x23
  4374f4:	b.eq	4374d8 <ferror@plt+0x33548>  // b.none
  4374f8:	ldr	x4, [x23, #2448]
  4374fc:	and	x0, x0, #0xff
  437500:	ldrh	w0, [x4, x0, lsl #1]
  437504:	tbz	w0, #8, 437514 <ferror@plt+0x33584>
  437508:	ldrb	w0, [x19, #1]!
  43750c:	ldrh	w1, [x4, x0, lsl #1]
  437510:	tbnz	w1, #8, 437508 <ferror@plt+0x33578>
  437514:	ldrb	w0, [x19]
  437518:	cmp	w0, #0x0
  43751c:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  437520:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  437524:	b.eq	4374d8 <ferror@plt+0x33548>  // b.none
  437528:	mov	x2, x19
  43752c:	mov	x3, x2
  437530:	ldrb	w1, [x2, #1]!
  437534:	cmp	w1, #0x0
  437538:	ccmp	w1, #0xa, #0x4, ne  // ne = any
  43753c:	ccmp	w1, #0xd, #0x4, ne  // ne = any
  437540:	b.ne	43752c <ferror@plt+0x3359c>  // b.any
  437544:	cmp	x2, x19
  437548:	b.ls	4374d8 <ferror@plt+0x33548>  // b.plast
  43754c:	cmp	x19, x3
  437550:	b.cs	4374d8 <ferror@plt+0x33548>  // b.hs, b.nlast
  437554:	ldrb	w0, [x3]
  437558:	ldrh	w0, [x4, x0, lsl #1]
  43755c:	tbz	w0, #8, 4374ac <ferror@plt+0x3351c>
  437560:	sub	x3, x3, #0x1
  437564:	cmp	x3, x19
  437568:	b.ne	437554 <ferror@plt+0x335c4>  // b.any
  43756c:	b	4374d8 <ferror@plt+0x33548>
  437570:	add	w0, w21, #0x1
  437574:	mov	x1, #0x8                   	// #8
  437578:	sxtw	x0, w0
  43757c:	bl	4135bc <ferror@plt+0xf62c>
  437580:	mov	x20, x0
  437584:	sbfiz	x1, x21, #3, #32
  437588:	str	xzr, [x0, w21, sxtw #3]
  43758c:	cbz	x22, 4375cc <ferror@plt+0x3363c>
  437590:	sub	x1, x1, #0x8
  437594:	add	x2, x0, x1
  437598:	mov	x1, x22
  43759c:	ldr	x3, [x1]
  4375a0:	str	x3, [x2], #-8
  4375a4:	ldr	x1, [x1, #8]
  4375a8:	cbnz	x1, 43759c <ferror@plt+0x3360c>
  4375ac:	ldr	x23, [sp, #48]
  4375b0:	mov	x0, x22
  4375b4:	bl	41f6e8 <ferror@plt+0x1b758>
  4375b8:	mov	x0, x20
  4375bc:	ldp	x19, x20, [sp, #16]
  4375c0:	ldp	x21, x22, [sp, #32]
  4375c4:	ldp	x29, x30, [sp], #64
  4375c8:	ret
  4375cc:	ldr	x23, [sp, #48]
  4375d0:	b	4375b0 <ferror@plt+0x33620>
  4375d4:	mov	x1, #0x8                   	// #8
  4375d8:	mov	x0, #0x1                   	// #1
  4375dc:	bl	4135bc <ferror@plt+0xf62c>
  4375e0:	mov	x20, x0
  4375e4:	str	xzr, [x0]
  4375e8:	mov	x22, x19
  4375ec:	b	4375b0 <ferror@plt+0x33620>
  4375f0:	stp	x29, x30, [sp, #-64]!
  4375f4:	mov	x29, sp
  4375f8:	stp	x19, x20, [sp, #16]
  4375fc:	mov	x20, x0
  437600:	add	x0, sp, #0x38
  437604:	bl	436de4 <ferror@plt+0x32e54>
  437608:	mov	w19, w0
  43760c:	cbnz	w0, 437668 <ferror@plt+0x336d8>
  437610:	stp	x21, x22, [sp, #32]
  437614:	cmp	w19, #0x0
  437618:	cset	x0, ne  // ne = any
  43761c:	lsl	x22, x0, #3
  437620:	ldr	x1, [sp, #56]
  437624:	ldr	x3, [x1, x0, lsl #3]
  437628:	cbz	x3, 43769c <ferror@plt+0x3370c>
  43762c:	adrp	x19, 440000 <ferror@plt+0x3c070>
  437630:	add	x19, x19, #0xcb8
  437634:	mov	x21, #0xffffffffffffffff    	// #-1
  437638:	mov	x6, #0x0                   	// #0
  43763c:	mov	x5, #0x0                   	// #0
  437640:	mov	x4, #0x0                   	// #0
  437644:	mov	x2, x19
  437648:	mov	x1, x21
  43764c:	mov	x0, x20
  437650:	bl	436698 <ferror@plt+0x32708>
  437654:	cbz	x0, 43768c <ferror@plt+0x336fc>
  437658:	ldp	x21, x22, [sp, #32]
  43765c:	ldp	x19, x20, [sp, #16]
  437660:	ldp	x29, x30, [sp], #64
  437664:	ret
  437668:	mov	x2, #0x0                   	// #0
  43766c:	mov	x1, #0xffffffffffffffff    	// #-1
  437670:	mov	x0, x20
  437674:	bl	42cd10 <ferror@plt+0x28d80>
  437678:	cbz	w0, 437610 <ferror@plt+0x33680>
  43767c:	mov	x0, x20
  437680:	bl	4200fc <ferror@plt+0x1c16c>
  437684:	cbnz	x0, 43765c <ferror@plt+0x336cc>
  437688:	b	437610 <ferror@plt+0x33680>
  43768c:	add	x22, x22, #0x8
  437690:	ldr	x0, [sp, #56]
  437694:	ldr	x3, [x0, x22]
  437698:	cbnz	x3, 437638 <ferror@plt+0x336a8>
  43769c:	mov	x0, x20
  4376a0:	bl	42d034 <ferror@plt+0x290a4>
  4376a4:	ldp	x21, x22, [sp, #32]
  4376a8:	b	43765c <ferror@plt+0x336cc>
  4376ac:	stp	x29, x30, [sp, #-32]!
  4376b0:	mov	x29, sp
  4376b4:	stp	x19, x20, [sp, #16]
  4376b8:	mov	x19, x0
  4376bc:	cbz	x0, 4376e8 <ferror@plt+0x33758>
  4376c0:	bl	40b35c <ferror@plt+0x73cc>
  4376c4:	mov	x20, x0
  4376c8:	bl	4375f0 <ferror@plt+0x33660>
  4376cc:	mov	x19, x0
  4376d0:	mov	x0, x20
  4376d4:	bl	413498 <ferror@plt+0xf508>
  4376d8:	mov	x0, x19
  4376dc:	ldp	x19, x20, [sp, #16]
  4376e0:	ldp	x29, x30, [sp], #32
  4376e4:	ret
  4376e8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4376ec:	add	x2, x2, #0x18
  4376f0:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4376f4:	add	x1, x1, #0x760
  4376f8:	add	x1, x1, #0x128
  4376fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437700:	add	x0, x0, #0xb60
  437704:	bl	4149c4 <ferror@plt+0x10a34>
  437708:	b	4376d8 <ferror@plt+0x33748>
  43770c:	stp	x29, x30, [sp, #-32]!
  437710:	mov	x29, sp
  437714:	str	x19, [sp, #16]
  437718:	mov	x19, x0
  43771c:	mov	w0, #0x1                   	// #1
  437720:	str	w0, [x19]
  437724:	adrp	x0, 440000 <ferror@plt+0x3c070>
  437728:	add	x0, x0, #0xcb8
  43772c:	bl	4200fc <ferror@plt+0x1c16c>
  437730:	str	x0, [x19, #16]
  437734:	str	xzr, [x19, #40]
  437738:	str	wzr, [x19, #48]
  43773c:	mov	x0, #0x400                 	// #1024
  437740:	str	x0, [x19, #56]
  437744:	mov	x0, #0xffffffffffffffff    	// #-1
  437748:	str	x0, [x19, #24]
  43774c:	str	x0, [x19, #32]
  437750:	str	xzr, [x19, #64]
  437754:	str	xzr, [x19, #72]
  437758:	str	xzr, [x19, #80]
  43775c:	strb	wzr, [x19, #88]
  437760:	ldrb	w0, [x19, #94]
  437764:	orr	w0, w0, #0x1
  437768:	and	w0, w0, #0xfffffff9
  43776c:	strb	w0, [x19, #94]
  437770:	ldr	x19, [sp, #16]
  437774:	ldp	x29, x30, [sp], #32
  437778:	ret
  43777c:	stp	x29, x30, [sp, #-32]!
  437780:	mov	x29, sp
  437784:	str	x19, [sp, #16]
  437788:	mov	x19, x0
  43778c:	cbz	x0, 4377b4 <ferror@plt+0x33824>
  437790:	ldxr	w0, [x19]
  437794:	add	w0, w0, #0x1
  437798:	stlxr	w1, w0, [x19]
  43779c:	cbnz	w1, 437790 <ferror@plt+0x33800>
  4377a0:	dmb	ish
  4377a4:	mov	x0, x19
  4377a8:	ldr	x19, [sp, #16]
  4377ac:	ldp	x29, x30, [sp], #32
  4377b0:	ret
  4377b4:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4377b8:	add	x2, x2, #0x8a8
  4377bc:	adrp	x1, 47b000 <ferror@plt+0x77070>
  4377c0:	add	x1, x1, #0x300
  4377c4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4377c8:	add	x0, x0, #0xb60
  4377cc:	bl	4149c4 <ferror@plt+0x10a34>
  4377d0:	b	4377a4 <ferror@plt+0x33814>
  4377d4:	stp	x29, x30, [sp, #-32]!
  4377d8:	mov	x29, sp
  4377dc:	str	x19, [sp, #16]
  4377e0:	mov	x19, x0
  4377e4:	cbz	x0, 437804 <ferror@plt+0x33874>
  4377e8:	ldr	x0, [x0, #8]
  4377ec:	ldr	x2, [x0, #32]
  4377f0:	mov	x0, x19
  4377f4:	blr	x2
  4377f8:	ldr	x19, [sp, #16]
  4377fc:	ldp	x29, x30, [sp], #32
  437800:	ret
  437804:	adrp	x2, 47a000 <ferror@plt+0x76070>
  437808:	add	x2, x2, #0x8a8
  43780c:	adrp	x1, 47b000 <ferror@plt+0x77070>
  437810:	add	x1, x1, #0x300
  437814:	add	x1, x1, #0x18
  437818:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43781c:	add	x0, x0, #0xb60
  437820:	bl	4149c4 <ferror@plt+0x10a34>
  437824:	mov	x0, x19
  437828:	b	4377f8 <ferror@plt+0x33868>
  43782c:	stp	x29, x30, [sp, #-64]!
  437830:	mov	x29, sp
  437834:	stp	x19, x20, [sp, #16]
  437838:	cbz	x0, 4378a8 <ferror@plt+0x33918>
  43783c:	stp	x21, x22, [sp, #32]
  437840:	str	x23, [sp, #48]
  437844:	mov	w20, w1
  437848:	mov	w1, w2
  43784c:	mov	x21, x3
  437850:	mov	x22, x4
  437854:	mov	x23, x5
  437858:	bl	4377d4 <ferror@plt+0x33844>
  43785c:	mov	x19, x0
  437860:	cbnz	w20, 4378d0 <ferror@plt+0x33940>
  437864:	mov	x3, x23
  437868:	mov	x2, x22
  43786c:	mov	x1, x21
  437870:	mov	x0, x19
  437874:	bl	40fb1c <ferror@plt+0xbb8c>
  437878:	mov	x1, #0x0                   	// #0
  43787c:	mov	x0, x19
  437880:	bl	40f4ec <ferror@plt+0xb55c>
  437884:	mov	w20, w0
  437888:	mov	x0, x19
  43788c:	bl	4103c8 <ferror@plt+0xc438>
  437890:	ldp	x21, x22, [sp, #32]
  437894:	ldr	x23, [sp, #48]
  437898:	mov	w0, w20
  43789c:	ldp	x19, x20, [sp, #16]
  4378a0:	ldp	x29, x30, [sp], #64
  4378a4:	ret
  4378a8:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4378ac:	add	x2, x2, #0x8a8
  4378b0:	adrp	x1, 47b000 <ferror@plt+0x77070>
  4378b4:	add	x1, x1, #0x300
  4378b8:	add	x1, x1, #0x30
  4378bc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4378c0:	add	x0, x0, #0xb60
  4378c4:	bl	4149c4 <ferror@plt+0x10a34>
  4378c8:	mov	w20, #0x0                   	// #0
  4378cc:	b	437898 <ferror@plt+0x33908>
  4378d0:	mov	w1, w20
  4378d4:	bl	40fc64 <ferror@plt+0xbcd4>
  4378d8:	b	437864 <ferror@plt+0x338d4>
  4378dc:	stp	x29, x30, [sp, #-16]!
  4378e0:	mov	x29, sp
  4378e4:	mov	x5, #0x0                   	// #0
  4378e8:	mov	x4, x3
  4378ec:	mov	x3, x2
  4378f0:	mov	w2, w1
  4378f4:	mov	w1, #0x0                   	// #0
  4378f8:	bl	43782c <ferror@plt+0x3389c>
  4378fc:	ldp	x29, x30, [sp], #16
  437900:	ret
  437904:	mov	x1, x0
  437908:	ldr	x0, [x0, #16]
  43790c:	cbz	x0, 437948 <ferror@plt+0x339b8>
  437910:	ldr	x2, [x1, #72]
  437914:	mov	w0, #0x0                   	// #0
  437918:	cbz	x2, 437928 <ferror@plt+0x33998>
  43791c:	ldr	x0, [x2, #8]
  437920:	cmp	x0, #0x0
  437924:	cset	w0, ne  // ne = any
  437928:	ldr	x2, [x1, #80]
  43792c:	cbz	x2, 437944 <ferror@plt+0x339b4>
  437930:	ldr	x3, [x2, #8]
  437934:	ldr	x2, [x1, #56]
  437938:	orr	w1, w0, #0x4
  43793c:	cmp	x3, x2
  437940:	csel	w0, w1, w0, cc  // cc = lo, ul, last
  437944:	ret
  437948:	ldr	x2, [x1, #64]
  43794c:	mov	w0, #0x0                   	// #0
  437950:	cbz	x2, 437928 <ferror@plt+0x33998>
  437954:	ldr	x0, [x2, #8]
  437958:	cmp	x0, #0x0
  43795c:	cset	w0, ne  // ne = any
  437960:	b	437928 <ferror@plt+0x33998>
  437964:	stp	x29, x30, [sp, #-16]!
  437968:	mov	x29, sp
  43796c:	cmp	w0, #0xb
  437970:	b.eq	4379ac <ferror@plt+0x33a1c>  // b.none
  437974:	mov	w1, w0
  437978:	cmp	w0, #0x16
  43797c:	b.eq	437a78 <ferror@plt+0x33ae8>  // b.none
  437980:	b.gt	4379f8 <ferror@plt+0x33a68>
  437984:	cmp	w0, #0x9
  437988:	b.eq	437a38 <ferror@plt+0x33aa8>  // b.none
  43798c:	b.le	4379d4 <ferror@plt+0x33a44>
  437990:	cmp	w0, #0xe
  437994:	b.eq	437a58 <ferror@plt+0x33ac8>  // b.none
  437998:	cmp	w0, #0x15
  43799c:	mov	w0, #0x8                   	// #8
  4379a0:	mov	w1, #0x3                   	// #3
  4379a4:	csel	w0, w0, w1, ne  // ne = any
  4379a8:	b	4379f0 <ferror@plt+0x33a60>
  4379ac:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4379b0:	add	x2, x2, #0x8b8
  4379b4:	adrp	x1, 47b000 <ferror@plt+0x77070>
  4379b8:	add	x1, x1, #0x300
  4379bc:	add	x1, x1, #0x48
  4379c0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4379c4:	add	x0, x0, #0xb60
  4379c8:	bl	4149c4 <ferror@plt+0x10a34>
  4379cc:	mov	w0, #0x8                   	// #8
  4379d0:	b	4379f0 <ferror@plt+0x33a60>
  4379d4:	mov	w0, #0x2                   	// #2
  4379d8:	cmp	w1, #0x5
  4379dc:	b.eq	4379f0 <ferror@plt+0x33a60>  // b.none
  4379e0:	cmp	w1, #0x6
  4379e4:	mov	w0, #0x8                   	// #8
  4379e8:	mov	w1, #0x5                   	// #5
  4379ec:	csel	w0, w0, w1, ne  // ne = any
  4379f0:	ldp	x29, x30, [sp], #16
  4379f4:	ret
  4379f8:	cmp	w0, #0x20
  4379fc:	b.eq	437a80 <ferror@plt+0x33af0>  // b.none
  437a00:	b.le	437a18 <ferror@plt+0x33a88>
  437a04:	cmp	w0, #0x4b
  437a08:	mov	w0, #0x8                   	// #8
  437a0c:	mov	w1, #0x6                   	// #6
  437a10:	csel	w0, w0, w1, ne  // ne = any
  437a14:	b	4379f0 <ferror@plt+0x33a60>
  437a18:	mov	w0, #0x0                   	// #0
  437a1c:	cmp	w1, #0x1b
  437a20:	b.eq	4379f0 <ferror@plt+0x33a60>  // b.none
  437a24:	cmp	w1, #0x1c
  437a28:	mov	w0, #0x8                   	// #8
  437a2c:	mov	w1, #0x4                   	// #4
  437a30:	csel	w0, w0, w1, ne  // ne = any
  437a34:	b	4379f0 <ferror@plt+0x33a60>
  437a38:	adrp	x2, 47a000 <ferror@plt+0x76070>
  437a3c:	add	x2, x2, #0x8c8
  437a40:	mov	w1, #0x10                  	// #16
  437a44:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437a48:	add	x0, x0, #0xb60
  437a4c:	bl	414944 <ferror@plt+0x109b4>
  437a50:	mov	w0, #0x8                   	// #8
  437a54:	b	4379f0 <ferror@plt+0x33a60>
  437a58:	adrp	x2, 47a000 <ferror@plt+0x76070>
  437a5c:	add	x2, x2, #0x8e8
  437a60:	mov	w1, #0x10                  	// #16
  437a64:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437a68:	add	x0, x0, #0xb60
  437a6c:	bl	414944 <ferror@plt+0x109b4>
  437a70:	mov	w0, #0x8                   	// #8
  437a74:	b	4379f0 <ferror@plt+0x33a60>
  437a78:	mov	w0, #0x1                   	// #1
  437a7c:	b	4379f0 <ferror@plt+0x33a60>
  437a80:	mov	w0, #0x7                   	// #7
  437a84:	b	4379f0 <ferror@plt+0x33a60>
  437a88:	cbz	x0, 437aa8 <ferror@plt+0x33b18>
  437a8c:	mov	x2, #0x400                 	// #1024
  437a90:	cbz	x1, 437aa0 <ferror@plt+0x33b10>
  437a94:	cmp	x1, #0xa
  437a98:	mov	x2, #0xa                   	// #10
  437a9c:	csel	x2, x1, x2, cs  // cs = hs, nlast
  437aa0:	str	x2, [x0, #56]
  437aa4:	ret
  437aa8:	stp	x29, x30, [sp, #-16]!
  437aac:	mov	x29, sp
  437ab0:	adrp	x2, 47a000 <ferror@plt+0x76070>
  437ab4:	add	x2, x2, #0x8a8
  437ab8:	adrp	x1, 47b000 <ferror@plt+0x77070>
  437abc:	add	x1, x1, #0x300
  437ac0:	add	x1, x1, #0x68
  437ac4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437ac8:	add	x0, x0, #0xb60
  437acc:	bl	4149c4 <ferror@plt+0x10a34>
  437ad0:	ldp	x29, x30, [sp], #16
  437ad4:	ret
  437ad8:	cbz	x0, 437ae4 <ferror@plt+0x33b54>
  437adc:	ldr	x0, [x0, #56]
  437ae0:	ret
  437ae4:	stp	x29, x30, [sp, #-16]!
  437ae8:	mov	x29, sp
  437aec:	adrp	x2, 47a000 <ferror@plt+0x76070>
  437af0:	add	x2, x2, #0x8a8
  437af4:	adrp	x1, 47b000 <ferror@plt+0x77070>
  437af8:	add	x1, x1, #0x300
  437afc:	add	x1, x1, #0x88
  437b00:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437b04:	add	x0, x0, #0xb60
  437b08:	bl	4149c4 <ferror@plt+0x10a34>
  437b0c:	mov	x0, #0x0                   	// #0
  437b10:	ldp	x29, x30, [sp], #16
  437b14:	ret
  437b18:	stp	x29, x30, [sp, #-48]!
  437b1c:	mov	x29, sp
  437b20:	cbz	x0, 437b7c <ferror@plt+0x33bec>
  437b24:	stp	x19, x20, [sp, #16]
  437b28:	str	x21, [sp, #32]
  437b2c:	mov	x21, x0
  437b30:	mov	x19, x1
  437b34:	mov	w20, w2
  437b38:	cmp	x1, #0x0
  437b3c:	ccmp	w2, #0x0, #0x0, ne  // ne = any
  437b40:	b.eq	437ba0 <ferror@plt+0x33c10>  // b.none
  437b44:	cbz	x1, 437bdc <ferror@plt+0x33c4c>
  437b48:	tbnz	w2, #31, 437bcc <ferror@plt+0x33c3c>
  437b4c:	ldr	x0, [x21, #40]
  437b50:	bl	413498 <ferror@plt+0xf508>
  437b54:	mov	w1, w20
  437b58:	mov	x0, x19
  437b5c:	bl	42014c <ferror@plt+0x1c1bc>
  437b60:	mov	x19, x0
  437b64:	str	x19, [x21, #40]
  437b68:	str	w20, [x21, #48]
  437b6c:	ldp	x19, x20, [sp, #16]
  437b70:	ldr	x21, [sp, #32]
  437b74:	ldp	x29, x30, [sp], #48
  437b78:	ret
  437b7c:	adrp	x2, 47a000 <ferror@plt+0x76070>
  437b80:	add	x2, x2, #0x8a8
  437b84:	adrp	x1, 47b000 <ferror@plt+0x77070>
  437b88:	add	x1, x1, #0x300
  437b8c:	add	x1, x1, #0xa8
  437b90:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437b94:	add	x0, x0, #0xb60
  437b98:	bl	4149c4 <ferror@plt+0x10a34>
  437b9c:	b	437b74 <ferror@plt+0x33be4>
  437ba0:	adrp	x2, 47a000 <ferror@plt+0x76070>
  437ba4:	add	x2, x2, #0x910
  437ba8:	adrp	x1, 47b000 <ferror@plt+0x77070>
  437bac:	add	x1, x1, #0x300
  437bb0:	add	x1, x1, #0xa8
  437bb4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437bb8:	add	x0, x0, #0xb60
  437bbc:	bl	4149c4 <ferror@plt+0x10a34>
  437bc0:	ldp	x19, x20, [sp, #16]
  437bc4:	ldr	x21, [sp, #32]
  437bc8:	b	437b74 <ferror@plt+0x33be4>
  437bcc:	mov	x0, x1
  437bd0:	bl	4034d0 <strlen@plt>
  437bd4:	mov	w20, w0
  437bd8:	b	437b4c <ferror@plt+0x33bbc>
  437bdc:	ldr	x0, [x0, #40]
  437be0:	bl	413498 <ferror@plt+0xf508>
  437be4:	mov	w20, #0x0                   	// #0
  437be8:	b	437b64 <ferror@plt+0x33bd4>
  437bec:	stp	x29, x30, [sp, #-32]!
  437bf0:	mov	x29, sp
  437bf4:	str	x19, [sp, #16]
  437bf8:	mov	x19, x0
  437bfc:	cbz	x0, 437c1c <ferror@plt+0x33c8c>
  437c00:	cbz	x1, 437c0c <ferror@plt+0x33c7c>
  437c04:	ldr	w0, [x0, #48]
  437c08:	str	w0, [x1]
  437c0c:	ldr	x0, [x19, #40]
  437c10:	ldr	x19, [sp, #16]
  437c14:	ldp	x29, x30, [sp], #32
  437c18:	ret
  437c1c:	adrp	x2, 47a000 <ferror@plt+0x76070>
  437c20:	add	x2, x2, #0x8a8
  437c24:	adrp	x1, 47b000 <ferror@plt+0x77070>
  437c28:	add	x1, x1, #0x300
  437c2c:	add	x1, x1, #0xc8
  437c30:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437c34:	add	x0, x0, #0xb60
  437c38:	bl	4149c4 <ferror@plt+0x10a34>
  437c3c:	mov	x0, x19
  437c40:	b	437c10 <ferror@plt+0x33c80>
  437c44:	stp	x29, x30, [sp, #-16]!
  437c48:	mov	x29, sp
  437c4c:	cbz	x0, 437c74 <ferror@plt+0x33ce4>
  437c50:	cbz	x2, 437c5c <ferror@plt+0x33ccc>
  437c54:	ldr	x3, [x2]
  437c58:	cbnz	x3, 437c9c <ferror@plt+0x33d0c>
  437c5c:	ldr	x3, [x0, #8]
  437c60:	ldr	x3, [x3, #48]
  437c64:	and	w1, w1, #0x3
  437c68:	blr	x3
  437c6c:	ldp	x29, x30, [sp], #16
  437c70:	ret
  437c74:	adrp	x2, 47a000 <ferror@plt+0x76070>
  437c78:	add	x2, x2, #0x8a8
  437c7c:	adrp	x1, 47b000 <ferror@plt+0x77070>
  437c80:	add	x1, x1, #0x300
  437c84:	add	x1, x1, #0xe8
  437c88:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437c8c:	add	x0, x0, #0xb60
  437c90:	bl	4149c4 <ferror@plt+0x10a34>
  437c94:	mov	w0, #0x0                   	// #0
  437c98:	b	437c6c <ferror@plt+0x33cdc>
  437c9c:	adrp	x2, 479000 <ferror@plt+0x75070>
  437ca0:	add	x2, x2, #0x730
  437ca4:	adrp	x1, 47b000 <ferror@plt+0x77070>
  437ca8:	add	x1, x1, #0x300
  437cac:	add	x1, x1, #0xe8
  437cb0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437cb4:	add	x0, x0, #0xb60
  437cb8:	bl	4149c4 <ferror@plt+0x10a34>
  437cbc:	mov	w0, #0x0                   	// #0
  437cc0:	b	437c6c <ferror@plt+0x33cdc>
  437cc4:	stp	x29, x30, [sp, #-32]!
  437cc8:	mov	x29, sp
  437ccc:	cbz	x0, 437d1c <ferror@plt+0x33d8c>
  437cd0:	str	x19, [sp, #16]
  437cd4:	mov	x19, x0
  437cd8:	ldr	x0, [x0, #8]
  437cdc:	ldr	x1, [x0, #56]
  437ce0:	mov	x0, x19
  437ce4:	blr	x1
  437ce8:	ldrb	w1, [x19, #94]
  437cec:	orr	w2, w0, #0x10
  437cf0:	tst	x1, #0x20
  437cf4:	csel	w0, w2, w0, ne  // ne = any
  437cf8:	orr	w2, w0, #0x4
  437cfc:	tst	x1, #0x8
  437d00:	csel	w0, w2, w0, ne  // ne = any
  437d04:	orr	w2, w0, #0x8
  437d08:	tst	x1, #0x10
  437d0c:	csel	w0, w2, w0, ne  // ne = any
  437d10:	ldr	x19, [sp, #16]
  437d14:	ldp	x29, x30, [sp], #32
  437d18:	ret
  437d1c:	adrp	x2, 47a000 <ferror@plt+0x76070>
  437d20:	add	x2, x2, #0x8a8
  437d24:	adrp	x1, 47b000 <ferror@plt+0x77070>
  437d28:	add	x1, x1, #0x300
  437d2c:	add	x1, x1, #0x100
  437d30:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437d34:	add	x0, x0, #0xb60
  437d38:	bl	4149c4 <ferror@plt+0x10a34>
  437d3c:	mov	w0, #0x0                   	// #0
  437d40:	b	437d14 <ferror@plt+0x33d84>
  437d44:	cbz	x0, 437d58 <ferror@plt+0x33dc8>
  437d48:	ldrb	w2, [x0, #94]
  437d4c:	bfi	w2, w1, #2, #1
  437d50:	strb	w2, [x0, #94]
  437d54:	ret
  437d58:	stp	x29, x30, [sp, #-16]!
  437d5c:	mov	x29, sp
  437d60:	adrp	x2, 47a000 <ferror@plt+0x76070>
  437d64:	add	x2, x2, #0x8a8
  437d68:	adrp	x1, 47b000 <ferror@plt+0x77070>
  437d6c:	add	x1, x1, #0x300
  437d70:	add	x1, x1, #0x118
  437d74:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437d78:	add	x0, x0, #0xb60
  437d7c:	bl	4149c4 <ferror@plt+0x10a34>
  437d80:	ldp	x29, x30, [sp], #16
  437d84:	ret
  437d88:	cbz	x0, 437d98 <ferror@plt+0x33e08>
  437d8c:	ldrb	w0, [x0, #94]
  437d90:	ubfx	x0, x0, #2, #1
  437d94:	ret
  437d98:	stp	x29, x30, [sp, #-16]!
  437d9c:	mov	x29, sp
  437da0:	adrp	x2, 47a000 <ferror@plt+0x76070>
  437da4:	add	x2, x2, #0x8a8
  437da8:	adrp	x1, 47b000 <ferror@plt+0x77070>
  437dac:	add	x1, x1, #0x300
  437db0:	add	x1, x1, #0x138
  437db4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437db8:	add	x0, x0, #0xb60
  437dbc:	bl	4149c4 <ferror@plt+0x10a34>
  437dc0:	mov	w0, #0x0                   	// #0
  437dc4:	ldp	x29, x30, [sp], #16
  437dc8:	ret
  437dcc:	stp	x29, x30, [sp, #-64]!
  437dd0:	mov	x29, sp
  437dd4:	stp	x19, x20, [sp, #16]
  437dd8:	stp	x21, x22, [sp, #32]
  437ddc:	mov	x19, x0
  437de0:	mov	x0, #0x1                   	// #1
  437de4:	str	x0, [sp, #56]
  437de8:	cbz	x19, 437e8c <ferror@plt+0x33efc>
  437dec:	mov	x22, x1
  437df0:	cbz	x1, 437dfc <ferror@plt+0x33e6c>
  437df4:	ldr	x0, [x1]
  437df8:	cbnz	x0, 437eb4 <ferror@plt+0x33f24>
  437dfc:	ldr	x0, [x19, #80]
  437e00:	cbz	x0, 437eec <ferror@plt+0x33f5c>
  437e04:	ldr	x0, [x0, #8]
  437e08:	mov	x20, #0x0                   	// #0
  437e0c:	cbz	x0, 437ef4 <ferror@plt+0x33f64>
  437e10:	ldr	x0, [x19, #80]
  437e14:	ldr	x2, [x0, #8]
  437e18:	ldr	x1, [x0]
  437e1c:	ldr	x0, [x19, #8]
  437e20:	ldr	x5, [x0, #8]
  437e24:	mov	x4, x22
  437e28:	add	x3, sp, #0x38
  437e2c:	sub	x2, x2, x20
  437e30:	add	x1, x1, x20
  437e34:	mov	x0, x19
  437e38:	blr	x5
  437e3c:	mov	w21, w0
  437e40:	ldr	x2, [sp, #56]
  437e44:	add	x20, x20, x2
  437e48:	ldr	x0, [x19, #80]
  437e4c:	ldr	x1, [x0, #8]
  437e50:	cmp	x1, x20
  437e54:	ccmp	w21, #0x1, #0x0, hi  // hi = pmore
  437e58:	b.ne	437edc <ferror@plt+0x33f4c>  // b.any
  437e5c:	cbnz	x2, 437e10 <ferror@plt+0x33e80>
  437e60:	adrp	x4, 47a000 <ferror@plt+0x76070>
  437e64:	add	x4, x4, #0x938
  437e68:	adrp	x3, 47b000 <ferror@plt+0x77070>
  437e6c:	add	x3, x3, #0x300
  437e70:	add	x3, x3, #0x170
  437e74:	mov	w2, #0x4b9                 	// #1209
  437e78:	adrp	x1, 47a000 <ferror@plt+0x76070>
  437e7c:	add	x1, x1, #0x948
  437e80:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437e84:	add	x0, x0, #0xb60
  437e88:	bl	4274b0 <ferror@plt+0x23520>
  437e8c:	adrp	x2, 47a000 <ferror@plt+0x76070>
  437e90:	add	x2, x2, #0x8a8
  437e94:	adrp	x1, 47b000 <ferror@plt+0x77070>
  437e98:	add	x1, x1, #0x300
  437e9c:	add	x1, x1, #0x158
  437ea0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437ea4:	add	x0, x0, #0xb60
  437ea8:	bl	4149c4 <ferror@plt+0x10a34>
  437eac:	mov	w21, #0x0                   	// #0
  437eb0:	b	437ef8 <ferror@plt+0x33f68>
  437eb4:	adrp	x2, 479000 <ferror@plt+0x75070>
  437eb8:	add	x2, x2, #0x730
  437ebc:	adrp	x1, 47b000 <ferror@plt+0x77070>
  437ec0:	add	x1, x1, #0x300
  437ec4:	add	x1, x1, #0x158
  437ec8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437ecc:	add	x0, x0, #0xb60
  437ed0:	bl	4149c4 <ferror@plt+0x10a34>
  437ed4:	mov	w21, #0x0                   	// #0
  437ed8:	b	437ef8 <ferror@plt+0x33f68>
  437edc:	mov	x2, x20
  437ee0:	mov	x1, #0x0                   	// #0
  437ee4:	bl	423598 <ferror@plt+0x1f608>
  437ee8:	b	437ef8 <ferror@plt+0x33f68>
  437eec:	mov	w21, #0x1                   	// #1
  437ef0:	b	437ef8 <ferror@plt+0x33f68>
  437ef4:	mov	w21, #0x1                   	// #1
  437ef8:	mov	w0, w21
  437efc:	ldp	x19, x20, [sp, #16]
  437f00:	ldp	x21, x22, [sp, #32]
  437f04:	ldp	x29, x30, [sp], #64
  437f08:	ret
  437f0c:	stp	x29, x30, [sp, #-48]!
  437f10:	mov	x29, sp
  437f14:	str	xzr, [sp, #40]
  437f18:	cbz	x0, 437f84 <ferror@plt+0x33ff4>
  437f1c:	str	x19, [sp, #16]
  437f20:	mov	x19, x0
  437f24:	ldr	x0, [x0, #80]
  437f28:	cbz	x0, 438028 <ferror@plt+0x34098>
  437f2c:	ldr	x1, [x0, #8]
  437f30:	cbnz	x1, 437fa8 <ferror@plt+0x34018>
  437f34:	ldr	x2, [x19, #64]
  437f38:	cbz	x2, 437f50 <ferror@plt+0x33fc0>
  437f3c:	mov	x1, #0x0                   	// #0
  437f40:	mov	x0, x2
  437f44:	bl	422610 <ferror@plt+0x1e680>
  437f48:	ldr	x0, [x19, #80]
  437f4c:	cbz	x0, 437f58 <ferror@plt+0x33fc8>
  437f50:	mov	x1, #0x0                   	// #0
  437f54:	bl	422610 <ferror@plt+0x1e680>
  437f58:	ldr	x0, [x19, #16]
  437f5c:	cbz	x0, 438034 <ferror@plt+0x340a4>
  437f60:	ldr	x0, [x19, #72]
  437f64:	cbz	x0, 437f70 <ferror@plt+0x33fe0>
  437f68:	mov	x1, #0x0                   	// #0
  437f6c:	bl	422610 <ferror@plt+0x1e680>
  437f70:	ldrb	w0, [x19, #88]
  437f74:	cbnz	w0, 438004 <ferror@plt+0x34074>
  437f78:	ldr	x19, [sp, #16]
  437f7c:	ldp	x29, x30, [sp], #48
  437f80:	ret
  437f84:	adrp	x2, 47a000 <ferror@plt+0x76070>
  437f88:	add	x2, x2, #0x8a8
  437f8c:	adrp	x1, 47b000 <ferror@plt+0x77070>
  437f90:	add	x1, x1, #0x300
  437f94:	add	x1, x1, #0x188
  437f98:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437f9c:	add	x0, x0, #0xb60
  437fa0:	bl	4149c4 <ferror@plt+0x10a34>
  437fa4:	b	437f7c <ferror@plt+0x33fec>
  437fa8:	mov	x0, x19
  437fac:	bl	437cc4 <ferror@plt+0x33d34>
  437fb0:	mov	x2, #0x0                   	// #0
  437fb4:	and	w1, w0, #0xfffffffd
  437fb8:	mov	x0, x19
  437fbc:	bl	437c44 <ferror@plt+0x33cb4>
  437fc0:	add	x1, sp, #0x28
  437fc4:	mov	x0, x19
  437fc8:	bl	437dcc <ferror@plt+0x33e3c>
  437fcc:	ldr	x0, [sp, #40]
  437fd0:	cbz	x0, 437ff8 <ferror@plt+0x34068>
  437fd4:	ldr	x3, [x0, #8]
  437fd8:	adrp	x2, 47a000 <ferror@plt+0x76070>
  437fdc:	add	x2, x2, #0x958
  437fe0:	mov	w1, #0x10                  	// #16
  437fe4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437fe8:	add	x0, x0, #0xb60
  437fec:	bl	414944 <ferror@plt+0x109b4>
  437ff0:	ldr	x0, [sp, #40]
  437ff4:	bl	40961c <ferror@plt+0x568c>
  437ff8:	ldr	x2, [x19, #64]
  437ffc:	cbnz	x2, 437f3c <ferror@plt+0x33fac>
  438000:	b	437f48 <ferror@plt+0x33fb8>
  438004:	adrp	x2, 47a000 <ferror@plt+0x76070>
  438008:	add	x2, x2, #0x978
  43800c:	mov	w1, #0x10                  	// #16
  438010:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438014:	add	x0, x0, #0xb60
  438018:	bl	414944 <ferror@plt+0x109b4>
  43801c:	strb	wzr, [x19, #88]
  438020:	ldr	x19, [sp, #16]
  438024:	b	437f7c <ferror@plt+0x33fec>
  438028:	ldr	x2, [x19, #64]
  43802c:	cbnz	x2, 437f3c <ferror@plt+0x33fac>
  438030:	b	437f58 <ferror@plt+0x33fc8>
  438034:	ldr	x19, [sp, #16]
  438038:	b	437f7c <ferror@plt+0x33fec>
  43803c:	stp	x29, x30, [sp, #-48]!
  438040:	mov	x29, sp
  438044:	str	xzr, [sp, #40]
  438048:	cbz	x0, 4380b0 <ferror@plt+0x34120>
  43804c:	str	x19, [sp, #16]
  438050:	mov	x19, x0
  438054:	bl	437f0c <ferror@plt+0x33f7c>
  438058:	ldr	x0, [x19, #8]
  43805c:	ldr	x2, [x0, #24]
  438060:	add	x1, sp, #0x28
  438064:	mov	x0, x19
  438068:	blr	x2
  43806c:	ldr	x0, [sp, #40]
  438070:	cbz	x0, 438098 <ferror@plt+0x34108>
  438074:	ldr	x3, [x0, #8]
  438078:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43807c:	add	x2, x2, #0x9b0
  438080:	mov	w1, #0x10                  	// #16
  438084:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438088:	add	x0, x0, #0xb60
  43808c:	bl	414944 <ferror@plt+0x109b4>
  438090:	ldr	x0, [sp, #40]
  438094:	bl	40961c <ferror@plt+0x568c>
  438098:	ldrb	w0, [x19, #94]
  43809c:	and	w0, w0, #0xffffffc3
  4380a0:	strb	w0, [x19, #94]
  4380a4:	ldr	x19, [sp, #16]
  4380a8:	ldp	x29, x30, [sp], #48
  4380ac:	ret
  4380b0:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4380b4:	add	x2, x2, #0x8a8
  4380b8:	adrp	x1, 47b000 <ferror@plt+0x77070>
  4380bc:	add	x1, x1, #0x300
  4380c0:	add	x1, x1, #0x1a0
  4380c4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4380c8:	add	x0, x0, #0xb60
  4380cc:	bl	4149c4 <ferror@plt+0x10a34>
  4380d0:	b	4380a8 <ferror@plt+0x34118>
  4380d4:	stp	x29, x30, [sp, #-64]!
  4380d8:	mov	x29, sp
  4380dc:	stp	x21, x22, [sp, #32]
  4380e0:	str	xzr, [sp, #56]
  4380e4:	cbz	x0, 438180 <ferror@plt+0x341f0>
  4380e8:	stp	x19, x20, [sp, #16]
  4380ec:	mov	x19, x0
  4380f0:	mov	w22, w1
  4380f4:	mov	x20, x2
  4380f8:	cbz	x2, 438104 <ferror@plt+0x34174>
  4380fc:	ldr	x0, [x2]
  438100:	cbnz	x0, 4381a8 <ferror@plt+0x34218>
  438104:	ldr	x0, [x19, #80]
  438108:	mov	w21, #0x1                   	// #1
  43810c:	cbz	x0, 438128 <ferror@plt+0x34198>
  438110:	ldr	x0, [x0, #8]
  438114:	cbz	x0, 438128 <ferror@plt+0x34198>
  438118:	cbnz	w22, 4381d4 <ferror@plt+0x34244>
  43811c:	mov	x1, #0x0                   	// #0
  438120:	ldr	x0, [x19, #80]
  438124:	bl	422610 <ferror@plt+0x1e680>
  438128:	ldrb	w0, [x19, #88]
  43812c:	cbz	w0, 438138 <ferror@plt+0x341a8>
  438130:	cbnz	w22, 438200 <ferror@plt+0x34270>
  438134:	strb	wzr, [x19, #88]
  438138:	ldr	x0, [x19, #8]
  43813c:	ldr	x2, [x0, #24]
  438140:	mov	x1, x20
  438144:	mov	x0, x19
  438148:	blr	x2
  43814c:	mov	w22, w0
  438150:	ldrb	w0, [x19, #94]
  438154:	and	w0, w0, #0xffffffc3
  438158:	strb	w0, [x19, #94]
  43815c:	cmp	w22, #0x1
  438160:	b.ne	43821c <ferror@plt+0x3428c>  // b.any
  438164:	cmp	w21, #0x1
  438168:	b.ne	438230 <ferror@plt+0x342a0>  // b.any
  43816c:	ldp	x19, x20, [sp, #16]
  438170:	mov	w0, w21
  438174:	ldp	x21, x22, [sp, #32]
  438178:	ldp	x29, x30, [sp], #64
  43817c:	ret
  438180:	adrp	x2, 47a000 <ferror@plt+0x76070>
  438184:	add	x2, x2, #0x8a8
  438188:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43818c:	add	x1, x1, #0x300
  438190:	add	x1, x1, #0x1b8
  438194:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438198:	add	x0, x0, #0xb60
  43819c:	bl	4149c4 <ferror@plt+0x10a34>
  4381a0:	mov	w21, #0x0                   	// #0
  4381a4:	b	438170 <ferror@plt+0x341e0>
  4381a8:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4381ac:	add	x2, x2, #0xf18
  4381b0:	adrp	x1, 47b000 <ferror@plt+0x77070>
  4381b4:	add	x1, x1, #0x300
  4381b8:	add	x1, x1, #0x1b8
  4381bc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4381c0:	add	x0, x0, #0xb60
  4381c4:	bl	4149c4 <ferror@plt+0x10a34>
  4381c8:	mov	w21, #0x0                   	// #0
  4381cc:	ldp	x19, x20, [sp, #16]
  4381d0:	b	438170 <ferror@plt+0x341e0>
  4381d4:	mov	x0, x19
  4381d8:	bl	437cc4 <ferror@plt+0x33d34>
  4381dc:	mov	x2, #0x0                   	// #0
  4381e0:	and	w1, w0, #0xfffffffd
  4381e4:	mov	x0, x19
  4381e8:	bl	437c44 <ferror@plt+0x33cb4>
  4381ec:	add	x1, sp, #0x38
  4381f0:	mov	x0, x19
  4381f4:	bl	437dcc <ferror@plt+0x33e3c>
  4381f8:	mov	w21, w0
  4381fc:	b	43811c <ferror@plt+0x3418c>
  438200:	adrp	x2, 47a000 <ferror@plt+0x76070>
  438204:	add	x2, x2, #0x978
  438208:	mov	w1, #0x10                  	// #16
  43820c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438210:	add	x0, x0, #0xb60
  438214:	bl	414944 <ferror@plt+0x109b4>
  438218:	b	438134 <ferror@plt+0x341a4>
  43821c:	add	x0, sp, #0x38
  438220:	bl	409914 <ferror@plt+0x5984>
  438224:	mov	w21, w22
  438228:	ldp	x19, x20, [sp, #16]
  43822c:	b	438170 <ferror@plt+0x341e0>
  438230:	ldr	x1, [sp, #56]
  438234:	mov	x0, x20
  438238:	bl	4098a0 <ferror@plt+0x5910>
  43823c:	ldp	x19, x20, [sp, #16]
  438240:	b	438170 <ferror@plt+0x341e0>
  438244:	stp	x29, x30, [sp, #-32]!
  438248:	mov	x29, sp
  43824c:	str	x19, [sp, #16]
  438250:	mov	x19, x0
  438254:	cbz	x0, 438280 <ferror@plt+0x342f0>
  438258:	ldxr	w0, [x19]
  43825c:	sub	w1, w0, #0x1
  438260:	stlxr	w2, w1, [x19]
  438264:	cbnz	w2, 438258 <ferror@plt+0x342c8>
  438268:	dmb	ish
  43826c:	cmp	w0, #0x1
  438270:	b.eq	4382a4 <ferror@plt+0x34314>  // b.none
  438274:	ldr	x19, [sp, #16]
  438278:	ldp	x29, x30, [sp], #32
  43827c:	ret
  438280:	adrp	x2, 47a000 <ferror@plt+0x76070>
  438284:	add	x2, x2, #0x8a8
  438288:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43828c:	add	x1, x1, #0x300
  438290:	add	x1, x1, #0x1d0
  438294:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438298:	add	x0, x0, #0xb60
  43829c:	bl	4149c4 <ferror@plt+0x10a34>
  4382a0:	b	438274 <ferror@plt+0x342e4>
  4382a4:	ldrb	w0, [x19, #94]
  4382a8:	tbz	w0, #2, 438330 <ferror@plt+0x343a0>
  4382ac:	mov	x2, #0x0                   	// #0
  4382b0:	mov	w1, #0x1                   	// #1
  4382b4:	mov	x0, x19
  4382b8:	bl	4380d4 <ferror@plt+0x34144>
  4382bc:	ldr	x0, [x19, #16]
  4382c0:	bl	413498 <ferror@plt+0xf508>
  4382c4:	ldr	x0, [x19, #24]
  4382c8:	cmn	x0, #0x1
  4382cc:	b.eq	4382d4 <ferror@plt+0x34344>  // b.none
  4382d0:	bl	43643c <ferror@plt+0x324ac>
  4382d4:	ldr	x0, [x19, #32]
  4382d8:	cmn	x0, #0x1
  4382dc:	b.eq	4382e4 <ferror@plt+0x34354>  // b.none
  4382e0:	bl	43643c <ferror@plt+0x324ac>
  4382e4:	ldr	x0, [x19, #40]
  4382e8:	bl	413498 <ferror@plt+0xf508>
  4382ec:	ldr	x0, [x19, #64]
  4382f0:	cbz	x0, 4382fc <ferror@plt+0x3436c>
  4382f4:	mov	w1, #0x1                   	// #1
  4382f8:	bl	4224b4 <ferror@plt+0x1e524>
  4382fc:	ldr	x0, [x19, #80]
  438300:	cbz	x0, 43830c <ferror@plt+0x3437c>
  438304:	mov	w1, #0x1                   	// #1
  438308:	bl	4224b4 <ferror@plt+0x1e524>
  43830c:	ldr	x0, [x19, #72]
  438310:	cbz	x0, 43831c <ferror@plt+0x3438c>
  438314:	mov	w1, #0x1                   	// #1
  438318:	bl	4224b4 <ferror@plt+0x1e524>
  43831c:	ldr	x0, [x19, #8]
  438320:	ldr	x1, [x0, #40]
  438324:	mov	x0, x19
  438328:	blr	x1
  43832c:	b	438274 <ferror@plt+0x342e4>
  438330:	mov	x0, x19
  438334:	bl	437f0c <ferror@plt+0x33f7c>
  438338:	b	4382bc <ferror@plt+0x3432c>
  43833c:	stp	x29, x30, [sp, #-64]!
  438340:	mov	x29, sp
  438344:	stp	x21, x22, [sp, #32]
  438348:	cbz	x0, 4383cc <ferror@plt+0x3443c>
  43834c:	stp	x19, x20, [sp, #16]
  438350:	str	x23, [sp, #48]
  438354:	mov	x19, x0
  438358:	mov	x23, x1
  43835c:	mov	w22, w2
  438360:	mov	x20, x3
  438364:	cbz	x3, 438370 <ferror@plt+0x343e0>
  438368:	ldr	x0, [x3]
  43836c:	cbnz	x0, 4383f4 <ferror@plt+0x34464>
  438370:	ldrb	w0, [x19, #94]
  438374:	tbz	w0, #5, 438424 <ferror@plt+0x34494>
  438378:	cbz	w22, 438454 <ferror@plt+0x344c4>
  43837c:	sub	w1, w22, #0x1
  438380:	cmp	w1, #0x1
  438384:	b.hi	438524 <ferror@plt+0x34594>  // b.pmore
  438388:	tbnz	w0, #0, 4384d4 <ferror@plt+0x34544>
  43838c:	ldr	x0, [x19, #8]
  438390:	ldr	x4, [x0, #16]
  438394:	mov	x3, x20
  438398:	mov	w2, w22
  43839c:	mov	x1, x23
  4383a0:	mov	x0, x19
  4383a4:	blr	x4
  4383a8:	mov	w21, w0
  4383ac:	cmp	w0, #0x1
  4383b0:	b.eq	43854c <ferror@plt+0x345bc>  // b.none
  4383b4:	ldp	x19, x20, [sp, #16]
  4383b8:	ldr	x23, [sp, #48]
  4383bc:	mov	w0, w21
  4383c0:	ldp	x21, x22, [sp, #32]
  4383c4:	ldp	x29, x30, [sp], #64
  4383c8:	ret
  4383cc:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4383d0:	add	x2, x2, #0x8a8
  4383d4:	adrp	x1, 47b000 <ferror@plt+0x77070>
  4383d8:	add	x1, x1, #0x300
  4383dc:	add	x1, x1, #0x1e8
  4383e0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4383e4:	add	x0, x0, #0xb60
  4383e8:	bl	4149c4 <ferror@plt+0x10a34>
  4383ec:	mov	w21, #0x0                   	// #0
  4383f0:	b	4383bc <ferror@plt+0x3442c>
  4383f4:	adrp	x2, 479000 <ferror@plt+0x75070>
  4383f8:	add	x2, x2, #0x730
  4383fc:	adrp	x1, 47b000 <ferror@plt+0x77070>
  438400:	add	x1, x1, #0x300
  438404:	add	x1, x1, #0x1e8
  438408:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43840c:	add	x0, x0, #0xb60
  438410:	bl	4149c4 <ferror@plt+0x10a34>
  438414:	mov	w21, #0x0                   	// #0
  438418:	ldp	x19, x20, [sp, #16]
  43841c:	ldr	x23, [sp, #48]
  438420:	b	4383bc <ferror@plt+0x3442c>
  438424:	adrp	x2, 47a000 <ferror@plt+0x76070>
  438428:	add	x2, x2, #0x9d0
  43842c:	adrp	x1, 47b000 <ferror@plt+0x77070>
  438430:	add	x1, x1, #0x300
  438434:	add	x1, x1, #0x1e8
  438438:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43843c:	add	x0, x0, #0xb60
  438440:	bl	4149c4 <ferror@plt+0x10a34>
  438444:	mov	w21, #0x0                   	// #0
  438448:	ldp	x19, x20, [sp, #16]
  43844c:	ldr	x23, [sp, #48]
  438450:	b	4383bc <ferror@plt+0x3442c>
  438454:	tbz	w0, #0, 43838c <ferror@plt+0x343fc>
  438458:	and	w1, w0, #0x2
  43845c:	tbz	w0, #1, 4384a8 <ferror@plt+0x34518>
  438460:	ldr	x0, [x19, #72]
  438464:	cbz	x0, 43862c <ferror@plt+0x3469c>
  438468:	ldr	x0, [x0, #8]
  43846c:	cbnz	x0, 438480 <ferror@plt+0x344f0>
  438470:	ldr	x0, [x19, #64]
  438474:	cbnz	x0, 4384b0 <ferror@plt+0x34520>
  438478:	ldr	x0, [x19, #72]
  43847c:	b	4384c0 <ferror@plt+0x34530>
  438480:	adrp	x2, 47a000 <ferror@plt+0x76070>
  438484:	add	x2, x2, #0x9e8
  438488:	mov	w1, #0x10                  	// #16
  43848c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438490:	add	x0, x0, #0xb60
  438494:	bl	414944 <ferror@plt+0x109b4>
  438498:	mov	w21, w22
  43849c:	ldp	x19, x20, [sp, #16]
  4384a0:	ldr	x23, [sp, #48]
  4384a4:	b	4383bc <ferror@plt+0x3442c>
  4384a8:	ldr	x0, [x19, #64]
  4384ac:	cbz	x0, 4384b8 <ferror@plt+0x34528>
  4384b0:	ldr	x0, [x0, #8]
  4384b4:	sub	x23, x23, x0
  4384b8:	ldr	x0, [x19, #72]
  4384bc:	cbz	x0, 4384d4 <ferror@plt+0x34544>
  4384c0:	ldr	x0, [x0, #8]
  4384c4:	cmp	w1, #0x0
  4384c8:	sub	x23, x23, x0
  4384cc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4384d0:	b.ne	4384f8 <ferror@plt+0x34568>  // b.any
  4384d4:	mov	x1, x20
  4384d8:	mov	x0, x19
  4384dc:	bl	437dcc <ferror@plt+0x33e3c>
  4384e0:	mov	w21, w0
  4384e4:	cmp	w0, #0x1
  4384e8:	b.eq	43838c <ferror@plt+0x343fc>  // b.none
  4384ec:	ldp	x19, x20, [sp, #16]
  4384f0:	ldr	x23, [sp, #48]
  4384f4:	b	4383bc <ferror@plt+0x3442c>
  4384f8:	adrp	x4, 47a000 <ferror@plt+0x76070>
  4384fc:	add	x4, x4, #0xa28
  438500:	adrp	x3, 47b000 <ferror@plt+0x77070>
  438504:	add	x3, x3, #0x300
  438508:	add	x3, x3, #0x208
  43850c:	mov	w2, #0x468                 	// #1128
  438510:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438514:	add	x1, x1, #0x948
  438518:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43851c:	add	x0, x0, #0xb60
  438520:	bl	4274b0 <ferror@plt+0x23520>
  438524:	adrp	x2, 47a000 <ferror@plt+0x76070>
  438528:	add	x2, x2, #0xa68
  43852c:	mov	w1, #0x10                  	// #16
  438530:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438534:	add	x0, x0, #0xb60
  438538:	bl	414944 <ferror@plt+0x109b4>
  43853c:	mov	w21, #0x0                   	// #0
  438540:	ldp	x19, x20, [sp, #16]
  438544:	ldr	x23, [sp, #48]
  438548:	b	4383bc <ferror@plt+0x3442c>
  43854c:	ldrb	w0, [x19, #94]
  438550:	tbz	w0, #0, 438638 <ferror@plt+0x346a8>
  438554:	ldr	x0, [x19, #64]
  438558:	cbz	x0, 438564 <ferror@plt+0x345d4>
  43855c:	mov	x1, #0x0                   	// #0
  438560:	bl	422610 <ferror@plt+0x1e680>
  438564:	ldr	x0, [x19, #24]
  438568:	cmn	x0, #0x1
  43856c:	b.eq	438584 <ferror@plt+0x345f4>  // b.none
  438570:	mov	x4, #0x0                   	// #0
  438574:	mov	x3, #0x0                   	// #0
  438578:	mov	x2, #0x0                   	// #0
  43857c:	mov	x1, #0x0                   	// #0
  438580:	bl	436428 <ferror@plt+0x32498>
  438584:	ldr	x0, [x19, #32]
  438588:	cmn	x0, #0x1
  43858c:	b.eq	4385a4 <ferror@plt+0x34614>  // b.none
  438590:	mov	x4, #0x0                   	// #0
  438594:	mov	x3, #0x0                   	// #0
  438598:	mov	x2, #0x0                   	// #0
  43859c:	mov	x1, #0x0                   	// #0
  4385a0:	bl	436428 <ferror@plt+0x32498>
  4385a4:	ldr	x0, [x19, #72]
  4385a8:	cbz	x0, 4385c4 <ferror@plt+0x34634>
  4385ac:	ldr	x1, [x0, #8]
  4385b0:	cbz	x1, 4385bc <ferror@plt+0x3462c>
  4385b4:	ldrb	w1, [x19, #94]
  4385b8:	tbnz	w1, #1, 4385d8 <ferror@plt+0x34648>
  4385bc:	mov	x1, #0x0                   	// #0
  4385c0:	bl	422610 <ferror@plt+0x1e680>
  4385c4:	ldrb	w0, [x19, #88]
  4385c8:	cbnz	w0, 438604 <ferror@plt+0x34674>
  4385cc:	ldp	x19, x20, [sp, #16]
  4385d0:	ldr	x23, [sp, #48]
  4385d4:	b	4383bc <ferror@plt+0x3442c>
  4385d8:	adrp	x4, 47a000 <ferror@plt+0x76070>
  4385dc:	add	x4, x4, #0xa28
  4385e0:	adrp	x3, 47b000 <ferror@plt+0x77070>
  4385e4:	add	x3, x3, #0x300
  4385e8:	add	x3, x3, #0x208
  4385ec:	mov	w2, #0x491                 	// #1169
  4385f0:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4385f4:	add	x1, x1, #0x948
  4385f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4385fc:	add	x0, x0, #0xb60
  438600:	bl	4274b0 <ferror@plt+0x23520>
  438604:	adrp	x2, 47a000 <ferror@plt+0x76070>
  438608:	add	x2, x2, #0x978
  43860c:	mov	w1, #0x10                  	// #16
  438610:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438614:	add	x0, x0, #0xb60
  438618:	bl	414944 <ferror@plt+0x109b4>
  43861c:	strb	wzr, [x19, #88]
  438620:	ldp	x19, x20, [sp, #16]
  438624:	ldr	x23, [sp, #48]
  438628:	b	4383bc <ferror@plt+0x3442c>
  43862c:	ldr	x0, [x19, #64]
  438630:	cbnz	x0, 4384b0 <ferror@plt+0x34520>
  438634:	b	4384d4 <ferror@plt+0x34544>
  438638:	ldp	x19, x20, [sp, #16]
  43863c:	ldr	x23, [sp, #48]
  438640:	b	4383bc <ferror@plt+0x3442c>
  438644:	stp	x29, x30, [sp, #-128]!
  438648:	mov	x29, sp
  43864c:	stp	x19, x20, [sp, #16]
  438650:	stp	x21, x22, [sp, #32]
  438654:	mov	x19, x0
  438658:	mov	x22, x1
  43865c:	ldrb	w0, [x0, #94]
  438660:	tbz	w0, #5, 43867c <ferror@plt+0x346ec>
  438664:	ldr	x0, [x19, #80]
  438668:	cbz	x0, 438674 <ferror@plt+0x346e4>
  43866c:	ldr	x0, [x0, #8]
  438670:	cbnz	x0, 438700 <ferror@plt+0x34770>
  438674:	ldrb	w0, [x19, #88]
  438678:	cbnz	w0, 438720 <ferror@plt+0x34790>
  43867c:	ldr	x0, [x19, #64]
  438680:	cbz	x0, 438740 <ferror@plt+0x347b0>
  438684:	ldr	x0, [x19, #64]
  438688:	ldr	x20, [x0, #8]
  43868c:	ldr	x1, [x19, #56]
  438690:	add	x1, x20, x1
  438694:	bl	422670 <ferror@plt+0x1e6e0>
  438698:	ldr	x0, [x19, #64]
  43869c:	ldr	x1, [x0]
  4386a0:	ldr	x0, [x19, #8]
  4386a4:	ldr	x5, [x0]
  4386a8:	mov	x4, x22
  4386ac:	add	x3, sp, #0x78
  4386b0:	ldr	x2, [x19, #56]
  4386b4:	add	x1, x1, x20
  4386b8:	mov	x0, x19
  4386bc:	blr	x5
  4386c0:	mov	w21, w0
  4386c4:	cmp	w0, #0x1
  4386c8:	b.eq	438bec <ferror@plt+0x34c5c>  // b.none
  4386cc:	ldr	x0, [sp, #120]
  4386d0:	cbnz	x0, 438750 <ferror@plt+0x347c0>
  4386d4:	mov	x1, x20
  4386d8:	ldr	x0, [x19, #64]
  4386dc:	bl	422610 <ferror@plt+0x1e680>
  4386e0:	cmp	w21, #0x2
  4386e4:	b.ne	438b7c <ferror@plt+0x34bec>  // b.any
  4386e8:	ldr	x0, [x19, #64]
  4386ec:	ldr	x0, [x0, #8]
  4386f0:	cbz	x0, 438b7c <ferror@plt+0x34bec>
  4386f4:	stp	x23, x24, [sp, #48]
  4386f8:	stp	x25, x26, [sp, #64]
  4386fc:	b	438c10 <ferror@plt+0x34c80>
  438700:	mov	x0, x19
  438704:	bl	437dcc <ferror@plt+0x33e3c>
  438708:	mov	w21, w0
  43870c:	cmp	w0, #0x1
  438710:	b.ne	438b7c <ferror@plt+0x34bec>  // b.any
  438714:	ldrb	w0, [x19, #94]
  438718:	tbnz	w0, #5, 438674 <ferror@plt+0x346e4>
  43871c:	b	43867c <ferror@plt+0x346ec>
  438720:	adrp	x2, 47a000 <ferror@plt+0x76070>
  438724:	add	x2, x2, #0x978
  438728:	mov	w1, #0x10                  	// #16
  43872c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438730:	add	x0, x0, #0xb60
  438734:	bl	414944 <ferror@plt+0x109b4>
  438738:	strb	wzr, [x19, #88]
  43873c:	b	43867c <ferror@plt+0x346ec>
  438740:	ldr	x0, [x19, #56]
  438744:	bl	422464 <ferror@plt+0x1e4d4>
  438748:	str	x0, [x19, #64]
  43874c:	b	438684 <ferror@plt+0x346f4>
  438750:	stp	x23, x24, [sp, #48]
  438754:	stp	x25, x26, [sp, #64]
  438758:	adrp	x4, 47a000 <ferror@plt+0x76070>
  43875c:	add	x4, x4, #0xa98
  438760:	adrp	x3, 47b000 <ferror@plt+0x77070>
  438764:	add	x3, x3, #0x300
  438768:	add	x3, x3, #0x228
  43876c:	mov	w2, #0x5e5                 	// #1509
  438770:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438774:	add	x1, x1, #0x948
  438778:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43877c:	add	x0, x0, #0xb60
  438780:	bl	4274b0 <ferror@plt+0x23520>
  438784:	adrp	x4, 47a000 <ferror@plt+0x76070>
  438788:	add	x4, x4, #0xad0
  43878c:	adrp	x3, 47b000 <ferror@plt+0x77070>
  438790:	add	x3, x3, #0x300
  438794:	add	x3, x3, #0x228
  438798:	mov	w2, #0x5ed                 	// #1517
  43879c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4387a0:	add	x1, x1, #0x948
  4387a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4387a8:	add	x0, x0, #0xb60
  4387ac:	bl	4274b0 <ferror@plt+0x23520>
  4387b0:	ldr	x0, [x19, #16]
  4387b4:	cbz	x0, 438bd8 <ferror@plt+0x34c48>
  4387b8:	ldr	x0, [x19, #56]
  4387bc:	bl	422464 <ferror@plt+0x1e4d4>
  4387c0:	str	x0, [x19, #72]
  4387c4:	ldrb	w1, [x19, #94]
  4387c8:	tbz	w1, #1, 438abc <ferror@plt+0x34b2c>
  4387cc:	mov	x24, #0x0                   	// #0
  4387d0:	cbz	x0, 43892c <ferror@plt+0x3499c>
  4387d4:	mov	x20, #0x6                   	// #6
  4387d8:	ldr	x5, [x19, #64]
  4387dc:	ldr	x3, [x5, #8]
  4387e0:	str	x3, [sp, #88]
  4387e4:	ldr	x0, [x19, #72]
  4387e8:	ldr	x4, [x0, #8]
  4387ec:	ldr	x2, [x0, #16]
  4387f0:	sub	x2, x2, #0x1
  4387f4:	sub	x2, x2, x4
  4387f8:	cmp	x3, #0x6
  4387fc:	csel	x3, x3, x20, cs  // cs = hs, nlast
  438800:	cmp	x2, x3
  438804:	csel	x1, x2, x3, cs  // cs = hs, nlast
  438808:	str	x1, [sp, #96]
  43880c:	ldr	x2, [x5]
  438810:	str	x2, [sp, #104]
  438814:	add	x1, x4, x1
  438818:	bl	422670 <ferror@plt+0x1e6e0>
  43881c:	ldr	x2, [x19, #72]
  438820:	ldr	x0, [x2, #8]
  438824:	ldr	x1, [sp, #96]
  438828:	sub	x1, x0, x1
  43882c:	ldr	x0, [x2]
  438830:	add	x0, x0, x1
  438834:	str	x0, [sp, #112]
  438838:	add	x4, sp, #0x60
  43883c:	add	x3, sp, #0x70
  438840:	add	x2, sp, #0x58
  438844:	add	x1, sp, #0x68
  438848:	ldr	x0, [x19, #24]
  43884c:	bl	436428 <ferror@plt+0x32498>
  438850:	mov	x23, x0
  438854:	bl	403e80 <__errno_location@plt>
  438858:	mov	x4, x0
  43885c:	ldr	x2, [sp, #88]
  438860:	ldr	x0, [x19, #64]
  438864:	ldr	x5, [x0, #8]
  438868:	ldr	x3, [sp, #104]
  43886c:	add	x3, x3, x2
  438870:	ldr	x1, [x0]
  438874:	add	x1, x1, x5
  438878:	cmp	x3, x1
  43887c:	b.ne	438958 <ferror@plt+0x349c8>  // b.any
  438880:	ldr	x6, [x19, #72]
  438884:	ldr	x3, [sp, #112]
  438888:	ldr	x1, [sp, #96]
  43888c:	add	x3, x3, x1
  438890:	ldr	x1, [x6]
  438894:	ldr	x6, [x6, #8]
  438898:	add	x1, x1, x6
  43889c:	cmp	x3, x1
  4388a0:	b.ne	438984 <ferror@plt+0x349f4>  // b.any
  4388a4:	ldr	w25, [x4]
  4388a8:	sub	x2, x5, x2
  4388ac:	mov	x1, #0x0                   	// #0
  4388b0:	bl	423598 <ferror@plt+0x1f608>
  4388b4:	ldr	x0, [x19, #72]
  4388b8:	ldr	x2, [x0, #8]
  4388bc:	ldr	x1, [sp, #96]
  4388c0:	sub	x1, x2, x1
  4388c4:	bl	422610 <ferror@plt+0x1e680>
  4388c8:	cmn	x23, #0x1
  4388cc:	b.ne	438a7c <ferror@plt+0x34aec>  // b.any
  4388d0:	cmp	w25, #0x16
  4388d4:	b.eq	4389b0 <ferror@plt+0x34a20>  // b.none
  4388d8:	cmp	w25, #0x54
  4388dc:	b.eq	438a20 <ferror@plt+0x34a90>  // b.none
  4388e0:	cmp	w25, #0x7
  4388e4:	b.eq	4389e0 <ferror@plt+0x34a50>  // b.none
  4388e8:	cmp	w25, #0x9
  4388ec:	b.eq	438a50 <ferror@plt+0x34ac0>  // b.none
  4388f0:	bl	436178 <ferror@plt+0x321e8>
  4388f4:	mov	w19, w0
  4388f8:	mov	w0, w25
  4388fc:	bl	420748 <ferror@plt+0x1c7b8>
  438900:	mov	x4, x0
  438904:	adrp	x3, 47a000 <ferror@plt+0x76070>
  438908:	add	x3, x3, #0x538
  43890c:	mov	w2, #0x2                   	// #2
  438910:	mov	w1, w19
  438914:	mov	x0, x22
  438918:	bl	409780 <ferror@plt+0x57f0>
  43891c:	mov	w21, #0x0                   	// #0
  438920:	ldp	x23, x24, [sp, #48]
  438924:	ldp	x25, x26, [sp, #64]
  438928:	b	438b7c <ferror@plt+0x34bec>
  43892c:	adrp	x4, 47a000 <ferror@plt+0x76070>
  438930:	add	x4, x4, #0xaf0
  438934:	adrp	x3, 47b000 <ferror@plt+0x77070>
  438938:	add	x3, x3, #0x300
  43893c:	add	x3, x3, #0x228
  438940:	mov	w2, #0x5fe                 	// #1534
  438944:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438948:	add	x1, x1, #0x948
  43894c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438950:	add	x0, x0, #0xb60
  438954:	bl	4274b0 <ferror@plt+0x23520>
  438958:	adrp	x4, 47a000 <ferror@plt+0x76070>
  43895c:	add	x4, x4, #0xb10
  438960:	adrp	x3, 47b000 <ferror@plt+0x77070>
  438964:	add	x3, x3, #0x300
  438968:	add	x3, x3, #0x228
  43896c:	mov	w2, #0x612                 	// #1554
  438970:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438974:	add	x1, x1, #0x948
  438978:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43897c:	add	x0, x0, #0xb60
  438980:	bl	4274b0 <ferror@plt+0x23520>
  438984:	adrp	x4, 47a000 <ferror@plt+0x76070>
  438988:	add	x4, x4, #0xb58
  43898c:	adrp	x3, 47b000 <ferror@plt+0x77070>
  438990:	add	x3, x3, #0x300
  438994:	add	x3, x3, #0x228
  438998:	mov	w2, #0x614                 	// #1556
  43899c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4389a0:	add	x1, x1, #0x948
  4389a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4389a8:	add	x0, x0, #0xb60
  4389ac:	bl	4274b0 <ferror@plt+0x23520>
  4389b0:	ldr	x0, [x19, #72]
  4389b4:	ldr	x0, [x0, #8]
  4389b8:	cmp	x0, x24
  4389bc:	ccmp	w21, #0x2, #0x0, eq  // eq = none
  4389c0:	b.eq	438bc8 <ferror@plt+0x34c38>  // b.none
  4389c4:	ldr	x0, [x19, #72]
  4389c8:	ldr	x0, [x0, #8]
  4389cc:	mov	w21, #0x1                   	// #1
  4389d0:	cbz	x0, 438a90 <ferror@plt+0x34b00>
  4389d4:	ldp	x23, x24, [sp, #48]
  4389d8:	ldp	x25, x26, [sp, #64]
  4389dc:	b	438b7c <ferror@plt+0x34bec>
  4389e0:	ldr	x0, [x19, #64]
  4389e4:	ldr	x1, [x0]
  4389e8:	ldr	x0, [sp, #104]
  4389ec:	cmp	x1, x0
  4389f0:	b.ne	4387d8 <ferror@plt+0x34848>  // b.any
  4389f4:	adrp	x4, 47a000 <ferror@plt+0x76070>
  4389f8:	add	x4, x4, #0xbb8
  4389fc:	adrp	x3, 47b000 <ferror@plt+0x77070>
  438a00:	add	x3, x3, #0x300
  438a04:	add	x3, x3, #0x228
  438a08:	mov	w2, #0x629                 	// #1577
  438a0c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438a10:	add	x1, x1, #0x948
  438a14:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438a18:	add	x0, x0, #0xb60
  438a1c:	bl	4274b0 <ferror@plt+0x23520>
  438a20:	ldr	x0, [x19, #72]
  438a24:	ldr	x0, [x0, #8]
  438a28:	cmp	x0, x24
  438a2c:	b.hi	4389c4 <ferror@plt+0x34a34>  // b.pmore
  438a30:	bl	436178 <ferror@plt+0x321e8>
  438a34:	adrp	x3, 45a000 <ferror@plt+0x56070>
  438a38:	add	x3, x3, #0xc78
  438a3c:	mov	w2, #0x1                   	// #1
  438a40:	mov	w1, w0
  438a44:	mov	x0, x22
  438a48:	bl	409844 <ferror@plt+0x58b4>
  438a4c:	b	43891c <ferror@plt+0x3498c>
  438a50:	adrp	x4, 47a000 <ferror@plt+0x76070>
  438a54:	add	x4, x4, #0xbd8
  438a58:	adrp	x3, 47b000 <ferror@plt+0x77070>
  438a5c:	add	x3, x3, #0x300
  438a60:	add	x3, x3, #0x228
  438a64:	mov	w2, #0x637                 	// #1591
  438a68:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438a6c:	add	x1, x1, #0x948
  438a70:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438a74:	add	x0, x0, #0xb60
  438a78:	bl	4274b0 <ferror@plt+0x23520>
  438a7c:	cmp	w21, #0x1
  438a80:	b.eq	4389c4 <ferror@plt+0x34a34>  // b.none
  438a84:	ldp	x23, x24, [sp, #48]
  438a88:	ldp	x25, x26, [sp, #64]
  438a8c:	b	438b7c <ferror@plt+0x34bec>
  438a90:	adrp	x4, 47a000 <ferror@plt+0x76070>
  438a94:	add	x4, x4, #0xbe8
  438a98:	adrp	x3, 47b000 <ferror@plt+0x77070>
  438a9c:	add	x3, x3, #0x300
  438aa0:	add	x3, x3, #0x228
  438aa4:	mov	w2, #0x63d                 	// #1597
  438aa8:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438aac:	add	x1, x1, #0x948
  438ab0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438ab4:	add	x0, x0, #0xb60
  438ab8:	bl	4274b0 <ferror@plt+0x23520>
  438abc:	ldr	x0, [x19, #16]
  438ac0:	cbz	x0, 438c60 <ferror@plt+0x34cd0>
  438ac4:	ldr	x26, [x19, #72]
  438ac8:	cbnz	x26, 438af8 <ferror@plt+0x34b68>
  438acc:	adrp	x4, 47a000 <ferror@plt+0x76070>
  438ad0:	add	x4, x4, #0xaf0
  438ad4:	adrp	x3, 47b000 <ferror@plt+0x77070>
  438ad8:	add	x3, x3, #0x300
  438adc:	add	x3, x3, #0x228
  438ae0:	mov	w2, #0x644                 	// #1604
  438ae4:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438ae8:	add	x1, x1, #0x948
  438aec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438af0:	add	x0, x0, #0xb60
  438af4:	bl	4274b0 <ferror@plt+0x23520>
  438af8:	mov	x24, #0x0                   	// #0
  438afc:	b	438c30 <ferror@plt+0x34ca0>
  438b00:	bl	436178 <ferror@plt+0x321e8>
  438b04:	adrp	x3, 45a000 <ferror@plt+0x56070>
  438b08:	add	x3, x3, #0xc78
  438b0c:	mov	w2, w21
  438b10:	mov	w1, w0
  438b14:	mov	x0, x22
  438b18:	bl	409844 <ferror@plt+0x58b4>
  438b1c:	mov	w21, #0x0                   	// #0
  438b20:	b	438b64 <ferror@plt+0x34bd4>
  438b24:	ldrb	w0, [x20]
  438b28:	ldrb	w0, [x25, x0]
  438b2c:	add	x20, x20, x0
  438b30:	cmp	x23, x20
  438b34:	b.ls	438b90 <ferror@plt+0x34c00>  // b.plast
  438b38:	sub	x1, x23, x20
  438b3c:	mov	x0, x20
  438b40:	bl	42bbec <ferror@plt+0x27c5c>
  438b44:	cmn	w0, #0x2
  438b48:	b.eq	438b64 <ferror@plt+0x34bd4>  // b.none
  438b4c:	cmn	w0, #0x1
  438b50:	b.ne	438b24 <ferror@plt+0x34b94>  // b.any
  438b54:	ldr	x0, [x26, #8]
  438b58:	mov	w21, #0x1                   	// #1
  438b5c:	cmp	x24, x0
  438b60:	b.cs	438b00 <ferror@plt+0x34b70>  // b.hs, b.nlast
  438b64:	ldr	x0, [x19, #64]
  438b68:	ldr	x1, [x0]
  438b6c:	cmp	x1, x20
  438b70:	b.cc	438b98 <ferror@plt+0x34c08>  // b.lo, b.ul, b.last
  438b74:	ldp	x23, x24, [sp, #48]
  438b78:	ldp	x25, x26, [sp, #64]
  438b7c:	mov	w0, w21
  438b80:	ldp	x19, x20, [sp, #16]
  438b84:	ldp	x21, x22, [sp, #32]
  438b88:	ldp	x29, x30, [sp], #128
  438b8c:	ret
  438b90:	mov	x20, x23
  438b94:	b	438b64 <ferror@plt+0x34bd4>
  438b98:	sub	x20, x20, x1
  438b9c:	sxtw	x20, w20
  438ba0:	mov	x2, x20
  438ba4:	ldr	x0, [x19, #72]
  438ba8:	bl	422a44 <ferror@plt+0x1eab4>
  438bac:	mov	x2, x20
  438bb0:	mov	x1, #0x0                   	// #0
  438bb4:	ldr	x0, [x19, #64]
  438bb8:	bl	423598 <ferror@plt+0x1f608>
  438bbc:	ldp	x23, x24, [sp, #48]
  438bc0:	ldp	x25, x26, [sp, #64]
  438bc4:	b	438b7c <ferror@plt+0x34bec>
  438bc8:	mov	w21, #0x2                   	// #2
  438bcc:	ldp	x23, x24, [sp, #48]
  438bd0:	ldp	x25, x26, [sp, #64]
  438bd4:	b	438b7c <ferror@plt+0x34bec>
  438bd8:	ldrb	w0, [x19, #94]
  438bdc:	tbnz	w0, #1, 43892c <ferror@plt+0x3499c>
  438be0:	ldp	x23, x24, [sp, #48]
  438be4:	ldp	x25, x26, [sp, #64]
  438be8:	b	438b7c <ferror@plt+0x34bec>
  438bec:	stp	x23, x24, [sp, #48]
  438bf0:	stp	x25, x26, [sp, #64]
  438bf4:	ldr	x1, [sp, #120]
  438bf8:	add	x1, x20, x1
  438bfc:	ldr	x0, [x19, #64]
  438c00:	bl	422610 <ferror@plt+0x1e680>
  438c04:	ldr	x0, [x19, #64]
  438c08:	ldr	x0, [x0, #8]
  438c0c:	cbz	x0, 438784 <ferror@plt+0x347f4>
  438c10:	ldr	x0, [x19, #72]
  438c14:	cbz	x0, 4387b0 <ferror@plt+0x34820>
  438c18:	ldr	x24, [x0, #8]
  438c1c:	ldrb	w0, [x19, #94]
  438c20:	tbnz	w0, #1, 4387d4 <ferror@plt+0x34844>
  438c24:	ldr	x0, [x19, #16]
  438c28:	cbz	x0, 438c54 <ferror@plt+0x34cc4>
  438c2c:	ldr	x26, [x19, #72]
  438c30:	ldr	x0, [x19, #64]
  438c34:	ldr	x20, [x0]
  438c38:	ldr	x23, [x0, #8]
  438c3c:	add	x23, x20, x23
  438c40:	cmp	x20, x23
  438c44:	b.cs	438c6c <ferror@plt+0x34cdc>  // b.hs, b.nlast
  438c48:	adrp	x0, 45a000 <ferror@plt+0x56070>
  438c4c:	ldr	x25, [x0, #3824]
  438c50:	b	438b38 <ferror@plt+0x34ba8>
  438c54:	ldp	x23, x24, [sp, #48]
  438c58:	ldp	x25, x26, [sp, #64]
  438c5c:	b	438b7c <ferror@plt+0x34bec>
  438c60:	ldp	x23, x24, [sp, #48]
  438c64:	ldp	x25, x26, [sp, #64]
  438c68:	b	438b7c <ferror@plt+0x34bec>
  438c6c:	ldp	x23, x24, [sp, #48]
  438c70:	ldp	x25, x26, [sp, #64]
  438c74:	b	438b7c <ferror@plt+0x34bec>
  438c78:	stp	x29, x30, [sp, #-144]!
  438c7c:	mov	x29, sp
  438c80:	stp	x19, x20, [sp, #16]
  438c84:	stp	x21, x22, [sp, #32]
  438c88:	mov	x19, x0
  438c8c:	str	x1, [sp, #104]
  438c90:	str	x2, [sp, #112]
  438c94:	str	x3, [sp, #96]
  438c98:	ldrb	w0, [x0, #94]
  438c9c:	tbz	w0, #0, 438d44 <ferror@plt+0x34db4>
  438ca0:	stp	x23, x24, [sp, #48]
  438ca4:	stp	x25, x26, [sp, #64]
  438ca8:	stp	x27, x28, [sp, #80]
  438cac:	ldr	x0, [x19, #40]
  438cb0:	mov	x23, #0x3                   	// #3
  438cb4:	cbz	x0, 438cbc <ferror@plt+0x34d2c>
  438cb8:	ldr	w23, [x19, #48]
  438cbc:	mov	w0, #0x1                   	// #1
  438cc0:	str	xzr, [sp, #120]
  438cc4:	mov	w21, w0
  438cc8:	sub	x1, x23, #0x1
  438ccc:	str	x1, [sp, #136]
  438cd0:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438cd4:	add	x1, x1, #0xcc0
  438cd8:	str	x1, [sp, #128]
  438cdc:	cbz	w0, 438cf8 <ferror@plt+0x34d68>
  438ce0:	ldr	x22, [x19, #16]
  438ce4:	cbz	x22, 438d68 <ferror@plt+0x34dd8>
  438ce8:	ldr	x0, [x19, #72]
  438cec:	cbz	x0, 438cf8 <ferror@plt+0x34d68>
  438cf0:	ldr	x0, [x0, #8]
  438cf4:	cbnz	x0, 438dc8 <ferror@plt+0x34e38>
  438cf8:	ldr	x1, [sp, #96]
  438cfc:	mov	x0, x19
  438d00:	bl	438644 <ferror@plt+0x346b4>
  438d04:	mov	w21, w0
  438d08:	cmp	w0, #0x1
  438d0c:	b.eq	438d7c <ferror@plt+0x34dec>  // b.none
  438d10:	cmp	w0, #0x2
  438d14:	b.eq	438db0 <ferror@plt+0x34e20>  // b.none
  438d18:	ldr	x0, [sp, #104]
  438d1c:	cbz	x0, 439080 <ferror@plt+0x350f0>
  438d20:	str	xzr, [x0]
  438d24:	ldp	x23, x24, [sp, #48]
  438d28:	ldp	x25, x26, [sp, #64]
  438d2c:	ldp	x27, x28, [sp, #80]
  438d30:	mov	w0, w21
  438d34:	ldp	x19, x20, [sp, #16]
  438d38:	ldp	x21, x22, [sp, #32]
  438d3c:	ldp	x29, x30, [sp], #144
  438d40:	ret
  438d44:	bl	436178 <ferror@plt+0x321e8>
  438d48:	adrp	x3, 47a000 <ferror@plt+0x76070>
  438d4c:	add	x3, x3, #0xc30
  438d50:	mov	w2, #0x2                   	// #2
  438d54:	mov	w1, w0
  438d58:	ldr	x0, [sp, #96]
  438d5c:	bl	409844 <ferror@plt+0x58b4>
  438d60:	mov	w21, #0x0                   	// #0
  438d64:	b	438d30 <ferror@plt+0x34da0>
  438d68:	ldr	x0, [x19, #64]
  438d6c:	cbz	x0, 438cf8 <ferror@plt+0x34d68>
  438d70:	ldr	x0, [x0, #8]
  438d74:	cbz	x0, 438cf8 <ferror@plt+0x34d68>
  438d78:	b	438e10 <ferror@plt+0x34e80>
  438d7c:	ldr	x22, [x19, #16]
  438d80:	cbz	x22, 438d9c <ferror@plt+0x34e0c>
  438d84:	ldr	x0, [x19, #72]
  438d88:	cbz	x0, 438d94 <ferror@plt+0x34e04>
  438d8c:	ldr	x0, [x0, #8]
  438d90:	cbnz	x0, 438dc8 <ferror@plt+0x34e38>
  438d94:	mov	w0, #0x0                   	// #0
  438d98:	b	438cdc <ferror@plt+0x34d4c>
  438d9c:	ldr	x0, [x19, #64]
  438da0:	cbz	x0, 438d94 <ferror@plt+0x34e04>
  438da4:	ldr	x0, [x0, #8]
  438da8:	cbz	x0, 438d94 <ferror@plt+0x34e04>
  438dac:	b	438e10 <ferror@plt+0x34e80>
  438db0:	ldr	x22, [x19, #16]
  438db4:	cbz	x22, 438e00 <ferror@plt+0x34e70>
  438db8:	ldr	x0, [x19, #72]
  438dbc:	cbz	x0, 439024 <ferror@plt+0x35094>
  438dc0:	ldr	x0, [x0, #8]
  438dc4:	cbz	x0, 439024 <ferror@plt+0x35094>
  438dc8:	ldr	x0, [x19, #72]
  438dcc:	ldr	x0, [x0, #8]
  438dd0:	cbnz	x0, 438ff0 <ferror@plt+0x35060>
  438dd4:	adrp	x4, 47a000 <ferror@plt+0x76070>
  438dd8:	add	x4, x4, #0xc98
  438ddc:	adrp	x3, 47b000 <ferror@plt+0x77070>
  438de0:	add	x3, x3, #0x300
  438de4:	add	x3, x3, #0x248
  438de8:	mov	w2, #0x721                 	// #1825
  438dec:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438df0:	add	x1, x1, #0x948
  438df4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438df8:	add	x0, x0, #0xb60
  438dfc:	bl	4274b0 <ferror@plt+0x23520>
  438e00:	ldr	x0, [x19, #64]
  438e04:	cbz	x0, 439058 <ferror@plt+0x350c8>
  438e08:	ldr	x0, [x0, #8]
  438e0c:	cbz	x0, 439058 <ferror@plt+0x350c8>
  438e10:	ldr	x0, [x19, #64]
  438e14:	ldr	x0, [x0, #8]
  438e18:	cbz	x0, 438dd4 <ferror@plt+0x34e44>
  438e1c:	mov	x22, #0x0                   	// #0
  438e20:	ldr	x0, [x19, #64]
  438e24:	b	438ff8 <ferror@plt+0x35068>
  438e28:	bl	436178 <ferror@plt+0x321e8>
  438e2c:	adrp	x3, 47a000 <ferror@plt+0x76070>
  438e30:	add	x3, x3, #0xc68
  438e34:	mov	w2, #0x3                   	// #3
  438e38:	mov	w1, w0
  438e3c:	ldr	x0, [sp, #96]
  438e40:	bl	409844 <ferror@plt+0x58b4>
  438e44:	mov	w21, #0x0                   	// #0
  438e48:	ldp	x23, x24, [sp, #48]
  438e4c:	ldp	x25, x26, [sp, #64]
  438e50:	ldp	x27, x28, [sp, #80]
  438e54:	b	438d30 <ferror@plt+0x34da0>
  438e58:	sub	x26, x20, x27
  438e5c:	b	438e84 <ferror@plt+0x34ef4>
  438e60:	ldrb	w0, [x20]
  438e64:	cmp	w0, #0xd
  438e68:	b.eq	438edc <ferror@plt+0x34f4c>  // b.none
  438e6c:	b.hi	438eb4 <ferror@plt+0x34f24>  // b.pmore
  438e70:	cbz	w0, 438f10 <ferror@plt+0x34f80>
  438e74:	cmp	w0, #0xa
  438e78:	b.ne	438f40 <ferror@plt+0x34fb0>  // b.any
  438e7c:	sub	x26, x20, x27
  438e80:	mov	x23, #0x1                   	// #1
  438e84:	ldr	x0, [sp, #112]
  438e88:	cbz	x0, 438e90 <ferror@plt+0x34f00>
  438e8c:	str	x26, [x0]
  438e90:	mov	w21, #0x1                   	// #1
  438e94:	ldr	x0, [sp, #104]
  438e98:	cbz	x0, 439090 <ferror@plt+0x35100>
  438e9c:	add	x23, x26, x23
  438ea0:	str	x23, [x0]
  438ea4:	ldp	x23, x24, [sp, #48]
  438ea8:	ldp	x25, x26, [sp, #64]
  438eac:	ldp	x27, x28, [sp, #80]
  438eb0:	b	438d30 <ferror@plt+0x34da0>
  438eb4:	cmp	w0, #0xe2
  438eb8:	b.ne	438f40 <ferror@plt+0x34fb0>  // b.any
  438ebc:	mov	x2, #0x3                   	// #3
  438ec0:	mov	x1, x20
  438ec4:	ldr	x0, [sp, #128]
  438ec8:	bl	403830 <strncmp@plt>
  438ecc:	cbnz	w0, 438f40 <ferror@plt+0x34fb0>
  438ed0:	sub	x26, x20, x27
  438ed4:	mov	x23, #0x3                   	// #3
  438ed8:	b	438e84 <ferror@plt+0x34ef4>
  438edc:	sub	x26, x20, x27
  438ee0:	sub	x25, x25, #0x1
  438ee4:	cmp	w21, #0x2
  438ee8:	ccmp	x25, x20, #0x0, ne  // ne = any
  438eec:	b.eq	438cf8 <ferror@plt+0x34d68>  // b.none
  438ef0:	mov	x23, #0x1                   	// #1
  438ef4:	cmp	x25, x20
  438ef8:	b.ls	438e84 <ferror@plt+0x34ef4>  // b.plast
  438efc:	ldrb	w0, [x20, #1]
  438f00:	cmp	w0, #0xa
  438f04:	cset	x23, eq  // eq = none
  438f08:	add	x23, x23, #0x1
  438f0c:	b	438e84 <ferror@plt+0x34ef4>
  438f10:	sub	x26, x20, x27
  438f14:	mov	x23, #0x1                   	// #1
  438f18:	b	438e84 <ferror@plt+0x34ef4>
  438f1c:	add	x20, x20, #0x1
  438f20:	cmp	x20, x25
  438f24:	b.cs	438f54 <ferror@plt+0x34fc4>  // b.hs, b.nlast
  438f28:	cbz	x24, 438e60 <ferror@plt+0x34ed0>
  438f2c:	mov	x2, x23
  438f30:	mov	x1, x20
  438f34:	mov	x0, x24
  438f38:	bl	403ab0 <memcmp@plt>
  438f3c:	cbz	w0, 438e58 <ferror@plt+0x34ec8>
  438f40:	cbz	x22, 438f1c <ferror@plt+0x34f8c>
  438f44:	ldrb	w0, [x20]
  438f48:	ldrb	w0, [x28, x0]
  438f4c:	add	x20, x20, x0
  438f50:	b	438f20 <ferror@plt+0x34f90>
  438f54:	cmp	x20, x25
  438f58:	b.ne	438f7c <ferror@plt+0x34fec>  // b.any
  438f5c:	cmp	w21, #0x2
  438f60:	b.eq	438fa8 <ferror@plt+0x35018>  // b.none
  438f64:	sub	x0, x26, x23
  438f68:	ldr	x1, [sp, #136]
  438f6c:	cmp	x26, x1
  438f70:	csinc	x0, xzr, x0, ls  // ls = plast
  438f74:	str	x0, [sp, #120]
  438f78:	b	438d94 <ferror@plt+0x34e04>
  438f7c:	adrp	x4, 47a000 <ferror@plt+0x76070>
  438f80:	add	x4, x4, #0xcc8
  438f84:	adrp	x3, 47b000 <ferror@plt+0x77070>
  438f88:	add	x3, x3, #0x300
  438f8c:	add	x3, x3, #0x248
  438f90:	mov	w2, #0x75a                 	// #1882
  438f94:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438f98:	add	x1, x1, #0x948
  438f9c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438fa0:	add	x0, x0, #0xb60
  438fa4:	bl	4274b0 <ferror@plt+0x23520>
  438fa8:	cbz	x22, 438fe8 <ferror@plt+0x35058>
  438fac:	ldr	x0, [x19, #64]
  438fb0:	ldr	x23, [x0, #8]
  438fb4:	cbz	x23, 438e84 <ferror@plt+0x34ef4>
  438fb8:	bl	436178 <ferror@plt+0x321e8>
  438fbc:	adrp	x3, 47a000 <ferror@plt+0x76070>
  438fc0:	add	x3, x3, #0xce0
  438fc4:	mov	w2, #0x3                   	// #3
  438fc8:	mov	w1, w0
  438fcc:	ldr	x0, [sp, #96]
  438fd0:	bl	409844 <ferror@plt+0x58b4>
  438fd4:	mov	w21, #0x0                   	// #0
  438fd8:	ldp	x23, x24, [sp, #48]
  438fdc:	ldp	x25, x26, [sp, #64]
  438fe0:	ldp	x27, x28, [sp, #80]
  438fe4:	b	438d30 <ferror@plt+0x34da0>
  438fe8:	mov	x23, #0x0                   	// #0
  438fec:	b	438e84 <ferror@plt+0x34ef4>
  438ff0:	cbz	x22, 438e20 <ferror@plt+0x34e90>
  438ff4:	ldr	x0, [x19, #72]
  438ff8:	ldr	x27, [x0]
  438ffc:	ldr	x26, [x0, #8]
  439000:	add	x25, x27, x26
  439004:	ldr	x0, [sp, #120]
  439008:	add	x20, x27, x0
  43900c:	cmp	x25, x20
  439010:	b.ls	438f54 <ferror@plt+0x34fc4>  // b.plast
  439014:	ldr	x24, [x19, #40]
  439018:	adrp	x0, 45a000 <ferror@plt+0x56070>
  43901c:	ldr	x28, [x0, #3824]
  439020:	b	438f28 <ferror@plt+0x34f98>
  439024:	ldr	x0, [sp, #104]
  439028:	cbz	x0, 43903c <ferror@plt+0x350ac>
  43902c:	ldr	x0, [sp, #104]
  439030:	str	xzr, [x0]
  439034:	ldr	x0, [x19, #16]
  439038:	cbz	x0, 439070 <ferror@plt+0x350e0>
  43903c:	ldr	x0, [x19, #64]
  439040:	ldr	x0, [x0, #8]
  439044:	cbnz	x0, 438e28 <ferror@plt+0x34e98>
  439048:	ldp	x23, x24, [sp, #48]
  43904c:	ldp	x25, x26, [sp, #64]
  439050:	ldp	x27, x28, [sp, #80]
  439054:	b	438d30 <ferror@plt+0x34da0>
  439058:	ldr	x0, [sp, #104]
  43905c:	cbnz	x0, 43902c <ferror@plt+0x3509c>
  439060:	ldp	x23, x24, [sp, #48]
  439064:	ldp	x25, x26, [sp, #64]
  439068:	ldp	x27, x28, [sp, #80]
  43906c:	b	438d30 <ferror@plt+0x34da0>
  439070:	ldp	x23, x24, [sp, #48]
  439074:	ldp	x25, x26, [sp, #64]
  439078:	ldp	x27, x28, [sp, #80]
  43907c:	b	438d30 <ferror@plt+0x34da0>
  439080:	ldp	x23, x24, [sp, #48]
  439084:	ldp	x25, x26, [sp, #64]
  439088:	ldp	x27, x28, [sp, #80]
  43908c:	b	438d30 <ferror@plt+0x34da0>
  439090:	ldp	x23, x24, [sp, #48]
  439094:	ldp	x25, x26, [sp, #64]
  439098:	ldp	x27, x28, [sp, #80]
  43909c:	b	438d30 <ferror@plt+0x34da0>
  4390a0:	stp	x29, x30, [sp, #-16]!
  4390a4:	mov	x29, sp
  4390a8:	cbz	x0, 4390e8 <ferror@plt+0x35158>
  4390ac:	ldr	x2, [x0, #16]
  4390b0:	cbnz	x2, 43910c <ferror@plt+0x3517c>
  4390b4:	ldr	x2, [x0, #64]
  4390b8:	cbz	x2, 4390c4 <ferror@plt+0x35134>
  4390bc:	ldr	x2, [x2, #8]
  4390c0:	cbnz	x2, 439128 <ferror@plt+0x35198>
  4390c4:	ldr	x2, [x0, #80]
  4390c8:	cbz	x2, 4390d4 <ferror@plt+0x35144>
  4390cc:	ldr	x2, [x2, #8]
  4390d0:	cbnz	x2, 43914c <ferror@plt+0x351bc>
  4390d4:	ldrb	w2, [x0, #94]
  4390d8:	bfxil	w2, w1, #0, #1
  4390dc:	strb	w2, [x0, #94]
  4390e0:	ldp	x29, x30, [sp], #16
  4390e4:	ret
  4390e8:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4390ec:	add	x2, x2, #0x8a8
  4390f0:	adrp	x1, 47b000 <ferror@plt+0x77070>
  4390f4:	add	x1, x1, #0x300
  4390f8:	add	x1, x1, #0x268
  4390fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439100:	add	x0, x0, #0xb60
  439104:	bl	4149c4 <ferror@plt+0x10a34>
  439108:	b	4390e0 <ferror@plt+0x35150>
  43910c:	adrp	x2, 47a000 <ferror@plt+0x76070>
  439110:	add	x2, x2, #0xd10
  439114:	mov	w1, #0x10                  	// #16
  439118:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43911c:	add	x0, x0, #0xb60
  439120:	bl	414944 <ferror@plt+0x109b4>
  439124:	b	4390e0 <ferror@plt+0x35150>
  439128:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43912c:	add	x2, x2, #0xd58
  439130:	adrp	x1, 47b000 <ferror@plt+0x77070>
  439134:	add	x1, x1, #0x300
  439138:	add	x1, x1, #0x268
  43913c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439140:	add	x0, x0, #0xb60
  439144:	bl	4149c4 <ferror@plt+0x10a34>
  439148:	b	4390e0 <ferror@plt+0x35150>
  43914c:	adrp	x2, 47a000 <ferror@plt+0x76070>
  439150:	add	x2, x2, #0xd90
  439154:	adrp	x1, 47b000 <ferror@plt+0x77070>
  439158:	add	x1, x1, #0x300
  43915c:	add	x1, x1, #0x268
  439160:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439164:	add	x0, x0, #0xb60
  439168:	bl	4149c4 <ferror@plt+0x10a34>
  43916c:	b	4390e0 <ferror@plt+0x35150>
  439170:	cbz	x0, 439180 <ferror@plt+0x351f0>
  439174:	ldrb	w0, [x0, #94]
  439178:	and	w0, w0, #0x1
  43917c:	ret
  439180:	stp	x29, x30, [sp, #-16]!
  439184:	mov	x29, sp
  439188:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43918c:	add	x2, x2, #0x8a8
  439190:	adrp	x1, 47b000 <ferror@plt+0x77070>
  439194:	add	x1, x1, #0x300
  439198:	add	x1, x1, #0x288
  43919c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4391a0:	add	x0, x0, #0xb60
  4391a4:	bl	4149c4 <ferror@plt+0x10a34>
  4391a8:	mov	w0, #0x0                   	// #0
  4391ac:	ldp	x29, x30, [sp], #16
  4391b0:	ret
  4391b4:	stp	x29, x30, [sp, #-80]!
  4391b8:	mov	x29, sp
  4391bc:	cbz	x0, 4392d0 <ferror@plt+0x35340>
  4391c0:	stp	x19, x20, [sp, #16]
  4391c4:	stp	x21, x22, [sp, #32]
  4391c8:	mov	x19, x0
  4391cc:	mov	x20, x1
  4391d0:	mov	x21, x2
  4391d4:	cbz	x2, 4391e0 <ferror@plt+0x35250>
  4391d8:	ldr	x0, [x2]
  4391dc:	cbnz	x0, 4392f8 <ferror@plt+0x35368>
  4391e0:	ldrb	w0, [x19, #94]
  4391e4:	tbz	w0, #1, 4391f8 <ferror@plt+0x35268>
  4391e8:	ldr	x1, [x19, #72]
  4391ec:	cbz	x1, 4391f8 <ferror@plt+0x35268>
  4391f0:	ldr	x1, [x1, #8]
  4391f4:	cbnz	x1, 439328 <ferror@plt+0x35398>
  4391f8:	stp	x23, x24, [sp, #48]
  4391fc:	tbz	w0, #0, 439358 <ferror@plt+0x353c8>
  439200:	ldrb	w0, [x19, #88]
  439204:	cbnz	w0, 439398 <ferror@plt+0x35408>
  439208:	ldrb	w22, [x19, #94]
  43920c:	ubfx	x22, x22, #1, #1
  439210:	cbz	x20, 43923c <ferror@plt+0x352ac>
  439214:	adrp	x1, 47a000 <ferror@plt+0x76070>
  439218:	add	x1, x1, #0xea8
  43921c:	mov	x0, x20
  439220:	bl	403ad0 <strcmp@plt>
  439224:	cbz	w0, 43923c <ferror@plt+0x352ac>
  439228:	adrp	x1, 440000 <ferror@plt+0x3c070>
  43922c:	add	x1, x1, #0xcb8
  439230:	mov	x0, x20
  439234:	bl	403ad0 <strcmp@plt>
  439238:	cbnz	w0, 4393b8 <ferror@plt+0x35428>
  43923c:	ldrb	w0, [x19, #94]
  439240:	and	w0, w0, #0xfffffffd
  439244:	strb	w0, [x19, #94]
  439248:	mov	x23, #0xffffffffffffffff    	// #-1
  43924c:	mov	x24, x23
  439250:	ldr	x0, [x19, #24]
  439254:	cmn	x0, #0x1
  439258:	b.eq	439260 <ferror@plt+0x352d0>  // b.none
  43925c:	bl	43643c <ferror@plt+0x324ac>
  439260:	ldr	x0, [x19, #32]
  439264:	cmn	x0, #0x1
  439268:	b.eq	439270 <ferror@plt+0x352e0>  // b.none
  43926c:	bl	43643c <ferror@plt+0x324ac>
  439270:	ldr	x1, [x19, #72]
  439274:	cbz	x1, 43929c <ferror@plt+0x3530c>
  439278:	ldr	x2, [x1, #8]
  43927c:	cbz	x2, 43929c <ferror@plt+0x3530c>
  439280:	cbnz	w22, 439538 <ferror@plt+0x355a8>
  439284:	ldr	x1, [x1]
  439288:	ldr	x0, [x19, #64]
  43928c:	bl	422c18 <ferror@plt+0x1ec88>
  439290:	mov	x1, #0x0                   	// #0
  439294:	ldr	x0, [x19, #72]
  439298:	bl	422610 <ferror@plt+0x1e680>
  43929c:	str	x24, [x19, #24]
  4392a0:	str	x23, [x19, #32]
  4392a4:	ldr	x0, [x19, #16]
  4392a8:	bl	413498 <ferror@plt+0xf508>
  4392ac:	mov	x0, x20
  4392b0:	bl	4200fc <ferror@plt+0x1c16c>
  4392b4:	str	x0, [x19, #16]
  4392b8:	mov	w0, #0x1                   	// #1
  4392bc:	ldp	x19, x20, [sp, #16]
  4392c0:	ldp	x21, x22, [sp, #32]
  4392c4:	ldp	x23, x24, [sp, #48]
  4392c8:	ldp	x29, x30, [sp], #80
  4392cc:	ret
  4392d0:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4392d4:	add	x2, x2, #0x8a8
  4392d8:	adrp	x1, 47b000 <ferror@plt+0x77070>
  4392dc:	add	x1, x1, #0x300
  4392e0:	add	x1, x1, #0x2a8
  4392e4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4392e8:	add	x0, x0, #0xb60
  4392ec:	bl	4149c4 <ferror@plt+0x10a34>
  4392f0:	mov	w0, #0x0                   	// #0
  4392f4:	b	4392c8 <ferror@plt+0x35338>
  4392f8:	adrp	x2, 479000 <ferror@plt+0x75070>
  4392fc:	add	x2, x2, #0x730
  439300:	adrp	x1, 47b000 <ferror@plt+0x77070>
  439304:	add	x1, x1, #0x300
  439308:	add	x1, x1, #0x2a8
  43930c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439310:	add	x0, x0, #0xb60
  439314:	bl	4149c4 <ferror@plt+0x10a34>
  439318:	mov	w0, #0x0                   	// #0
  43931c:	ldp	x19, x20, [sp, #16]
  439320:	ldp	x21, x22, [sp, #32]
  439324:	b	4392c8 <ferror@plt+0x35338>
  439328:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43932c:	add	x2, x2, #0xdc8
  439330:	adrp	x1, 47b000 <ferror@plt+0x77070>
  439334:	add	x1, x1, #0x300
  439338:	add	x1, x1, #0x2a8
  43933c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439340:	add	x0, x0, #0xb60
  439344:	bl	4149c4 <ferror@plt+0x10a34>
  439348:	mov	w0, #0x0                   	// #0
  43934c:	ldp	x19, x20, [sp, #16]
  439350:	ldp	x21, x22, [sp, #32]
  439354:	b	4392c8 <ferror@plt+0x35338>
  439358:	adrp	x22, 43e000 <ferror@plt+0x3a070>
  43935c:	add	x22, x22, #0xb60
  439360:	adrp	x2, 47a000 <ferror@plt+0x76070>
  439364:	add	x2, x2, #0xe28
  439368:	mov	w1, #0x10                  	// #16
  43936c:	mov	x0, x22
  439370:	bl	414944 <ferror@plt+0x109b4>
  439374:	adrp	x2, 47a000 <ferror@plt+0x76070>
  439378:	add	x2, x2, #0xe68
  43937c:	mov	w1, #0x10                  	// #16
  439380:	mov	x0, x22
  439384:	bl	414944 <ferror@plt+0x109b4>
  439388:	ldrb	w0, [x19, #94]
  43938c:	orr	w0, w0, #0x1
  439390:	strb	w0, [x19, #94]
  439394:	b	439200 <ferror@plt+0x35270>
  439398:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43939c:	add	x2, x2, #0x978
  4393a0:	mov	w1, #0x10                  	// #16
  4393a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4393a8:	add	x0, x0, #0xb60
  4393ac:	bl	414944 <ferror@plt+0x109b4>
  4393b0:	strb	wzr, [x19, #88]
  4393b4:	b	439208 <ferror@plt+0x35278>
  4393b8:	ldrb	w0, [x19, #94]
  4393bc:	mov	x24, #0xffffffffffffffff    	// #-1
  4393c0:	tbnz	w0, #3, 4393fc <ferror@plt+0x3546c>
  4393c4:	ldrb	w0, [x19, #94]
  4393c8:	mov	x23, #0xffffffffffffffff    	// #-1
  4393cc:	tbz	w0, #4, 4393ec <ferror@plt+0x3545c>
  4393d0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4393d4:	add	x1, x1, #0xcb8
  4393d8:	mov	x0, x20
  4393dc:	bl	43628c <ferror@plt+0x322fc>
  4393e0:	mov	x23, x0
  4393e4:	cmn	x0, #0x1
  4393e8:	b.eq	4394b0 <ferror@plt+0x35520>  // b.none
  4393ec:	ldrb	w0, [x19, #94]
  4393f0:	orr	w0, w0, #0x2
  4393f4:	strb	w0, [x19, #94]
  4393f8:	b	439250 <ferror@plt+0x352c0>
  4393fc:	mov	x1, x20
  439400:	adrp	x0, 440000 <ferror@plt+0x3c070>
  439404:	add	x0, x0, #0xcb8
  439408:	bl	43628c <ferror@plt+0x322fc>
  43940c:	mov	x24, x0
  439410:	cmn	x0, #0x1
  439414:	b.ne	4393c4 <ferror@plt+0x35434>  // b.any
  439418:	str	x25, [sp, #64]
  43941c:	bl	403e80 <__errno_location@plt>
  439420:	ldr	w25, [x0]
  439424:	ldrb	w0, [x19, #94]
  439428:	tst	x0, #0x10
  43942c:	ccmp	w25, #0x0, #0x0, ne  // ne = any
  439430:	b.eq	4394a8 <ferror@plt+0x35518>  // b.none
  439434:	cbz	w25, 43952c <ferror@plt+0x3559c>
  439438:	adrp	x5, 440000 <ferror@plt+0x3c070>
  43943c:	add	x19, x5, #0xcb8
  439440:	cbz	x20, 4394d8 <ferror@plt+0x35548>
  439444:	cmp	w25, #0x16
  439448:	b.eq	439504 <ferror@plt+0x35574>  // b.none
  43944c:	bl	436178 <ferror@plt+0x321e8>
  439450:	mov	w22, w0
  439454:	mov	w0, w25
  439458:	bl	420748 <ferror@plt+0x1c7b8>
  43945c:	mov	x6, x0
  439460:	mov	x5, x19
  439464:	mov	x4, x20
  439468:	adrp	x3, 47a000 <ferror@plt+0x76070>
  43946c:	add	x3, x3, #0xec0
  439470:	mov	w2, #0x2                   	// #2
  439474:	mov	w1, w22
  439478:	mov	x0, x21
  43947c:	bl	409780 <ferror@plt+0x57f0>
  439480:	cmn	x24, #0x1
  439484:	b.eq	439490 <ferror@plt+0x35500>  // b.none
  439488:	mov	x0, x24
  43948c:	bl	43643c <ferror@plt+0x324ac>
  439490:	mov	w0, #0x0                   	// #0
  439494:	ldp	x19, x20, [sp, #16]
  439498:	ldp	x21, x22, [sp, #32]
  43949c:	ldp	x23, x24, [sp, #48]
  4394a0:	ldr	x25, [sp, #64]
  4394a4:	b	4392c8 <ferror@plt+0x35338>
  4394a8:	ldr	x25, [sp, #64]
  4394ac:	b	4393d0 <ferror@plt+0x35440>
  4394b0:	str	x25, [sp, #64]
  4394b4:	bl	403e80 <__errno_location@plt>
  4394b8:	ldr	w25, [x0]
  4394bc:	cbz	w25, 4394d0 <ferror@plt+0x35540>
  4394c0:	mov	x19, x20
  4394c4:	adrp	x20, 440000 <ferror@plt+0x3c070>
  4394c8:	add	x20, x20, #0xcb8
  4394cc:	b	439444 <ferror@plt+0x354b4>
  4394d0:	ldr	x25, [sp, #64]
  4394d4:	b	4393ec <ferror@plt+0x3545c>
  4394d8:	adrp	x4, 47a000 <ferror@plt+0x76070>
  4394dc:	add	x4, x4, #0xeb0
  4394e0:	adrp	x3, 47b000 <ferror@plt+0x77070>
  4394e4:	add	x3, x3, #0x300
  4394e8:	add	x3, x3, #0x2c8
  4394ec:	mov	w2, #0x581                 	// #1409
  4394f0:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4394f4:	add	x1, x1, #0x948
  4394f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4394fc:	add	x0, x0, #0xb60
  439500:	bl	4274b0 <ferror@plt+0x23520>
  439504:	bl	436178 <ferror@plt+0x321e8>
  439508:	mov	x5, x19
  43950c:	mov	x4, x20
  439510:	adrp	x3, 47a000 <ferror@plt+0x76070>
  439514:	add	x3, x3, #0x4a8
  439518:	mov	w2, #0x0                   	// #0
  43951c:	mov	w1, w0
  439520:	mov	x0, x21
  439524:	bl	409780 <ferror@plt+0x57f0>
  439528:	b	439480 <ferror@plt+0x354f0>
  43952c:	mov	x23, x24
  439530:	ldr	x25, [sp, #64]
  439534:	b	4393ec <ferror@plt+0x3545c>
  439538:	str	x25, [sp, #64]
  43953c:	adrp	x4, 47a000 <ferror@plt+0x76070>
  439540:	add	x4, x4, #0xef0
  439544:	adrp	x3, 47b000 <ferror@plt+0x77070>
  439548:	add	x3, x3, #0x300
  43954c:	add	x3, x3, #0x2c8
  439550:	mov	w2, #0x5a1                 	// #1441
  439554:	adrp	x1, 47a000 <ferror@plt+0x76070>
  439558:	add	x1, x1, #0x948
  43955c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439560:	add	x0, x0, #0xb60
  439564:	bl	4274b0 <ferror@plt+0x23520>
  439568:	stp	x29, x30, [sp, #-32]!
  43956c:	mov	x29, sp
  439570:	str	x19, [sp, #16]
  439574:	mov	x19, x0
  439578:	cbz	x0, 43958c <ferror@plt+0x355fc>
  43957c:	ldr	x0, [x0, #16]
  439580:	ldr	x19, [sp, #16]
  439584:	ldp	x29, x30, [sp], #32
  439588:	ret
  43958c:	adrp	x2, 47a000 <ferror@plt+0x76070>
  439590:	add	x2, x2, #0x8a8
  439594:	adrp	x1, 47b000 <ferror@plt+0x77070>
  439598:	add	x1, x1, #0x300
  43959c:	add	x1, x1, #0x2e8
  4395a0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4395a4:	add	x0, x0, #0xb60
  4395a8:	bl	4149c4 <ferror@plt+0x10a34>
  4395ac:	mov	x0, x19
  4395b0:	b	439580 <ferror@plt+0x355f0>
  4395b4:	stp	x29, x30, [sp, #-64]!
  4395b8:	mov	x29, sp
  4395bc:	stp	x21, x22, [sp, #32]
  4395c0:	cbz	x0, 439630 <ferror@plt+0x356a0>
  4395c4:	stp	x19, x20, [sp, #16]
  4395c8:	mov	x19, x0
  4395cc:	mov	x20, x1
  4395d0:	mov	x21, x2
  4395d4:	mov	x2, x3
  4395d8:	mov	x3, x4
  4395dc:	cbz	x1, 439658 <ferror@plt+0x356c8>
  4395e0:	cbz	x4, 4395ec <ferror@plt+0x3565c>
  4395e4:	ldr	x0, [x4]
  4395e8:	cbnz	x0, 439684 <ferror@plt+0x356f4>
  4395ec:	ldrb	w0, [x19, #94]
  4395f0:	tbz	w0, #3, 4396b0 <ferror@plt+0x35720>
  4395f4:	add	x1, sp, #0x38
  4395f8:	mov	x0, x19
  4395fc:	bl	438c78 <ferror@plt+0x34ce8>
  439600:	mov	w22, w0
  439604:	cbz	x21, 439610 <ferror@plt+0x35680>
  439608:	ldr	x0, [sp, #56]
  43960c:	str	x0, [x21]
  439610:	cmp	w22, #0x1
  439614:	b.eq	4396dc <ferror@plt+0x3574c>  // b.none
  439618:	str	xzr, [x20]
  43961c:	ldp	x19, x20, [sp, #16]
  439620:	mov	w0, w22
  439624:	ldp	x21, x22, [sp, #32]
  439628:	ldp	x29, x30, [sp], #64
  43962c:	ret
  439630:	adrp	x2, 47a000 <ferror@plt+0x76070>
  439634:	add	x2, x2, #0x8a8
  439638:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43963c:	add	x1, x1, #0x300
  439640:	add	x1, x1, #0x308
  439644:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439648:	add	x0, x0, #0xb60
  43964c:	bl	4149c4 <ferror@plt+0x10a34>
  439650:	mov	w22, #0x0                   	// #0
  439654:	b	439620 <ferror@plt+0x35690>
  439658:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43965c:	add	x2, x2, #0xf00
  439660:	adrp	x1, 47b000 <ferror@plt+0x77070>
  439664:	add	x1, x1, #0x300
  439668:	add	x1, x1, #0x308
  43966c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439670:	add	x0, x0, #0xb60
  439674:	bl	4149c4 <ferror@plt+0x10a34>
  439678:	mov	w22, #0x0                   	// #0
  43967c:	ldp	x19, x20, [sp, #16]
  439680:	b	439620 <ferror@plt+0x35690>
  439684:	adrp	x2, 479000 <ferror@plt+0x75070>
  439688:	add	x2, x2, #0x730
  43968c:	adrp	x1, 47b000 <ferror@plt+0x77070>
  439690:	add	x1, x1, #0x300
  439694:	add	x1, x1, #0x308
  439698:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43969c:	add	x0, x0, #0xb60
  4396a0:	bl	4149c4 <ferror@plt+0x10a34>
  4396a4:	mov	w22, #0x0                   	// #0
  4396a8:	ldp	x19, x20, [sp, #16]
  4396ac:	b	439620 <ferror@plt+0x35690>
  4396b0:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4396b4:	add	x2, x2, #0xf18
  4396b8:	adrp	x1, 47b000 <ferror@plt+0x77070>
  4396bc:	add	x1, x1, #0x300
  4396c0:	add	x1, x1, #0x308
  4396c4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4396c8:	add	x0, x0, #0xb60
  4396cc:	bl	4149c4 <ferror@plt+0x10a34>
  4396d0:	mov	w22, #0x0                   	// #0
  4396d4:	ldp	x19, x20, [sp, #16]
  4396d8:	b	439620 <ferror@plt+0x35690>
  4396dc:	ldr	x0, [x19, #16]
  4396e0:	cbz	x0, 43971c <ferror@plt+0x3578c>
  4396e4:	ldr	x0, [x19, #72]
  4396e8:	cbz	x0, 439724 <ferror@plt+0x35794>
  4396ec:	ldr	x1, [sp, #56]
  4396f0:	ldr	x0, [x0]
  4396f4:	bl	420198 <ferror@plt+0x1c208>
  4396f8:	str	x0, [x20]
  4396fc:	ldr	x0, [x19, #16]
  439700:	cbz	x0, 439750 <ferror@plt+0x357c0>
  439704:	ldr	x0, [x19, #72]
  439708:	ldr	x2, [sp, #56]
  43970c:	mov	x1, #0x0                   	// #0
  439710:	bl	423598 <ferror@plt+0x1f608>
  439714:	ldp	x19, x20, [sp, #16]
  439718:	b	439620 <ferror@plt+0x35690>
  43971c:	ldr	x0, [x19, #64]
  439720:	cbnz	x0, 4396ec <ferror@plt+0x3575c>
  439724:	adrp	x4, 47a000 <ferror@plt+0x76070>
  439728:	add	x4, x4, #0xf30
  43972c:	adrp	x3, 47b000 <ferror@plt+0x77070>
  439730:	add	x3, x3, #0x300
  439734:	add	x3, x3, #0x320
  439738:	mov	w2, #0x69e                 	// #1694
  43973c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  439740:	add	x1, x1, #0x948
  439744:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439748:	add	x0, x0, #0xb60
  43974c:	bl	4274b0 <ferror@plt+0x23520>
  439750:	ldr	x0, [x19, #64]
  439754:	b	439708 <ferror@plt+0x35778>
  439758:	stp	x29, x30, [sp, #-64]!
  43975c:	mov	x29, sp
  439760:	stp	x19, x20, [sp, #16]
  439764:	cbz	x0, 4397d0 <ferror@plt+0x35840>
  439768:	stp	x21, x22, [sp, #32]
  43976c:	mov	x19, x0
  439770:	mov	x21, x1
  439774:	mov	x22, x2
  439778:	mov	x20, x3
  43977c:	cbz	x1, 4397f8 <ferror@plt+0x35868>
  439780:	cbz	x3, 43978c <ferror@plt+0x357fc>
  439784:	ldr	x0, [x3]
  439788:	cbnz	x0, 439824 <ferror@plt+0x35894>
  43978c:	ldrb	w0, [x19, #94]
  439790:	tbz	w0, #3, 439850 <ferror@plt+0x358c0>
  439794:	ldr	x0, [x21, #8]
  439798:	cbnz	x0, 43987c <ferror@plt+0x358ec>
  43979c:	mov	x3, x20
  4397a0:	mov	x2, x22
  4397a4:	add	x1, sp, #0x38
  4397a8:	mov	x0, x19
  4397ac:	bl	438c78 <ferror@plt+0x34ce8>
  4397b0:	mov	w20, w0
  4397b4:	cmp	w0, #0x1
  4397b8:	b.eq	43988c <ferror@plt+0x358fc>  // b.none
  4397bc:	ldp	x21, x22, [sp, #32]
  4397c0:	mov	w0, w20
  4397c4:	ldp	x19, x20, [sp, #16]
  4397c8:	ldp	x29, x30, [sp], #64
  4397cc:	ret
  4397d0:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4397d4:	add	x2, x2, #0x8a8
  4397d8:	adrp	x1, 47b000 <ferror@plt+0x77070>
  4397dc:	add	x1, x1, #0x300
  4397e0:	add	x1, x1, #0x338
  4397e4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4397e8:	add	x0, x0, #0xb60
  4397ec:	bl	4149c4 <ferror@plt+0x10a34>
  4397f0:	mov	w20, #0x0                   	// #0
  4397f4:	b	4397c0 <ferror@plt+0x35830>
  4397f8:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4397fc:	add	x2, x2, #0xf48
  439800:	adrp	x1, 47b000 <ferror@plt+0x77070>
  439804:	add	x1, x1, #0x300
  439808:	add	x1, x1, #0x338
  43980c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439810:	add	x0, x0, #0xb60
  439814:	bl	4149c4 <ferror@plt+0x10a34>
  439818:	mov	w20, #0x0                   	// #0
  43981c:	ldp	x21, x22, [sp, #32]
  439820:	b	4397c0 <ferror@plt+0x35830>
  439824:	adrp	x2, 479000 <ferror@plt+0x75070>
  439828:	add	x2, x2, #0x730
  43982c:	adrp	x1, 47b000 <ferror@plt+0x77070>
  439830:	add	x1, x1, #0x300
  439834:	add	x1, x1, #0x338
  439838:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43983c:	add	x0, x0, #0xb60
  439840:	bl	4149c4 <ferror@plt+0x10a34>
  439844:	mov	w20, #0x0                   	// #0
  439848:	ldp	x21, x22, [sp, #32]
  43984c:	b	4397c0 <ferror@plt+0x35830>
  439850:	adrp	x2, 47a000 <ferror@plt+0x76070>
  439854:	add	x2, x2, #0xf18
  439858:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43985c:	add	x1, x1, #0x300
  439860:	add	x1, x1, #0x338
  439864:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439868:	add	x0, x0, #0xb60
  43986c:	bl	4149c4 <ferror@plt+0x10a34>
  439870:	mov	w20, #0x0                   	// #0
  439874:	ldp	x21, x22, [sp, #32]
  439878:	b	4397c0 <ferror@plt+0x35830>
  43987c:	mov	x1, #0x0                   	// #0
  439880:	mov	x0, x21
  439884:	bl	422610 <ferror@plt+0x1e680>
  439888:	b	43979c <ferror@plt+0x3580c>
  43988c:	ldr	x0, [x19, #16]
  439890:	cbz	x0, 4398cc <ferror@plt+0x3593c>
  439894:	ldr	x0, [x19, #72]
  439898:	cbz	x0, 4398d4 <ferror@plt+0x35944>
  43989c:	ldr	x2, [sp, #56]
  4398a0:	ldr	x1, [x0]
  4398a4:	mov	x0, x21
  4398a8:	bl	422a44 <ferror@plt+0x1eab4>
  4398ac:	ldr	x0, [x19, #16]
  4398b0:	cbz	x0, 439900 <ferror@plt+0x35970>
  4398b4:	ldr	x0, [x19, #72]
  4398b8:	ldr	x2, [sp, #56]
  4398bc:	mov	x1, #0x0                   	// #0
  4398c0:	bl	423598 <ferror@plt+0x1f608>
  4398c4:	ldp	x21, x22, [sp, #32]
  4398c8:	b	4397c0 <ferror@plt+0x35830>
  4398cc:	ldr	x0, [x19, #64]
  4398d0:	cbnz	x0, 43989c <ferror@plt+0x3590c>
  4398d4:	adrp	x4, 47a000 <ferror@plt+0x76070>
  4398d8:	add	x4, x4, #0xf30
  4398dc:	adrp	x3, 47b000 <ferror@plt+0x77070>
  4398e0:	add	x3, x3, #0x300
  4398e4:	add	x3, x3, #0x358
  4398e8:	mov	w2, #0x6cc                 	// #1740
  4398ec:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4398f0:	add	x1, x1, #0x948
  4398f4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4398f8:	add	x0, x0, #0xb60
  4398fc:	bl	4274b0 <ferror@plt+0x23520>
  439900:	ldr	x0, [x19, #64]
  439904:	b	4398b8 <ferror@plt+0x35928>
  439908:	stp	x29, x30, [sp, #-48]!
  43990c:	mov	x29, sp
  439910:	cbz	x0, 4399c0 <ferror@plt+0x35a30>
  439914:	stp	x19, x20, [sp, #16]
  439918:	stp	x21, x22, [sp, #32]
  43991c:	mov	x19, x0
  439920:	mov	x21, x1
  439924:	mov	x22, x2
  439928:	mov	x20, x3
  43992c:	cbz	x3, 439938 <ferror@plt+0x359a8>
  439930:	ldr	x0, [x3]
  439934:	cbnz	x0, 4399e8 <ferror@plt+0x35a58>
  439938:	ldrb	w0, [x19, #94]
  43993c:	tbz	w0, #3, 439a18 <ferror@plt+0x35a88>
  439940:	cbz	x21, 439948 <ferror@plt+0x359b8>
  439944:	str	xzr, [x21]
  439948:	cbz	x22, 439950 <ferror@plt+0x359c0>
  43994c:	str	xzr, [x22]
  439950:	ldrb	w0, [x19, #94]
  439954:	tbz	w0, #0, 439a48 <ferror@plt+0x35ab8>
  439958:	mov	x1, x20
  43995c:	mov	x0, x19
  439960:	bl	438644 <ferror@plt+0x346b4>
  439964:	cmp	w0, #0x1
  439968:	b.eq	439958 <ferror@plt+0x359c8>  // b.none
  43996c:	cmp	w0, #0x2
  439970:	b.ne	439b40 <ferror@plt+0x35bb0>  // b.any
  439974:	ldr	x0, [x19, #16]
  439978:	cbz	x0, 439aa0 <ferror@plt+0x35b10>
  43997c:	ldr	x1, [x19, #64]
  439980:	ldr	x1, [x1, #8]
  439984:	cbnz	x1, 439a74 <ferror@plt+0x35ae4>
  439988:	ldr	x1, [x19, #72]
  43998c:	cmp	x1, #0x0
  439990:	cset	w1, eq  // eq = none
  439994:	cbz	w1, 439ab0 <ferror@plt+0x35b20>
  439998:	mov	w0, #0x1                   	// #1
  43999c:	cbz	x21, 439b50 <ferror@plt+0x35bc0>
  4399a0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4399a4:	add	x0, x0, #0x898
  4399a8:	bl	4200fc <ferror@plt+0x1c16c>
  4399ac:	str	x0, [x21]
  4399b0:	mov	w0, #0x1                   	// #1
  4399b4:	ldp	x19, x20, [sp, #16]
  4399b8:	ldp	x21, x22, [sp, #32]
  4399bc:	b	439b48 <ferror@plt+0x35bb8>
  4399c0:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4399c4:	add	x2, x2, #0x8a8
  4399c8:	adrp	x1, 47b000 <ferror@plt+0x77070>
  4399cc:	add	x1, x1, #0x300
  4399d0:	add	x1, x1, #0x378
  4399d4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4399d8:	add	x0, x0, #0xb60
  4399dc:	bl	4149c4 <ferror@plt+0x10a34>
  4399e0:	mov	w0, #0x0                   	// #0
  4399e4:	b	439b48 <ferror@plt+0x35bb8>
  4399e8:	adrp	x2, 479000 <ferror@plt+0x75070>
  4399ec:	add	x2, x2, #0x730
  4399f0:	adrp	x1, 47b000 <ferror@plt+0x77070>
  4399f4:	add	x1, x1, #0x300
  4399f8:	add	x1, x1, #0x378
  4399fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439a00:	add	x0, x0, #0xb60
  439a04:	bl	4149c4 <ferror@plt+0x10a34>
  439a08:	mov	w0, #0x0                   	// #0
  439a0c:	ldp	x19, x20, [sp, #16]
  439a10:	ldp	x21, x22, [sp, #32]
  439a14:	b	439b48 <ferror@plt+0x35bb8>
  439a18:	adrp	x2, 47a000 <ferror@plt+0x76070>
  439a1c:	add	x2, x2, #0xf18
  439a20:	adrp	x1, 47b000 <ferror@plt+0x77070>
  439a24:	add	x1, x1, #0x300
  439a28:	add	x1, x1, #0x378
  439a2c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439a30:	add	x0, x0, #0xb60
  439a34:	bl	4149c4 <ferror@plt+0x10a34>
  439a38:	mov	w0, #0x0                   	// #0
  439a3c:	ldp	x19, x20, [sp, #16]
  439a40:	ldp	x21, x22, [sp, #32]
  439a44:	b	439b48 <ferror@plt+0x35bb8>
  439a48:	bl	436178 <ferror@plt+0x321e8>
  439a4c:	adrp	x3, 47a000 <ferror@plt+0x76070>
  439a50:	add	x3, x3, #0xf58
  439a54:	mov	w2, #0x2                   	// #2
  439a58:	mov	w1, w0
  439a5c:	mov	x0, x20
  439a60:	bl	409844 <ferror@plt+0x58b4>
  439a64:	mov	w0, #0x0                   	// #0
  439a68:	ldp	x19, x20, [sp, #16]
  439a6c:	ldp	x21, x22, [sp, #32]
  439a70:	b	439b48 <ferror@plt+0x35bb8>
  439a74:	bl	436178 <ferror@plt+0x321e8>
  439a78:	adrp	x3, 47a000 <ferror@plt+0x76070>
  439a7c:	add	x3, x3, #0xce0
  439a80:	mov	w2, #0x3                   	// #3
  439a84:	mov	w1, w0
  439a88:	mov	x0, x20
  439a8c:	bl	409844 <ferror@plt+0x58b4>
  439a90:	mov	w0, #0x0                   	// #0
  439a94:	ldp	x19, x20, [sp, #16]
  439a98:	ldp	x21, x22, [sp, #32]
  439a9c:	b	439b48 <ferror@plt+0x35bb8>
  439aa0:	ldr	x1, [x19, #64]
  439aa4:	cmp	x1, #0x0
  439aa8:	cset	w1, eq  // eq = none
  439aac:	b	439994 <ferror@plt+0x35a04>
  439ab0:	cbz	x22, 439ac4 <ferror@plt+0x35b34>
  439ab4:	cbz	x0, 439afc <ferror@plt+0x35b6c>
  439ab8:	ldr	x0, [x19, #72]
  439abc:	ldr	x0, [x0, #8]
  439ac0:	str	x0, [x22]
  439ac4:	cbz	x21, 439b0c <ferror@plt+0x35b7c>
  439ac8:	ldr	x0, [x19, #16]
  439acc:	cbz	x0, 439b04 <ferror@plt+0x35b74>
  439ad0:	ldr	x0, [x19, #72]
  439ad4:	mov	w1, #0x0                   	// #0
  439ad8:	bl	4224b4 <ferror@plt+0x1e524>
  439adc:	str	x0, [x21]
  439ae0:	ldr	x0, [x19, #16]
  439ae4:	cbz	x0, 439b2c <ferror@plt+0x35b9c>
  439ae8:	str	xzr, [x19, #72]
  439aec:	mov	w0, #0x1                   	// #1
  439af0:	ldp	x19, x20, [sp, #16]
  439af4:	ldp	x21, x22, [sp, #32]
  439af8:	b	439b48 <ferror@plt+0x35bb8>
  439afc:	ldr	x0, [x19, #64]
  439b00:	b	439abc <ferror@plt+0x35b2c>
  439b04:	ldr	x0, [x19, #64]
  439b08:	b	439ad4 <ferror@plt+0x35b44>
  439b0c:	ldr	x0, [x19, #16]
  439b10:	cbz	x0, 439b24 <ferror@plt+0x35b94>
  439b14:	ldr	x0, [x19, #72]
  439b18:	mov	w1, #0x1                   	// #1
  439b1c:	bl	4224b4 <ferror@plt+0x1e524>
  439b20:	b	439ae0 <ferror@plt+0x35b50>
  439b24:	ldr	x0, [x19, #64]
  439b28:	b	439b18 <ferror@plt+0x35b88>
  439b2c:	str	xzr, [x19, #64]
  439b30:	mov	w0, #0x1                   	// #1
  439b34:	ldp	x19, x20, [sp, #16]
  439b38:	ldp	x21, x22, [sp, #32]
  439b3c:	b	439b48 <ferror@plt+0x35bb8>
  439b40:	ldp	x19, x20, [sp, #16]
  439b44:	ldp	x21, x22, [sp, #32]
  439b48:	ldp	x29, x30, [sp], #48
  439b4c:	ret
  439b50:	ldp	x19, x20, [sp, #16]
  439b54:	ldp	x21, x22, [sp, #32]
  439b58:	b	439b48 <ferror@plt+0x35bb8>
  439b5c:	stp	x29, x30, [sp, #-96]!
  439b60:	mov	x29, sp
  439b64:	cbz	x0, 439bf4 <ferror@plt+0x35c64>
  439b68:	stp	x19, x20, [sp, #16]
  439b6c:	stp	x21, x22, [sp, #32]
  439b70:	stp	x23, x24, [sp, #48]
  439b74:	mov	x19, x0
  439b78:	mov	x23, x1
  439b7c:	mov	x21, x2
  439b80:	mov	x22, x3
  439b84:	mov	x20, x4
  439b88:	cbz	x4, 439b94 <ferror@plt+0x35c04>
  439b8c:	ldr	x0, [x4]
  439b90:	cbnz	x0, 439c1c <ferror@plt+0x35c8c>
  439b94:	ldrb	w0, [x19, #94]
  439b98:	tbz	w0, #3, 439c50 <ferror@plt+0x35cc0>
  439b9c:	cbz	x21, 439c84 <ferror@plt+0x35cf4>
  439ba0:	cbz	x23, 439ca4 <ferror@plt+0x35d14>
  439ba4:	tbnz	w0, #0, 439d08 <ferror@plt+0x35d78>
  439ba8:	ldr	x0, [x19, #64]
  439bac:	cbz	x0, 439bb8 <ferror@plt+0x35c28>
  439bb0:	ldr	x0, [x0, #8]
  439bb4:	cbnz	x0, 439cd8 <ferror@plt+0x35d48>
  439bb8:	ldr	x0, [x19, #8]
  439bbc:	ldr	x5, [x0]
  439bc0:	mov	x4, x20
  439bc4:	add	x3, sp, #0x58
  439bc8:	mov	x2, x21
  439bcc:	mov	x1, x23
  439bd0:	mov	x0, x19
  439bd4:	blr	x5
  439bd8:	cbz	x22, 439f9c <ferror@plt+0x3600c>
  439bdc:	ldr	x1, [sp, #88]
  439be0:	str	x1, [x22]
  439be4:	ldp	x19, x20, [sp, #16]
  439be8:	ldp	x21, x22, [sp, #32]
  439bec:	ldp	x23, x24, [sp, #48]
  439bf0:	b	439c9c <ferror@plt+0x35d0c>
  439bf4:	adrp	x2, 47a000 <ferror@plt+0x76070>
  439bf8:	add	x2, x2, #0x8a8
  439bfc:	adrp	x1, 47b000 <ferror@plt+0x77070>
  439c00:	add	x1, x1, #0x300
  439c04:	add	x1, x1, #0x398
  439c08:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439c0c:	add	x0, x0, #0xb60
  439c10:	bl	4149c4 <ferror@plt+0x10a34>
  439c14:	mov	w0, #0x0                   	// #0
  439c18:	b	439c9c <ferror@plt+0x35d0c>
  439c1c:	adrp	x2, 479000 <ferror@plt+0x75070>
  439c20:	add	x2, x2, #0x730
  439c24:	adrp	x1, 47b000 <ferror@plt+0x77070>
  439c28:	add	x1, x1, #0x300
  439c2c:	add	x1, x1, #0x398
  439c30:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439c34:	add	x0, x0, #0xb60
  439c38:	bl	4149c4 <ferror@plt+0x10a34>
  439c3c:	mov	w0, #0x0                   	// #0
  439c40:	ldp	x19, x20, [sp, #16]
  439c44:	ldp	x21, x22, [sp, #32]
  439c48:	ldp	x23, x24, [sp, #48]
  439c4c:	b	439c9c <ferror@plt+0x35d0c>
  439c50:	adrp	x2, 47a000 <ferror@plt+0x76070>
  439c54:	add	x2, x2, #0xf18
  439c58:	adrp	x1, 47b000 <ferror@plt+0x77070>
  439c5c:	add	x1, x1, #0x300
  439c60:	add	x1, x1, #0x398
  439c64:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439c68:	add	x0, x0, #0xb60
  439c6c:	bl	4149c4 <ferror@plt+0x10a34>
  439c70:	mov	w0, #0x0                   	// #0
  439c74:	ldp	x19, x20, [sp, #16]
  439c78:	ldp	x21, x22, [sp, #32]
  439c7c:	ldp	x23, x24, [sp, #48]
  439c80:	b	439c9c <ferror@plt+0x35d0c>
  439c84:	mov	w0, #0x1                   	// #1
  439c88:	cbz	x22, 439f8c <ferror@plt+0x35ffc>
  439c8c:	str	xzr, [x22]
  439c90:	ldp	x19, x20, [sp, #16]
  439c94:	ldp	x21, x22, [sp, #32]
  439c98:	ldp	x23, x24, [sp, #48]
  439c9c:	ldp	x29, x30, [sp], #96
  439ca0:	ret
  439ca4:	adrp	x2, 47a000 <ferror@plt+0x76070>
  439ca8:	add	x2, x2, #0xf88
  439cac:	adrp	x1, 47b000 <ferror@plt+0x77070>
  439cb0:	add	x1, x1, #0x300
  439cb4:	add	x1, x1, #0x398
  439cb8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439cbc:	add	x0, x0, #0xb60
  439cc0:	bl	4149c4 <ferror@plt+0x10a34>
  439cc4:	mov	w0, #0x0                   	// #0
  439cc8:	ldp	x19, x20, [sp, #16]
  439ccc:	ldp	x21, x22, [sp, #32]
  439cd0:	ldp	x23, x24, [sp, #48]
  439cd4:	b	439c9c <ferror@plt+0x35d0c>
  439cd8:	stp	x25, x26, [sp, #64]
  439cdc:	adrp	x4, 47a000 <ferror@plt+0x76070>
  439ce0:	add	x4, x4, #0xd58
  439ce4:	adrp	x3, 47b000 <ferror@plt+0x77070>
  439ce8:	add	x3, x3, #0x300
  439cec:	add	x3, x3, #0x3b0
  439cf0:	mov	w2, #0x7fa                 	// #2042
  439cf4:	adrp	x1, 47a000 <ferror@plt+0x76070>
  439cf8:	add	x1, x1, #0x948
  439cfc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439d00:	add	x0, x0, #0xb60
  439d04:	bl	4274b0 <ferror@plt+0x23520>
  439d08:	stp	x25, x26, [sp, #64]
  439d0c:	mov	w0, #0x1                   	// #1
  439d10:	mov	w26, w0
  439d14:	mov	w25, #0x0                   	// #0
  439d18:	mov	x24, #0x0                   	// #0
  439d1c:	b	439d54 <ferror@plt+0x35dc4>
  439d20:	ldr	x1, [x19, #64]
  439d24:	cbnz	x1, 439d34 <ferror@plt+0x35da4>
  439d28:	mov	w3, w25
  439d2c:	mov	x1, x24
  439d30:	b	439d3c <ferror@plt+0x35dac>
  439d34:	ldr	x1, [x1, #8]
  439d38:	mov	w3, w26
  439d3c:	cmp	w0, #0x1
  439d40:	ccmp	x1, x21, #0x2, eq  // eq = none
  439d44:	b.cs	439d70 <ferror@plt+0x35de0>  // b.hs, b.nlast
  439d48:	mov	x1, x20
  439d4c:	mov	x0, x19
  439d50:	bl	438644 <ferror@plt+0x346b4>
  439d54:	ldr	x2, [x19, #16]
  439d58:	cbz	x2, 439d20 <ferror@plt+0x35d90>
  439d5c:	ldr	x1, [x19, #72]
  439d60:	cbnz	x1, 439d34 <ferror@plt+0x35da4>
  439d64:	mov	w3, w25
  439d68:	mov	x1, x24
  439d6c:	b	439d3c <ferror@plt+0x35dac>
  439d70:	cbz	w3, 439d84 <ferror@plt+0x35df4>
  439d74:	cbz	x2, 439db4 <ferror@plt+0x35e24>
  439d78:	ldr	x1, [x19, #72]
  439d7c:	ldr	x1, [x1, #8]
  439d80:	cbnz	x1, 439e20 <ferror@plt+0x35e90>
  439d84:	cmp	w0, #0x1
  439d88:	b.eq	439dbc <ferror@plt+0x35e2c>  // b.none
  439d8c:	cmp	x2, #0x0
  439d90:	ccmp	w0, #0x2, #0x0, ne  // ne = any
  439d94:	b.eq	439de8 <ferror@plt+0x35e58>  // b.none
  439d98:	cbz	x22, 439fac <ferror@plt+0x3601c>
  439d9c:	str	xzr, [x22]
  439da0:	ldp	x19, x20, [sp, #16]
  439da4:	ldp	x21, x22, [sp, #32]
  439da8:	ldp	x23, x24, [sp, #48]
  439dac:	ldp	x25, x26, [sp, #64]
  439db0:	b	439c9c <ferror@plt+0x35d0c>
  439db4:	ldr	x1, [x19, #64]
  439db8:	b	439d7c <ferror@plt+0x35dec>
  439dbc:	adrp	x4, 47a000 <ferror@plt+0x76070>
  439dc0:	add	x4, x4, #0xf98
  439dc4:	adrp	x3, 47b000 <ferror@plt+0x77070>
  439dc8:	add	x3, x3, #0x300
  439dcc:	add	x3, x3, #0x3b0
  439dd0:	mov	w2, #0x80d                 	// #2061
  439dd4:	adrp	x1, 47a000 <ferror@plt+0x76070>
  439dd8:	add	x1, x1, #0x948
  439ddc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439de0:	add	x0, x0, #0xb60
  439de4:	bl	4274b0 <ferror@plt+0x23520>
  439de8:	ldr	x1, [x19, #64]
  439dec:	mov	w0, #0x2                   	// #2
  439df0:	cbz	x1, 439d98 <ferror@plt+0x35e08>
  439df4:	ldr	x1, [x1, #8]
  439df8:	cbz	x1, 439d98 <ferror@plt+0x35e08>
  439dfc:	bl	436178 <ferror@plt+0x321e8>
  439e00:	adrp	x3, 47a000 <ferror@plt+0x76070>
  439e04:	add	x3, x3, #0xc68
  439e08:	mov	w2, #0x3                   	// #3
  439e0c:	mov	w1, w0
  439e10:	mov	x0, x20
  439e14:	bl	409844 <ferror@plt+0x58b4>
  439e18:	mov	w0, #0x0                   	// #0
  439e1c:	b	439d98 <ferror@plt+0x35e08>
  439e20:	cbz	w0, 439e60 <ferror@plt+0x35ed0>
  439e24:	ldr	x0, [x19, #16]
  439e28:	cbz	x0, 439e6c <ferror@plt+0x35edc>
  439e2c:	ldr	x0, [x19, #72]
  439e30:	cbnz	x0, 439ed0 <ferror@plt+0x35f40>
  439e34:	adrp	x4, 47a000 <ferror@plt+0x76070>
  439e38:	add	x4, x4, #0xfb8
  439e3c:	adrp	x3, 47b000 <ferror@plt+0x77070>
  439e40:	add	x3, x3, #0x300
  439e44:	add	x3, x3, #0x3b0
  439e48:	mov	w2, #0x823                 	// #2083
  439e4c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  439e50:	add	x1, x1, #0x948
  439e54:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439e58:	add	x0, x0, #0xb60
  439e5c:	bl	4274b0 <ferror@plt+0x23520>
  439e60:	mov	x0, x20
  439e64:	bl	409914 <ferror@plt+0x5984>
  439e68:	b	439e24 <ferror@plt+0x35e94>
  439e6c:	ldr	x0, [x19, #64]
  439e70:	cbz	x0, 439e34 <ferror@plt+0x35ea4>
  439e74:	ldr	x20, [x0, #8]
  439e78:	cmp	x20, x21
  439e7c:	csel	x20, x20, x21, ls  // ls = plast
  439e80:	cbz	x20, 439e34 <ferror@plt+0x35ea4>
  439e84:	ldr	x6, [x19, #64]
  439e88:	mov	x2, x20
  439e8c:	ldr	x1, [x6]
  439e90:	mov	x0, x23
  439e94:	bl	403460 <memcpy@plt>
  439e98:	ldr	x0, [x19, #16]
  439e9c:	cbz	x0, 439f84 <ferror@plt+0x35ff4>
  439ea0:	ldr	x0, [x19, #72]
  439ea4:	mov	x2, x20
  439ea8:	mov	x1, #0x0                   	// #0
  439eac:	bl	423598 <ferror@plt+0x1f608>
  439eb0:	mov	w0, #0x1                   	// #1
  439eb4:	cbz	x22, 439fc0 <ferror@plt+0x36030>
  439eb8:	str	x20, [x22]
  439ebc:	ldp	x19, x20, [sp, #16]
  439ec0:	ldp	x21, x22, [sp, #32]
  439ec4:	ldp	x23, x24, [sp, #48]
  439ec8:	ldp	x25, x26, [sp, #64]
  439ecc:	b	439c9c <ferror@plt+0x35d0c>
  439ed0:	ldr	x20, [x0, #8]
  439ed4:	cmp	x20, x21
  439ed8:	csel	x20, x20, x21, ls  // ls = plast
  439edc:	cbz	x20, 439e34 <ferror@plt+0x35ea4>
  439ee0:	ldr	x6, [x19, #72]
  439ee4:	ldr	x5, [x6]
  439ee8:	adrp	x0, 45a000 <ferror@plt+0x56070>
  439eec:	ldr	x4, [x0, #3824]
  439ef0:	mov	x0, x5
  439ef4:	add	x3, x5, x20
  439ef8:	ldrb	w1, [x0]
  439efc:	ldrb	w2, [x4, x1]
  439f00:	mov	x1, x0
  439f04:	add	x0, x0, x2
  439f08:	cmp	x1, x0
  439f0c:	b.eq	439f58 <ferror@plt+0x35fc8>  // b.none
  439f10:	cmp	x3, x0
  439f14:	b.hi	439ef8 <ferror@plt+0x35f68>  // b.pmore
  439f18:	cmp	x3, x0
  439f1c:	b.cs	439e88 <ferror@plt+0x35ef8>  // b.hs, b.nlast
  439f20:	subs	x20, x1, x5
  439f24:	ccmp	x21, #0x5, #0x0, eq  // eq = none
  439f28:	b.ls	439e88 <ferror@plt+0x35ef8>  // b.plast
  439f2c:	adrp	x4, 47a000 <ferror@plt+0x76070>
  439f30:	add	x4, x4, #0xfe0
  439f34:	adrp	x3, 47b000 <ferror@plt+0x77070>
  439f38:	add	x3, x3, #0x300
  439f3c:	add	x3, x3, #0x3b0
  439f40:	mov	w2, #0x839                 	// #2105
  439f44:	adrp	x1, 47a000 <ferror@plt+0x76070>
  439f48:	add	x1, x1, #0x948
  439f4c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439f50:	add	x0, x0, #0xb60
  439f54:	bl	4274b0 <ferror@plt+0x23520>
  439f58:	adrp	x4, 47a000 <ferror@plt+0x76070>
  439f5c:	add	x4, x4, #0xfc8
  439f60:	adrp	x3, 47b000 <ferror@plt+0x77070>
  439f64:	add	x3, x3, #0x300
  439f68:	add	x3, x3, #0x3b0
  439f6c:	mov	w2, #0x832                 	// #2098
  439f70:	adrp	x1, 47a000 <ferror@plt+0x76070>
  439f74:	add	x1, x1, #0x948
  439f78:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439f7c:	add	x0, x0, #0xb60
  439f80:	bl	4274b0 <ferror@plt+0x23520>
  439f84:	ldr	x0, [x19, #64]
  439f88:	b	439ea4 <ferror@plt+0x35f14>
  439f8c:	ldp	x19, x20, [sp, #16]
  439f90:	ldp	x21, x22, [sp, #32]
  439f94:	ldp	x23, x24, [sp, #48]
  439f98:	b	439c9c <ferror@plt+0x35d0c>
  439f9c:	ldp	x19, x20, [sp, #16]
  439fa0:	ldp	x21, x22, [sp, #32]
  439fa4:	ldp	x23, x24, [sp, #48]
  439fa8:	b	439c9c <ferror@plt+0x35d0c>
  439fac:	ldp	x19, x20, [sp, #16]
  439fb0:	ldp	x21, x22, [sp, #32]
  439fb4:	ldp	x23, x24, [sp, #48]
  439fb8:	ldp	x25, x26, [sp, #64]
  439fbc:	b	439c9c <ferror@plt+0x35d0c>
  439fc0:	ldp	x19, x20, [sp, #16]
  439fc4:	ldp	x21, x22, [sp, #32]
  439fc8:	ldp	x23, x24, [sp, #48]
  439fcc:	ldp	x25, x26, [sp, #64]
  439fd0:	b	439c9c <ferror@plt+0x35d0c>
  439fd4:	stp	x29, x30, [sp, #-48]!
  439fd8:	mov	x29, sp
  439fdc:	cbz	x0, 43a044 <ferror@plt+0x360b4>
  439fe0:	stp	x19, x20, [sp, #16]
  439fe4:	str	x21, [sp, #32]
  439fe8:	mov	x19, x0
  439fec:	mov	x21, x1
  439ff0:	mov	x20, x2
  439ff4:	ldr	x0, [x0, #16]
  439ff8:	cbz	x0, 43a06c <ferror@plt+0x360dc>
  439ffc:	cbz	x2, 43a008 <ferror@plt+0x36078>
  43a000:	ldr	x0, [x2]
  43a004:	cbnz	x0, 43a09c <ferror@plt+0x3610c>
  43a008:	ldrb	w1, [x19, #94]
  43a00c:	mov	w0, #0x1                   	// #1
  43a010:	tbnz	w1, #3, 43a0e0 <ferror@plt+0x36150>
  43a014:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43a018:	add	x2, x2, #0xf18
  43a01c:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43a020:	add	x1, x1, #0x300
  43a024:	add	x1, x1, #0x3c8
  43a028:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a02c:	add	x0, x0, #0xb60
  43a030:	bl	4149c4 <ferror@plt+0x10a34>
  43a034:	mov	w0, #0x0                   	// #0
  43a038:	ldp	x19, x20, [sp, #16]
  43a03c:	ldr	x21, [sp, #32]
  43a040:	b	43a178 <ferror@plt+0x361e8>
  43a044:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43a048:	add	x2, x2, #0x8a8
  43a04c:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43a050:	add	x1, x1, #0x300
  43a054:	add	x1, x1, #0x3c8
  43a058:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a05c:	add	x0, x0, #0xb60
  43a060:	bl	4149c4 <ferror@plt+0x10a34>
  43a064:	mov	w0, #0x0                   	// #0
  43a068:	b	43a178 <ferror@plt+0x361e8>
  43a06c:	adrp	x2, 47b000 <ferror@plt+0x77070>
  43a070:	add	x2, x2, #0x0
  43a074:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43a078:	add	x1, x1, #0x300
  43a07c:	add	x1, x1, #0x3c8
  43a080:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a084:	add	x0, x0, #0xb60
  43a088:	bl	4149c4 <ferror@plt+0x10a34>
  43a08c:	mov	w0, #0x0                   	// #0
  43a090:	ldp	x19, x20, [sp, #16]
  43a094:	ldr	x21, [sp, #32]
  43a098:	b	43a178 <ferror@plt+0x361e8>
  43a09c:	adrp	x2, 479000 <ferror@plt+0x75070>
  43a0a0:	add	x2, x2, #0x730
  43a0a4:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43a0a8:	add	x1, x1, #0x300
  43a0ac:	add	x1, x1, #0x3c8
  43a0b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a0b4:	add	x0, x0, #0xb60
  43a0b8:	bl	4149c4 <ferror@plt+0x10a34>
  43a0bc:	mov	w0, #0x0                   	// #0
  43a0c0:	ldp	x19, x20, [sp, #16]
  43a0c4:	ldr	x21, [sp, #32]
  43a0c8:	b	43a178 <ferror@plt+0x361e8>
  43a0cc:	cmp	w0, #0x1
  43a0d0:	b.ne	43a148 <ferror@plt+0x361b8>  // b.any
  43a0d4:	mov	x1, x20
  43a0d8:	mov	x0, x19
  43a0dc:	bl	438644 <ferror@plt+0x346b4>
  43a0e0:	ldr	x3, [x19, #72]
  43a0e4:	cbz	x3, 43a0cc <ferror@plt+0x3613c>
  43a0e8:	ldr	x2, [x3, #8]
  43a0ec:	cbz	x2, 43a0cc <ferror@plt+0x3613c>
  43a0f0:	ldr	x1, [x19, #16]
  43a0f4:	cbz	x1, 43a180 <ferror@plt+0x361f0>
  43a0f8:	ldr	x1, [x3, #8]
  43a0fc:	cbz	x1, 43a154 <ferror@plt+0x361c4>
  43a100:	cbz	w0, 43a1ec <ferror@plt+0x3625c>
  43a104:	cbz	x21, 43a118 <ferror@plt+0x36188>
  43a108:	ldr	x0, [x19, #72]
  43a10c:	ldr	x0, [x0]
  43a110:	bl	42b810 <ferror@plt+0x27880>
  43a114:	str	w0, [x21]
  43a118:	ldr	x0, [x19, #72]
  43a11c:	ldr	x1, [x0]
  43a120:	ldrb	w1, [x1]
  43a124:	adrp	x2, 45a000 <ferror@plt+0x56070>
  43a128:	ldr	x2, [x2, #3824]
  43a12c:	ldrb	w2, [x2, x1]
  43a130:	mov	x1, #0x0                   	// #0
  43a134:	bl	423598 <ferror@plt+0x1f608>
  43a138:	mov	w0, #0x1                   	// #1
  43a13c:	ldp	x19, x20, [sp, #16]
  43a140:	ldr	x21, [sp, #32]
  43a144:	b	43a178 <ferror@plt+0x361e8>
  43a148:	ldr	x1, [x19, #16]
  43a14c:	cbz	x1, 43a180 <ferror@plt+0x361f0>
  43a150:	cbnz	x3, 43a0f8 <ferror@plt+0x36168>
  43a154:	cmp	w0, #0x1
  43a158:	b.eq	43a18c <ferror@plt+0x361fc>  // b.none
  43a15c:	cmp	w0, #0x2
  43a160:	b.eq	43a1b8 <ferror@plt+0x36228>  // b.none
  43a164:	cbz	x21, 43a1f8 <ferror@plt+0x36268>
  43a168:	mov	w1, #0xffffffff            	// #-1
  43a16c:	str	w1, [x21]
  43a170:	ldp	x19, x20, [sp, #16]
  43a174:	ldr	x21, [sp, #32]
  43a178:	ldp	x29, x30, [sp], #48
  43a17c:	ret
  43a180:	ldr	x3, [x19, #64]
  43a184:	cbnz	x3, 43a0f8 <ferror@plt+0x36168>
  43a188:	b	43a154 <ferror@plt+0x361c4>
  43a18c:	adrp	x4, 47a000 <ferror@plt+0x76070>
  43a190:	add	x4, x4, #0xf98
  43a194:	adrp	x3, 47b000 <ferror@plt+0x77070>
  43a198:	add	x3, x3, #0x300
  43a19c:	add	x3, x3, #0x3e8
  43a1a0:	mov	w2, #0x865                 	// #2149
  43a1a4:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a1a8:	add	x1, x1, #0x948
  43a1ac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a1b0:	add	x0, x0, #0xb60
  43a1b4:	bl	4274b0 <ferror@plt+0x23520>
  43a1b8:	ldr	x1, [x19, #64]
  43a1bc:	cbz	x1, 43a164 <ferror@plt+0x361d4>
  43a1c0:	ldr	x1, [x1, #8]
  43a1c4:	cbz	x1, 43a164 <ferror@plt+0x361d4>
  43a1c8:	bl	436178 <ferror@plt+0x321e8>
  43a1cc:	adrp	x3, 47a000 <ferror@plt+0x76070>
  43a1d0:	add	x3, x3, #0xc68
  43a1d4:	mov	w2, #0x3                   	// #3
  43a1d8:	mov	w1, w0
  43a1dc:	mov	x0, x20
  43a1e0:	bl	409844 <ferror@plt+0x58b4>
  43a1e4:	mov	w0, #0x0                   	// #0
  43a1e8:	b	43a164 <ferror@plt+0x361d4>
  43a1ec:	mov	x0, x20
  43a1f0:	bl	409914 <ferror@plt+0x5984>
  43a1f4:	b	43a104 <ferror@plt+0x36174>
  43a1f8:	ldp	x19, x20, [sp, #16]
  43a1fc:	ldr	x21, [sp, #32]
  43a200:	b	43a178 <ferror@plt+0x361e8>
  43a204:	stp	x29, x30, [sp, #-144]!
  43a208:	mov	x29, sp
  43a20c:	stp	x23, x24, [sp, #48]
  43a210:	cbz	x0, 43a2c0 <ferror@plt+0x36330>
  43a214:	stp	x19, x20, [sp, #16]
  43a218:	stp	x21, x22, [sp, #32]
  43a21c:	mov	x19, x0
  43a220:	mov	x22, x1
  43a224:	mov	x21, x2
  43a228:	mov	x23, x3
  43a22c:	mov	x20, x4
  43a230:	cbz	x4, 43a23c <ferror@plt+0x362ac>
  43a234:	ldr	x0, [x4]
  43a238:	cbnz	x0, 43a2e8 <ferror@plt+0x36358>
  43a23c:	ldrb	w24, [x19, #94]
  43a240:	tbz	w24, #4, 43a318 <ferror@plt+0x36388>
  43a244:	cmp	x21, #0x0
  43a248:	ccmp	x22, #0x0, #0x4, lt  // lt = tstop
  43a24c:	b.eq	43a348 <ferror@plt+0x363b8>  // b.none
  43a250:	mov	x0, x22
  43a254:	bl	4034d0 <strlen@plt>
  43a258:	mov	x21, x0
  43a25c:	cbz	x0, 43a380 <ferror@plt+0x363f0>
  43a260:	cmp	x21, #0x0
  43a264:	b.le	43a3a4 <ferror@plt+0x36414>
  43a268:	tbnz	w24, #0, 43a43c <ferror@plt+0x364ac>
  43a26c:	ldr	x0, [x19, #80]
  43a270:	cbz	x0, 43a27c <ferror@plt+0x362ec>
  43a274:	ldr	x0, [x0, #8]
  43a278:	cbnz	x0, 43a3d4 <ferror@plt+0x36444>
  43a27c:	ldrb	w0, [x19, #88]
  43a280:	cbnz	w0, 43a408 <ferror@plt+0x36478>
  43a284:	ldr	x0, [x19, #8]
  43a288:	ldr	x5, [x0, #8]
  43a28c:	mov	x4, x20
  43a290:	add	x3, sp, #0x88
  43a294:	mov	x2, x21
  43a298:	mov	x1, x22
  43a29c:	mov	x0, x19
  43a2a0:	blr	x5
  43a2a4:	mov	w24, w0
  43a2a8:	cbz	x23, 43abd8 <ferror@plt+0x36c48>
  43a2ac:	ldr	x0, [sp, #136]
  43a2b0:	str	x0, [x23]
  43a2b4:	ldp	x19, x20, [sp, #16]
  43a2b8:	ldp	x21, x22, [sp, #32]
  43a2bc:	b	43a394 <ferror@plt+0x36404>
  43a2c0:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43a2c4:	add	x2, x2, #0x8a8
  43a2c8:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43a2cc:	add	x1, x1, #0x300
  43a2d0:	add	x1, x1, #0x408
  43a2d4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a2d8:	add	x0, x0, #0xb60
  43a2dc:	bl	4149c4 <ferror@plt+0x10a34>
  43a2e0:	mov	w24, #0x0                   	// #0
  43a2e4:	b	43a394 <ferror@plt+0x36404>
  43a2e8:	adrp	x2, 479000 <ferror@plt+0x75070>
  43a2ec:	add	x2, x2, #0x730
  43a2f0:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43a2f4:	add	x1, x1, #0x300
  43a2f8:	add	x1, x1, #0x408
  43a2fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a300:	add	x0, x0, #0xb60
  43a304:	bl	4149c4 <ferror@plt+0x10a34>
  43a308:	mov	w24, #0x0                   	// #0
  43a30c:	ldp	x19, x20, [sp, #16]
  43a310:	ldp	x21, x22, [sp, #32]
  43a314:	b	43a394 <ferror@plt+0x36404>
  43a318:	adrp	x2, 47b000 <ferror@plt+0x77070>
  43a31c:	add	x2, x2, #0x20
  43a320:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43a324:	add	x1, x1, #0x300
  43a328:	add	x1, x1, #0x408
  43a32c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a330:	add	x0, x0, #0xb60
  43a334:	bl	4149c4 <ferror@plt+0x10a34>
  43a338:	mov	w24, #0x0                   	// #0
  43a33c:	ldp	x19, x20, [sp, #16]
  43a340:	ldp	x21, x22, [sp, #32]
  43a344:	b	43a394 <ferror@plt+0x36404>
  43a348:	cbz	x21, 43a380 <ferror@plt+0x363f0>
  43a34c:	cbnz	x22, 43a260 <ferror@plt+0x362d0>
  43a350:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43a354:	add	x2, x2, #0xf88
  43a358:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43a35c:	add	x1, x1, #0x300
  43a360:	add	x1, x1, #0x408
  43a364:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a368:	add	x0, x0, #0xb60
  43a36c:	bl	4149c4 <ferror@plt+0x10a34>
  43a370:	mov	w24, #0x0                   	// #0
  43a374:	ldp	x19, x20, [sp, #16]
  43a378:	ldp	x21, x22, [sp, #32]
  43a37c:	b	43a394 <ferror@plt+0x36404>
  43a380:	mov	w24, #0x1                   	// #1
  43a384:	cbz	x23, 43abcc <ferror@plt+0x36c3c>
  43a388:	str	xzr, [x23]
  43a38c:	ldp	x19, x20, [sp, #16]
  43a390:	ldp	x21, x22, [sp, #32]
  43a394:	mov	w0, w24
  43a398:	ldp	x23, x24, [sp, #48]
  43a39c:	ldp	x29, x30, [sp], #144
  43a3a0:	ret
  43a3a4:	adrp	x2, 47b000 <ferror@plt+0x77070>
  43a3a8:	add	x2, x2, #0x38
  43a3ac:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43a3b0:	add	x1, x1, #0x300
  43a3b4:	add	x1, x1, #0x408
  43a3b8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a3bc:	add	x0, x0, #0xb60
  43a3c0:	bl	4149c4 <ferror@plt+0x10a34>
  43a3c4:	mov	w24, #0x0                   	// #0
  43a3c8:	ldp	x19, x20, [sp, #16]
  43a3cc:	ldp	x21, x22, [sp, #32]
  43a3d0:	b	43a394 <ferror@plt+0x36404>
  43a3d4:	stp	x25, x26, [sp, #64]
  43a3d8:	stp	x27, x28, [sp, #80]
  43a3dc:	adrp	x4, 47a000 <ferror@plt+0x76070>
  43a3e0:	add	x4, x4, #0xd90
  43a3e4:	adrp	x3, 47b000 <ferror@plt+0x77070>
  43a3e8:	add	x3, x3, #0x300
  43a3ec:	add	x3, x3, #0x428
  43a3f0:	mov	w2, #0x8bb                 	// #2235
  43a3f4:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a3f8:	add	x1, x1, #0x948
  43a3fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a400:	add	x0, x0, #0xb60
  43a404:	bl	4274b0 <ferror@plt+0x23520>
  43a408:	stp	x25, x26, [sp, #64]
  43a40c:	stp	x27, x28, [sp, #80]
  43a410:	adrp	x4, 47b000 <ferror@plt+0x77070>
  43a414:	add	x4, x4, #0x48
  43a418:	adrp	x3, 47b000 <ferror@plt+0x77070>
  43a41c:	add	x3, x3, #0x300
  43a420:	add	x3, x3, #0x428
  43a424:	mov	w2, #0x8bc                 	// #2236
  43a428:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a42c:	add	x1, x1, #0x948
  43a430:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a434:	add	x0, x0, #0xb60
  43a438:	bl	4274b0 <ferror@plt+0x23520>
  43a43c:	tbz	w24, #5, 43a4b4 <ferror@plt+0x36524>
  43a440:	ldr	x0, [x19, #64]
  43a444:	cbz	x0, 43a450 <ferror@plt+0x364c0>
  43a448:	ldr	x0, [x0, #8]
  43a44c:	cbnz	x0, 43a46c <ferror@plt+0x364dc>
  43a450:	ldr	x0, [x19, #72]
  43a454:	cbz	x0, 43a5ec <ferror@plt+0x3665c>
  43a458:	ldr	x0, [x0, #8]
  43a45c:	cbnz	x0, 43aba0 <ferror@plt+0x36c10>
  43a460:	stp	x25, x26, [sp, #64]
  43a464:	stp	x27, x28, [sp, #80]
  43a468:	b	43a4bc <ferror@plt+0x3652c>
  43a46c:	tbz	w24, #1, 43a480 <ferror@plt+0x364f0>
  43a470:	ldr	x0, [x19, #72]
  43a474:	cbz	x0, 43a480 <ferror@plt+0x364f0>
  43a478:	ldr	x0, [x0, #8]
  43a47c:	cbnz	x0, 43aba4 <ferror@plt+0x36c14>
  43a480:	mov	x3, x20
  43a484:	mov	w2, #0x0                   	// #0
  43a488:	mov	x1, #0x0                   	// #0
  43a48c:	mov	x0, x19
  43a490:	bl	43833c <ferror@plt+0x343ac>
  43a494:	mov	w24, w0
  43a498:	cmp	w0, #0x1
  43a49c:	b.eq	43a5f8 <ferror@plt+0x36668>  // b.none
  43a4a0:	cbz	x23, 43abe4 <ferror@plt+0x36c54>
  43a4a4:	str	xzr, [x23]
  43a4a8:	ldp	x19, x20, [sp, #16]
  43a4ac:	ldp	x21, x22, [sp, #32]
  43a4b0:	b	43a394 <ferror@plt+0x36404>
  43a4b4:	stp	x25, x26, [sp, #64]
  43a4b8:	stp	x27, x28, [sp, #80]
  43a4bc:	ldr	x0, [x19, #80]
  43a4c0:	cbz	x0, 43a604 <ferror@plt+0x36674>
  43a4c4:	mov	x27, #0x0                   	// #0
  43a4c8:	ldr	x1, [x19, #80]
  43a4cc:	ldr	x0, [x19, #56]
  43a4d0:	sub	x0, x0, #0xa
  43a4d4:	ldr	x1, [x1, #8]
  43a4d8:	cmp	x1, x0
  43a4dc:	b.cs	43a614 <ferror@plt+0x36684>  // b.hs, b.nlast
  43a4e0:	ldr	x0, [x19, #80]
  43a4e4:	ldr	x1, [x0, #16]
  43a4e8:	sub	x1, x1, #0x1
  43a4ec:	ldr	x2, [x19, #56]
  43a4f0:	cmp	x1, x2
  43a4f4:	csel	x1, x1, x2, cs  // cs = hs, nlast
  43a4f8:	ldr	x2, [x0, #8]
  43a4fc:	sub	x1, x1, x2
  43a500:	str	x1, [sp, #112]
  43a504:	cmp	x1, #0x9
  43a508:	b.ls	43a684 <ferror@plt+0x366f4>  // b.plast
  43a50c:	ldr	x2, [x19, #16]
  43a510:	cbz	x2, 43a6b0 <ferror@plt+0x36720>
  43a514:	ldrb	w0, [x19, #88]
  43a518:	cbz	w0, 43a750 <ferror@plt+0x367c0>
  43a51c:	cbnz	x27, 43a6f8 <ferror@plt+0x36768>
  43a520:	add	x25, x19, #0x58
  43a524:	str	x25, [sp, #120]
  43a528:	mov	x0, x25
  43a52c:	bl	4034d0 <strlen@plt>
  43a530:	mov	x26, x0
  43a534:	cbz	x0, 43a724 <ferror@plt+0x36794>
  43a538:	add	x24, x21, x0
  43a53c:	cmp	x24, #0x6
  43a540:	mov	x0, #0x6                   	// #6
  43a544:	csel	x24, x24, x0, ls  // ls = plast
  43a548:	sub	x2, x24, x26
  43a54c:	mov	x1, x22
  43a550:	add	x0, x25, x26
  43a554:	bl	403460 <memcpy@plt>
  43a558:	ldrb	w0, [x19, #94]
  43a55c:	tbnz	w0, #1, 43a818 <ferror@plt+0x36888>
  43a560:	ldr	x28, [sp, #112]
  43a564:	cmp	x28, x24
  43a568:	csel	x0, x28, x24, ls  // ls = plast
  43a56c:	add	x2, sp, #0x88
  43a570:	str	x0, [sp, #104]
  43a574:	mov	x1, x0
  43a578:	ldr	x0, [sp, #120]
  43a57c:	bl	42cd10 <ferror@plt+0x28d80>
  43a580:	mov	w25, w0
  43a584:	cbnz	w0, 43a7d8 <ferror@plt+0x36848>
  43a588:	ldr	x1, [sp, #120]
  43a58c:	ldr	x0, [sp, #136]
  43a590:	ldr	x2, [sp, #104]
  43a594:	add	x2, x1, x2
  43a598:	sub	x2, x2, x0
  43a59c:	str	x2, [sp, #104]
  43a5a0:	add	x1, x1, x24
  43a5a4:	sub	x1, x1, x0
  43a5a8:	str	x1, [sp, #128]
  43a5ac:	mov	x1, x2
  43a5b0:	bl	42bbec <ferror@plt+0x27c5c>
  43a5b4:	cmn	w0, #0x2
  43a5b8:	b.eq	43a760 <ferror@plt+0x367d0>  // b.none
  43a5bc:	cmn	w0, #0x1
  43a5c0:	b.ne	43a7b0 <ferror@plt+0x36820>  // b.any
  43a5c4:	adrp	x2, 47b000 <ferror@plt+0x77070>
  43a5c8:	add	x2, x2, #0x110
  43a5cc:	mov	w1, #0x10                  	// #16
  43a5d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a5d4:	add	x0, x0, #0xb60
  43a5d8:	bl	414944 <ferror@plt+0x109b4>
  43a5dc:	mov	w25, #0x54                  	// #84
  43a5e0:	mov	x0, #0xffffffffffffffff    	// #-1
  43a5e4:	str	x0, [sp, #104]
  43a5e8:	b	43a7ec <ferror@plt+0x3685c>
  43a5ec:	stp	x25, x26, [sp, #64]
  43a5f0:	stp	x27, x28, [sp, #80]
  43a5f4:	b	43a4bc <ferror@plt+0x3652c>
  43a5f8:	stp	x25, x26, [sp, #64]
  43a5fc:	stp	x27, x28, [sp, #80]
  43a600:	b	43a4bc <ferror@plt+0x3652c>
  43a604:	ldr	x0, [x19, #56]
  43a608:	bl	422464 <ferror@plt+0x1e4d4>
  43a60c:	str	x0, [x19, #80]
  43a610:	b	43a4c4 <ferror@plt+0x36534>
  43a614:	mov	x25, #0x0                   	// #0
  43a618:	mov	x26, #0xa                   	// #10
  43a61c:	ldr	x0, [x19, #80]
  43a620:	ldr	x2, [x0, #8]
  43a624:	ldr	x1, [x0]
  43a628:	ldr	x0, [x19, #8]
  43a62c:	ldr	x5, [x0, #8]
  43a630:	mov	x4, x20
  43a634:	add	x3, sp, #0x88
  43a638:	sub	x2, x2, x25
  43a63c:	add	x1, x1, x25
  43a640:	mov	x0, x19
  43a644:	blr	x5
  43a648:	mov	w24, w0
  43a64c:	ldr	x0, [sp, #136]
  43a650:	add	x25, x25, x0
  43a654:	cmp	w24, #0x1
  43a658:	b.ne	43ab54 <ferror@plt+0x36bc4>  // b.any
  43a65c:	ldr	x0, [x19, #80]
  43a660:	ldr	x1, [x0, #8]
  43a664:	cmp	x1, #0xa
  43a668:	csel	x1, x1, x26, ls  // ls = plast
  43a66c:	cmp	x1, x25
  43a670:	b.hi	43a61c <ferror@plt+0x3668c>  // b.pmore
  43a674:	mov	x2, x25
  43a678:	mov	x1, #0x0                   	// #0
  43a67c:	bl	423598 <ferror@plt+0x1f608>
  43a680:	b	43a4e0 <ferror@plt+0x36550>
  43a684:	adrp	x4, 47b000 <ferror@plt+0x77070>
  43a688:	add	x4, x4, #0xa8
  43a68c:	adrp	x3, 47b000 <ferror@plt+0x77070>
  43a690:	add	x3, x3, #0x300
  43a694:	add	x3, x3, #0x428
  43a698:	mov	w2, #0x906                 	// #2310
  43a69c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a6a0:	add	x1, x1, #0x948
  43a6a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a6a8:	add	x0, x0, #0xb60
  43a6ac:	bl	4274b0 <ferror@plt+0x23520>
  43a6b0:	sub	x24, x21, x27
  43a6b4:	cmp	x24, x1
  43a6b8:	csel	x24, x24, x1, ls  // ls = plast
  43a6bc:	mov	x2, x24
  43a6c0:	mov	x1, x22
  43a6c4:	bl	422a44 <ferror@plt+0x1eab4>
  43a6c8:	add	x22, x22, x24
  43a6cc:	add	x27, x27, x24
  43a6d0:	cmp	x27, x21
  43a6d4:	b.lt	43a4c8 <ferror@plt+0x36538>  // b.tstop
  43a6d8:	mov	w24, #0x1                   	// #1
  43a6dc:	cbz	x23, 43abf0 <ferror@plt+0x36c60>
  43a6e0:	str	x21, [x23]
  43a6e4:	ldp	x19, x20, [sp, #16]
  43a6e8:	ldp	x21, x22, [sp, #32]
  43a6ec:	ldp	x25, x26, [sp, #64]
  43a6f0:	ldp	x27, x28, [sp, #80]
  43a6f4:	b	43a394 <ferror@plt+0x36404>
  43a6f8:	adrp	x4, 47b000 <ferror@plt+0x77070>
  43a6fc:	add	x4, x4, #0xc8
  43a700:	adrp	x3, 47b000 <ferror@plt+0x77070>
  43a704:	add	x3, x3, #0x300
  43a708:	add	x3, x3, #0x428
  43a70c:	mov	w2, #0x919                 	// #2329
  43a710:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a714:	add	x1, x1, #0x948
  43a718:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a71c:	add	x0, x0, #0xb60
  43a720:	bl	4274b0 <ferror@plt+0x23520>
  43a724:	adrp	x4, 47b000 <ferror@plt+0x77070>
  43a728:	add	x4, x4, #0xe0
  43a72c:	adrp	x3, 47b000 <ferror@plt+0x77070>
  43a730:	add	x3, x3, #0x300
  43a734:	add	x3, x3, #0x428
  43a738:	mov	w2, #0x91d                 	// #2333
  43a73c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a740:	add	x1, x1, #0x948
  43a744:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a748:	add	x0, x0, #0xb60
  43a74c:	bl	4274b0 <ferror@plt+0x23520>
  43a750:	str	x22, [sp, #120]
  43a754:	sub	x24, x21, x27
  43a758:	mov	x26, #0x0                   	// #0
  43a75c:	b	43a558 <ferror@plt+0x365c8>
  43a760:	ldr	x0, [sp, #104]
  43a764:	cmp	x0, #0x5
  43a768:	b.hi	43a784 <ferror@plt+0x367f4>  // b.pmore
  43a76c:	cmp	x28, x24
  43a770:	csetm	x0, cs  // cs = hs, nlast
  43a774:	str	x0, [sp, #104]
  43a778:	mov	w0, #0x16                  	// #22
  43a77c:	csel	w25, w25, w0, cc  // cc = lo, ul, last
  43a780:	b	43a7ec <ferror@plt+0x3685c>
  43a784:	adrp	x4, 47b000 <ferror@plt+0x77070>
  43a788:	add	x4, x4, #0xf8
  43a78c:	adrp	x3, 47b000 <ferror@plt+0x77070>
  43a790:	add	x3, x3, #0x300
  43a794:	add	x3, x3, #0x428
  43a798:	mov	w2, #0x93f                 	// #2367
  43a79c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a7a0:	add	x1, x1, #0x948
  43a7a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a7a8:	add	x0, x0, #0xb60
  43a7ac:	bl	4274b0 <ferror@plt+0x23520>
  43a7b0:	mov	x4, #0x0                   	// #0
  43a7b4:	adrp	x3, 47b000 <ferror@plt+0x77070>
  43a7b8:	add	x3, x3, #0x300
  43a7bc:	add	x3, x3, #0x428
  43a7c0:	mov	w2, #0x952                 	// #2386
  43a7c4:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a7c8:	add	x1, x1, #0x948
  43a7cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a7d0:	add	x0, x0, #0xb60
  43a7d4:	bl	4274b0 <ferror@plt+0x23520>
  43a7d8:	ldr	x0, [sp, #104]
  43a7dc:	sub	x0, x24, x0
  43a7e0:	str	x0, [sp, #128]
  43a7e4:	mov	w25, #0x0                   	// #0
  43a7e8:	str	xzr, [sp, #104]
  43a7ec:	ldr	x2, [sp, #128]
  43a7f0:	sub	x2, x24, x2
  43a7f4:	ldr	x1, [sp, #120]
  43a7f8:	ldr	x0, [x19, #80]
  43a7fc:	bl	422a44 <ferror@plt+0x1eab4>
  43a800:	ldr	x0, [sp, #128]
  43a804:	sub	x1, x24, x0
  43a808:	ldr	x0, [sp, #120]
  43a80c:	add	x0, x0, x1
  43a810:	str	x0, [sp, #120]
  43a814:	b	43a884 <ferror@plt+0x368f4>
  43a818:	str	x24, [sp, #128]
  43a81c:	ldr	x0, [x19, #80]
  43a820:	ldr	x2, [x0, #8]
  43a824:	ldr	x1, [sp, #112]
  43a828:	add	x1, x2, x1
  43a82c:	bl	422670 <ferror@plt+0x1e6e0>
  43a830:	ldr	x2, [x19, #80]
  43a834:	ldr	x0, [x2, #8]
  43a838:	ldr	x1, [sp, #112]
  43a83c:	sub	x1, x0, x1
  43a840:	ldr	x0, [x2]
  43a844:	add	x0, x0, x1
  43a848:	str	x0, [sp, #136]
  43a84c:	add	x4, sp, #0x70
  43a850:	add	x3, sp, #0x88
  43a854:	add	x2, sp, #0x80
  43a858:	add	x1, sp, #0x78
  43a85c:	ldr	x0, [x19, #32]
  43a860:	bl	436428 <ferror@plt+0x32498>
  43a864:	str	x0, [sp, #104]
  43a868:	bl	403e80 <__errno_location@plt>
  43a86c:	ldr	w25, [x0]
  43a870:	ldr	x0, [x19, #80]
  43a874:	ldr	x2, [x0, #8]
  43a878:	ldr	x1, [sp, #112]
  43a87c:	sub	x1, x2, x1
  43a880:	bl	422610 <ferror@plt+0x1e680>
  43a884:	ldr	x0, [sp, #104]
  43a888:	cmn	x0, #0x1
  43a88c:	b.ne	43aad4 <ferror@plt+0x36b44>  // b.any
  43a890:	cmp	w25, #0x16
  43a894:	b.eq	43a914 <ferror@plt+0x36984>  // b.none
  43a898:	cmp	w25, #0x54
  43a89c:	b.eq	43aa58 <ferror@plt+0x36ac8>  // b.none
  43a8a0:	cmp	w25, #0x7
  43a8a4:	b.eq	43aa3c <ferror@plt+0x36aac>  // b.none
  43a8a8:	bl	436178 <ferror@plt+0x321e8>
  43a8ac:	mov	w21, w0
  43a8b0:	mov	w0, w25
  43a8b4:	bl	420748 <ferror@plt+0x1c7b8>
  43a8b8:	mov	x4, x0
  43a8bc:	adrp	x3, 47a000 <ferror@plt+0x76070>
  43a8c0:	add	x3, x3, #0x538
  43a8c4:	mov	w2, #0x2                   	// #2
  43a8c8:	mov	w1, w21
  43a8cc:	mov	x0, x20
  43a8d0:	bl	409780 <ferror@plt+0x57f0>
  43a8d4:	ldr	x0, [sp, #128]
  43a8d8:	add	x1, x0, x26
  43a8dc:	sub	x0, x24, x0
  43a8e0:	sub	x26, x27, x26
  43a8e4:	add	x26, x0, x26
  43a8e8:	cmp	x1, x24
  43a8ec:	csel	x27, x26, x27, ls  // ls = plast
  43a8f0:	cbz	x23, 43a8f8 <ferror@plt+0x36968>
  43a8f4:	str	x27, [x23]
  43a8f8:	strb	wzr, [x19, #88]
  43a8fc:	mov	w24, #0x0                   	// #0
  43a900:	ldp	x19, x20, [sp, #16]
  43a904:	ldp	x21, x22, [sp, #32]
  43a908:	ldp	x25, x26, [sp, #64]
  43a90c:	ldp	x27, x28, [sp, #80]
  43a910:	b	43a394 <ferror@plt+0x36404>
  43a914:	ldr	x25, [sp, #128]
  43a918:	cmp	x25, #0x5
  43a91c:	b.hi	43a94c <ferror@plt+0x369bc>  // b.pmore
  43a920:	cbz	x26, 43a978 <ferror@plt+0x369e8>
  43a924:	cmp	x25, x24
  43a928:	b.eq	43a9b0 <ferror@plt+0x36a20>  // b.none
  43a92c:	sub	x24, x24, x25
  43a930:	cmp	x24, x26
  43a934:	b.cc	43aa10 <ferror@plt+0x36a80>  // b.lo, b.ul, b.last
  43a938:	sub	x24, x24, x26
  43a93c:	add	x27, x27, x24
  43a940:	add	x22, x22, x24
  43a944:	strb	wzr, [x19, #88]
  43a948:	b	43a6d0 <ferror@plt+0x36740>
  43a94c:	adrp	x4, 47b000 <ferror@plt+0x77070>
  43a950:	add	x4, x4, #0x148
  43a954:	adrp	x3, 47b000 <ferror@plt+0x77070>
  43a958:	add	x3, x3, #0x300
  43a95c:	add	x3, x3, #0x428
  43a960:	mov	w2, #0x977                 	// #2423
  43a964:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a968:	add	x1, x1, #0x948
  43a96c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a970:	add	x0, x0, #0xb60
  43a974:	bl	4274b0 <ferror@plt+0x23520>
  43a978:	mov	x2, x25
  43a97c:	ldr	x1, [sp, #120]
  43a980:	add	x0, x19, #0x58
  43a984:	bl	403460 <memcpy@plt>
  43a988:	add	x19, x19, x25
  43a98c:	strb	wzr, [x19, #88]
  43a990:	cbz	x23, 43ab24 <ferror@plt+0x36b94>
  43a994:	str	x21, [x23]
  43a998:	mov	w24, #0x1                   	// #1
  43a99c:	ldp	x19, x20, [sp, #16]
  43a9a0:	ldp	x21, x22, [sp, #32]
  43a9a4:	ldp	x25, x26, [sp, #64]
  43a9a8:	ldp	x27, x28, [sp, #80]
  43a9ac:	b	43a394 <ferror@plt+0x36404>
  43a9b0:	sub	x26, x24, x26
  43a9b4:	cmp	x26, x21
  43a9b8:	b.ne	43a9e4 <ferror@plt+0x36a54>  // b.any
  43a9bc:	add	x19, x19, x24
  43a9c0:	strb	wzr, [x19, #88]
  43a9c4:	cbz	x23, 43ab3c <ferror@plt+0x36bac>
  43a9c8:	str	x21, [x23]
  43a9cc:	mov	w24, #0x1                   	// #1
  43a9d0:	ldp	x19, x20, [sp, #16]
  43a9d4:	ldp	x21, x22, [sp, #32]
  43a9d8:	ldp	x25, x26, [sp, #64]
  43a9dc:	ldp	x27, x28, [sp, #80]
  43a9e0:	b	43a394 <ferror@plt+0x36404>
  43a9e4:	adrp	x4, 47b000 <ferror@plt+0x77070>
  43a9e8:	add	x4, x4, #0x158
  43a9ec:	adrp	x3, 47b000 <ferror@plt+0x77070>
  43a9f0:	add	x3, x3, #0x300
  43a9f4:	add	x3, x3, #0x428
  43a9f8:	mov	w2, #0x98c                 	// #2444
  43a9fc:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43aa00:	add	x1, x1, #0x948
  43aa04:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43aa08:	add	x0, x0, #0xb60
  43aa0c:	bl	4274b0 <ferror@plt+0x23520>
  43aa10:	adrp	x4, 47b000 <ferror@plt+0x77070>
  43aa14:	add	x4, x4, #0x188
  43aa18:	adrp	x3, 47b000 <ferror@plt+0x77070>
  43aa1c:	add	x3, x3, #0x300
  43aa20:	add	x3, x3, #0x428
  43aa24:	mov	w2, #0x996                 	// #2454
  43aa28:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43aa2c:	add	x1, x1, #0x948
  43aa30:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43aa34:	add	x0, x0, #0xb60
  43aa38:	bl	4274b0 <ferror@plt+0x23520>
  43aa3c:	ldr	x0, [sp, #128]
  43aa40:	cmp	x0, x24
  43aa44:	b.ne	43aad4 <ferror@plt+0x36b44>  // b.any
  43aa48:	ldr	x0, [sp, #112]
  43aa4c:	add	x0, x0, #0xa
  43aa50:	str	x0, [sp, #112]
  43aa54:	b	43a558 <ferror@plt+0x365c8>
  43aa58:	bl	436178 <ferror@plt+0x321e8>
  43aa5c:	adrp	x3, 45a000 <ferror@plt+0x56070>
  43aa60:	add	x3, x3, #0xc78
  43aa64:	mov	w2, #0x1                   	// #1
  43aa68:	mov	w1, w0
  43aa6c:	mov	x0, x20
  43aa70:	bl	409844 <ferror@plt+0x58b4>
  43aa74:	cbz	x26, 43aa84 <ferror@plt+0x36af4>
  43aa78:	ldr	x0, [sp, #128]
  43aa7c:	cmp	x0, x24
  43aa80:	b.eq	43aab8 <ferror@plt+0x36b28>  // b.none
  43aa84:	ldr	x0, [sp, #128]
  43aa88:	sub	x24, x24, x0
  43aa8c:	sub	x27, x27, x26
  43aa90:	add	x27, x24, x27
  43aa94:	cbz	x23, 43aa9c <ferror@plt+0x36b0c>
  43aa98:	str	x27, [x23]
  43aa9c:	strb	wzr, [x19, #88]
  43aaa0:	mov	w24, #0x0                   	// #0
  43aaa4:	ldp	x19, x20, [sp, #16]
  43aaa8:	ldp	x21, x22, [sp, #32]
  43aaac:	ldp	x25, x26, [sp, #64]
  43aab0:	ldp	x27, x28, [sp, #80]
  43aab4:	b	43a394 <ferror@plt+0x36404>
  43aab8:	adrp	x2, 47b000 <ferror@plt+0x77070>
  43aabc:	add	x2, x2, #0x1b8
  43aac0:	mov	w1, #0x10                  	// #16
  43aac4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43aac8:	add	x0, x0, #0xb60
  43aacc:	bl	414944 <ferror@plt+0x109b4>
  43aad0:	b	43aa94 <ferror@plt+0x36b04>
  43aad4:	ldr	x0, [sp, #128]
  43aad8:	sub	x24, x24, x0
  43aadc:	cmp	x24, x26
  43aae0:	b.cs	43ab10 <ferror@plt+0x36b80>  // b.hs, b.nlast
  43aae4:	adrp	x4, 47b000 <ferror@plt+0x77070>
  43aae8:	add	x4, x4, #0x188
  43aaec:	adrp	x3, 47b000 <ferror@plt+0x77070>
  43aaf0:	add	x3, x3, #0x300
  43aaf4:	add	x3, x3, #0x428
  43aaf8:	mov	w2, #0x9be                 	// #2494
  43aafc:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43ab00:	add	x1, x1, #0x948
  43ab04:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43ab08:	add	x0, x0, #0xb60
  43ab0c:	bl	4274b0 <ferror@plt+0x23520>
  43ab10:	sub	x24, x24, x26
  43ab14:	add	x27, x27, x24
  43ab18:	cbnz	x26, 43a940 <ferror@plt+0x369b0>
  43ab1c:	ldr	x22, [sp, #120]
  43ab20:	b	43a6d0 <ferror@plt+0x36740>
  43ab24:	mov	w24, #0x1                   	// #1
  43ab28:	ldp	x19, x20, [sp, #16]
  43ab2c:	ldp	x21, x22, [sp, #32]
  43ab30:	ldp	x25, x26, [sp, #64]
  43ab34:	ldp	x27, x28, [sp, #80]
  43ab38:	b	43a394 <ferror@plt+0x36404>
  43ab3c:	mov	w24, #0x1                   	// #1
  43ab40:	ldp	x19, x20, [sp, #16]
  43ab44:	ldp	x21, x22, [sp, #32]
  43ab48:	ldp	x25, x26, [sp, #64]
  43ab4c:	ldp	x27, x28, [sp, #80]
  43ab50:	b	43a394 <ferror@plt+0x36404>
  43ab54:	mov	x2, x25
  43ab58:	mov	x1, #0x0                   	// #0
  43ab5c:	ldr	x0, [x19, #80]
  43ab60:	bl	423598 <ferror@plt+0x1f608>
  43ab64:	cmp	x27, #0x0
  43ab68:	ccmp	w24, #0x3, #0x0, gt
  43ab6c:	csinc	w24, w24, wzr, ne  // ne = any
  43ab70:	cbz	x23, 43ab8c <ferror@plt+0x36bfc>
  43ab74:	str	x27, [x23]
  43ab78:	ldp	x19, x20, [sp, #16]
  43ab7c:	ldp	x21, x22, [sp, #32]
  43ab80:	ldp	x25, x26, [sp, #64]
  43ab84:	ldp	x27, x28, [sp, #80]
  43ab88:	b	43a394 <ferror@plt+0x36404>
  43ab8c:	ldp	x19, x20, [sp, #16]
  43ab90:	ldp	x21, x22, [sp, #32]
  43ab94:	ldp	x25, x26, [sp, #64]
  43ab98:	ldp	x27, x28, [sp, #80]
  43ab9c:	b	43a394 <ferror@plt+0x36404>
  43aba0:	tbz	w24, #1, 43a480 <ferror@plt+0x364f0>
  43aba4:	adrp	x2, 47b000 <ferror@plt+0x77070>
  43aba8:	add	x2, x2, #0x70
  43abac:	mov	w1, #0x10                  	// #16
  43abb0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43abb4:	add	x0, x0, #0xb60
  43abb8:	bl	414944 <ferror@plt+0x109b4>
  43abbc:	mov	w24, #0x0                   	// #0
  43abc0:	ldp	x19, x20, [sp, #16]
  43abc4:	ldp	x21, x22, [sp, #32]
  43abc8:	b	43a394 <ferror@plt+0x36404>
  43abcc:	ldp	x19, x20, [sp, #16]
  43abd0:	ldp	x21, x22, [sp, #32]
  43abd4:	b	43a394 <ferror@plt+0x36404>
  43abd8:	ldp	x19, x20, [sp, #16]
  43abdc:	ldp	x21, x22, [sp, #32]
  43abe0:	b	43a394 <ferror@plt+0x36404>
  43abe4:	ldp	x19, x20, [sp, #16]
  43abe8:	ldp	x21, x22, [sp, #32]
  43abec:	b	43a394 <ferror@plt+0x36404>
  43abf0:	ldp	x19, x20, [sp, #16]
  43abf4:	ldp	x21, x22, [sp, #32]
  43abf8:	ldp	x25, x26, [sp, #64]
  43abfc:	ldp	x27, x28, [sp, #80]
  43ac00:	b	43a394 <ferror@plt+0x36404>
  43ac04:	stp	x29, x30, [sp, #-64]!
  43ac08:	mov	x29, sp
  43ac0c:	stp	x19, x20, [sp, #16]
  43ac10:	mov	x19, x0
  43ac14:	cbz	x0, 43ac90 <ferror@plt+0x36d00>
  43ac18:	mov	w0, w1
  43ac1c:	mov	x20, x2
  43ac20:	ldr	x1, [x19, #16]
  43ac24:	cbz	x1, 43acb8 <ferror@plt+0x36d28>
  43ac28:	cbz	x2, 43ac34 <ferror@plt+0x36ca4>
  43ac2c:	ldr	x1, [x2]
  43ac30:	cbnz	x1, 43ace0 <ferror@plt+0x36d50>
  43ac34:	ldrb	w1, [x19, #94]
  43ac38:	tbz	w1, #4, 43ad08 <ferror@plt+0x36d78>
  43ac3c:	stp	x21, x22, [sp, #32]
  43ac40:	add	x1, sp, #0x38
  43ac44:	bl	42ba98 <ferror@plt+0x27b08>
  43ac48:	mov	w21, w0
  43ac4c:	sxtw	x22, w0
  43ac50:	ldrb	w0, [x19, #88]
  43ac54:	cbnz	w0, 43ad30 <ferror@plt+0x36da0>
  43ac58:	mov	x4, x20
  43ac5c:	add	x3, sp, #0x30
  43ac60:	sxtw	x2, w21
  43ac64:	add	x1, sp, #0x38
  43ac68:	mov	x0, x19
  43ac6c:	bl	43a204 <ferror@plt+0x36274>
  43ac70:	ldr	x1, [sp, #48]
  43ac74:	cmp	x1, x22
  43ac78:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  43ac7c:	b.eq	43ad50 <ferror@plt+0x36dc0>  // b.none
  43ac80:	ldp	x21, x22, [sp, #32]
  43ac84:	ldp	x19, x20, [sp, #16]
  43ac88:	ldp	x29, x30, [sp], #64
  43ac8c:	ret
  43ac90:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43ac94:	add	x2, x2, #0x8a8
  43ac98:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43ac9c:	add	x1, x1, #0x300
  43aca0:	add	x1, x1, #0x448
  43aca4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43aca8:	add	x0, x0, #0xb60
  43acac:	bl	4149c4 <ferror@plt+0x10a34>
  43acb0:	mov	w0, #0x0                   	// #0
  43acb4:	b	43ac84 <ferror@plt+0x36cf4>
  43acb8:	adrp	x2, 47b000 <ferror@plt+0x77070>
  43acbc:	add	x2, x2, #0x0
  43acc0:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43acc4:	add	x1, x1, #0x300
  43acc8:	add	x1, x1, #0x448
  43accc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43acd0:	add	x0, x0, #0xb60
  43acd4:	bl	4149c4 <ferror@plt+0x10a34>
  43acd8:	mov	w0, #0x0                   	// #0
  43acdc:	b	43ac84 <ferror@plt+0x36cf4>
  43ace0:	adrp	x2, 479000 <ferror@plt+0x75070>
  43ace4:	add	x2, x2, #0x730
  43ace8:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43acec:	add	x1, x1, #0x300
  43acf0:	add	x1, x1, #0x448
  43acf4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43acf8:	add	x0, x0, #0xb60
  43acfc:	bl	4149c4 <ferror@plt+0x10a34>
  43ad00:	mov	w0, #0x0                   	// #0
  43ad04:	b	43ac84 <ferror@plt+0x36cf4>
  43ad08:	adrp	x2, 47b000 <ferror@plt+0x77070>
  43ad0c:	add	x2, x2, #0x20
  43ad10:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43ad14:	add	x1, x1, #0x300
  43ad18:	add	x1, x1, #0x448
  43ad1c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43ad20:	add	x0, x0, #0xb60
  43ad24:	bl	4149c4 <ferror@plt+0x10a34>
  43ad28:	mov	w0, #0x0                   	// #0
  43ad2c:	b	43ac84 <ferror@plt+0x36cf4>
  43ad30:	adrp	x2, 47b000 <ferror@plt+0x77070>
  43ad34:	add	x2, x2, #0x208
  43ad38:	mov	w1, #0x10                  	// #16
  43ad3c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43ad40:	add	x0, x0, #0xb60
  43ad44:	bl	414944 <ferror@plt+0x109b4>
  43ad48:	strb	wzr, [x19, #88]
  43ad4c:	b	43ac58 <ferror@plt+0x36cc8>
  43ad50:	adrp	x4, 47b000 <ferror@plt+0x77070>
  43ad54:	add	x4, x4, #0x240
  43ad58:	adrp	x3, 47b000 <ferror@plt+0x77070>
  43ad5c:	add	x3, x3, #0x300
  43ad60:	add	x3, x3, #0x468
  43ad64:	mov	w2, #0x9fc                 	// #2556
  43ad68:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43ad6c:	add	x1, x1, #0x948
  43ad70:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43ad74:	add	x0, x0, #0xb60
  43ad78:	bl	4274b0 <ferror@plt+0x23520>
  43ad7c:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43ad80:	ldr	w0, [x0, #48]
  43ad84:	cbz	w0, 43ad94 <ferror@plt+0x36e04>
  43ad88:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43ad8c:	ldr	w0, [x0, #48]
  43ad90:	ret
  43ad94:	stp	x29, x30, [sp, #-16]!
  43ad98:	mov	x29, sp
  43ad9c:	adrp	x0, 47b000 <ferror@plt+0x77070>
  43ada0:	add	x0, x0, #0x278
  43ada4:	bl	41a890 <ferror@plt+0x16900>
  43ada8:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43adac:	str	w0, [x1, #48]
  43adb0:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43adb4:	ldr	w0, [x0, #48]
  43adb8:	ldp	x29, x30, [sp], #16
  43adbc:	ret
  43adc0:	stp	x29, x30, [sp, #-32]!
  43adc4:	mov	x29, sp
  43adc8:	stp	x19, x20, [sp, #16]
  43adcc:	mov	w2, w0
  43add0:	cmp	w0, #0x2
  43add4:	b.hi	43ae14 <ferror@plt+0x36e84>  // b.pmore
  43add8:	mov	x19, x1
  43addc:	mov	w0, #0x0                   	// #0
  43ade0:	cbnz	w2, 43ae20 <ferror@plt+0x36e90>
  43ade4:	cbz	x1, 43ae2c <ferror@plt+0x36e9c>
  43ade8:	ldr	w20, [x1]
  43adec:	bl	43ad7c <ferror@plt+0x36dec>
  43adf0:	mov	w1, w0
  43adf4:	mov	w0, #0x3                   	// #3
  43adf8:	cmp	w20, w1
  43adfc:	b.ne	43ae20 <ferror@plt+0x36e90>  // b.any
  43ae00:	ldr	w0, [x19, #4]
  43ae04:	cmp	w0, #0x1
  43ae08:	cset	w0, ne  // ne = any
  43ae0c:	add	w0, w0, #0x2
  43ae10:	b	43ae20 <ferror@plt+0x36e90>
  43ae14:	mov	w0, #0x1                   	// #1
  43ae18:	cmp	w2, #0x3
  43ae1c:	b.ne	43ae54 <ferror@plt+0x36ec4>  // b.any
  43ae20:	ldp	x19, x20, [sp, #16]
  43ae24:	ldp	x29, x30, [sp], #32
  43ae28:	ret
  43ae2c:	adrp	x2, 47b000 <ferror@plt+0x77070>
  43ae30:	add	x2, x2, #0x298
  43ae34:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43ae38:	add	x1, x1, #0x300
  43ae3c:	add	x1, x1, #0x488
  43ae40:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43ae44:	add	x0, x0, #0xb60
  43ae48:	bl	4149c4 <ferror@plt+0x10a34>
  43ae4c:	mov	w0, #0x3                   	// #3
  43ae50:	b	43ae20 <ferror@plt+0x36e90>
  43ae54:	mov	x4, #0x0                   	// #0
  43ae58:	adrp	x3, 47b000 <ferror@plt+0x77070>
  43ae5c:	add	x3, x3, #0x300
  43ae60:	add	x3, x3, #0x4a8
  43ae64:	mov	w2, #0x128                 	// #296
  43ae68:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43ae6c:	add	x1, x1, #0x948
  43ae70:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43ae74:	add	x0, x0, #0xb60
  43ae78:	bl	4274b0 <ferror@plt+0x23520>
  43ae7c:	stp	x29, x30, [sp, #-48]!
  43ae80:	mov	x29, sp
  43ae84:	str	x19, [sp, #16]
  43ae88:	str	xzr, [sp, #40]
  43ae8c:	cbz	x0, 43aed4 <ferror@plt+0x36f44>
  43ae90:	cbz	x3, 43aefc <ferror@plt+0x36f6c>
  43ae94:	cbz	x2, 43af24 <ferror@plt+0x36f94>
  43ae98:	cbz	x1, 43af30 <ferror@plt+0x36fa0>
  43ae9c:	ldr	x4, [x0, #8]
  43aea0:	ldr	x5, [x4]
  43aea4:	add	x4, sp, #0x28
  43aea8:	blr	x5
  43aeac:	ldr	x1, [sp, #40]
  43aeb0:	bl	43adc0 <ferror@plt+0x36e30>
  43aeb4:	mov	w19, w0
  43aeb8:	ldr	x0, [sp, #40]
  43aebc:	cbz	x0, 43aec4 <ferror@plt+0x36f34>
  43aec0:	bl	40961c <ferror@plt+0x568c>
  43aec4:	mov	w0, w19
  43aec8:	ldr	x19, [sp, #16]
  43aecc:	ldp	x29, x30, [sp], #48
  43aed0:	ret
  43aed4:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43aed8:	add	x2, x2, #0x8a8
  43aedc:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43aee0:	add	x1, x1, #0x300
  43aee4:	add	x1, x1, #0x4c8
  43aee8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43aeec:	add	x0, x0, #0xb60
  43aef0:	bl	4149c4 <ferror@plt+0x10a34>
  43aef4:	mov	w19, #0x3                   	// #3
  43aef8:	b	43aec4 <ferror@plt+0x36f34>
  43aefc:	adrp	x2, 47b000 <ferror@plt+0x77070>
  43af00:	add	x2, x2, #0x2a8
  43af04:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43af08:	add	x1, x1, #0x300
  43af0c:	add	x1, x1, #0x4c8
  43af10:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43af14:	add	x0, x0, #0xb60
  43af18:	bl	4149c4 <ferror@plt+0x10a34>
  43af1c:	mov	w19, #0x3                   	// #3
  43af20:	b	43aec4 <ferror@plt+0x36f34>
  43af24:	str	xzr, [x3]
  43af28:	mov	w19, #0x0                   	// #0
  43af2c:	b	43aec4 <ferror@plt+0x36f34>
  43af30:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43af34:	add	x2, x2, #0xf88
  43af38:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43af3c:	add	x1, x1, #0x300
  43af40:	add	x1, x1, #0x4c8
  43af44:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43af48:	add	x0, x0, #0xb60
  43af4c:	bl	4149c4 <ferror@plt+0x10a34>
  43af50:	mov	w19, #0x3                   	// #3
  43af54:	b	43aec4 <ferror@plt+0x36f34>
  43af58:	stp	x29, x30, [sp, #-48]!
  43af5c:	mov	x29, sp
  43af60:	str	x19, [sp, #16]
  43af64:	str	xzr, [sp, #40]
  43af68:	cbz	x0, 43afa8 <ferror@plt+0x37018>
  43af6c:	cbz	x3, 43afd0 <ferror@plt+0x37040>
  43af70:	ldr	x4, [x0, #8]
  43af74:	ldr	x5, [x4, #8]
  43af78:	add	x4, sp, #0x28
  43af7c:	blr	x5
  43af80:	ldr	x1, [sp, #40]
  43af84:	bl	43adc0 <ferror@plt+0x36e30>
  43af88:	mov	w19, w0
  43af8c:	ldr	x0, [sp, #40]
  43af90:	cbz	x0, 43af98 <ferror@plt+0x37008>
  43af94:	bl	40961c <ferror@plt+0x568c>
  43af98:	mov	w0, w19
  43af9c:	ldr	x19, [sp, #16]
  43afa0:	ldp	x29, x30, [sp], #48
  43afa4:	ret
  43afa8:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43afac:	add	x2, x2, #0x8a8
  43afb0:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43afb4:	add	x1, x1, #0x300
  43afb8:	add	x1, x1, #0x4e0
  43afbc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43afc0:	add	x0, x0, #0xb60
  43afc4:	bl	4149c4 <ferror@plt+0x10a34>
  43afc8:	mov	w19, #0x3                   	// #3
  43afcc:	b	43af98 <ferror@plt+0x37008>
  43afd0:	adrp	x2, 47b000 <ferror@plt+0x77070>
  43afd4:	add	x2, x2, #0x2c0
  43afd8:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43afdc:	add	x1, x1, #0x300
  43afe0:	add	x1, x1, #0x4e0
  43afe4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43afe8:	add	x0, x0, #0xb60
  43afec:	bl	4149c4 <ferror@plt+0x10a34>
  43aff0:	mov	w19, #0x3                   	// #3
  43aff4:	b	43af98 <ferror@plt+0x37008>
  43aff8:	stp	x29, x30, [sp, #-48]!
  43affc:	mov	x29, sp
  43b000:	str	x19, [sp, #16]
  43b004:	str	xzr, [sp, #40]
  43b008:	cbz	x0, 43b054 <ferror@plt+0x370c4>
  43b00c:	ldrb	w3, [x0, #94]
  43b010:	tbz	w3, #5, 43b07c <ferror@plt+0x370ec>
  43b014:	cmp	w2, #0x2
  43b018:	b.hi	43b0a4 <ferror@plt+0x37114>  // b.pmore
  43b01c:	ldr	x3, [x0, #8]
  43b020:	ldr	x4, [x3, #16]
  43b024:	add	x3, sp, #0x28
  43b028:	blr	x4
  43b02c:	ldr	x1, [sp, #40]
  43b030:	bl	43adc0 <ferror@plt+0x36e30>
  43b034:	mov	w19, w0
  43b038:	ldr	x0, [sp, #40]
  43b03c:	cbz	x0, 43b044 <ferror@plt+0x370b4>
  43b040:	bl	40961c <ferror@plt+0x568c>
  43b044:	mov	w0, w19
  43b048:	ldr	x19, [sp, #16]
  43b04c:	ldp	x29, x30, [sp], #48
  43b050:	ret
  43b054:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43b058:	add	x2, x2, #0x8a8
  43b05c:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43b060:	add	x1, x1, #0x300
  43b064:	add	x1, x1, #0x4f8
  43b068:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43b06c:	add	x0, x0, #0xb60
  43b070:	bl	4149c4 <ferror@plt+0x10a34>
  43b074:	mov	w19, #0x3                   	// #3
  43b078:	b	43b044 <ferror@plt+0x370b4>
  43b07c:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43b080:	add	x2, x2, #0x9d0
  43b084:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43b088:	add	x1, x1, #0x300
  43b08c:	add	x1, x1, #0x4f8
  43b090:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43b094:	add	x0, x0, #0xb60
  43b098:	bl	4149c4 <ferror@plt+0x10a34>
  43b09c:	mov	w19, #0x3                   	// #3
  43b0a0:	b	43b044 <ferror@plt+0x370b4>
  43b0a4:	adrp	x2, 47b000 <ferror@plt+0x77070>
  43b0a8:	add	x2, x2, #0x2d8
  43b0ac:	mov	w1, #0x10                  	// #16
  43b0b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43b0b4:	add	x0, x0, #0xb60
  43b0b8:	bl	414944 <ferror@plt+0x109b4>
  43b0bc:	mov	w19, #0x3                   	// #3
  43b0c0:	b	43b044 <ferror@plt+0x370b4>
  43b0c4:	stp	x29, x30, [sp, #-64]!
  43b0c8:	mov	x29, sp
  43b0cc:	stp	x19, x20, [sp, #16]
  43b0d0:	stp	x21, x22, [sp, #32]
  43b0d4:	mov	x19, x0
  43b0d8:	cbz	w2, 43b118 <ferror@plt+0x37188>
  43b0dc:	stp	x23, x24, [sp, #48]
  43b0e0:	mov	x21, x1
  43b0e4:	sub	w22, w2, #0x1
  43b0e8:	add	x22, x22, #0x1
  43b0ec:	add	x22, x0, x22
  43b0f0:	mov	w23, #0x2d                  	// #45
  43b0f4:	b	43b168 <ferror@plt+0x371d8>
  43b0f8:	ldp	x23, x24, [sp, #48]
  43b0fc:	ldrb	w0, [x22]
  43b100:	cmp	w0, #0x0
  43b104:	cset	w0, eq  // eq = none
  43b108:	ldp	x19, x20, [sp, #16]
  43b10c:	ldp	x21, x22, [sp, #32]
  43b110:	ldp	x29, x30, [sp], #64
  43b114:	ret
  43b118:	mov	x22, x0
  43b11c:	b	43b0fc <ferror@plt+0x3716c>
  43b120:	mov	w0, #0x0                   	// #0
  43b124:	ldp	x23, x24, [sp, #48]
  43b128:	b	43b108 <ferror@plt+0x37178>
  43b12c:	ldrb	w20, [x21]
  43b130:	mov	w24, w23
  43b134:	cmp	w20, #0x5f
  43b138:	b.eq	43b158 <ferror@plt+0x371c8>  // b.none
  43b13c:	bl	403700 <__ctype_tolower_loc@plt>
  43b140:	and	x20, x20, #0xff
  43b144:	ldr	x0, [x0]
  43b148:	ldr	w0, [x0, x20, lsl #2]
  43b14c:	and	w0, w0, #0xff
  43b150:	cmp	w0, w24
  43b154:	b.ne	43b120 <ferror@plt+0x37190>  // b.any
  43b158:	add	x19, x19, #0x1
  43b15c:	add	x21, x21, #0x1
  43b160:	cmp	x19, x22
  43b164:	b.eq	43b0f8 <ferror@plt+0x37168>  // b.none
  43b168:	ldrb	w20, [x19]
  43b16c:	cmp	w20, #0x5f
  43b170:	b.eq	43b12c <ferror@plt+0x3719c>  // b.none
  43b174:	bl	403700 <__ctype_tolower_loc@plt>
  43b178:	and	x20, x20, #0xff
  43b17c:	ldr	x0, [x0]
  43b180:	ldr	w24, [x0, x20, lsl #2]
  43b184:	and	w24, w24, #0xff
  43b188:	ldrb	w20, [x21]
  43b18c:	mov	w0, w23
  43b190:	cmp	w20, #0x5f
  43b194:	b.ne	43b13c <ferror@plt+0x371ac>  // b.any
  43b198:	b	43b150 <ferror@plt+0x371c0>
  43b19c:	stp	x29, x30, [sp, #-128]!
  43b1a0:	mov	x29, sp
  43b1a4:	stp	x23, x24, [sp, #48]
  43b1a8:	cbz	x0, 43b390 <ferror@plt+0x37400>
  43b1ac:	stp	x21, x22, [sp, #32]
  43b1b0:	stp	x25, x26, [sp, #64]
  43b1b4:	mov	x21, x0
  43b1b8:	mov	x26, x1
  43b1bc:	mov	w23, w2
  43b1c0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  43b1c4:	add	x1, x1, #0x258
  43b1c8:	bl	403930 <strcasecmp@plt>
  43b1cc:	cbz	w0, 43b224 <ferror@plt+0x37294>
  43b1d0:	ldrb	w0, [x21]
  43b1d4:	cbz	w0, 43b214 <ferror@plt+0x37284>
  43b1d8:	stp	x19, x20, [sp, #16]
  43b1dc:	stp	x27, x28, [sp, #80]
  43b1e0:	sub	w0, w23, #0x1
  43b1e4:	lsl	x0, x0, #4
  43b1e8:	str	x0, [sp, #120]
  43b1ec:	str	x26, [sp, #112]
  43b1f0:	add	x25, x26, #0x10
  43b1f4:	add	x25, x25, x0
  43b1f8:	str	wzr, [sp, #108]
  43b1fc:	mov	w24, #0x0                   	// #0
  43b200:	adrp	x28, 47b000 <ferror@plt+0x77070>
  43b204:	add	x28, x28, #0x888
  43b208:	adrp	x27, 440000 <ferror@plt+0x3c070>
  43b20c:	add	x27, x27, #0xd38
  43b210:	b	43b300 <ferror@plt+0x37370>
  43b214:	mov	w24, #0x0                   	// #0
  43b218:	ldp	x21, x22, [sp, #32]
  43b21c:	ldp	x25, x26, [sp, #64]
  43b220:	b	43b380 <ferror@plt+0x373f0>
  43b224:	adrp	x0, 49b000 <ferror@plt+0x97070>
  43b228:	ldr	x3, [x0, #2352]
  43b22c:	mov	x2, #0x17                  	// #23
  43b230:	mov	x1, #0x1                   	// #1
  43b234:	adrp	x0, 47b000 <ferror@plt+0x77070>
  43b238:	add	x0, x0, #0x860
  43b23c:	bl	403c80 <fwrite@plt>
  43b240:	cbz	w23, 43b280 <ferror@plt+0x372f0>
  43b244:	stp	x19, x20, [sp, #16]
  43b248:	mov	x19, x26
  43b24c:	sub	w21, w23, #0x1
  43b250:	add	x26, x26, #0x10
  43b254:	add	x21, x26, x21, lsl #4
  43b258:	adrp	x20, 43e000 <ferror@plt+0x3a070>
  43b25c:	add	x20, x20, #0xf70
  43b260:	adrp	x22, 49b000 <ferror@plt+0x97070>
  43b264:	ldr	x2, [x19], #16
  43b268:	mov	x1, x20
  43b26c:	ldr	x0, [x22, #2352]
  43b270:	bl	403f40 <fprintf@plt>
  43b274:	cmp	x21, x19
  43b278:	b.ne	43b264 <ferror@plt+0x372d4>  // b.any
  43b27c:	ldp	x19, x20, [sp, #16]
  43b280:	adrp	x0, 49b000 <ferror@plt+0x97070>
  43b284:	ldr	x3, [x0, #2352]
  43b288:	mov	x2, #0xa                   	// #10
  43b28c:	mov	x1, #0x1                   	// #1
  43b290:	adrp	x0, 47b000 <ferror@plt+0x77070>
  43b294:	add	x0, x0, #0x878
  43b298:	bl	403c80 <fwrite@plt>
  43b29c:	mov	w24, #0x0                   	// #0
  43b2a0:	ldp	x21, x22, [sp, #32]
  43b2a4:	ldp	x25, x26, [sp, #64]
  43b2a8:	b	43b380 <ferror@plt+0x373f0>
  43b2ac:	mov	x0, x21
  43b2b0:	bl	4034d0 <strlen@plt>
  43b2b4:	add	x20, x21, x0
  43b2b8:	b	43b314 <ferror@plt+0x37384>
  43b2bc:	cbz	w23, 43b334 <ferror@plt+0x373a4>
  43b2c0:	ldr	x19, [sp, #112]
  43b2c4:	b	43b2d4 <ferror@plt+0x37344>
  43b2c8:	add	x19, x19, #0x10
  43b2cc:	cmp	x19, x25
  43b2d0:	b.eq	43b334 <ferror@plt+0x373a4>  // b.none
  43b2d4:	mov	w2, w22
  43b2d8:	mov	x1, x21
  43b2dc:	ldr	x0, [x19]
  43b2e0:	bl	43b0c4 <ferror@plt+0x37134>
  43b2e4:	cbz	w0, 43b2c8 <ferror@plt+0x37338>
  43b2e8:	ldr	w0, [x19, #8]
  43b2ec:	orr	w24, w24, w0
  43b2f0:	b	43b2c8 <ferror@plt+0x37338>
  43b2f4:	add	x21, x20, #0x1
  43b2f8:	ldrb	w0, [x20, #1]
  43b2fc:	cbz	w0, 43b33c <ferror@plt+0x373ac>
  43b300:	mov	x1, x28
  43b304:	mov	x0, x21
  43b308:	bl	4038a0 <strpbrk@plt>
  43b30c:	mov	x20, x0
  43b310:	cbz	x0, 43b2ac <ferror@plt+0x3731c>
  43b314:	sub	x2, x20, x21
  43b318:	mov	w22, w2
  43b31c:	mov	x1, x21
  43b320:	mov	x0, x27
  43b324:	bl	43b0c4 <ferror@plt+0x37134>
  43b328:	cbz	w0, 43b2bc <ferror@plt+0x3732c>
  43b32c:	mov	w0, #0x1                   	// #1
  43b330:	str	w0, [sp, #108]
  43b334:	ldrb	w0, [x20]
  43b338:	cbnz	w0, 43b2f4 <ferror@plt+0x37364>
  43b33c:	ldr	w0, [sp, #108]
  43b340:	cbz	w0, 43b398 <ferror@plt+0x37408>
  43b344:	cbz	w23, 43b36c <ferror@plt+0x373dc>
  43b348:	add	x0, x26, #0x8
  43b34c:	add	x1, x26, #0x18
  43b350:	ldr	x2, [sp, #120]
  43b354:	add	x1, x1, x2
  43b358:	mov	w23, #0x0                   	// #0
  43b35c:	ldr	w2, [x0], #16
  43b360:	orr	w23, w23, w2
  43b364:	cmp	x0, x1
  43b368:	b.ne	43b35c <ferror@plt+0x373cc>  // b.any
  43b36c:	bic	w24, w23, w24
  43b370:	ldp	x19, x20, [sp, #16]
  43b374:	ldp	x21, x22, [sp, #32]
  43b378:	ldp	x25, x26, [sp, #64]
  43b37c:	ldp	x27, x28, [sp, #80]
  43b380:	mov	w0, w24
  43b384:	ldp	x23, x24, [sp, #48]
  43b388:	ldp	x29, x30, [sp], #128
  43b38c:	ret
  43b390:	mov	w24, #0x0                   	// #0
  43b394:	b	43b380 <ferror@plt+0x373f0>
  43b398:	ldp	x19, x20, [sp, #16]
  43b39c:	ldp	x21, x22, [sp, #32]
  43b3a0:	ldp	x25, x26, [sp, #64]
  43b3a4:	ldp	x27, x28, [sp, #80]
  43b3a8:	b	43b380 <ferror@plt+0x373f0>
  43b3ac:	stp	x29, x30, [sp, #-128]!
  43b3b0:	mov	x29, sp
  43b3b4:	str	x19, [sp, #16]
  43b3b8:	adrp	x0, 47b000 <ferror@plt+0x77070>
  43b3bc:	add	x0, x0, #0x8b0
  43b3c0:	ldp	x2, x3, [x0]
  43b3c4:	stp	x2, x3, [sp, #32]
  43b3c8:	ldp	x2, x3, [x0, #16]
  43b3cc:	stp	x2, x3, [sp, #48]
  43b3d0:	ldp	x2, x3, [x0, #32]
  43b3d4:	stp	x2, x3, [sp, #64]
  43b3d8:	ldp	x2, x3, [x0, #48]
  43b3dc:	stp	x2, x3, [sp, #80]
  43b3e0:	ldp	x2, x3, [x0, #64]
  43b3e4:	stp	x2, x3, [sp, #96]
  43b3e8:	ldp	x0, x1, [x0, #80]
  43b3ec:	stp	x0, x1, [sp, #112]
  43b3f0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  43b3f4:	ldr	w19, [x0, #2344]
  43b3f8:	adrp	x0, 47b000 <ferror@plt+0x77070>
  43b3fc:	add	x0, x0, #0x890
  43b400:	bl	403e90 <getenv@plt>
  43b404:	cbz	x0, 43b490 <ferror@plt+0x37500>
  43b408:	mov	w2, #0x6                   	// #6
  43b40c:	add	x1, sp, #0x20
  43b410:	bl	43b19c <ferror@plt+0x3720c>
  43b414:	adrp	x1, 49b000 <ferror@plt+0x97070>
  43b418:	str	w0, [x1, #2344]
  43b41c:	adrp	x0, 47b000 <ferror@plt+0x77070>
  43b420:	add	x0, x0, #0x8b0
  43b424:	ldp	x2, x3, [x0, #96]
  43b428:	stp	x2, x3, [sp, #32]
  43b42c:	ldp	x2, x3, [x0, #112]
  43b430:	stp	x2, x3, [sp, #48]
  43b434:	ldp	x0, x1, [x0, #128]
  43b438:	stp	x0, x1, [sp, #64]
  43b43c:	adrp	x0, 47b000 <ferror@plt+0x77070>
  43b440:	add	x0, x0, #0x8a8
  43b444:	bl	403e90 <getenv@plt>
  43b448:	mov	w1, #0x0                   	// #0
  43b44c:	cbz	x0, 43b460 <ferror@plt+0x374d0>
  43b450:	mov	w2, #0x3                   	// #3
  43b454:	add	x1, sp, #0x20
  43b458:	bl	43b19c <ferror@plt+0x3720c>
  43b45c:	mov	w1, w0
  43b460:	adrp	x0, 49b000 <ferror@plt+0x97070>
  43b464:	add	x0, x0, #0x928
  43b468:	and	w2, w1, #0xfffffffc
  43b46c:	ldr	w3, [x0, #4]
  43b470:	orr	w2, w2, w3
  43b474:	str	w2, [x0, #4]
  43b478:	and	w1, w1, #0x1
  43b47c:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43b480:	str	w1, [x0, #52]
  43b484:	ldr	x19, [sp, #16]
  43b488:	ldp	x29, x30, [sp], #128
  43b48c:	ret
  43b490:	mov	w0, w19
  43b494:	b	43b414 <ferror@plt+0x37484>
  43b498:	stp	x29, x30, [sp, #-128]!
  43b49c:	mov	x29, sp
  43b4a0:	str	x1, [sp, #104]
  43b4a4:	str	x2, [sp, #120]
  43b4a8:	cmp	x2, #0x1
  43b4ac:	b.ls	43b73c <ferror@plt+0x377ac>  // b.plast
  43b4b0:	stp	x19, x20, [sp, #16]
  43b4b4:	stp	x21, x22, [sp, #32]
  43b4b8:	stp	x23, x24, [sp, #48]
  43b4bc:	stp	x25, x26, [sp, #64]
  43b4c0:	stp	x27, x28, [sp, #80]
  43b4c4:	mov	x26, x0
  43b4c8:	mov	x0, x2
  43b4cc:	ldr	x24, [x26, #32]
  43b4d0:	ldr	x27, [x26]
  43b4d4:	ldr	x28, [x26, #16]
  43b4d8:	ldr	x2, [x26, #24]
  43b4dc:	str	x2, [sp, #96]
  43b4e0:	lsr	x21, x0, #1
  43b4e4:	sub	x19, x0, x21
  43b4e8:	madd	x20, x27, x21, x1
  43b4ec:	mov	x2, x21
  43b4f0:	mov	x0, x26
  43b4f4:	bl	43b498 <ferror@plt+0x37508>
  43b4f8:	mov	x2, x19
  43b4fc:	mov	x1, x20
  43b500:	mov	x0, x26
  43b504:	bl	43b498 <ferror@plt+0x37508>
  43b508:	ldr	x0, [x26, #8]
  43b50c:	cmp	x0, #0x2
  43b510:	b.eq	43b54c <ferror@plt+0x375bc>  // b.none
  43b514:	b.hi	43b528 <ferror@plt+0x37598>  // b.pmore
  43b518:	cbz	x0, 43b564 <ferror@plt+0x375d4>
  43b51c:	ldr	x22, [sp, #104]
  43b520:	cbnz	x19, 43b5d4 <ferror@plt+0x37644>
  43b524:	b	43b538 <ferror@plt+0x375a8>
  43b528:	cmp	x0, #0x3
  43b52c:	b.ne	43b570 <ferror@plt+0x375e0>  // b.any
  43b530:	ldr	x22, [sp, #104]
  43b534:	cbnz	x19, 43b684 <ferror@plt+0x376f4>
  43b538:	mul	x2, x21, x27
  43b53c:	mov	x1, x22
  43b540:	mov	x0, x24
  43b544:	bl	403460 <memcpy@plt>
  43b548:	b	43b710 <ferror@plt+0x37780>
  43b54c:	str	x24, [sp, #112]
  43b550:	ldr	x22, [sp, #104]
  43b554:	sub	x25, x27, #0x1
  43b558:	lsr	x25, x25, #3
  43b55c:	cbnz	x19, 43b630 <ferror@plt+0x376a0>
  43b560:	b	43b538 <ferror@plt+0x375a8>
  43b564:	ldr	x22, [sp, #104]
  43b568:	cbnz	x19, 43b598 <ferror@plt+0x37608>
  43b56c:	b	43b538 <ferror@plt+0x375a8>
  43b570:	mov	x23, x24
  43b574:	ldr	x22, [sp, #104]
  43b578:	cbnz	x19, 43b6d4 <ferror@plt+0x37744>
  43b57c:	b	43b538 <ferror@plt+0x375a8>
  43b580:	ldr	w0, [x22], #4
  43b584:	sub	x21, x21, #0x1
  43b588:	str	w0, [x24], #4
  43b58c:	cmp	x21, #0x0
  43b590:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  43b594:	b.eq	43b70c <ferror@plt+0x3777c>  // b.none
  43b598:	ldr	x2, [sp, #96]
  43b59c:	mov	x1, x20
  43b5a0:	mov	x0, x22
  43b5a4:	blr	x28
  43b5a8:	cmp	w0, #0x0
  43b5ac:	b.le	43b580 <ferror@plt+0x375f0>
  43b5b0:	ldr	w0, [x20], #4
  43b5b4:	sub	x19, x19, #0x1
  43b5b8:	b	43b588 <ferror@plt+0x375f8>
  43b5bc:	ldr	x0, [x22], #8
  43b5c0:	sub	x21, x21, #0x1
  43b5c4:	str	x0, [x24], #8
  43b5c8:	cmp	x21, #0x0
  43b5cc:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  43b5d0:	b.eq	43b70c <ferror@plt+0x3777c>  // b.none
  43b5d4:	ldr	x2, [sp, #96]
  43b5d8:	mov	x1, x20
  43b5dc:	mov	x0, x22
  43b5e0:	blr	x28
  43b5e4:	cmp	w0, #0x0
  43b5e8:	b.le	43b5bc <ferror@plt+0x3762c>
  43b5ec:	ldr	x0, [x20], #8
  43b5f0:	sub	x19, x19, #0x1
  43b5f4:	b	43b5c4 <ferror@plt+0x37634>
  43b5f8:	sub	x21, x21, #0x1
  43b5fc:	mov	x2, x22
  43b600:	add	x22, x22, x27
  43b604:	cmp	x24, x23
  43b608:	b.ls	43b624 <ferror@plt+0x37694>  // b.plast
  43b60c:	mov	x0, #0x0                   	// #0
  43b610:	ldr	x1, [x2, x0, lsl #3]
  43b614:	str	x1, [x23, x0, lsl #3]
  43b618:	cmp	x25, x0
  43b61c:	add	x0, x0, #0x1
  43b620:	b.ne	43b610 <ferror@plt+0x37680>  // b.any
  43b624:	cmp	x21, #0x0
  43b628:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  43b62c:	b.eq	43b70c <ferror@plt+0x3777c>  // b.none
  43b630:	ldr	x0, [sp, #112]
  43b634:	mov	x23, x0
  43b638:	add	x0, x0, x27
  43b63c:	str	x0, [sp, #112]
  43b640:	mov	x24, x0
  43b644:	ldr	x2, [sp, #96]
  43b648:	mov	x1, x20
  43b64c:	mov	x0, x22
  43b650:	blr	x28
  43b654:	cmp	w0, #0x0
  43b658:	b.le	43b5f8 <ferror@plt+0x37668>
  43b65c:	sub	x19, x19, #0x1
  43b660:	mov	x2, x20
  43b664:	add	x20, x20, x27
  43b668:	b	43b604 <ferror@plt+0x37674>
  43b66c:	ldr	x0, [x22], #8
  43b670:	sub	x21, x21, #0x1
  43b674:	str	x0, [x24], #8
  43b678:	cmp	x21, #0x0
  43b67c:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  43b680:	b.eq	43b70c <ferror@plt+0x3777c>  // b.none
  43b684:	ldr	x2, [sp, #96]
  43b688:	ldr	x1, [x20]
  43b68c:	ldr	x0, [x22]
  43b690:	blr	x28
  43b694:	cmp	w0, #0x0
  43b698:	b.le	43b66c <ferror@plt+0x376dc>
  43b69c:	ldr	x0, [x20], #8
  43b6a0:	sub	x19, x19, #0x1
  43b6a4:	b	43b674 <ferror@plt+0x376e4>
  43b6a8:	mov	x2, x27
  43b6ac:	mov	x1, x22
  43b6b0:	mov	x0, x23
  43b6b4:	bl	403460 <memcpy@plt>
  43b6b8:	add	x24, x27, x23
  43b6bc:	add	x22, x22, x27
  43b6c0:	sub	x21, x21, #0x1
  43b6c4:	add	x23, x23, x27
  43b6c8:	cmp	x21, #0x0
  43b6cc:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  43b6d0:	b.eq	43b70c <ferror@plt+0x3777c>  // b.none
  43b6d4:	ldr	x2, [sp, #96]
  43b6d8:	mov	x1, x20
  43b6dc:	mov	x0, x22
  43b6e0:	blr	x28
  43b6e4:	cmp	w0, #0x0
  43b6e8:	b.le	43b6a8 <ferror@plt+0x37718>
  43b6ec:	mov	x2, x27
  43b6f0:	mov	x1, x20
  43b6f4:	mov	x0, x23
  43b6f8:	bl	403460 <memcpy@plt>
  43b6fc:	add	x24, x27, x23
  43b700:	add	x20, x20, x27
  43b704:	sub	x19, x19, #0x1
  43b708:	b	43b6c4 <ferror@plt+0x37734>
  43b70c:	cbnz	x21, 43b538 <ferror@plt+0x375a8>
  43b710:	ldr	x0, [sp, #120]
  43b714:	sub	x2, x0, x19
  43b718:	mul	x2, x2, x27
  43b71c:	ldr	x1, [x26, #32]
  43b720:	ldr	x0, [sp, #104]
  43b724:	bl	403460 <memcpy@plt>
  43b728:	ldp	x19, x20, [sp, #16]
  43b72c:	ldp	x21, x22, [sp, #32]
  43b730:	ldp	x23, x24, [sp, #48]
  43b734:	ldp	x25, x26, [sp, #64]
  43b738:	ldp	x27, x28, [sp, #80]
  43b73c:	ldp	x29, x30, [sp], #128
  43b740:	ret
  43b744:	stp	x29, x30, [sp, #-144]!
  43b748:	mov	x29, sp
  43b74c:	stp	x19, x20, [sp, #16]
  43b750:	stp	x21, x22, [sp, #32]
  43b754:	stp	x23, x24, [sp, #48]
  43b758:	stp	x25, x26, [sp, #64]
  43b75c:	stp	x27, x28, [sp, #80]
  43b760:	mov	x25, x0
  43b764:	mov	x26, x1
  43b768:	mov	x21, x2
  43b76c:	mov	x20, x3
  43b770:	mov	x19, x4
  43b774:	mul	x1, x1, x2
  43b778:	add	x0, x2, x26, lsl #4
  43b77c:	cmp	x2, #0x20
  43b780:	csel	x0, x0, x1, hi  // hi = pmore
  43b784:	cmp	x0, #0x3ff
  43b788:	b.hi	43b824 <ferror@plt+0x37894>  // b.pmore
  43b78c:	add	x0, x0, #0xf
  43b790:	and	x0, x0, #0xfffffffffffffff0
  43b794:	sub	sp, sp, x0
  43b798:	mov	x0, sp
  43b79c:	str	x0, [x29, #136]
  43b7a0:	mov	x28, #0x0                   	// #0
  43b7a4:	str	x21, [x29, #104]
  43b7a8:	mov	x0, #0x4                   	// #4
  43b7ac:	str	x0, [x29, #112]
  43b7b0:	str	x20, [x29, #120]
  43b7b4:	str	x19, [x29, #128]
  43b7b8:	cmp	x21, #0x20
  43b7bc:	b.ls	43b8b0 <ferror@plt+0x37920>  // b.plast
  43b7c0:	lsl	x1, x26, #3
  43b7c4:	ldr	x22, [x29, #136]
  43b7c8:	add	x22, x22, x1
  43b7cc:	add	x27, x22, x1
  43b7d0:	cmp	x22, x27
  43b7d4:	b.cs	43b7f0 <ferror@plt+0x37860>  // b.hs, b.nlast
  43b7d8:	mov	x2, x22
  43b7dc:	mov	x0, x25
  43b7e0:	str	x0, [x2], #8
  43b7e4:	add	x0, x0, x21
  43b7e8:	cmp	x27, x2
  43b7ec:	b.hi	43b7e0 <ferror@plt+0x37850>  // b.pmore
  43b7f0:	mov	x0, #0x8                   	// #8
  43b7f4:	str	x0, [x29, #104]
  43b7f8:	mov	x0, #0x3                   	// #3
  43b7fc:	str	x0, [x29, #112]
  43b800:	mov	x2, x26
  43b804:	ldr	x0, [x29, #136]
  43b808:	add	x1, x0, x1
  43b80c:	add	x0, x29, #0x68
  43b810:	bl	43b498 <ferror@plt+0x37508>
  43b814:	cbz	x26, 43b900 <ferror@plt+0x37970>
  43b818:	mov	x23, x25
  43b81c:	mov	x24, #0x0                   	// #0
  43b820:	b	43b888 <ferror@plt+0x378f8>
  43b824:	bl	41334c <ferror@plt+0xf3bc>
  43b828:	mov	x28, x0
  43b82c:	str	x0, [x29, #136]
  43b830:	b	43b7a4 <ferror@plt+0x37814>
  43b834:	mov	x20, x1
  43b838:	mov	x1, x19
  43b83c:	sub	x19, x20, x25
  43b840:	udiv	x19, x19, x21
  43b844:	str	x0, [x22, x1, lsl #3]
  43b848:	mov	x2, x21
  43b84c:	mov	x1, x20
  43b850:	bl	403460 <memcpy@plt>
  43b854:	add	x2, x22, x19, lsl #3
  43b858:	ldr	x1, [x22, x19, lsl #3]
  43b85c:	mov	x0, x20
  43b860:	cmp	x1, x23
  43b864:	b.ne	43b834 <ferror@plt+0x378a4>  // b.any
  43b868:	str	x20, [x2]
  43b86c:	mov	x2, x21
  43b870:	mov	x1, x27
  43b874:	bl	403460 <memcpy@plt>
  43b878:	add	x24, x24, #0x1
  43b87c:	add	x23, x23, x21
  43b880:	cmp	x26, x24
  43b884:	b.eq	43b900 <ferror@plt+0x37970>  // b.none
  43b888:	ldr	x20, [x22, x24, lsl #3]
  43b88c:	cmp	x20, x23
  43b890:	b.eq	43b878 <ferror@plt+0x378e8>  // b.none
  43b894:	mov	x2, x21
  43b898:	mov	x1, x23
  43b89c:	mov	x0, x27
  43b8a0:	bl	403460 <memcpy@plt>
  43b8a4:	mov	x0, x23
  43b8a8:	mov	x19, x24
  43b8ac:	b	43b838 <ferror@plt+0x378a8>
  43b8b0:	tst	x21, #0x3
  43b8b4:	b.ne	43b8f0 <ferror@plt+0x37960>  // b.any
  43b8b8:	tst	x25, #0x3
  43b8bc:	b.ne	43b8f0 <ferror@plt+0x37960>  // b.any
  43b8c0:	cmp	x21, #0x4
  43b8c4:	b.eq	43b8ec <ferror@plt+0x3795c>  // b.none
  43b8c8:	cmp	x21, #0x8
  43b8cc:	b.eq	43b928 <ferror@plt+0x37998>  // b.none
  43b8d0:	tst	x21, #0x7
  43b8d4:	b.ne	43b8f0 <ferror@plt+0x37960>  // b.any
  43b8d8:	tst	x25, #0x7
  43b8dc:	b.ne	43b8f0 <ferror@plt+0x37960>  // b.any
  43b8e0:	mov	x0, #0x2                   	// #2
  43b8e4:	str	x0, [x29, #112]
  43b8e8:	b	43b8f0 <ferror@plt+0x37960>
  43b8ec:	str	xzr, [x29, #112]
  43b8f0:	mov	x2, x26
  43b8f4:	mov	x1, x25
  43b8f8:	add	x0, x29, #0x68
  43b8fc:	bl	43b498 <ferror@plt+0x37508>
  43b900:	mov	x0, x28
  43b904:	bl	413498 <ferror@plt+0xf508>
  43b908:	mov	sp, x29
  43b90c:	ldp	x19, x20, [sp, #16]
  43b910:	ldp	x21, x22, [sp, #32]
  43b914:	ldp	x23, x24, [sp, #48]
  43b918:	ldp	x25, x26, [sp, #64]
  43b91c:	ldp	x27, x28, [sp, #80]
  43b920:	ldp	x29, x30, [sp], #144
  43b924:	ret
  43b928:	tst	x25, #0x7
  43b92c:	b.ne	43b8f0 <ferror@plt+0x37960>  // b.any
  43b930:	mov	x0, #0x1                   	// #1
  43b934:	str	x0, [x29, #112]
  43b938:	b	43b8f0 <ferror@plt+0x37960>
  43b93c:	stp	x29, x30, [sp, #-16]!
  43b940:	mov	x29, sp
  43b944:	sxtw	x1, w1
  43b948:	bl	43b744 <ferror@plt+0x377b4>
  43b94c:	ldp	x29, x30, [sp], #16
  43b950:	ret
  43b954:	stp	x29, x30, [sp, #-208]!
  43b958:	mov	x29, sp
  43b95c:	stp	x19, x20, [sp, #16]
  43b960:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43b964:	ldr	x19, [x0, #56]
  43b968:	cbz	x19, 43b97c <ferror@plt+0x379ec>
  43b96c:	mov	x0, x19
  43b970:	ldp	x19, x20, [sp, #16]
  43b974:	ldp	x29, x30, [sp], #208
  43b978:	ret
  43b97c:	stp	x21, x22, [sp, #32]
  43b980:	stp	x23, x24, [sp, #48]
  43b984:	adrp	x0, 47b000 <ferror@plt+0x77070>
  43b988:	add	x0, x0, #0x950
  43b98c:	bl	403e90 <getenv@plt>
  43b990:	mov	x20, x0
  43b994:	cbz	x0, 43bb58 <ferror@plt+0x37bc8>
  43b998:	ldrb	w0, [x0]
  43b99c:	cbz	w0, 43bb68 <ferror@plt+0x37bd8>
  43b9a0:	mov	x0, x20
  43b9a4:	bl	4034d0 <strlen@plt>
  43b9a8:	mov	x23, x0
  43b9ac:	cbnz	x0, 43b9d0 <ferror@plt+0x37a40>
  43b9b0:	add	x0, x23, #0xe
  43b9b4:	bl	403790 <malloc@plt>
  43b9b8:	mov	x22, x0
  43b9bc:	cbz	x0, 43bb4c <ferror@plt+0x37bbc>
  43b9c0:	mov	x2, x23
  43b9c4:	mov	x1, x20
  43b9c8:	bl	403460 <memcpy@plt>
  43b9cc:	b	43bba0 <ferror@plt+0x37c10>
  43b9d0:	add	x0, x20, x0
  43b9d4:	ldurb	w0, [x0, #-1]
  43b9d8:	cmp	w0, #0x2f
  43b9dc:	b.eq	43b9b0 <ferror@plt+0x37a20>  // b.none
  43b9e0:	mov	x21, x23
  43b9e4:	b	43bb74 <ferror@plt+0x37be4>
  43b9e8:	mov	x0, x20
  43b9ec:	bl	403980 <getc@plt>
  43b9f0:	cmp	w0, #0xa
  43b9f4:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  43b9f8:	b.ne	43b9e8 <ferror@plt+0x37a58>  // b.any
  43b9fc:	cmn	w0, #0x1
  43ba00:	b.ne	43ba84 <ferror@plt+0x37af4>  // b.any
  43ba04:	mov	x0, x20
  43ba08:	bl	403740 <fclose@plt>
  43ba0c:	cbz	x21, 43bb38 <ferror@plt+0x37ba8>
  43ba10:	strb	wzr, [x19, x21]
  43ba14:	ldp	x25, x26, [sp, #64]
  43ba18:	ldr	x27, [sp, #80]
  43ba1c:	mov	x0, x22
  43ba20:	bl	403b90 <free@plt>
  43ba24:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43ba28:	str	x19, [x0, #56]
  43ba2c:	ldp	x21, x22, [sp, #32]
  43ba30:	ldp	x23, x24, [sp, #48]
  43ba34:	b	43b96c <ferror@plt+0x379dc>
  43ba38:	add	x1, x27, x0
  43ba3c:	add	x1, x1, x21
  43ba40:	add	x21, x1, #0x2
  43ba44:	add	x1, x1, #0x3
  43ba48:	mov	x0, x19
  43ba4c:	bl	403960 <realloc@plt>
  43ba50:	mov	x26, x0
  43ba54:	cbz	x26, 43bb04 <ferror@plt+0x37b74>
  43ba58:	sub	x19, x21, x25
  43ba5c:	sub	x0, x24, x27
  43ba60:	add	x0, x0, x19
  43ba64:	add	x1, sp, #0x60
  43ba68:	add	x0, x26, x0
  43ba6c:	bl	403cd0 <strcpy@plt>
  43ba70:	sub	x19, x19, #0x1
  43ba74:	add	x1, sp, #0x98
  43ba78:	add	x0, x26, x19
  43ba7c:	bl	403cd0 <strcpy@plt>
  43ba80:	mov	x19, x26
  43ba84:	mov	x0, x20
  43ba88:	bl	403980 <getc@plt>
  43ba8c:	cmn	w0, #0x1
  43ba90:	b.eq	43ba04 <ferror@plt+0x37a74>  // b.none
  43ba94:	sub	w1, w0, #0x9
  43ba98:	cmp	w0, #0x20
  43ba9c:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  43baa0:	b.ls	43ba84 <ferror@plt+0x37af4>  // b.plast
  43baa4:	cmp	w0, #0x23
  43baa8:	b.eq	43b9e8 <ferror@plt+0x37a58>  // b.none
  43baac:	mov	x1, x20
  43bab0:	bl	403ba0 <ungetc@plt>
  43bab4:	add	x3, sp, #0x98
  43bab8:	add	x2, sp, #0x60
  43babc:	mov	x1, x23
  43bac0:	mov	x0, x20
  43bac4:	bl	4037f0 <__isoc99_fscanf@plt>
  43bac8:	cmp	w0, #0x1
  43bacc:	b.le	43ba04 <ferror@plt+0x37a74>
  43bad0:	add	x0, sp, #0x60
  43bad4:	bl	4034d0 <strlen@plt>
  43bad8:	mov	x27, x0
  43badc:	add	x0, sp, #0x98
  43bae0:	bl	4034d0 <strlen@plt>
  43bae4:	mov	x25, x0
  43bae8:	cbnz	x21, 43ba38 <ferror@plt+0x37aa8>
  43baec:	add	x0, x27, x0
  43baf0:	add	x21, x0, #0x2
  43baf4:	add	x0, x0, #0x3
  43baf8:	bl	403790 <malloc@plt>
  43bafc:	mov	x26, x0
  43bb00:	b	43ba54 <ferror@plt+0x37ac4>
  43bb04:	cbz	x19, 43bb10 <ferror@plt+0x37b80>
  43bb08:	mov	x0, x19
  43bb0c:	bl	403b90 <free@plt>
  43bb10:	mov	x0, x20
  43bb14:	bl	403740 <fclose@plt>
  43bb18:	adrp	x19, 43c000 <ferror@plt+0x38070>
  43bb1c:	add	x19, x19, #0x898
  43bb20:	ldp	x25, x26, [sp, #64]
  43bb24:	ldr	x27, [sp, #80]
  43bb28:	b	43ba1c <ferror@plt+0x37a8c>
  43bb2c:	adrp	x19, 43c000 <ferror@plt+0x38070>
  43bb30:	add	x19, x19, #0x898
  43bb34:	b	43ba1c <ferror@plt+0x37a8c>
  43bb38:	adrp	x19, 43c000 <ferror@plt+0x38070>
  43bb3c:	add	x19, x19, #0x898
  43bb40:	ldp	x25, x26, [sp, #64]
  43bb44:	ldr	x27, [sp, #80]
  43bb48:	b	43ba1c <ferror@plt+0x37a8c>
  43bb4c:	adrp	x19, 43c000 <ferror@plt+0x38070>
  43bb50:	add	x19, x19, #0x898
  43bb54:	b	43ba24 <ferror@plt+0x37a94>
  43bb58:	mov	x21, #0x8                   	// #8
  43bb5c:	adrp	x20, 47b000 <ferror@plt+0x77070>
  43bb60:	add	x20, x20, #0x940
  43bb64:	b	43bb74 <ferror@plt+0x37be4>
  43bb68:	mov	x21, #0x8                   	// #8
  43bb6c:	adrp	x20, 47b000 <ferror@plt+0x77070>
  43bb70:	add	x20, x20, #0x940
  43bb74:	add	x23, x21, #0x1
  43bb78:	add	x0, x21, #0xf
  43bb7c:	bl	403790 <malloc@plt>
  43bb80:	mov	x22, x0
  43bb84:	cbz	x0, 43bb4c <ferror@plt+0x37bbc>
  43bb88:	mov	x2, x21
  43bb8c:	mov	x1, x20
  43bb90:	mov	x0, x22
  43bb94:	bl	403460 <memcpy@plt>
  43bb98:	mov	w0, #0x2f                  	// #47
  43bb9c:	strb	w0, [x22, x21]
  43bba0:	add	x2, x22, x23
  43bba4:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43bba8:	add	x1, x1, #0x960
  43bbac:	ldr	x3, [x1]
  43bbb0:	str	x3, [x22, x23]
  43bbb4:	ldur	x0, [x1, #6]
  43bbb8:	stur	x0, [x2, #6]
  43bbbc:	adrp	x1, 442000 <ferror@plt+0x3e070>
  43bbc0:	add	x1, x1, #0x368
  43bbc4:	mov	x0, x22
  43bbc8:	bl	403780 <fopen@plt>
  43bbcc:	mov	x20, x0
  43bbd0:	cbz	x0, 43bb2c <ferror@plt+0x37b9c>
  43bbd4:	stp	x25, x26, [sp, #64]
  43bbd8:	str	x27, [sp, #80]
  43bbdc:	mov	x21, #0x0                   	// #0
  43bbe0:	adrp	x23, 47b000 <ferror@plt+0x77070>
  43bbe4:	add	x23, x23, #0x970
  43bbe8:	mov	x24, #0xfffffffffffffffe    	// #-2
  43bbec:	b	43ba84 <ferror@plt+0x37af4>
  43bbf0:	stp	x29, x30, [sp, #-16]!
  43bbf4:	mov	x29, sp
  43bbf8:	mov	w0, #0xe                   	// #14
  43bbfc:	bl	403770 <nl_langinfo@plt>
  43bc00:	ldp	x29, x30, [sp], #16
  43bc04:	ret
  43bc08:	stp	x29, x30, [sp, #-48]!
  43bc0c:	mov	x29, sp
  43bc10:	stp	x19, x20, [sp, #16]
  43bc14:	str	x21, [sp, #32]
  43bc18:	cbz	x0, 43bcbc <ferror@plt+0x37d2c>
  43bc1c:	mov	x21, x0
  43bc20:	bl	43b954 <ferror@plt+0x379c4>
  43bc24:	mov	x20, x0
  43bc28:	ldrb	w19, [x0]
  43bc2c:	cbnz	w19, 43bc60 <ferror@plt+0x37cd0>
  43bc30:	mov	x0, x21
  43bc34:	b	43bc90 <ferror@plt+0x37d00>
  43bc38:	mov	x0, x20
  43bc3c:	bl	4034d0 <strlen@plt>
  43bc40:	add	x19, x0, #0x1
  43bc44:	add	x19, x20, x19
  43bc48:	mov	x0, x19
  43bc4c:	bl	4034d0 <strlen@plt>
  43bc50:	add	x0, x0, #0x1
  43bc54:	add	x20, x19, x0
  43bc58:	ldrb	w19, [x19, x0]
  43bc5c:	cbz	w19, 43bcb4 <ferror@plt+0x37d24>
  43bc60:	mov	x1, x20
  43bc64:	mov	x0, x21
  43bc68:	bl	403ad0 <strcmp@plt>
  43bc6c:	cbz	w0, 43bc80 <ferror@plt+0x37cf0>
  43bc70:	cmp	w19, #0x2a
  43bc74:	b.ne	43bc38 <ferror@plt+0x37ca8>  // b.any
  43bc78:	ldrb	w0, [x20, #1]
  43bc7c:	cbnz	w0, 43bc38 <ferror@plt+0x37ca8>
  43bc80:	mov	x0, x20
  43bc84:	bl	4034d0 <strlen@plt>
  43bc88:	add	x21, x0, #0x1
  43bc8c:	add	x0, x20, x21
  43bc90:	ldrb	w2, [x0]
  43bc94:	adrp	x1, 47b000 <ferror@plt+0x77070>
  43bc98:	add	x1, x1, #0x980
  43bc9c:	cmp	w2, #0x0
  43bca0:	csel	x0, x1, x0, eq  // eq = none
  43bca4:	ldp	x19, x20, [sp, #16]
  43bca8:	ldr	x21, [sp, #32]
  43bcac:	ldp	x29, x30, [sp], #48
  43bcb0:	ret
  43bcb4:	mov	x0, x21
  43bcb8:	b	43bc90 <ferror@plt+0x37d00>
  43bcbc:	bl	43b954 <ferror@plt+0x379c4>
  43bcc0:	mov	x20, x0
  43bcc4:	ldrb	w19, [x0]
  43bcc8:	adrp	x21, 43c000 <ferror@plt+0x38070>
  43bccc:	add	x21, x21, #0x898
  43bcd0:	cbnz	w19, 43bc60 <ferror@plt+0x37cd0>
  43bcd4:	adrp	x21, 47b000 <ferror@plt+0x77070>
  43bcd8:	add	x0, x21, #0x980
  43bcdc:	b	43bca4 <ferror@plt+0x37d14>
  43bce0:	stp	x29, x30, [sp, #-32]!
  43bce4:	mov	x29, sp
  43bce8:	str	q0, [sp, #16]
  43bcec:	ldr	x5, [sp, #16]
  43bcf0:	ldr	x0, [sp, #24]
  43bcf4:	str	q1, [sp, #16]
  43bcf8:	ldr	x6, [sp, #16]
  43bcfc:	ldr	x2, [sp, #24]
  43bd00:	mrs	x1, fpcr
  43bd04:	mov	x10, x5
  43bd08:	ubfx	x7, x0, #0, #48
  43bd0c:	ubfx	x3, x0, #48, #15
  43bd10:	lsr	x0, x0, #63
  43bd14:	and	w1, w0, #0xff
  43bd18:	mov	x9, x6
  43bd1c:	ubfx	x8, x2, #0, #48
  43bd20:	ubfx	x4, x2, #48, #15
  43bd24:	lsr	x0, x2, #63
  43bd28:	and	w2, w0, #0xff
  43bd2c:	mov	x0, #0x7fff                	// #32767
  43bd30:	cmp	x3, x0
  43bd34:	b.eq	43bd58 <ferror@plt+0x37dc8>  // b.none
  43bd38:	mov	x0, #0x7fff                	// #32767
  43bd3c:	cmp	x4, x0
  43bd40:	b.eq	43bd74 <ferror@plt+0x37de4>  // b.none
  43bd44:	mov	w0, #0x1                   	// #1
  43bd48:	cmp	x3, x4
  43bd4c:	b.eq	43bda4 <ferror@plt+0x37e14>  // b.none
  43bd50:	ldp	x29, x30, [sp], #32
  43bd54:	ret
  43bd58:	orr	x0, x7, x5
  43bd5c:	cbnz	x0, 43bddc <ferror@plt+0x37e4c>
  43bd60:	mov	x0, #0x7fff                	// #32767
  43bd64:	cmp	x4, x0
  43bd68:	b.eq	43bd74 <ferror@plt+0x37de4>  // b.none
  43bd6c:	mov	w0, #0x1                   	// #1
  43bd70:	b	43bd50 <ferror@plt+0x37dc0>
  43bd74:	orr	x0, x8, x9
  43bd78:	cbz	x0, 43bd44 <ferror@plt+0x37db4>
  43bd7c:	mov	x0, #0x7fff                	// #32767
  43bd80:	cmp	x3, x0
  43bd84:	b.eq	43bdd4 <ferror@plt+0x37e44>  // b.none
  43bd88:	mov	w0, #0x1                   	// #1
  43bd8c:	tst	x8, #0x800000000000
  43bd90:	b.ne	43bd50 <ferror@plt+0x37dc0>  // b.any
  43bd94:	mov	w0, #0x1                   	// #1
  43bd98:	bl	43c568 <ferror@plt+0x385d8>
  43bd9c:	mov	w0, #0x1                   	// #1
  43bda0:	b	43bd50 <ferror@plt+0x37dc0>
  43bda4:	cmp	x7, x8
  43bda8:	ccmp	x5, x6, #0x0, eq  // eq = none
  43bdac:	b.ne	43bd50 <ferror@plt+0x37dc0>  // b.any
  43bdb0:	mov	w0, #0x0                   	// #0
  43bdb4:	cmp	w1, w2
  43bdb8:	b.eq	43bd50 <ferror@plt+0x37dc0>  // b.none
  43bdbc:	mov	w0, #0x1                   	// #1
  43bdc0:	cbnz	x3, 43bd50 <ferror@plt+0x37dc0>
  43bdc4:	orr	x7, x7, x10
  43bdc8:	cmp	x7, #0x0
  43bdcc:	cset	w0, ne  // ne = any
  43bdd0:	b	43bd50 <ferror@plt+0x37dc0>
  43bdd4:	orr	x10, x7, x10
  43bdd8:	cbz	x10, 43bdf4 <ferror@plt+0x37e64>
  43bddc:	tst	x7, #0x800000000000
  43bde0:	b.eq	43bd94 <ferror@plt+0x37e04>  // b.none
  43bde4:	mov	w0, #0x1                   	// #1
  43bde8:	mov	x1, #0x7fff                	// #32767
  43bdec:	cmp	x4, x1
  43bdf0:	b.ne	43bd50 <ferror@plt+0x37dc0>  // b.any
  43bdf4:	orr	x9, x8, x9
  43bdf8:	mov	w0, #0x1                   	// #1
  43bdfc:	cbz	x9, 43bd50 <ferror@plt+0x37dc0>
  43be00:	b	43bd88 <ferror@plt+0x37df8>
  43be04:	cbz	w0, 43be50 <ferror@plt+0x37ec0>
  43be08:	lsr	w4, w0, #31
  43be0c:	cmp	w0, #0x0
  43be10:	cneg	w0, w0, lt  // lt = tstop
  43be14:	clz	x2, x0
  43be18:	mov	w1, #0x403e                	// #16446
  43be1c:	sub	w1, w1, w2
  43be20:	sxtw	x5, w1
  43be24:	mov	w2, #0x402f                	// #16431
  43be28:	sub	w1, w2, w1
  43be2c:	lsl	x0, x0, x1
  43be30:	mov	x2, #0x0                   	// #0
  43be34:	mov	x3, #0x0                   	// #0
  43be38:	bfxil	x3, x0, #0, #48
  43be3c:	bfi	x3, x5, #48, #15
  43be40:	bfi	x3, x4, #63, #1
  43be44:	fmov	d0, x2
  43be48:	fmov	v0.d[1], x3
  43be4c:	ret
  43be50:	mov	x0, #0x0                   	// #0
  43be54:	mov	x5, #0x0                   	// #0
  43be58:	mov	x4, #0x0                   	// #0
  43be5c:	b	43be30 <ferror@plt+0x37ea0>
  43be60:	cbz	w0, 43bea4 <ferror@plt+0x37f14>
  43be64:	mov	w0, w0
  43be68:	clz	x2, x0
  43be6c:	mov	w1, #0x403e                	// #16446
  43be70:	sub	w1, w1, w2
  43be74:	sxtw	x3, w1
  43be78:	mov	w2, #0x402f                	// #16431
  43be7c:	sub	w2, w2, w1
  43be80:	lsl	x2, x0, x2
  43be84:	mov	x0, #0x0                   	// #0
  43be88:	mov	x1, #0x0                   	// #0
  43be8c:	bfxil	x1, x2, #0, #48
  43be90:	bfi	x1, x3, #48, #15
  43be94:	and	x1, x1, #0x7fffffffffffffff
  43be98:	fmov	d0, x0
  43be9c:	fmov	v0.d[1], x1
  43bea0:	ret
  43bea4:	mov	x2, #0x0                   	// #0
  43bea8:	mov	x3, #0x0                   	// #0
  43beac:	b	43be84 <ferror@plt+0x37ef4>
  43beb0:	stp	x29, x30, [sp, #-48]!
  43beb4:	mov	x29, sp
  43beb8:	str	x19, [sp, #16]
  43bebc:	str	q0, [sp, #32]
  43bec0:	ldr	x19, [sp, #32]
  43bec4:	ldr	x0, [sp, #40]
  43bec8:	mrs	x1, fpcr
  43becc:	mov	x1, x19
  43bed0:	ubfx	x3, x0, #0, #48
  43bed4:	ubfx	x5, x0, #48, #15
  43bed8:	mov	x4, #0x3ffe                	// #16382
  43bedc:	cmp	x5, x4
  43bee0:	b.gt	43bf00 <ferror@plt+0x37f70>
  43bee4:	cbnz	x5, 43bfc8 <ferror@plt+0x38038>
  43bee8:	orr	x19, x19, x3
  43beec:	cbnz	x19, 43bfd8 <ferror@plt+0x38048>
  43bef0:	mov	x0, x19
  43bef4:	ldr	x19, [sp, #16]
  43bef8:	ldp	x29, x30, [sp], #48
  43befc:	ret
  43bf00:	lsr	x0, x0, #63
  43bf04:	and	w0, w0, #0xff
  43bf08:	and	x4, x0, #0xff
  43bf0c:	mov	x6, #0x403d                	// #16445
  43bf10:	cmp	x5, x6
  43bf14:	b.le	43bf48 <ferror@plt+0x37fb8>
  43bf18:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  43bf1c:	add	x19, x4, x19
  43bf20:	cmp	x4, #0x0
  43bf24:	mov	x0, #0x403e                	// #16446
  43bf28:	ccmp	x5, x0, #0x0, ne  // ne = any
  43bf2c:	b.ne	43bfe4 <ferror@plt+0x38054>  // b.any
  43bf30:	extr	x3, x3, x1, #49
  43bf34:	cbnz	x3, 43bfec <ferror@plt+0x3805c>
  43bf38:	cmp	xzr, x1, lsl #15
  43bf3c:	b.eq	43bef0 <ferror@plt+0x37f60>  // b.none
  43bf40:	mov	w0, #0x10                  	// #16
  43bf44:	b	43bfd0 <ferror@plt+0x38040>
  43bf48:	orr	x3, x3, #0x1000000000000
  43bf4c:	mov	x0, #0x406f                	// #16495
  43bf50:	sub	x2, x0, x5
  43bf54:	cmp	x2, #0x3f
  43bf58:	b.gt	43bf98 <ferror@plt+0x38008>
  43bf5c:	sub	w2, w5, #0x4, lsl #12
  43bf60:	sub	w2, w2, #0x2f
  43bf64:	lsl	x0, x19, x2
  43bf68:	cmp	x0, #0x0
  43bf6c:	cset	w0, ne  // ne = any
  43bf70:	mov	w19, #0x406f                	// #16495
  43bf74:	sub	w19, w19, w5
  43bf78:	lsr	x19, x1, x19
  43bf7c:	lsl	x3, x3, x2
  43bf80:	orr	x19, x19, x3
  43bf84:	cmp	x4, #0x0
  43bf88:	cneg	x19, x19, ne  // ne = any
  43bf8c:	cbz	w0, 43bef0 <ferror@plt+0x37f60>
  43bf90:	mov	w0, #0x10                  	// #16
  43bf94:	b	43bfd0 <ferror@plt+0x38040>
  43bf98:	sub	w19, w5, #0x3, lsl #12
  43bf9c:	sub	w19, w19, #0xfef
  43bfa0:	lsl	x19, x3, x19
  43bfa4:	cmp	x2, #0x40
  43bfa8:	csel	x19, x19, xzr, ne  // ne = any
  43bfac:	orr	x19, x19, x1
  43bfb0:	cmp	x19, #0x0
  43bfb4:	cset	w0, ne  // ne = any
  43bfb8:	mov	w19, #0x402f                	// #16431
  43bfbc:	sub	w19, w19, w5
  43bfc0:	lsr	x19, x3, x19
  43bfc4:	b	43bf84 <ferror@plt+0x37ff4>
  43bfc8:	mov	x19, #0x0                   	// #0
  43bfcc:	mov	w0, #0x10                  	// #16
  43bfd0:	bl	43c568 <ferror@plt+0x385d8>
  43bfd4:	b	43bef0 <ferror@plt+0x37f60>
  43bfd8:	mov	x19, #0x0                   	// #0
  43bfdc:	mov	w0, #0x10                  	// #16
  43bfe0:	b	43bfd0 <ferror@plt+0x38040>
  43bfe4:	mov	w0, #0x1                   	// #1
  43bfe8:	b	43bfd0 <ferror@plt+0x38040>
  43bfec:	mov	w0, #0x1                   	// #1
  43bff0:	b	43bfd0 <ferror@plt+0x38040>
  43bff4:	stp	x29, x30, [sp, #-48]!
  43bff8:	mov	x29, sp
  43bffc:	str	x19, [sp, #16]
  43c000:	str	q0, [sp, #32]
  43c004:	ldr	x19, [sp, #32]
  43c008:	ldr	x1, [sp, #40]
  43c00c:	mrs	x0, fpcr
  43c010:	ubfx	x3, x1, #0, #48
  43c014:	ubfx	x4, x1, #48, #15
  43c018:	mov	x2, #0x3ffe                	// #16382
  43c01c:	cmp	x4, x2
  43c020:	b.gt	43c040 <ferror@plt+0x380b0>
  43c024:	cbnz	x4, 43c0e8 <ferror@plt+0x38158>
  43c028:	orr	x19, x19, x3
  43c02c:	cbnz	x19, 43c0f4 <ferror@plt+0x38164>
  43c030:	mov	x0, x19
  43c034:	ldr	x19, [sp, #16]
  43c038:	ldp	x29, x30, [sp], #48
  43c03c:	ret
  43c040:	lsr	x1, x1, #63
  43c044:	and	w1, w1, #0xff
  43c048:	mov	x2, #0x403e                	// #16446
  43c04c:	cmp	x4, x2
  43c050:	cset	w2, gt
  43c054:	orr	w2, w1, w2
  43c058:	cbz	w2, 43c070 <ferror@plt+0x380e0>
  43c05c:	eor	w1, w1, #0x1
  43c060:	sbfx	x19, x1, #0, #1
  43c064:	mov	w0, #0x1                   	// #1
  43c068:	bl	43c568 <ferror@plt+0x385d8>
  43c06c:	b	43c030 <ferror@plt+0x380a0>
  43c070:	orr	x3, x3, #0x1000000000000
  43c074:	mov	x1, #0x406f                	// #16495
  43c078:	sub	x0, x1, x4
  43c07c:	cmp	x0, #0x3f
  43c080:	b.gt	43c0b8 <ferror@plt+0x38128>
  43c084:	sub	w2, w4, #0x4, lsl #12
  43c088:	sub	w2, w2, #0x2f
  43c08c:	lsl	x0, x19, x2
  43c090:	cmp	x0, #0x0
  43c094:	cset	w1, ne  // ne = any
  43c098:	mov	w0, #0x406f                	// #16495
  43c09c:	sub	w0, w0, w4
  43c0a0:	lsr	x19, x19, x0
  43c0a4:	lsl	x3, x3, x2
  43c0a8:	orr	x19, x19, x3
  43c0ac:	cbz	w1, 43c030 <ferror@plt+0x380a0>
  43c0b0:	mov	w0, #0x10                  	// #16
  43c0b4:	b	43c068 <ferror@plt+0x380d8>
  43c0b8:	sub	w1, w4, #0x3, lsl #12
  43c0bc:	sub	w1, w1, #0xfef
  43c0c0:	lsl	x1, x3, x1
  43c0c4:	cmp	x0, #0x40
  43c0c8:	csel	x0, x1, xzr, ne  // ne = any
  43c0cc:	orr	x19, x0, x19
  43c0d0:	cmp	x19, #0x0
  43c0d4:	cset	w1, ne  // ne = any
  43c0d8:	mov	w0, #0x402f                	// #16431
  43c0dc:	sub	w0, w0, w4
  43c0e0:	lsr	x19, x3, x0
  43c0e4:	b	43c0ac <ferror@plt+0x3811c>
  43c0e8:	mov	x19, #0x0                   	// #0
  43c0ec:	mov	w0, #0x10                  	// #16
  43c0f0:	b	43c068 <ferror@plt+0x380d8>
  43c0f4:	mov	x19, #0x0                   	// #0
  43c0f8:	mov	w0, #0x10                  	// #16
  43c0fc:	b	43c068 <ferror@plt+0x380d8>
  43c100:	cbz	x0, 43c168 <ferror@plt+0x381d8>
  43c104:	lsr	x3, x0, #63
  43c108:	cmp	x0, #0x0
  43c10c:	cneg	x0, x0, lt  // lt = tstop
  43c110:	clz	x2, x0
  43c114:	mov	w1, #0x403e                	// #16446
  43c118:	sub	w2, w1, w2
  43c11c:	sxtw	x4, w2
  43c120:	mov	x1, #0x406f                	// #16495
  43c124:	sub	x1, x1, x4
  43c128:	cmp	x1, #0x3f
  43c12c:	b.gt	43c150 <ferror@plt+0x381c0>
  43c130:	sub	w1, w2, #0x4, lsl #12
  43c134:	sub	w1, w1, #0x2f
  43c138:	lsr	x1, x0, x1
  43c13c:	mov	w5, #0x406f                	// #16495
  43c140:	sub	w2, w5, w2
  43c144:	lsl	x5, x0, x2
  43c148:	mov	x0, x3
  43c14c:	b	43c174 <ferror@plt+0x381e4>
  43c150:	mov	w1, #0x402f                	// #16431
  43c154:	sub	w1, w1, w2
  43c158:	lsl	x1, x0, x1
  43c15c:	mov	x0, x3
  43c160:	mov	x5, #0x0                   	// #0
  43c164:	b	43c174 <ferror@plt+0x381e4>
  43c168:	mov	x4, x0
  43c16c:	mov	x1, #0x0                   	// #0
  43c170:	mov	x5, #0x0                   	// #0
  43c174:	mov	x3, #0x0                   	// #0
  43c178:	bfxil	x3, x1, #0, #48
  43c17c:	bfi	x3, x4, #48, #15
  43c180:	bfi	x3, x0, #63, #1
  43c184:	fmov	d0, x5
  43c188:	fmov	v0.d[1], x3
  43c18c:	ret
  43c190:	stp	x29, x30, [sp, #-32]!
  43c194:	mov	x29, sp
  43c198:	mrs	x0, fpcr
  43c19c:	fmov	x0, d0
  43c1a0:	ubfx	x4, x0, #0, #52
  43c1a4:	ubfx	x1, x0, #52, #11
  43c1a8:	lsr	x0, x0, #63
  43c1ac:	and	w0, w0, #0xff
  43c1b0:	add	x2, x1, #0x1
  43c1b4:	tst	x2, #0x7fe
  43c1b8:	b.eq	43c1f0 <ferror@plt+0x38260>  // b.none
  43c1bc:	add	x1, x1, #0x3, lsl #12
  43c1c0:	add	x1, x1, #0xc00
  43c1c4:	lsr	x6, x4, #4
  43c1c8:	lsl	x5, x4, #60
  43c1cc:	mov	x3, #0x0                   	// #0
  43c1d0:	mov	x2, x5
  43c1d4:	bfxil	x3, x6, #0, #48
  43c1d8:	bfi	x3, x1, #48, #15
  43c1dc:	bfi	x3, x0, #63, #1
  43c1e0:	stp	x2, x3, [sp, #16]
  43c1e4:	ldr	q0, [sp, #16]
  43c1e8:	ldp	x29, x30, [sp], #32
  43c1ec:	ret
  43c1f0:	mov	x5, x4
  43c1f4:	cbnz	x1, 43c240 <ferror@plt+0x382b0>
  43c1f8:	mov	x6, x4
  43c1fc:	cbz	x4, 43c1cc <ferror@plt+0x3823c>
  43c200:	clz	x2, x4
  43c204:	cmp	w2, #0xe
  43c208:	b.gt	43c230 <ferror@plt+0x382a0>
  43c20c:	mov	w6, #0xf                   	// #15
  43c210:	sub	w6, w6, w2
  43c214:	lsr	x6, x4, x6
  43c218:	add	w5, w2, #0x31
  43c21c:	lsl	x5, x4, x5
  43c220:	mov	w1, #0x3c0c                	// #15372
  43c224:	sub	w1, w1, w2
  43c228:	sxtw	x1, w1
  43c22c:	b	43c1cc <ferror@plt+0x3823c>
  43c230:	sub	w6, w2, #0xf
  43c234:	lsl	x6, x4, x6
  43c238:	mov	x5, #0x0                   	// #0
  43c23c:	b	43c220 <ferror@plt+0x38290>
  43c240:	cbz	x4, 43c278 <ferror@plt+0x382e8>
  43c244:	mov	x3, #0x0                   	// #0
  43c248:	lsl	x2, x4, #60
  43c24c:	lsr	x1, x4, #4
  43c250:	orr	x1, x1, #0x800000000000
  43c254:	bfxil	x3, x1, #0, #48
  43c258:	orr	x3, x3, #0x7fff000000000000
  43c25c:	bfi	x3, x0, #63, #1
  43c260:	stp	x2, x3, [sp, #16]
  43c264:	tst	x4, #0x8000000000000
  43c268:	b.ne	43c1e4 <ferror@plt+0x38254>  // b.any
  43c26c:	mov	w0, #0x1                   	// #1
  43c270:	bl	43c568 <ferror@plt+0x385d8>
  43c274:	b	43c1e4 <ferror@plt+0x38254>
  43c278:	mov	x6, x4
  43c27c:	mov	x1, #0x7fff                	// #32767
  43c280:	b	43c1cc <ferror@plt+0x3823c>
  43c284:	stp	x29, x30, [sp, #-48]!
  43c288:	mov	x29, sp
  43c28c:	str	d8, [sp, #16]
  43c290:	str	q0, [sp, #32]
  43c294:	ldr	x0, [sp, #32]
  43c298:	ldr	x1, [sp, #40]
  43c29c:	mrs	x3, fpcr
  43c2a0:	ubfx	x2, x1, #48, #15
  43c2a4:	lsr	x4, x1, #63
  43c2a8:	and	w4, w4, #0xff
  43c2ac:	ubfiz	x1, x1, #3, #48
  43c2b0:	orr	x1, x1, x0, lsr #61
  43c2b4:	lsl	x5, x0, #3
  43c2b8:	add	x6, x2, #0x1
  43c2bc:	tst	x6, #0x7ffe
  43c2c0:	b.eq	43c3b4 <ferror@plt+0x38424>  // b.none
  43c2c4:	sub	x2, x2, #0x3, lsl #12
  43c2c8:	sub	x2, x2, #0xc00
  43c2cc:	cmp	x2, #0x7fe
  43c2d0:	b.le	43c30c <ferror@plt+0x3837c>
  43c2d4:	ands	x0, x3, #0xc00000
  43c2d8:	b.eq	43c510 <ferror@plt+0x38580>  // b.none
  43c2dc:	cmp	x0, #0x400, lsl #12
  43c2e0:	csinc	w1, w4, wzr, eq  // eq = none
  43c2e4:	cbz	w1, 43c520 <ferror@plt+0x38590>
  43c2e8:	cmp	x0, #0x800, lsl #12
  43c2ec:	csel	w0, w4, wzr, eq  // eq = none
  43c2f0:	cbnz	w0, 43c528 <ferror@plt+0x38598>
  43c2f4:	mov	x1, #0xffffffffffffffff    	// #-1
  43c2f8:	mov	x2, #0x7fe                 	// #2046
  43c2fc:	mov	w0, #0x14                  	// #20
  43c300:	cmp	x2, #0x0
  43c304:	cset	w6, eq  // eq = none
  43c308:	b	43c3dc <ferror@plt+0x3844c>
  43c30c:	cmp	x2, #0x0
  43c310:	b.le	43c33c <ferror@plt+0x383ac>
  43c314:	cmp	xzr, x0, lsl #7
  43c318:	cset	x0, ne  // ne = any
  43c31c:	orr	x0, x0, x5, lsr #60
  43c320:	orr	x1, x0, x1, lsl #4
  43c324:	mov	w0, #0x0                   	// #0
  43c328:	tst	x1, #0x7
  43c32c:	b.eq	43c4c4 <ferror@plt+0x38534>  // b.none
  43c330:	cmp	x2, #0x0
  43c334:	cset	w6, eq  // eq = none
  43c338:	b	43c3dc <ferror@plt+0x3844c>
  43c33c:	cmn	x2, #0x34
  43c340:	b.lt	43c538 <ferror@plt+0x385a8>  // b.tstop
  43c344:	orr	x0, x1, #0x8000000000000
  43c348:	mov	x1, #0x3d                  	// #61
  43c34c:	sub	x1, x1, x2
  43c350:	cmp	x1, #0x3f
  43c354:	b.gt	43c384 <ferror@plt+0x383f4>
  43c358:	add	w6, w2, #0x3
  43c35c:	mov	w1, #0x3d                  	// #61
  43c360:	sub	w2, w1, w2
  43c364:	lsr	x2, x5, x2
  43c368:	lsl	x1, x5, x6
  43c36c:	cmp	x1, #0x0
  43c370:	cset	x1, ne  // ne = any
  43c374:	orr	x2, x2, x1
  43c378:	lsl	x1, x0, x6
  43c37c:	orr	x1, x1, x2
  43c380:	b	43c3c4 <ferror@plt+0x38434>
  43c384:	mov	w6, #0xfffffffd            	// #-3
  43c388:	sub	w6, w6, w2
  43c38c:	lsr	x6, x0, x6
  43c390:	add	w2, w2, #0x43
  43c394:	lsl	x0, x0, x2
  43c398:	cmp	x1, #0x40
  43c39c:	csel	x0, x0, xzr, ne  // ne = any
  43c3a0:	orr	x0, x0, x5
  43c3a4:	cmp	x0, #0x0
  43c3a8:	cset	x1, ne  // ne = any
  43c3ac:	orr	x1, x6, x1
  43c3b0:	b	43c3c4 <ferror@plt+0x38434>
  43c3b4:	cbnz	x2, 43c400 <ferror@plt+0x38470>
  43c3b8:	orr	x1, x1, x5
  43c3bc:	cmp	x1, #0x0
  43c3c0:	cset	x1, ne  // ne = any
  43c3c4:	cmp	x1, #0x0
  43c3c8:	cset	w6, ne  // ne = any
  43c3cc:	tst	x1, #0x7
  43c3d0:	b.eq	43c558 <ferror@plt+0x385c8>  // b.none
  43c3d4:	mov	w0, #0x0                   	// #0
  43c3d8:	mov	x2, #0x0                   	// #0
  43c3dc:	orr	w0, w0, #0x10
  43c3e0:	and	x5, x3, #0xc00000
  43c3e4:	cmp	x5, #0x400, lsl #12
  43c3e8:	b.eq	43c464 <ferror@plt+0x384d4>  // b.none
  43c3ec:	cmp	x5, #0x800, lsl #12
  43c3f0:	b.eq	43c474 <ferror@plt+0x384e4>  // b.none
  43c3f4:	cbz	x5, 43c430 <ferror@plt+0x384a0>
  43c3f8:	cbnz	w6, 43c444 <ferror@plt+0x384b4>
  43c3fc:	b	43c448 <ferror@plt+0x384b8>
  43c400:	orr	x0, x1, x5
  43c404:	cbz	x0, 43c530 <ferror@plt+0x385a0>
  43c408:	lsr	x0, x1, #50
  43c40c:	eor	w0, w0, #0x1
  43c410:	mov	x6, #0x7fff                	// #32767
  43c414:	cmp	x2, x6
  43c418:	csel	w0, w0, wzr, eq  // eq = none
  43c41c:	extr	x1, x1, x5, #60
  43c420:	and	x1, x1, #0xfffffffffffffff8
  43c424:	orr	x1, x1, #0x40000000000000
  43c428:	mov	x2, #0x7ff                 	// #2047
  43c42c:	b	43c328 <ferror@plt+0x38398>
  43c430:	and	x7, x1, #0xf
  43c434:	add	x5, x1, #0x4
  43c438:	cmp	x7, #0x4
  43c43c:	csel	x1, x5, x1, ne  // ne = any
  43c440:	cbz	w6, 43c448 <ferror@plt+0x384b8>
  43c444:	orr	w0, w0, #0x8
  43c448:	tbz	x1, #55, 43c4c4 <ferror@plt+0x38534>
  43c44c:	add	x2, x2, #0x1
  43c450:	cmp	x2, #0x7ff
  43c454:	b.eq	43c490 <ferror@plt+0x38500>  // b.none
  43c458:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  43c45c:	and	x1, x3, x1, lsr #3
  43c460:	b	43c4d8 <ferror@plt+0x38548>
  43c464:	add	x5, x1, #0x8
  43c468:	cmp	w4, #0x0
  43c46c:	csel	x1, x5, x1, eq  // eq = none
  43c470:	b	43c440 <ferror@plt+0x384b0>
  43c474:	add	x5, x1, #0x8
  43c478:	cmp	w4, #0x0
  43c47c:	csel	x1, x5, x1, ne  // ne = any
  43c480:	b	43c440 <ferror@plt+0x384b0>
  43c484:	mov	w0, #0x0                   	// #0
  43c488:	mov	x2, #0x0                   	// #0
  43c48c:	b	43c444 <ferror@plt+0x384b4>
  43c490:	ands	x1, x3, #0xc00000
  43c494:	b.eq	43c4bc <ferror@plt+0x3852c>  // b.none
  43c498:	cmp	x1, #0x400, lsl #12
  43c49c:	csinc	w3, w4, wzr, eq  // eq = none
  43c4a0:	cbz	w3, 43c500 <ferror@plt+0x38570>
  43c4a4:	cmp	x1, #0x800, lsl #12
  43c4a8:	csel	w3, w4, wzr, eq  // eq = none
  43c4ac:	cmp	w3, #0x0
  43c4b0:	csetm	x1, eq  // eq = none
  43c4b4:	mov	x3, #0x7fe                 	// #2046
  43c4b8:	csel	x2, x2, x3, ne  // ne = any
  43c4bc:	mov	w3, #0x14                  	// #20
  43c4c0:	orr	w0, w0, w3
  43c4c4:	lsr	x1, x1, #3
  43c4c8:	cmp	x2, #0x7ff
  43c4cc:	orr	x3, x1, #0x8000000000000
  43c4d0:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  43c4d4:	csel	x1, x3, x1, ne  // ne = any
  43c4d8:	mov	x3, #0x0                   	// #0
  43c4dc:	bfxil	x3, x1, #0, #52
  43c4e0:	bfi	x3, x2, #52, #11
  43c4e4:	bfi	x3, x4, #63, #1
  43c4e8:	fmov	d8, x3
  43c4ec:	cbnz	w0, 43c508 <ferror@plt+0x38578>
  43c4f0:	fmov	d0, d8
  43c4f4:	ldr	d8, [sp, #16]
  43c4f8:	ldp	x29, x30, [sp], #48
  43c4fc:	ret
  43c500:	mov	x1, #0x0                   	// #0
  43c504:	b	43c4bc <ferror@plt+0x3852c>
  43c508:	bl	43c568 <ferror@plt+0x385d8>
  43c50c:	b	43c4f0 <ferror@plt+0x38560>
  43c510:	mov	w0, #0x14                  	// #20
  43c514:	mov	x2, #0x7ff                 	// #2047
  43c518:	mov	x1, #0x0                   	// #0
  43c51c:	b	43c448 <ferror@plt+0x384b8>
  43c520:	mov	w0, #0x14                  	// #20
  43c524:	b	43c514 <ferror@plt+0x38584>
  43c528:	mov	w0, #0x14                  	// #20
  43c52c:	b	43c514 <ferror@plt+0x38584>
  43c530:	mov	w0, #0x0                   	// #0
  43c534:	b	43c514 <ferror@plt+0x38584>
  43c538:	mov	x1, #0x1                   	// #1
  43c53c:	mov	x2, #0x0                   	// #0
  43c540:	mov	w0, #0x0                   	// #0
  43c544:	b	43c300 <ferror@plt+0x38370>
  43c548:	tbnz	w3, #11, 43c484 <ferror@plt+0x384f4>
  43c54c:	mov	x2, #0x0                   	// #0
  43c550:	mov	w0, #0x0                   	// #0
  43c554:	b	43c448 <ferror@plt+0x384b8>
  43c558:	cbnz	x1, 43c548 <ferror@plt+0x385b8>
  43c55c:	mov	x2, #0x0                   	// #0
  43c560:	mov	w0, #0x0                   	// #0
  43c564:	b	43c448 <ferror@plt+0x384b8>
  43c568:	tbz	w0, #0, 43c578 <ferror@plt+0x385e8>
  43c56c:	movi	v1.2s, #0x0
  43c570:	fdiv	s0, s1, s1
  43c574:	mrs	x1, fpsr
  43c578:	tbz	w0, #1, 43c58c <ferror@plt+0x385fc>
  43c57c:	fmov	s1, #1.000000000000000000e+00
  43c580:	movi	v2.2s, #0x0
  43c584:	fdiv	s0, s1, s2
  43c588:	mrs	x1, fpsr
  43c58c:	tbz	w0, #2, 43c5ac <ferror@plt+0x3861c>
  43c590:	mov	w1, #0x7f7fffff            	// #2139095039
  43c594:	fmov	s1, w1
  43c598:	mov	w1, #0xc5ae                	// #50606
  43c59c:	movk	w1, #0x749d, lsl #16
  43c5a0:	fmov	s2, w1
  43c5a4:	fadd	s0, s1, s2
  43c5a8:	mrs	x1, fpsr
  43c5ac:	tbz	w0, #3, 43c5bc <ferror@plt+0x3862c>
  43c5b0:	movi	v1.2s, #0x80, lsl #16
  43c5b4:	fmul	s0, s1, s1
  43c5b8:	mrs	x1, fpsr
  43c5bc:	tbz	w0, #4, 43c5d4 <ferror@plt+0x38644>
  43c5c0:	mov	w0, #0x7f7fffff            	// #2139095039
  43c5c4:	fmov	s1, w0
  43c5c8:	fmov	s2, #1.000000000000000000e+00
  43c5cc:	fsub	s0, s1, s2
  43c5d0:	mrs	x0, fpsr
  43c5d4:	ret
  43c5d8:	stp	x29, x30, [sp, #-64]!
  43c5dc:	mov	x29, sp
  43c5e0:	stp	x19, x20, [sp, #16]
  43c5e4:	adrp	x20, 49a000 <ferror@plt+0x96070>
  43c5e8:	add	x20, x20, #0xde0
  43c5ec:	stp	x21, x22, [sp, #32]
  43c5f0:	adrp	x21, 49a000 <ferror@plt+0x96070>
  43c5f4:	add	x21, x21, #0xdd0
  43c5f8:	sub	x20, x20, x21
  43c5fc:	mov	w22, w0
  43c600:	stp	x23, x24, [sp, #48]
  43c604:	mov	x23, x1
  43c608:	mov	x24, x2
  43c60c:	bl	403420 <memcpy@plt-0x40>
  43c610:	cmp	xzr, x20, asr #3
  43c614:	b.eq	43c640 <ferror@plt+0x386b0>  // b.none
  43c618:	asr	x20, x20, #3
  43c61c:	mov	x19, #0x0                   	// #0
  43c620:	ldr	x3, [x21, x19, lsl #3]
  43c624:	mov	x2, x24
  43c628:	add	x19, x19, #0x1
  43c62c:	mov	x1, x23
  43c630:	mov	w0, w22
  43c634:	blr	x3
  43c638:	cmp	x20, x19
  43c63c:	b.ne	43c620 <ferror@plt+0x38690>  // b.any
  43c640:	ldp	x19, x20, [sp, #16]
  43c644:	ldp	x21, x22, [sp, #32]
  43c648:	ldp	x23, x24, [sp, #48]
  43c64c:	ldp	x29, x30, [sp], #64
  43c650:	ret
  43c654:	nop
  43c658:	ret
  43c65c:	nop
  43c660:	adrp	x2, 49b000 <ferror@plt+0x97070>
  43c664:	mov	x1, #0x0                   	// #0
  43c668:	ldr	x2, [x2, #1448]
  43c66c:	b	403620 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000043c670 <.fini>:
  43c670:	stp	x29, x30, [sp, #-16]!
  43c674:	mov	x29, sp
  43c678:	ldp	x29, x30, [sp], #16
  43c67c:	ret
