# compile vhdl design source files
vhdl xil_defaultlib  "../../../kalman_sim.srcs/sources_1/ip/adder3/sim/adder3.vhd"
vhdl xil_defaultlib  "../../../kalman_sim.srcs/sources_1/ip/divider3/sim/divider3.vhd"
vhdl xil_defaultlib  "../../../kalman_sim.srcs/sources_1/ip/divider3/demo_tb/tb_divider3.vhd"
vhdl xil_defaultlib  "../../../kalman_sim.srcs/sources_1/ip/multiplier2/sim/multiplier2.vhd"
vhdl xil_defaultlib  "../../../kalman_sim.srcs/sources_1/ip/subtractor2/sim/subtractor2.vhd"
vhdl xil_defaultlib  "../../../kalman_sim.srcs/sources_1/ip/divider2/sim/divider2.vhd"
vhdl xil_defaultlib  "../../../kalman_sim.srcs/sources_1/ip/divider2/demo_tb/tb_divider2.vhd"
vhdl xil_defaultlib  "../../../kalman_sim.srcs/sources_1/ip/multipler/sim/multipler.vhd"
vhdl xil_defaultlib  "../../../kalman_sim.srcs/sources_1/ip/subtractor/sim/subtractor.vhd"
vhdl xil_defaultlib  "../../../kalman_sim.srcs/sources_1/ip/divider/sim/divider.vhd"
vhdl xil_defaultlib  "../../../kalman_sim.srcs/sources_1/ip/divider/demo_tb/tb_divider.vhd"
vhdl xil_defaultlib  "../../../kalman_sim.srcs/sources_1/ip/adder2/sim/adder2.vhd"
vhdl xil_defaultlib  "../../../kalman_sim.srcs/sources_1/ip/adder/sim/adder.vhd"

# Do not sort compile order
nosort
