// SPDX-License-Identifier: GPL-3.0-or-later
/**
 * @file CPU_P32_2_AT.h
 * @brief 2-Stage Pipelined RISC-V 32-bit CPU - AT (Approximately-Timed) Model
 * 
 * This implements a true cycle-accurate 2-stage pipeline using TLM-2.0 AT protocol:
 *   IF -> [LATCH] -> EX
 * 
 * Key AT model features:
 * - Non-blocking transport (nb_transport_fw/nb_transport_bw)
 * - Explicit timing phases (BEGIN_REQ, END_REQ, BEGIN_RESP, END_RESP)
 * - Clock-driven pipeline stages using sc_clock
 * - Pipeline stages run as separate SC_THREADs synchronized to clock
 * 
 * Pipeline behavior:
 * - IF stage: Initiates memory read, waits for response
 * - EX stage: Decode + Execute + Memory + Writeback
 * - Branch taken causes 1-cycle flush penalty
 */
#pragma once
#ifndef CPU_P32_2_AT_H
#define CPU_P32_2_AT_H

#define SC_INCLUDE_DYNAMIC_PROCESSES
#include "systemc"
#include "tlm.h"
#include "tlm_utils/simple_initiator_socket.h"
#include "tlm_utils/peq_with_cb_and_phase.h"

#include "CPU.h"
#include "Instruction.h"
#include "MemoryInterface.h"
#include "Registers.h"
#include "Memory.h"
#include "BASE_ISA.h"
#include "C_extension.h"
#include "M_extension.h"
#include "A_extension.h"
#include "Performance.h"

namespace riscv_tlm {

/**
 * @brief 2-Stage Pipelined RISC-V 32-bit CPU using AT (Approximately-Timed) model
 * 
 * Pipeline stages:
 *   IF  -> [LATCH] -> EX
 *   Fetch            Decode+Execute+Memory+Writeback
 * 
 * Features:
 * - Clock-driven pipeline (sensitive to clock edges)
 * - Non-blocking TLM-2.0 AT protocol for memory transactions
 * - Payload Event Queue (PEQ) for handling transaction phases
 * - IF/EX pipeline latch holds instruction between stages
 * - Branch taken causes 1-cycle flush (bubble)
 */
class CPURV32P2_AT : public CPU {
public:
    using BaseType = std::uint32_t;

    CPURV32P2_AT(sc_core::sc_module_name const& name, BaseType PC, bool debug);
    ~CPURV32P2_AT() override;

    void set_clock(sc_core::sc_clock* c) override;

    bool CPU_step() override;

    bool cpu_process_IRQ() override;
    void call_interrupt(tlm::tlm_generic_payload &m_trans, sc_core::sc_time &delay) override;

    std::uint64_t getStartDumpAddress() override;
    std::uint64_t getEndDumpAddress() override;

    bool isPipelined() const override { return true; }

    // Pipeline statistics
    struct PipelineStats {
        uint64_t cycles{0};
        uint64_t stalls{0};
        uint64_t flushes{0};
        uint64_t control_hazards{0};
        uint64_t if_stalls{0};      // IF stage stalls waiting for memory
        uint64_t mem_latency_cycles{0}; // Total cycles spent waiting for memory
    };
    
    PipelineStats getStats() const { return stats; }

    // =========================================================================
    // AT Protocol - Non-blocking backward path callback (overrides base class)
    // =========================================================================
    tlm::tlm_sync_enum nb_transport_bw(tlm::tlm_generic_payload& trans,
                                        tlm::tlm_phase& phase,
                                        sc_core::sc_time& delay) override;

private:
    // =========================================================================
    // Architectural State
    // =========================================================================
    Registers<BaseType>*     register_bank{nullptr};
    BASE_ISA<BaseType>*      base_inst{nullptr};
    C_extension<BaseType>*   c_inst{nullptr};
    M_extension<BaseType>*   m_inst{nullptr};
    A_extension<BaseType>*   a_inst{nullptr};

    // IRQ bookkeeping
    BaseType int_cause{0};

    // Clock reference
    sc_core::sc_clock* clk{nullptr};
    sc_core::sc_time clock_period{10, sc_core::SC_NS};

    // Statistics
    PipelineStats stats{};

    // =========================================================================
    // Pipeline Latch: IF -> EX
    // =========================================================================
    struct IF_EX_Latch {
        std::uint32_t instruction{0};   // Fetched instruction
        std::uint32_t pc{0};            // PC of fetched instruction
        bool valid{false};              // Is latch data valid? (false = bubble)
    } if_ex_latch;

    // Double-buffered latch for proper pipeline timing
    IF_EX_Latch if_ex_latch_next;       // Written by IF, read at clock edge

    // =========================================================================
    // Pipeline Control
    // =========================================================================
    bool pipeline_flush{false};         // Flush IF stage (branch taken)
    bool if_stage_busy{false};          // IF stage waiting for memory response
    bool ex_stage_done{false};          // EX stage completed this cycle

    // =========================================================================
    // AT Protocol State
    // =========================================================================
    
    // Transaction for instruction fetch
    tlm::tlm_generic_payload* pending_fetch_trans{nullptr};
    std::uint32_t fetched_instruction{0};
    
    // Event to signal fetch completion
    sc_core::sc_event fetch_complete_event;
    
    // Payload Event Queue for handling AT phases
    tlm_utils::peq_with_cb_and_phase<CPURV32P2_AT> m_peq;

    // =========================================================================
    // Pipeline Stage Methods
    // =========================================================================
    
    /**
     * @brief Main pipeline thread - clock-driven
     * 
     * Executes both pipeline stages on each clock edge.
     * Uses AT protocol for memory transactions.
     */
    void pipeline_thread();

    /**
     * @brief IF Stage: Initiate instruction fetch
     * 
     * Uses non-blocking transport to initiate memory read.
     * May stall waiting for response.
     */
    void IF_stage();

    /**
     * @brief EX Stage: Decode and execute instruction
     * 
     * Takes instruction from IF/EX latch, decodes and executes it.
     * Sets pipeline_flush if branch is taken.
     * 
     * @return true if breakpoint hit, false otherwise
     */
    bool EX_stage();

    /**
     * @brief PEQ callback for AT transaction phases
     */
    void peq_callback(tlm::tlm_generic_payload& trans, const tlm::tlm_phase& phase);

    /**
     * @brief Initiate non-blocking fetch transaction
     * @param address Memory address to fetch from
     * @return true if request accepted, false if retry needed
     */
    bool initiate_fetch(std::uint32_t address);

    /**
     * @brief Wait for pending fetch to complete
     * @return Fetched instruction
     */
    std::uint32_t wait_for_fetch();

    // DMI support (fallback when AT not responsive)
    void invalidate_direct_mem_ptr(sc_dt::uint64, sc_dt::uint64) { dmi_ptr_valid = false; }
};

} // namespace riscv_tlm

#endif // CPU_P32_2_AT_H
