// Seed: 1478676585
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output wire id_4,
    output wire id_5,
    output wor module_0
);
  reg  id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  reg
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40;
  wire id_41;
  reg  id_42 = id_37;
  initial begin
    id_32 = id_8;
    #("" == 1);
    if (1) id_20 <= 1 >= 1;
    else begin
      id_5 = 1;
    end
  end
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    input tri0 id_2,
    output tri id_3,
    input wor id_4,
    input wor id_5,
    input supply1 id_6,
    input tri id_7,
    output wand id_8,
    input tri0 id_9,
    input wand id_10,
    input tri1 id_11,
    output wand id_12
);
  tri0 id_14;
  assign id_1 = "" == !id_9;
  wire id_15;
  assign id_14 = 1;
  module_0(
      id_8, id_11, id_4, id_4, id_1, id_0, id_0
  );
  wire  id_16;
  uwire id_17 = id_7;
  initial begin
    id_17 = 1'b0 ~^ 1;
    id_14 += id_7;
  end
endmodule
