0.6
2019.2
Nov  6 2019
21:42:20
/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.sim/sim_1/synth/timing/xsim/mandelbrot_calculator_time_synth.v,1589299186,verilog,,,,dsp_add_mult_add;dsp_add_mult_add_xbip_dsp48_macro_synth;dsp_add_mult_add_xbip_dsp48_macro_v3_0_17;dsp_add_mult_add_xbip_dsp48_macro_v3_0_17_viv;dsp_add_mult_add_xbip_dsp48e1_wrapper_v3_0;dsp_simple;dsp_simple_HD2;dsp_simple_xbip_dsp48_macro_synth;dsp_simple_xbip_dsp48_macro_synth_HD5;dsp_simple_xbip_dsp48_macro_v3_0_17;dsp_simple_xbip_dsp48_macro_v3_0_17_HD3;dsp_simple_xbip_dsp48_macro_v3_0_17_viv;dsp_simple_xbip_dsp48_macro_v3_0_17_viv_HD4;dsp_simple_xbip_dsp48e1_wrapper_v3_0;dsp_simple_xbip_dsp48e1_wrapper_v3_0_HD6;glbl;mandel_iter;mandelbrot_calculator,,,../../../../../../../../../ips/vivado/ublaze/2018.2/ublaze.srcs/sources_1/bd/ublaze_sopc/ipshared/b65a;../../../../../../../../../ips/vivado/ublaze/2018.2/ublaze.srcs/sources_1/bd/ublaze_sopc/ipshared/ec67/hdl;../../../../../mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x600;../../../../../mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x768;../../../../../mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_640x480;../../../../../mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_800x600,,,,,
