part=xcu50-fsvh2104-2-e

[hls]
flow_target=vitis
package.output.format=ip_catalog
package.output.syn=false
clock=300MHz
clock_uncertainty=0.4ns
tb.file=mat_mul_tb.cpp
csim.code_analyzer=1
syn.top=mat_mul
syn.file=mat_mul.cpp
syn.file=D:\Project\test\hls_test\mat_mul.cpp