/*
 * Generated by Bluespec Compiler (build ad73d8a)
 * 
 * On Mon Jun 14 21:24:44 KST 2021
 * 
 */

/* Generation options: */
#ifndef __mkCacheSetAssociative_h__
#define __mkCacheSetAssociative_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkCacheSetAssociative module */
class MOD_mkCacheSetAssociative : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_RegFile<tUInt8,tUWide> INST_dataArray_0;
  MOD_RegFile<tUInt8,tUInt8> INST_dirtyArray_0;
  MOD_Reg<tUInt32> INST_hitQ_data_0_ehrReg;
  MOD_Wire<tUInt32> INST_hitQ_data_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_hitQ_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_hitQ_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_hitQ_data_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_hitQ_data_0_wires_0;
  MOD_Wire<tUInt32> INST_hitQ_data_0_wires_1;
  MOD_Wire<tUInt8> INST_hitQ_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_hitQ_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_hitQ_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_hitQ_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_hitQ_deqP_wires_0;
  MOD_Wire<tUInt8> INST_hitQ_deqP_wires_1;
  MOD_Reg<tUInt8> INST_hitQ_empty_ehrReg;
  MOD_Wire<tUInt8> INST_hitQ_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_hitQ_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_hitQ_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_hitQ_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_hitQ_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_hitQ_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_hitQ_empty_wires_0;
  MOD_Wire<tUInt8> INST_hitQ_empty_wires_1;
  MOD_Wire<tUInt8> INST_hitQ_empty_wires_2;
  MOD_Wire<tUInt8> INST_hitQ_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_hitQ_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_hitQ_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_hitQ_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_hitQ_enqP_wires_0;
  MOD_Wire<tUInt8> INST_hitQ_enqP_wires_1;
  MOD_Reg<tUInt8> INST_hitQ_full_ehrReg;
  MOD_Wire<tUInt8> INST_hitQ_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_hitQ_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_hitQ_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_hitQ_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_hitQ_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_hitQ_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_hitQ_full_wires_0;
  MOD_Wire<tUInt8> INST_hitQ_full_wires_1;
  MOD_Wire<tUInt8> INST_hitQ_full_wires_2;
  MOD_Reg<tUInt8> INST_init;
  MOD_Reg<tUInt8> INST_memReqQ_clearReq_ehrReg;
  MOD_Wire<tUInt8> INST_memReqQ_clearReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_memReqQ_clearReq_ignored_wires_1;
  MOD_Reg<tUInt8> INST_memReqQ_clearReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_memReqQ_clearReq_virtual_reg_1;
  MOD_Wire<tUInt8> INST_memReqQ_clearReq_wires_0;
  MOD_Wire<tUInt8> INST_memReqQ_clearReq_wires_1;
  MOD_Reg<tUWide> INST_memReqQ_data_0;
  MOD_Reg<tUWide> INST_memReqQ_data_1;
  MOD_Reg<tUInt8> INST_memReqQ_deqP;
  MOD_Reg<tUInt8> INST_memReqQ_deqReq_ehrReg;
  MOD_Wire<tUInt8> INST_memReqQ_deqReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_memReqQ_deqReq_ignored_wires_1;
  MOD_Wire<tUInt8> INST_memReqQ_deqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_memReqQ_deqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_memReqQ_deqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_memReqQ_deqReq_virtual_reg_2;
  MOD_Wire<tUInt8> INST_memReqQ_deqReq_wires_0;
  MOD_Wire<tUInt8> INST_memReqQ_deqReq_wires_1;
  MOD_Wire<tUInt8> INST_memReqQ_deqReq_wires_2;
  MOD_Reg<tUInt8> INST_memReqQ_empty;
  MOD_Reg<tUInt8> INST_memReqQ_enqP;
  MOD_Reg<tUWide> INST_memReqQ_enqReq_ehrReg;
  MOD_Wire<tUWide> INST_memReqQ_enqReq_ignored_wires_0;
  MOD_Wire<tUWide> INST_memReqQ_enqReq_ignored_wires_1;
  MOD_Wire<tUWide> INST_memReqQ_enqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_memReqQ_enqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_memReqQ_enqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_memReqQ_enqReq_virtual_reg_2;
  MOD_Wire<tUWide> INST_memReqQ_enqReq_wires_0;
  MOD_Wire<tUWide> INST_memReqQ_enqReq_wires_1;
  MOD_Wire<tUWide> INST_memReqQ_enqReq_wires_2;
  MOD_Reg<tUInt8> INST_memReqQ_full;
  MOD_Reg<tUInt8> INST_memRespQ_clearReq_ehrReg;
  MOD_Wire<tUInt8> INST_memRespQ_clearReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_memRespQ_clearReq_ignored_wires_1;
  MOD_Reg<tUInt8> INST_memRespQ_clearReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_memRespQ_clearReq_virtual_reg_1;
  MOD_Wire<tUInt8> INST_memRespQ_clearReq_wires_0;
  MOD_Wire<tUInt8> INST_memRespQ_clearReq_wires_1;
  MOD_Reg<tUWide> INST_memRespQ_data_0;
  MOD_Reg<tUWide> INST_memRespQ_data_1;
  MOD_Reg<tUInt8> INST_memRespQ_deqP;
  MOD_Reg<tUInt8> INST_memRespQ_deqReq_ehrReg;
  MOD_Wire<tUInt8> INST_memRespQ_deqReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_memRespQ_deqReq_ignored_wires_1;
  MOD_Wire<tUInt8> INST_memRespQ_deqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_memRespQ_deqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_memRespQ_deqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_memRespQ_deqReq_virtual_reg_2;
  MOD_Wire<tUInt8> INST_memRespQ_deqReq_wires_0;
  MOD_Wire<tUInt8> INST_memRespQ_deqReq_wires_1;
  MOD_Wire<tUInt8> INST_memRespQ_deqReq_wires_2;
  MOD_Reg<tUInt8> INST_memRespQ_empty;
  MOD_Reg<tUInt8> INST_memRespQ_enqP;
  MOD_Reg<tUWide> INST_memRespQ_enqReq_ehrReg;
  MOD_Wire<tUWide> INST_memRespQ_enqReq_ignored_wires_0;
  MOD_Wire<tUWide> INST_memRespQ_enqReq_ignored_wires_1;
  MOD_Wire<tUWide> INST_memRespQ_enqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_memRespQ_enqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_memRespQ_enqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_memRespQ_enqReq_virtual_reg_2;
  MOD_Wire<tUWide> INST_memRespQ_enqReq_wires_0;
  MOD_Wire<tUWide> INST_memRespQ_enqReq_wires_1;
  MOD_Wire<tUWide> INST_memRespQ_enqReq_wires_2;
  MOD_Reg<tUInt8> INST_memRespQ_full;
  MOD_Reg<tUInt32> INST_missCnt;
  MOD_Reg<tUWide> INST_missReq;
  MOD_Reg<tUInt32> INST_reqCnt;
  MOD_Reg<tUInt8> INST_status;
  MOD_RegFile<tUInt8,tUInt32> INST_tagArray_0;
  MOD_Reg<tUInt8> INST_targetLine;
  MOD_Reg<tUInt8> INST_testflag;
 
 /* Constructor */
 public:
  MOD_mkCacheSetAssociative(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_req_r;
  tUWide PORT_memResp_r;
  tUWide PORT_memReq;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_memRespQ_full__h24498;
  tUInt8 DEF_memReqQ_empty__h14131;
  tUInt8 DEF_x_BIT_6___h26462;
  tUInt8 DEF_memReqQ_full__h14102;
  tUInt8 DEF_status__h26814;
  tUInt8 DEF_idx__h28413;
  tUWide DEF_missReq___d218;
  tUInt32 DEF_tagArray_0_sub_missReq_18_BITS_41_TO_36_19___d220;
  tUInt8 DEF_x__h26699;
  tUInt8 DEF_memRespQ_empty__h24527;
  tUInt8 DEF_hitQ_full_ehrReg__h5249;
  tUInt8 DEF_hitQ_empty_wires_0_whas____d12;
  tUInt8 DEF_hitQ_empty_wires_0_wget____d13;
  tUInt8 DEF_hitQ_empty_ehrReg__h4126;
  tUInt8 DEF_dirtyArray_0_sub_missReq_18_BITS_41_TO_36_19___d223;
  tUInt8 DEF_tagArray_0_sub_missReq_18_BITS_41_TO_36_19_20__ETC___d221;
  tUInt8 DEF_hitQ_full_virtual_reg_2_read__49_OR_hitQ_full__ETC___d255;
  tUInt8 DEF_NOT_memReqQ_full_9___d226;
 
 /* Local definitions */
 private:
  tUInt8 DEF_x__h29918;
  tUInt8 DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132;
  tUInt8 DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165;
  tUInt8 DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40;
  tUInt8 DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73;
  tUWide DEF_memReqQ_enqReq_wires_2_wget____d29;
  tUWide DEF_memReqQ_enqReq_wires_1_wget____d32;
  tUWide DEF_memReqQ_enqReq_wires_0_wget____d35;
  tUWide DEF_memReqQ_enqReq_ehrReg___d37;
  tUWide DEF_memReqQ_data_1___d345;
  tUWide DEF_memReqQ_data_0___d343;
  tUWide DEF_memRespQ_enqReq_wires_2_wget____d121;
  tUWide DEF_memRespQ_enqReq_wires_1_wget____d124;
  tUWide DEF_memRespQ_enqReq_wires_0_wget____d127;
  tUWide DEF_memRespQ_enqReq_ehrReg___d129;
  tUWide DEF_memRespQ_data_1__h30451;
  tUWide DEF_memRespQ_data_0__h30429;
  tUWide DEF_dataArray_0_sub_req_r_BITS_41_TO_36_89___d302;
  tUWide DEF_dataArray_0_sub_missReq_18_BITS_41_TO_36_19___d235;
  tUInt32 DEF_def__h37880;
  tUInt32 DEF_x__h36997;
  tUInt32 DEF_x__h36915;
  tUInt8 DEF_memRespQ_clearReq_wires_0_whas____d162;
  tUInt8 DEF_memRespQ_clearReq_wires_0_wget____d163;
  tUInt8 DEF_memRespQ_clearReq_ehrReg___d164;
  tUInt8 DEF_memRespQ_deqReq_ehrReg___d156;
  tUInt8 DEF_memRespQ_enqReq_wires_1_whas____d123;
  tUInt8 DEF_memRespQ_enqReq_wires_0_whas____d126;
  tUInt8 DEF_memReqQ_clearReq_wires_0_whas____d70;
  tUInt8 DEF_memReqQ_clearReq_wires_0_wget____d71;
  tUInt8 DEF_memReqQ_clearReq_ehrReg___d72;
  tUInt8 DEF_memReqQ_deqReq_ehrReg___d64;
  tUInt8 DEF_memReqQ_enqReq_wires_1_whas____d31;
  tUInt8 DEF_memReqQ_enqReq_wires_0_whas____d34;
  tUInt8 DEF_x__h38071;
  tUWide DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52;
  tUWide DEF_memReqQ_enqReq_wires_0_wget__5_BITS_163_TO_0___d51;
  tUWide DEF_memReqQ_enqReq_wires_2_wget__9_BITS_163_TO_0___d49;
  tUWide DEF_memReqQ_enqReq_wires_1_wget__2_BITS_163_TO_0___d50;
  tUWide DEF_memRespQ_enqReq_ehrReg_29_BITS_127_TO_0___d144;
  tUWide DEF_memRespQ_enqReq_wires_0_wget__27_BITS_127_TO_0___d143;
  tUWide DEF_memRespQ_enqReq_wires_2_wget__21_BITS_127_TO_0___d141;
  tUWide DEF_memRespQ_enqReq_wires_1_wget__24_BITS_127_TO_0___d142;
  tUWide DEF_dataArray_0_sub_req_r_BITS_41_TO_36_89_02_BITS_ETC___d321;
  tUInt8 DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38;
  tUInt8 DEF_memRespQ_enqReq_ehrReg_29_BIT_128___d130;
  tUWide DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114;
  tUWide DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54;
  tUWide DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56;
  tUWide DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55;
  tUWide DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118;
  tUWide DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d238;
  tUWide DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53;
  tUWide DEF_IF_memRespQ_enqReq_virtual_reg_2_read__72_OR_I_ETC___d206;
  tUWide DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146;
  tUWide DEF_IF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_NO_ETC___d148;
  tUWide DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d147;
  tUWide DEF_IF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_NO_ETC___d210;
  tUWide DEF_IF_memRespQ_enqReq_ehrReg_29_BIT_128_30_THEN_m_ETC___d376;
  tUWide DEF_IF_memRespQ_enqReq_wires_0_whas__26_THEN_memRe_ETC___d145;
  tUInt32 DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6;
  tUInt8 DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158;
  tUInt8 DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66;
  tUInt8 DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25;
  tUInt8 DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15;
  tUWide DEF__3_CONCAT_IF_tagArray_0_sub_missReq_18_BITS_41__ETC___d237;
  tUWide DEF_dataArray_0_sub_missReq_18_BITS_41_TO_36_19_35_ETC___d236;
  tUWide DEF__1_CONCAT_req_r_BITS_64_TO_32_20_CONCAT_dataArr_ETC___d323;
  tUWide DEF_dataArray_0_sub_req_r_BITS_41_TO_36_89_02_BITS_ETC___d322;
  tUWide DEF__1_CONCAT_missReq_18_BIT_64_45_CONCAT_missReq_1_ETC___d247;
  tUWide DEF_missReq_18_BITS_63_TO_36_43_CONCAT_0_44_CONCAT_ETC___d246;
  tUWide DEF__0_CONCAT_DONTCARE___d117;
  tUWide DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57;
  tUWide DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119;
  tUWide DEF_memReqQ_enqReq_ehrReg_7_BIT_164_8_CONCAT_IF_me_ETC___d239;
  tUWide DEF_SEL_ARR_memReqQ_data_0_43_BITS_130_TO_99_53_me_ETC___d374;
  tUWide DEF_SEL_ARR_memReqQ_data_0_43_BITS_130_TO_99_53_me_ETC___d365;
  tUWide DEF__1_CONCAT_memResp_r___d375;
  tUWide DEF__0_CONCAT_DONTCARE___d209;
  tUWide DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d149;
  tUWide DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d211;
  tUWide DEF_memRespQ_enqReq_ehrReg_29_BIT_128_30_CONCAT_IF_ETC___d377;
  tUWide DEF_SEL_ARR_memRespQ_data_0_59_BITS_127_TO_96_60_m_ETC___d278;
  tUWide DEF_IF_req_r_BITS_35_TO_34_00_EQ_3_01_THEN_req_r_B_ETC___d315;
 
 /* Rules */
 public:
  void RL_hitQ_data_0_canonicalize();
  void RL_hitQ_empty_canonicalize();
  void RL_hitQ_full_canonicalize();
  void RL_memReqQ_enqReq_canonicalize();
  void RL_memReqQ_deqReq_canonicalize();
  void RL_memReqQ_clearReq_canonicalize();
  void RL_memReqQ_canonicalize();
  void RL_memRespQ_enqReq_canonicalize();
  void RL_memRespQ_deqReq_canonicalize();
  void RL_memRespQ_clearReq_canonicalize();
  void RL_memRespQ_canonicalize();
  void RL_initialize();
  void RL_startMiss();
  void RL_sendFillReq();
  void RL_waitFillResp();
 
 /* Methods */
 public:
  void METH_req(tUWide ARG_req_r);
  tUInt8 METH_RDY_req();
  tUInt32 METH_resp();
  tUInt8 METH_RDY_resp();
  tUWide METH_memReq();
  tUInt8 METH_RDY_memReq();
  void METH_memResp(tUWide ARG_memResp_r);
  tUInt8 METH_RDY_memResp();
  tUInt32 METH_getMissCnt();
  tUInt8 METH_RDY_getMissCnt();
  tUInt32 METH_getTotalReq();
  tUInt8 METH_RDY_getTotalReq();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkCacheSetAssociative &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkCacheSetAssociative &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkCacheSetAssociative &backing);
};

#endif /* ifndef __mkCacheSetAssociative_h__ */
