{
  "name": "core_arch::x86::avx::_mm256_and_pd",
  "safe": false,
  "callees": {
    "intrinsics::simd::simd_and": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " \"And\"s vectors elementwise.\n\n `T` must be a vector of integers.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::simd::u64x4": [
      "Plain"
    ],
    "core_arch::x86::__m256d": [
      "Plain"
    ]
  },
  "path": 5848,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx.rs:58:1: 64:2",
  "src": "pub fn _mm256_and_pd(a: __m256d, b: __m256d) -> __m256d {\n    unsafe {\n        let a: u64x4 = transmute(a);\n        let b: u64x4 = transmute(b);\n        transmute(simd_and(a, b))\n    }\n}",
  "mir": "fn core_arch::x86::avx::_mm256_and_pd(_1: core_arch::x86::__m256d, _2: core_arch::x86::__m256d) -> core_arch::x86::__m256d {\n    let mut _0: core_arch::x86::__m256d;\n    let  _3: core_arch::simd::u64x4;\n    let  _4: core_arch::simd::u64x4;\n    let mut _5: core_arch::simd::u64x4;\n    debug a => _1;\n    debug b => _2;\n    debug a => _3;\n    debug b => _4;\n    bb0: {\n        _3 = _1 as core_arch::simd::u64x4;\n        _4 = _2 as core_arch::simd::u64x4;\n        StorageLive(_5);\n        _5 = intrinsics::simd::simd_and::<core_arch::simd::u64x4>(_3, _4) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = move _5 as core_arch::x86::__m256d;\n        StorageDead(_5);\n        return;\n    }\n}\n",
  "doc": " Computes the bitwise AND of a packed double-precision (64-bit)\n floating-point elements in `a` and `b`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_and_pd)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}