
utsutsu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa24  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000408  0800abb8  0800abb8  0001abb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800afc0  0800afc0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800afc0  0800afc0  0001afc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800afc8  0800afc8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800afc8  0800afc8  0001afc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800afcc  0800afcc  0001afcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800afd0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007c4  200001dc  0800b1ac  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009a0  0800b1ac  000209a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001db45  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003b1a  00000000  00000000  0003dd51  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000012b0  00000000  00000000  00041870  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000010d8  00000000  00000000  00042b20  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023aa2  00000000  00000000  00043bf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012775  00000000  00000000  0006769a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c65d9  00000000  00000000  00079e0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001403e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005940  00000000  00000000  00140464  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ab9c 	.word	0x0800ab9c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800ab9c 	.word	0x0800ab9c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f4c:	4b0e      	ldr	r3, [pc, #56]	; (8000f88 <HAL_Init+0x40>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a0d      	ldr	r2, [pc, #52]	; (8000f88 <HAL_Init+0x40>)
 8000f52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f58:	4b0b      	ldr	r3, [pc, #44]	; (8000f88 <HAL_Init+0x40>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a0a      	ldr	r2, [pc, #40]	; (8000f88 <HAL_Init+0x40>)
 8000f5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f64:	4b08      	ldr	r3, [pc, #32]	; (8000f88 <HAL_Init+0x40>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a07      	ldr	r2, [pc, #28]	; (8000f88 <HAL_Init+0x40>)
 8000f6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f70:	2003      	movs	r0, #3
 8000f72:	f000 fbaf 	bl	80016d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f76:	2000      	movs	r0, #0
 8000f78:	f000 f808 	bl	8000f8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f7c:	f006 fb8c 	bl	8007698 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40023c00 	.word	0x40023c00

08000f8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f94:	4b12      	ldr	r3, [pc, #72]	; (8000fe0 <HAL_InitTick+0x54>)
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	4b12      	ldr	r3, [pc, #72]	; (8000fe4 <HAL_InitTick+0x58>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000faa:	4618      	mov	r0, r3
 8000fac:	f000 fbc7 	bl	800173e <HAL_SYSTICK_Config>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e00e      	b.n	8000fd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2b0f      	cmp	r3, #15
 8000fbe:	d80a      	bhi.n	8000fd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	6879      	ldr	r1, [r7, #4]
 8000fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fc8:	f000 fb8f 	bl	80016ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fcc:	4a06      	ldr	r2, [pc, #24]	; (8000fe8 <HAL_InitTick+0x5c>)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	e000      	b.n	8000fd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	20000008 	.word	0x20000008
 8000fe4:	20000004 	.word	0x20000004
 8000fe8:	20000000 	.word	0x20000000

08000fec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ff0:	4b06      	ldr	r3, [pc, #24]	; (800100c <HAL_IncTick+0x20>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	4b06      	ldr	r3, [pc, #24]	; (8001010 <HAL_IncTick+0x24>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	4a04      	ldr	r2, [pc, #16]	; (8001010 <HAL_IncTick+0x24>)
 8000ffe:	6013      	str	r3, [r2, #0]
}
 8001000:	bf00      	nop
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	20000004 	.word	0x20000004
 8001010:	20000204 	.word	0x20000204

08001014 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  return uwTick;
 8001018:	4b03      	ldr	r3, [pc, #12]	; (8001028 <HAL_GetTick+0x14>)
 800101a:	681b      	ldr	r3, [r3, #0]
}
 800101c:	4618      	mov	r0, r3
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	20000204 	.word	0x20000204

0800102c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001034:	f7ff ffee 	bl	8001014 <HAL_GetTick>
 8001038:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001044:	d005      	beq.n	8001052 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001046:	4b09      	ldr	r3, [pc, #36]	; (800106c <HAL_Delay+0x40>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	461a      	mov	r2, r3
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	4413      	add	r3, r2
 8001050:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001052:	bf00      	nop
 8001054:	f7ff ffde 	bl	8001014 <HAL_GetTick>
 8001058:	4602      	mov	r2, r0
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	1ad3      	subs	r3, r2, r3
 800105e:	68fa      	ldr	r2, [r7, #12]
 8001060:	429a      	cmp	r2, r3
 8001062:	d8f7      	bhi.n	8001054 <HAL_Delay+0x28>
  {
  }
}
 8001064:	bf00      	nop
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	20000004 	.word	0x20000004

08001070 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001078:	2300      	movs	r3, #0
 800107a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d101      	bne.n	8001086 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e033      	b.n	80010ee <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800108a:	2b00      	cmp	r3, #0
 800108c:	d109      	bne.n	80010a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800108e:	6878      	ldr	r0, [r7, #4]
 8001090:	f006 f846 	bl	8007120 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2200      	movs	r2, #0
 8001098:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2200      	movs	r2, #0
 800109e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a6:	f003 0310 	and.w	r3, r3, #16
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d118      	bne.n	80010e0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80010b6:	f023 0302 	bic.w	r3, r3, #2
 80010ba:	f043 0202 	orr.w	r2, r3, #2
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f000 f93a 	bl	800133c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2200      	movs	r2, #0
 80010cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d2:	f023 0303 	bic.w	r3, r3, #3
 80010d6:	f043 0201 	orr.w	r2, r3, #1
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	641a      	str	r2, [r3, #64]	; 0x40
 80010de:	e001      	b.n	80010e4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010e0:	2301      	movs	r3, #1
 80010e2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2200      	movs	r2, #0
 80010e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80010ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
	...

080010f8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b085      	sub	sp, #20
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001102:	2300      	movs	r3, #0
 8001104:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800110c:	2b01      	cmp	r3, #1
 800110e:	d101      	bne.n	8001114 <HAL_ADC_ConfigChannel+0x1c>
 8001110:	2302      	movs	r3, #2
 8001112:	e105      	b.n	8001320 <HAL_ADC_ConfigChannel+0x228>
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2201      	movs	r2, #1
 8001118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	2b09      	cmp	r3, #9
 8001122:	d925      	bls.n	8001170 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	68d9      	ldr	r1, [r3, #12]
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	b29b      	uxth	r3, r3
 8001130:	461a      	mov	r2, r3
 8001132:	4613      	mov	r3, r2
 8001134:	005b      	lsls	r3, r3, #1
 8001136:	4413      	add	r3, r2
 8001138:	3b1e      	subs	r3, #30
 800113a:	2207      	movs	r2, #7
 800113c:	fa02 f303 	lsl.w	r3, r2, r3
 8001140:	43da      	mvns	r2, r3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	400a      	ands	r2, r1
 8001148:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	68d9      	ldr	r1, [r3, #12]
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	689a      	ldr	r2, [r3, #8]
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	b29b      	uxth	r3, r3
 800115a:	4618      	mov	r0, r3
 800115c:	4603      	mov	r3, r0
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	4403      	add	r3, r0
 8001162:	3b1e      	subs	r3, #30
 8001164:	409a      	lsls	r2, r3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	430a      	orrs	r2, r1
 800116c:	60da      	str	r2, [r3, #12]
 800116e:	e022      	b.n	80011b6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	6919      	ldr	r1, [r3, #16]
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	b29b      	uxth	r3, r3
 800117c:	461a      	mov	r2, r3
 800117e:	4613      	mov	r3, r2
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	4413      	add	r3, r2
 8001184:	2207      	movs	r2, #7
 8001186:	fa02 f303 	lsl.w	r3, r2, r3
 800118a:	43da      	mvns	r2, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	400a      	ands	r2, r1
 8001192:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	6919      	ldr	r1, [r3, #16]
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	689a      	ldr	r2, [r3, #8]
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	4618      	mov	r0, r3
 80011a6:	4603      	mov	r3, r0
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	4403      	add	r3, r0
 80011ac:	409a      	lsls	r2, r3
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	430a      	orrs	r2, r1
 80011b4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	2b06      	cmp	r3, #6
 80011bc:	d824      	bhi.n	8001208 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	685a      	ldr	r2, [r3, #4]
 80011c8:	4613      	mov	r3, r2
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	4413      	add	r3, r2
 80011ce:	3b05      	subs	r3, #5
 80011d0:	221f      	movs	r2, #31
 80011d2:	fa02 f303 	lsl.w	r3, r2, r3
 80011d6:	43da      	mvns	r2, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	400a      	ands	r2, r1
 80011de:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	4618      	mov	r0, r3
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685a      	ldr	r2, [r3, #4]
 80011f2:	4613      	mov	r3, r2
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	4413      	add	r3, r2
 80011f8:	3b05      	subs	r3, #5
 80011fa:	fa00 f203 	lsl.w	r2, r0, r3
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	430a      	orrs	r2, r1
 8001204:	635a      	str	r2, [r3, #52]	; 0x34
 8001206:	e04c      	b.n	80012a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	2b0c      	cmp	r3, #12
 800120e:	d824      	bhi.n	800125a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685a      	ldr	r2, [r3, #4]
 800121a:	4613      	mov	r3, r2
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	4413      	add	r3, r2
 8001220:	3b23      	subs	r3, #35	; 0x23
 8001222:	221f      	movs	r2, #31
 8001224:	fa02 f303 	lsl.w	r3, r2, r3
 8001228:	43da      	mvns	r2, r3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	400a      	ands	r2, r1
 8001230:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	b29b      	uxth	r3, r3
 800123e:	4618      	mov	r0, r3
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	685a      	ldr	r2, [r3, #4]
 8001244:	4613      	mov	r3, r2
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	4413      	add	r3, r2
 800124a:	3b23      	subs	r3, #35	; 0x23
 800124c:	fa00 f203 	lsl.w	r2, r0, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	430a      	orrs	r2, r1
 8001256:	631a      	str	r2, [r3, #48]	; 0x30
 8001258:	e023      	b.n	80012a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	685a      	ldr	r2, [r3, #4]
 8001264:	4613      	mov	r3, r2
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	4413      	add	r3, r2
 800126a:	3b41      	subs	r3, #65	; 0x41
 800126c:	221f      	movs	r2, #31
 800126e:	fa02 f303 	lsl.w	r3, r2, r3
 8001272:	43da      	mvns	r2, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	400a      	ands	r2, r1
 800127a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	b29b      	uxth	r3, r3
 8001288:	4618      	mov	r0, r3
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	685a      	ldr	r2, [r3, #4]
 800128e:	4613      	mov	r3, r2
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	4413      	add	r3, r2
 8001294:	3b41      	subs	r3, #65	; 0x41
 8001296:	fa00 f203 	lsl.w	r2, r0, r3
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	430a      	orrs	r2, r1
 80012a0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80012a2:	4b22      	ldr	r3, [pc, #136]	; (800132c <HAL_ADC_ConfigChannel+0x234>)
 80012a4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a21      	ldr	r2, [pc, #132]	; (8001330 <HAL_ADC_ConfigChannel+0x238>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d109      	bne.n	80012c4 <HAL_ADC_ConfigChannel+0x1cc>
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2b12      	cmp	r3, #18
 80012b6:	d105      	bne.n	80012c4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a19      	ldr	r2, [pc, #100]	; (8001330 <HAL_ADC_ConfigChannel+0x238>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d123      	bne.n	8001316 <HAL_ADC_ConfigChannel+0x21e>
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2b10      	cmp	r3, #16
 80012d4:	d003      	beq.n	80012de <HAL_ADC_ConfigChannel+0x1e6>
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	2b11      	cmp	r3, #17
 80012dc:	d11b      	bne.n	8001316 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2b10      	cmp	r3, #16
 80012f0:	d111      	bne.n	8001316 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80012f2:	4b10      	ldr	r3, [pc, #64]	; (8001334 <HAL_ADC_ConfigChannel+0x23c>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a10      	ldr	r2, [pc, #64]	; (8001338 <HAL_ADC_ConfigChannel+0x240>)
 80012f8:	fba2 2303 	umull	r2, r3, r2, r3
 80012fc:	0c9a      	lsrs	r2, r3, #18
 80012fe:	4613      	mov	r3, r2
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	4413      	add	r3, r2
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001308:	e002      	b.n	8001310 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	3b01      	subs	r3, #1
 800130e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d1f9      	bne.n	800130a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2200      	movs	r2, #0
 800131a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800131e:	2300      	movs	r3, #0
}
 8001320:	4618      	mov	r0, r3
 8001322:	3714      	adds	r7, #20
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr
 800132c:	40012300 	.word	0x40012300
 8001330:	40012000 	.word	0x40012000
 8001334:	20000008 	.word	0x20000008
 8001338:	431bde83 	.word	0x431bde83

0800133c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800133c:	b480      	push	{r7}
 800133e:	b085      	sub	sp, #20
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001344:	4b79      	ldr	r3, [pc, #484]	; (800152c <ADC_Init+0x1f0>)
 8001346:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	685a      	ldr	r2, [r3, #4]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	431a      	orrs	r2, r3
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	685a      	ldr	r2, [r3, #4]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001370:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	6859      	ldr	r1, [r3, #4]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	691b      	ldr	r3, [r3, #16]
 800137c:	021a      	lsls	r2, r3, #8
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	430a      	orrs	r2, r1
 8001384:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	685a      	ldr	r2, [r3, #4]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001394:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	6859      	ldr	r1, [r3, #4]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	689a      	ldr	r2, [r3, #8]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	430a      	orrs	r2, r1
 80013a6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	689a      	ldr	r2, [r3, #8]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80013b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	6899      	ldr	r1, [r3, #8]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	68da      	ldr	r2, [r3, #12]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	430a      	orrs	r2, r1
 80013c8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013ce:	4a58      	ldr	r2, [pc, #352]	; (8001530 <ADC_Init+0x1f4>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d022      	beq.n	800141a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	689a      	ldr	r2, [r3, #8]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80013e2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	6899      	ldr	r1, [r3, #8]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	430a      	orrs	r2, r1
 80013f4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	689a      	ldr	r2, [r3, #8]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001404:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	6899      	ldr	r1, [r3, #8]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	430a      	orrs	r2, r1
 8001416:	609a      	str	r2, [r3, #8]
 8001418:	e00f      	b.n	800143a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	689a      	ldr	r2, [r3, #8]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001428:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	689a      	ldr	r2, [r3, #8]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001438:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	689a      	ldr	r2, [r3, #8]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f022 0202 	bic.w	r2, r2, #2
 8001448:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	6899      	ldr	r1, [r3, #8]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	7e1b      	ldrb	r3, [r3, #24]
 8001454:	005a      	lsls	r2, r3, #1
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	430a      	orrs	r2, r1
 800145c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d01b      	beq.n	80014a0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	685a      	ldr	r2, [r3, #4]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001476:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	685a      	ldr	r2, [r3, #4]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001486:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	6859      	ldr	r1, [r3, #4]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001492:	3b01      	subs	r3, #1
 8001494:	035a      	lsls	r2, r3, #13
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	430a      	orrs	r2, r1
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	e007      	b.n	80014b0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	685a      	ldr	r2, [r3, #4]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014ae:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80014be:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	69db      	ldr	r3, [r3, #28]
 80014ca:	3b01      	subs	r3, #1
 80014cc:	051a      	lsls	r2, r3, #20
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	430a      	orrs	r2, r1
 80014d4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	689a      	ldr	r2, [r3, #8]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80014e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	6899      	ldr	r1, [r3, #8]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80014f2:	025a      	lsls	r2, r3, #9
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	430a      	orrs	r2, r1
 80014fa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	689a      	ldr	r2, [r3, #8]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800150a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	6899      	ldr	r1, [r3, #8]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	695b      	ldr	r3, [r3, #20]
 8001516:	029a      	lsls	r2, r3, #10
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	430a      	orrs	r2, r1
 800151e:	609a      	str	r2, [r3, #8]
}
 8001520:	bf00      	nop
 8001522:	3714      	adds	r7, #20
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr
 800152c:	40012300 	.word	0x40012300
 8001530:	0f000001 	.word	0x0f000001

08001534 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001534:	b480      	push	{r7}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f003 0307 	and.w	r3, r3, #7
 8001542:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001544:	4b0c      	ldr	r3, [pc, #48]	; (8001578 <__NVIC_SetPriorityGrouping+0x44>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800154a:	68ba      	ldr	r2, [r7, #8]
 800154c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001550:	4013      	ands	r3, r2
 8001552:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800155c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001560:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001564:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001566:	4a04      	ldr	r2, [pc, #16]	; (8001578 <__NVIC_SetPriorityGrouping+0x44>)
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	60d3      	str	r3, [r2, #12]
}
 800156c:	bf00      	nop
 800156e:	3714      	adds	r7, #20
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	e000ed00 	.word	0xe000ed00

0800157c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001580:	4b04      	ldr	r3, [pc, #16]	; (8001594 <__NVIC_GetPriorityGrouping+0x18>)
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	0a1b      	lsrs	r3, r3, #8
 8001586:	f003 0307 	and.w	r3, r3, #7
}
 800158a:	4618      	mov	r0, r3
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	e000ed00 	.word	0xe000ed00

08001598 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	db0b      	blt.n	80015c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015aa:	79fb      	ldrb	r3, [r7, #7]
 80015ac:	f003 021f 	and.w	r2, r3, #31
 80015b0:	4907      	ldr	r1, [pc, #28]	; (80015d0 <__NVIC_EnableIRQ+0x38>)
 80015b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b6:	095b      	lsrs	r3, r3, #5
 80015b8:	2001      	movs	r0, #1
 80015ba:	fa00 f202 	lsl.w	r2, r0, r2
 80015be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015c2:	bf00      	nop
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	e000e100 	.word	0xe000e100

080015d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	6039      	str	r1, [r7, #0]
 80015de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	db0a      	blt.n	80015fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	b2da      	uxtb	r2, r3
 80015ec:	490c      	ldr	r1, [pc, #48]	; (8001620 <__NVIC_SetPriority+0x4c>)
 80015ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f2:	0112      	lsls	r2, r2, #4
 80015f4:	b2d2      	uxtb	r2, r2
 80015f6:	440b      	add	r3, r1
 80015f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015fc:	e00a      	b.n	8001614 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	b2da      	uxtb	r2, r3
 8001602:	4908      	ldr	r1, [pc, #32]	; (8001624 <__NVIC_SetPriority+0x50>)
 8001604:	79fb      	ldrb	r3, [r7, #7]
 8001606:	f003 030f 	and.w	r3, r3, #15
 800160a:	3b04      	subs	r3, #4
 800160c:	0112      	lsls	r2, r2, #4
 800160e:	b2d2      	uxtb	r2, r2
 8001610:	440b      	add	r3, r1
 8001612:	761a      	strb	r2, [r3, #24]
}
 8001614:	bf00      	nop
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr
 8001620:	e000e100 	.word	0xe000e100
 8001624:	e000ed00 	.word	0xe000ed00

08001628 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001628:	b480      	push	{r7}
 800162a:	b089      	sub	sp, #36	; 0x24
 800162c:	af00      	add	r7, sp, #0
 800162e:	60f8      	str	r0, [r7, #12]
 8001630:	60b9      	str	r1, [r7, #8]
 8001632:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	f003 0307 	and.w	r3, r3, #7
 800163a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	f1c3 0307 	rsb	r3, r3, #7
 8001642:	2b04      	cmp	r3, #4
 8001644:	bf28      	it	cs
 8001646:	2304      	movcs	r3, #4
 8001648:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	3304      	adds	r3, #4
 800164e:	2b06      	cmp	r3, #6
 8001650:	d902      	bls.n	8001658 <NVIC_EncodePriority+0x30>
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	3b03      	subs	r3, #3
 8001656:	e000      	b.n	800165a <NVIC_EncodePriority+0x32>
 8001658:	2300      	movs	r3, #0
 800165a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800165c:	f04f 32ff 	mov.w	r2, #4294967295
 8001660:	69bb      	ldr	r3, [r7, #24]
 8001662:	fa02 f303 	lsl.w	r3, r2, r3
 8001666:	43da      	mvns	r2, r3
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	401a      	ands	r2, r3
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001670:	f04f 31ff 	mov.w	r1, #4294967295
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	fa01 f303 	lsl.w	r3, r1, r3
 800167a:	43d9      	mvns	r1, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001680:	4313      	orrs	r3, r2
         );
}
 8001682:	4618      	mov	r0, r3
 8001684:	3724      	adds	r7, #36	; 0x24
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
	...

08001690 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	3b01      	subs	r3, #1
 800169c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016a0:	d301      	bcc.n	80016a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016a2:	2301      	movs	r3, #1
 80016a4:	e00f      	b.n	80016c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016a6:	4a0a      	ldr	r2, [pc, #40]	; (80016d0 <SysTick_Config+0x40>)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	3b01      	subs	r3, #1
 80016ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016ae:	210f      	movs	r1, #15
 80016b0:	f04f 30ff 	mov.w	r0, #4294967295
 80016b4:	f7ff ff8e 	bl	80015d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016b8:	4b05      	ldr	r3, [pc, #20]	; (80016d0 <SysTick_Config+0x40>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016be:	4b04      	ldr	r3, [pc, #16]	; (80016d0 <SysTick_Config+0x40>)
 80016c0:	2207      	movs	r2, #7
 80016c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	e000e010 	.word	0xe000e010

080016d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f7ff ff29 	bl	8001534 <__NVIC_SetPriorityGrouping>
}
 80016e2:	bf00      	nop
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b086      	sub	sp, #24
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	4603      	mov	r3, r0
 80016f2:	60b9      	str	r1, [r7, #8]
 80016f4:	607a      	str	r2, [r7, #4]
 80016f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016f8:	2300      	movs	r3, #0
 80016fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016fc:	f7ff ff3e 	bl	800157c <__NVIC_GetPriorityGrouping>
 8001700:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	68b9      	ldr	r1, [r7, #8]
 8001706:	6978      	ldr	r0, [r7, #20]
 8001708:	f7ff ff8e 	bl	8001628 <NVIC_EncodePriority>
 800170c:	4602      	mov	r2, r0
 800170e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001712:	4611      	mov	r1, r2
 8001714:	4618      	mov	r0, r3
 8001716:	f7ff ff5d 	bl	80015d4 <__NVIC_SetPriority>
}
 800171a:	bf00      	nop
 800171c:	3718      	adds	r7, #24
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b082      	sub	sp, #8
 8001726:	af00      	add	r7, sp, #0
 8001728:	4603      	mov	r3, r0
 800172a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800172c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001730:	4618      	mov	r0, r3
 8001732:	f7ff ff31 	bl	8001598 <__NVIC_EnableIRQ>
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b082      	sub	sp, #8
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f7ff ffa2 	bl	8001690 <SysTick_Config>
 800174c:	4603      	mov	r3, r0
}
 800174e:	4618      	mov	r0, r3
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
	...

08001758 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001758:	b480      	push	{r7}
 800175a:	b089      	sub	sp, #36	; 0x24
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001762:	2300      	movs	r3, #0
 8001764:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001766:	2300      	movs	r3, #0
 8001768:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800176a:	2300      	movs	r3, #0
 800176c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800176e:	2300      	movs	r3, #0
 8001770:	61fb      	str	r3, [r7, #28]
 8001772:	e16b      	b.n	8001a4c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001774:	2201      	movs	r2, #1
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	fa02 f303 	lsl.w	r3, r2, r3
 800177c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	697a      	ldr	r2, [r7, #20]
 8001784:	4013      	ands	r3, r2
 8001786:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001788:	693a      	ldr	r2, [r7, #16]
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	429a      	cmp	r2, r3
 800178e:	f040 815a 	bne.w	8001a46 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	2b02      	cmp	r3, #2
 8001798:	d003      	beq.n	80017a2 <HAL_GPIO_Init+0x4a>
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	2b12      	cmp	r3, #18
 80017a0:	d123      	bne.n	80017ea <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	08da      	lsrs	r2, r3, #3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	3208      	adds	r2, #8
 80017aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	f003 0307 	and.w	r3, r3, #7
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	220f      	movs	r2, #15
 80017ba:	fa02 f303 	lsl.w	r3, r2, r3
 80017be:	43db      	mvns	r3, r3
 80017c0:	69ba      	ldr	r2, [r7, #24]
 80017c2:	4013      	ands	r3, r2
 80017c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	691a      	ldr	r2, [r3, #16]
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	f003 0307 	and.w	r3, r3, #7
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	fa02 f303 	lsl.w	r3, r2, r3
 80017d6:	69ba      	ldr	r2, [r7, #24]
 80017d8:	4313      	orrs	r3, r2
 80017da:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	08da      	lsrs	r2, r3, #3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	3208      	adds	r2, #8
 80017e4:	69b9      	ldr	r1, [r7, #24]
 80017e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	2203      	movs	r2, #3
 80017f6:	fa02 f303 	lsl.w	r3, r2, r3
 80017fa:	43db      	mvns	r3, r3
 80017fc:	69ba      	ldr	r2, [r7, #24]
 80017fe:	4013      	ands	r3, r2
 8001800:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	f003 0203 	and.w	r2, r3, #3
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	005b      	lsls	r3, r3, #1
 800180e:	fa02 f303 	lsl.w	r3, r2, r3
 8001812:	69ba      	ldr	r2, [r7, #24]
 8001814:	4313      	orrs	r3, r2
 8001816:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	69ba      	ldr	r2, [r7, #24]
 800181c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	2b01      	cmp	r3, #1
 8001824:	d00b      	beq.n	800183e <HAL_GPIO_Init+0xe6>
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	2b02      	cmp	r3, #2
 800182c:	d007      	beq.n	800183e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001832:	2b11      	cmp	r3, #17
 8001834:	d003      	beq.n	800183e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	2b12      	cmp	r3, #18
 800183c:	d130      	bne.n	80018a0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	2203      	movs	r2, #3
 800184a:	fa02 f303 	lsl.w	r3, r2, r3
 800184e:	43db      	mvns	r3, r3
 8001850:	69ba      	ldr	r2, [r7, #24]
 8001852:	4013      	ands	r3, r2
 8001854:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	68da      	ldr	r2, [r3, #12]
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	fa02 f303 	lsl.w	r3, r2, r3
 8001862:	69ba      	ldr	r2, [r7, #24]
 8001864:	4313      	orrs	r3, r2
 8001866:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	69ba      	ldr	r2, [r7, #24]
 800186c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001874:	2201      	movs	r2, #1
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	fa02 f303 	lsl.w	r3, r2, r3
 800187c:	43db      	mvns	r3, r3
 800187e:	69ba      	ldr	r2, [r7, #24]
 8001880:	4013      	ands	r3, r2
 8001882:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	091b      	lsrs	r3, r3, #4
 800188a:	f003 0201 	and.w	r2, r3, #1
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	fa02 f303 	lsl.w	r3, r2, r3
 8001894:	69ba      	ldr	r2, [r7, #24]
 8001896:	4313      	orrs	r3, r2
 8001898:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	69ba      	ldr	r2, [r7, #24]
 800189e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	005b      	lsls	r3, r3, #1
 80018aa:	2203      	movs	r2, #3
 80018ac:	fa02 f303 	lsl.w	r3, r2, r3
 80018b0:	43db      	mvns	r3, r3
 80018b2:	69ba      	ldr	r2, [r7, #24]
 80018b4:	4013      	ands	r3, r2
 80018b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	689a      	ldr	r2, [r3, #8]
 80018bc:	69fb      	ldr	r3, [r7, #28]
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	fa02 f303 	lsl.w	r3, r2, r3
 80018c4:	69ba      	ldr	r2, [r7, #24]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	f000 80b4 	beq.w	8001a46 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018de:	2300      	movs	r3, #0
 80018e0:	60fb      	str	r3, [r7, #12]
 80018e2:	4b5f      	ldr	r3, [pc, #380]	; (8001a60 <HAL_GPIO_Init+0x308>)
 80018e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018e6:	4a5e      	ldr	r2, [pc, #376]	; (8001a60 <HAL_GPIO_Init+0x308>)
 80018e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018ec:	6453      	str	r3, [r2, #68]	; 0x44
 80018ee:	4b5c      	ldr	r3, [pc, #368]	; (8001a60 <HAL_GPIO_Init+0x308>)
 80018f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018f6:	60fb      	str	r3, [r7, #12]
 80018f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018fa:	4a5a      	ldr	r2, [pc, #360]	; (8001a64 <HAL_GPIO_Init+0x30c>)
 80018fc:	69fb      	ldr	r3, [r7, #28]
 80018fe:	089b      	lsrs	r3, r3, #2
 8001900:	3302      	adds	r3, #2
 8001902:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001906:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	f003 0303 	and.w	r3, r3, #3
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	220f      	movs	r2, #15
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	43db      	mvns	r3, r3
 8001918:	69ba      	ldr	r2, [r7, #24]
 800191a:	4013      	ands	r3, r2
 800191c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4a51      	ldr	r2, [pc, #324]	; (8001a68 <HAL_GPIO_Init+0x310>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d02b      	beq.n	800197e <HAL_GPIO_Init+0x226>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4a50      	ldr	r2, [pc, #320]	; (8001a6c <HAL_GPIO_Init+0x314>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d025      	beq.n	800197a <HAL_GPIO_Init+0x222>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4a4f      	ldr	r2, [pc, #316]	; (8001a70 <HAL_GPIO_Init+0x318>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d01f      	beq.n	8001976 <HAL_GPIO_Init+0x21e>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4a4e      	ldr	r2, [pc, #312]	; (8001a74 <HAL_GPIO_Init+0x31c>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d019      	beq.n	8001972 <HAL_GPIO_Init+0x21a>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4a4d      	ldr	r2, [pc, #308]	; (8001a78 <HAL_GPIO_Init+0x320>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d013      	beq.n	800196e <HAL_GPIO_Init+0x216>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4a4c      	ldr	r2, [pc, #304]	; (8001a7c <HAL_GPIO_Init+0x324>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d00d      	beq.n	800196a <HAL_GPIO_Init+0x212>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4a4b      	ldr	r2, [pc, #300]	; (8001a80 <HAL_GPIO_Init+0x328>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d007      	beq.n	8001966 <HAL_GPIO_Init+0x20e>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4a4a      	ldr	r2, [pc, #296]	; (8001a84 <HAL_GPIO_Init+0x32c>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d101      	bne.n	8001962 <HAL_GPIO_Init+0x20a>
 800195e:	2307      	movs	r3, #7
 8001960:	e00e      	b.n	8001980 <HAL_GPIO_Init+0x228>
 8001962:	2308      	movs	r3, #8
 8001964:	e00c      	b.n	8001980 <HAL_GPIO_Init+0x228>
 8001966:	2306      	movs	r3, #6
 8001968:	e00a      	b.n	8001980 <HAL_GPIO_Init+0x228>
 800196a:	2305      	movs	r3, #5
 800196c:	e008      	b.n	8001980 <HAL_GPIO_Init+0x228>
 800196e:	2304      	movs	r3, #4
 8001970:	e006      	b.n	8001980 <HAL_GPIO_Init+0x228>
 8001972:	2303      	movs	r3, #3
 8001974:	e004      	b.n	8001980 <HAL_GPIO_Init+0x228>
 8001976:	2302      	movs	r3, #2
 8001978:	e002      	b.n	8001980 <HAL_GPIO_Init+0x228>
 800197a:	2301      	movs	r3, #1
 800197c:	e000      	b.n	8001980 <HAL_GPIO_Init+0x228>
 800197e:	2300      	movs	r3, #0
 8001980:	69fa      	ldr	r2, [r7, #28]
 8001982:	f002 0203 	and.w	r2, r2, #3
 8001986:	0092      	lsls	r2, r2, #2
 8001988:	4093      	lsls	r3, r2
 800198a:	69ba      	ldr	r2, [r7, #24]
 800198c:	4313      	orrs	r3, r2
 800198e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001990:	4934      	ldr	r1, [pc, #208]	; (8001a64 <HAL_GPIO_Init+0x30c>)
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	089b      	lsrs	r3, r3, #2
 8001996:	3302      	adds	r3, #2
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800199e:	4b3a      	ldr	r3, [pc, #232]	; (8001a88 <HAL_GPIO_Init+0x330>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	43db      	mvns	r3, r3
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	4013      	ands	r3, r2
 80019ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d003      	beq.n	80019c2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80019ba:	69ba      	ldr	r2, [r7, #24]
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	4313      	orrs	r3, r2
 80019c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80019c2:	4a31      	ldr	r2, [pc, #196]	; (8001a88 <HAL_GPIO_Init+0x330>)
 80019c4:	69bb      	ldr	r3, [r7, #24]
 80019c6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80019c8:	4b2f      	ldr	r3, [pc, #188]	; (8001a88 <HAL_GPIO_Init+0x330>)
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	43db      	mvns	r3, r3
 80019d2:	69ba      	ldr	r2, [r7, #24]
 80019d4:	4013      	ands	r3, r2
 80019d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d003      	beq.n	80019ec <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80019e4:	69ba      	ldr	r2, [r7, #24]
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	4313      	orrs	r3, r2
 80019ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019ec:	4a26      	ldr	r2, [pc, #152]	; (8001a88 <HAL_GPIO_Init+0x330>)
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019f2:	4b25      	ldr	r3, [pc, #148]	; (8001a88 <HAL_GPIO_Init+0x330>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	43db      	mvns	r3, r3
 80019fc:	69ba      	ldr	r2, [r7, #24]
 80019fe:	4013      	ands	r3, r2
 8001a00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d003      	beq.n	8001a16 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001a0e:	69ba      	ldr	r2, [r7, #24]
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a16:	4a1c      	ldr	r2, [pc, #112]	; (8001a88 <HAL_GPIO_Init+0x330>)
 8001a18:	69bb      	ldr	r3, [r7, #24]
 8001a1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a1c:	4b1a      	ldr	r3, [pc, #104]	; (8001a88 <HAL_GPIO_Init+0x330>)
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	43db      	mvns	r3, r3
 8001a26:	69ba      	ldr	r2, [r7, #24]
 8001a28:	4013      	ands	r3, r2
 8001a2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d003      	beq.n	8001a40 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001a38:	69ba      	ldr	r2, [r7, #24]
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a40:	4a11      	ldr	r2, [pc, #68]	; (8001a88 <HAL_GPIO_Init+0x330>)
 8001a42:	69bb      	ldr	r3, [r7, #24]
 8001a44:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	3301      	adds	r3, #1
 8001a4a:	61fb      	str	r3, [r7, #28]
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	2b0f      	cmp	r3, #15
 8001a50:	f67f ae90 	bls.w	8001774 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a54:	bf00      	nop
 8001a56:	3724      	adds	r7, #36	; 0x24
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr
 8001a60:	40023800 	.word	0x40023800
 8001a64:	40013800 	.word	0x40013800
 8001a68:	40020000 	.word	0x40020000
 8001a6c:	40020400 	.word	0x40020400
 8001a70:	40020800 	.word	0x40020800
 8001a74:	40020c00 	.word	0x40020c00
 8001a78:	40021000 	.word	0x40021000
 8001a7c:	40021400 	.word	0x40021400
 8001a80:	40021800 	.word	0x40021800
 8001a84:	40021c00 	.word	0x40021c00
 8001a88:	40013c00 	.word	0x40013c00

08001a8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	460b      	mov	r3, r1
 8001a96:	807b      	strh	r3, [r7, #2]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a9c:	787b      	ldrb	r3, [r7, #1]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d003      	beq.n	8001aaa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001aa2:	887a      	ldrh	r2, [r7, #2]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001aa8:	e003      	b.n	8001ab2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001aaa:	887b      	ldrh	r3, [r7, #2]
 8001aac:	041a      	lsls	r2, r3, #16
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	619a      	str	r2, [r3, #24]
}
 8001ab2:	bf00      	nop
 8001ab4:	370c      	adds	r7, #12
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
	...

08001ac0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d101      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e22d      	b.n	8001f2e <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 0301 	and.w	r3, r3, #1
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d075      	beq.n	8001bca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001ade:	4ba3      	ldr	r3, [pc, #652]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f003 030c 	and.w	r3, r3, #12
 8001ae6:	2b04      	cmp	r3, #4
 8001ae8:	d00c      	beq.n	8001b04 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001aea:	4ba0      	ldr	r3, [pc, #640]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001af2:	2b08      	cmp	r3, #8
 8001af4:	d112      	bne.n	8001b1c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001af6:	4b9d      	ldr	r3, [pc, #628]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001afe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b02:	d10b      	bne.n	8001b1c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b04:	4b99      	ldr	r3, [pc, #612]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d05b      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x108>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d157      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e208      	b.n	8001f2e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b24:	d106      	bne.n	8001b34 <HAL_RCC_OscConfig+0x74>
 8001b26:	4b91      	ldr	r3, [pc, #580]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a90      	ldr	r2, [pc, #576]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001b2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b30:	6013      	str	r3, [r2, #0]
 8001b32:	e01d      	b.n	8001b70 <HAL_RCC_OscConfig+0xb0>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b3c:	d10c      	bne.n	8001b58 <HAL_RCC_OscConfig+0x98>
 8001b3e:	4b8b      	ldr	r3, [pc, #556]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a8a      	ldr	r2, [pc, #552]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001b44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b48:	6013      	str	r3, [r2, #0]
 8001b4a:	4b88      	ldr	r3, [pc, #544]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a87      	ldr	r2, [pc, #540]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001b50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b54:	6013      	str	r3, [r2, #0]
 8001b56:	e00b      	b.n	8001b70 <HAL_RCC_OscConfig+0xb0>
 8001b58:	4b84      	ldr	r3, [pc, #528]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a83      	ldr	r2, [pc, #524]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001b5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b62:	6013      	str	r3, [r2, #0]
 8001b64:	4b81      	ldr	r3, [pc, #516]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a80      	ldr	r2, [pc, #512]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001b6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d013      	beq.n	8001ba0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b78:	f7ff fa4c 	bl	8001014 <HAL_GetTick>
 8001b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b7e:	e008      	b.n	8001b92 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b80:	f7ff fa48 	bl	8001014 <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	2b64      	cmp	r3, #100	; 0x64
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e1cd      	b.n	8001f2e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b92:	4b76      	ldr	r3, [pc, #472]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d0f0      	beq.n	8001b80 <HAL_RCC_OscConfig+0xc0>
 8001b9e:	e014      	b.n	8001bca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba0:	f7ff fa38 	bl	8001014 <HAL_GetTick>
 8001ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ba8:	f7ff fa34 	bl	8001014 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b64      	cmp	r3, #100	; 0x64
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e1b9      	b.n	8001f2e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bba:	4b6c      	ldr	r3, [pc, #432]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d1f0      	bne.n	8001ba8 <HAL_RCC_OscConfig+0xe8>
 8001bc6:	e000      	b.n	8001bca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d063      	beq.n	8001c9e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001bd6:	4b65      	ldr	r3, [pc, #404]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	f003 030c 	and.w	r3, r3, #12
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d00b      	beq.n	8001bfa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001be2:	4b62      	ldr	r3, [pc, #392]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001bea:	2b08      	cmp	r3, #8
 8001bec:	d11c      	bne.n	8001c28 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bee:	4b5f      	ldr	r3, [pc, #380]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d116      	bne.n	8001c28 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bfa:	4b5c      	ldr	r3, [pc, #368]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0302 	and.w	r3, r3, #2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d005      	beq.n	8001c12 <HAL_RCC_OscConfig+0x152>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d001      	beq.n	8001c12 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e18d      	b.n	8001f2e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c12:	4b56      	ldr	r3, [pc, #344]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	691b      	ldr	r3, [r3, #16]
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	4952      	ldr	r1, [pc, #328]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001c22:	4313      	orrs	r3, r2
 8001c24:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c26:	e03a      	b.n	8001c9e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d020      	beq.n	8001c72 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c30:	4b4f      	ldr	r3, [pc, #316]	; (8001d70 <HAL_RCC_OscConfig+0x2b0>)
 8001c32:	2201      	movs	r2, #1
 8001c34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c36:	f7ff f9ed 	bl	8001014 <HAL_GetTick>
 8001c3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c3c:	e008      	b.n	8001c50 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c3e:	f7ff f9e9 	bl	8001014 <HAL_GetTick>
 8001c42:	4602      	mov	r2, r0
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d901      	bls.n	8001c50 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	e16e      	b.n	8001f2e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c50:	4b46      	ldr	r3, [pc, #280]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0302 	and.w	r3, r3, #2
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d0f0      	beq.n	8001c3e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c5c:	4b43      	ldr	r3, [pc, #268]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	691b      	ldr	r3, [r3, #16]
 8001c68:	00db      	lsls	r3, r3, #3
 8001c6a:	4940      	ldr	r1, [pc, #256]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	600b      	str	r3, [r1, #0]
 8001c70:	e015      	b.n	8001c9e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c72:	4b3f      	ldr	r3, [pc, #252]	; (8001d70 <HAL_RCC_OscConfig+0x2b0>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c78:	f7ff f9cc 	bl	8001014 <HAL_GetTick>
 8001c7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c7e:	e008      	b.n	8001c92 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c80:	f7ff f9c8 	bl	8001014 <HAL_GetTick>
 8001c84:	4602      	mov	r2, r0
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d901      	bls.n	8001c92 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e14d      	b.n	8001f2e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c92:	4b36      	ldr	r3, [pc, #216]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f003 0302 	and.w	r3, r3, #2
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d1f0      	bne.n	8001c80 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0308 	and.w	r3, r3, #8
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d030      	beq.n	8001d0c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	695b      	ldr	r3, [r3, #20]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d016      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cb2:	4b30      	ldr	r3, [pc, #192]	; (8001d74 <HAL_RCC_OscConfig+0x2b4>)
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cb8:	f7ff f9ac 	bl	8001014 <HAL_GetTick>
 8001cbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cbe:	e008      	b.n	8001cd2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cc0:	f7ff f9a8 	bl	8001014 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e12d      	b.n	8001f2e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cd2:	4b26      	ldr	r3, [pc, #152]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001cd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cd6:	f003 0302 	and.w	r3, r3, #2
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d0f0      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x200>
 8001cde:	e015      	b.n	8001d0c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ce0:	4b24      	ldr	r3, [pc, #144]	; (8001d74 <HAL_RCC_OscConfig+0x2b4>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ce6:	f7ff f995 	bl	8001014 <HAL_GetTick>
 8001cea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cec:	e008      	b.n	8001d00 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cee:	f7ff f991 	bl	8001014 <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d901      	bls.n	8001d00 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e116      	b.n	8001f2e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d00:	4b1a      	ldr	r3, [pc, #104]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001d02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d04:	f003 0302 	and.w	r3, r3, #2
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d1f0      	bne.n	8001cee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0304 	and.w	r3, r3, #4
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	f000 80a0 	beq.w	8001e5a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d1e:	4b13      	ldr	r3, [pc, #76]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d10f      	bne.n	8001d4a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	4b0f      	ldr	r3, [pc, #60]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d32:	4a0e      	ldr	r2, [pc, #56]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001d34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d38:	6413      	str	r3, [r2, #64]	; 0x40
 8001d3a:	4b0c      	ldr	r3, [pc, #48]	; (8001d6c <HAL_RCC_OscConfig+0x2ac>)
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001d46:	2301      	movs	r3, #1
 8001d48:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d4a:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <HAL_RCC_OscConfig+0x2b8>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d121      	bne.n	8001d9a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d56:	4b08      	ldr	r3, [pc, #32]	; (8001d78 <HAL_RCC_OscConfig+0x2b8>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a07      	ldr	r2, [pc, #28]	; (8001d78 <HAL_RCC_OscConfig+0x2b8>)
 8001d5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d62:	f7ff f957 	bl	8001014 <HAL_GetTick>
 8001d66:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d68:	e011      	b.n	8001d8e <HAL_RCC_OscConfig+0x2ce>
 8001d6a:	bf00      	nop
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	42470000 	.word	0x42470000
 8001d74:	42470e80 	.word	0x42470e80
 8001d78:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d7c:	f7ff f94a 	bl	8001014 <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d901      	bls.n	8001d8e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e0cf      	b.n	8001f2e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d8e:	4b6a      	ldr	r3, [pc, #424]	; (8001f38 <HAL_RCC_OscConfig+0x478>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d0f0      	beq.n	8001d7c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d106      	bne.n	8001db0 <HAL_RCC_OscConfig+0x2f0>
 8001da2:	4b66      	ldr	r3, [pc, #408]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001da4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001da6:	4a65      	ldr	r2, [pc, #404]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001da8:	f043 0301 	orr.w	r3, r3, #1
 8001dac:	6713      	str	r3, [r2, #112]	; 0x70
 8001dae:	e01c      	b.n	8001dea <HAL_RCC_OscConfig+0x32a>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	2b05      	cmp	r3, #5
 8001db6:	d10c      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x312>
 8001db8:	4b60      	ldr	r3, [pc, #384]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001dba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dbc:	4a5f      	ldr	r2, [pc, #380]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001dbe:	f043 0304 	orr.w	r3, r3, #4
 8001dc2:	6713      	str	r3, [r2, #112]	; 0x70
 8001dc4:	4b5d      	ldr	r3, [pc, #372]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001dc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dc8:	4a5c      	ldr	r2, [pc, #368]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001dca:	f043 0301 	orr.w	r3, r3, #1
 8001dce:	6713      	str	r3, [r2, #112]	; 0x70
 8001dd0:	e00b      	b.n	8001dea <HAL_RCC_OscConfig+0x32a>
 8001dd2:	4b5a      	ldr	r3, [pc, #360]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001dd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dd6:	4a59      	ldr	r2, [pc, #356]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001dd8:	f023 0301 	bic.w	r3, r3, #1
 8001ddc:	6713      	str	r3, [r2, #112]	; 0x70
 8001dde:	4b57      	ldr	r3, [pc, #348]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001de0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001de2:	4a56      	ldr	r2, [pc, #344]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001de4:	f023 0304 	bic.w	r3, r3, #4
 8001de8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d015      	beq.n	8001e1e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001df2:	f7ff f90f 	bl	8001014 <HAL_GetTick>
 8001df6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001df8:	e00a      	b.n	8001e10 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001dfa:	f7ff f90b 	bl	8001014 <HAL_GetTick>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d901      	bls.n	8001e10 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001e0c:	2303      	movs	r3, #3
 8001e0e:	e08e      	b.n	8001f2e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e10:	4b4a      	ldr	r3, [pc, #296]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001e12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e14:	f003 0302 	and.w	r3, r3, #2
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d0ee      	beq.n	8001dfa <HAL_RCC_OscConfig+0x33a>
 8001e1c:	e014      	b.n	8001e48 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e1e:	f7ff f8f9 	bl	8001014 <HAL_GetTick>
 8001e22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e24:	e00a      	b.n	8001e3c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e26:	f7ff f8f5 	bl	8001014 <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d901      	bls.n	8001e3c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	e078      	b.n	8001f2e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e3c:	4b3f      	ldr	r3, [pc, #252]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001e3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e40:	f003 0302 	and.w	r3, r3, #2
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d1ee      	bne.n	8001e26 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e48:	7dfb      	ldrb	r3, [r7, #23]
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d105      	bne.n	8001e5a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e4e:	4b3b      	ldr	r3, [pc, #236]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e52:	4a3a      	ldr	r2, [pc, #232]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001e54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e58:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	699b      	ldr	r3, [r3, #24]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d064      	beq.n	8001f2c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e62:	4b36      	ldr	r3, [pc, #216]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	f003 030c 	and.w	r3, r3, #12
 8001e6a:	2b08      	cmp	r3, #8
 8001e6c:	d05c      	beq.n	8001f28 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	699b      	ldr	r3, [r3, #24]
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d141      	bne.n	8001efa <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e76:	4b32      	ldr	r3, [pc, #200]	; (8001f40 <HAL_RCC_OscConfig+0x480>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e7c:	f7ff f8ca 	bl	8001014 <HAL_GetTick>
 8001e80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e82:	e008      	b.n	8001e96 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e84:	f7ff f8c6 	bl	8001014 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e04b      	b.n	8001f2e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e96:	4b29      	ldr	r3, [pc, #164]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d1f0      	bne.n	8001e84 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	69da      	ldr	r2, [r3, #28]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6a1b      	ldr	r3, [r3, #32]
 8001eaa:	431a      	orrs	r2, r3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb0:	019b      	lsls	r3, r3, #6
 8001eb2:	431a      	orrs	r2, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eb8:	085b      	lsrs	r3, r3, #1
 8001eba:	3b01      	subs	r3, #1
 8001ebc:	041b      	lsls	r3, r3, #16
 8001ebe:	431a      	orrs	r2, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec4:	061b      	lsls	r3, r3, #24
 8001ec6:	491d      	ldr	r1, [pc, #116]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ecc:	4b1c      	ldr	r3, [pc, #112]	; (8001f40 <HAL_RCC_OscConfig+0x480>)
 8001ece:	2201      	movs	r2, #1
 8001ed0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed2:	f7ff f89f 	bl	8001014 <HAL_GetTick>
 8001ed6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ed8:	e008      	b.n	8001eec <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001eda:	f7ff f89b 	bl	8001014 <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d901      	bls.n	8001eec <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e020      	b.n	8001f2e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eec:	4b13      	ldr	r3, [pc, #76]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d0f0      	beq.n	8001eda <HAL_RCC_OscConfig+0x41a>
 8001ef8:	e018      	b.n	8001f2c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001efa:	4b11      	ldr	r3, [pc, #68]	; (8001f40 <HAL_RCC_OscConfig+0x480>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f00:	f7ff f888 	bl	8001014 <HAL_GetTick>
 8001f04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f06:	e008      	b.n	8001f1a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f08:	f7ff f884 	bl	8001014 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d901      	bls.n	8001f1a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e009      	b.n	8001f2e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f1a:	4b08      	ldr	r3, [pc, #32]	; (8001f3c <HAL_RCC_OscConfig+0x47c>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d1f0      	bne.n	8001f08 <HAL_RCC_OscConfig+0x448>
 8001f26:	e001      	b.n	8001f2c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e000      	b.n	8001f2e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3718      	adds	r7, #24
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	40007000 	.word	0x40007000
 8001f3c:	40023800 	.word	0x40023800
 8001f40:	42470060 	.word	0x42470060

08001f44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d101      	bne.n	8001f58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e0ca      	b.n	80020ee <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f58:	4b67      	ldr	r3, [pc, #412]	; (80020f8 <HAL_RCC_ClockConfig+0x1b4>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 030f 	and.w	r3, r3, #15
 8001f60:	683a      	ldr	r2, [r7, #0]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d90c      	bls.n	8001f80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f66:	4b64      	ldr	r3, [pc, #400]	; (80020f8 <HAL_RCC_ClockConfig+0x1b4>)
 8001f68:	683a      	ldr	r2, [r7, #0]
 8001f6a:	b2d2      	uxtb	r2, r2
 8001f6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f6e:	4b62      	ldr	r3, [pc, #392]	; (80020f8 <HAL_RCC_ClockConfig+0x1b4>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 030f 	and.w	r3, r3, #15
 8001f76:	683a      	ldr	r2, [r7, #0]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d001      	beq.n	8001f80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e0b6      	b.n	80020ee <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d020      	beq.n	8001fce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0304 	and.w	r3, r3, #4
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d005      	beq.n	8001fa4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f98:	4b58      	ldr	r3, [pc, #352]	; (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	4a57      	ldr	r2, [pc, #348]	; (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 8001f9e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001fa2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0308 	and.w	r3, r3, #8
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d005      	beq.n	8001fbc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fb0:	4b52      	ldr	r3, [pc, #328]	; (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	4a51      	ldr	r2, [pc, #324]	; (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 8001fb6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001fba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fbc:	4b4f      	ldr	r3, [pc, #316]	; (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	494c      	ldr	r1, [pc, #304]	; (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d044      	beq.n	8002064 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d107      	bne.n	8001ff2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fe2:	4b46      	ldr	r3, [pc, #280]	; (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d119      	bne.n	8002022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e07d      	b.n	80020ee <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d003      	beq.n	8002002 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ffe:	2b03      	cmp	r3, #3
 8002000:	d107      	bne.n	8002012 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002002:	4b3e      	ldr	r3, [pc, #248]	; (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800200a:	2b00      	cmp	r3, #0
 800200c:	d109      	bne.n	8002022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e06d      	b.n	80020ee <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002012:	4b3a      	ldr	r3, [pc, #232]	; (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d101      	bne.n	8002022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e065      	b.n	80020ee <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002022:	4b36      	ldr	r3, [pc, #216]	; (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	f023 0203 	bic.w	r2, r3, #3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	4933      	ldr	r1, [pc, #204]	; (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 8002030:	4313      	orrs	r3, r2
 8002032:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002034:	f7fe ffee 	bl	8001014 <HAL_GetTick>
 8002038:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800203a:	e00a      	b.n	8002052 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800203c:	f7fe ffea 	bl	8001014 <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	f241 3288 	movw	r2, #5000	; 0x1388
 800204a:	4293      	cmp	r3, r2
 800204c:	d901      	bls.n	8002052 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e04d      	b.n	80020ee <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002052:	4b2a      	ldr	r3, [pc, #168]	; (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	f003 020c 	and.w	r2, r3, #12
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	429a      	cmp	r2, r3
 8002062:	d1eb      	bne.n	800203c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002064:	4b24      	ldr	r3, [pc, #144]	; (80020f8 <HAL_RCC_ClockConfig+0x1b4>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 030f 	and.w	r3, r3, #15
 800206c:	683a      	ldr	r2, [r7, #0]
 800206e:	429a      	cmp	r2, r3
 8002070:	d20c      	bcs.n	800208c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002072:	4b21      	ldr	r3, [pc, #132]	; (80020f8 <HAL_RCC_ClockConfig+0x1b4>)
 8002074:	683a      	ldr	r2, [r7, #0]
 8002076:	b2d2      	uxtb	r2, r2
 8002078:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800207a:	4b1f      	ldr	r3, [pc, #124]	; (80020f8 <HAL_RCC_ClockConfig+0x1b4>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 030f 	and.w	r3, r3, #15
 8002082:	683a      	ldr	r2, [r7, #0]
 8002084:	429a      	cmp	r2, r3
 8002086:	d001      	beq.n	800208c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	e030      	b.n	80020ee <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0304 	and.w	r3, r3, #4
 8002094:	2b00      	cmp	r3, #0
 8002096:	d008      	beq.n	80020aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002098:	4b18      	ldr	r3, [pc, #96]	; (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	4915      	ldr	r1, [pc, #84]	; (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 80020a6:	4313      	orrs	r3, r2
 80020a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0308 	and.w	r3, r3, #8
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d009      	beq.n	80020ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020b6:	4b11      	ldr	r3, [pc, #68]	; (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	691b      	ldr	r3, [r3, #16]
 80020c2:	00db      	lsls	r3, r3, #3
 80020c4:	490d      	ldr	r1, [pc, #52]	; (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 80020c6:	4313      	orrs	r3, r2
 80020c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80020ca:	f000 f81d 	bl	8002108 <HAL_RCC_GetSysClockFreq>
 80020ce:	4601      	mov	r1, r0
 80020d0:	4b0a      	ldr	r3, [pc, #40]	; (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	091b      	lsrs	r3, r3, #4
 80020d6:	f003 030f 	and.w	r3, r3, #15
 80020da:	4a09      	ldr	r2, [pc, #36]	; (8002100 <HAL_RCC_ClockConfig+0x1bc>)
 80020dc:	5cd3      	ldrb	r3, [r2, r3]
 80020de:	fa21 f303 	lsr.w	r3, r1, r3
 80020e2:	4a08      	ldr	r2, [pc, #32]	; (8002104 <HAL_RCC_ClockConfig+0x1c0>)
 80020e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80020e6:	2000      	movs	r0, #0
 80020e8:	f7fe ff50 	bl	8000f8c <HAL_InitTick>

  return HAL_OK;
 80020ec:	2300      	movs	r3, #0
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	40023c00 	.word	0x40023c00
 80020fc:	40023800 	.word	0x40023800
 8002100:	0800ace4 	.word	0x0800ace4
 8002104:	20000008 	.word	0x20000008

08002108 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002108:	b5f0      	push	{r4, r5, r6, r7, lr}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800210e:	2300      	movs	r3, #0
 8002110:	607b      	str	r3, [r7, #4]
 8002112:	2300      	movs	r3, #0
 8002114:	60fb      	str	r3, [r7, #12]
 8002116:	2300      	movs	r3, #0
 8002118:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800211a:	2300      	movs	r3, #0
 800211c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800211e:	4b50      	ldr	r3, [pc, #320]	; (8002260 <HAL_RCC_GetSysClockFreq+0x158>)
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	f003 030c 	and.w	r3, r3, #12
 8002126:	2b04      	cmp	r3, #4
 8002128:	d007      	beq.n	800213a <HAL_RCC_GetSysClockFreq+0x32>
 800212a:	2b08      	cmp	r3, #8
 800212c:	d008      	beq.n	8002140 <HAL_RCC_GetSysClockFreq+0x38>
 800212e:	2b00      	cmp	r3, #0
 8002130:	f040 808d 	bne.w	800224e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002134:	4b4b      	ldr	r3, [pc, #300]	; (8002264 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002136:	60bb      	str	r3, [r7, #8]
       break;
 8002138:	e08c      	b.n	8002254 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800213a:	4b4b      	ldr	r3, [pc, #300]	; (8002268 <HAL_RCC_GetSysClockFreq+0x160>)
 800213c:	60bb      	str	r3, [r7, #8]
      break;
 800213e:	e089      	b.n	8002254 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002140:	4b47      	ldr	r3, [pc, #284]	; (8002260 <HAL_RCC_GetSysClockFreq+0x158>)
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002148:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800214a:	4b45      	ldr	r3, [pc, #276]	; (8002260 <HAL_RCC_GetSysClockFreq+0x158>)
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d023      	beq.n	800219e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002156:	4b42      	ldr	r3, [pc, #264]	; (8002260 <HAL_RCC_GetSysClockFreq+0x158>)
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	099b      	lsrs	r3, r3, #6
 800215c:	f04f 0400 	mov.w	r4, #0
 8002160:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002164:	f04f 0200 	mov.w	r2, #0
 8002168:	ea03 0501 	and.w	r5, r3, r1
 800216c:	ea04 0602 	and.w	r6, r4, r2
 8002170:	4a3d      	ldr	r2, [pc, #244]	; (8002268 <HAL_RCC_GetSysClockFreq+0x160>)
 8002172:	fb02 f106 	mul.w	r1, r2, r6
 8002176:	2200      	movs	r2, #0
 8002178:	fb02 f205 	mul.w	r2, r2, r5
 800217c:	440a      	add	r2, r1
 800217e:	493a      	ldr	r1, [pc, #232]	; (8002268 <HAL_RCC_GetSysClockFreq+0x160>)
 8002180:	fba5 0101 	umull	r0, r1, r5, r1
 8002184:	1853      	adds	r3, r2, r1
 8002186:	4619      	mov	r1, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f04f 0400 	mov.w	r4, #0
 800218e:	461a      	mov	r2, r3
 8002190:	4623      	mov	r3, r4
 8002192:	f7fe fd59 	bl	8000c48 <__aeabi_uldivmod>
 8002196:	4603      	mov	r3, r0
 8002198:	460c      	mov	r4, r1
 800219a:	60fb      	str	r3, [r7, #12]
 800219c:	e049      	b.n	8002232 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800219e:	4b30      	ldr	r3, [pc, #192]	; (8002260 <HAL_RCC_GetSysClockFreq+0x158>)
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	099b      	lsrs	r3, r3, #6
 80021a4:	f04f 0400 	mov.w	r4, #0
 80021a8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80021ac:	f04f 0200 	mov.w	r2, #0
 80021b0:	ea03 0501 	and.w	r5, r3, r1
 80021b4:	ea04 0602 	and.w	r6, r4, r2
 80021b8:	4629      	mov	r1, r5
 80021ba:	4632      	mov	r2, r6
 80021bc:	f04f 0300 	mov.w	r3, #0
 80021c0:	f04f 0400 	mov.w	r4, #0
 80021c4:	0154      	lsls	r4, r2, #5
 80021c6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80021ca:	014b      	lsls	r3, r1, #5
 80021cc:	4619      	mov	r1, r3
 80021ce:	4622      	mov	r2, r4
 80021d0:	1b49      	subs	r1, r1, r5
 80021d2:	eb62 0206 	sbc.w	r2, r2, r6
 80021d6:	f04f 0300 	mov.w	r3, #0
 80021da:	f04f 0400 	mov.w	r4, #0
 80021de:	0194      	lsls	r4, r2, #6
 80021e0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80021e4:	018b      	lsls	r3, r1, #6
 80021e6:	1a5b      	subs	r3, r3, r1
 80021e8:	eb64 0402 	sbc.w	r4, r4, r2
 80021ec:	f04f 0100 	mov.w	r1, #0
 80021f0:	f04f 0200 	mov.w	r2, #0
 80021f4:	00e2      	lsls	r2, r4, #3
 80021f6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80021fa:	00d9      	lsls	r1, r3, #3
 80021fc:	460b      	mov	r3, r1
 80021fe:	4614      	mov	r4, r2
 8002200:	195b      	adds	r3, r3, r5
 8002202:	eb44 0406 	adc.w	r4, r4, r6
 8002206:	f04f 0100 	mov.w	r1, #0
 800220a:	f04f 0200 	mov.w	r2, #0
 800220e:	02a2      	lsls	r2, r4, #10
 8002210:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002214:	0299      	lsls	r1, r3, #10
 8002216:	460b      	mov	r3, r1
 8002218:	4614      	mov	r4, r2
 800221a:	4618      	mov	r0, r3
 800221c:	4621      	mov	r1, r4
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f04f 0400 	mov.w	r4, #0
 8002224:	461a      	mov	r2, r3
 8002226:	4623      	mov	r3, r4
 8002228:	f7fe fd0e 	bl	8000c48 <__aeabi_uldivmod>
 800222c:	4603      	mov	r3, r0
 800222e:	460c      	mov	r4, r1
 8002230:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002232:	4b0b      	ldr	r3, [pc, #44]	; (8002260 <HAL_RCC_GetSysClockFreq+0x158>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	0c1b      	lsrs	r3, r3, #16
 8002238:	f003 0303 	and.w	r3, r3, #3
 800223c:	3301      	adds	r3, #1
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002242:	68fa      	ldr	r2, [r7, #12]
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	fbb2 f3f3 	udiv	r3, r2, r3
 800224a:	60bb      	str	r3, [r7, #8]
      break;
 800224c:	e002      	b.n	8002254 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800224e:	4b05      	ldr	r3, [pc, #20]	; (8002264 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002250:	60bb      	str	r3, [r7, #8]
      break;
 8002252:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002254:	68bb      	ldr	r3, [r7, #8]
}
 8002256:	4618      	mov	r0, r3
 8002258:	3714      	adds	r7, #20
 800225a:	46bd      	mov	sp, r7
 800225c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800225e:	bf00      	nop
 8002260:	40023800 	.word	0x40023800
 8002264:	00f42400 	.word	0x00f42400
 8002268:	017d7840 	.word	0x017d7840

0800226c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002270:	4b03      	ldr	r3, [pc, #12]	; (8002280 <HAL_RCC_GetHCLKFreq+0x14>)
 8002272:	681b      	ldr	r3, [r3, #0]
}
 8002274:	4618      	mov	r0, r3
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	20000008 	.word	0x20000008

08002284 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002288:	f7ff fff0 	bl	800226c <HAL_RCC_GetHCLKFreq>
 800228c:	4601      	mov	r1, r0
 800228e:	4b05      	ldr	r3, [pc, #20]	; (80022a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	0a9b      	lsrs	r3, r3, #10
 8002294:	f003 0307 	and.w	r3, r3, #7
 8002298:	4a03      	ldr	r2, [pc, #12]	; (80022a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800229a:	5cd3      	ldrb	r3, [r2, r3]
 800229c:	fa21 f303 	lsr.w	r3, r1, r3
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	40023800 	.word	0x40023800
 80022a8:	0800acf4 	.word	0x0800acf4

080022ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80022b0:	f7ff ffdc 	bl	800226c <HAL_RCC_GetHCLKFreq>
 80022b4:	4601      	mov	r1, r0
 80022b6:	4b05      	ldr	r3, [pc, #20]	; (80022cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	0b5b      	lsrs	r3, r3, #13
 80022bc:	f003 0307 	and.w	r3, r3, #7
 80022c0:	4a03      	ldr	r2, [pc, #12]	; (80022d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022c2:	5cd3      	ldrb	r3, [r2, r3]
 80022c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	40023800 	.word	0x40023800
 80022d0:	0800acf4 	.word	0x0800acf4

080022d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d101      	bne.n	80022e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e056      	b.n	8002394 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d106      	bne.n	8002306 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2200      	movs	r2, #0
 80022fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f005 f925 	bl	8007550 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2202      	movs	r2, #2
 800230a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800231c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685a      	ldr	r2, [r3, #4]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	431a      	orrs	r2, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	431a      	orrs	r2, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	691b      	ldr	r3, [r3, #16]
 8002332:	431a      	orrs	r2, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	695b      	ldr	r3, [r3, #20]
 8002338:	431a      	orrs	r2, r3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	699b      	ldr	r3, [r3, #24]
 800233e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002342:	431a      	orrs	r2, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	69db      	ldr	r3, [r3, #28]
 8002348:	431a      	orrs	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6a1b      	ldr	r3, [r3, #32]
 800234e:	ea42 0103 	orr.w	r1, r2, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	430a      	orrs	r2, r1
 800235c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	699b      	ldr	r3, [r3, #24]
 8002362:	0c1b      	lsrs	r3, r3, #16
 8002364:	f003 0104 	and.w	r1, r3, #4
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	430a      	orrs	r2, r1
 8002372:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	69da      	ldr	r2, [r3, #28]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002382:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2201      	movs	r2, #1
 800238e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002392:	2300      	movs	r3, #0
}
 8002394:	4618      	mov	r0, r3
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b08c      	sub	sp, #48	; 0x30
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	60b9      	str	r1, [r7, #8]
 80023a6:	607a      	str	r2, [r7, #4]
 80023a8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80023aa:	2301      	movs	r3, #1
 80023ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80023ae:	2300      	movs	r3, #0
 80023b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d101      	bne.n	80023c2 <HAL_SPI_TransmitReceive+0x26>
 80023be:	2302      	movs	r3, #2
 80023c0:	e18a      	b.n	80026d8 <HAL_SPI_TransmitReceive+0x33c>
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2201      	movs	r2, #1
 80023c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80023ca:	f7fe fe23 	bl	8001014 <HAL_GetTick>
 80023ce:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80023d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80023e0:	887b      	ldrh	r3, [r7, #2]
 80023e2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80023e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d00f      	beq.n	800240c <HAL_SPI_TransmitReceive+0x70>
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80023f2:	d107      	bne.n	8002404 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d103      	bne.n	8002404 <HAL_SPI_TransmitReceive+0x68>
 80023fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002400:	2b04      	cmp	r3, #4
 8002402:	d003      	beq.n	800240c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002404:	2302      	movs	r3, #2
 8002406:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800240a:	e15b      	b.n	80026c4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d005      	beq.n	800241e <HAL_SPI_TransmitReceive+0x82>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d002      	beq.n	800241e <HAL_SPI_TransmitReceive+0x82>
 8002418:	887b      	ldrh	r3, [r7, #2]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d103      	bne.n	8002426 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002424:	e14e      	b.n	80026c4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800242c:	b2db      	uxtb	r3, r3
 800242e:	2b04      	cmp	r3, #4
 8002430:	d003      	beq.n	800243a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2205      	movs	r2, #5
 8002436:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2200      	movs	r2, #0
 800243e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	887a      	ldrh	r2, [r7, #2]
 800244a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	887a      	ldrh	r2, [r7, #2]
 8002450:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	68ba      	ldr	r2, [r7, #8]
 8002456:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	887a      	ldrh	r2, [r7, #2]
 800245c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	887a      	ldrh	r2, [r7, #2]
 8002462:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2200      	movs	r2, #0
 8002468:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2200      	movs	r2, #0
 800246e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800247a:	2b40      	cmp	r3, #64	; 0x40
 800247c:	d007      	beq.n	800248e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800248c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002496:	d178      	bne.n	800258a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d002      	beq.n	80024a6 <HAL_SPI_TransmitReceive+0x10a>
 80024a0:	8b7b      	ldrh	r3, [r7, #26]
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d166      	bne.n	8002574 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024aa:	881a      	ldrh	r2, [r3, #0]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b6:	1c9a      	adds	r2, r3, #2
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	3b01      	subs	r3, #1
 80024c4:	b29a      	uxth	r2, r3
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80024ca:	e053      	b.n	8002574 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	f003 0302 	and.w	r3, r3, #2
 80024d6:	2b02      	cmp	r3, #2
 80024d8:	d11b      	bne.n	8002512 <HAL_SPI_TransmitReceive+0x176>
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80024de:	b29b      	uxth	r3, r3
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d016      	beq.n	8002512 <HAL_SPI_TransmitReceive+0x176>
 80024e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d113      	bne.n	8002512 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ee:	881a      	ldrh	r2, [r3, #0]
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fa:	1c9a      	adds	r2, r3, #2
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002504:	b29b      	uxth	r3, r3
 8002506:	3b01      	subs	r3, #1
 8002508:	b29a      	uxth	r2, r3
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800250e:	2300      	movs	r3, #0
 8002510:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	f003 0301 	and.w	r3, r3, #1
 800251c:	2b01      	cmp	r3, #1
 800251e:	d119      	bne.n	8002554 <HAL_SPI_TransmitReceive+0x1b8>
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002524:	b29b      	uxth	r3, r3
 8002526:	2b00      	cmp	r3, #0
 8002528:	d014      	beq.n	8002554 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	68da      	ldr	r2, [r3, #12]
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002534:	b292      	uxth	r2, r2
 8002536:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800253c:	1c9a      	adds	r2, r3, #2
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002546:	b29b      	uxth	r3, r3
 8002548:	3b01      	subs	r3, #1
 800254a:	b29a      	uxth	r2, r3
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002550:	2301      	movs	r3, #1
 8002552:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002554:	f7fe fd5e 	bl	8001014 <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002560:	429a      	cmp	r2, r3
 8002562:	d807      	bhi.n	8002574 <HAL_SPI_TransmitReceive+0x1d8>
 8002564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800256a:	d003      	beq.n	8002574 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002572:	e0a7      	b.n	80026c4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002578:	b29b      	uxth	r3, r3
 800257a:	2b00      	cmp	r3, #0
 800257c:	d1a6      	bne.n	80024cc <HAL_SPI_TransmitReceive+0x130>
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002582:	b29b      	uxth	r3, r3
 8002584:	2b00      	cmp	r3, #0
 8002586:	d1a1      	bne.n	80024cc <HAL_SPI_TransmitReceive+0x130>
 8002588:	e07c      	b.n	8002684 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d002      	beq.n	8002598 <HAL_SPI_TransmitReceive+0x1fc>
 8002592:	8b7b      	ldrh	r3, [r7, #26]
 8002594:	2b01      	cmp	r3, #1
 8002596:	d16b      	bne.n	8002670 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	330c      	adds	r3, #12
 80025a2:	7812      	ldrb	r2, [r2, #0]
 80025a4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025aa:	1c5a      	adds	r2, r3, #1
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	3b01      	subs	r3, #1
 80025b8:	b29a      	uxth	r2, r3
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80025be:	e057      	b.n	8002670 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d11c      	bne.n	8002608 <HAL_SPI_TransmitReceive+0x26c>
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025d2:	b29b      	uxth	r3, r3
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d017      	beq.n	8002608 <HAL_SPI_TransmitReceive+0x26c>
 80025d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d114      	bne.n	8002608 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	330c      	adds	r3, #12
 80025e8:	7812      	ldrb	r2, [r2, #0]
 80025ea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f0:	1c5a      	adds	r2, r3, #1
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025fa:	b29b      	uxth	r3, r3
 80025fc:	3b01      	subs	r3, #1
 80025fe:	b29a      	uxth	r2, r3
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002604:	2300      	movs	r3, #0
 8002606:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	f003 0301 	and.w	r3, r3, #1
 8002612:	2b01      	cmp	r3, #1
 8002614:	d119      	bne.n	800264a <HAL_SPI_TransmitReceive+0x2ae>
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800261a:	b29b      	uxth	r3, r3
 800261c:	2b00      	cmp	r3, #0
 800261e:	d014      	beq.n	800264a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	68da      	ldr	r2, [r3, #12]
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800262a:	b2d2      	uxtb	r2, r2
 800262c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002632:	1c5a      	adds	r2, r3, #1
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800263c:	b29b      	uxth	r3, r3
 800263e:	3b01      	subs	r3, #1
 8002640:	b29a      	uxth	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002646:	2301      	movs	r3, #1
 8002648:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800264a:	f7fe fce3 	bl	8001014 <HAL_GetTick>
 800264e:	4602      	mov	r2, r0
 8002650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002656:	429a      	cmp	r2, r3
 8002658:	d803      	bhi.n	8002662 <HAL_SPI_TransmitReceive+0x2c6>
 800265a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800265c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002660:	d102      	bne.n	8002668 <HAL_SPI_TransmitReceive+0x2cc>
 8002662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002664:	2b00      	cmp	r3, #0
 8002666:	d103      	bne.n	8002670 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800266e:	e029      	b.n	80026c4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002674:	b29b      	uxth	r3, r3
 8002676:	2b00      	cmp	r3, #0
 8002678:	d1a2      	bne.n	80025c0 <HAL_SPI_TransmitReceive+0x224>
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800267e:	b29b      	uxth	r3, r3
 8002680:	2b00      	cmp	r3, #0
 8002682:	d19d      	bne.n	80025c0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002684:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002686:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002688:	68f8      	ldr	r0, [r7, #12]
 800268a:	f000 f893 	bl	80027b4 <SPI_EndRxTxTransaction>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d006      	beq.n	80026a2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2220      	movs	r2, #32
 800269e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80026a0:	e010      	b.n	80026c4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d10b      	bne.n	80026c2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80026aa:	2300      	movs	r3, #0
 80026ac:	617b      	str	r3, [r7, #20]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	617b      	str	r3, [r7, #20]
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	617b      	str	r3, [r7, #20]
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	e000      	b.n	80026c4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80026c2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80026d4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3730      	adds	r7, #48	; 0x30
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}

080026e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	603b      	str	r3, [r7, #0]
 80026ec:	4613      	mov	r3, r2
 80026ee:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80026f0:	e04c      	b.n	800278c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026f8:	d048      	beq.n	800278c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80026fa:	f7fe fc8b 	bl	8001014 <HAL_GetTick>
 80026fe:	4602      	mov	r2, r0
 8002700:	69bb      	ldr	r3, [r7, #24]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	683a      	ldr	r2, [r7, #0]
 8002706:	429a      	cmp	r2, r3
 8002708:	d902      	bls.n	8002710 <SPI_WaitFlagStateUntilTimeout+0x30>
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d13d      	bne.n	800278c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	685a      	ldr	r2, [r3, #4]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800271e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002728:	d111      	bne.n	800274e <SPI_WaitFlagStateUntilTimeout+0x6e>
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002732:	d004      	beq.n	800273e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800273c:	d107      	bne.n	800274e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800274c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002752:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002756:	d10f      	bne.n	8002778 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002766:	601a      	str	r2, [r3, #0]
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002776:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2201      	movs	r2, #1
 800277c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2200      	movs	r2, #0
 8002784:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002788:	2303      	movs	r3, #3
 800278a:	e00f      	b.n	80027ac <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	689a      	ldr	r2, [r3, #8]
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	4013      	ands	r3, r2
 8002796:	68ba      	ldr	r2, [r7, #8]
 8002798:	429a      	cmp	r2, r3
 800279a:	bf0c      	ite	eq
 800279c:	2301      	moveq	r3, #1
 800279e:	2300      	movne	r3, #0
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	461a      	mov	r2, r3
 80027a4:	79fb      	ldrb	r3, [r7, #7]
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d1a3      	bne.n	80026f2 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3710      	adds	r7, #16
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b088      	sub	sp, #32
 80027b8:	af02      	add	r7, sp, #8
 80027ba:	60f8      	str	r0, [r7, #12]
 80027bc:	60b9      	str	r1, [r7, #8]
 80027be:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80027c0:	4b1b      	ldr	r3, [pc, #108]	; (8002830 <SPI_EndRxTxTransaction+0x7c>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a1b      	ldr	r2, [pc, #108]	; (8002834 <SPI_EndRxTxTransaction+0x80>)
 80027c6:	fba2 2303 	umull	r2, r3, r2, r3
 80027ca:	0d5b      	lsrs	r3, r3, #21
 80027cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80027d0:	fb02 f303 	mul.w	r3, r2, r3
 80027d4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80027de:	d112      	bne.n	8002806 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	9300      	str	r3, [sp, #0]
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	2200      	movs	r2, #0
 80027e8:	2180      	movs	r1, #128	; 0x80
 80027ea:	68f8      	ldr	r0, [r7, #12]
 80027ec:	f7ff ff78 	bl	80026e0 <SPI_WaitFlagStateUntilTimeout>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d016      	beq.n	8002824 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027fa:	f043 0220 	orr.w	r2, r3, #32
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e00f      	b.n	8002826 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d00a      	beq.n	8002822 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	3b01      	subs	r3, #1
 8002810:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800281c:	2b80      	cmp	r3, #128	; 0x80
 800281e:	d0f2      	beq.n	8002806 <SPI_EndRxTxTransaction+0x52>
 8002820:	e000      	b.n	8002824 <SPI_EndRxTxTransaction+0x70>
        break;
 8002822:	bf00      	nop
  }

  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3718      	adds	r7, #24
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	20000008 	.word	0x20000008
 8002834:	165e9f81 	.word	0x165e9f81

08002838 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e01d      	b.n	8002886 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002850:	b2db      	uxtb	r3, r3
 8002852:	2b00      	cmp	r3, #0
 8002854:	d106      	bne.n	8002864 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2200      	movs	r2, #0
 800285a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f005 fba0 	bl	8007fa4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2202      	movs	r2, #2
 8002868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	3304      	adds	r3, #4
 8002874:	4619      	mov	r1, r3
 8002876:	4610      	mov	r0, r2
 8002878:	f000 fbd0 	bl	800301c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002884:	2300      	movs	r3, #0
}
 8002886:	4618      	mov	r0, r3
 8002888:	3708      	adds	r7, #8
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}

0800288e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800288e:	b580      	push	{r7, lr}
 8002890:	b082      	sub	sp, #8
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d101      	bne.n	80028a0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e01d      	b.n	80028dc <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d106      	bne.n	80028ba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	f005 faab 	bl	8007e10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2202      	movs	r2, #2
 80028be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	3304      	adds	r3, #4
 80028ca:	4619      	mov	r1, r3
 80028cc:	4610      	mov	r0, r2
 80028ce:	f000 fba5 	bl	800301c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2201      	movs	r2, #1
 80028d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80028da:	2300      	movs	r3, #0
}
 80028dc:	4618      	mov	r0, r3
 80028de:	3708      	adds	r7, #8
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}

080028e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	2201      	movs	r2, #1
 80028f4:	6839      	ldr	r1, [r7, #0]
 80028f6:	4618      	mov	r0, r3
 80028f8:	f000 fde0 	bl	80034bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a15      	ldr	r2, [pc, #84]	; (8002958 <HAL_TIM_PWM_Start+0x74>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d004      	beq.n	8002910 <HAL_TIM_PWM_Start+0x2c>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a14      	ldr	r2, [pc, #80]	; (800295c <HAL_TIM_PWM_Start+0x78>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d101      	bne.n	8002914 <HAL_TIM_PWM_Start+0x30>
 8002910:	2301      	movs	r3, #1
 8002912:	e000      	b.n	8002916 <HAL_TIM_PWM_Start+0x32>
 8002914:	2300      	movs	r3, #0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d007      	beq.n	800292a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002928:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	f003 0307 	and.w	r3, r3, #7
 8002934:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2b06      	cmp	r3, #6
 800293a:	d007      	beq.n	800294c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f042 0201 	orr.w	r2, r2, #1
 800294a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800294c:	2300      	movs	r3, #0
}
 800294e:	4618      	mov	r0, r3
 8002950:	3710      	adds	r7, #16
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	40010000 	.word	0x40010000
 800295c:	40010400 	.word	0x40010400

08002960 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2200      	movs	r2, #0
 8002970:	6839      	ldr	r1, [r7, #0]
 8002972:	4618      	mov	r0, r3
 8002974:	f000 fda2 	bl	80034bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a22      	ldr	r2, [pc, #136]	; (8002a08 <HAL_TIM_PWM_Stop+0xa8>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d004      	beq.n	800298c <HAL_TIM_PWM_Stop+0x2c>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a21      	ldr	r2, [pc, #132]	; (8002a0c <HAL_TIM_PWM_Stop+0xac>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d101      	bne.n	8002990 <HAL_TIM_PWM_Stop+0x30>
 800298c:	2301      	movs	r3, #1
 800298e:	e000      	b.n	8002992 <HAL_TIM_PWM_Stop+0x32>
 8002990:	2300      	movs	r3, #0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d017      	beq.n	80029c6 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	6a1a      	ldr	r2, [r3, #32]
 800299c:	f241 1311 	movw	r3, #4369	; 0x1111
 80029a0:	4013      	ands	r3, r2
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d10f      	bne.n	80029c6 <HAL_TIM_PWM_Stop+0x66>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	6a1a      	ldr	r2, [r3, #32]
 80029ac:	f240 4344 	movw	r3, #1092	; 0x444
 80029b0:	4013      	ands	r3, r2
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d107      	bne.n	80029c6 <HAL_TIM_PWM_Stop+0x66>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80029c4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	6a1a      	ldr	r2, [r3, #32]
 80029cc:	f241 1311 	movw	r3, #4369	; 0x1111
 80029d0:	4013      	ands	r3, r2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d10f      	bne.n	80029f6 <HAL_TIM_PWM_Stop+0x96>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	6a1a      	ldr	r2, [r3, #32]
 80029dc:	f240 4344 	movw	r3, #1092	; 0x444
 80029e0:	4013      	ands	r3, r2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d107      	bne.n	80029f6 <HAL_TIM_PWM_Stop+0x96>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 0201 	bic.w	r2, r2, #1
 80029f4:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2201      	movs	r2, #1
 80029fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3708      	adds	r7, #8
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	40010000 	.word	0x40010000
 8002a0c:	40010400 	.word	0x40010400

08002a10 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b086      	sub	sp, #24
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d101      	bne.n	8002a24 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e083      	b.n	8002b2c <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d106      	bne.n	8002a3e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f005 fa35 	bl	8007ea8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2202      	movs	r2, #2
 8002a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	6812      	ldr	r2, [r2, #0]
 8002a50:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002a54:	f023 0307 	bic.w	r3, r3, #7
 8002a58:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	3304      	adds	r3, #4
 8002a62:	4619      	mov	r1, r3
 8002a64:	4610      	mov	r0, r2
 8002a66:	f000 fad9 	bl	800301c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	6a1b      	ldr	r3, [r3, #32]
 8002a80:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	697a      	ldr	r2, [r7, #20]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a92:	f023 0303 	bic.w	r3, r3, #3
 8002a96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	689a      	ldr	r2, [r3, #8]
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	699b      	ldr	r3, [r3, #24]
 8002aa0:	021b      	lsls	r3, r3, #8
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	693a      	ldr	r2, [r7, #16]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002ab0:	f023 030c 	bic.w	r3, r3, #12
 8002ab4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002abc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ac0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	68da      	ldr	r2, [r3, #12]
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	69db      	ldr	r3, [r3, #28]
 8002aca:	021b      	lsls	r3, r3, #8
 8002acc:	4313      	orrs	r3, r2
 8002ace:	693a      	ldr	r2, [r7, #16]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	691b      	ldr	r3, [r3, #16]
 8002ad8:	011a      	lsls	r2, r3, #4
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	6a1b      	ldr	r3, [r3, #32]
 8002ade:	031b      	lsls	r3, r3, #12
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002aee:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8002af6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	695b      	ldr	r3, [r3, #20]
 8002b00:	011b      	lsls	r3, r3, #4
 8002b02:	4313      	orrs	r3, r2
 8002b04:	68fa      	ldr	r2, [r7, #12]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	697a      	ldr	r2, [r7, #20]
 8002b10:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	693a      	ldr	r2, [r7, #16]
 8002b18:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	68fa      	ldr	r2, [r7, #12]
 8002b20:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2201      	movs	r2, #1
 8002b26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3718      	adds	r7, #24
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b082      	sub	sp, #8
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d002      	beq.n	8002b4a <HAL_TIM_Encoder_Start+0x16>
 8002b44:	2b04      	cmp	r3, #4
 8002b46:	d008      	beq.n	8002b5a <HAL_TIM_Encoder_Start+0x26>
 8002b48:	e00f      	b.n	8002b6a <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	2100      	movs	r1, #0
 8002b52:	4618      	mov	r0, r3
 8002b54:	f000 fcb2 	bl	80034bc <TIM_CCxChannelCmd>
      break;
 8002b58:	e016      	b.n	8002b88 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	2104      	movs	r1, #4
 8002b62:	4618      	mov	r0, r3
 8002b64:	f000 fcaa 	bl	80034bc <TIM_CCxChannelCmd>
      break;
 8002b68:	e00e      	b.n	8002b88 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2201      	movs	r2, #1
 8002b70:	2100      	movs	r1, #0
 8002b72:	4618      	mov	r0, r3
 8002b74:	f000 fca2 	bl	80034bc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	2104      	movs	r1, #4
 8002b80:	4618      	mov	r0, r3
 8002b82:	f000 fc9b 	bl	80034bc <TIM_CCxChannelCmd>
      break;
 8002b86:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f042 0201 	orr.w	r2, r2, #1
 8002b96:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002ba2:	b580      	push	{r7, lr}
 8002ba4:	b082      	sub	sp, #8
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
 8002baa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d002      	beq.n	8002bb8 <HAL_TIM_Encoder_Stop+0x16>
 8002bb2:	2b04      	cmp	r3, #4
 8002bb4:	d008      	beq.n	8002bc8 <HAL_TIM_Encoder_Stop+0x26>
 8002bb6:	e00f      	b.n	8002bd8 <HAL_TIM_Encoder_Stop+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	2100      	movs	r1, #0
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f000 fc7b 	bl	80034bc <TIM_CCxChannelCmd>
      break;
 8002bc6:	e016      	b.n	8002bf6 <HAL_TIM_Encoder_Stop+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	2104      	movs	r1, #4
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f000 fc73 	bl	80034bc <TIM_CCxChannelCmd>
      break;
 8002bd6:	e00e      	b.n	8002bf6 <HAL_TIM_Encoder_Stop+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	2100      	movs	r1, #0
 8002be0:	4618      	mov	r0, r3
 8002be2:	f000 fc6b 	bl	80034bc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2200      	movs	r2, #0
 8002bec:	2104      	movs	r1, #4
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f000 fc64 	bl	80034bc <TIM_CCxChannelCmd>
      break;
 8002bf4:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	6a1a      	ldr	r2, [r3, #32]
 8002bfc:	f241 1311 	movw	r3, #4369	; 0x1111
 8002c00:	4013      	ands	r3, r2
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d10f      	bne.n	8002c26 <HAL_TIM_Encoder_Stop+0x84>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	6a1a      	ldr	r2, [r3, #32]
 8002c0c:	f240 4344 	movw	r3, #1092	; 0x444
 8002c10:	4013      	ands	r3, r2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d107      	bne.n	8002c26 <HAL_TIM_Encoder_Stop+0x84>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f022 0201 	bic.w	r2, r2, #1
 8002c24:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002c26:	2300      	movs	r3, #0
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3708      	adds	r7, #8
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	2b02      	cmp	r3, #2
 8002c44:	d122      	bne.n	8002c8c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	f003 0302 	and.w	r3, r3, #2
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d11b      	bne.n	8002c8c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f06f 0202 	mvn.w	r2, #2
 8002c5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2201      	movs	r2, #1
 8002c62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	f003 0303 	and.w	r3, r3, #3
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d003      	beq.n	8002c7a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f000 f9b4 	bl	8002fe0 <HAL_TIM_IC_CaptureCallback>
 8002c78:	e005      	b.n	8002c86 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f000 f9a6 	bl	8002fcc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c80:	6878      	ldr	r0, [r7, #4]
 8002c82:	f000 f9b7 	bl	8002ff4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	f003 0304 	and.w	r3, r3, #4
 8002c96:	2b04      	cmp	r3, #4
 8002c98:	d122      	bne.n	8002ce0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	f003 0304 	and.w	r3, r3, #4
 8002ca4:	2b04      	cmp	r3, #4
 8002ca6:	d11b      	bne.n	8002ce0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f06f 0204 	mvn.w	r2, #4
 8002cb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2202      	movs	r2, #2
 8002cb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	699b      	ldr	r3, [r3, #24]
 8002cbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d003      	beq.n	8002cce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 f98a 	bl	8002fe0 <HAL_TIM_IC_CaptureCallback>
 8002ccc:	e005      	b.n	8002cda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f000 f97c 	bl	8002fcc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cd4:	6878      	ldr	r0, [r7, #4]
 8002cd6:	f000 f98d 	bl	8002ff4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	691b      	ldr	r3, [r3, #16]
 8002ce6:	f003 0308 	and.w	r3, r3, #8
 8002cea:	2b08      	cmp	r3, #8
 8002cec:	d122      	bne.n	8002d34 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	f003 0308 	and.w	r3, r3, #8
 8002cf8:	2b08      	cmp	r3, #8
 8002cfa:	d11b      	bne.n	8002d34 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f06f 0208 	mvn.w	r2, #8
 8002d04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2204      	movs	r2, #4
 8002d0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	69db      	ldr	r3, [r3, #28]
 8002d12:	f003 0303 	and.w	r3, r3, #3
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d003      	beq.n	8002d22 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f000 f960 	bl	8002fe0 <HAL_TIM_IC_CaptureCallback>
 8002d20:	e005      	b.n	8002d2e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f000 f952 	bl	8002fcc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f000 f963 	bl	8002ff4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	f003 0310 	and.w	r3, r3, #16
 8002d3e:	2b10      	cmp	r3, #16
 8002d40:	d122      	bne.n	8002d88 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	f003 0310 	and.w	r3, r3, #16
 8002d4c:	2b10      	cmp	r3, #16
 8002d4e:	d11b      	bne.n	8002d88 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f06f 0210 	mvn.w	r2, #16
 8002d58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2208      	movs	r2, #8
 8002d5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	69db      	ldr	r3, [r3, #28]
 8002d66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d003      	beq.n	8002d76 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 f936 	bl	8002fe0 <HAL_TIM_IC_CaptureCallback>
 8002d74:	e005      	b.n	8002d82 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f000 f928 	bl	8002fcc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f000 f939 	bl	8002ff4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	691b      	ldr	r3, [r3, #16]
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	d10e      	bne.n	8002db4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	f003 0301 	and.w	r3, r3, #1
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d107      	bne.n	8002db4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f06f 0201 	mvn.w	r2, #1
 8002dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f002 f9ea 	bl	8005188 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dbe:	2b80      	cmp	r3, #128	; 0x80
 8002dc0:	d10e      	bne.n	8002de0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dcc:	2b80      	cmp	r3, #128	; 0x80
 8002dce:	d107      	bne.n	8002de0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002dd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f000 fc34 	bl	8003648 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	691b      	ldr	r3, [r3, #16]
 8002de6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dea:	2b40      	cmp	r3, #64	; 0x40
 8002dec:	d10e      	bne.n	8002e0c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002df8:	2b40      	cmp	r3, #64	; 0x40
 8002dfa:	d107      	bne.n	8002e0c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002e04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f000 f8fe 	bl	8003008 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	f003 0320 	and.w	r3, r3, #32
 8002e16:	2b20      	cmp	r3, #32
 8002e18:	d10e      	bne.n	8002e38 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	f003 0320 	and.w	r3, r3, #32
 8002e24:	2b20      	cmp	r3, #32
 8002e26:	d107      	bne.n	8002e38 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f06f 0220 	mvn.w	r2, #32
 8002e30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f000 fbfe 	bl	8003634 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e38:	bf00      	nop
 8002e3a:	3708      	adds	r7, #8
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d101      	bne.n	8002e5a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002e56:	2302      	movs	r3, #2
 8002e58:	e0b4      	b.n	8002fc4 <HAL_TIM_PWM_ConfigChannel+0x184>
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2202      	movs	r2, #2
 8002e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2b0c      	cmp	r3, #12
 8002e6e:	f200 809f 	bhi.w	8002fb0 <HAL_TIM_PWM_ConfigChannel+0x170>
 8002e72:	a201      	add	r2, pc, #4	; (adr r2, 8002e78 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e78:	08002ead 	.word	0x08002ead
 8002e7c:	08002fb1 	.word	0x08002fb1
 8002e80:	08002fb1 	.word	0x08002fb1
 8002e84:	08002fb1 	.word	0x08002fb1
 8002e88:	08002eed 	.word	0x08002eed
 8002e8c:	08002fb1 	.word	0x08002fb1
 8002e90:	08002fb1 	.word	0x08002fb1
 8002e94:	08002fb1 	.word	0x08002fb1
 8002e98:	08002f2f 	.word	0x08002f2f
 8002e9c:	08002fb1 	.word	0x08002fb1
 8002ea0:	08002fb1 	.word	0x08002fb1
 8002ea4:	08002fb1 	.word	0x08002fb1
 8002ea8:	08002f6f 	.word	0x08002f6f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	68b9      	ldr	r1, [r7, #8]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f000 f952 	bl	800315c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	699a      	ldr	r2, [r3, #24]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f042 0208 	orr.w	r2, r2, #8
 8002ec6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	699a      	ldr	r2, [r3, #24]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f022 0204 	bic.w	r2, r2, #4
 8002ed6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	6999      	ldr	r1, [r3, #24]
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	691a      	ldr	r2, [r3, #16]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	619a      	str	r2, [r3, #24]
      break;
 8002eea:	e062      	b.n	8002fb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	68b9      	ldr	r1, [r7, #8]
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f000 f9a2 	bl	800323c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	699a      	ldr	r2, [r3, #24]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	699a      	ldr	r2, [r3, #24]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	6999      	ldr	r1, [r3, #24]
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	691b      	ldr	r3, [r3, #16]
 8002f22:	021a      	lsls	r2, r3, #8
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	619a      	str	r2, [r3, #24]
      break;
 8002f2c:	e041      	b.n	8002fb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	68b9      	ldr	r1, [r7, #8]
 8002f34:	4618      	mov	r0, r3
 8002f36:	f000 f9f7 	bl	8003328 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	69da      	ldr	r2, [r3, #28]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f042 0208 	orr.w	r2, r2, #8
 8002f48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	69da      	ldr	r2, [r3, #28]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f022 0204 	bic.w	r2, r2, #4
 8002f58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	69d9      	ldr	r1, [r3, #28]
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	691a      	ldr	r2, [r3, #16]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	61da      	str	r2, [r3, #28]
      break;
 8002f6c:	e021      	b.n	8002fb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	68b9      	ldr	r1, [r7, #8]
 8002f74:	4618      	mov	r0, r3
 8002f76:	f000 fa4b 	bl	8003410 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	69da      	ldr	r2, [r3, #28]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	69da      	ldr	r2, [r3, #28]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	69d9      	ldr	r1, [r3, #28]
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	691b      	ldr	r3, [r3, #16]
 8002fa4:	021a      	lsls	r2, r3, #8
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	430a      	orrs	r2, r1
 8002fac:	61da      	str	r2, [r3, #28]
      break;
 8002fae:	e000      	b.n	8002fb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8002fb0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002fc2:	2300      	movs	r3, #0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3710      	adds	r7, #16
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002fd4:	bf00      	nop
 8002fd6:	370c      	adds	r7, #12
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr

08002fe0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002fe8:	bf00      	nop
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ffc:	bf00      	nop
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800301c:	b480      	push	{r7}
 800301e:	b085      	sub	sp, #20
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	4a40      	ldr	r2, [pc, #256]	; (8003130 <TIM_Base_SetConfig+0x114>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d013      	beq.n	800305c <TIM_Base_SetConfig+0x40>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800303a:	d00f      	beq.n	800305c <TIM_Base_SetConfig+0x40>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	4a3d      	ldr	r2, [pc, #244]	; (8003134 <TIM_Base_SetConfig+0x118>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d00b      	beq.n	800305c <TIM_Base_SetConfig+0x40>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	4a3c      	ldr	r2, [pc, #240]	; (8003138 <TIM_Base_SetConfig+0x11c>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d007      	beq.n	800305c <TIM_Base_SetConfig+0x40>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	4a3b      	ldr	r2, [pc, #236]	; (800313c <TIM_Base_SetConfig+0x120>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d003      	beq.n	800305c <TIM_Base_SetConfig+0x40>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a3a      	ldr	r2, [pc, #232]	; (8003140 <TIM_Base_SetConfig+0x124>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d108      	bne.n	800306e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003062:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	68fa      	ldr	r2, [r7, #12]
 800306a:	4313      	orrs	r3, r2
 800306c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a2f      	ldr	r2, [pc, #188]	; (8003130 <TIM_Base_SetConfig+0x114>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d02b      	beq.n	80030ce <TIM_Base_SetConfig+0xb2>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800307c:	d027      	beq.n	80030ce <TIM_Base_SetConfig+0xb2>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4a2c      	ldr	r2, [pc, #176]	; (8003134 <TIM_Base_SetConfig+0x118>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d023      	beq.n	80030ce <TIM_Base_SetConfig+0xb2>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a2b      	ldr	r2, [pc, #172]	; (8003138 <TIM_Base_SetConfig+0x11c>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d01f      	beq.n	80030ce <TIM_Base_SetConfig+0xb2>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a2a      	ldr	r2, [pc, #168]	; (800313c <TIM_Base_SetConfig+0x120>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d01b      	beq.n	80030ce <TIM_Base_SetConfig+0xb2>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a29      	ldr	r2, [pc, #164]	; (8003140 <TIM_Base_SetConfig+0x124>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d017      	beq.n	80030ce <TIM_Base_SetConfig+0xb2>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a28      	ldr	r2, [pc, #160]	; (8003144 <TIM_Base_SetConfig+0x128>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d013      	beq.n	80030ce <TIM_Base_SetConfig+0xb2>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a27      	ldr	r2, [pc, #156]	; (8003148 <TIM_Base_SetConfig+0x12c>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d00f      	beq.n	80030ce <TIM_Base_SetConfig+0xb2>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a26      	ldr	r2, [pc, #152]	; (800314c <TIM_Base_SetConfig+0x130>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d00b      	beq.n	80030ce <TIM_Base_SetConfig+0xb2>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a25      	ldr	r2, [pc, #148]	; (8003150 <TIM_Base_SetConfig+0x134>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d007      	beq.n	80030ce <TIM_Base_SetConfig+0xb2>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a24      	ldr	r2, [pc, #144]	; (8003154 <TIM_Base_SetConfig+0x138>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d003      	beq.n	80030ce <TIM_Base_SetConfig+0xb2>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a23      	ldr	r2, [pc, #140]	; (8003158 <TIM_Base_SetConfig+0x13c>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d108      	bne.n	80030e0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	68fa      	ldr	r2, [r7, #12]
 80030dc:	4313      	orrs	r3, r2
 80030de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	695b      	ldr	r3, [r3, #20]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	68fa      	ldr	r2, [r7, #12]
 80030f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	689a      	ldr	r2, [r3, #8]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	4a0a      	ldr	r2, [pc, #40]	; (8003130 <TIM_Base_SetConfig+0x114>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d003      	beq.n	8003114 <TIM_Base_SetConfig+0xf8>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	4a0c      	ldr	r2, [pc, #48]	; (8003140 <TIM_Base_SetConfig+0x124>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d103      	bne.n	800311c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	691a      	ldr	r2, [r3, #16]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	615a      	str	r2, [r3, #20]
}
 8003122:	bf00      	nop
 8003124:	3714      	adds	r7, #20
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	40010000 	.word	0x40010000
 8003134:	40000400 	.word	0x40000400
 8003138:	40000800 	.word	0x40000800
 800313c:	40000c00 	.word	0x40000c00
 8003140:	40010400 	.word	0x40010400
 8003144:	40014000 	.word	0x40014000
 8003148:	40014400 	.word	0x40014400
 800314c:	40014800 	.word	0x40014800
 8003150:	40001800 	.word	0x40001800
 8003154:	40001c00 	.word	0x40001c00
 8003158:	40002000 	.word	0x40002000

0800315c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800315c:	b480      	push	{r7}
 800315e:	b087      	sub	sp, #28
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a1b      	ldr	r3, [r3, #32]
 800316a:	f023 0201 	bic.w	r2, r3, #1
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a1b      	ldr	r3, [r3, #32]
 8003176:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	699b      	ldr	r3, [r3, #24]
 8003182:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800318a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f023 0303 	bic.w	r3, r3, #3
 8003192:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	68fa      	ldr	r2, [r7, #12]
 800319a:	4313      	orrs	r3, r2
 800319c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	f023 0302 	bic.w	r3, r3, #2
 80031a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	697a      	ldr	r2, [r7, #20]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	4a20      	ldr	r2, [pc, #128]	; (8003234 <TIM_OC1_SetConfig+0xd8>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d003      	beq.n	80031c0 <TIM_OC1_SetConfig+0x64>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a1f      	ldr	r2, [pc, #124]	; (8003238 <TIM_OC1_SetConfig+0xdc>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d10c      	bne.n	80031da <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	f023 0308 	bic.w	r3, r3, #8
 80031c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	697a      	ldr	r2, [r7, #20]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	f023 0304 	bic.w	r3, r3, #4
 80031d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a15      	ldr	r2, [pc, #84]	; (8003234 <TIM_OC1_SetConfig+0xd8>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d003      	beq.n	80031ea <TIM_OC1_SetConfig+0x8e>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a14      	ldr	r2, [pc, #80]	; (8003238 <TIM_OC1_SetConfig+0xdc>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d111      	bne.n	800320e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80031f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	693a      	ldr	r2, [r7, #16]
 8003200:	4313      	orrs	r3, r2
 8003202:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	693a      	ldr	r2, [r7, #16]
 800320a:	4313      	orrs	r3, r2
 800320c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	693a      	ldr	r2, [r7, #16]
 8003212:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	68fa      	ldr	r2, [r7, #12]
 8003218:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	685a      	ldr	r2, [r3, #4]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	697a      	ldr	r2, [r7, #20]
 8003226:	621a      	str	r2, [r3, #32]
}
 8003228:	bf00      	nop
 800322a:	371c      	adds	r7, #28
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr
 8003234:	40010000 	.word	0x40010000
 8003238:	40010400 	.word	0x40010400

0800323c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800323c:	b480      	push	{r7}
 800323e:	b087      	sub	sp, #28
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a1b      	ldr	r3, [r3, #32]
 800324a:	f023 0210 	bic.w	r2, r3, #16
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a1b      	ldr	r3, [r3, #32]
 8003256:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	699b      	ldr	r3, [r3, #24]
 8003262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800326a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003272:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	021b      	lsls	r3, r3, #8
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	4313      	orrs	r3, r2
 800327e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	f023 0320 	bic.w	r3, r3, #32
 8003286:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	011b      	lsls	r3, r3, #4
 800328e:	697a      	ldr	r2, [r7, #20]
 8003290:	4313      	orrs	r3, r2
 8003292:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	4a22      	ldr	r2, [pc, #136]	; (8003320 <TIM_OC2_SetConfig+0xe4>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d003      	beq.n	80032a4 <TIM_OC2_SetConfig+0x68>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4a21      	ldr	r2, [pc, #132]	; (8003324 <TIM_OC2_SetConfig+0xe8>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d10d      	bne.n	80032c0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	011b      	lsls	r3, r3, #4
 80032b2:	697a      	ldr	r2, [r7, #20]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80032be:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	4a17      	ldr	r2, [pc, #92]	; (8003320 <TIM_OC2_SetConfig+0xe4>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d003      	beq.n	80032d0 <TIM_OC2_SetConfig+0x94>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	4a16      	ldr	r2, [pc, #88]	; (8003324 <TIM_OC2_SetConfig+0xe8>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d113      	bne.n	80032f8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80032d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80032de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	695b      	ldr	r3, [r3, #20]
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	693a      	ldr	r2, [r7, #16]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	699b      	ldr	r3, [r3, #24]
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	693a      	ldr	r2, [r7, #16]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	693a      	ldr	r2, [r7, #16]
 80032fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685a      	ldr	r2, [r3, #4]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	697a      	ldr	r2, [r7, #20]
 8003310:	621a      	str	r2, [r3, #32]
}
 8003312:	bf00      	nop
 8003314:	371c      	adds	r7, #28
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	40010000 	.word	0x40010000
 8003324:	40010400 	.word	0x40010400

08003328 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003328:	b480      	push	{r7}
 800332a:	b087      	sub	sp, #28
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
 8003330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a1b      	ldr	r3, [r3, #32]
 8003336:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a1b      	ldr	r3, [r3, #32]
 8003342:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	69db      	ldr	r3, [r3, #28]
 800334e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003356:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f023 0303 	bic.w	r3, r3, #3
 800335e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68fa      	ldr	r2, [r7, #12]
 8003366:	4313      	orrs	r3, r2
 8003368:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003370:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	021b      	lsls	r3, r3, #8
 8003378:	697a      	ldr	r2, [r7, #20]
 800337a:	4313      	orrs	r3, r2
 800337c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a21      	ldr	r2, [pc, #132]	; (8003408 <TIM_OC3_SetConfig+0xe0>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d003      	beq.n	800338e <TIM_OC3_SetConfig+0x66>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a20      	ldr	r2, [pc, #128]	; (800340c <TIM_OC3_SetConfig+0xe4>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d10d      	bne.n	80033aa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003394:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	021b      	lsls	r3, r3, #8
 800339c:	697a      	ldr	r2, [r7, #20]
 800339e:	4313      	orrs	r3, r2
 80033a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80033a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a16      	ldr	r2, [pc, #88]	; (8003408 <TIM_OC3_SetConfig+0xe0>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d003      	beq.n	80033ba <TIM_OC3_SetConfig+0x92>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a15      	ldr	r2, [pc, #84]	; (800340c <TIM_OC3_SetConfig+0xe4>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d113      	bne.n	80033e2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80033c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80033c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	695b      	ldr	r3, [r3, #20]
 80033ce:	011b      	lsls	r3, r3, #4
 80033d0:	693a      	ldr	r2, [r7, #16]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	699b      	ldr	r3, [r3, #24]
 80033da:	011b      	lsls	r3, r3, #4
 80033dc:	693a      	ldr	r2, [r7, #16]
 80033de:	4313      	orrs	r3, r2
 80033e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	693a      	ldr	r2, [r7, #16]
 80033e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	68fa      	ldr	r2, [r7, #12]
 80033ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685a      	ldr	r2, [r3, #4]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	697a      	ldr	r2, [r7, #20]
 80033fa:	621a      	str	r2, [r3, #32]
}
 80033fc:	bf00      	nop
 80033fe:	371c      	adds	r7, #28
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr
 8003408:	40010000 	.word	0x40010000
 800340c:	40010400 	.word	0x40010400

08003410 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003410:	b480      	push	{r7}
 8003412:	b087      	sub	sp, #28
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a1b      	ldr	r3, [r3, #32]
 800341e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a1b      	ldr	r3, [r3, #32]
 800342a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	69db      	ldr	r3, [r3, #28]
 8003436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800343e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003446:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	021b      	lsls	r3, r3, #8
 800344e:	68fa      	ldr	r2, [r7, #12]
 8003450:	4313      	orrs	r3, r2
 8003452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800345a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	031b      	lsls	r3, r3, #12
 8003462:	693a      	ldr	r2, [r7, #16]
 8003464:	4313      	orrs	r3, r2
 8003466:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4a12      	ldr	r2, [pc, #72]	; (80034b4 <TIM_OC4_SetConfig+0xa4>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d003      	beq.n	8003478 <TIM_OC4_SetConfig+0x68>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	4a11      	ldr	r2, [pc, #68]	; (80034b8 <TIM_OC4_SetConfig+0xa8>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d109      	bne.n	800348c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800347e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	695b      	ldr	r3, [r3, #20]
 8003484:	019b      	lsls	r3, r3, #6
 8003486:	697a      	ldr	r2, [r7, #20]
 8003488:	4313      	orrs	r3, r2
 800348a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	697a      	ldr	r2, [r7, #20]
 8003490:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68fa      	ldr	r2, [r7, #12]
 8003496:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685a      	ldr	r2, [r3, #4]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	693a      	ldr	r2, [r7, #16]
 80034a4:	621a      	str	r2, [r3, #32]
}
 80034a6:	bf00      	nop
 80034a8:	371c      	adds	r7, #28
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop
 80034b4:	40010000 	.word	0x40010000
 80034b8:	40010400 	.word	0x40010400

080034bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80034bc:	b480      	push	{r7}
 80034be:	b087      	sub	sp, #28
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	60b9      	str	r1, [r7, #8]
 80034c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	f003 031f 	and.w	r3, r3, #31
 80034ce:	2201      	movs	r2, #1
 80034d0:	fa02 f303 	lsl.w	r3, r2, r3
 80034d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6a1a      	ldr	r2, [r3, #32]
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	43db      	mvns	r3, r3
 80034de:	401a      	ands	r2, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6a1a      	ldr	r2, [r3, #32]
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	f003 031f 	and.w	r3, r3, #31
 80034ee:	6879      	ldr	r1, [r7, #4]
 80034f0:	fa01 f303 	lsl.w	r3, r1, r3
 80034f4:	431a      	orrs	r2, r3
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	621a      	str	r2, [r3, #32]
}
 80034fa:	bf00      	nop
 80034fc:	371c      	adds	r7, #28
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr

08003506 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003506:	b480      	push	{r7}
 8003508:	b085      	sub	sp, #20
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]
 800350e:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003516:	2b01      	cmp	r3, #1
 8003518:	d101      	bne.n	800351e <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800351a:	2302      	movs	r3, #2
 800351c:	e032      	b.n	8003584 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2201      	movs	r2, #1
 8003522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2202      	movs	r2, #2
 800352a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003544:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	68fa      	ldr	r2, [r7, #12]
 800354c:	4313      	orrs	r3, r2
 800354e:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003556:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	68ba      	ldr	r2, [r7, #8]
 800355e:	4313      	orrs	r3, r2
 8003560:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	68ba      	ldr	r2, [r7, #8]
 8003570:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2201      	movs	r2, #1
 8003576:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003582:	2300      	movs	r3, #0
}
 8003584:	4618      	mov	r0, r3
 8003586:	3714      	adds	r7, #20
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003590:	b480      	push	{r7}
 8003592:	b085      	sub	sp, #20
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 8003598:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800359a:	2300      	movs	r3, #0
 800359c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d101      	bne.n	80035ac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80035a8:	2302      	movs	r3, #2
 80035aa:	e03d      	b.n	8003628 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	4313      	orrs	r3, r2
 80035c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	4313      	orrs	r3, r2
 80035dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	695b      	ldr	r3, [r3, #20]
 8003604:	4313      	orrs	r3, r2
 8003606:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	69db      	ldr	r3, [r3, #28]
 8003612:	4313      	orrs	r3, r2
 8003614:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	68fa      	ldr	r2, [r7, #12]
 800361c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003626:	2300      	movs	r3, #0
}
 8003628:	4618      	mov	r0, r3
 800362a:	3714      	adds	r7, #20
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800363c:	bf00      	nop
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003650:	bf00      	nop
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b082      	sub	sp, #8
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d101      	bne.n	800366e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e03f      	b.n	80036ee <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003674:	b2db      	uxtb	r3, r3
 8003676:	2b00      	cmp	r3, #0
 8003678:	d106      	bne.n	8003688 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f004 fda6 	bl	80081d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2224      	movs	r2, #36	; 0x24
 800368c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	68da      	ldr	r2, [r3, #12]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800369e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	f000 f90b 	bl	80038bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	691a      	ldr	r2, [r3, #16]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80036b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	695a      	ldr	r2, [r3, #20]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80036c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	68da      	ldr	r2, [r3, #12]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80036d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2220      	movs	r2, #32
 80036e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2220      	movs	r2, #32
 80036e8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3708      	adds	r7, #8
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}

080036f6 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036f6:	b580      	push	{r7, lr}
 80036f8:	b088      	sub	sp, #32
 80036fa:	af02      	add	r7, sp, #8
 80036fc:	60f8      	str	r0, [r7, #12]
 80036fe:	60b9      	str	r1, [r7, #8]
 8003700:	603b      	str	r3, [r7, #0]
 8003702:	4613      	mov	r3, r2
 8003704:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003706:	2300      	movs	r3, #0
 8003708:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003710:	b2db      	uxtb	r3, r3
 8003712:	2b20      	cmp	r3, #32
 8003714:	f040 8083 	bne.w	800381e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d002      	beq.n	8003724 <HAL_UART_Transmit+0x2e>
 800371e:	88fb      	ldrh	r3, [r7, #6]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d101      	bne.n	8003728 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e07b      	b.n	8003820 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800372e:	2b01      	cmp	r3, #1
 8003730:	d101      	bne.n	8003736 <HAL_UART_Transmit+0x40>
 8003732:	2302      	movs	r3, #2
 8003734:	e074      	b.n	8003820 <HAL_UART_Transmit+0x12a>
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2201      	movs	r2, #1
 800373a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2200      	movs	r2, #0
 8003742:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2221      	movs	r2, #33	; 0x21
 8003748:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800374c:	f7fd fc62 	bl	8001014 <HAL_GetTick>
 8003750:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	88fa      	ldrh	r2, [r7, #6]
 8003756:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	88fa      	ldrh	r2, [r7, #6]
 800375c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800375e:	e042      	b.n	80037e6 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003764:	b29b      	uxth	r3, r3
 8003766:	3b01      	subs	r3, #1
 8003768:	b29a      	uxth	r2, r3
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003776:	d122      	bne.n	80037be <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	9300      	str	r3, [sp, #0]
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	2200      	movs	r2, #0
 8003780:	2180      	movs	r1, #128	; 0x80
 8003782:	68f8      	ldr	r0, [r7, #12]
 8003784:	f000 f850 	bl	8003828 <UART_WaitOnFlagUntilTimeout>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e046      	b.n	8003820 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	881b      	ldrh	r3, [r3, #0]
 800379a:	461a      	mov	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037a4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	691b      	ldr	r3, [r3, #16]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d103      	bne.n	80037b6 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	3302      	adds	r3, #2
 80037b2:	60bb      	str	r3, [r7, #8]
 80037b4:	e017      	b.n	80037e6 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	3301      	adds	r3, #1
 80037ba:	60bb      	str	r3, [r7, #8]
 80037bc:	e013      	b.n	80037e6 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	9300      	str	r3, [sp, #0]
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	2200      	movs	r2, #0
 80037c6:	2180      	movs	r1, #128	; 0x80
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	f000 f82d 	bl	8003828 <UART_WaitOnFlagUntilTimeout>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d001      	beq.n	80037d8 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e023      	b.n	8003820 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	1c5a      	adds	r2, r3, #1
 80037dc:	60ba      	str	r2, [r7, #8]
 80037de:	781a      	ldrb	r2, [r3, #0]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d1b7      	bne.n	8003760 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	9300      	str	r3, [sp, #0]
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	2200      	movs	r2, #0
 80037f8:	2140      	movs	r1, #64	; 0x40
 80037fa:	68f8      	ldr	r0, [r7, #12]
 80037fc:	f000 f814 	bl	8003828 <UART_WaitOnFlagUntilTimeout>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	e00a      	b.n	8003820 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2220      	movs	r2, #32
 800380e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800381a:	2300      	movs	r3, #0
 800381c:	e000      	b.n	8003820 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800381e:	2302      	movs	r3, #2
  }
}
 8003820:	4618      	mov	r0, r3
 8003822:	3718      	adds	r7, #24
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}

08003828 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	60b9      	str	r1, [r7, #8]
 8003832:	603b      	str	r3, [r7, #0]
 8003834:	4613      	mov	r3, r2
 8003836:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003838:	e02c      	b.n	8003894 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003840:	d028      	beq.n	8003894 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003842:	69bb      	ldr	r3, [r7, #24]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d007      	beq.n	8003858 <UART_WaitOnFlagUntilTimeout+0x30>
 8003848:	f7fd fbe4 	bl	8001014 <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	69ba      	ldr	r2, [r7, #24]
 8003854:	429a      	cmp	r2, r3
 8003856:	d21d      	bcs.n	8003894 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	68da      	ldr	r2, [r3, #12]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003866:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	695a      	ldr	r2, [r3, #20]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f022 0201 	bic.w	r2, r2, #1
 8003876:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2220      	movs	r2, #32
 800387c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2220      	movs	r2, #32
 8003884:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003890:	2303      	movs	r3, #3
 8003892:	e00f      	b.n	80038b4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	4013      	ands	r3, r2
 800389e:	68ba      	ldr	r2, [r7, #8]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	bf0c      	ite	eq
 80038a4:	2301      	moveq	r3, #1
 80038a6:	2300      	movne	r3, #0
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	461a      	mov	r2, r3
 80038ac:	79fb      	ldrb	r3, [r7, #7]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d0c3      	beq.n	800383a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80038b2:	2300      	movs	r3, #0
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3710      	adds	r7, #16
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80038bc:	b5b0      	push	{r4, r5, r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	691b      	ldr	r3, [r3, #16]
 80038ca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	68da      	ldr	r2, [r3, #12]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	430a      	orrs	r2, r1
 80038d8:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	689a      	ldr	r2, [r3, #8]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	691b      	ldr	r3, [r3, #16]
 80038e2:	431a      	orrs	r2, r3
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	695b      	ldr	r3, [r3, #20]
 80038e8:	431a      	orrs	r2, r3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	69db      	ldr	r3, [r3, #28]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80038fc:	f023 030c 	bic.w	r3, r3, #12
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	6812      	ldr	r2, [r2, #0]
 8003904:	68f9      	ldr	r1, [r7, #12]
 8003906:	430b      	orrs	r3, r1
 8003908:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	699a      	ldr	r2, [r3, #24]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	430a      	orrs	r2, r1
 800391e:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	69db      	ldr	r3, [r3, #28]
 8003924:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003928:	f040 80e4 	bne.w	8003af4 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4aab      	ldr	r2, [pc, #684]	; (8003be0 <UART_SetConfig+0x324>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d004      	beq.n	8003940 <UART_SetConfig+0x84>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4aaa      	ldr	r2, [pc, #680]	; (8003be4 <UART_SetConfig+0x328>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d16c      	bne.n	8003a1a <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003940:	f7fe fcb4 	bl	80022ac <HAL_RCC_GetPCLK2Freq>
 8003944:	4602      	mov	r2, r0
 8003946:	4613      	mov	r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	4413      	add	r3, r2
 800394c:	009a      	lsls	r2, r3, #2
 800394e:	441a      	add	r2, r3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	fbb2 f3f3 	udiv	r3, r2, r3
 800395a:	4aa3      	ldr	r2, [pc, #652]	; (8003be8 <UART_SetConfig+0x32c>)
 800395c:	fba2 2303 	umull	r2, r3, r2, r3
 8003960:	095b      	lsrs	r3, r3, #5
 8003962:	011c      	lsls	r4, r3, #4
 8003964:	f7fe fca2 	bl	80022ac <HAL_RCC_GetPCLK2Freq>
 8003968:	4602      	mov	r2, r0
 800396a:	4613      	mov	r3, r2
 800396c:	009b      	lsls	r3, r3, #2
 800396e:	4413      	add	r3, r2
 8003970:	009a      	lsls	r2, r3, #2
 8003972:	441a      	add	r2, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	005b      	lsls	r3, r3, #1
 800397a:	fbb2 f5f3 	udiv	r5, r2, r3
 800397e:	f7fe fc95 	bl	80022ac <HAL_RCC_GetPCLK2Freq>
 8003982:	4602      	mov	r2, r0
 8003984:	4613      	mov	r3, r2
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	4413      	add	r3, r2
 800398a:	009a      	lsls	r2, r3, #2
 800398c:	441a      	add	r2, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	005b      	lsls	r3, r3, #1
 8003994:	fbb2 f3f3 	udiv	r3, r2, r3
 8003998:	4a93      	ldr	r2, [pc, #588]	; (8003be8 <UART_SetConfig+0x32c>)
 800399a:	fba2 2303 	umull	r2, r3, r2, r3
 800399e:	095b      	lsrs	r3, r3, #5
 80039a0:	2264      	movs	r2, #100	; 0x64
 80039a2:	fb02 f303 	mul.w	r3, r2, r3
 80039a6:	1aeb      	subs	r3, r5, r3
 80039a8:	00db      	lsls	r3, r3, #3
 80039aa:	3332      	adds	r3, #50	; 0x32
 80039ac:	4a8e      	ldr	r2, [pc, #568]	; (8003be8 <UART_SetConfig+0x32c>)
 80039ae:	fba2 2303 	umull	r2, r3, r2, r3
 80039b2:	095b      	lsrs	r3, r3, #5
 80039b4:	005b      	lsls	r3, r3, #1
 80039b6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80039ba:	441c      	add	r4, r3
 80039bc:	f7fe fc76 	bl	80022ac <HAL_RCC_GetPCLK2Freq>
 80039c0:	4602      	mov	r2, r0
 80039c2:	4613      	mov	r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	4413      	add	r3, r2
 80039c8:	009a      	lsls	r2, r3, #2
 80039ca:	441a      	add	r2, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	005b      	lsls	r3, r3, #1
 80039d2:	fbb2 f5f3 	udiv	r5, r2, r3
 80039d6:	f7fe fc69 	bl	80022ac <HAL_RCC_GetPCLK2Freq>
 80039da:	4602      	mov	r2, r0
 80039dc:	4613      	mov	r3, r2
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	4413      	add	r3, r2
 80039e2:	009a      	lsls	r2, r3, #2
 80039e4:	441a      	add	r2, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	005b      	lsls	r3, r3, #1
 80039ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80039f0:	4a7d      	ldr	r2, [pc, #500]	; (8003be8 <UART_SetConfig+0x32c>)
 80039f2:	fba2 2303 	umull	r2, r3, r2, r3
 80039f6:	095b      	lsrs	r3, r3, #5
 80039f8:	2264      	movs	r2, #100	; 0x64
 80039fa:	fb02 f303 	mul.w	r3, r2, r3
 80039fe:	1aeb      	subs	r3, r5, r3
 8003a00:	00db      	lsls	r3, r3, #3
 8003a02:	3332      	adds	r3, #50	; 0x32
 8003a04:	4a78      	ldr	r2, [pc, #480]	; (8003be8 <UART_SetConfig+0x32c>)
 8003a06:	fba2 2303 	umull	r2, r3, r2, r3
 8003a0a:	095b      	lsrs	r3, r3, #5
 8003a0c:	f003 0207 	and.w	r2, r3, #7
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4422      	add	r2, r4
 8003a16:	609a      	str	r2, [r3, #8]
 8003a18:	e154      	b.n	8003cc4 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003a1a:	f7fe fc33 	bl	8002284 <HAL_RCC_GetPCLK1Freq>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	4613      	mov	r3, r2
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	4413      	add	r3, r2
 8003a26:	009a      	lsls	r2, r3, #2
 8003a28:	441a      	add	r2, r3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	005b      	lsls	r3, r3, #1
 8003a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a34:	4a6c      	ldr	r2, [pc, #432]	; (8003be8 <UART_SetConfig+0x32c>)
 8003a36:	fba2 2303 	umull	r2, r3, r2, r3
 8003a3a:	095b      	lsrs	r3, r3, #5
 8003a3c:	011c      	lsls	r4, r3, #4
 8003a3e:	f7fe fc21 	bl	8002284 <HAL_RCC_GetPCLK1Freq>
 8003a42:	4602      	mov	r2, r0
 8003a44:	4613      	mov	r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	4413      	add	r3, r2
 8003a4a:	009a      	lsls	r2, r3, #2
 8003a4c:	441a      	add	r2, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	005b      	lsls	r3, r3, #1
 8003a54:	fbb2 f5f3 	udiv	r5, r2, r3
 8003a58:	f7fe fc14 	bl	8002284 <HAL_RCC_GetPCLK1Freq>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	4613      	mov	r3, r2
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	4413      	add	r3, r2
 8003a64:	009a      	lsls	r2, r3, #2
 8003a66:	441a      	add	r2, r3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	005b      	lsls	r3, r3, #1
 8003a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a72:	4a5d      	ldr	r2, [pc, #372]	; (8003be8 <UART_SetConfig+0x32c>)
 8003a74:	fba2 2303 	umull	r2, r3, r2, r3
 8003a78:	095b      	lsrs	r3, r3, #5
 8003a7a:	2264      	movs	r2, #100	; 0x64
 8003a7c:	fb02 f303 	mul.w	r3, r2, r3
 8003a80:	1aeb      	subs	r3, r5, r3
 8003a82:	00db      	lsls	r3, r3, #3
 8003a84:	3332      	adds	r3, #50	; 0x32
 8003a86:	4a58      	ldr	r2, [pc, #352]	; (8003be8 <UART_SetConfig+0x32c>)
 8003a88:	fba2 2303 	umull	r2, r3, r2, r3
 8003a8c:	095b      	lsrs	r3, r3, #5
 8003a8e:	005b      	lsls	r3, r3, #1
 8003a90:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003a94:	441c      	add	r4, r3
 8003a96:	f7fe fbf5 	bl	8002284 <HAL_RCC_GetPCLK1Freq>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	4413      	add	r3, r2
 8003aa2:	009a      	lsls	r2, r3, #2
 8003aa4:	441a      	add	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	005b      	lsls	r3, r3, #1
 8003aac:	fbb2 f5f3 	udiv	r5, r2, r3
 8003ab0:	f7fe fbe8 	bl	8002284 <HAL_RCC_GetPCLK1Freq>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	4413      	add	r3, r2
 8003abc:	009a      	lsls	r2, r3, #2
 8003abe:	441a      	add	r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	005b      	lsls	r3, r3, #1
 8003ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aca:	4a47      	ldr	r2, [pc, #284]	; (8003be8 <UART_SetConfig+0x32c>)
 8003acc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad0:	095b      	lsrs	r3, r3, #5
 8003ad2:	2264      	movs	r2, #100	; 0x64
 8003ad4:	fb02 f303 	mul.w	r3, r2, r3
 8003ad8:	1aeb      	subs	r3, r5, r3
 8003ada:	00db      	lsls	r3, r3, #3
 8003adc:	3332      	adds	r3, #50	; 0x32
 8003ade:	4a42      	ldr	r2, [pc, #264]	; (8003be8 <UART_SetConfig+0x32c>)
 8003ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ae4:	095b      	lsrs	r3, r3, #5
 8003ae6:	f003 0207 	and.w	r2, r3, #7
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4422      	add	r2, r4
 8003af0:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8003af2:	e0e7      	b.n	8003cc4 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a39      	ldr	r2, [pc, #228]	; (8003be0 <UART_SetConfig+0x324>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d004      	beq.n	8003b08 <UART_SetConfig+0x24c>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a38      	ldr	r2, [pc, #224]	; (8003be4 <UART_SetConfig+0x328>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d171      	bne.n	8003bec <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003b08:	f7fe fbd0 	bl	80022ac <HAL_RCC_GetPCLK2Freq>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	4613      	mov	r3, r2
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	4413      	add	r3, r2
 8003b14:	009a      	lsls	r2, r3, #2
 8003b16:	441a      	add	r2, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b22:	4a31      	ldr	r2, [pc, #196]	; (8003be8 <UART_SetConfig+0x32c>)
 8003b24:	fba2 2303 	umull	r2, r3, r2, r3
 8003b28:	095b      	lsrs	r3, r3, #5
 8003b2a:	011c      	lsls	r4, r3, #4
 8003b2c:	f7fe fbbe 	bl	80022ac <HAL_RCC_GetPCLK2Freq>
 8003b30:	4602      	mov	r2, r0
 8003b32:	4613      	mov	r3, r2
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	4413      	add	r3, r2
 8003b38:	009a      	lsls	r2, r3, #2
 8003b3a:	441a      	add	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	fbb2 f5f3 	udiv	r5, r2, r3
 8003b46:	f7fe fbb1 	bl	80022ac <HAL_RCC_GetPCLK2Freq>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	4413      	add	r3, r2
 8003b52:	009a      	lsls	r2, r3, #2
 8003b54:	441a      	add	r2, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b60:	4a21      	ldr	r2, [pc, #132]	; (8003be8 <UART_SetConfig+0x32c>)
 8003b62:	fba2 2303 	umull	r2, r3, r2, r3
 8003b66:	095b      	lsrs	r3, r3, #5
 8003b68:	2264      	movs	r2, #100	; 0x64
 8003b6a:	fb02 f303 	mul.w	r3, r2, r3
 8003b6e:	1aeb      	subs	r3, r5, r3
 8003b70:	011b      	lsls	r3, r3, #4
 8003b72:	3332      	adds	r3, #50	; 0x32
 8003b74:	4a1c      	ldr	r2, [pc, #112]	; (8003be8 <UART_SetConfig+0x32c>)
 8003b76:	fba2 2303 	umull	r2, r3, r2, r3
 8003b7a:	095b      	lsrs	r3, r3, #5
 8003b7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b80:	441c      	add	r4, r3
 8003b82:	f7fe fb93 	bl	80022ac <HAL_RCC_GetPCLK2Freq>
 8003b86:	4602      	mov	r2, r0
 8003b88:	4613      	mov	r3, r2
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	4413      	add	r3, r2
 8003b8e:	009a      	lsls	r2, r3, #2
 8003b90:	441a      	add	r2, r3
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	fbb2 f5f3 	udiv	r5, r2, r3
 8003b9c:	f7fe fb86 	bl	80022ac <HAL_RCC_GetPCLK2Freq>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	4613      	mov	r3, r2
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	4413      	add	r3, r2
 8003ba8:	009a      	lsls	r2, r3, #2
 8003baa:	441a      	add	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb6:	4a0c      	ldr	r2, [pc, #48]	; (8003be8 <UART_SetConfig+0x32c>)
 8003bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bbc:	095b      	lsrs	r3, r3, #5
 8003bbe:	2264      	movs	r2, #100	; 0x64
 8003bc0:	fb02 f303 	mul.w	r3, r2, r3
 8003bc4:	1aeb      	subs	r3, r5, r3
 8003bc6:	011b      	lsls	r3, r3, #4
 8003bc8:	3332      	adds	r3, #50	; 0x32
 8003bca:	4a07      	ldr	r2, [pc, #28]	; (8003be8 <UART_SetConfig+0x32c>)
 8003bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8003bd0:	095b      	lsrs	r3, r3, #5
 8003bd2:	f003 020f 	and.w	r2, r3, #15
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4422      	add	r2, r4
 8003bdc:	609a      	str	r2, [r3, #8]
 8003bde:	e071      	b.n	8003cc4 <UART_SetConfig+0x408>
 8003be0:	40011000 	.word	0x40011000
 8003be4:	40011400 	.word	0x40011400
 8003be8:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003bec:	f7fe fb4a 	bl	8002284 <HAL_RCC_GetPCLK1Freq>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	4413      	add	r3, r2
 8003bf8:	009a      	lsls	r2, r3, #2
 8003bfa:	441a      	add	r2, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	009b      	lsls	r3, r3, #2
 8003c02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c06:	4a31      	ldr	r2, [pc, #196]	; (8003ccc <UART_SetConfig+0x410>)
 8003c08:	fba2 2303 	umull	r2, r3, r2, r3
 8003c0c:	095b      	lsrs	r3, r3, #5
 8003c0e:	011c      	lsls	r4, r3, #4
 8003c10:	f7fe fb38 	bl	8002284 <HAL_RCC_GetPCLK1Freq>
 8003c14:	4602      	mov	r2, r0
 8003c16:	4613      	mov	r3, r2
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	4413      	add	r3, r2
 8003c1c:	009a      	lsls	r2, r3, #2
 8003c1e:	441a      	add	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	009b      	lsls	r3, r3, #2
 8003c26:	fbb2 f5f3 	udiv	r5, r2, r3
 8003c2a:	f7fe fb2b 	bl	8002284 <HAL_RCC_GetPCLK1Freq>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	4613      	mov	r3, r2
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	4413      	add	r3, r2
 8003c36:	009a      	lsls	r2, r3, #2
 8003c38:	441a      	add	r2, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	009b      	lsls	r3, r3, #2
 8003c40:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c44:	4a21      	ldr	r2, [pc, #132]	; (8003ccc <UART_SetConfig+0x410>)
 8003c46:	fba2 2303 	umull	r2, r3, r2, r3
 8003c4a:	095b      	lsrs	r3, r3, #5
 8003c4c:	2264      	movs	r2, #100	; 0x64
 8003c4e:	fb02 f303 	mul.w	r3, r2, r3
 8003c52:	1aeb      	subs	r3, r5, r3
 8003c54:	011b      	lsls	r3, r3, #4
 8003c56:	3332      	adds	r3, #50	; 0x32
 8003c58:	4a1c      	ldr	r2, [pc, #112]	; (8003ccc <UART_SetConfig+0x410>)
 8003c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c5e:	095b      	lsrs	r3, r3, #5
 8003c60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c64:	441c      	add	r4, r3
 8003c66:	f7fe fb0d 	bl	8002284 <HAL_RCC_GetPCLK1Freq>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	4413      	add	r3, r2
 8003c72:	009a      	lsls	r2, r3, #2
 8003c74:	441a      	add	r2, r3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	009b      	lsls	r3, r3, #2
 8003c7c:	fbb2 f5f3 	udiv	r5, r2, r3
 8003c80:	f7fe fb00 	bl	8002284 <HAL_RCC_GetPCLK1Freq>
 8003c84:	4602      	mov	r2, r0
 8003c86:	4613      	mov	r3, r2
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	4413      	add	r3, r2
 8003c8c:	009a      	lsls	r2, r3, #2
 8003c8e:	441a      	add	r2, r3
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	009b      	lsls	r3, r3, #2
 8003c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c9a:	4a0c      	ldr	r2, [pc, #48]	; (8003ccc <UART_SetConfig+0x410>)
 8003c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca0:	095b      	lsrs	r3, r3, #5
 8003ca2:	2264      	movs	r2, #100	; 0x64
 8003ca4:	fb02 f303 	mul.w	r3, r2, r3
 8003ca8:	1aeb      	subs	r3, r5, r3
 8003caa:	011b      	lsls	r3, r3, #4
 8003cac:	3332      	adds	r3, #50	; 0x32
 8003cae:	4a07      	ldr	r2, [pc, #28]	; (8003ccc <UART_SetConfig+0x410>)
 8003cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb4:	095b      	lsrs	r3, r3, #5
 8003cb6:	f003 020f 	and.w	r2, r3, #15
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4422      	add	r2, r4
 8003cc0:	609a      	str	r2, [r3, #8]
}
 8003cc2:	e7ff      	b.n	8003cc4 <UART_SetConfig+0x408>
 8003cc4:	bf00      	nop
 8003cc6:	3710      	adds	r7, #16
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bdb0      	pop	{r4, r5, r7, pc}
 8003ccc:	51eb851f 	.word	0x51eb851f

08003cd0 <ms_wait>:
//	
// 1ms[]
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void ms_wait(unsigned int ms)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f7fd f9a7 	bl	800102c <HAL_Delay>
}
 8003cde:	bf00      	nop
 8003ce0:	3708      	adds	r7, #8
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
	...

08003ce8 <select_mode>:
//	
// 1mode
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void select_mode(uint8_t *mode)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b086      	sub	sp, #24
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
	uint16_t encR,encL;
	uint16_t nowR = 0;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	82fb      	strh	r3, [r7, #22]
	uint16_t nowL = 0;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	82bb      	strh	r3, [r7, #20]
	uint16_t preR;

	*mode = 0x00;									//
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	701a      	strb	r2, [r3, #0]
	TIM3->CNT = 0;
 8003cfe:	4b36      	ldr	r3, [pc, #216]	; (8003dd8 <select_mode+0xf0>)
 8003d00:	2200      	movs	r2, #0
 8003d02:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4->CNT = 0;
 8003d04:	4b35      	ldr	r3, [pc, #212]	; (8003ddc <select_mode+0xf4>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	625a      	str	r2, [r3, #36]	; 0x24

	//====Show Mode====
	printf(" mode: 0\r");						//UART
 8003d0a:	4835      	ldr	r0, [pc, #212]	; (8003de0 <select_mode+0xf8>)
 8003d0c:	f004 ff62 	bl	8008bd4 <iprintf>

	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8003d10:	213c      	movs	r1, #60	; 0x3c
 8003d12:	4834      	ldr	r0, [pc, #208]	; (8003de4 <select_mode+0xfc>)
 8003d14:	f7fe ff0e 	bl	8002b34 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 8003d18:	213c      	movs	r1, #60	; 0x3c
 8003d1a:	4833      	ldr	r0, [pc, #204]	; (8003de8 <select_mode+0x100>)
 8003d1c:	f7fe ff0a 	bl	8002b34 <HAL_TIM_Encoder_Start>

	//====Mode Select do====
	do{
		preR = nowR;
 8003d20:	8afb      	ldrh	r3, [r7, #22]
 8003d22:	827b      	strh	r3, [r7, #18]
		//preL = nowL;

		encL = TIM3->CNT;
 8003d24:	4b2c      	ldr	r3, [pc, #176]	; (8003dd8 <select_mode+0xf0>)
 8003d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d28:	823b      	strh	r3, [r7, #16]
		encR = TIM4->CNT;
 8003d2a:	4b2c      	ldr	r3, [pc, #176]	; (8003ddc <select_mode+0xf4>)
 8003d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2e:	81fb      	strh	r3, [r7, #14]

		nowR = (uint16_t)(encR / 4300);
 8003d30:	89fb      	ldrh	r3, [r7, #14]
 8003d32:	4a2e      	ldr	r2, [pc, #184]	; (8003dec <select_mode+0x104>)
 8003d34:	fba2 2303 	umull	r2, r3, r2, r3
 8003d38:	0b1b      	lsrs	r3, r3, #12
 8003d3a:	82fb      	strh	r3, [r7, #22]
		nowL = (uint16_t)(encL / 30000);
 8003d3c:	8a3b      	ldrh	r3, [r7, #16]
 8003d3e:	4a2c      	ldr	r2, [pc, #176]	; (8003df0 <select_mode+0x108>)
 8003d40:	fba2 2303 	umull	r2, r3, r2, r3
 8003d44:	0b5b      	lsrs	r3, r3, #13
 8003d46:	82bb      	strh	r3, [r7, #20]

		//ms_wait(50);
		 *mode = nowR;
 8003d48:	8afb      	ldrh	r3, [r7, #22]
 8003d4a:	b2da      	uxtb	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	701a      	strb	r2, [r3, #0]
		//LED
		LedDisplay(mode);			//LEDActiveLow
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f001 fbef 	bl	8005534 <LedDisplay>
		if(nowR - preR != 0){
 8003d56:	8afa      	ldrh	r2, [r7, #22]
 8003d58:	8a7b      	ldrh	r3, [r7, #18]
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d012      	beq.n	8003d84 <select_mode+0x9c>
			printf(" mode:%2d\r\n", *mode);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	781b      	ldrb	r3, [r3, #0]
 8003d62:	4619      	mov	r1, r3
 8003d64:	4823      	ldr	r0, [pc, #140]	; (8003df4 <select_mode+0x10c>)
 8003d66:	f004 ff35 	bl	8008bd4 <iprintf>
			melody(c6 + (60 * *mode),100);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	461a      	mov	r2, r3
 8003d70:	4613      	mov	r3, r2
 8003d72:	011b      	lsls	r3, r3, #4
 8003d74:	1a9b      	subs	r3, r3, r2
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	f203 4316 	addw	r3, r3, #1046	; 0x416
 8003d7c:	2164      	movs	r1, #100	; 0x64
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f000 f83c 	bl	8003dfc <melody>
		}
	}while(nowL != 1);
 8003d84:	8abb      	ldrh	r3, [r7, #20]
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d1ca      	bne.n	8003d20 <select_mode+0x38>

	printf("Finish :  This is mode %2d\r\n", *mode);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	781b      	ldrb	r3, [r3, #0]
 8003d8e:	4619      	mov	r1, r3
 8003d90:	4819      	ldr	r0, [pc, #100]	; (8003df8 <select_mode+0x110>)
 8003d92:	f004 ff1f 	bl	8008bd4 <iprintf>
	melody(c6 + + (60 * *mode),500);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	011b      	lsls	r3, r3, #4
 8003da0:	1a9b      	subs	r3, r3, r2
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	f203 4316 	addw	r3, r3, #1046	; 0x416
 8003da8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8003dac:	4618      	mov	r0, r3
 8003dae:	f000 f825 	bl	8003dfc <melody>

	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_ALL);
 8003db2:	213c      	movs	r1, #60	; 0x3c
 8003db4:	480b      	ldr	r0, [pc, #44]	; (8003de4 <select_mode+0xfc>)
 8003db6:	f7fe fef4 	bl	8002ba2 <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim4,TIM_CHANNEL_ALL);
 8003dba:	213c      	movs	r1, #60	; 0x3c
 8003dbc:	480a      	ldr	r0, [pc, #40]	; (8003de8 <select_mode+0x100>)
 8003dbe:	f7fe fef0 	bl	8002ba2 <HAL_TIM_Encoder_Stop>

	TIM3->CNT = 0;
 8003dc2:	4b05      	ldr	r3, [pc, #20]	; (8003dd8 <select_mode+0xf0>)
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4->CNT = 0;
 8003dc8:	4b04      	ldr	r3, [pc, #16]	; (8003ddc <select_mode+0xf4>)
 8003dca:	2200      	movs	r2, #0
 8003dcc:	625a      	str	r2, [r3, #36]	; 0x24

}
 8003dce:	bf00      	nop
 8003dd0:	3718      	adds	r7, #24
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	40000400 	.word	0x40000400
 8003ddc:	40000800 	.word	0x40000800
 8003de0:	0800abb8 	.word	0x0800abb8
 8003de4:	2000081c 	.word	0x2000081c
 8003de8:	200007dc 	.word	0x200007dc
 8003dec:	f3dad9a9 	.word	0xf3dad9a9
 8003df0:	45e7b273 	.word	0x45e7b273
 8003df4:	0800abc4 	.word	0x0800abc4
 8003df8:	0800abd0 	.word	0x0800abd0

08003dfc <melody>:
	R_PG_Timer_StartCount_CMT_U1_C2();
*/
}

void melody(uint32_t hz, uint32_t ms)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b08a      	sub	sp, #40	; 0x28
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	6039      	str	r1, [r7, #0]
	TIM_OC_InitTypeDef sConfigOC;
//TIM8 Setting
	htim8.Instance = TIM8;
 8003e06:	4b28      	ldr	r3, [pc, #160]	; (8003ea8 <melody+0xac>)
 8003e08:	4a28      	ldr	r2, [pc, #160]	; (8003eac <melody+0xb0>)
 8003e0a:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 840-1;
 8003e0c:	4b26      	ldr	r3, [pc, #152]	; (8003ea8 <melody+0xac>)
 8003e0e:	f240 3247 	movw	r2, #839	; 0x347
 8003e12:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e14:	4b24      	ldr	r3, [pc, #144]	; (8003ea8 <melody+0xac>)
 8003e16:	2200      	movs	r2, #0
 8003e18:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 100000 / hz;
 8003e1a:	4a25      	ldr	r2, [pc, #148]	; (8003eb0 <melody+0xb4>)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e22:	4a21      	ldr	r2, [pc, #132]	; (8003ea8 <melody+0xac>)
 8003e24:	60d3      	str	r3, [r2, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e26:	4b20      	ldr	r3, [pc, #128]	; (8003ea8 <melody+0xac>)
 8003e28:	2200      	movs	r2, #0
 8003e2a:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 8003e2c:	4b1e      	ldr	r3, [pc, #120]	; (8003ea8 <melody+0xac>)
 8003e2e:	2200      	movs	r2, #0
 8003e30:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e32:	4b1d      	ldr	r3, [pc, #116]	; (8003ea8 <melody+0xac>)
 8003e34:	2200      	movs	r2, #0
 8003e36:	619a      	str	r2, [r3, #24]
//Config Setting
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003e38:	2360      	movs	r3, #96	; 0x60
 8003e3a:	60fb      	str	r3, [r7, #12]
	sConfigOC.Pulse =  95000 / hz ;
 8003e3c:	4a1d      	ldr	r2, [pc, #116]	; (8003eb4 <melody+0xb8>)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e44:	613b      	str	r3, [r7, #16]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003e46:	2300      	movs	r3, #0
 8003e48:	617b      	str	r3, [r7, #20]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	61fb      	str	r3, [r7, #28]
//TIM8 OUTPUT
	if(HAL_TIM_PWM_Init(&htim8) != HAL_OK){
 8003e4e:	4816      	ldr	r0, [pc, #88]	; (8003ea8 <melody+0xac>)
 8003e50:	f7fe fd1d 	bl	800288e <HAL_TIM_PWM_Init>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d001      	beq.n	8003e5e <melody+0x62>
		Error_Handler();
 8003e5a:	f003 fb3b 	bl	80074d4 <Error_Handler>
	}
	if(HAL_TIM_PWM_ConfigChannel(&htim8,&sConfigOC,TIM_CHANNEL_4) != HAL_OK){
 8003e5e:	f107 030c 	add.w	r3, r7, #12
 8003e62:	220c      	movs	r2, #12
 8003e64:	4619      	mov	r1, r3
 8003e66:	4810      	ldr	r0, [pc, #64]	; (8003ea8 <melody+0xac>)
 8003e68:	f7fe ffea 	bl	8002e40 <HAL_TIM_PWM_ConfigChannel>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d001      	beq.n	8003e76 <melody+0x7a>
		Error_Handler();
 8003e72:	f003 fb2f 	bl	80074d4 <Error_Handler>
	}
	if(HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_4) != HAL_OK){
 8003e76:	210c      	movs	r1, #12
 8003e78:	480b      	ldr	r0, [pc, #44]	; (8003ea8 <melody+0xac>)
 8003e7a:	f7fe fd33 	bl	80028e4 <HAL_TIM_PWM_Start>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d001      	beq.n	8003e88 <melody+0x8c>
		Error_Handler();
 8003e84:	f003 fb26 	bl	80074d4 <Error_Handler>
	}
	HAL_Delay(ms);
 8003e88:	6838      	ldr	r0, [r7, #0]
 8003e8a:	f7fd f8cf 	bl	800102c <HAL_Delay>

	if(HAL_TIM_PWM_Stop(&htim8,TIM_CHANNEL_4) != HAL_OK){
 8003e8e:	210c      	movs	r1, #12
 8003e90:	4805      	ldr	r0, [pc, #20]	; (8003ea8 <melody+0xac>)
 8003e92:	f7fe fd65 	bl	8002960 <HAL_TIM_PWM_Stop>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d001      	beq.n	8003ea0 <melody+0xa4>
		Error_Handler();
 8003e9c:	f003 fb1a 	bl	80074d4 <Error_Handler>
	}
}
 8003ea0:	bf00      	nop
 8003ea2:	3728      	adds	r7, #40	; 0x28
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	2000079c 	.word	0x2000079c
 8003eac:	40010400 	.word	0x40010400
 8003eb0:	000186a0 	.word	0x000186a0
 8003eb4:	00017318 	.word	0x00017318

08003eb8 <start_wait>:

void start_wait()
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	af00      	add	r7, sp, #0
/*	S12AD.ADANS0.WORD = 0x1f;
	R_PG_ADC_12_StartConversionSW_S12AD0();
	R_PG_ADC_12_GetResult_S12AD0(ad_res);

	R_PG_Timer_StartCount_CMT_U0_C1();
*/	printf("Ready???\r\n");
 8003ebc:	4811      	ldr	r0, [pc, #68]	; (8003f04 <start_wait+0x4c>)
 8003ebe:	f004 fefd 	bl	8008cbc <puts>

	while(1){
//		printf("ad_l: %4d ad_fl:%4d ad_ff:%4d  ad_fr:%4d ad_r:%4d\r\n ", wall_l.val,wall_fl.val, wall_ff.val, wall_fr.val, wall_r.val);
		if(wall_ff.val > WALL_START){
 8003ec2:	4b11      	ldr	r3, [pc, #68]	; (8003f08 <start_wait+0x50>)
 8003ec4:	881b      	ldrh	r3, [r3, #0]
 8003ec6:	b21b      	sxth	r3, r3
 8003ec8:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	ddf8      	ble.n	8003ec2 <start_wait+0xa>
			melody(e6,300);
 8003ed0:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8003ed4:	f240 5026 	movw	r0, #1318	; 0x526
 8003ed8:	f7ff ff90 	bl	8003dfc <melody>
			melody(f6,300);
 8003edc:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8003ee0:	f240 5075 	movw	r0, #1397	; 0x575
 8003ee4:	f7ff ff8a 	bl	8003dfc <melody>
			melody(g6,300);
 8003ee8:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8003eec:	f44f 60c4 	mov.w	r0, #1568	; 0x620
 8003ef0:	f7ff ff84 	bl	8003dfc <melody>
			ms_wait(1000);
 8003ef4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003ef8:	f7ff feea 	bl	8003cd0 <ms_wait>
			break;
 8003efc:	bf00      	nop
		}
	}
}
 8003efe:	bf00      	nop
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	0800abf0 	.word	0x0800abf0
 8003f08:	200005f4 	.word	0x200005f4

08003f0c <start_ready>:

void start_ready(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0
	sensor_start();
 8003f10:	f002 fe24 	bl	8006b5c <sensor_start>

	MF.FLAG.CTRL = 0;								//
 8003f14:	4a0f      	ldr	r2, [pc, #60]	; (8003f54 <start_ready+0x48>)
 8003f16:	7813      	ldrb	r3, [r2, #0]
 8003f18:	f36f 03c3 	bfc	r3, #3, #1
 8003f1c:	7013      	strb	r3, [r2, #0]
	get_base();
 8003f1e:	f002 fd89 	bl	8006a34 <get_base>
	set_dir(FORWARD);								//
 8003f22:	2000      	movs	r0, #0
 8003f24:	f000 fefa 	bl	8004d1c <set_dir>


	melody(c6,1000);
 8003f28:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003f2c:	f240 4016 	movw	r0, #1046	; 0x416
 8003f30:	f7ff ff64 	bl	8003dfc <melody>
	auto_Calibration(0.30,0.60);
 8003f34:	eddf 0a08 	vldr	s1, [pc, #32]	; 8003f58 <start_ready+0x4c>
 8003f38:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8003f5c <start_ready+0x50>
 8003f3c:	f000 f854 	bl	8003fe8 <auto_Calibration>
	time2 = 0;
 8003f40:	4b07      	ldr	r3, [pc, #28]	; (8003f60 <start_ready+0x54>)
 8003f42:	2200      	movs	r2, #0
 8003f44:	801a      	strh	r2, [r3, #0]
	driveA(SET_MM);
 8003f46:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8003f64 <start_ready+0x58>
 8003f4a:	f000 fa7d 	bl	8004448 <driveA>
}
 8003f4e:	bf00      	nop
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	20000710 	.word	0x20000710
 8003f58:	3f19999a 	.word	0x3f19999a
 8003f5c:	3e99999a 	.word	0x3e99999a
 8003f60:	20000712 	.word	0x20000712
 8003f64:	42580000 	.word	0x42580000

08003f68 <setting_params>:

void setting_params(params instance)
{
 8003f68:	b084      	sub	sp, #16
 8003f6a:	b490      	push	{r4, r7}
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	f107 0408 	add.w	r4, r7, #8
 8003f72:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	params_now.vel_max = instance.vel_max;
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	4a07      	ldr	r2, [pc, #28]	; (8003f98 <setting_params+0x30>)
 8003f7a:	6013      	str	r3, [r2, #0]
	params_now.accel = instance.accel;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	4a06      	ldr	r2, [pc, #24]	; (8003f98 <setting_params+0x30>)
 8003f80:	6053      	str	r3, [r2, #4]
	params_now.omega_max = instance.omega_max;
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	4a04      	ldr	r2, [pc, #16]	; (8003f98 <setting_params+0x30>)
 8003f86:	6093      	str	r3, [r2, #8]
	params_now.omega_accel = instance.omega_accel;
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	4a03      	ldr	r2, [pc, #12]	; (8003f98 <setting_params+0x30>)
 8003f8c:	60d3      	str	r3, [r2, #12]
}
 8003f8e:	bf00      	nop
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bc90      	pop	{r4, r7}
 8003f94:	b004      	add	sp, #16
 8003f96:	4770      	bx	lr
 8003f98:	20000494 	.word	0x20000494

08003f9c <setting_gain>:

void setting_gain(gain instance)
{
 8003f9c:	b084      	sub	sp, #16
 8003f9e:	b490      	push	{r4, r7}
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	f107 0408 	add.w	r4, r7, #8
 8003fa6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	gain_now.vel_kpR = instance.vel_kpR;
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	4a0d      	ldr	r2, [pc, #52]	; (8003fe4 <setting_gain+0x48>)
 8003fae:	6013      	str	r3, [r2, #0]
	gain_now.vel_kiR = instance.vel_kiR;
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	4a0c      	ldr	r2, [pc, #48]	; (8003fe4 <setting_gain+0x48>)
 8003fb4:	6093      	str	r3, [r2, #8]
	gain_now.vel_kpL = instance.vel_kpL;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	4a0a      	ldr	r2, [pc, #40]	; (8003fe4 <setting_gain+0x48>)
 8003fba:	6053      	str	r3, [r2, #4]
	gain_now.vel_kiL = instance.vel_kiL;
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	4a09      	ldr	r2, [pc, #36]	; (8003fe4 <setting_gain+0x48>)
 8003fc0:	60d3      	str	r3, [r2, #12]
	gain_now.omega_kp = instance.omega_kp;
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	4a07      	ldr	r2, [pc, #28]	; (8003fe4 <setting_gain+0x48>)
 8003fc6:	6113      	str	r3, [r2, #16]
	gain_now.omega_ki = instance.omega_ki;
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	4a06      	ldr	r2, [pc, #24]	; (8003fe4 <setting_gain+0x48>)
 8003fcc:	6153      	str	r3, [r2, #20]
	gain_now.wall_kp = instance.wall_kp;
 8003fce:	6a3b      	ldr	r3, [r7, #32]
 8003fd0:	4a04      	ldr	r2, [pc, #16]	; (8003fe4 <setting_gain+0x48>)
 8003fd2:	6193      	str	r3, [r2, #24]
	gain_now.wall_kd = instance.wall_kd;
 8003fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd6:	4a03      	ldr	r2, [pc, #12]	; (8003fe4 <setting_gain+0x48>)
 8003fd8:	61d3      	str	r3, [r2, #28]
}
 8003fda:	bf00      	nop
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bc90      	pop	{r4, r7}
 8003fe0:	b004      	add	sp, #16
 8003fe2:	4770      	bx	lr
 8003fe4:	200003d8 	.word	0x200003d8

08003fe8 <auto_Calibration>:

void auto_Calibration(float constant_l, float constant_r)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af02      	add	r7, sp, #8
 8003fee:	ed87 0a01 	vstr	s0, [r7, #4]
 8003ff2:	edc7 0a00 	vstr	s1, [r7]
	wall_l.threshold = (uint16_t)(wall_l.dif * constant_l);
 8003ff6:	4b1f      	ldr	r3, [pc, #124]	; (8004074 <auto_Calibration+0x8c>)
 8003ff8:	889b      	ldrh	r3, [r3, #4]
 8003ffa:	b21b      	sxth	r3, r3
 8003ffc:	ee07 3a90 	vmov	s15, r3
 8004000:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004004:	edd7 7a01 	vldr	s15, [r7, #4]
 8004008:	ee67 7a27 	vmul.f32	s15, s14, s15
 800400c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004010:	ee17 3a90 	vmov	r3, s15
 8004014:	b29a      	uxth	r2, r3
 8004016:	4b17      	ldr	r3, [pc, #92]	; (8004074 <auto_Calibration+0x8c>)
 8004018:	815a      	strh	r2, [r3, #10]
	wall_ff.threshold = WALL_BASE_F;
 800401a:	4b17      	ldr	r3, [pc, #92]	; (8004078 <auto_Calibration+0x90>)
 800401c:	2264      	movs	r2, #100	; 0x64
 800401e:	815a      	strh	r2, [r3, #10]
	wall_r.threshold = (uint16_t)(wall_r.dif * constant_r);
 8004020:	4b16      	ldr	r3, [pc, #88]	; (800407c <auto_Calibration+0x94>)
 8004022:	889b      	ldrh	r3, [r3, #4]
 8004024:	b21b      	sxth	r3, r3
 8004026:	ee07 3a90 	vmov	s15, r3
 800402a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800402e:	edd7 7a00 	vldr	s15, [r7]
 8004032:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004036:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800403a:	ee17 3a90 	vmov	r3, s15
 800403e:	b29a      	uxth	r2, r3
 8004040:	4b0e      	ldr	r3, [pc, #56]	; (800407c <auto_Calibration+0x94>)
 8004042:	815a      	strh	r2, [r3, #10]
	printf("threshold %d, %d :: dif %d, %d\r\n",wall_l.threshold, wall_r.threshold, wall_l.dif, wall_r.dif);
 8004044:	4b0b      	ldr	r3, [pc, #44]	; (8004074 <auto_Calibration+0x8c>)
 8004046:	895b      	ldrh	r3, [r3, #10]
 8004048:	b29b      	uxth	r3, r3
 800404a:	4619      	mov	r1, r3
 800404c:	4b0b      	ldr	r3, [pc, #44]	; (800407c <auto_Calibration+0x94>)
 800404e:	895b      	ldrh	r3, [r3, #10]
 8004050:	b29b      	uxth	r3, r3
 8004052:	461a      	mov	r2, r3
 8004054:	4b07      	ldr	r3, [pc, #28]	; (8004074 <auto_Calibration+0x8c>)
 8004056:	889b      	ldrh	r3, [r3, #4]
 8004058:	b21b      	sxth	r3, r3
 800405a:	4618      	mov	r0, r3
 800405c:	4b07      	ldr	r3, [pc, #28]	; (800407c <auto_Calibration+0x94>)
 800405e:	889b      	ldrh	r3, [r3, #4]
 8004060:	b21b      	sxth	r3, r3
 8004062:	9300      	str	r3, [sp, #0]
 8004064:	4603      	mov	r3, r0
 8004066:	4806      	ldr	r0, [pc, #24]	; (8004080 <auto_Calibration+0x98>)
 8004068:	f004 fdb4 	bl	8008bd4 <iprintf>

}
 800406c:	bf00      	nop
 800406e:	3708      	adds	r7, #8
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}
 8004074:	20000470 	.word	0x20000470
 8004078:	200005f4 	.word	0x200005f4
 800407c:	20000424 	.word	0x20000424
 8004080:	0800abfc 	.word	0x0800abfc

08004084 <reset_distance>:
	sen_ctrl = 0;
	pre_dif_total = 0;
}

void reset_distance()
{
 8004084:	b480      	push	{r7}
 8004086:	af00      	add	r7, sp, #0
	/*  */
	encoder_r.distance = 0;
 8004088:	4b0b      	ldr	r3, [pc, #44]	; (80040b8 <reset_distance+0x34>)
 800408a:	f04f 0200 	mov.w	r2, #0
 800408e:	60da      	str	r2, [r3, #12]
	encoder_l.distance = 0;
 8004090:	4b0a      	ldr	r3, [pc, #40]	; (80040bc <reset_distance+0x38>)
 8004092:	f04f 0200 	mov.w	r2, #0
 8004096:	60da      	str	r2, [r3, #12]
	centor.distance = 0;
 8004098:	4b09      	ldr	r3, [pc, #36]	; (80040c0 <reset_distance+0x3c>)
 800409a:	f04f 0200 	mov.w	r2, #0
 800409e:	619a      	str	r2, [r3, #24]

	/*  */
	encoder_r.sum = 0;
 80040a0:	4b05      	ldr	r3, [pc, #20]	; (80040b8 <reset_distance+0x34>)
 80040a2:	2200      	movs	r2, #0
 80040a4:	609a      	str	r2, [r3, #8]
	encoder_l.sum = 0;
 80040a6:	4b05      	ldr	r3, [pc, #20]	; (80040bc <reset_distance+0x38>)
 80040a8:	2200      	movs	r2, #0
 80040aa:	609a      	str	r2, [r3, #8]
}
 80040ac:	bf00      	nop
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr
 80040b6:	bf00      	nop
 80040b8:	20000700 	.word	0x20000700
 80040bc:	20000458 	.word	0x20000458
 80040c0:	20000724 	.word	0x20000724

080040c4 <GyroInit>:
//+++++++++++++++++++++++++++++++++++++++++++++++
//GyroInit
//	Gyro
//+++++++++++++++++++++++++++++++++++++++++++++++
void GyroInit()
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
	uint8_t who_am_i = ReadByte(WHO_AM_I);
 80040ca:	2075      	movs	r0, #117	; 0x75
 80040cc:	f003 fa88 	bl	80075e0 <ReadByte>
 80040d0:	4603      	mov	r3, r0
 80040d2:	71fb      	strb	r3, [r7, #7]
	printf("Who am I ? -> 0x%x\n", who_am_i);
 80040d4:	79fb      	ldrb	r3, [r7, #7]
 80040d6:	4619      	mov	r1, r3
 80040d8:	4816      	ldr	r0, [pc, #88]	; (8004134 <GyroInit+0x70>)
 80040da:	f004 fd7b 	bl	8008bd4 <iprintf>

	if(who_am_i != GYRO_CORREST_REACTION){
 80040de:	79fb      	ldrb	r3, [r7, #7]
 80040e0:	2b98      	cmp	r3, #152	; 0x98
 80040e2:	d00e      	beq.n	8004102 <GyroInit+0x3e>
		who_am_i = ReadByte(WHO_AM_I);
 80040e4:	2075      	movs	r0, #117	; 0x75
 80040e6:	f003 fa7b 	bl	80075e0 <ReadByte>
 80040ea:	4603      	mov	r3, r0
 80040ec:	71fb      	strb	r3, [r7, #7]
		while(who_am_i != GYRO_CORREST_REACTION){
 80040ee:	e005      	b.n	80040fc <GyroInit+0x38>
			printf("Gyro Error\n");
 80040f0:	4811      	ldr	r0, [pc, #68]	; (8004138 <GyroInit+0x74>)
 80040f2:	f004 fde3 	bl	8008cbc <puts>
			HAL_Delay(100);
 80040f6:	2064      	movs	r0, #100	; 0x64
 80040f8:	f7fc ff98 	bl	800102c <HAL_Delay>
		while(who_am_i != GYRO_CORREST_REACTION){
 80040fc:	79fb      	ldrb	r3, [r7, #7]
 80040fe:	2b98      	cmp	r3, #152	; 0x98
 8004100:	d1f6      	bne.n	80040f0 <GyroInit+0x2c>
		}
	}

	printf("Gyro OK\n");
 8004102:	480e      	ldr	r0, [pc, #56]	; (800413c <GyroInit+0x78>)
 8004104:	f004 fdda 	bl	8008cbc <puts>

	WriteByte(PWR_MGMT_1,0x00);
 8004108:	2100      	movs	r1, #0
 800410a:	206b      	movs	r0, #107	; 0x6b
 800410c:	f003 fa98 	bl	8007640 <WriteByte>
	HAL_Delay(10);
 8004110:	200a      	movs	r0, #10
 8004112:	f7fc ff8b 	bl	800102c <HAL_Delay>
	WriteByte(CONFIG,0x00);
 8004116:	2100      	movs	r1, #0
 8004118:	201a      	movs	r0, #26
 800411a:	f003 fa91 	bl	8007640 <WriteByte>
	HAL_Delay(10);
 800411e:	200a      	movs	r0, #10
 8004120:	f7fc ff84 	bl	800102c <HAL_Delay>
	WriteByte(GYRO_CONFIG,0x18);
 8004124:	2118      	movs	r1, #24
 8004126:	201b      	movs	r0, #27
 8004128:	f003 fa8a 	bl	8007640 <WriteByte>

}
 800412c:	bf00      	nop
 800412e:	3708      	adds	r7, #8
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	0800ac20 	.word	0x0800ac20
 8004138:	0800ac34 	.word	0x0800ac34
 800413c:	0800ac40 	.word	0x0800ac40

08004140 <GyroRead>:

float GyroRead(void){
 8004140:	b590      	push	{r4, r7, lr}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
	int16_t omega_raw_z;
	float omega;
	omega_raw_z = (int16_t)(ReadByte(GYRO_ZOUT_H) << 8 | ReadByte(GYRO_ZOUT_L));	//0x470x4816bit
 8004146:	2047      	movs	r0, #71	; 0x47
 8004148:	f003 fa4a 	bl	80075e0 <ReadByte>
 800414c:	4603      	mov	r3, r0
 800414e:	021b      	lsls	r3, r3, #8
 8004150:	b21c      	sxth	r4, r3
 8004152:	2048      	movs	r0, #72	; 0x48
 8004154:	f003 fa44 	bl	80075e0 <ReadByte>
 8004158:	4603      	mov	r3, r0
 800415a:	b21b      	sxth	r3, r3
 800415c:	4323      	orrs	r3, r4
 800415e:	80fb      	strh	r3, [r7, #6]
	omega = (float)((omega_raw_z - gyro_base) / GYRO_FIX);
 8004160:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004164:	ee07 3a90 	vmov	s15, r3
 8004168:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800416c:	4b10      	ldr	r3, [pc, #64]	; (80041b0 <GyroRead+0x70>)
 800416e:	edd3 7a00 	vldr	s15, [r3]
 8004172:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004176:	ee17 0a90 	vmov	r0, s15
 800417a:	f7fc f9e5 	bl	8000548 <__aeabi_f2d>
 800417e:	a30a      	add	r3, pc, #40	; (adr r3, 80041a8 <GyroRead+0x68>)
 8004180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004184:	f7fc fb62 	bl	800084c <__aeabi_ddiv>
 8004188:	4603      	mov	r3, r0
 800418a:	460c      	mov	r4, r1
 800418c:	4618      	mov	r0, r3
 800418e:	4621      	mov	r1, r4
 8004190:	f7fc fd0a 	bl	8000ba8 <__aeabi_d2f>
 8004194:	4603      	mov	r3, r0
 8004196:	603b      	str	r3, [r7, #0]
	return omega;
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	ee07 3a90 	vmov	s15, r3
}
 800419e:	eeb0 0a67 	vmov.f32	s0, s15
 80041a2:	370c      	adds	r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd90      	pop	{r4, r7, pc}
 80041a8:	66666666 	.word	0x66666666
 80041ac:	40306666 	.word	0x40306666
 80041b0:	20000400 	.word	0x20000400

080041b4 <half_sectionA>:
//	
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void half_sectionA()
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 1;
 80041b8:	4a06      	ldr	r2, [pc, #24]	; (80041d4 <half_sectionA+0x20>)
 80041ba:	7813      	ldrb	r3, [r2, #0]
 80041bc:	f043 0308 	orr.w	r3, r3, #8
 80041c0:	7013      	strb	r3, [r2, #0]
	driveA(HALF_MM);									//
 80041c2:	ed9f 0a05 	vldr	s0, [pc, #20]	; 80041d8 <half_sectionA+0x24>
 80041c6:	f000 f93f 	bl	8004448 <driveA>
	get_wall_info();										//
 80041ca:	f002 fc69 	bl	8006aa0 <get_wall_info>
}
 80041ce:	bf00      	nop
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	20000710 	.word	0x20000710
 80041d8:	42b40000 	.word	0x42b40000

080041dc <half_sectionA2>:

void half_sectionA2()
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 1;										//
 80041e0:	4a05      	ldr	r2, [pc, #20]	; (80041f8 <half_sectionA2+0x1c>)
 80041e2:	7813      	ldrb	r3, [r2, #0]
 80041e4:	f043 0308 	orr.w	r3, r3, #8
 80041e8:	7013      	strb	r3, [r2, #0]
	driveA(HALF_MM);									//
 80041ea:	ed9f 0a04 	vldr	s0, [pc, #16]	; 80041fc <half_sectionA2+0x20>
 80041ee:	f000 f92b 	bl	8004448 <driveA>
}
 80041f2:	bf00      	nop
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	bf00      	nop
 80041f8:	20000710 	.word	0x20000710
 80041fc:	42b40000 	.word	0x42b40000

08004200 <half_sectionD>:
//	
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void half_sectionD()
{
 8004200:	b580      	push	{r7, lr}
 8004202:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 0;
 8004204:	4a05      	ldr	r2, [pc, #20]	; (800421c <half_sectionD+0x1c>)
 8004206:	7813      	ldrb	r3, [r2, #0]
 8004208:	f36f 03c3 	bfc	r3, #3, #1
 800420c:	7013      	strb	r3, [r2, #0]
	driveD(HALF_MM,1);									//
 800420e:	2101      	movs	r1, #1
 8004210:	205a      	movs	r0, #90	; 0x5a
 8004212:	f000 f9bb 	bl	800458c <driveD>
}
 8004216:	bf00      	nop
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	20000710 	.word	0x20000710

08004220 <a_section>:
//	1
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void a_section()
{
 8004220:	b580      	push	{r7, lr}
 8004222:	af00      	add	r7, sp, #0
	half_sectionA();			//
 8004224:	f7ff ffc6 	bl	80041b4 <half_sectionA>
	half_sectionD();
 8004228:	f7ff ffea 	bl	8004200 <half_sectionD>
}
 800422c:	bf00      	nop
 800422e:	bd80      	pop	{r7, pc}

08004230 <s_section>:

void s_section(){
 8004230:	b580      	push	{r7, lr}
 8004232:	af00      	add	r7, sp, #0
	half_sectionA2();			//
 8004234:	f7ff ffd2 	bl	80041dc <half_sectionA2>
	half_sectionA();
 8004238:	f7ff ffbc 	bl	80041b4 <half_sectionA>

}
 800423c:	bf00      	nop
 800423e:	bd80      	pop	{r7, pc}

08004240 <turn_R90>:
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
//DC

void turn_R90(){
 8004240:	b580      	push	{r7, lr}
 8004242:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 0;								//
 8004244:	4a08      	ldr	r2, [pc, #32]	; (8004268 <turn_R90+0x28>)
 8004246:	7813      	ldrb	r3, [r2, #0]
 8004248:	f36f 03c3 	bfc	r3, #3, #1
 800424c:	7013      	strb	r3, [r2, #0]
	set_dir(TURN_R);								//
 800424e:	2010      	movs	r0, #16
 8004250:	f000 fd64 	bl	8004d1c <set_dir>
	driveAD(ROT_ANGLE_R90);								//
 8004254:	ed9f 0a05 	vldr	s0, [pc, #20]	; 800426c <turn_R90+0x2c>
 8004258:	f000 fa76 	bl	8004748 <driveAD>
	set_dir(FORWARD);								//
 800425c:	2000      	movs	r0, #0
 800425e:	f000 fd5d 	bl	8004d1c <set_dir>
}
 8004262:	bf00      	nop
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	20000710 	.word	0x20000710
 800426c:	c2b40000 	.word	0xc2b40000

08004270 <turn_SLA_R90>:

void turn_SLA_R90(){
 8004270:	b580      	push	{r7, lr}
 8004272:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 0;
 8004274:	4a1a      	ldr	r2, [pc, #104]	; (80042e0 <turn_SLA_R90+0x70>)
 8004276:	7813      	ldrb	r3, [r2, #0]
 8004278:	f36f 03c3 	bfc	r3, #3, #1
 800427c:	7013      	strb	r3, [r2, #0]
	set_dir(FORWARD);								//
 800427e:	2000      	movs	r0, #0
 8004280:	f000 fd4c 	bl	8004d1c <set_dir>
	driveA(params_search1.R90_before);
 8004284:	4b17      	ldr	r3, [pc, #92]	; (80042e4 <turn_SLA_R90+0x74>)
 8004286:	7c1b      	ldrb	r3, [r3, #16]
 8004288:	b2db      	uxtb	r3, r3
 800428a:	ee07 3a90 	vmov	s15, r3
 800428e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004292:	eeb0 0a67 	vmov.f32	s0, s15
 8004296:	f000 f8d7 	bl	8004448 <driveA>

	time = 0;
 800429a:	4b13      	ldr	r3, [pc, #76]	; (80042e8 <turn_SLA_R90+0x78>)
 800429c:	2200      	movs	r2, #0
 800429e:	801a      	strh	r2, [r3, #0]
	time2 = 0;
 80042a0:	4b12      	ldr	r3, [pc, #72]	; (80042ec <turn_SLA_R90+0x7c>)
 80042a2:	2200      	movs	r2, #0
 80042a4:	801a      	strh	r2, [r3, #0]
	MF.FLAG.CTRL = 0;
 80042a6:	4a0e      	ldr	r2, [pc, #56]	; (80042e0 <turn_SLA_R90+0x70>)
 80042a8:	7813      	ldrb	r3, [r2, #0]
 80042aa:	f36f 03c3 	bfc	r3, #3, #1
 80042ae:	7013      	strb	r3, [r2, #0]
	driveW(-90);								//
 80042b0:	f06f 0059 	mvn.w	r0, #89	; 0x59
 80042b4:	f000 fc0c 	bl	8004ad0 <driveW>

	MF.FLAG.CTRL = 0;
 80042b8:	4a09      	ldr	r2, [pc, #36]	; (80042e0 <turn_SLA_R90+0x70>)
 80042ba:	7813      	ldrb	r3, [r2, #0]
 80042bc:	f36f 03c3 	bfc	r3, #3, #1
 80042c0:	7013      	strb	r3, [r2, #0]
	driveA(params_search1.R90_after);
 80042c2:	4b08      	ldr	r3, [pc, #32]	; (80042e4 <turn_SLA_R90+0x74>)
 80042c4:	7c5b      	ldrb	r3, [r3, #17]
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	ee07 3a90 	vmov	s15, r3
 80042cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042d0:	eeb0 0a67 	vmov.f32	s0, s15
 80042d4:	f000 f8b8 	bl	8004448 <driveA>

	get_wall_info();
 80042d8:	f002 fbe2 	bl	8006aa0 <get_wall_info>

}
 80042dc:	bf00      	nop
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	20000710 	.word	0x20000710
 80042e4:	20000444 	.word	0x20000444
 80042e8:	2000048c 	.word	0x2000048c
 80042ec:	20000712 	.word	0x20000712

080042f0 <turn_L90>:
//	90
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void turn_L90()
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 0;
 80042f4:	4a08      	ldr	r2, [pc, #32]	; (8004318 <turn_L90+0x28>)
 80042f6:	7813      	ldrb	r3, [r2, #0]
 80042f8:	f36f 03c3 	bfc	r3, #3, #1
 80042fc:	7013      	strb	r3, [r2, #0]
	set_dir(TURN_L);									//
 80042fe:	2001      	movs	r0, #1
 8004300:	f000 fd0c 	bl	8004d1c <set_dir>
	driveAD(ROT_ANGLE_L90);									//
 8004304:	ed9f 0a05 	vldr	s0, [pc, #20]	; 800431c <turn_L90+0x2c>
 8004308:	f000 fa1e 	bl	8004748 <driveAD>
	set_dir(FORWARD);									//
 800430c:	2000      	movs	r0, #0
 800430e:	f000 fd05 	bl	8004d1c <set_dir>
}
 8004312:	bf00      	nop
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	20000710 	.word	0x20000710
 800431c:	42b40000 	.word	0x42b40000

08004320 <turn_SLA_L90>:
//turn_SLA_L90	
//	slalom90
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void turn_SLA_L90(){
 8004320:	b580      	push	{r7, lr}
 8004322:	af00      	add	r7, sp, #0

	//time2 = 0;

	MF.FLAG.CTRL = 0;
 8004324:	4a1b      	ldr	r2, [pc, #108]	; (8004394 <turn_SLA_L90+0x74>)
 8004326:	7813      	ldrb	r3, [r2, #0]
 8004328:	f36f 03c3 	bfc	r3, #3, #1
 800432c:	7013      	strb	r3, [r2, #0]
	set_dir(FORWARD);
 800432e:	2000      	movs	r0, #0
 8004330:	f000 fcf4 	bl	8004d1c <set_dir>
	driveA(params_search1.L90_before);							//offsetbefore
 8004334:	4b18      	ldr	r3, [pc, #96]	; (8004398 <turn_SLA_L90+0x78>)
 8004336:	7c9b      	ldrb	r3, [r3, #18]
 8004338:	b2db      	uxtb	r3, r3
 800433a:	ee07 3a90 	vmov	s15, r3
 800433e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004342:	eeb0 0a67 	vmov.f32	s0, s15
 8004346:	f000 f87f 	bl	8004448 <driveA>
	//time2 = 0;

	MF.FLAG.CTRL = 0;
 800434a:	4a12      	ldr	r2, [pc, #72]	; (8004394 <turn_SLA_L90+0x74>)
 800434c:	7813      	ldrb	r3, [r2, #0]
 800434e:	f36f 03c3 	bfc	r3, #3, #1
 8004352:	7013      	strb	r3, [r2, #0]
	driveW(90);								//90
 8004354:	205a      	movs	r0, #90	; 0x5a
 8004356:	f000 fbbb 	bl	8004ad0 <driveW>

	MF.FLAG.CTRL = 0;
 800435a:	4a0e      	ldr	r2, [pc, #56]	; (8004394 <turn_SLA_L90+0x74>)
 800435c:	7813      	ldrb	r3, [r2, #0]
 800435e:	f36f 03c3 	bfc	r3, #3, #1
 8004362:	7013      	strb	r3, [r2, #0]
	driveA(params_search1.L90_after);							//offsetafter
 8004364:	4b0c      	ldr	r3, [pc, #48]	; (8004398 <turn_SLA_L90+0x78>)
 8004366:	7cdb      	ldrb	r3, [r3, #19]
 8004368:	b2db      	uxtb	r3, r3
 800436a:	ee07 3a90 	vmov	s15, r3
 800436e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004372:	eeb0 0a67 	vmov.f32	s0, s15
 8004376:	f000 f867 	bl	8004448 <driveA>
	omega.p_out= 0;
 800437a:	4b08      	ldr	r3, [pc, #32]	; (800439c <turn_SLA_L90+0x7c>)
 800437c:	f04f 0200 	mov.w	r2, #0
 8004380:	609a      	str	r2, [r3, #8]
	omega.i_out = 0;
 8004382:	4b06      	ldr	r3, [pc, #24]	; (800439c <turn_SLA_L90+0x7c>)
 8004384:	f04f 0200 	mov.w	r2, #0
 8004388:	60da      	str	r2, [r3, #12]

	get_wall_info();
 800438a:	f002 fb89 	bl	8006aa0 <get_wall_info>

}
 800438e:	bf00      	nop
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop
 8004394:	20000710 	.word	0x20000710
 8004398:	20000444 	.word	0x20000444
 800439c:	200004b8 	.word	0x200004b8

080043a0 <turn_180>:
//	180
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void turn_180()
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 0;										//
 80043a4:	4a0a      	ldr	r2, [pc, #40]	; (80043d0 <turn_180+0x30>)
 80043a6:	7813      	ldrb	r3, [r2, #0]
 80043a8:	f36f 03c3 	bfc	r3, #3, #1
 80043ac:	7013      	strb	r3, [r2, #0]
	sen_ctrl = 0;
 80043ae:	4b09      	ldr	r3, [pc, #36]	; (80043d4 <turn_180+0x34>)
 80043b0:	f04f 0200 	mov.w	r2, #0
 80043b4:	601a      	str	r2, [r3, #0]

	set_dir(TURN_R);										//driveAD(ROT_ANGLE_R90);
 80043b6:	2010      	movs	r0, #16
 80043b8:	f000 fcb0 	bl	8004d1c <set_dir>
	driveAD(-180);
 80043bc:	ed9f 0a06 	vldr	s0, [pc, #24]	; 80043d8 <turn_180+0x38>
 80043c0:	f000 f9c2 	bl	8004748 <driveAD>
	set_dir(FORWARD);										//
 80043c4:	2000      	movs	r0, #0
 80043c6:	f000 fca9 	bl	8004d1c <set_dir>
}
 80043ca:	bf00      	nop
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	bf00      	nop
 80043d0:	20000710 	.word	0x20000710
 80043d4:	2000043c 	.word	0x2000043c
 80043d8:	c3340000 	.word	0xc3340000

080043dc <set_position>:
//	
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void set_position(uint8_t flag)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b082      	sub	sp, #8
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	4603      	mov	r3, r0
 80043e4:	71fb      	strb	r3, [r7, #7]
	MF.FLAG.CTRL = 0;
 80043e6:	4a16      	ldr	r2, [pc, #88]	; (8004440 <set_position+0x64>)
 80043e8:	7813      	ldrb	r3, [r2, #0]
 80043ea:	f36f 03c3 	bfc	r3, #3, #1
 80043ee:	7013      	strb	r3, [r2, #0]
	//
	set_dir(BACK);											//
 80043f0:	2011      	movs	r0, #17
 80043f2:	f000 fc93 	bl	8004d1c <set_dir>
	ms_wait(200);
 80043f6:	20c8      	movs	r0, #200	; 0xc8
 80043f8:	f7ff fc6a 	bl	8003cd0 <ms_wait>
	driveC(500,0);								//
 80043fc:	2100      	movs	r1, #0
 80043fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004402:	f000 facd 	bl	80049a0 <driveC>
	set_dir(FORWARD);										//
 8004406:	2000      	movs	r0, #0
 8004408:	f000 fc88 	bl	8004d1c <set_dir>

	MF.FLAG.CTRL =1;
 800440c:	4a0c      	ldr	r2, [pc, #48]	; (8004440 <set_position+0x64>)
 800440e:	7813      	ldrb	r3, [r2, #0]
 8004410:	f043 0308 	orr.w	r3, r3, #8
 8004414:	7013      	strb	r3, [r2, #0]
	if(flag == 0){			//
 8004416:	79fb      	ldrb	r3, [r7, #7]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d104      	bne.n	8004426 <set_position+0x4a>
		driveA(SET_MM);
 800441c:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8004444 <set_position+0x68>
 8004420:	f000 f812 	bl	8004448 <driveA>
		driveA(SET_MM * 0.5);
		driveD(SET_MM * 0.5,1);

	}

}
 8004424:	e007      	b.n	8004436 <set_position+0x5a>
		driveA(SET_MM * 0.5);
 8004426:	eeb3 0a0b 	vmov.f32	s0, #59	; 0x41d80000  27.0
 800442a:	f000 f80d 	bl	8004448 <driveA>
		driveD(SET_MM * 0.5,1);
 800442e:	2101      	movs	r1, #1
 8004430:	201b      	movs	r0, #27
 8004432:	f000 f8ab 	bl	800458c <driveD>
}
 8004436:	bf00      	nop
 8004438:	3708      	adds	r7, #8
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	20000710 	.word	0x20000710
 8004444:	42580000 	.word	0x42580000

08004448 <driveA>:
//	
// 1distmm
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
//DCdriveA,
void driveA(float dist) {					//1,vel0time
 8004448:	b580      	push	{r7, lr}
 800444a:	b084      	sub	sp, #16
 800444c:	af00      	add	r7, sp, #0
 800444e:	ed87 0a01 	vstr	s0, [r7, #4]

	float ics = centor.distance;
 8004452:	4b46      	ldr	r3, [pc, #280]	; (800456c <driveA+0x124>)
 8004454:	699b      	ldr	r3, [r3, #24]
 8004456:	60bb      	str	r3, [r7, #8]
	uint16_t flag = 0;
 8004458:	2300      	movs	r3, #0
 800445a:	81fb      	strh	r3, [r7, #14]
	//========
	//--------
	//MF.FLAGS = 0x00 | (MF.FLAGS & 0x0F);					//01
	MF.FLAG.ACTRL = 0;
 800445c:	4a44      	ldr	r2, [pc, #272]	; (8004570 <driveA+0x128>)
 800445e:	7853      	ldrb	r3, [r2, #1]
 8004460:	f36f 1345 	bfc	r3, #5, #1
 8004464:	7053      	strb	r3, [r2, #1]
	MF.FLAG.VCTRL = 1;
 8004466:	4a42      	ldr	r2, [pc, #264]	; (8004570 <driveA+0x128>)
 8004468:	7853      	ldrb	r3, [r2, #1]
 800446a:	f043 0304 	orr.w	r3, r3, #4
 800446e:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WCTRL = 0;
 8004470:	4a3f      	ldr	r2, [pc, #252]	; (8004570 <driveA+0x128>)
 8004472:	7853      	ldrb	r3, [r2, #1]
 8004474:	f36f 1304 	bfc	r3, #4, #1
 8004478:	7053      	strb	r3, [r2, #1]
	MF.FLAG.XCTRL = 0;
 800447a:	4a3d      	ldr	r2, [pc, #244]	; (8004570 <driveA+0x128>)
 800447c:	7853      	ldrb	r3, [r2, #1]
 800447e:	f36f 03c3 	bfc	r3, #3, #1
 8004482:	7053      	strb	r3, [r2, #1]

	MF.FLAG.WDECL = 0;
 8004484:	4a3a      	ldr	r2, [pc, #232]	; (8004570 <driveA+0x128>)
 8004486:	7853      	ldrb	r3, [r2, #1]
 8004488:	f36f 13c7 	bfc	r3, #7, #1
 800448c:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WACCL = 0;
 800448e:	4a38      	ldr	r2, [pc, #224]	; (8004570 <driveA+0x128>)
 8004490:	7853      	ldrb	r3, [r2, #1]
 8004492:	f36f 1386 	bfc	r3, #6, #1
 8004496:	7053      	strb	r3, [r2, #1]
	MF.FLAG.ACCL = 1;
 8004498:	4a35      	ldr	r2, [pc, #212]	; (8004570 <driveA+0x128>)
 800449a:	7813      	ldrb	r3, [r2, #0]
 800449c:	f043 0310 	orr.w	r3, r3, #16
 80044a0:	7013      	strb	r3, [r2, #0]
	MF.FLAG.DECL = 0;
 80044a2:	4a33      	ldr	r2, [pc, #204]	; (8004570 <driveA+0x128>)
 80044a4:	7813      	ldrb	r3, [r2, #0]
 80044a6:	f36f 1345 	bfc	r3, #5, #1
 80044aa:	7013      	strb	r3, [r2, #0]

	MF.FLAG.FFCTRL = 0;
 80044ac:	4a30      	ldr	r2, [pc, #192]	; (8004570 <driveA+0x128>)
 80044ae:	7813      	ldrb	r3, [r2, #0]
 80044b0:	f36f 1386 	bfc	r3, #6, #1
 80044b4:	7013      	strb	r3, [r2, #0]

	//
	reset_distance();
 80044b6:	f7ff fde5 	bl	8004084 <reset_distance>

	omega.target = 0;
 80044ba:	4b2e      	ldr	r3, [pc, #184]	; (8004574 <driveA+0x12c>)
 80044bc:	f04f 0200 	mov.w	r2, #0
 80044c0:	601a      	str	r2, [r3, #0]
//	kwiG = 0;
	drive_start();					//
 80044c2:	f000 fc19 	bl	8004cf8 <drive_start>

	time = 0;
 80044c6:	4b2c      	ldr	r3, [pc, #176]	; (8004578 <driveA+0x130>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	801a      	strh	r2, [r3, #0]
	//--------
	while(centor.distance < ics + dist){
 80044cc:	e03a      	b.n	8004544 <driveA+0xfc>
		if(time > 1000){
 80044ce:	4b2a      	ldr	r3, [pc, #168]	; (8004578 <driveA+0x130>)
 80044d0:	881b      	ldrh	r3, [r3, #0]
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044d8:	d843      	bhi.n	8004562 <driveA+0x11a>
			break;
		}
		if(MF.FLAG.WALL && flag == 0){
 80044da:	4b25      	ldr	r3, [pc, #148]	; (8004570 <driveA+0x128>)
 80044dc:	781b      	ldrb	r3, [r3, #0]
 80044de:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d02d      	beq.n	8004544 <driveA+0xfc>
 80044e8:	89fb      	ldrh	r3, [r7, #14]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d12a      	bne.n	8004544 <driveA+0xfc>
			encoder_r.distance = (dist + ics - 60) / Kxr;
 80044ee:	ed97 7a01 	vldr	s14, [r7, #4]
 80044f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80044f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044fa:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800457c <driveA+0x134>
 80044fe:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8004502:	4b1f      	ldr	r3, [pc, #124]	; (8004580 <driveA+0x138>)
 8004504:	ed93 7a00 	vldr	s14, [r3]
 8004508:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800450c:	4b1d      	ldr	r3, [pc, #116]	; (8004584 <driveA+0x13c>)
 800450e:	edc3 7a03 	vstr	s15, [r3, #12]
			encoder_l.distance = (dist + ics - 60) / Kxr;
 8004512:	ed97 7a01 	vldr	s14, [r7, #4]
 8004516:	edd7 7a02 	vldr	s15, [r7, #8]
 800451a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800451e:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800457c <driveA+0x134>
 8004522:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8004526:	4b16      	ldr	r3, [pc, #88]	; (8004580 <driveA+0x138>)
 8004528:	ed93 7a00 	vldr	s14, [r3]
 800452c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004530:	4b15      	ldr	r3, [pc, #84]	; (8004588 <driveA+0x140>)
 8004532:	edc3 7a03 	vstr	s15, [r3, #12]
			MF.FLAG.WALL = 0;
 8004536:	4a0e      	ldr	r2, [pc, #56]	; (8004570 <driveA+0x128>)
 8004538:	7813      	ldrb	r3, [r2, #0]
 800453a:	f36f 0382 	bfc	r3, #2, #1
 800453e:	7013      	strb	r3, [r2, #0]
			flag = 1;
 8004540:	2301      	movs	r3, #1
 8004542:	81fb      	strh	r3, [r7, #14]
	while(centor.distance < ics + dist){
 8004544:	4b09      	ldr	r3, [pc, #36]	; (800456c <driveA+0x124>)
 8004546:	ed93 7a06 	vldr	s14, [r3, #24]
 800454a:	edd7 6a02 	vldr	s13, [r7, #8]
 800454e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004552:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004556:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800455a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800455e:	d4b6      	bmi.n	80044ce <driveA+0x86>
		}
	}
}
 8004560:	e000      	b.n	8004564 <driveA+0x11c>
			break;
 8004562:	bf00      	nop
}
 8004564:	bf00      	nop
 8004566:	3710      	adds	r7, #16
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}
 800456c:	20000724 	.word	0x20000724
 8004570:	20000710 	.word	0x20000710
 8004574:	200004b8 	.word	0x200004b8
 8004578:	2000048c 	.word	0x2000048c
 800457c:	42700000 	.word	0x42700000
 8004580:	20000488 	.word	0x20000488
 8004584:	20000700 	.word	0x20000700
 8004588:	20000458 	.word	0x20000458

0800458c <driveD>:
// 2rs1::
// 
//+++++++++++++++++++++++++++++++++++++++++++++++


void driveD(uint16_t dist, unsigned char rs) {
 800458c:	b5b0      	push	{r4, r5, r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	4603      	mov	r3, r0
 8004594:	460a      	mov	r2, r1
 8004596:	80fb      	strh	r3, [r7, #6]
 8004598:	4613      	mov	r3, r2
 800459a:	717b      	strb	r3, [r7, #5]
	float ics = centor.distance;
 800459c:	4b62      	ldr	r3, [pc, #392]	; (8004728 <driveD+0x19c>)
 800459e:	699b      	ldr	r3, [r3, #24]
 80045a0:	60fb      	str	r3, [r7, #12]
	float offset;

	//========
	MF.FLAG.CTRL = 0;
 80045a2:	4a62      	ldr	r2, [pc, #392]	; (800472c <driveD+0x1a0>)
 80045a4:	7813      	ldrb	r3, [r2, #0]
 80045a6:	f36f 03c3 	bfc	r3, #3, #1
 80045aa:	7013      	strb	r3, [r2, #0]

	//--------
	MF.FLAG.ACTRL = 0;
 80045ac:	4a5f      	ldr	r2, [pc, #380]	; (800472c <driveD+0x1a0>)
 80045ae:	7853      	ldrb	r3, [r2, #1]
 80045b0:	f36f 1345 	bfc	r3, #5, #1
 80045b4:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WCTRL = 1;
 80045b6:	4a5d      	ldr	r2, [pc, #372]	; (800472c <driveD+0x1a0>)
 80045b8:	7853      	ldrb	r3, [r2, #1]
 80045ba:	f043 0310 	orr.w	r3, r3, #16
 80045be:	7053      	strb	r3, [r2, #1]
	MF.FLAG.XCTRL = 0;
 80045c0:	4a5a      	ldr	r2, [pc, #360]	; (800472c <driveD+0x1a0>)
 80045c2:	7853      	ldrb	r3, [r2, #1]
 80045c4:	f36f 03c3 	bfc	r3, #3, #1
 80045c8:	7053      	strb	r3, [r2, #1]
	MF.FLAG.VCTRL = 1;
 80045ca:	4a58      	ldr	r2, [pc, #352]	; (800472c <driveD+0x1a0>)
 80045cc:	7853      	ldrb	r3, [r2, #1]
 80045ce:	f043 0304 	orr.w	r3, r3, #4
 80045d2:	7053      	strb	r3, [r2, #1]

	MF.FLAG.WDECL = 0;
 80045d4:	4a55      	ldr	r2, [pc, #340]	; (800472c <driveD+0x1a0>)
 80045d6:	7853      	ldrb	r3, [r2, #1]
 80045d8:	f36f 13c7 	bfc	r3, #7, #1
 80045dc:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WACCL = 0;
 80045de:	4a53      	ldr	r2, [pc, #332]	; (800472c <driveD+0x1a0>)
 80045e0:	7853      	ldrb	r3, [r2, #1]
 80045e2:	f36f 1386 	bfc	r3, #6, #1
 80045e6:	7053      	strb	r3, [r2, #1]
	MF.FLAG.ACCL = 1;
 80045e8:	4a50      	ldr	r2, [pc, #320]	; (800472c <driveD+0x1a0>)
 80045ea:	7813      	ldrb	r3, [r2, #0]
 80045ec:	f043 0310 	orr.w	r3, r3, #16
 80045f0:	7013      	strb	r3, [r2, #0]
	MF.FLAG.DECL = 0;
 80045f2:	4a4e      	ldr	r2, [pc, #312]	; (800472c <driveD+0x1a0>)
 80045f4:	7813      	ldrb	r3, [r2, #0]
 80045f6:	f36f 1345 	bfc	r3, #5, #1
 80045fa:	7013      	strb	r3, [r2, #0]

	drive_start();								//
 80045fc:	f000 fb7c 	bl	8004cf8 <drive_start>
	offset = rs * 0.5 * params_now.vel_max * maxindex * 1000;
 8004600:	797b      	ldrb	r3, [r7, #5]
 8004602:	4618      	mov	r0, r3
 8004604:	f7fb ff8e 	bl	8000524 <__aeabi_i2d>
 8004608:	f04f 0200 	mov.w	r2, #0
 800460c:	4b48      	ldr	r3, [pc, #288]	; (8004730 <driveD+0x1a4>)
 800460e:	f7fb fff3 	bl	80005f8 <__aeabi_dmul>
 8004612:	4603      	mov	r3, r0
 8004614:	460c      	mov	r4, r1
 8004616:	4625      	mov	r5, r4
 8004618:	461c      	mov	r4, r3
 800461a:	4b46      	ldr	r3, [pc, #280]	; (8004734 <driveD+0x1a8>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4618      	mov	r0, r3
 8004620:	f7fb ff92 	bl	8000548 <__aeabi_f2d>
 8004624:	4602      	mov	r2, r0
 8004626:	460b      	mov	r3, r1
 8004628:	4620      	mov	r0, r4
 800462a:	4629      	mov	r1, r5
 800462c:	f7fb ffe4 	bl	80005f8 <__aeabi_dmul>
 8004630:	4603      	mov	r3, r0
 8004632:	460c      	mov	r4, r1
 8004634:	4625      	mov	r5, r4
 8004636:	461c      	mov	r4, r3
 8004638:	4b3f      	ldr	r3, [pc, #252]	; (8004738 <driveD+0x1ac>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4618      	mov	r0, r3
 800463e:	f7fb ff83 	bl	8000548 <__aeabi_f2d>
 8004642:	4602      	mov	r2, r0
 8004644:	460b      	mov	r3, r1
 8004646:	4620      	mov	r0, r4
 8004648:	4629      	mov	r1, r5
 800464a:	f7fb ffd5 	bl	80005f8 <__aeabi_dmul>
 800464e:	4603      	mov	r3, r0
 8004650:	460c      	mov	r4, r1
 8004652:	4618      	mov	r0, r3
 8004654:	4621      	mov	r1, r4
 8004656:	f04f 0200 	mov.w	r2, #0
 800465a:	4b38      	ldr	r3, [pc, #224]	; (800473c <driveD+0x1b0>)
 800465c:	f7fb ffcc 	bl	80005f8 <__aeabi_dmul>
 8004660:	4603      	mov	r3, r0
 8004662:	460c      	mov	r4, r1
 8004664:	4618      	mov	r0, r3
 8004666:	4621      	mov	r1, r4
 8004668:	f7fc fa9e 	bl	8000ba8 <__aeabi_d2f>
 800466c:	4603      	mov	r3, r0
 800466e:	60bb      	str	r3, [r7, #8]
	//--------
	while((centor.distance + offset) < (dist + ics)){
 8004670:	e005      	b.n	800467e <driveD+0xf2>
		if(time > 1000){
 8004672:	4b33      	ldr	r3, [pc, #204]	; (8004740 <driveD+0x1b4>)
 8004674:	881b      	ldrh	r3, [r3, #0]
 8004676:	b29b      	uxth	r3, r3
 8004678:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800467c:	d815      	bhi.n	80046aa <driveD+0x11e>
	while((centor.distance + offset) < (dist + ics)){
 800467e:	4b2a      	ldr	r3, [pc, #168]	; (8004728 <driveD+0x19c>)
 8004680:	ed93 7a06 	vldr	s14, [r3, #24]
 8004684:	edd7 7a02 	vldr	s15, [r7, #8]
 8004688:	ee37 7a27 	vadd.f32	s14, s14, s15
 800468c:	88fb      	ldrh	r3, [r7, #6]
 800468e:	ee07 3a90 	vmov	s15, r3
 8004692:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004696:	edd7 7a03 	vldr	s15, [r7, #12]
 800469a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800469e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80046a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046a6:	d4e4      	bmi.n	8004672 <driveD+0xe6>
 80046a8:	e000      	b.n	80046ac <driveD+0x120>
			break;
 80046aa:	bf00      	nop
		}
	}

		if(rs){
 80046ac:	797b      	ldrb	r3, [r7, #5]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d032      	beq.n	8004718 <driveD+0x18c>
			MF.FLAG.ACCL = 0;
 80046b2:	4a1e      	ldr	r2, [pc, #120]	; (800472c <driveD+0x1a0>)
 80046b4:	7813      	ldrb	r3, [r2, #0]
 80046b6:	f36f 1304 	bfc	r3, #4, #1
 80046ba:	7013      	strb	r3, [r2, #0]
			MF.FLAG.DECL = 1;
 80046bc:	4a1b      	ldr	r2, [pc, #108]	; (800472c <driveD+0x1a0>)
 80046be:	7813      	ldrb	r3, [r2, #0]
 80046c0:	f043 0320 	orr.w	r3, r3, #32
 80046c4:	7013      	strb	r3, [r2, #0]

			while(centor.vel_target > 0.0f){
 80046c6:	e00b      	b.n	80046e0 <driveD+0x154>
				if(centor.vel_target == 0.0f){
 80046c8:	4b17      	ldr	r3, [pc, #92]	; (8004728 <driveD+0x19c>)
 80046ca:	edd3 7a01 	vldr	s15, [r3, #4]
 80046ce:	eef5 7a40 	vcmp.f32	s15, #0.0
 80046d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046d6:	d103      	bne.n	80046e0 <driveD+0x154>
					ms_wait(100);
 80046d8:	2064      	movs	r0, #100	; 0x64
 80046da:	f7ff faf9 	bl	8003cd0 <ms_wait>
					break;
 80046de:	e007      	b.n	80046f0 <driveD+0x164>
			while(centor.vel_target > 0.0f){
 80046e0:	4b11      	ldr	r3, [pc, #68]	; (8004728 <driveD+0x19c>)
 80046e2:	edd3 7a01 	vldr	s15, [r3, #4]
 80046e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80046ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046ee:	dceb      	bgt.n	80046c8 <driveD+0x13c>
				}
			}

			MF.FLAG.ACTRL = 0;
 80046f0:	4a0e      	ldr	r2, [pc, #56]	; (800472c <driveD+0x1a0>)
 80046f2:	7853      	ldrb	r3, [r2, #1]
 80046f4:	f36f 1345 	bfc	r3, #5, #1
 80046f8:	7053      	strb	r3, [r2, #1]
			MF.FLAG.WCTRL = 0;
 80046fa:	4a0c      	ldr	r2, [pc, #48]	; (800472c <driveD+0x1a0>)
 80046fc:	7853      	ldrb	r3, [r2, #1]
 80046fe:	f36f 1304 	bfc	r3, #4, #1
 8004702:	7053      	strb	r3, [r2, #1]
			MF.FLAG.XCTRL = 0;
 8004704:	4a09      	ldr	r2, [pc, #36]	; (800472c <driveD+0x1a0>)
 8004706:	7853      	ldrb	r3, [r2, #1]
 8004708:	f36f 03c3 	bfc	r3, #3, #1
 800470c:	7053      	strb	r3, [r2, #1]
			MF.FLAG.VCTRL = 0;
 800470e:	4a07      	ldr	r2, [pc, #28]	; (800472c <driveD+0x1a0>)
 8004710:	7853      	ldrb	r3, [r2, #1]
 8004712:	f36f 0382 	bfc	r3, #2, #1
 8004716:	7053      	strb	r3, [r2, #1]
		}
	//--------
	drive_stop(rs);											//
 8004718:	797b      	ldrb	r3, [r7, #5]
 800471a:	4618      	mov	r0, r3
 800471c:	f000 faf3 	bl	8004d06 <drive_stop>

}
 8004720:	bf00      	nop
 8004722:	3710      	adds	r7, #16
 8004724:	46bd      	mov	sp, r7
 8004726:	bdb0      	pop	{r4, r5, r7, pc}
 8004728:	20000724 	.word	0x20000724
 800472c:	20000710 	.word	0x20000710
 8004730:	3fe00000 	.word	0x3fe00000
 8004734:	20000494 	.word	0x20000494
 8004738:	20000720 	.word	0x20000720
 800473c:	408f4000 	.word	0x408f4000
 8004740:	2000048c 	.word	0x2000048c
 8004744:	00000000 	.word	0x00000000

08004748 <driveAD>:
// 2rs1::
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
//DC 1:
void driveAD(float theta)
{
 8004748:	b5b0      	push	{r4, r5, r7, lr}
 800474a:	b084      	sub	sp, #16
 800474c:	af00      	add	r7, sp, #0
 800474e:	ed87 0a01 	vstr	s0, [r7, #4]
	float offset;

	if(theta > 0){				//
 8004752:	edd7 7a01 	vldr	s15, [r7, #4]
 8004756:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800475a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800475e:	dd03      	ble.n	8004768 <driveAD+0x20>
		centor.omega_dir = 1;
 8004760:	4b87      	ldr	r3, [pc, #540]	; (8004980 <driveAD+0x238>)
 8004762:	2201      	movs	r2, #1
 8004764:	751a      	strb	r2, [r3, #20]
 8004766:	e009      	b.n	800477c <driveAD+0x34>
	}else if(theta < 0){			//
 8004768:	edd7 7a01 	vldr	s15, [r7, #4]
 800476c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004774:	d502      	bpl.n	800477c <driveAD+0x34>
		centor.omega_dir = -1;
 8004776:	4b82      	ldr	r3, [pc, #520]	; (8004980 <driveAD+0x238>)
 8004778:	22ff      	movs	r2, #255	; 0xff
 800477a:	751a      	strb	r2, [r3, #20]
	}

	//========
	//--------
	MF.FLAG.ACTRL = 0;
 800477c:	4a81      	ldr	r2, [pc, #516]	; (8004984 <driveAD+0x23c>)
 800477e:	7853      	ldrb	r3, [r2, #1]
 8004780:	f36f 1345 	bfc	r3, #5, #1
 8004784:	7053      	strb	r3, [r2, #1]
	MF.FLAG.VCTRL = 1;
 8004786:	4a7f      	ldr	r2, [pc, #508]	; (8004984 <driveAD+0x23c>)
 8004788:	7853      	ldrb	r3, [r2, #1]
 800478a:	f043 0304 	orr.w	r3, r3, #4
 800478e:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WCTRL = 1;
 8004790:	4a7c      	ldr	r2, [pc, #496]	; (8004984 <driveAD+0x23c>)
 8004792:	7853      	ldrb	r3, [r2, #1]
 8004794:	f043 0310 	orr.w	r3, r3, #16
 8004798:	7053      	strb	r3, [r2, #1]
	MF.FLAG.XCTRL = 0;
 800479a:	4a7a      	ldr	r2, [pc, #488]	; (8004984 <driveAD+0x23c>)
 800479c:	7853      	ldrb	r3, [r2, #1]
 800479e:	f36f 03c3 	bfc	r3, #3, #1
 80047a2:	7053      	strb	r3, [r2, #1]

	MF.FLAG.WACCL = 1;
 80047a4:	4a77      	ldr	r2, [pc, #476]	; (8004984 <driveAD+0x23c>)
 80047a6:	7853      	ldrb	r3, [r2, #1]
 80047a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047ac:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WDECL = 0;
 80047ae:	4a75      	ldr	r2, [pc, #468]	; (8004984 <driveAD+0x23c>)
 80047b0:	7853      	ldrb	r3, [r2, #1]
 80047b2:	f36f 13c7 	bfc	r3, #7, #1
 80047b6:	7053      	strb	r3, [r2, #1]
	MF.FLAG.ACCL = 0;
 80047b8:	4a72      	ldr	r2, [pc, #456]	; (8004984 <driveAD+0x23c>)
 80047ba:	7813      	ldrb	r3, [r2, #0]
 80047bc:	f36f 1304 	bfc	r3, #4, #1
 80047c0:	7013      	strb	r3, [r2, #0]
	MF.FLAG.DECL = 0;
 80047c2:	4a70      	ldr	r2, [pc, #448]	; (8004984 <driveAD+0x23c>)
 80047c4:	7813      	ldrb	r3, [r2, #0]
 80047c6:	f36f 1345 	bfc	r3, #5, #1
 80047ca:	7013      	strb	r3, [r2, #0]

	MF.FLAG.REVOL = 1;
 80047cc:	4a6d      	ldr	r2, [pc, #436]	; (8004984 <driveAD+0x23c>)
 80047ce:	7813      	ldrb	r3, [r2, #0]
 80047d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047d4:	7013      	strb	r3, [r2, #0]

	//
	reset_distance();
 80047d6:	f7ff fc55 	bl	8004084 <reset_distance>

	offset = (0.5 * maxindex_w * params_now.omega_max) * KWP;	//
 80047da:	4b6b      	ldr	r3, [pc, #428]	; (8004988 <driveAD+0x240>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4618      	mov	r0, r3
 80047e0:	f7fb feb2 	bl	8000548 <__aeabi_f2d>
 80047e4:	f04f 0200 	mov.w	r2, #0
 80047e8:	4b68      	ldr	r3, [pc, #416]	; (800498c <driveAD+0x244>)
 80047ea:	f7fb ff05 	bl	80005f8 <__aeabi_dmul>
 80047ee:	4603      	mov	r3, r0
 80047f0:	460c      	mov	r4, r1
 80047f2:	4625      	mov	r5, r4
 80047f4:	461c      	mov	r4, r3
 80047f6:	4b66      	ldr	r3, [pc, #408]	; (8004990 <driveAD+0x248>)
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	4618      	mov	r0, r3
 80047fc:	f7fb fea4 	bl	8000548 <__aeabi_f2d>
 8004800:	4602      	mov	r2, r0
 8004802:	460b      	mov	r3, r1
 8004804:	4620      	mov	r0, r4
 8004806:	4629      	mov	r1, r5
 8004808:	f7fb fef6 	bl	80005f8 <__aeabi_dmul>
 800480c:	4603      	mov	r3, r0
 800480e:	460c      	mov	r4, r1
 8004810:	4618      	mov	r0, r3
 8004812:	4621      	mov	r1, r4
 8004814:	a358      	add	r3, pc, #352	; (adr r3, 8004978 <driveAD+0x230>)
 8004816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800481a:	f7fb feed 	bl	80005f8 <__aeabi_dmul>
 800481e:	4603      	mov	r3, r0
 8004820:	460c      	mov	r4, r1
 8004822:	4618      	mov	r0, r3
 8004824:	4621      	mov	r1, r4
 8004826:	f7fc f9bf 	bl	8000ba8 <__aeabi_d2f>
 800482a:	4603      	mov	r3, r0
 800482c:	60fb      	str	r3, [r7, #12]
	centor.vel_target = 0;
 800482e:	4b54      	ldr	r3, [pc, #336]	; (8004980 <driveAD+0x238>)
 8004830:	f04f 0200 	mov.w	r2, #0
 8004834:	605a      	str	r2, [r3, #4]
	omega.target = 0;
 8004836:	4b57      	ldr	r3, [pc, #348]	; (8004994 <driveAD+0x24c>)
 8004838:	f04f 0200 	mov.w	r2, #0
 800483c:	601a      	str	r2, [r3, #0]

	drive_start();			//
 800483e:	f000 fa5b 	bl	8004cf8 <drive_start>

	if(theta > 0){
 8004842:	edd7 7a01 	vldr	s15, [r7, #4]
 8004846:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800484a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800484e:	dd3a      	ble.n	80048c6 <driveAD+0x17e>
		//--------
		while(centor.angle < theta - offset);				//w-t
 8004850:	bf00      	nop
 8004852:	4b4b      	ldr	r3, [pc, #300]	; (8004980 <driveAD+0x238>)
 8004854:	ed93 7a07 	vldr	s14, [r3, #28]
 8004858:	edd7 6a01 	vldr	s13, [r7, #4]
 800485c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004860:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004864:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800486c:	d4f1      	bmi.n	8004852 <driveAD+0x10a>
		MF.FLAG.WACCL = 0;
 800486e:	4a45      	ldr	r2, [pc, #276]	; (8004984 <driveAD+0x23c>)
 8004870:	7853      	ldrb	r3, [r2, #1]
 8004872:	f36f 1386 	bfc	r3, #6, #1
 8004876:	7053      	strb	r3, [r2, #1]
		MF.FLAG.WDECL = 1;
 8004878:	4a42      	ldr	r2, [pc, #264]	; (8004984 <driveAD+0x23c>)
 800487a:	7853      	ldrb	r3, [r2, #1]
 800487c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004880:	7053      	strb	r3, [r2, #1]
		vel_ctrl_R.i_out = vel_ctrl_L.i_out = 0;
 8004882:	f04f 0300 	mov.w	r3, #0
 8004886:	4a44      	ldr	r2, [pc, #272]	; (8004998 <driveAD+0x250>)
 8004888:	6113      	str	r3, [r2, #16]
 800488a:	4a44      	ldr	r2, [pc, #272]	; (800499c <driveAD+0x254>)
 800488c:	6113      	str	r3, [r2, #16]
		omega.i_out = 0;
 800488e:	4b41      	ldr	r3, [pc, #260]	; (8004994 <driveAD+0x24c>)
 8004890:	f04f 0200 	mov.w	r2, #0
 8004894:	60da      	str	r2, [r3, #12]

		while(centor.angle < theta) {
 8004896:	e00b      	b.n	80048b0 <driveAD+0x168>
			if(omega.target == 0){
 8004898:	4b3e      	ldr	r3, [pc, #248]	; (8004994 <driveAD+0x24c>)
 800489a:	edd3 7a00 	vldr	s15, [r3]
 800489e:	eef5 7a40 	vcmp.f32	s15, #0.0
 80048a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048a6:	d103      	bne.n	80048b0 <driveAD+0x168>
				ms_wait(100);
 80048a8:	2064      	movs	r0, #100	; 0x64
 80048aa:	f7ff fa11 	bl	8003cd0 <ms_wait>
				break;
 80048ae:	e04b      	b.n	8004948 <driveAD+0x200>
		while(centor.angle < theta) {
 80048b0:	4b33      	ldr	r3, [pc, #204]	; (8004980 <driveAD+0x238>)
 80048b2:	edd3 7a07 	vldr	s15, [r3, #28]
 80048b6:	ed97 7a01 	vldr	s14, [r7, #4]
 80048ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80048be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048c2:	dce9      	bgt.n	8004898 <driveAD+0x150>
 80048c4:	e040      	b.n	8004948 <driveAD+0x200>
			}
		}
	}else if (theta < 0){
 80048c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80048ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80048ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048d2:	d539      	bpl.n	8004948 <driveAD+0x200>
		while(centor.angle > theta + offset);
 80048d4:	bf00      	nop
 80048d6:	4b2a      	ldr	r3, [pc, #168]	; (8004980 <driveAD+0x238>)
 80048d8:	ed93 7a07 	vldr	s14, [r3, #28]
 80048dc:	edd7 6a01 	vldr	s13, [r7, #4]
 80048e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80048e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80048ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048f0:	dcf1      	bgt.n	80048d6 <driveAD+0x18e>
		MF.FLAG.WACCL = 0;
 80048f2:	4a24      	ldr	r2, [pc, #144]	; (8004984 <driveAD+0x23c>)
 80048f4:	7853      	ldrb	r3, [r2, #1]
 80048f6:	f36f 1386 	bfc	r3, #6, #1
 80048fa:	7053      	strb	r3, [r2, #1]
		MF.FLAG.WDECL = 1;
 80048fc:	4a21      	ldr	r2, [pc, #132]	; (8004984 <driveAD+0x23c>)
 80048fe:	7853      	ldrb	r3, [r2, #1]
 8004900:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004904:	7053      	strb	r3, [r2, #1]
		vel_ctrl_R.i_out = vel_ctrl_L.i_out = 0;
 8004906:	f04f 0300 	mov.w	r3, #0
 800490a:	4a23      	ldr	r2, [pc, #140]	; (8004998 <driveAD+0x250>)
 800490c:	6113      	str	r3, [r2, #16]
 800490e:	4a23      	ldr	r2, [pc, #140]	; (800499c <driveAD+0x254>)
 8004910:	6113      	str	r3, [r2, #16]
		omega.i_out = 0;
 8004912:	4b20      	ldr	r3, [pc, #128]	; (8004994 <driveAD+0x24c>)
 8004914:	f04f 0200 	mov.w	r2, #0
 8004918:	60da      	str	r2, [r3, #12]

		while(centor.angle > theta) {
 800491a:	e00b      	b.n	8004934 <driveAD+0x1ec>
			if(omega.target == 0){
 800491c:	4b1d      	ldr	r3, [pc, #116]	; (8004994 <driveAD+0x24c>)
 800491e:	edd3 7a00 	vldr	s15, [r3]
 8004922:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800492a:	d103      	bne.n	8004934 <driveAD+0x1ec>
				ms_wait(100);
 800492c:	2064      	movs	r0, #100	; 0x64
 800492e:	f7ff f9cf 	bl	8003cd0 <ms_wait>
				break;
 8004932:	e009      	b.n	8004948 <driveAD+0x200>
		while(centor.angle > theta) {
 8004934:	4b12      	ldr	r3, [pc, #72]	; (8004980 <driveAD+0x238>)
 8004936:	edd3 7a07 	vldr	s15, [r3, #28]
 800493a:	ed97 7a01 	vldr	s14, [r7, #4]
 800493e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004946:	d4e9      	bmi.n	800491c <driveAD+0x1d4>
		}
	}


	//--------
	drive_stop(1);
 8004948:	2001      	movs	r0, #1
 800494a:	f000 f9dc 	bl	8004d06 <drive_stop>
	vel_ctrl_R.i_out = vel_ctrl_L.i_out = 0;
 800494e:	f04f 0300 	mov.w	r3, #0
 8004952:	4a11      	ldr	r2, [pc, #68]	; (8004998 <driveAD+0x250>)
 8004954:	6113      	str	r3, [r2, #16]
 8004956:	4a11      	ldr	r2, [pc, #68]	; (800499c <driveAD+0x254>)
 8004958:	6113      	str	r3, [r2, #16]
	omega.i_out = 0;
 800495a:	4b0e      	ldr	r3, [pc, #56]	; (8004994 <driveAD+0x24c>)
 800495c:	f04f 0200 	mov.w	r2, #0
 8004960:	60da      	str	r2, [r3, #12]
	MF.FLAG.REVOL = 0;
 8004962:	4a08      	ldr	r2, [pc, #32]	; (8004984 <driveAD+0x23c>)
 8004964:	7813      	ldrb	r3, [r2, #0]
 8004966:	f36f 13c7 	bfc	r3, #7, #1
 800496a:	7013      	strb	r3, [r2, #0]

}
 800496c:	bf00      	nop
 800496e:	3710      	adds	r7, #16
 8004970:	46bd      	mov	sp, r7
 8004972:	bdb0      	pop	{r4, r5, r7, pc}
 8004974:	f3af 8000 	nop.w
 8004978:	ba5e353f 	.word	0xba5e353f
 800497c:	404cbc49 	.word	0x404cbc49
 8004980:	20000724 	.word	0x20000724
 8004984:	20000710 	.word	0x20000710
 8004988:	20000414 	.word	0x20000414
 800498c:	3fe00000 	.word	0x3fe00000
 8004990:	20000494 	.word	0x20000494
 8004994:	200004b8 	.word	0x200004b8
 8004998:	200003b8 	.word	0x200003b8
 800499c:	20000298 	.word	0x20000298

080049a0 <driveC>:
// 1dist
// 2rs1::
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void driveC(uint16_t count, unsigned char rs)			//
{
 80049a0:	b5b0      	push	{r4, r5, r7, lr}
 80049a2:	b082      	sub	sp, #8
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	4603      	mov	r3, r0
 80049a8:	460a      	mov	r2, r1
 80049aa:	80fb      	strh	r3, [r7, #6]
 80049ac:	4613      	mov	r3, r2
 80049ae:	717b      	strb	r3, [r7, #5]

	reset_distance();
 80049b0:	f7ff fb68 	bl	8004084 <reset_distance>
	centor.vel_target = omega.target = 0;
 80049b4:	f04f 0300 	mov.w	r3, #0
 80049b8:	4a3e      	ldr	r2, [pc, #248]	; (8004ab4 <driveC+0x114>)
 80049ba:	6013      	str	r3, [r2, #0]
 80049bc:	4a3e      	ldr	r2, [pc, #248]	; (8004ab8 <driveC+0x118>)
 80049be:	6053      	str	r3, [r2, #4]

	//========
	MF.FLAG.VCTRL = 1;
 80049c0:	4a3e      	ldr	r2, [pc, #248]	; (8004abc <driveC+0x11c>)
 80049c2:	7853      	ldrb	r3, [r2, #1]
 80049c4:	f043 0304 	orr.w	r3, r3, #4
 80049c8:	7053      	strb	r3, [r2, #1]
	MF.FLAG.ACTRL = 0;
 80049ca:	4a3c      	ldr	r2, [pc, #240]	; (8004abc <driveC+0x11c>)
 80049cc:	7853      	ldrb	r3, [r2, #1]
 80049ce:	f36f 1345 	bfc	r3, #5, #1
 80049d2:	7053      	strb	r3, [r2, #1]
	MF.FLAG.XCTRL = 0;
 80049d4:	4a39      	ldr	r2, [pc, #228]	; (8004abc <driveC+0x11c>)
 80049d6:	7853      	ldrb	r3, [r2, #1]
 80049d8:	f36f 03c3 	bfc	r3, #3, #1
 80049dc:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WCTRL = 1;
 80049de:	4a37      	ldr	r2, [pc, #220]	; (8004abc <driveC+0x11c>)
 80049e0:	7853      	ldrb	r3, [r2, #1]
 80049e2:	f043 0310 	orr.w	r3, r3, #16
 80049e6:	7053      	strb	r3, [r2, #1]

	MF.FLAG.ACCL = 1;
 80049e8:	4a34      	ldr	r2, [pc, #208]	; (8004abc <driveC+0x11c>)
 80049ea:	7813      	ldrb	r3, [r2, #0]
 80049ec:	f043 0310 	orr.w	r3, r3, #16
 80049f0:	7013      	strb	r3, [r2, #0]
	MF.FLAG.DECL = 0;
 80049f2:	4a32      	ldr	r2, [pc, #200]	; (8004abc <driveC+0x11c>)
 80049f4:	7813      	ldrb	r3, [r2, #0]
 80049f6:	f36f 1345 	bfc	r3, #5, #1
 80049fa:	7013      	strb	r3, [r2, #0]
	MF.FLAG.WACCL = 0;
 80049fc:	4a2f      	ldr	r2, [pc, #188]	; (8004abc <driveC+0x11c>)
 80049fe:	7853      	ldrb	r3, [r2, #1]
 8004a00:	f36f 1386 	bfc	r3, #6, #1
 8004a04:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WDECL = 0;
 8004a06:	4a2d      	ldr	r2, [pc, #180]	; (8004abc <driveC+0x11c>)
 8004a08:	7853      	ldrb	r3, [r2, #1]
 8004a0a:	f36f 13c7 	bfc	r3, #7, #1
 8004a0e:	7053      	strb	r3, [r2, #1]

	drive_start();											//
 8004a10:	f000 f972 	bl	8004cf8 <drive_start>

	//========
	while(time < count * 0.5);			//
 8004a14:	bf00      	nop
 8004a16:	4b2a      	ldr	r3, [pc, #168]	; (8004ac0 <driveC+0x120>)
 8004a18:	881b      	ldrh	r3, [r3, #0]
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f7fb fd81 	bl	8000524 <__aeabi_i2d>
 8004a22:	4604      	mov	r4, r0
 8004a24:	460d      	mov	r5, r1
 8004a26:	88fb      	ldrh	r3, [r7, #6]
 8004a28:	4618      	mov	r0, r3
 8004a2a:	f7fb fd7b 	bl	8000524 <__aeabi_i2d>
 8004a2e:	f04f 0200 	mov.w	r2, #0
 8004a32:	4b24      	ldr	r3, [pc, #144]	; (8004ac4 <driveC+0x124>)
 8004a34:	f7fb fde0 	bl	80005f8 <__aeabi_dmul>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	460b      	mov	r3, r1
 8004a3c:	4620      	mov	r0, r4
 8004a3e:	4629      	mov	r1, r5
 8004a40:	f7fc f84c 	bl	8000adc <__aeabi_dcmplt>
 8004a44:	4603      	mov	r3, r0
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1e5      	bne.n	8004a16 <driveC+0x76>
	MF.FLAG.ACCL = 0;
 8004a4a:	4a1c      	ldr	r2, [pc, #112]	; (8004abc <driveC+0x11c>)
 8004a4c:	7813      	ldrb	r3, [r2, #0]
 8004a4e:	f36f 1304 	bfc	r3, #4, #1
 8004a52:	7013      	strb	r3, [r2, #0]
	MF.FLAG.DECL = 1;
 8004a54:	4a19      	ldr	r2, [pc, #100]	; (8004abc <driveC+0x11c>)
 8004a56:	7813      	ldrb	r3, [r2, #0]
 8004a58:	f043 0320 	orr.w	r3, r3, #32
 8004a5c:	7013      	strb	r3, [r2, #0]
	while(time < count);
 8004a5e:	bf00      	nop
 8004a60:	4b17      	ldr	r3, [pc, #92]	; (8004ac0 <driveC+0x120>)
 8004a62:	881b      	ldrh	r3, [r3, #0]
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	88fa      	ldrh	r2, [r7, #6]
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d8f9      	bhi.n	8004a60 <driveC+0xc0>

	if(rs){
 8004a6c:	797b      	ldrb	r3, [r7, #5]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d009      	beq.n	8004a86 <driveC+0xe6>
		vel_ctrl_R.dir = vel_ctrl_L.dir = 0;
 8004a72:	2100      	movs	r1, #0
 8004a74:	4b14      	ldr	r3, [pc, #80]	; (8004ac8 <driveC+0x128>)
 8004a76:	460a      	mov	r2, r1
 8004a78:	751a      	strb	r2, [r3, #20]
 8004a7a:	4b14      	ldr	r3, [pc, #80]	; (8004acc <driveC+0x12c>)
 8004a7c:	460a      	mov	r2, r1
 8004a7e:	751a      	strb	r2, [r3, #20]
		ms_wait(100);			//
 8004a80:	2064      	movs	r0, #100	; 0x64
 8004a82:	f7ff f925 	bl	8003cd0 <ms_wait>
	}
	//--------
	drive_stop(rs);											//
 8004a86:	797b      	ldrb	r3, [r7, #5]
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f000 f93c 	bl	8004d06 <drive_stop>

	centor.vel_target = 0;
 8004a8e:	4b0a      	ldr	r3, [pc, #40]	; (8004ab8 <driveC+0x118>)
 8004a90:	f04f 0200 	mov.w	r2, #0
 8004a94:	605a      	str	r2, [r3, #4]

	vel_ctrl_R.i_out = vel_ctrl_L.i_out = 0;
 8004a96:	f04f 0300 	mov.w	r3, #0
 8004a9a:	4a0b      	ldr	r2, [pc, #44]	; (8004ac8 <driveC+0x128>)
 8004a9c:	6113      	str	r3, [r2, #16]
 8004a9e:	4a0b      	ldr	r2, [pc, #44]	; (8004acc <driveC+0x12c>)
 8004aa0:	6113      	str	r3, [r2, #16]
	omega.i_out = 0;
 8004aa2:	4b04      	ldr	r3, [pc, #16]	; (8004ab4 <driveC+0x114>)
 8004aa4:	f04f 0200 	mov.w	r2, #0
 8004aa8:	60da      	str	r2, [r3, #12]
}
 8004aaa:	bf00      	nop
 8004aac:	3708      	adds	r7, #8
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bdb0      	pop	{r4, r5, r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	200004b8 	.word	0x200004b8
 8004ab8:	20000724 	.word	0x20000724
 8004abc:	20000710 	.word	0x20000710
 8004ac0:	2000048c 	.word	0x2000048c
 8004ac4:	3fe00000 	.word	0x3fe00000
 8004ac8:	200003b8 	.word	0x200003b8
 8004acc:	20000298 	.word	0x20000298

08004ad0 <driveW>:
// 1theta
// 2rs1::
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void driveW(int16_t theta)			//
{
 8004ad0:	b5b0      	push	{r4, r5, r7, lr}
 8004ad2:	b084      	sub	sp, #16
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	80fb      	strh	r3, [r7, #6]
	float offset = 0;
 8004ada:	f04f 0300 	mov.w	r3, #0
 8004ade:	60fb      	str	r3, [r7, #12]
	reset_distance();
 8004ae0:	f7ff fad0 	bl	8004084 <reset_distance>

	centor.angle = 0;
 8004ae4:	4b7c      	ldr	r3, [pc, #496]	; (8004cd8 <driveW+0x208>)
 8004ae6:	f04f 0200 	mov.w	r2, #0
 8004aea:	61da      	str	r2, [r3, #28]
	omega.target = 0;
 8004aec:	4b7b      	ldr	r3, [pc, #492]	; (8004cdc <driveW+0x20c>)
 8004aee:	f04f 0200 	mov.w	r2, #0
 8004af2:	601a      	str	r2, [r3, #0]

	//========
	MF.FLAG.VCTRL = 1;
 8004af4:	4a7a      	ldr	r2, [pc, #488]	; (8004ce0 <driveW+0x210>)
 8004af6:	7853      	ldrb	r3, [r2, #1]
 8004af8:	f043 0304 	orr.w	r3, r3, #4
 8004afc:	7053      	strb	r3, [r2, #1]
	MF.FLAG.ACTRL = 0;
 8004afe:	4a78      	ldr	r2, [pc, #480]	; (8004ce0 <driveW+0x210>)
 8004b00:	7853      	ldrb	r3, [r2, #1]
 8004b02:	f36f 1345 	bfc	r3, #5, #1
 8004b06:	7053      	strb	r3, [r2, #1]
	MF.FLAG.XCTRL = 0;
 8004b08:	4a75      	ldr	r2, [pc, #468]	; (8004ce0 <driveW+0x210>)
 8004b0a:	7853      	ldrb	r3, [r2, #1]
 8004b0c:	f36f 03c3 	bfc	r3, #3, #1
 8004b10:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WCTRL = 1;
 8004b12:	4a73      	ldr	r2, [pc, #460]	; (8004ce0 <driveW+0x210>)
 8004b14:	7853      	ldrb	r3, [r2, #1]
 8004b16:	f043 0310 	orr.w	r3, r3, #16
 8004b1a:	7053      	strb	r3, [r2, #1]

	if(theta > 0){				//
 8004b1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	dd03      	ble.n	8004b2c <driveW+0x5c>
		centor.omega_dir = 1;
 8004b24:	4b6c      	ldr	r3, [pc, #432]	; (8004cd8 <driveW+0x208>)
 8004b26:	2201      	movs	r2, #1
 8004b28:	751a      	strb	r2, [r3, #20]
 8004b2a:	e006      	b.n	8004b3a <driveW+0x6a>
	}else if(theta < 0){			//
 8004b2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	da02      	bge.n	8004b3a <driveW+0x6a>
		centor.omega_dir = -1;
 8004b34:	4b68      	ldr	r3, [pc, #416]	; (8004cd8 <driveW+0x208>)
 8004b36:	22ff      	movs	r2, #255	; 0xff
 8004b38:	751a      	strb	r2, [r3, #20]
	}

	MF.FLAG.ACCL = 1;
 8004b3a:	4a69      	ldr	r2, [pc, #420]	; (8004ce0 <driveW+0x210>)
 8004b3c:	7813      	ldrb	r3, [r2, #0]
 8004b3e:	f043 0310 	orr.w	r3, r3, #16
 8004b42:	7013      	strb	r3, [r2, #0]
	MF.FLAG.DECL = 0;
 8004b44:	4a66      	ldr	r2, [pc, #408]	; (8004ce0 <driveW+0x210>)
 8004b46:	7813      	ldrb	r3, [r2, #0]
 8004b48:	f36f 1345 	bfc	r3, #5, #1
 8004b4c:	7013      	strb	r3, [r2, #0]
	MF.FLAG.WACCL = 1;
 8004b4e:	4a64      	ldr	r2, [pc, #400]	; (8004ce0 <driveW+0x210>)
 8004b50:	7853      	ldrb	r3, [r2, #1]
 8004b52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b56:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WDECL = 0;
 8004b58:	4a61      	ldr	r2, [pc, #388]	; (8004ce0 <driveW+0x210>)
 8004b5a:	7853      	ldrb	r3, [r2, #1]
 8004b5c:	f36f 13c7 	bfc	r3, #7, #1
 8004b60:	7053      	strb	r3, [r2, #1]

	drive_start();
 8004b62:	f000 f8c9 	bl	8004cf8 <drive_start>

	offset = (0.5 * maxindex_w * params_now.omega_max) * KWP;
 8004b66:	4b5f      	ldr	r3, [pc, #380]	; (8004ce4 <driveW+0x214>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f7fb fcec 	bl	8000548 <__aeabi_f2d>
 8004b70:	f04f 0200 	mov.w	r2, #0
 8004b74:	4b5c      	ldr	r3, [pc, #368]	; (8004ce8 <driveW+0x218>)
 8004b76:	f7fb fd3f 	bl	80005f8 <__aeabi_dmul>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	460c      	mov	r4, r1
 8004b7e:	4625      	mov	r5, r4
 8004b80:	461c      	mov	r4, r3
 8004b82:	4b5a      	ldr	r3, [pc, #360]	; (8004cec <driveW+0x21c>)
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	4618      	mov	r0, r3
 8004b88:	f7fb fcde 	bl	8000548 <__aeabi_f2d>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	460b      	mov	r3, r1
 8004b90:	4620      	mov	r0, r4
 8004b92:	4629      	mov	r1, r5
 8004b94:	f7fb fd30 	bl	80005f8 <__aeabi_dmul>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	460c      	mov	r4, r1
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	4621      	mov	r1, r4
 8004ba0:	a34b      	add	r3, pc, #300	; (adr r3, 8004cd0 <driveW+0x200>)
 8004ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ba6:	f7fb fd27 	bl	80005f8 <__aeabi_dmul>
 8004baa:	4603      	mov	r3, r0
 8004bac:	460c      	mov	r4, r1
 8004bae:	4618      	mov	r0, r3
 8004bb0:	4621      	mov	r1, r4
 8004bb2:	f7fb fff9 	bl	8000ba8 <__aeabi_d2f>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	60fb      	str	r3, [r7, #12]
	//========
	if(centor.omega_dir == 1){				//
 8004bba:	4b47      	ldr	r3, [pc, #284]	; (8004cd8 <driveW+0x208>)
 8004bbc:	7d1b      	ldrb	r3, [r3, #20]
 8004bbe:	b25b      	sxtb	r3, r3
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d134      	bne.n	8004c2e <driveW+0x15e>
		while(centor.angle + offset < theta);
 8004bc4:	bf00      	nop
 8004bc6:	4b44      	ldr	r3, [pc, #272]	; (8004cd8 <driveW+0x208>)
 8004bc8:	ed93 7a07 	vldr	s14, [r3, #28]
 8004bcc:	edd7 7a03 	vldr	s15, [r7, #12]
 8004bd0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004bd4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004bd8:	ee07 3a90 	vmov	s15, r3
 8004bdc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004be0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004be8:	d4ed      	bmi.n	8004bc6 <driveW+0xf6>
		MF.FLAG.WACCL = 0;
 8004bea:	4a3d      	ldr	r2, [pc, #244]	; (8004ce0 <driveW+0x210>)
 8004bec:	7853      	ldrb	r3, [r2, #1]
 8004bee:	f36f 1386 	bfc	r3, #6, #1
 8004bf2:	7053      	strb	r3, [r2, #1]
		MF.FLAG.WDECL = 1;
 8004bf4:	4a3a      	ldr	r2, [pc, #232]	; (8004ce0 <driveW+0x210>)
 8004bf6:	7853      	ldrb	r3, [r2, #1]
 8004bf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bfc:	7053      	strb	r3, [r2, #1]

		while(centor.angle  < theta){
 8004bfe:	e007      	b.n	8004c10 <driveW+0x140>
			if(omega.target == 0){
 8004c00:	4b36      	ldr	r3, [pc, #216]	; (8004cdc <driveW+0x20c>)
 8004c02:	edd3 7a00 	vldr	s15, [r3]
 8004c06:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c0e:	d049      	beq.n	8004ca4 <driveW+0x1d4>
		while(centor.angle  < theta){
 8004c10:	4b31      	ldr	r3, [pc, #196]	; (8004cd8 <driveW+0x208>)
 8004c12:	ed93 7a07 	vldr	s14, [r3, #28]
 8004c16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c1a:	ee07 3a90 	vmov	s15, r3
 8004c1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c2a:	d4e9      	bmi.n	8004c00 <driveW+0x130>
 8004c2c:	e03d      	b.n	8004caa <driveW+0x1da>
				break;
			}
		}
	} else if(centor.omega_dir == -1){			//
 8004c2e:	4b2a      	ldr	r3, [pc, #168]	; (8004cd8 <driveW+0x208>)
 8004c30:	7d1b      	ldrb	r3, [r3, #20]
 8004c32:	b25b      	sxtb	r3, r3
 8004c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c38:	d137      	bne.n	8004caa <driveW+0x1da>

		while(centor.angle - offset > theta);
 8004c3a:	bf00      	nop
 8004c3c:	4b26      	ldr	r3, [pc, #152]	; (8004cd8 <driveW+0x208>)
 8004c3e:	ed93 7a07 	vldr	s14, [r3, #28]
 8004c42:	edd7 7a03 	vldr	s15, [r7, #12]
 8004c46:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004c4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c4e:	ee07 3a90 	vmov	s15, r3
 8004c52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c5e:	dced      	bgt.n	8004c3c <driveW+0x16c>
		MF.FLAG.WACCL = 0;
 8004c60:	4a1f      	ldr	r2, [pc, #124]	; (8004ce0 <driveW+0x210>)
 8004c62:	7853      	ldrb	r3, [r2, #1]
 8004c64:	f36f 1386 	bfc	r3, #6, #1
 8004c68:	7053      	strb	r3, [r2, #1]
		MF.FLAG.WDECL = 1;
 8004c6a:	4a1d      	ldr	r2, [pc, #116]	; (8004ce0 <driveW+0x210>)
 8004c6c:	7853      	ldrb	r3, [r2, #1]
 8004c6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c72:	7053      	strb	r3, [r2, #1]

		while(centor.angle > theta){
 8004c74:	e007      	b.n	8004c86 <driveW+0x1b6>
			if(omega.target == 0){
 8004c76:	4b19      	ldr	r3, [pc, #100]	; (8004cdc <driveW+0x20c>)
 8004c78:	edd3 7a00 	vldr	s15, [r3]
 8004c7c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004c80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c84:	d010      	beq.n	8004ca8 <driveW+0x1d8>
		while(centor.angle > theta){
 8004c86:	4b14      	ldr	r3, [pc, #80]	; (8004cd8 <driveW+0x208>)
 8004c88:	ed93 7a07 	vldr	s14, [r3, #28]
 8004c8c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c90:	ee07 3a90 	vmov	s15, r3
 8004c94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c98:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ca0:	dce9      	bgt.n	8004c76 <driveW+0x1a6>
 8004ca2:	e002      	b.n	8004caa <driveW+0x1da>
				break;
 8004ca4:	bf00      	nop
 8004ca6:	e000      	b.n	8004caa <driveW+0x1da>
				break;
 8004ca8:	bf00      	nop
			}
		}
	}

	omega.dir = 0;
 8004caa:	4b0c      	ldr	r3, [pc, #48]	; (8004cdc <driveW+0x20c>)
 8004cac:	2200      	movs	r2, #0
 8004cae:	741a      	strb	r2, [r3, #16]
	//centor.angle = 0;
	vel_ctrl_R.i_out = vel_ctrl_L.i_out = 0;
 8004cb0:	f04f 0300 	mov.w	r3, #0
 8004cb4:	4a0e      	ldr	r2, [pc, #56]	; (8004cf0 <driveW+0x220>)
 8004cb6:	6113      	str	r3, [r2, #16]
 8004cb8:	4a0e      	ldr	r2, [pc, #56]	; (8004cf4 <driveW+0x224>)
 8004cba:	6113      	str	r3, [r2, #16]
	omega.i_out = 0;
 8004cbc:	4b07      	ldr	r3, [pc, #28]	; (8004cdc <driveW+0x20c>)
 8004cbe:	f04f 0200 	mov.w	r2, #0
 8004cc2:	60da      	str	r2, [r3, #12]

}
 8004cc4:	bf00      	nop
 8004cc6:	3710      	adds	r7, #16
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bdb0      	pop	{r4, r5, r7, pc}
 8004ccc:	f3af 8000 	nop.w
 8004cd0:	ba5e353f 	.word	0xba5e353f
 8004cd4:	404cbc49 	.word	0x404cbc49
 8004cd8:	20000724 	.word	0x20000724
 8004cdc:	200004b8 	.word	0x200004b8
 8004ce0:	20000710 	.word	0x20000710
 8004ce4:	20000414 	.word	0x20000414
 8004ce8:	3fe00000 	.word	0x3fe00000
 8004cec:	20000494 	.word	0x20000494
 8004cf0:	200003b8 	.word	0x200003b8
 8004cf4:	20000298 	.word	0x20000298

08004cf8 <drive_start>:
//drive_start
//	
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void drive_start(void){
 8004cf8:	b480      	push	{r7}
 8004cfa:	af00      	add	r7, sp, #0
/*	time = 0;
	R_PG_Timer_StartCount_MTU_U0_C3();  //
	R_PG_Timer_StartCount_MTU_U0_C4();
*/
}
 8004cfc:	bf00      	nop
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr

08004d06 <drive_stop>:
//drive_stop
//	
// 1rs1::
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void drive_stop(unsigned char rs){
 8004d06:	b480      	push	{r7}
 8004d08:	b083      	sub	sp, #12
 8004d0a:	af00      	add	r7, sp, #0
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	71fb      	strb	r3, [r7, #7]
	pin_write(P54,0);
	pin_write(P55,0);
	pin_write(PA4,0);
	pin_write(PA6,0);
*/
}
 8004d10:	bf00      	nop
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr

08004d1c <set_dir>:
// 1d_dir  01
// 
//		DC
//+++++++++++++++++++++++++++++++++++++++++++++++
void set_dir(unsigned char d_dir)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b083      	sub	sp, #12
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	4603      	mov	r3, r0
 8004d24:	71fb      	strb	r3, [r7, #7]
	//========
	switch(d_dir & 0x0f){									//0~3
 8004d26:	79fb      	ldrb	r3, [r7, #7]
 8004d28:	f003 030f 	and.w	r3, r3, #15
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d002      	beq.n	8004d36 <set_dir+0x1a>
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d009      	beq.n	8004d48 <set_dir+0x2c>
 8004d34:	e011      	b.n	8004d5a <set_dir+0x3e>
		//--------
		case 0x00:
			MF.FLAG.L_DIR = 1;				//
 8004d36:	4a19      	ldr	r2, [pc, #100]	; (8004d9c <set_dir+0x80>)
 8004d38:	7853      	ldrb	r3, [r2, #1]
 8004d3a:	f043 0302 	orr.w	r3, r3, #2
 8004d3e:	7053      	strb	r3, [r2, #1]
			vel_ctrl_L.dir= 1;
 8004d40:	4b17      	ldr	r3, [pc, #92]	; (8004da0 <set_dir+0x84>)
 8004d42:	2201      	movs	r2, #1
 8004d44:	751a      	strb	r2, [r3, #20]
			break;
 8004d46:	e008      	b.n	8004d5a <set_dir+0x3e>
		//--------
		case 0x01:
			MF.FLAG.L_DIR = 0;				//
 8004d48:	4a14      	ldr	r2, [pc, #80]	; (8004d9c <set_dir+0x80>)
 8004d4a:	7853      	ldrb	r3, [r2, #1]
 8004d4c:	f36f 0341 	bfc	r3, #1, #1
 8004d50:	7053      	strb	r3, [r2, #1]
			vel_ctrl_L.dir = -1;
 8004d52:	4b13      	ldr	r3, [pc, #76]	; (8004da0 <set_dir+0x84>)
 8004d54:	22ff      	movs	r2, #255	; 0xff
 8004d56:	751a      	strb	r2, [r3, #20]
			break;
 8004d58:	bf00      	nop
	}
	//========
	switch(d_dir & 0xf0){									//4~7
 8004d5a:	79fb      	ldrb	r3, [r7, #7]
 8004d5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d002      	beq.n	8004d6a <set_dir+0x4e>
 8004d64:	2b10      	cmp	r3, #16
 8004d66:	d009      	beq.n	8004d7c <set_dir+0x60>
		case 0x10:											//0x10
			MF.FLAG.R_DIR = 0;					//
			vel_ctrl_R.dir = -1;
			break;
	}
}
 8004d68:	e011      	b.n	8004d8e <set_dir+0x72>
			MF.FLAG.R_DIR = 1;					//
 8004d6a:	4a0c      	ldr	r2, [pc, #48]	; (8004d9c <set_dir+0x80>)
 8004d6c:	7853      	ldrb	r3, [r2, #1]
 8004d6e:	f043 0301 	orr.w	r3, r3, #1
 8004d72:	7053      	strb	r3, [r2, #1]
			vel_ctrl_R.dir = 1;
 8004d74:	4b0b      	ldr	r3, [pc, #44]	; (8004da4 <set_dir+0x88>)
 8004d76:	2201      	movs	r2, #1
 8004d78:	751a      	strb	r2, [r3, #20]
			break;
 8004d7a:	e008      	b.n	8004d8e <set_dir+0x72>
			MF.FLAG.R_DIR = 0;					//
 8004d7c:	4a07      	ldr	r2, [pc, #28]	; (8004d9c <set_dir+0x80>)
 8004d7e:	7853      	ldrb	r3, [r2, #1]
 8004d80:	f36f 0300 	bfc	r3, #0, #1
 8004d84:	7053      	strb	r3, [r2, #1]
			vel_ctrl_R.dir = -1;
 8004d86:	4b07      	ldr	r3, [pc, #28]	; (8004da4 <set_dir+0x88>)
 8004d88:	22ff      	movs	r2, #255	; 0xff
 8004d8a:	751a      	strb	r2, [r3, #20]
			break;
 8004d8c:	bf00      	nop
}
 8004d8e:	bf00      	nop
 8004d90:	370c      	adds	r7, #12
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr
 8004d9a:	bf00      	nop
 8004d9c:	20000710 	.word	0x20000710
 8004da0:	200003b8 	.word	0x200003b8
 8004da4:	20000298 	.word	0x20000298

08004da8 <VariableInit>:
#include <Mouse/global.h>
/*============================================================
		
============================================================*/
// Variable Initializing
void VariableInit(void){
 8004da8:	b5b0      	push	{r4, r5, r7, lr}
 8004daa:	b086      	sub	sp, #24
 8004dac:	af04      	add	r7, sp, #16

	float val1 = 0;
 8004dae:	f04f 0300 	mov.w	r3, #0
 8004db2:	607b      	str	r3, [r7, #4]
	//--------
	tp = 0;
 8004db4:	4bac      	ldr	r3, [pc, #688]	; (8005068 <VariableInit+0x2c0>)
 8004db6:	2200      	movs	r2, #0
 8004db8:	701a      	strb	r2, [r3, #0]
	wall_l.dif = wall_r.dif = wall_fl.dif = wall_fr.dif = wall_ff.dif = 0;
 8004dba:	2200      	movs	r2, #0
 8004dbc:	4bab      	ldr	r3, [pc, #684]	; (800506c <VariableInit+0x2c4>)
 8004dbe:	4611      	mov	r1, r2
 8004dc0:	8099      	strh	r1, [r3, #4]
 8004dc2:	4bab      	ldr	r3, [pc, #684]	; (8005070 <VariableInit+0x2c8>)
 8004dc4:	4611      	mov	r1, r2
 8004dc6:	8099      	strh	r1, [r3, #4]
 8004dc8:	4baa      	ldr	r3, [pc, #680]	; (8005074 <VariableInit+0x2cc>)
 8004dca:	4611      	mov	r1, r2
 8004dcc:	8099      	strh	r1, [r3, #4]
 8004dce:	4baa      	ldr	r3, [pc, #680]	; (8005078 <VariableInit+0x2d0>)
 8004dd0:	4611      	mov	r1, r2
 8004dd2:	8099      	strh	r1, [r3, #4]
 8004dd4:	4ba9      	ldr	r3, [pc, #676]	; (800507c <VariableInit+0x2d4>)
 8004dd6:	809a      	strh	r2, [r3, #4]
	wall_l.val = wall_r.val = wall_fl.val = wall_fr.val = wall_ff.val = 0;
 8004dd8:	2200      	movs	r2, #0
 8004dda:	4ba4      	ldr	r3, [pc, #656]	; (800506c <VariableInit+0x2c4>)
 8004ddc:	4611      	mov	r1, r2
 8004dde:	8019      	strh	r1, [r3, #0]
 8004de0:	4ba3      	ldr	r3, [pc, #652]	; (8005070 <VariableInit+0x2c8>)
 8004de2:	4611      	mov	r1, r2
 8004de4:	8019      	strh	r1, [r3, #0]
 8004de6:	4ba3      	ldr	r3, [pc, #652]	; (8005074 <VariableInit+0x2cc>)
 8004de8:	4611      	mov	r1, r2
 8004dea:	8019      	strh	r1, [r3, #0]
 8004dec:	4ba2      	ldr	r3, [pc, #648]	; (8005078 <VariableInit+0x2d0>)
 8004dee:	4611      	mov	r1, r2
 8004df0:	8019      	strh	r1, [r3, #0]
 8004df2:	4ba2      	ldr	r3, [pc, #648]	; (800507c <VariableInit+0x2d4>)
 8004df4:	801a      	strh	r2, [r3, #0]
	wall_l.base = wall_r.base = wall_fl.base = wall_fr.base = wall_ff.base = 0;
 8004df6:	2200      	movs	r2, #0
 8004df8:	4b9c      	ldr	r3, [pc, #624]	; (800506c <VariableInit+0x2c4>)
 8004dfa:	4611      	mov	r1, r2
 8004dfc:	8059      	strh	r1, [r3, #2]
 8004dfe:	4b9c      	ldr	r3, [pc, #624]	; (8005070 <VariableInit+0x2c8>)
 8004e00:	4611      	mov	r1, r2
 8004e02:	8059      	strh	r1, [r3, #2]
 8004e04:	4b9b      	ldr	r3, [pc, #620]	; (8005074 <VariableInit+0x2cc>)
 8004e06:	4611      	mov	r1, r2
 8004e08:	8059      	strh	r1, [r3, #2]
 8004e0a:	4b9b      	ldr	r3, [pc, #620]	; (8005078 <VariableInit+0x2d0>)
 8004e0c:	4611      	mov	r1, r2
 8004e0e:	8059      	strh	r1, [r3, #2]
 8004e10:	4b9a      	ldr	r3, [pc, #616]	; (800507c <VariableInit+0x2d4>)
 8004e12:	805a      	strh	r2, [r3, #2]
	wall_l.threshold = wall_r.threshold = wall_fl.threshold = wall_fr.threshold = wall_ff.threshold = 0;
 8004e14:	2200      	movs	r2, #0
 8004e16:	4b95      	ldr	r3, [pc, #596]	; (800506c <VariableInit+0x2c4>)
 8004e18:	4611      	mov	r1, r2
 8004e1a:	8159      	strh	r1, [r3, #10]
 8004e1c:	4b94      	ldr	r3, [pc, #592]	; (8005070 <VariableInit+0x2c8>)
 8004e1e:	4611      	mov	r1, r2
 8004e20:	8159      	strh	r1, [r3, #10]
 8004e22:	4b94      	ldr	r3, [pc, #592]	; (8005074 <VariableInit+0x2cc>)
 8004e24:	4611      	mov	r1, r2
 8004e26:	8159      	strh	r1, [r3, #10]
 8004e28:	4b93      	ldr	r3, [pc, #588]	; (8005078 <VariableInit+0x2d0>)
 8004e2a:	4611      	mov	r1, r2
 8004e2c:	8159      	strh	r1, [r3, #10]
 8004e2e:	4b93      	ldr	r3, [pc, #588]	; (800507c <VariableInit+0x2d4>)
 8004e30:	815a      	strh	r2, [r3, #10]
	time = 0;
 8004e32:	4b93      	ldr	r3, [pc, #588]	; (8005080 <VariableInit+0x2d8>)
 8004e34:	2200      	movs	r2, #0
 8004e36:	801a      	strh	r2, [r3, #0]
	time2 = 0;
 8004e38:	4b92      	ldr	r3, [pc, #584]	; (8005084 <VariableInit+0x2dc>)
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	801a      	strh	r2, [r3, #0]

	/*** encoder ***/
	encoder_r.pulse = 0;
 8004e3e:	4b92      	ldr	r3, [pc, #584]	; (8005088 <VariableInit+0x2e0>)
 8004e40:	2200      	movs	r2, #0
 8004e42:	801a      	strh	r2, [r3, #0]
	encoder_r.dif = 0;
 8004e44:	4b90      	ldr	r3, [pc, #576]	; (8005088 <VariableInit+0x2e0>)
 8004e46:	2200      	movs	r2, #0
 8004e48:	805a      	strh	r2, [r3, #2]
	encoder_r.over_flag = 0;
 8004e4a:	4b8f      	ldr	r3, [pc, #572]	; (8005088 <VariableInit+0x2e0>)
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	711a      	strb	r2, [r3, #4]
	encoder_r.sum = 0;
 8004e50:	4b8d      	ldr	r3, [pc, #564]	; (8005088 <VariableInit+0x2e0>)
 8004e52:	2200      	movs	r2, #0
 8004e54:	609a      	str	r2, [r3, #8]
	encoder_r.distance = 0;
 8004e56:	4b8c      	ldr	r3, [pc, #560]	; (8005088 <VariableInit+0x2e0>)
 8004e58:	f04f 0200 	mov.w	r2, #0
 8004e5c:	60da      	str	r2, [r3, #12]

	encoder_l.pulse = 0;
 8004e5e:	4b8b      	ldr	r3, [pc, #556]	; (800508c <VariableInit+0x2e4>)
 8004e60:	2200      	movs	r2, #0
 8004e62:	801a      	strh	r2, [r3, #0]
	encoder_l.dif = 0;
 8004e64:	4b89      	ldr	r3, [pc, #548]	; (800508c <VariableInit+0x2e4>)
 8004e66:	2200      	movs	r2, #0
 8004e68:	805a      	strh	r2, [r3, #2]
	encoder_l.over_flag = 0;
 8004e6a:	4b88      	ldr	r3, [pc, #544]	; (800508c <VariableInit+0x2e4>)
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	711a      	strb	r2, [r3, #4]
	encoder_l.sum = 0;
 8004e70:	4b86      	ldr	r3, [pc, #536]	; (800508c <VariableInit+0x2e4>)
 8004e72:	2200      	movs	r2, #0
 8004e74:	609a      	str	r2, [r3, #8]
	encoder_l.distance = 0;
 8004e76:	4b85      	ldr	r3, [pc, #532]	; (800508c <VariableInit+0x2e4>)
 8004e78:	f04f 0200 	mov.w	r2, #0
 8004e7c:	60da      	str	r2, [r3, #12]


	/*** vel_ctrl ***/
	vel_ctrl_R.real = 0;
 8004e7e:	4b84      	ldr	r3, [pc, #528]	; (8005090 <VariableInit+0x2e8>)
 8004e80:	f04f 0200 	mov.w	r2, #0
 8004e84:	601a      	str	r2, [r3, #0]
	vel_ctrl_R.dif = 0;
 8004e86:	4b82      	ldr	r3, [pc, #520]	; (8005090 <VariableInit+0x2e8>)
 8004e88:	f04f 0200 	mov.w	r2, #0
 8004e8c:	605a      	str	r2, [r3, #4]
	vel_ctrl_R.pre = 0;
 8004e8e:	4b80      	ldr	r3, [pc, #512]	; (8005090 <VariableInit+0x2e8>)
 8004e90:	f04f 0200 	mov.w	r2, #0
 8004e94:	609a      	str	r2, [r3, #8]
	vel_ctrl_R.p_out = 0;
 8004e96:	4b7e      	ldr	r3, [pc, #504]	; (8005090 <VariableInit+0x2e8>)
 8004e98:	f04f 0200 	mov.w	r2, #0
 8004e9c:	60da      	str	r2, [r3, #12]
	vel_ctrl_R.i_out = 0;
 8004e9e:	4b7c      	ldr	r3, [pc, #496]	; (8005090 <VariableInit+0x2e8>)
 8004ea0:	f04f 0200 	mov.w	r2, #0
 8004ea4:	611a      	str	r2, [r3, #16]
	vel_ctrl_R.dir = 1;
 8004ea6:	4b7a      	ldr	r3, [pc, #488]	; (8005090 <VariableInit+0x2e8>)
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	751a      	strb	r2, [r3, #20]
	vel_ctrl_R.out = 0;
 8004eac:	4b78      	ldr	r3, [pc, #480]	; (8005090 <VariableInit+0x2e8>)
 8004eae:	f04f 0200 	mov.w	r2, #0
 8004eb2:	619a      	str	r2, [r3, #24]

	vel_ctrl_L.real = 0;
 8004eb4:	4b77      	ldr	r3, [pc, #476]	; (8005094 <VariableInit+0x2ec>)
 8004eb6:	f04f 0200 	mov.w	r2, #0
 8004eba:	601a      	str	r2, [r3, #0]
	vel_ctrl_L.dif = 0;
 8004ebc:	4b75      	ldr	r3, [pc, #468]	; (8005094 <VariableInit+0x2ec>)
 8004ebe:	f04f 0200 	mov.w	r2, #0
 8004ec2:	605a      	str	r2, [r3, #4]
	vel_ctrl_L.pre = 0;
 8004ec4:	4b73      	ldr	r3, [pc, #460]	; (8005094 <VariableInit+0x2ec>)
 8004ec6:	f04f 0200 	mov.w	r2, #0
 8004eca:	609a      	str	r2, [r3, #8]
	vel_ctrl_L.p_out = 0;
 8004ecc:	4b71      	ldr	r3, [pc, #452]	; (8005094 <VariableInit+0x2ec>)
 8004ece:	f04f 0200 	mov.w	r2, #0
 8004ed2:	60da      	str	r2, [r3, #12]
	vel_ctrl_L.i_out = 0;
 8004ed4:	4b6f      	ldr	r3, [pc, #444]	; (8005094 <VariableInit+0x2ec>)
 8004ed6:	f04f 0200 	mov.w	r2, #0
 8004eda:	611a      	str	r2, [r3, #16]
	vel_ctrl_L.dir = 1;
 8004edc:	4b6d      	ldr	r3, [pc, #436]	; (8005094 <VariableInit+0x2ec>)
 8004ede:	2201      	movs	r2, #1
 8004ee0:	751a      	strb	r2, [r3, #20]
	vel_ctrl_L.out = 0;
 8004ee2:	4b6c      	ldr	r3, [pc, #432]	; (8005094 <VariableInit+0x2ec>)
 8004ee4:	f04f 0200 	mov.w	r2, #0
 8004ee8:	619a      	str	r2, [r3, #24]

	/*** omega_ctrl ***/
	omega.target = 0;
 8004eea:	4b6b      	ldr	r3, [pc, #428]	; (8005098 <VariableInit+0x2f0>)
 8004eec:	f04f 0200 	mov.w	r2, #0
 8004ef0:	601a      	str	r2, [r3, #0]
	omega.dif = 0;
 8004ef2:	4b69      	ldr	r3, [pc, #420]	; (8005098 <VariableInit+0x2f0>)
 8004ef4:	f04f 0200 	mov.w	r2, #0
 8004ef8:	605a      	str	r2, [r3, #4]
	omega.p_out = 0;
 8004efa:	4b67      	ldr	r3, [pc, #412]	; (8005098 <VariableInit+0x2f0>)
 8004efc:	f04f 0200 	mov.w	r2, #0
 8004f00:	609a      	str	r2, [r3, #8]
	omega.i_out = 0;
 8004f02:	4b65      	ldr	r3, [pc, #404]	; (8005098 <VariableInit+0x2f0>)
 8004f04:	f04f 0200 	mov.w	r2, #0
 8004f08:	60da      	str	r2, [r3, #12]
	omega.dir = 0;
 8004f0a:	4b63      	ldr	r3, [pc, #396]	; (8005098 <VariableInit+0x2f0>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	741a      	strb	r2, [r3, #16]
	omega.out = 0;
 8004f10:	4b61      	ldr	r3, [pc, #388]	; (8005098 <VariableInit+0x2f0>)
 8004f12:	f04f 0200 	mov.w	r2, #0
 8004f16:	615a      	str	r2, [r3, #20]

	//parameter 
	params_search1.vel_max = 0.50f;						//m/s, mm/ms
 8004f18:	4b60      	ldr	r3, [pc, #384]	; (800509c <VariableInit+0x2f4>)
 8004f1a:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8004f1e:	601a      	str	r2, [r3, #0]
	params_search1.accel = 4.0f;						//m/s/s
 8004f20:	4b5e      	ldr	r3, [pc, #376]	; (800509c <VariableInit+0x2f4>)
 8004f22:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8004f26:	605a      	str	r2, [r3, #4]

	val1 = HALF_MM / params_search1.vel_max * 0.001; 			//[s]
 8004f28:	4b5c      	ldr	r3, [pc, #368]	; (800509c <VariableInit+0x2f4>)
 8004f2a:	edd3 7a00 	vldr	s15, [r3]
 8004f2e:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 80050a0 <VariableInit+0x2f8>
 8004f32:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004f36:	ee16 0a90 	vmov	r0, s13
 8004f3a:	f7fb fb05 	bl	8000548 <__aeabi_f2d>
 8004f3e:	a346      	add	r3, pc, #280	; (adr r3, 8005058 <VariableInit+0x2b0>)
 8004f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f44:	f7fb fb58 	bl	80005f8 <__aeabi_dmul>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	460c      	mov	r4, r1
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	4621      	mov	r1, r4
 8004f50:	f7fb fe2a 	bl	8000ba8 <__aeabi_d2f>
 8004f54:	4603      	mov	r3, r0
 8004f56:	607b      	str	r3, [r7, #4]
	params_search1.omega_max = 1.5 * Pi / 2 / val1;				//[rad/s]
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f7fb faf5 	bl	8000548 <__aeabi_f2d>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	460c      	mov	r4, r1
 8004f62:	461a      	mov	r2, r3
 8004f64:	4623      	mov	r3, r4
 8004f66:	a13e      	add	r1, pc, #248	; (adr r1, 8005060 <VariableInit+0x2b8>)
 8004f68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f6c:	f7fb fc6e 	bl	800084c <__aeabi_ddiv>
 8004f70:	4603      	mov	r3, r0
 8004f72:	460c      	mov	r4, r1
 8004f74:	4618      	mov	r0, r3
 8004f76:	4621      	mov	r1, r4
 8004f78:	f7fb fe16 	bl	8000ba8 <__aeabi_d2f>
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	4b47      	ldr	r3, [pc, #284]	; (800509c <VariableInit+0x2f4>)
 8004f80:	609a      	str	r2, [r3, #8]
	params_search1.omega_accel = 3 * params_search1.omega_max / val1; 	//[rad/s/s]
 8004f82:	4b46      	ldr	r3, [pc, #280]	; (800509c <VariableInit+0x2f4>)
 8004f84:	edd3 7a02 	vldr	s15, [r3, #8]
 8004f88:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004f8c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8004f90:	ed97 7a01 	vldr	s14, [r7, #4]
 8004f94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f98:	4b40      	ldr	r3, [pc, #256]	; (800509c <VariableInit+0x2f4>)
 8004f9a:	edc3 7a03 	vstr	s15, [r3, #12]

	params_search1.R90_before = 30;		//35
 8004f9e:	4b3f      	ldr	r3, [pc, #252]	; (800509c <VariableInit+0x2f4>)
 8004fa0:	221e      	movs	r2, #30
 8004fa2:	741a      	strb	r2, [r3, #16]
	params_search1.R90_after = 45;
 8004fa4:	4b3d      	ldr	r3, [pc, #244]	; (800509c <VariableInit+0x2f4>)
 8004fa6:	222d      	movs	r2, #45	; 0x2d
 8004fa8:	745a      	strb	r2, [r3, #17]
	params_search1.L90_before = 35;
 8004faa:	4b3c      	ldr	r3, [pc, #240]	; (800509c <VariableInit+0x2f4>)
 8004fac:	2223      	movs	r2, #35	; 0x23
 8004fae:	749a      	strb	r2, [r3, #18]
	params_search1.L90_after = 50;
 8004fb0:	4b3a      	ldr	r3, [pc, #232]	; (800509c <VariableInit+0x2f4>)
 8004fb2:	2232      	movs	r2, #50	; 0x32
 8004fb4:	74da      	strb	r2, [r3, #19]

//	params_search1.omega_max = 6.0f;			//rad/s
//	params_search1.omega_accel = 25.0f;		//rad/s/s

	/*** ***/
	gain_search1.vel_kpR = 14.0f;		//14.0
 8004fb6:	4b3b      	ldr	r3, [pc, #236]	; (80050a4 <VariableInit+0x2fc>)
 8004fb8:	4a3b      	ldr	r2, [pc, #236]	; (80050a8 <VariableInit+0x300>)
 8004fba:	601a      	str	r2, [r3, #0]
	gain_search1.vel_kpL = 14.0f;
 8004fbc:	4b39      	ldr	r3, [pc, #228]	; (80050a4 <VariableInit+0x2fc>)
 8004fbe:	4a3a      	ldr	r2, [pc, #232]	; (80050a8 <VariableInit+0x300>)
 8004fc0:	605a      	str	r2, [r3, #4]
	gain_search1.vel_kiR = 0.05f;		//0.05
 8004fc2:	4b38      	ldr	r3, [pc, #224]	; (80050a4 <VariableInit+0x2fc>)
 8004fc4:	4a39      	ldr	r2, [pc, #228]	; (80050ac <VariableInit+0x304>)
 8004fc6:	609a      	str	r2, [r3, #8]
	gain_search1.vel_kiL = 0.05f;
 8004fc8:	4b36      	ldr	r3, [pc, #216]	; (80050a4 <VariableInit+0x2fc>)
 8004fca:	4a38      	ldr	r2, [pc, #224]	; (80050ac <VariableInit+0x304>)
 8004fcc:	60da      	str	r2, [r3, #12]
	gain_search1.omega_kp = 0.01f;		//1.3
 8004fce:	4b35      	ldr	r3, [pc, #212]	; (80050a4 <VariableInit+0x2fc>)
 8004fd0:	4a37      	ldr	r2, [pc, #220]	; (80050b0 <VariableInit+0x308>)
 8004fd2:	611a      	str	r2, [r3, #16]
	gain_search1.omega_ki = 0.0f;		//0.11
 8004fd4:	4b33      	ldr	r3, [pc, #204]	; (80050a4 <VariableInit+0x2fc>)
 8004fd6:	f04f 0200 	mov.w	r2, #0
 8004fda:	615a      	str	r2, [r3, #20]
	gain_search1.wall_kp = 0.00f;
 8004fdc:	4b31      	ldr	r3, [pc, #196]	; (80050a4 <VariableInit+0x2fc>)
 8004fde:	f04f 0200 	mov.w	r2, #0
 8004fe2:	619a      	str	r2, [r3, #24]
	gain_search1.wall_kd = 0.00f;
 8004fe4:	4b2f      	ldr	r3, [pc, #188]	; (80050a4 <VariableInit+0x2fc>)
 8004fe6:	f04f 0200 	mov.w	r2, #0
 8004fea:	61da      	str	r2, [r3, #28]

	setting_params(params_search1);
 8004fec:	4b2b      	ldr	r3, [pc, #172]	; (800509c <VariableInit+0x2f4>)
 8004fee:	691a      	ldr	r2, [r3, #16]
 8004ff0:	9200      	str	r2, [sp, #0]
 8004ff2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004ff4:	f7fe ffb8 	bl	8003f68 <setting_params>
	setting_gain(gain_search1);
 8004ff8:	4c2a      	ldr	r4, [pc, #168]	; (80050a4 <VariableInit+0x2fc>)
 8004ffa:	466d      	mov	r5, sp
 8004ffc:	f104 0310 	add.w	r3, r4, #16
 8005000:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005002:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8005006:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800500a:	f7fe ffc7 	bl	8003f9c <setting_gain>

	/*** centor  ***/
	centor.vel = 0;
 800500e:	4b29      	ldr	r3, [pc, #164]	; (80050b4 <VariableInit+0x30c>)
 8005010:	f04f 0200 	mov.w	r2, #0
 8005014:	601a      	str	r2, [r3, #0]
	centor.vel_target = 0;
 8005016:	4b27      	ldr	r3, [pc, #156]	; (80050b4 <VariableInit+0x30c>)
 8005018:	f04f 0200 	mov.w	r2, #0
 800501c:	605a      	str	r2, [r3, #4]
	centor.omega_deg = 0;
 800501e:	4b25      	ldr	r3, [pc, #148]	; (80050b4 <VariableInit+0x30c>)
 8005020:	f04f 0200 	mov.w	r2, #0
 8005024:	609a      	str	r2, [r3, #8]
	centor.pre_omega_deg = 0;
 8005026:	4b23      	ldr	r3, [pc, #140]	; (80050b4 <VariableInit+0x30c>)
 8005028:	f04f 0200 	mov.w	r2, #0
 800502c:	60da      	str	r2, [r3, #12]
	centor.omega_rad = 0;
 800502e:	4b21      	ldr	r3, [pc, #132]	; (80050b4 <VariableInit+0x30c>)
 8005030:	f04f 0200 	mov.w	r2, #0
 8005034:	611a      	str	r2, [r3, #16]
	centor.omega_dir = 0;
 8005036:	4b1f      	ldr	r3, [pc, #124]	; (80050b4 <VariableInit+0x30c>)
 8005038:	2200      	movs	r2, #0
 800503a:	751a      	strb	r2, [r3, #20]
	centor.distance = 0;
 800503c:	4b1d      	ldr	r3, [pc, #116]	; (80050b4 <VariableInit+0x30c>)
 800503e:	f04f 0200 	mov.w	r2, #0
 8005042:	619a      	str	r2, [r3, #24]
	centor.angle = 0;
 8005044:	4b1b      	ldr	r3, [pc, #108]	; (80050b4 <VariableInit+0x30c>)
 8005046:	f04f 0200 	mov.w	r2, #0
 800504a:	61da      	str	r2, [r3, #28]

	omega.dif = 0;
 800504c:	4b12      	ldr	r3, [pc, #72]	; (8005098 <VariableInit+0x2f0>)
 800504e:	f04f 0200 	mov.w	r2, #0
 8005052:	e031      	b.n	80050b8 <VariableInit+0x310>
 8005054:	f3af 8000 	nop.w
 8005058:	d2f1a9fc 	.word	0xd2f1a9fc
 800505c:	3f50624d 	.word	0x3f50624d
 8005060:	70000000 	.word	0x70000000
 8005064:	4002d97c 	.word	0x4002d97c
 8005068:	20000714 	.word	0x20000714
 800506c:	200005f4 	.word	0x200005f4
 8005070:	200004a8 	.word	0x200004a8
 8005074:	20000430 	.word	0x20000430
 8005078:	20000424 	.word	0x20000424
 800507c:	20000470 	.word	0x20000470
 8005080:	2000048c 	.word	0x2000048c
 8005084:	20000712 	.word	0x20000712
 8005088:	20000700 	.word	0x20000700
 800508c:	20000458 	.word	0x20000458
 8005090:	20000298 	.word	0x20000298
 8005094:	200003b8 	.word	0x200003b8
 8005098:	200004b8 	.word	0x200004b8
 800509c:	20000444 	.word	0x20000444
 80050a0:	42b40000 	.word	0x42b40000
 80050a4:	200004d0 	.word	0x200004d0
 80050a8:	41600000 	.word	0x41600000
 80050ac:	3d4ccccd 	.word	0x3d4ccccd
 80050b0:	3c23d70a 	.word	0x3c23d70a
 80050b4:	20000724 	.word	0x20000724
 80050b8:	605a      	str	r2, [r3, #4]
	omega.p_out = omega.i_out = 0;
 80050ba:	f04f 0300 	mov.w	r3, #0
 80050be:	4a21      	ldr	r2, [pc, #132]	; (8005144 <VariableInit+0x39c>)
 80050c0:	60d3      	str	r3, [r2, #12]
 80050c2:	4a20      	ldr	r2, [pc, #128]	; (8005144 <VariableInit+0x39c>)
 80050c4:	6093      	str	r3, [r2, #8]
	gyro_base = 0;
 80050c6:	4b20      	ldr	r3, [pc, #128]	; (8005148 <VariableInit+0x3a0>)
 80050c8:	f04f 0200 	mov.w	r2, #0
 80050cc:	601a      	str	r2, [r3, #0]

	/*** omega_ctrl ***/
	centor.angle = 0;
 80050ce:	4b1f      	ldr	r3, [pc, #124]	; (800514c <VariableInit+0x3a4>)
 80050d0:	f04f 0200 	mov.w	r2, #0
 80050d4:	61da      	str	r2, [r3, #28]

	maxindex_w = val1 / 3;					//
 80050d6:	ed97 7a01 	vldr	s14, [r7, #4]
 80050da:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80050de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80050e2:	4b1b      	ldr	r3, [pc, #108]	; (8005150 <VariableInit+0x3a8>)
 80050e4:	edc3 7a00 	vstr	s15, [r3]
	minindex = 0;						//
 80050e8:	4b1a      	ldr	r3, [pc, #104]	; (8005154 <VariableInit+0x3ac>)
 80050ea:	f04f 0200 	mov.w	r2, #0
 80050ee:	601a      	str	r2, [r3, #0]

	/*   */
	maxindex = params_now.vel_max / params_now.accel;	//
 80050f0:	4b19      	ldr	r3, [pc, #100]	; (8005158 <VariableInit+0x3b0>)
 80050f2:	edd3 6a00 	vldr	s13, [r3]
 80050f6:	4b18      	ldr	r3, [pc, #96]	; (8005158 <VariableInit+0x3b0>)
 80050f8:	ed93 7a01 	vldr	s14, [r3, #4]
 80050fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005100:	4b16      	ldr	r3, [pc, #88]	; (800515c <VariableInit+0x3b4>)
 8005102:	edc3 7a00 	vstr	s15, [r3]
	minindex = 0;						//
 8005106:	4b13      	ldr	r3, [pc, #76]	; (8005154 <VariableInit+0x3ac>)
 8005108:	f04f 0200 	mov.w	r2, #0
 800510c:	601a      	str	r2, [r3, #0]

	//--------
//	minindex = MINSPEED_S;			//     MINSPEED_Sglobal.h
	MF.FLAGS = 0x80;			//  0x80=0b10000000
 800510e:	4b14      	ldr	r3, [pc, #80]	; (8005160 <VariableInit+0x3b8>)
 8005110:	2280      	movs	r2, #128	; 0x80
 8005112:	801a      	strh	r2, [r3, #0]

	//--------
	goal_x = GOAL_X;        		//GOAL_Xglobal.h
 8005114:	4b13      	ldr	r3, [pc, #76]	; (8005164 <VariableInit+0x3bc>)
 8005116:	2202      	movs	r2, #2
 8005118:	801a      	strh	r2, [r3, #0]
	goal_y = GOAL_Y;        		//GOAL_Yglobal.h
 800511a:	4b13      	ldr	r3, [pc, #76]	; (8005168 <VariableInit+0x3c0>)
 800511c:	2201      	movs	r2, #1
 800511e:	801a      	strh	r2, [r3, #0]
	map_Init();				//
 8005120:	f000 ff2a 	bl	8005f78 <map_Init>
	PRELOC.PLANE = 0x00;			//
 8005124:	4b11      	ldr	r3, [pc, #68]	; (800516c <VariableInit+0x3c4>)
 8005126:	2200      	movs	r2, #0
 8005128:	701a      	strb	r2, [r3, #0]
	m_dir = 0;				//
 800512a:	4b11      	ldr	r3, [pc, #68]	; (8005170 <VariableInit+0x3c8>)
 800512c:	2200      	movs	r2, #0
 800512e:	701a      	strb	r2, [r3, #0]

	Kvolt = MASS / 2 * DIA_SQUR_mm / DIA_PINI_mm * DIA_WHEEL_mm / Ktolk * Rmotor; //
 8005130:	4b10      	ldr	r3, [pc, #64]	; (8005174 <VariableInit+0x3cc>)
 8005132:	4a11      	ldr	r2, [pc, #68]	; (8005178 <VariableInit+0x3d0>)
 8005134:	601a      	str	r2, [r3, #0]
	Kxr =  -DIA_WHEEL_mm * (DIA_PINI_mm / DIA_SQUR_mm) * 2 * Pi / 4096;	      //
 8005136:	4b11      	ldr	r3, [pc, #68]	; (800517c <VariableInit+0x3d4>)
 8005138:	4a11      	ldr	r2, [pc, #68]	; (8005180 <VariableInit+0x3d8>)
 800513a:	601a      	str	r2, [r3, #0]
		log.test4[i] = 0;
		log.test5[i] = 0;
		log.test6[i] = 0;
	}
*/
}
 800513c:	bf00      	nop
 800513e:	3708      	adds	r7, #8
 8005140:	46bd      	mov	sp, r7
 8005142:	bdb0      	pop	{r4, r5, r7, pc}
 8005144:	200004b8 	.word	0x200004b8
 8005148:	20000400 	.word	0x20000400
 800514c:	20000724 	.word	0x20000724
 8005150:	20000414 	.word	0x20000414
 8005154:	20000404 	.word	0x20000404
 8005158:	20000494 	.word	0x20000494
 800515c:	20000720 	.word	0x20000720
 8005160:	20000710 	.word	0x20000710
 8005164:	2000046c 	.word	0x2000046c
 8005168:	2000041e 	.word	0x2000041e
 800516c:	200003fc 	.word	0x200003fc
 8005170:	200004f0 	.word	0x200004f0
 8005174:	20000718 	.word	0x20000718
 8005178:	3fae0297 	.word	0x3fae0297
 800517c:	20000488 	.word	0x20000488
 8005180:	bb84205c 	.word	0xbb84205c
 8005184:	00000000 	.word	0x00000000

08005188 <HAL_TIM_PeriodElapsedCallback>:
#include <Mouse/global.h>
#include "tim.h"
#include "adc.h"
#include "Mouse/sensor.h"

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8005188:	b5b0      	push	{r4, r5, r7, lr}
 800518a:	b082      	sub	sp, #8
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == htim6.Instance){
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	4ba0      	ldr	r3, [pc, #640]	; (8005418 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	429a      	cmp	r2, r3
 800519a:	f040 81b4 	bne.w	8005506 <HAL_TIM_PeriodElapsedCallback+0x37e>
		HAL_GPIO_WritePin(LED_FL_GPIO_Port, LED_FL_Pin,0);
*/
//		int r_threshold = 0;
//		int l_threshold = 0;

		HAL_GPIO_WritePin(LED_FL_GPIO_Port, LED_FL_Pin,SET);
 800519e:	2201      	movs	r2, #1
 80051a0:	2180      	movs	r1, #128	; 0x80
 80051a2:	489e      	ldr	r0, [pc, #632]	; (800541c <HAL_TIM_PeriodElapsedCallback+0x294>)
 80051a4:	f7fc fc72 	bl	8001a8c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_FF_GPIO_Port, LED_FF_Pin,SET);
 80051a8:	2201      	movs	r2, #1
 80051aa:	2108      	movs	r1, #8
 80051ac:	489b      	ldr	r0, [pc, #620]	; (800541c <HAL_TIM_PeriodElapsedCallback+0x294>)
 80051ae:	f7fc fc6d 	bl	8001a8c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_FR_GPIO_Port, LED_FR_Pin,SET);
 80051b2:	2201      	movs	r2, #1
 80051b4:	2104      	movs	r1, #4
 80051b6:	489a      	ldr	r0, [pc, #616]	; (8005420 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80051b8:	f7fc fc68 	bl	8001a8c <HAL_GPIO_WritePin>


		switch(tp){
 80051bc:	4b99      	ldr	r3, [pc, #612]	; (8005424 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80051be:	781b      	ldrb	r3, [r3, #0]
 80051c0:	2b03      	cmp	r3, #3
 80051c2:	f200 8184 	bhi.w	80054ce <HAL_TIM_PeriodElapsedCallback+0x346>
 80051c6:	a201      	add	r2, pc, #4	; (adr r2, 80051cc <HAL_TIM_PeriodElapsedCallback+0x44>)
 80051c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051cc:	080051dd 	.word	0x080051dd
 80051d0:	080054cf 	.word	0x080054cf
 80051d4:	08005203 	.word	0x08005203
 80051d8:	080052a5 	.word	0x080052a5
			case 0:
/*				HAL_GPIO_WritePin(LED_FL_GPIO_Port, LED_FL_Pin,SET);
				HAL_GPIO_WritePin(LED_FF_GPIO_Port, LED_FF_Pin,SET);
				HAL_GPIO_WritePin(LED_FR_GPIO_Port, LED_FR_Pin,SET);
*/
				Tim6WaitUs(40);
 80051dc:	2028      	movs	r0, #40	; 0x28
 80051de:	f001 fd43 	bl	8006c68 <Tim6WaitUs>

/*				wall_fl.val = get_adc_value(&hadc1,ADC_CHANNEL_5);
				wall_ff.val = get_adc_value(&hadc1,ADC_CHANNEL_2);
				wall_fr.val = get_adc_value(&hadc1,ADC_CHANNEL_0);
*/
				HAL_GPIO_WritePin(LED_FL_GPIO_Port, LED_FL_Pin,RESET);
 80051e2:	2200      	movs	r2, #0
 80051e4:	2180      	movs	r1, #128	; 0x80
 80051e6:	488d      	ldr	r0, [pc, #564]	; (800541c <HAL_TIM_PeriodElapsedCallback+0x294>)
 80051e8:	f7fc fc50 	bl	8001a8c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED_FF_GPIO_Port, LED_FF_Pin,RESET);
 80051ec:	2200      	movs	r2, #0
 80051ee:	2108      	movs	r1, #8
 80051f0:	488a      	ldr	r0, [pc, #552]	; (800541c <HAL_TIM_PeriodElapsedCallback+0x294>)
 80051f2:	f7fc fc4b 	bl	8001a8c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED_FR_GPIO_Port, LED_FR_Pin,RESET);
 80051f6:	2200      	movs	r2, #0
 80051f8:	2104      	movs	r1, #4
 80051fa:	4889      	ldr	r0, [pc, #548]	; (8005420 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80051fc:	f7fc fc46 	bl	8001a8c <HAL_GPIO_WritePin>
				wall_l.diff = wall_l.pre - wall_l.dif;

				wall_r.pre = wall_r.dif;
				wall_l.pre = wall_l.dif;
*/
				break;
 8005200:	e165      	b.n	80054ce <HAL_TIM_PeriodElapsedCallback+0x346>
			case 2:
/*					pin_write(PE0,0);
					pin_write(PE2,0);
					pin_write(PE4,0);
*/
					centor.omega_deg = GyroRead();
 8005202:	f7fe ff9d 	bl	8004140 <GyroRead>
 8005206:	eef0 7a40 	vmov.f32	s15, s0
 800520a:	4b87      	ldr	r3, [pc, #540]	; (8005428 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 800520c:	edc3 7a02 	vstr	s15, [r3, #8]
					centor.omega_rad = centor.omega_deg * KW;
 8005210:	4b85      	ldr	r3, [pc, #532]	; (8005428 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	4618      	mov	r0, r3
 8005216:	f7fb f997 	bl	8000548 <__aeabi_f2d>
 800521a:	a37b      	add	r3, pc, #492	; (adr r3, 8005408 <HAL_TIM_PeriodElapsedCallback+0x280>)
 800521c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005220:	f7fb f9ea 	bl	80005f8 <__aeabi_dmul>
 8005224:	4603      	mov	r3, r0
 8005226:	460c      	mov	r4, r1
 8005228:	4618      	mov	r0, r3
 800522a:	4621      	mov	r1, r4
 800522c:	f7fb fcbc 	bl	8000ba8 <__aeabi_d2f>
 8005230:	4602      	mov	r2, r0
 8005232:	4b7d      	ldr	r3, [pc, #500]	; (8005428 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8005234:	611a      	str	r2, [r3, #16]
					centor.angle += (centor.omega_deg + centor.pre_omega_deg) * 0.5 * 0.001;
 8005236:	4b7c      	ldr	r3, [pc, #496]	; (8005428 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8005238:	ed93 7a02 	vldr	s14, [r3, #8]
 800523c:	4b7a      	ldr	r3, [pc, #488]	; (8005428 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 800523e:	edd3 7a03 	vldr	s15, [r3, #12]
 8005242:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005246:	ee17 0a90 	vmov	r0, s15
 800524a:	f7fb f97d 	bl	8000548 <__aeabi_f2d>
 800524e:	f04f 0200 	mov.w	r2, #0
 8005252:	4b76      	ldr	r3, [pc, #472]	; (800542c <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8005254:	f7fb f9d0 	bl	80005f8 <__aeabi_dmul>
 8005258:	4603      	mov	r3, r0
 800525a:	460c      	mov	r4, r1
 800525c:	4618      	mov	r0, r3
 800525e:	4621      	mov	r1, r4
 8005260:	a36b      	add	r3, pc, #428	; (adr r3, 8005410 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8005262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005266:	f7fb f9c7 	bl	80005f8 <__aeabi_dmul>
 800526a:	4603      	mov	r3, r0
 800526c:	460c      	mov	r4, r1
 800526e:	4625      	mov	r5, r4
 8005270:	461c      	mov	r4, r3
 8005272:	4b6d      	ldr	r3, [pc, #436]	; (8005428 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8005274:	69db      	ldr	r3, [r3, #28]
 8005276:	4618      	mov	r0, r3
 8005278:	f7fb f966 	bl	8000548 <__aeabi_f2d>
 800527c:	4602      	mov	r2, r0
 800527e:	460b      	mov	r3, r1
 8005280:	4620      	mov	r0, r4
 8005282:	4629      	mov	r1, r5
 8005284:	f7fb f802 	bl	800028c <__adddf3>
 8005288:	4603      	mov	r3, r0
 800528a:	460c      	mov	r4, r1
 800528c:	4618      	mov	r0, r3
 800528e:	4621      	mov	r1, r4
 8005290:	f7fb fc8a 	bl	8000ba8 <__aeabi_d2f>
 8005294:	4602      	mov	r2, r0
 8005296:	4b64      	ldr	r3, [pc, #400]	; (8005428 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8005298:	61da      	str	r2, [r3, #28]
					centor.pre_omega_deg = centor.omega_deg;
 800529a:	4b63      	ldr	r3, [pc, #396]	; (8005428 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	4a62      	ldr	r2, [pc, #392]	; (8005428 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80052a0:	60d3      	str	r3, [r2, #12]

					break;
 80052a2:	e114      	b.n	80054ce <HAL_TIM_PeriodElapsedCallback+0x346>
		//--------
			case 3:
		//========
			//--------
					if(MF.FLAG.VCTRL){
 80052a4:	4b62      	ldr	r3, [pc, #392]	; (8005430 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 80052a6:	785b      	ldrb	r3, [r3, #1]
 80052a8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d06b      	beq.n	800538a <HAL_TIM_PeriodElapsedCallback+0x202>
						if(MF.FLAG.DECL){
 80052b2:	4b5f      	ldr	r3, [pc, #380]	; (8005430 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 80052b4:	781b      	ldrb	r3, [r3, #0]
 80052b6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d02c      	beq.n	800531a <HAL_TIM_PeriodElapsedCallback+0x192>
							centor.vel_target -= params_now.accel * 0.001;
 80052c0:	4b5c      	ldr	r3, [pc, #368]	; (8005434 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	4618      	mov	r0, r3
 80052c6:	f7fb f93f 	bl	8000548 <__aeabi_f2d>
 80052ca:	a351      	add	r3, pc, #324	; (adr r3, 8005410 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80052cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d0:	f7fb f992 	bl	80005f8 <__aeabi_dmul>
 80052d4:	4603      	mov	r3, r0
 80052d6:	460c      	mov	r4, r1
 80052d8:	4625      	mov	r5, r4
 80052da:	461c      	mov	r4, r3
 80052dc:	4b52      	ldr	r3, [pc, #328]	; (8005428 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	4618      	mov	r0, r3
 80052e2:	f7fb f931 	bl	8000548 <__aeabi_f2d>
 80052e6:	4622      	mov	r2, r4
 80052e8:	462b      	mov	r3, r5
 80052ea:	f7fa ffcd 	bl	8000288 <__aeabi_dsub>
 80052ee:	4603      	mov	r3, r0
 80052f0:	460c      	mov	r4, r1
 80052f2:	4618      	mov	r0, r3
 80052f4:	4621      	mov	r1, r4
 80052f6:	f7fb fc57 	bl	8000ba8 <__aeabi_d2f>
 80052fa:	4602      	mov	r2, r0
 80052fc:	4b4a      	ldr	r3, [pc, #296]	; (8005428 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80052fe:	605a      	str	r2, [r3, #4]
							if(centor.vel_target < 0){
 8005300:	4b49      	ldr	r3, [pc, #292]	; (8005428 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8005302:	edd3 7a01 	vldr	s15, [r3, #4]
 8005306:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800530a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800530e:	d53c      	bpl.n	800538a <HAL_TIM_PeriodElapsedCallback+0x202>
								centor.vel_target = 0.0f;
 8005310:	4b45      	ldr	r3, [pc, #276]	; (8005428 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8005312:	f04f 0200 	mov.w	r2, #0
 8005316:	605a      	str	r2, [r3, #4]
 8005318:	e037      	b.n	800538a <HAL_TIM_PeriodElapsedCallback+0x202>
							}
						} else if(MF.FLAG.ACCL){
 800531a:	4b45      	ldr	r3, [pc, #276]	; (8005430 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005322:	b2db      	uxtb	r3, r3
 8005324:	2b00      	cmp	r3, #0
 8005326:	d030      	beq.n	800538a <HAL_TIM_PeriodElapsedCallback+0x202>
							centor.vel_target += params_now.accel * 0.001;
 8005328:	4b42      	ldr	r3, [pc, #264]	; (8005434 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	4618      	mov	r0, r3
 800532e:	f7fb f90b 	bl	8000548 <__aeabi_f2d>
 8005332:	a337      	add	r3, pc, #220	; (adr r3, 8005410 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8005334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005338:	f7fb f95e 	bl	80005f8 <__aeabi_dmul>
 800533c:	4603      	mov	r3, r0
 800533e:	460c      	mov	r4, r1
 8005340:	4625      	mov	r5, r4
 8005342:	461c      	mov	r4, r3
 8005344:	4b38      	ldr	r3, [pc, #224]	; (8005428 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	4618      	mov	r0, r3
 800534a:	f7fb f8fd 	bl	8000548 <__aeabi_f2d>
 800534e:	4602      	mov	r2, r0
 8005350:	460b      	mov	r3, r1
 8005352:	4620      	mov	r0, r4
 8005354:	4629      	mov	r1, r5
 8005356:	f7fa ff99 	bl	800028c <__adddf3>
 800535a:	4603      	mov	r3, r0
 800535c:	460c      	mov	r4, r1
 800535e:	4618      	mov	r0, r3
 8005360:	4621      	mov	r1, r4
 8005362:	f7fb fc21 	bl	8000ba8 <__aeabi_d2f>
 8005366:	4602      	mov	r2, r0
 8005368:	4b2f      	ldr	r3, [pc, #188]	; (8005428 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 800536a:	605a      	str	r2, [r3, #4]
							if(centor.vel_target > params_now.vel_max){
 800536c:	4b2e      	ldr	r3, [pc, #184]	; (8005428 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 800536e:	ed93 7a01 	vldr	s14, [r3, #4]
 8005372:	4b30      	ldr	r3, [pc, #192]	; (8005434 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8005374:	edd3 7a00 	vldr	s15, [r3]
 8005378:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800537c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005380:	dd03      	ble.n	800538a <HAL_TIM_PeriodElapsedCallback+0x202>
								centor.vel_target = params_now.vel_max;
 8005382:	4b2c      	ldr	r3, [pc, #176]	; (8005434 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a28      	ldr	r2, [pc, #160]	; (8005428 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8005388:	6053      	str	r3, [r2, #4]
							}
						}
					}

					if(MF.FLAG.WCTRL){
 800538a:	4b29      	ldr	r3, [pc, #164]	; (8005430 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800538c:	785b      	ldrb	r3, [r3, #1]
 800538e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005392:	b2db      	uxtb	r3, r3
 8005394:	2b00      	cmp	r3, #0
 8005396:	f000 8089 	beq.w	80054ac <HAL_TIM_PeriodElapsedCallback+0x324>
						if(MF.FLAG.WDECL){
 800539a:	4b25      	ldr	r3, [pc, #148]	; (8005430 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800539c:	785b      	ldrb	r3, [r3, #1]
 800539e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d049      	beq.n	800543c <HAL_TIM_PeriodElapsedCallback+0x2b4>
							omega.target -= params_now.omega_accel * 0.001;
 80053a8:	4b22      	ldr	r3, [pc, #136]	; (8005434 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	4618      	mov	r0, r3
 80053ae:	f7fb f8cb 	bl	8000548 <__aeabi_f2d>
 80053b2:	a317      	add	r3, pc, #92	; (adr r3, 8005410 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80053b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b8:	f7fb f91e 	bl	80005f8 <__aeabi_dmul>
 80053bc:	4603      	mov	r3, r0
 80053be:	460c      	mov	r4, r1
 80053c0:	4625      	mov	r5, r4
 80053c2:	461c      	mov	r4, r3
 80053c4:	4b1c      	ldr	r3, [pc, #112]	; (8005438 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4618      	mov	r0, r3
 80053ca:	f7fb f8bd 	bl	8000548 <__aeabi_f2d>
 80053ce:	4622      	mov	r2, r4
 80053d0:	462b      	mov	r3, r5
 80053d2:	f7fa ff59 	bl	8000288 <__aeabi_dsub>
 80053d6:	4603      	mov	r3, r0
 80053d8:	460c      	mov	r4, r1
 80053da:	4618      	mov	r0, r3
 80053dc:	4621      	mov	r1, r4
 80053de:	f7fb fbe3 	bl	8000ba8 <__aeabi_d2f>
 80053e2:	4602      	mov	r2, r0
 80053e4:	4b14      	ldr	r3, [pc, #80]	; (8005438 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80053e6:	601a      	str	r2, [r3, #0]
							if(omega.target < 0.0f){
 80053e8:	4b13      	ldr	r3, [pc, #76]	; (8005438 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80053ea:	edd3 7a00 	vldr	s15, [r3]
 80053ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80053f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053f6:	d559      	bpl.n	80054ac <HAL_TIM_PeriodElapsedCallback+0x324>
								omega.target = 0.0f;
 80053f8:	4b0f      	ldr	r3, [pc, #60]	; (8005438 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80053fa:	f04f 0200 	mov.w	r2, #0
 80053fe:	601a      	str	r2, [r3, #0]
 8005400:	e054      	b.n	80054ac <HAL_TIM_PeriodElapsedCallback+0x324>
 8005402:	bf00      	nop
 8005404:	f3af 8000 	nop.w
 8005408:	9691a75d 	.word	0x9691a75d
 800540c:	3f91dbca 	.word	0x3f91dbca
 8005410:	d2f1a9fc 	.word	0xd2f1a9fc
 8005414:	3f50624d 	.word	0x3f50624d
 8005418:	2000089c 	.word	0x2000089c
 800541c:	40020000 	.word	0x40020000
 8005420:	40020800 	.word	0x40020800
 8005424:	20000714 	.word	0x20000714
 8005428:	20000724 	.word	0x20000724
 800542c:	3fe00000 	.word	0x3fe00000
 8005430:	20000710 	.word	0x20000710
 8005434:	20000494 	.word	0x20000494
 8005438:	200004b8 	.word	0x200004b8
							}
						}
						else if(MF.FLAG.WACCL){
 800543c:	4b36      	ldr	r3, [pc, #216]	; (8005518 <HAL_TIM_PeriodElapsedCallback+0x390>)
 800543e:	785b      	ldrb	r3, [r3, #1]
 8005440:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005444:	b2db      	uxtb	r3, r3
 8005446:	2b00      	cmp	r3, #0
 8005448:	d030      	beq.n	80054ac <HAL_TIM_PeriodElapsedCallback+0x324>
							omega.target += params_now.omega_accel * 0.001;
 800544a:	4b34      	ldr	r3, [pc, #208]	; (800551c <HAL_TIM_PeriodElapsedCallback+0x394>)
 800544c:	68db      	ldr	r3, [r3, #12]
 800544e:	4618      	mov	r0, r3
 8005450:	f7fb f87a 	bl	8000548 <__aeabi_f2d>
 8005454:	a32e      	add	r3, pc, #184	; (adr r3, 8005510 <HAL_TIM_PeriodElapsedCallback+0x388>)
 8005456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800545a:	f7fb f8cd 	bl	80005f8 <__aeabi_dmul>
 800545e:	4603      	mov	r3, r0
 8005460:	460c      	mov	r4, r1
 8005462:	4625      	mov	r5, r4
 8005464:	461c      	mov	r4, r3
 8005466:	4b2e      	ldr	r3, [pc, #184]	; (8005520 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4618      	mov	r0, r3
 800546c:	f7fb f86c 	bl	8000548 <__aeabi_f2d>
 8005470:	4602      	mov	r2, r0
 8005472:	460b      	mov	r3, r1
 8005474:	4620      	mov	r0, r4
 8005476:	4629      	mov	r1, r5
 8005478:	f7fa ff08 	bl	800028c <__adddf3>
 800547c:	4603      	mov	r3, r0
 800547e:	460c      	mov	r4, r1
 8005480:	4618      	mov	r0, r3
 8005482:	4621      	mov	r1, r4
 8005484:	f7fb fb90 	bl	8000ba8 <__aeabi_d2f>
 8005488:	4602      	mov	r2, r0
 800548a:	4b25      	ldr	r3, [pc, #148]	; (8005520 <HAL_TIM_PeriodElapsedCallback+0x398>)
 800548c:	601a      	str	r2, [r3, #0]
							if(omega.target > params_now.omega_max){
 800548e:	4b24      	ldr	r3, [pc, #144]	; (8005520 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8005490:	ed93 7a00 	vldr	s14, [r3]
 8005494:	4b21      	ldr	r3, [pc, #132]	; (800551c <HAL_TIM_PeriodElapsedCallback+0x394>)
 8005496:	edd3 7a02 	vldr	s15, [r3, #8]
 800549a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800549e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054a2:	dd03      	ble.n	80054ac <HAL_TIM_PeriodElapsedCallback+0x324>
								omega.target = params_now.omega_max;
 80054a4:	4b1d      	ldr	r3, [pc, #116]	; (800551c <HAL_TIM_PeriodElapsedCallback+0x394>)
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	4a1d      	ldr	r2, [pc, #116]	; (8005520 <HAL_TIM_PeriodElapsedCallback+0x398>)
 80054aa:	6013      	str	r3, [r2, #0]
							}
						}
					}

		//Cntrol Flag Enabled
					if(MF.FLAG.CTRL){
 80054ac:	4b1a      	ldr	r3, [pc, #104]	; (8005518 <HAL_TIM_PeriodElapsedCallback+0x390>)
 80054ae:	781b      	ldrb	r3, [r3, #0]
 80054b0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d004      	beq.n	80054c4 <HAL_TIM_PeriodElapsedCallback+0x33c>
						pre_dif_total = dif_total;

						if(targ_vel < 0.2){
							sen_ctrl = 0;
						}
			*/			sen_ctrl = 0;
 80054ba:	4b1a      	ldr	r3, [pc, #104]	; (8005524 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 80054bc:	f04f 0200 	mov.w	r2, #0
 80054c0:	601a      	str	r2, [r3, #0]
					}else {
						sen_ctrl = 0;
					}

					break;
 80054c2:	e003      	b.n	80054cc <HAL_TIM_PeriodElapsedCallback+0x344>
						sen_ctrl = 0;
 80054c4:	4b17      	ldr	r3, [pc, #92]	; (8005524 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 80054c6:	f04f 0200 	mov.w	r2, #0
 80054ca:	601a      	str	r2, [r3, #0]
					break;
 80054cc:	bf00      	nop
				}

	//========
	tp = (tp+1) % 4;
 80054ce:	4b16      	ldr	r3, [pc, #88]	; (8005528 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 80054d0:	781b      	ldrb	r3, [r3, #0]
 80054d2:	3301      	adds	r3, #1
 80054d4:	425a      	negs	r2, r3
 80054d6:	f003 0303 	and.w	r3, r3, #3
 80054da:	f002 0203 	and.w	r2, r2, #3
 80054de:	bf58      	it	pl
 80054e0:	4253      	negpl	r3, r2
 80054e2:	b2da      	uxtb	r2, r3
 80054e4:	4b10      	ldr	r3, [pc, #64]	; (8005528 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 80054e6:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LED_FL_GPIO_Port, LED_FL_Pin,SET);
 80054e8:	2201      	movs	r2, #1
 80054ea:	2180      	movs	r1, #128	; 0x80
 80054ec:	480f      	ldr	r0, [pc, #60]	; (800552c <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 80054ee:	f7fc facd 	bl	8001a8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_FF_GPIO_Port, LED_FF_Pin,SET);
 80054f2:	2201      	movs	r2, #1
 80054f4:	2108      	movs	r1, #8
 80054f6:	480d      	ldr	r0, [pc, #52]	; (800552c <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 80054f8:	f7fc fac8 	bl	8001a8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_FR_GPIO_Port, LED_FR_Pin,SET);
 80054fc:	2201      	movs	r2, #1
 80054fe:	2104      	movs	r1, #4
 8005500:	480b      	ldr	r0, [pc, #44]	; (8005530 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 8005502:	f7fc fac3 	bl	8001a8c <HAL_GPIO_WritePin>
	if(htim->Instance == htim1.Instance){
	}
	if(htim->Instance == htim2.Instance){
	}

}
 8005506:	bf00      	nop
 8005508:	3708      	adds	r7, #8
 800550a:	46bd      	mov	sp, r7
 800550c:	bdb0      	pop	{r4, r5, r7, pc}
 800550e:	bf00      	nop
 8005510:	d2f1a9fc 	.word	0xd2f1a9fc
 8005514:	3f50624d 	.word	0x3f50624d
 8005518:	20000710 	.word	0x20000710
 800551c:	20000494 	.word	0x20000494
 8005520:	200004b8 	.word	0x200004b8
 8005524:	2000043c 	.word	0x2000043c
 8005528:	20000714 	.word	0x20000714
 800552c:	40020000 	.word	0x40020000
 8005530:	40020800 	.word	0x40020800

08005534 <LedDisplay>:
#include <Mouse/port.h>
#include "main.h"

void LedDisplay(uint8_t *led)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b082      	sub	sp, #8
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, *led&0x01);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	781b      	ldrb	r3, [r3, #0]
 8005540:	f003 0301 	and.w	r3, r3, #1
 8005544:	b2db      	uxtb	r3, r3
 8005546:	461a      	mov	r2, r3
 8005548:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800554c:	4818      	ldr	r0, [pc, #96]	; (80055b0 <LedDisplay+0x7c>)
 800554e:	f7fc fa9d 	bl	8001a8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, *led&0x02);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	781b      	ldrb	r3, [r3, #0]
 8005556:	f003 0302 	and.w	r3, r3, #2
 800555a:	b2db      	uxtb	r3, r3
 800555c:	461a      	mov	r2, r3
 800555e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005562:	4813      	ldr	r0, [pc, #76]	; (80055b0 <LedDisplay+0x7c>)
 8005564:	f7fc fa92 	bl	8001a8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, *led&0x04);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	781b      	ldrb	r3, [r3, #0]
 800556c:	f003 0304 	and.w	r3, r3, #4
 8005570:	b2db      	uxtb	r3, r3
 8005572:	461a      	mov	r2, r3
 8005574:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005578:	480e      	ldr	r0, [pc, #56]	; (80055b4 <LedDisplay+0x80>)
 800557a:	f7fc fa87 	bl	8001a8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, *led&0x08);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	781b      	ldrb	r3, [r3, #0]
 8005582:	f003 0308 	and.w	r3, r3, #8
 8005586:	b2db      	uxtb	r3, r3
 8005588:	461a      	mov	r2, r3
 800558a:	2110      	movs	r1, #16
 800558c:	4808      	ldr	r0, [pc, #32]	; (80055b0 <LedDisplay+0x7c>)
 800558e:	f7fc fa7d 	bl	8001a8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, *led&0x10);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	781b      	ldrb	r3, [r3, #0]
 8005596:	f003 0310 	and.w	r3, r3, #16
 800559a:	b2db      	uxtb	r3, r3
 800559c:	461a      	mov	r2, r3
 800559e:	2120      	movs	r1, #32
 80055a0:	4803      	ldr	r0, [pc, #12]	; (80055b0 <LedDisplay+0x7c>)
 80055a2:	f7fc fa73 	bl	8001a8c <HAL_GPIO_WritePin>

}
 80055a6:	bf00      	nop
 80055a8:	3708      	adds	r7, #8
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	40020400 	.word	0x40020400
 80055b4:	40020800 	.word	0x40020800

080055b8 <searchA>:
//searchA
//	goal
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void searchA(){												//
 80055b8:	b580      	push	{r7, lr}
 80055ba:	af00      	add	r7, sp, #0

	//========
	map_Init();												//
 80055bc:	f000 fcdc 	bl	8005f78 <map_Init>

	//========
	m_step = r_cnt = 0;										//
 80055c0:	4b4a      	ldr	r3, [pc, #296]	; (80056ec <searchA+0x134>)
 80055c2:	2200      	movs	r2, #0
 80055c4:	701a      	strb	r2, [r3, #0]
 80055c6:	4b49      	ldr	r3, [pc, #292]	; (80056ec <searchA+0x134>)
 80055c8:	781a      	ldrb	r2, [r3, #0]
 80055ca:	4b49      	ldr	r3, [pc, #292]	; (80056f0 <searchA+0x138>)
 80055cc:	701a      	strb	r2, [r3, #0]
	get_wall_info();										//, 
 80055ce:	f001 fa67 	bl	8006aa0 <get_wall_info>
	write_map();											//
 80055d2:	f000 fd3d 	bl	8006050 <write_map>
	make_smap();											//
 80055d6:	f000 fea9 	bl	800632c <make_smap>
	make_route_NESW();											//(route)
 80055da:	f000 ffaf 	bl	800653c <make_route_NESW>
	sensor_start();
 80055de:	f001 fabd 	bl	8006b5c <sensor_start>
	//uart_printf("ad_l: %4d ad_fl:%4d ad_ff:%4d  ad_fr:%4d ad_r:%4d\r\n ", ad_l, ad_fl, ad_ff, ad_fr, ad_r);
	//========
	do{

		//--------
		switch(route[r_cnt++]){								//route
 80055e2:	4b42      	ldr	r3, [pc, #264]	; (80056ec <searchA+0x134>)
 80055e4:	781b      	ldrb	r3, [r3, #0]
 80055e6:	1c5a      	adds	r2, r3, #1
 80055e8:	b2d1      	uxtb	r1, r2
 80055ea:	4a40      	ldr	r2, [pc, #256]	; (80056ec <searchA+0x134>)
 80055ec:	7011      	strb	r1, [r2, #0]
 80055ee:	461a      	mov	r2, r3
 80055f0:	4b40      	ldr	r3, [pc, #256]	; (80056f4 <searchA+0x13c>)
 80055f2:	5c9b      	ldrb	r3, [r3, r2]
 80055f4:	2b22      	cmp	r3, #34	; 0x22
 80055f6:	d024      	beq.n	8005642 <searchA+0x8a>
 80055f8:	2b22      	cmp	r3, #34	; 0x22
 80055fa:	dc02      	bgt.n	8005602 <searchA+0x4a>
 80055fc:	2b11      	cmp	r3, #17
 80055fe:	d038      	beq.n	8005672 <searchA+0xba>
 8005600:	e04f      	b.n	80056a2 <searchA+0xea>
 8005602:	2b44      	cmp	r3, #68	; 0x44
 8005604:	d005      	beq.n	8005612 <searchA+0x5a>
 8005606:	2b88      	cmp	r3, #136	; 0x88
 8005608:	d14b      	bne.n	80056a2 <searchA+0xea>
			//--------
			case 0x88:
				set_dir(FORWARD);
 800560a:	2000      	movs	r0, #0
 800560c:	f7ff fb86 	bl	8004d1c <set_dir>
				//melody(1120,500);
				break;
 8005610:	e047      	b.n	80056a2 <searchA+0xea>
			//--------
			case 0x44:
				turn_R90();									//
 8005612:	f7fe fe15 	bl	8004240 <turn_R90>
				if(wall_l.dif > wall_l.threshold){
 8005616:	4b38      	ldr	r3, [pc, #224]	; (80056f8 <searchA+0x140>)
 8005618:	889b      	ldrh	r3, [r3, #4]
 800561a:	b21b      	sxth	r3, r3
 800561c:	461a      	mov	r2, r3
 800561e:	4b36      	ldr	r3, [pc, #216]	; (80056f8 <searchA+0x140>)
 8005620:	895b      	ldrh	r3, [r3, #10]
 8005622:	b29b      	uxth	r3, r3
 8005624:	429a      	cmp	r2, r3
 8005626:	dd02      	ble.n	800562e <searchA+0x76>
					set_position(1);
 8005628:	2001      	movs	r0, #1
 800562a:	f7fe fed7 	bl	80043dc <set_position>
				}
				turn_dir(DIR_TURN_R90);						//
 800562e:	2001      	movs	r0, #1
 8005630:	f000 fe64 	bl	80062fc <turn_dir>
				HAL_Delay(100);										//
 8005634:	2064      	movs	r0, #100	; 0x64
 8005636:	f7fb fcf9 	bl	800102c <HAL_Delay>
				set_dir(FORWARD);
 800563a:	2000      	movs	r0, #0
 800563c:	f7ff fb6e 	bl	8004d1c <set_dir>
				//melody(920,500);
				break;
 8005640:	e02f      	b.n	80056a2 <searchA+0xea>
			//----180----
			case 0x22:
				turn_180();							//180
 8005642:	f7fe fead 	bl	80043a0 <turn_180>
				if(wall_ff.dif > wall_ff.threshold){
 8005646:	4b2d      	ldr	r3, [pc, #180]	; (80056fc <searchA+0x144>)
 8005648:	889b      	ldrh	r3, [r3, #4]
 800564a:	b21b      	sxth	r3, r3
 800564c:	461a      	mov	r2, r3
 800564e:	4b2b      	ldr	r3, [pc, #172]	; (80056fc <searchA+0x144>)
 8005650:	895b      	ldrh	r3, [r3, #10]
 8005652:	b29b      	uxth	r3, r3
 8005654:	429a      	cmp	r2, r3
 8005656:	dd02      	ble.n	800565e <searchA+0xa6>
					set_position(1);
 8005658:	2001      	movs	r0, #1
 800565a:	f7fe febf 	bl	80043dc <set_position>
				}
				turn_dir(DIR_TURN_180);						//180
 800565e:	2002      	movs	r0, #2
 8005660:	f000 fe4c 	bl	80062fc <turn_dir>
				HAL_Delay(100);
 8005664:	2064      	movs	r0, #100	; 0x64
 8005666:	f7fb fce1 	bl	800102c <HAL_Delay>
				set_dir(FORWARD);
 800566a:	2000      	movs	r0, #0
 800566c:	f7ff fb56 	bl	8004d1c <set_dir>
				//melody(1320,500);
				break;
 8005670:	e017      	b.n	80056a2 <searchA+0xea>
			//--------
			case 0x11:
				turn_L90();									//
 8005672:	f7fe fe3d 	bl	80042f0 <turn_L90>
				if(wall_r.dif > wall_ff.threshold){
 8005676:	4b22      	ldr	r3, [pc, #136]	; (8005700 <searchA+0x148>)
 8005678:	889b      	ldrh	r3, [r3, #4]
 800567a:	b21b      	sxth	r3, r3
 800567c:	461a      	mov	r2, r3
 800567e:	4b1f      	ldr	r3, [pc, #124]	; (80056fc <searchA+0x144>)
 8005680:	895b      	ldrh	r3, [r3, #10]
 8005682:	b29b      	uxth	r3, r3
 8005684:	429a      	cmp	r2, r3
 8005686:	dd02      	ble.n	800568e <searchA+0xd6>
					set_position(1);
 8005688:	2001      	movs	r0, #1
 800568a:	f7fe fea7 	bl	80043dc <set_position>
				}
				turn_dir(DIR_TURN_L90);						//
 800568e:	20ff      	movs	r0, #255	; 0xff
 8005690:	f000 fe34 	bl	80062fc <turn_dir>
				HAL_Delay(100);									//
 8005694:	2064      	movs	r0, #100	; 0x64
 8005696:	f7fb fcc9 	bl	800102c <HAL_Delay>
				set_dir(FORWARD);
 800569a:	2000      	movs	r0, #0
 800569c:	f7ff fb3e 	bl	8004d1c <set_dir>
				//melody(720,500);
				break;
 80056a0:	bf00      	nop
		}
/*		uart_printf("time = %d, wall_l = %d, wall_ff = %d, wall_r = %d\r\n",time2, wall_l.dif, wall_ff.dif, wall_r.dif);
		uart_printf("route is %2x, threshold_l = %d, threthreshold_r = %d\r\n", route[r_cnt - 1], wall_l.threshold, wall_r.threshold);
		ms_wait(500);
*/
		a_section();										//
 80056a2:	f7fe fdbd 	bl	8004220 <a_section>
		adv_pos();										//
 80056a6:	f000 fbd3 	bl	8005e50 <adv_pos>
		conf_route_NESW();										//
 80056aa:	f000 fc29 	bl	8005f00 <conf_route_NESW>

	}while((PRELOC.AXIS.X != goal_x) || (PRELOC.AXIS.Y != goal_y));
 80056ae:	4b15      	ldr	r3, [pc, #84]	; (8005704 <searchA+0x14c>)
 80056b0:	781b      	ldrb	r3, [r3, #0]
 80056b2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	461a      	mov	r2, r3
 80056ba:	4b13      	ldr	r3, [pc, #76]	; (8005708 <searchA+0x150>)
 80056bc:	881b      	ldrh	r3, [r3, #0]
 80056be:	429a      	cmp	r2, r3
 80056c0:	d18f      	bne.n	80055e2 <searchA+0x2a>
 80056c2:	4b10      	ldr	r3, [pc, #64]	; (8005704 <searchA+0x14c>)
 80056c4:	781b      	ldrb	r3, [r3, #0]
 80056c6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	461a      	mov	r2, r3
 80056ce:	4b0f      	ldr	r3, [pc, #60]	; (800570c <searchA+0x154>)
 80056d0:	881b      	ldrh	r3, [r3, #0]
 80056d2:	429a      	cmp	r2, r3
 80056d4:	d185      	bne.n	80055e2 <searchA+0x2a>
															//goal
	ms_wait(2000);											//***2***
 80056d6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80056da:	f7fe faf9 	bl	8003cd0 <ms_wait>
	turn_180();												//180
 80056de:	f7fe fe5f 	bl	80043a0 <turn_180>
	turn_dir(DIR_TURN_180);									//180
 80056e2:	2002      	movs	r0, #2
 80056e4:	f000 fe0a 	bl	80062fc <turn_dir>
}
 80056e8:	bf00      	nop
 80056ea:	bd80      	pop	{r7, pc}
 80056ec:	2000071c 	.word	0x2000071c
 80056f0:	200003d6 	.word	0x200003d6
 80056f4:	200004f4 	.word	0x200004f4
 80056f8:	20000470 	.word	0x20000470
 80056fc:	200005f4 	.word	0x200005f4
 8005700:	20000424 	.word	0x20000424
 8005704:	200003fc 	.word	0x200003fc
 8005708:	2000046c 	.word	0x2000046c
 800570c:	2000041e 	.word	0x2000041e

08005710 <searchSA>:
//searchSA
//	goal
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void searchSA(){											//
 8005710:	b580      	push	{r7, lr}
 8005712:	af00      	add	r7, sp, #0

	//========
	m_step = r_cnt = 0;										//
 8005714:	4b68      	ldr	r3, [pc, #416]	; (80058b8 <searchSA+0x1a8>)
 8005716:	2200      	movs	r2, #0
 8005718:	701a      	strb	r2, [r3, #0]
 800571a:	4b67      	ldr	r3, [pc, #412]	; (80058b8 <searchSA+0x1a8>)
 800571c:	781a      	ldrb	r2, [r3, #0]
 800571e:	4b67      	ldr	r3, [pc, #412]	; (80058bc <searchSA+0x1ac>)
 8005720:	701a      	strb	r2, [r3, #0]
	get_wall_info();										//, 
 8005722:	f001 f9bd 	bl	8006aa0 <get_wall_info>
	write_map();											//
 8005726:	f000 fc93 	bl	8006050 <write_map>
	make_smap();											//
 800572a:	f000 fdff 	bl	800632c <make_smap>
	make_route_NESW();											//(route)
 800572e:	f000 ff05 	bl	800653c <make_route_NESW>

	sensor_start();
 8005732:	f001 fa13 	bl	8006b5c <sensor_start>
	printf("Michishirube\r\n");
 8005736:	4862      	ldr	r0, [pc, #392]	; (80058c0 <searchSA+0x1b0>)
 8005738:	f003 fac0 	bl	8008cbc <puts>
	set_dir(FORWARD);
 800573c:	2000      	movs	r0, #0
 800573e:	f7ff faed 	bl	8004d1c <set_dir>

	if(wall_ff.dif > wall_ff.threshold){
 8005742:	4b60      	ldr	r3, [pc, #384]	; (80058c4 <searchSA+0x1b4>)
 8005744:	889b      	ldrh	r3, [r3, #4]
 8005746:	b21b      	sxth	r3, r3
 8005748:	461a      	mov	r2, r3
 800574a:	4b5e      	ldr	r3, [pc, #376]	; (80058c4 <searchSA+0x1b4>)
 800574c:	895b      	ldrh	r3, [r3, #10]
 800574e:	b29b      	uxth	r3, r3
 8005750:	429a      	cmp	r2, r3
 8005752:	dd0a      	ble.n	800576a <searchSA+0x5a>
		turn_180();
 8005754:	f7fe fe24 	bl	80043a0 <turn_180>
		HAL_Delay(100);
 8005758:	2064      	movs	r0, #100	; 0x64
 800575a:	f7fb fc67 	bl	800102c <HAL_Delay>
		turn_dir(DIR_TURN_180);
 800575e:	2002      	movs	r0, #2
 8005760:	f000 fdcc 	bl	80062fc <turn_dir>
		set_dir(FORWARD);
 8005764:	2000      	movs	r0, #0
 8005766:	f7ff fad9 	bl	8004d1c <set_dir>
	}

	half_sectionA();
 800576a:	f7fe fd23 	bl	80041b4 <half_sectionA>
	adv_pos();
 800576e:	f000 fb6f 	bl	8005e50 <adv_pos>
	conf_route_NESW();
 8005772:	f000 fbc5 	bl	8005f00 <conf_route_NESW>
	//========
	do{
		//--------
		switch(route[r_cnt++]){			//route
 8005776:	4b50      	ldr	r3, [pc, #320]	; (80058b8 <searchSA+0x1a8>)
 8005778:	781b      	ldrb	r3, [r3, #0]
 800577a:	1c5a      	adds	r2, r3, #1
 800577c:	b2d1      	uxtb	r1, r2
 800577e:	4a4e      	ldr	r2, [pc, #312]	; (80058b8 <searchSA+0x1a8>)
 8005780:	7011      	strb	r1, [r2, #0]
 8005782:	461a      	mov	r2, r3
 8005784:	4b50      	ldr	r3, [pc, #320]	; (80058c8 <searchSA+0x1b8>)
 8005786:	5c9b      	ldrb	r3, [r3, r2]
 8005788:	2b22      	cmp	r3, #34	; 0x22
 800578a:	d01b      	beq.n	80057c4 <searchSA+0xb4>
 800578c:	2b22      	cmp	r3, #34	; 0x22
 800578e:	dc02      	bgt.n	8005796 <searchSA+0x86>
 8005790:	2b11      	cmp	r3, #17
 8005792:	d04d      	beq.n	8005830 <searchSA+0x120>
 8005794:	e05c      	b.n	8005850 <searchSA+0x140>
 8005796:	2b44      	cmp	r3, #68	; 0x44
 8005798:	d004      	beq.n	80057a4 <searchSA+0x94>
 800579a:	2b88      	cmp	r3, #136	; 0x88
 800579c:	d158      	bne.n	8005850 <searchSA+0x140>
			//--------
			case 0x88:
				s_section();
 800579e:	f7fe fd47 	bl	8004230 <s_section>
				break;
 80057a2:	e055      	b.n	8005850 <searchSA+0x140>
			//--------
			case 0x44:
				half_sectionD();
 80057a4:	f7fe fd2c 	bl	8004200 <half_sectionD>
				turn_R90();
 80057a8:	f7fe fd4a 	bl	8004240 <turn_R90>
				HAL_Delay(100);
 80057ac:	2064      	movs	r0, #100	; 0x64
 80057ae:	f7fb fc3d 	bl	800102c <HAL_Delay>
				turn_dir(DIR_TURN_R90);
 80057b2:	2001      	movs	r0, #1
 80057b4:	f000 fda2 	bl	80062fc <turn_dir>
				set_dir(FORWARD);
 80057b8:	2000      	movs	r0, #0
 80057ba:	f7ff faaf 	bl	8004d1c <set_dir>
				half_sectionA();
 80057be:	f7fe fcf9 	bl	80041b4 <half_sectionA>
				break;
 80057c2:	e045      	b.n	8005850 <searchSA+0x140>
			//----180----
			case 0x22:
				half_sectionD();
 80057c4:	f7fe fd1c 	bl	8004200 <half_sectionD>
				if(wall_ff.dif > wall_ff.threshold){
 80057c8:	4b3e      	ldr	r3, [pc, #248]	; (80058c4 <searchSA+0x1b4>)
 80057ca:	889b      	ldrh	r3, [r3, #4]
 80057cc:	b21b      	sxth	r3, r3
 80057ce:	461a      	mov	r2, r3
 80057d0:	4b3c      	ldr	r3, [pc, #240]	; (80058c4 <searchSA+0x1b4>)
 80057d2:	895b      	ldrh	r3, [r3, #10]
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	429a      	cmp	r2, r3
 80057d8:	dd04      	ble.n	80057e4 <searchSA+0xd4>
					MF.FLAG.SET = 1;
 80057da:	4a3c      	ldr	r2, [pc, #240]	; (80058cc <searchSA+0x1bc>)
 80057dc:	7813      	ldrb	r3, [r2, #0]
 80057de:	f043 0301 	orr.w	r3, r3, #1
 80057e2:	7013      	strb	r3, [r2, #0]
				}
				turn_180();
 80057e4:	f7fe fddc 	bl	80043a0 <turn_180>
				HAL_Delay(100);
 80057e8:	2064      	movs	r0, #100	; 0x64
 80057ea:	f7fb fc1f 	bl	800102c <HAL_Delay>
				turn_dir(DIR_TURN_180);
 80057ee:	2002      	movs	r0, #2
 80057f0:	f000 fd84 	bl	80062fc <turn_dir>
				set_dir(FORWARD);
 80057f4:	2000      	movs	r0, #0
 80057f6:	f7ff fa91 	bl	8004d1c <set_dir>

				if(MF.FLAG.SET){
 80057fa:	4b34      	ldr	r3, [pc, #208]	; (80058cc <searchSA+0x1bc>)
 80057fc:	781b      	ldrb	r3, [r3, #0]
 80057fe:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005802:	b2db      	uxtb	r3, r3
 8005804:	2b00      	cmp	r3, #0
 8005806:	d007      	beq.n	8005818 <searchSA+0x108>
					set_position(1);
 8005808:	2001      	movs	r0, #1
 800580a:	f7fe fde7 	bl	80043dc <set_position>
					MF.FLAG.SET = 0;
 800580e:	4a2f      	ldr	r2, [pc, #188]	; (80058cc <searchSA+0x1bc>)
 8005810:	7813      	ldrb	r3, [r2, #0]
 8005812:	f36f 0300 	bfc	r3, #0, #1
 8005816:	7013      	strb	r3, [r2, #0]
				}
				MF.FLAG.CTRL = 0;
 8005818:	4a2c      	ldr	r2, [pc, #176]	; (80058cc <searchSA+0x1bc>)
 800581a:	7813      	ldrb	r3, [r2, #0]
 800581c:	f36f 03c3 	bfc	r3, #3, #1
 8005820:	7013      	strb	r3, [r2, #0]
				driveA(HALF_MM);
 8005822:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 80058d0 <searchSA+0x1c0>
 8005826:	f7fe fe0f 	bl	8004448 <driveA>
				get_wall_info();
 800582a:	f001 f939 	bl	8006aa0 <get_wall_info>
				break;
 800582e:	e00f      	b.n	8005850 <searchSA+0x140>
			//--------
			case 0x11:
				half_sectionD();
 8005830:	f7fe fce6 	bl	8004200 <half_sectionD>
				turn_L90();
 8005834:	f7fe fd5c 	bl	80042f0 <turn_L90>
				HAL_Delay(100);
 8005838:	2064      	movs	r0, #100	; 0x64
 800583a:	f7fb fbf7 	bl	800102c <HAL_Delay>
				turn_dir(DIR_TURN_L90);
 800583e:	20ff      	movs	r0, #255	; 0xff
 8005840:	f000 fd5c 	bl	80062fc <turn_dir>
				set_dir(FORWARD);
 8005844:	2000      	movs	r0, #0
 8005846:	f7ff fa69 	bl	8004d1c <set_dir>

				half_sectionA();
 800584a:	f7fe fcb3 	bl	80041b4 <half_sectionA>
				break;
 800584e:	bf00      	nop
		}

		adv_pos();
 8005850:	f000 fafe 	bl	8005e50 <adv_pos>
		conf_route_NESW();
 8005854:	f000 fb54 	bl	8005f00 <conf_route_NESW>

	}while((PRELOC.AXIS.X != goal_x) || (PRELOC.AXIS.Y != goal_y));
 8005858:	4b1e      	ldr	r3, [pc, #120]	; (80058d4 <searchSA+0x1c4>)
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8005860:	b2db      	uxtb	r3, r3
 8005862:	461a      	mov	r2, r3
 8005864:	4b1c      	ldr	r3, [pc, #112]	; (80058d8 <searchSA+0x1c8>)
 8005866:	881b      	ldrh	r3, [r3, #0]
 8005868:	429a      	cmp	r2, r3
 800586a:	d184      	bne.n	8005776 <searchSA+0x66>
 800586c:	4b19      	ldr	r3, [pc, #100]	; (80058d4 <searchSA+0x1c4>)
 800586e:	781b      	ldrb	r3, [r3, #0]
 8005870:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005874:	b2db      	uxtb	r3, r3
 8005876:	461a      	mov	r2, r3
 8005878:	4b18      	ldr	r3, [pc, #96]	; (80058dc <searchSA+0x1cc>)
 800587a:	881b      	ldrh	r3, [r3, #0]
 800587c:	429a      	cmp	r2, r3
 800587e:	f47f af7a 	bne.w	8005776 <searchSA+0x66>
	half_sectionD();
 8005882:	f7fe fcbd 	bl	8004200 <half_sectionD>
	ms_wait(2000);
 8005886:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800588a:	f7fe fa21 	bl	8003cd0 <ms_wait>
	melody(g6,300);
 800588e:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8005892:	f44f 60c4 	mov.w	r0, #1568	; 0x620
 8005896:	f7fe fab1 	bl	8003dfc <melody>
	melody(f6,300);
 800589a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800589e:	f240 5075 	movw	r0, #1397	; 0x575
 80058a2:	f7fe faab 	bl	8003dfc <melody>
	melody(e6,300);
 80058a6:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80058aa:	f240 5026 	movw	r0, #1318	; 0x526
 80058ae:	f7fe faa5 	bl	8003dfc <melody>


}
 80058b2:	bf00      	nop
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	2000071c 	.word	0x2000071c
 80058bc:	200003d6 	.word	0x200003d6
 80058c0:	0800ac48 	.word	0x0800ac48
 80058c4:	200005f4 	.word	0x200005f4
 80058c8:	200004f4 	.word	0x200004f4
 80058cc:	20000710 	.word	0x20000710
 80058d0:	42b40000 	.word	0x42b40000
 80058d4:	200003fc 	.word	0x200003fc
 80058d8:	2000046c 	.word	0x2000046c
 80058dc:	2000041e 	.word	0x2000041e

080058e0 <searchSA_ESNW>:

void searchSA_ESNW(){											//
 80058e0:	b580      	push	{r7, lr}
 80058e2:	af00      	add	r7, sp, #0

	//========
	m_step = r_cnt = 0;										//
 80058e4:	4b82      	ldr	r3, [pc, #520]	; (8005af0 <searchSA_ESNW+0x210>)
 80058e6:	2200      	movs	r2, #0
 80058e8:	701a      	strb	r2, [r3, #0]
 80058ea:	4b81      	ldr	r3, [pc, #516]	; (8005af0 <searchSA_ESNW+0x210>)
 80058ec:	781a      	ldrb	r2, [r3, #0]
 80058ee:	4b81      	ldr	r3, [pc, #516]	; (8005af4 <searchSA_ESNW+0x214>)
 80058f0:	701a      	strb	r2, [r3, #0]
	get_wall_info();										//, 
 80058f2:	f001 f8d5 	bl	8006aa0 <get_wall_info>
	write_map();											//
 80058f6:	f000 fbab 	bl	8006050 <write_map>
	make_smap();											//
 80058fa:	f000 fd17 	bl	800632c <make_smap>
	make_route_ESNW();											//(route)
 80058fe:	f000 ff5b 	bl	80067b8 <make_route_ESNW>

	sensor_start();
 8005902:	f001 f92b 	bl	8006b5c <sensor_start>
	printf("Michishirube\r\n");
 8005906:	487c      	ldr	r0, [pc, #496]	; (8005af8 <searchSA_ESNW+0x218>)
 8005908:	f003 f9d8 	bl	8008cbc <puts>
	set_dir(FORWARD);
 800590c:	2000      	movs	r0, #0
 800590e:	f7ff fa05 	bl	8004d1c <set_dir>

	if(wall_ff.dif > wall_ff.threshold){
 8005912:	4b7a      	ldr	r3, [pc, #488]	; (8005afc <searchSA_ESNW+0x21c>)
 8005914:	889b      	ldrh	r3, [r3, #4]
 8005916:	b21b      	sxth	r3, r3
 8005918:	461a      	mov	r2, r3
 800591a:	4b78      	ldr	r3, [pc, #480]	; (8005afc <searchSA_ESNW+0x21c>)
 800591c:	895b      	ldrh	r3, [r3, #10]
 800591e:	b29b      	uxth	r3, r3
 8005920:	429a      	cmp	r2, r3
 8005922:	dd0a      	ble.n	800593a <searchSA_ESNW+0x5a>
		turn_180();
 8005924:	f7fe fd3c 	bl	80043a0 <turn_180>
		HAL_Delay(100);
 8005928:	2064      	movs	r0, #100	; 0x64
 800592a:	f7fb fb7f 	bl	800102c <HAL_Delay>
		turn_dir(DIR_TURN_180);
 800592e:	2002      	movs	r0, #2
 8005930:	f000 fce4 	bl	80062fc <turn_dir>
		set_dir(FORWARD);
 8005934:	2000      	movs	r0, #0
 8005936:	f7ff f9f1 	bl	8004d1c <set_dir>
	}

	half_sectionA();
 800593a:	f7fe fc3b 	bl	80041b4 <half_sectionA>
	adv_pos();
 800593e:	f000 fa87 	bl	8005e50 <adv_pos>
	conf_route_ESNW();
 8005942:	f000 fafb 	bl	8005f3c <conf_route_ESNW>
	//========
	do{
		//--------
		switch(route[r_cnt++]){								//route
 8005946:	4b6a      	ldr	r3, [pc, #424]	; (8005af0 <searchSA_ESNW+0x210>)
 8005948:	781b      	ldrb	r3, [r3, #0]
 800594a:	1c5a      	adds	r2, r3, #1
 800594c:	b2d1      	uxtb	r1, r2
 800594e:	4a68      	ldr	r2, [pc, #416]	; (8005af0 <searchSA_ESNW+0x210>)
 8005950:	7011      	strb	r1, [r2, #0]
 8005952:	461a      	mov	r2, r3
 8005954:	4b6a      	ldr	r3, [pc, #424]	; (8005b00 <searchSA_ESNW+0x220>)
 8005956:	5c9b      	ldrb	r3, [r3, r2]
 8005958:	2b22      	cmp	r3, #34	; 0x22
 800595a:	d03a      	beq.n	80059d2 <searchSA_ESNW+0xf2>
 800595c:	2b22      	cmp	r3, #34	; 0x22
 800595e:	dc02      	bgt.n	8005966 <searchSA_ESNW+0x86>
 8005960:	2b11      	cmp	r3, #17
 8005962:	d063      	beq.n	8005a2c <searchSA_ESNW+0x14c>
 8005964:	e090      	b.n	8005a88 <searchSA_ESNW+0x1a8>
 8005966:	2b44      	cmp	r3, #68	; 0x44
 8005968:	d005      	beq.n	8005976 <searchSA_ESNW+0x96>
 800596a:	2b88      	cmp	r3, #136	; 0x88
 800596c:	f040 808c 	bne.w	8005a88 <searchSA_ESNW+0x1a8>
			//--------
			case 0x88:
				s_section();
 8005970:	f7fe fc5e 	bl	8004230 <s_section>
				break;
 8005974:	e088      	b.n	8005a88 <searchSA_ESNW+0x1a8>
			//--------
			case 0x44:
				if(wall_l.dif > wall_l.dif + WALL_OFF){
 8005976:	4b63      	ldr	r3, [pc, #396]	; (8005b04 <searchSA_ESNW+0x224>)
 8005978:	889b      	ldrh	r3, [r3, #4]
 800597a:	b21b      	sxth	r3, r3
 800597c:	461a      	mov	r2, r3
 800597e:	4b61      	ldr	r3, [pc, #388]	; (8005b04 <searchSA_ESNW+0x224>)
 8005980:	889b      	ldrh	r3, [r3, #4]
 8005982:	b21b      	sxth	r3, r3
 8005984:	33c8      	adds	r3, #200	; 0xc8
 8005986:	429a      	cmp	r2, r3
 8005988:	dd04      	ble.n	8005994 <searchSA_ESNW+0xb4>
					MF.FLAG.SET = 1;
 800598a:	4a5f      	ldr	r2, [pc, #380]	; (8005b08 <searchSA_ESNW+0x228>)
 800598c:	7813      	ldrb	r3, [r2, #0]
 800598e:	f043 0301 	orr.w	r3, r3, #1
 8005992:	7013      	strb	r3, [r2, #0]
				}
				half_sectionD();
 8005994:	f7fe fc34 	bl	8004200 <half_sectionD>
				turn_R90();
 8005998:	f7fe fc52 	bl	8004240 <turn_R90>
				HAL_Delay(100);
 800599c:	2064      	movs	r0, #100	; 0x64
 800599e:	f7fb fb45 	bl	800102c <HAL_Delay>
				turn_dir(DIR_TURN_R90);
 80059a2:	2001      	movs	r0, #1
 80059a4:	f000 fcaa 	bl	80062fc <turn_dir>
				set_dir(FORWARD);
 80059a8:	2000      	movs	r0, #0
 80059aa:	f7ff f9b7 	bl	8004d1c <set_dir>
				if(MF.FLAG.SET){
 80059ae:	4b56      	ldr	r3, [pc, #344]	; (8005b08 <searchSA_ESNW+0x228>)
 80059b0:	781b      	ldrb	r3, [r3, #0]
 80059b2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80059b6:	b2db      	uxtb	r3, r3
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d007      	beq.n	80059cc <searchSA_ESNW+0xec>
					set_position(1);
 80059bc:	2001      	movs	r0, #1
 80059be:	f7fe fd0d 	bl	80043dc <set_position>
					MF.FLAG.SET = 0;
 80059c2:	4a51      	ldr	r2, [pc, #324]	; (8005b08 <searchSA_ESNW+0x228>)
 80059c4:	7813      	ldrb	r3, [r2, #0]
 80059c6:	f36f 0300 	bfc	r3, #0, #1
 80059ca:	7013      	strb	r3, [r2, #0]
				}
				half_sectionA();
 80059cc:	f7fe fbf2 	bl	80041b4 <half_sectionA>
				break;
 80059d0:	e05a      	b.n	8005a88 <searchSA_ESNW+0x1a8>
			//----180----
			case 0x22:
				half_sectionD();
 80059d2:	f7fe fc15 	bl	8004200 <half_sectionD>
				if(wall_ff.dif > wall_ff.threshold){
 80059d6:	4b49      	ldr	r3, [pc, #292]	; (8005afc <searchSA_ESNW+0x21c>)
 80059d8:	889b      	ldrh	r3, [r3, #4]
 80059da:	b21b      	sxth	r3, r3
 80059dc:	461a      	mov	r2, r3
 80059de:	4b47      	ldr	r3, [pc, #284]	; (8005afc <searchSA_ESNW+0x21c>)
 80059e0:	895b      	ldrh	r3, [r3, #10]
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	429a      	cmp	r2, r3
 80059e6:	dd04      	ble.n	80059f2 <searchSA_ESNW+0x112>
					MF.FLAG.SET = 1;
 80059e8:	4a47      	ldr	r2, [pc, #284]	; (8005b08 <searchSA_ESNW+0x228>)
 80059ea:	7813      	ldrb	r3, [r2, #0]
 80059ec:	f043 0301 	orr.w	r3, r3, #1
 80059f0:	7013      	strb	r3, [r2, #0]
				}
				turn_180();
 80059f2:	f7fe fcd5 	bl	80043a0 <turn_180>
				HAL_Delay(100);
 80059f6:	2064      	movs	r0, #100	; 0x64
 80059f8:	f7fb fb18 	bl	800102c <HAL_Delay>
				turn_dir(DIR_TURN_180);
 80059fc:	2002      	movs	r0, #2
 80059fe:	f000 fc7d 	bl	80062fc <turn_dir>
				set_dir(FORWARD);
 8005a02:	2000      	movs	r0, #0
 8005a04:	f7ff f98a 	bl	8004d1c <set_dir>

				if(MF.FLAG.SET){
 8005a08:	4b3f      	ldr	r3, [pc, #252]	; (8005b08 <searchSA_ESNW+0x228>)
 8005a0a:	781b      	ldrb	r3, [r3, #0]
 8005a0c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005a10:	b2db      	uxtb	r3, r3
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d007      	beq.n	8005a26 <searchSA_ESNW+0x146>
					set_position(1);
 8005a16:	2001      	movs	r0, #1
 8005a18:	f7fe fce0 	bl	80043dc <set_position>
					MF.FLAG.SET = 0;
 8005a1c:	4a3a      	ldr	r2, [pc, #232]	; (8005b08 <searchSA_ESNW+0x228>)
 8005a1e:	7813      	ldrb	r3, [r2, #0]
 8005a20:	f36f 0300 	bfc	r3, #0, #1
 8005a24:	7013      	strb	r3, [r2, #0]
				}
				half_sectionA();
 8005a26:	f7fe fbc5 	bl	80041b4 <half_sectionA>
				break;
 8005a2a:	e02d      	b.n	8005a88 <searchSA_ESNW+0x1a8>
			//--------
			case 0x11:
				if(wall_r.dif > wall_r.threshold + WALL_OFF){
 8005a2c:	4b37      	ldr	r3, [pc, #220]	; (8005b0c <searchSA_ESNW+0x22c>)
 8005a2e:	889b      	ldrh	r3, [r3, #4]
 8005a30:	b21b      	sxth	r3, r3
 8005a32:	461a      	mov	r2, r3
 8005a34:	4b35      	ldr	r3, [pc, #212]	; (8005b0c <searchSA_ESNW+0x22c>)
 8005a36:	895b      	ldrh	r3, [r3, #10]
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	33c8      	adds	r3, #200	; 0xc8
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	dd04      	ble.n	8005a4a <searchSA_ESNW+0x16a>
					MF.FLAG.SET = 1;
 8005a40:	4a31      	ldr	r2, [pc, #196]	; (8005b08 <searchSA_ESNW+0x228>)
 8005a42:	7813      	ldrb	r3, [r2, #0]
 8005a44:	f043 0301 	orr.w	r3, r3, #1
 8005a48:	7013      	strb	r3, [r2, #0]
				}
				half_sectionD();
 8005a4a:	f7fe fbd9 	bl	8004200 <half_sectionD>
				turn_L90();
 8005a4e:	f7fe fc4f 	bl	80042f0 <turn_L90>
				HAL_Delay(100);
 8005a52:	2064      	movs	r0, #100	; 0x64
 8005a54:	f7fb faea 	bl	800102c <HAL_Delay>
				turn_dir(DIR_TURN_L90);
 8005a58:	20ff      	movs	r0, #255	; 0xff
 8005a5a:	f000 fc4f 	bl	80062fc <turn_dir>
				set_dir(FORWARD);
 8005a5e:	2000      	movs	r0, #0
 8005a60:	f7ff f95c 	bl	8004d1c <set_dir>
				if(MF.FLAG.SET){
 8005a64:	4b28      	ldr	r3, [pc, #160]	; (8005b08 <searchSA_ESNW+0x228>)
 8005a66:	781b      	ldrb	r3, [r3, #0]
 8005a68:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005a6c:	b2db      	uxtb	r3, r3
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d007      	beq.n	8005a82 <searchSA_ESNW+0x1a2>
					set_position(1);
 8005a72:	2001      	movs	r0, #1
 8005a74:	f7fe fcb2 	bl	80043dc <set_position>
					MF.FLAG.SET = 0;
 8005a78:	4a23      	ldr	r2, [pc, #140]	; (8005b08 <searchSA_ESNW+0x228>)
 8005a7a:	7813      	ldrb	r3, [r2, #0]
 8005a7c:	f36f 0300 	bfc	r3, #0, #1
 8005a80:	7013      	strb	r3, [r2, #0]
				}
				half_sectionA();
 8005a82:	f7fe fb97 	bl	80041b4 <half_sectionA>
				break;
 8005a86:	bf00      	nop
		}
		adv_pos();
 8005a88:	f000 f9e2 	bl	8005e50 <adv_pos>
		conf_route_ESNW();
 8005a8c:	f000 fa56 	bl	8005f3c <conf_route_ESNW>


	}while((PRELOC.AXIS.X != goal_x) || (PRELOC.AXIS.Y != goal_y));
 8005a90:	4b1f      	ldr	r3, [pc, #124]	; (8005b10 <searchSA_ESNW+0x230>)
 8005a92:	781b      	ldrb	r3, [r3, #0]
 8005a94:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	4b1d      	ldr	r3, [pc, #116]	; (8005b14 <searchSA_ESNW+0x234>)
 8005a9e:	881b      	ldrh	r3, [r3, #0]
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	f47f af50 	bne.w	8005946 <searchSA_ESNW+0x66>
 8005aa6:	4b1a      	ldr	r3, [pc, #104]	; (8005b10 <searchSA_ESNW+0x230>)
 8005aa8:	781b      	ldrb	r3, [r3, #0]
 8005aaa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005aae:	b2db      	uxtb	r3, r3
 8005ab0:	461a      	mov	r2, r3
 8005ab2:	4b19      	ldr	r3, [pc, #100]	; (8005b18 <searchSA_ESNW+0x238>)
 8005ab4:	881b      	ldrh	r3, [r3, #0]
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	f47f af45 	bne.w	8005946 <searchSA_ESNW+0x66>
	half_sectionD();
 8005abc:	f7fe fba0 	bl	8004200 <half_sectionD>
	ms_wait(2000);
 8005ac0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8005ac4:	f7fe f904 	bl	8003cd0 <ms_wait>
	melody(g6,300);
 8005ac8:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8005acc:	f44f 60c4 	mov.w	r0, #1568	; 0x620
 8005ad0:	f7fe f994 	bl	8003dfc <melody>
	melody(f6,300);
 8005ad4:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8005ad8:	f240 5075 	movw	r0, #1397	; 0x575
 8005adc:	f7fe f98e 	bl	8003dfc <melody>
	melody(e6,300);
 8005ae0:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8005ae4:	f240 5026 	movw	r0, #1318	; 0x526
 8005ae8:	f7fe f988 	bl	8003dfc <melody>

}
 8005aec:	bf00      	nop
 8005aee:	bd80      	pop	{r7, pc}
 8005af0:	2000071c 	.word	0x2000071c
 8005af4:	200003d6 	.word	0x200003d6
 8005af8:	0800ac48 	.word	0x0800ac48
 8005afc:	200005f4 	.word	0x200005f4
 8005b00:	200004f4 	.word	0x200004f4
 8005b04:	20000470 	.word	0x20000470
 8005b08:	20000710 	.word	0x20000710
 8005b0c:	20000424 	.word	0x20000424
 8005b10:	200003fc 	.word	0x200003fc
 8005b14:	2000046c 	.word	0x2000046c
 8005b18:	2000041e 	.word	0x2000041e

08005b1c <searchSLA>:

void searchSLA(){											//
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	af00      	add	r7, sp, #0

	//========
	m_step = r_cnt = 0;										//
 8005b20:	4b5c      	ldr	r3, [pc, #368]	; (8005c94 <searchSLA+0x178>)
 8005b22:	2200      	movs	r2, #0
 8005b24:	701a      	strb	r2, [r3, #0]
 8005b26:	4b5b      	ldr	r3, [pc, #364]	; (8005c94 <searchSLA+0x178>)
 8005b28:	781a      	ldrb	r2, [r3, #0]
 8005b2a:	4b5b      	ldr	r3, [pc, #364]	; (8005c98 <searchSLA+0x17c>)
 8005b2c:	701a      	strb	r2, [r3, #0]
	get_wall_info();										//, 
 8005b2e:	f000 ffb7 	bl	8006aa0 <get_wall_info>
	write_map();											//
 8005b32:	f000 fa8d 	bl	8006050 <write_map>
	make_smap();											//
 8005b36:	f000 fbf9 	bl	800632c <make_smap>
	make_route_NESW();											//(route)
 8005b3a:	f000 fcff 	bl	800653c <make_route_NESW>

	sensor_start();
 8005b3e:	f001 f80d 	bl	8006b5c <sensor_start>
	printf("Michishirube\r\n");
 8005b42:	4856      	ldr	r0, [pc, #344]	; (8005c9c <searchSLA+0x180>)
 8005b44:	f003 f8ba 	bl	8008cbc <puts>
	set_dir(FORWARD);
 8005b48:	2000      	movs	r0, #0
 8005b4a:	f7ff f8e7 	bl	8004d1c <set_dir>

	if(wall_ff.dif > wall_ff.threshold){
 8005b4e:	4b54      	ldr	r3, [pc, #336]	; (8005ca0 <searchSLA+0x184>)
 8005b50:	889b      	ldrh	r3, [r3, #4]
 8005b52:	b21b      	sxth	r3, r3
 8005b54:	461a      	mov	r2, r3
 8005b56:	4b52      	ldr	r3, [pc, #328]	; (8005ca0 <searchSLA+0x184>)
 8005b58:	895b      	ldrh	r3, [r3, #10]
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	dd0a      	ble.n	8005b76 <searchSLA+0x5a>
		turn_180();
 8005b60:	f7fe fc1e 	bl	80043a0 <turn_180>
		HAL_Delay(100);
 8005b64:	2064      	movs	r0, #100	; 0x64
 8005b66:	f7fb fa61 	bl	800102c <HAL_Delay>
		turn_dir(DIR_TURN_180);
 8005b6a:	2002      	movs	r0, #2
 8005b6c:	f000 fbc6 	bl	80062fc <turn_dir>
		set_dir(FORWARD);
 8005b70:	2000      	movs	r0, #0
 8005b72:	f7ff f8d3 	bl	8004d1c <set_dir>
	}

	half_sectionA();
 8005b76:	f7fe fb1d 	bl	80041b4 <half_sectionA>
	adv_pos();
 8005b7a:	f000 f969 	bl	8005e50 <adv_pos>
	conf_route_NESW();
 8005b7e:	f000 f9bf 	bl	8005f00 <conf_route_NESW>
	//========
	do{
		//--------
		switch(route[r_cnt++]){								//route
 8005b82:	4b44      	ldr	r3, [pc, #272]	; (8005c94 <searchSLA+0x178>)
 8005b84:	781b      	ldrb	r3, [r3, #0]
 8005b86:	1c5a      	adds	r2, r3, #1
 8005b88:	b2d1      	uxtb	r1, r2
 8005b8a:	4a42      	ldr	r2, [pc, #264]	; (8005c94 <searchSLA+0x178>)
 8005b8c:	7011      	strb	r1, [r2, #0]
 8005b8e:	461a      	mov	r2, r3
 8005b90:	4b44      	ldr	r3, [pc, #272]	; (8005ca4 <searchSLA+0x188>)
 8005b92:	5c9b      	ldrb	r3, [r3, r2]
 8005b94:	2b22      	cmp	r3, #34	; 0x22
 8005b96:	d014      	beq.n	8005bc2 <searchSLA+0xa6>
 8005b98:	2b22      	cmp	r3, #34	; 0x22
 8005b9a:	dc02      	bgt.n	8005ba2 <searchSLA+0x86>
 8005b9c:	2b11      	cmp	r3, #17
 8005b9e:	d03d      	beq.n	8005c1c <searchSLA+0x100>
 8005ba0:	e045      	b.n	8005c2e <searchSLA+0x112>
 8005ba2:	2b44      	cmp	r3, #68	; 0x44
 8005ba4:	d004      	beq.n	8005bb0 <searchSLA+0x94>
 8005ba6:	2b88      	cmp	r3, #136	; 0x88
 8005ba8:	d141      	bne.n	8005c2e <searchSLA+0x112>
			//--------
			case 0x88:
				s_section();                                //
 8005baa:	f7fe fb41 	bl	8004230 <s_section>
				break;
 8005bae:	e03e      	b.n	8005c2e <searchSLA+0x112>
			//--------
			case 0x44:
				turn_SLA_R90();
 8005bb0:	f7fe fb5e 	bl	8004270 <turn_SLA_R90>
				turn_dir(DIR_TURN_R90);
 8005bb4:	2001      	movs	r0, #1
 8005bb6:	f000 fba1 	bl	80062fc <turn_dir>
				set_dir(FORWARD);
 8005bba:	2000      	movs	r0, #0
 8005bbc:	f7ff f8ae 	bl	8004d1c <set_dir>
				break;
 8005bc0:	e035      	b.n	8005c2e <searchSLA+0x112>
			//----180----
			case 0x22:
				half_sectionD();
 8005bc2:	f7fe fb1d 	bl	8004200 <half_sectionD>
				if(wall_ff.dif > wall_ff.threshold){
 8005bc6:	4b36      	ldr	r3, [pc, #216]	; (8005ca0 <searchSLA+0x184>)
 8005bc8:	889b      	ldrh	r3, [r3, #4]
 8005bca:	b21b      	sxth	r3, r3
 8005bcc:	461a      	mov	r2, r3
 8005bce:	4b34      	ldr	r3, [pc, #208]	; (8005ca0 <searchSLA+0x184>)
 8005bd0:	895b      	ldrh	r3, [r3, #10]
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	dd04      	ble.n	8005be2 <searchSLA+0xc6>
					MF.FLAG.SET = 1;
 8005bd8:	4a33      	ldr	r2, [pc, #204]	; (8005ca8 <searchSLA+0x18c>)
 8005bda:	7813      	ldrb	r3, [r2, #0]
 8005bdc:	f043 0301 	orr.w	r3, r3, #1
 8005be0:	7013      	strb	r3, [r2, #0]
				}
				turn_180();
 8005be2:	f7fe fbdd 	bl	80043a0 <turn_180>
				HAL_Delay(100);
 8005be6:	2064      	movs	r0, #100	; 0x64
 8005be8:	f7fb fa20 	bl	800102c <HAL_Delay>
				turn_dir(DIR_TURN_180);
 8005bec:	2002      	movs	r0, #2
 8005bee:	f000 fb85 	bl	80062fc <turn_dir>
				set_dir(FORWARD);
 8005bf2:	2000      	movs	r0, #0
 8005bf4:	f7ff f892 	bl	8004d1c <set_dir>

				if(MF.FLAG.SET){
 8005bf8:	4b2b      	ldr	r3, [pc, #172]	; (8005ca8 <searchSLA+0x18c>)
 8005bfa:	781b      	ldrb	r3, [r3, #0]
 8005bfc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005c00:	b2db      	uxtb	r3, r3
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d007      	beq.n	8005c16 <searchSLA+0xfa>
					set_position(0);
 8005c06:	2000      	movs	r0, #0
 8005c08:	f7fe fbe8 	bl	80043dc <set_position>
					MF.FLAG.SET = 0;
 8005c0c:	4a26      	ldr	r2, [pc, #152]	; (8005ca8 <searchSLA+0x18c>)
 8005c0e:	7813      	ldrb	r3, [r2, #0]
 8005c10:	f36f 0300 	bfc	r3, #0, #1
 8005c14:	7013      	strb	r3, [r2, #0]
				}
				half_sectionA();			//
 8005c16:	f7fe facd 	bl	80041b4 <half_sectionA>
				break;
 8005c1a:	e008      	b.n	8005c2e <searchSLA+0x112>
			//--------
			case 0x11:
				turn_SLA_L90();
 8005c1c:	f7fe fb80 	bl	8004320 <turn_SLA_L90>
				turn_dir(DIR_TURN_L90);
 8005c20:	20ff      	movs	r0, #255	; 0xff
 8005c22:	f000 fb6b 	bl	80062fc <turn_dir>
				set_dir(FORWARD);
 8005c26:	2000      	movs	r0, #0
 8005c28:	f7ff f878 	bl	8004d1c <set_dir>

				break;
 8005c2c:	bf00      	nop
		}
		//uart_printf("x:%d, y:%d\r\n",PRELOC.AXIS.X,PRELOC.AXIS.Y);
		adv_pos();
 8005c2e:	f000 f90f 	bl	8005e50 <adv_pos>
		conf_route_NESW();
 8005c32:	f000 f965 	bl	8005f00 <conf_route_NESW>


	}while((PRELOC.AXIS.X != goal_x) || (PRELOC.AXIS.Y != goal_y));
 8005c36:	4b1d      	ldr	r3, [pc, #116]	; (8005cac <searchSLA+0x190>)
 8005c38:	781b      	ldrb	r3, [r3, #0]
 8005c3a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	461a      	mov	r2, r3
 8005c42:	4b1b      	ldr	r3, [pc, #108]	; (8005cb0 <searchSLA+0x194>)
 8005c44:	881b      	ldrh	r3, [r3, #0]
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d19b      	bne.n	8005b82 <searchSLA+0x66>
 8005c4a:	4b18      	ldr	r3, [pc, #96]	; (8005cac <searchSLA+0x190>)
 8005c4c:	781b      	ldrb	r3, [r3, #0]
 8005c4e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005c52:	b2db      	uxtb	r3, r3
 8005c54:	461a      	mov	r2, r3
 8005c56:	4b17      	ldr	r3, [pc, #92]	; (8005cb4 <searchSLA+0x198>)
 8005c58:	881b      	ldrh	r3, [r3, #0]
 8005c5a:	429a      	cmp	r2, r3
 8005c5c:	d191      	bne.n	8005b82 <searchSLA+0x66>
	half_sectionD();
 8005c5e:	f7fe facf 	bl	8004200 <half_sectionD>
	ms_wait(2000);
 8005c62:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8005c66:	f7fe f833 	bl	8003cd0 <ms_wait>
	melody(g6,300);
 8005c6a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8005c6e:	f44f 60c4 	mov.w	r0, #1568	; 0x620
 8005c72:	f7fe f8c3 	bl	8003dfc <melody>
	melody(f6,300);
 8005c76:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8005c7a:	f240 5075 	movw	r0, #1397	; 0x575
 8005c7e:	f7fe f8bd 	bl	8003dfc <melody>
	melody(e6,300);
 8005c82:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8005c86:	f240 5026 	movw	r0, #1318	; 0x526
 8005c8a:	f7fe f8b7 	bl	8003dfc <melody>

}
 8005c8e:	bf00      	nop
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	2000071c 	.word	0x2000071c
 8005c98:	200003d6 	.word	0x200003d6
 8005c9c:	0800ac48 	.word	0x0800ac48
 8005ca0:	200005f4 	.word	0x200005f4
 8005ca4:	200004f4 	.word	0x200004f4
 8005ca8:	20000710 	.word	0x20000710
 8005cac:	200003fc 	.word	0x200003fc
 8005cb0:	2000046c 	.word	0x2000046c
 8005cb4:	2000041e 	.word	0x2000041e

08005cb8 <searchSLA_ESNW>:

void searchSLA_ESNW(){											//
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	af00      	add	r7, sp, #0

	//========
	m_step = r_cnt = 0;										//
 8005cbc:	4b5b      	ldr	r3, [pc, #364]	; (8005e2c <searchSLA_ESNW+0x174>)
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	701a      	strb	r2, [r3, #0]
 8005cc2:	4b5a      	ldr	r3, [pc, #360]	; (8005e2c <searchSLA_ESNW+0x174>)
 8005cc4:	781a      	ldrb	r2, [r3, #0]
 8005cc6:	4b5a      	ldr	r3, [pc, #360]	; (8005e30 <searchSLA_ESNW+0x178>)
 8005cc8:	701a      	strb	r2, [r3, #0]
	get_wall_info();										//, 
 8005cca:	f000 fee9 	bl	8006aa0 <get_wall_info>
	write_map();											//
 8005cce:	f000 f9bf 	bl	8006050 <write_map>
	make_smap();											//
 8005cd2:	f000 fb2b 	bl	800632c <make_smap>
	make_route_ESNW();											//(route)
 8005cd6:	f000 fd6f 	bl	80067b8 <make_route_ESNW>

	sensor_start();
 8005cda:	f000 ff3f 	bl	8006b5c <sensor_start>
	printf("Michishirube\r\n");
 8005cde:	4855      	ldr	r0, [pc, #340]	; (8005e34 <searchSLA_ESNW+0x17c>)
 8005ce0:	f002 ffec 	bl	8008cbc <puts>
	set_dir(FORWARD);
 8005ce4:	2000      	movs	r0, #0
 8005ce6:	f7ff f819 	bl	8004d1c <set_dir>

	if(wall_ff.dif > wall_ff.threshold){
 8005cea:	4b53      	ldr	r3, [pc, #332]	; (8005e38 <searchSLA_ESNW+0x180>)
 8005cec:	889b      	ldrh	r3, [r3, #4]
 8005cee:	b21b      	sxth	r3, r3
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	4b51      	ldr	r3, [pc, #324]	; (8005e38 <searchSLA_ESNW+0x180>)
 8005cf4:	895b      	ldrh	r3, [r3, #10]
 8005cf6:	b29b      	uxth	r3, r3
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	dd0a      	ble.n	8005d12 <searchSLA_ESNW+0x5a>
		turn_180();
 8005cfc:	f7fe fb50 	bl	80043a0 <turn_180>
		HAL_Delay(100);
 8005d00:	2064      	movs	r0, #100	; 0x64
 8005d02:	f7fb f993 	bl	800102c <HAL_Delay>
		turn_dir(DIR_TURN_180);
 8005d06:	2002      	movs	r0, #2
 8005d08:	f000 faf8 	bl	80062fc <turn_dir>
		set_dir(FORWARD);
 8005d0c:	2000      	movs	r0, #0
 8005d0e:	f7ff f805 	bl	8004d1c <set_dir>
	}

	half_sectionA();
 8005d12:	f7fe fa4f 	bl	80041b4 <half_sectionA>
	adv_pos();
 8005d16:	f000 f89b 	bl	8005e50 <adv_pos>
	conf_route_NESW();
 8005d1a:	f000 f8f1 	bl	8005f00 <conf_route_NESW>
	//========
	do{
		//--------
		switch(route[r_cnt++]){								//route
 8005d1e:	4b43      	ldr	r3, [pc, #268]	; (8005e2c <searchSLA_ESNW+0x174>)
 8005d20:	781b      	ldrb	r3, [r3, #0]
 8005d22:	1c5a      	adds	r2, r3, #1
 8005d24:	b2d1      	uxtb	r1, r2
 8005d26:	4a41      	ldr	r2, [pc, #260]	; (8005e2c <searchSLA_ESNW+0x174>)
 8005d28:	7011      	strb	r1, [r2, #0]
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	4b43      	ldr	r3, [pc, #268]	; (8005e3c <searchSLA_ESNW+0x184>)
 8005d2e:	5c9b      	ldrb	r3, [r3, r2]
 8005d30:	2b22      	cmp	r3, #34	; 0x22
 8005d32:	d014      	beq.n	8005d5e <searchSLA_ESNW+0xa6>
 8005d34:	2b22      	cmp	r3, #34	; 0x22
 8005d36:	dc02      	bgt.n	8005d3e <searchSLA_ESNW+0x86>
 8005d38:	2b11      	cmp	r3, #17
 8005d3a:	d03c      	beq.n	8005db6 <searchSLA_ESNW+0xfe>
 8005d3c:	e044      	b.n	8005dc8 <searchSLA_ESNW+0x110>
 8005d3e:	2b44      	cmp	r3, #68	; 0x44
 8005d40:	d004      	beq.n	8005d4c <searchSLA_ESNW+0x94>
 8005d42:	2b88      	cmp	r3, #136	; 0x88
 8005d44:	d140      	bne.n	8005dc8 <searchSLA_ESNW+0x110>
			//--------
			case 0x88:
				s_section();                                //
 8005d46:	f7fe fa73 	bl	8004230 <s_section>
				break;
 8005d4a:	e03d      	b.n	8005dc8 <searchSLA_ESNW+0x110>
			//--------
			case 0x44:
				turn_SLA_R90();
 8005d4c:	f7fe fa90 	bl	8004270 <turn_SLA_R90>
				turn_dir(DIR_TURN_R90);
 8005d50:	2001      	movs	r0, #1
 8005d52:	f000 fad3 	bl	80062fc <turn_dir>
				set_dir(FORWARD);
 8005d56:	2000      	movs	r0, #0
 8005d58:	f7fe ffe0 	bl	8004d1c <set_dir>
				break;
 8005d5c:	e034      	b.n	8005dc8 <searchSLA_ESNW+0x110>
			//----180----
			case 0x22:
				half_sectionD();
 8005d5e:	f7fe fa4f 	bl	8004200 <half_sectionD>
				if(wall_ff.threshold > wall_ff.threshold){
 8005d62:	4b35      	ldr	r3, [pc, #212]	; (8005e38 <searchSLA_ESNW+0x180>)
 8005d64:	895b      	ldrh	r3, [r3, #10]
 8005d66:	b29a      	uxth	r2, r3
 8005d68:	4b33      	ldr	r3, [pc, #204]	; (8005e38 <searchSLA_ESNW+0x180>)
 8005d6a:	895b      	ldrh	r3, [r3, #10]
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d904      	bls.n	8005d7c <searchSLA_ESNW+0xc4>
					MF.FLAG.SET = 1;
 8005d72:	4a33      	ldr	r2, [pc, #204]	; (8005e40 <searchSLA_ESNW+0x188>)
 8005d74:	7813      	ldrb	r3, [r2, #0]
 8005d76:	f043 0301 	orr.w	r3, r3, #1
 8005d7a:	7013      	strb	r3, [r2, #0]
				}
				turn_180();
 8005d7c:	f7fe fb10 	bl	80043a0 <turn_180>
				HAL_Delay(100);
 8005d80:	2064      	movs	r0, #100	; 0x64
 8005d82:	f7fb f953 	bl	800102c <HAL_Delay>
				turn_dir(DIR_TURN_180);
 8005d86:	2002      	movs	r0, #2
 8005d88:	f000 fab8 	bl	80062fc <turn_dir>
				set_dir(FORWARD);
 8005d8c:	2000      	movs	r0, #0
 8005d8e:	f7fe ffc5 	bl	8004d1c <set_dir>

				if(MF.FLAG.SET){
 8005d92:	4b2b      	ldr	r3, [pc, #172]	; (8005e40 <searchSLA_ESNW+0x188>)
 8005d94:	781b      	ldrb	r3, [r3, #0]
 8005d96:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d007      	beq.n	8005db0 <searchSLA_ESNW+0xf8>
					set_position(0);
 8005da0:	2000      	movs	r0, #0
 8005da2:	f7fe fb1b 	bl	80043dc <set_position>
					MF.FLAG.SET = 0;
 8005da6:	4a26      	ldr	r2, [pc, #152]	; (8005e40 <searchSLA_ESNW+0x188>)
 8005da8:	7813      	ldrb	r3, [r2, #0]
 8005daa:	f36f 0300 	bfc	r3, #0, #1
 8005dae:	7013      	strb	r3, [r2, #0]
				}
				half_sectionA();			//
 8005db0:	f7fe fa00 	bl	80041b4 <half_sectionA>
				break;
 8005db4:	e008      	b.n	8005dc8 <searchSLA_ESNW+0x110>
			//--------
			case 0x11:
				turn_SLA_L90();
 8005db6:	f7fe fab3 	bl	8004320 <turn_SLA_L90>
				turn_dir(DIR_TURN_L90);
 8005dba:	20ff      	movs	r0, #255	; 0xff
 8005dbc:	f000 fa9e 	bl	80062fc <turn_dir>
				set_dir(FORWARD);
 8005dc0:	2000      	movs	r0, #0
 8005dc2:	f7fe ffab 	bl	8004d1c <set_dir>

				break;
 8005dc6:	bf00      	nop
		}
		//uart_printf("x:%d, y:%d\r\n",PRELOC.AXIS.X,PRELOC.AXIS.Y);
		adv_pos();
 8005dc8:	f000 f842 	bl	8005e50 <adv_pos>
		conf_route_ESNW();
 8005dcc:	f000 f8b6 	bl	8005f3c <conf_route_ESNW>


	}while((PRELOC.AXIS.X != goal_x) || (PRELOC.AXIS.Y != goal_y));
 8005dd0:	4b1c      	ldr	r3, [pc, #112]	; (8005e44 <searchSLA_ESNW+0x18c>)
 8005dd2:	781b      	ldrb	r3, [r3, #0]
 8005dd4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	461a      	mov	r2, r3
 8005ddc:	4b1a      	ldr	r3, [pc, #104]	; (8005e48 <searchSLA_ESNW+0x190>)
 8005dde:	881b      	ldrh	r3, [r3, #0]
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d19c      	bne.n	8005d1e <searchSLA_ESNW+0x66>
 8005de4:	4b17      	ldr	r3, [pc, #92]	; (8005e44 <searchSLA_ESNW+0x18c>)
 8005de6:	781b      	ldrb	r3, [r3, #0]
 8005de8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	461a      	mov	r2, r3
 8005df0:	4b16      	ldr	r3, [pc, #88]	; (8005e4c <searchSLA_ESNW+0x194>)
 8005df2:	881b      	ldrh	r3, [r3, #0]
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d192      	bne.n	8005d1e <searchSLA_ESNW+0x66>
	half_sectionD();
 8005df8:	f7fe fa02 	bl	8004200 <half_sectionD>
	ms_wait(2000);
 8005dfc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8005e00:	f7fd ff66 	bl	8003cd0 <ms_wait>
	melody(g6,300);
 8005e04:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8005e08:	f44f 60c4 	mov.w	r0, #1568	; 0x620
 8005e0c:	f7fd fff6 	bl	8003dfc <melody>
	melody(f6,300);
 8005e10:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8005e14:	f240 5075 	movw	r0, #1397	; 0x575
 8005e18:	f7fd fff0 	bl	8003dfc <melody>
	melody(e6,300);
 8005e1c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8005e20:	f240 5026 	movw	r0, #1318	; 0x526
 8005e24:	f7fd ffea 	bl	8003dfc <melody>

}
 8005e28:	bf00      	nop
 8005e2a:	bd80      	pop	{r7, pc}
 8005e2c:	2000071c 	.word	0x2000071c
 8005e30:	200003d6 	.word	0x200003d6
 8005e34:	0800ac48 	.word	0x0800ac48
 8005e38:	200005f4 	.word	0x200005f4
 8005e3c:	200004f4 	.word	0x200004f4
 8005e40:	20000710 	.word	0x20000710
 8005e44:	200003fc 	.word	0x200003fc
 8005e48:	2000046c 	.word	0x2000046c
 8005e4c:	2000041e 	.word	0x2000041e

08005e50 <adv_pos>:
//	
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void adv_pos()
{
 8005e50:	b480      	push	{r7}
 8005e52:	af00      	add	r7, sp, #0
	switch(m_dir){											//
 8005e54:	4b28      	ldr	r3, [pc, #160]	; (8005ef8 <adv_pos+0xa8>)
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	2b03      	cmp	r3, #3
 8005e5a:	d847      	bhi.n	8005eec <adv_pos+0x9c>
 8005e5c:	a201      	add	r2, pc, #4	; (adr r2, 8005e64 <adv_pos+0x14>)
 8005e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e62:	bf00      	nop
 8005e64:	08005e75 	.word	0x08005e75
 8005e68:	08005e93 	.word	0x08005e93
 8005e6c:	08005eb1 	.word	0x08005eb1
 8005e70:	08005ecf 	.word	0x08005ecf
	case 0x00:												//
		(PRELOC.AXIS.Y)++;									//Y
 8005e74:	4b21      	ldr	r3, [pc, #132]	; (8005efc <adv_pos+0xac>)
 8005e76:	781b      	ldrb	r3, [r3, #0]
 8005e78:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	3301      	adds	r3, #1
 8005e80:	f003 030f 	and.w	r3, r3, #15
 8005e84:	b2d9      	uxtb	r1, r3
 8005e86:	4a1d      	ldr	r2, [pc, #116]	; (8005efc <adv_pos+0xac>)
 8005e88:	7813      	ldrb	r3, [r2, #0]
 8005e8a:	f361 1307 	bfi	r3, r1, #4, #4
 8005e8e:	7013      	strb	r3, [r2, #0]
		break;
 8005e90:	e02c      	b.n	8005eec <adv_pos+0x9c>
	case 0x01:												//
		(PRELOC.AXIS.X)++;									//X
 8005e92:	4b1a      	ldr	r3, [pc, #104]	; (8005efc <adv_pos+0xac>)
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	f003 030f 	and.w	r3, r3, #15
 8005ea2:	b2d9      	uxtb	r1, r3
 8005ea4:	4a15      	ldr	r2, [pc, #84]	; (8005efc <adv_pos+0xac>)
 8005ea6:	7813      	ldrb	r3, [r2, #0]
 8005ea8:	f361 0303 	bfi	r3, r1, #0, #4
 8005eac:	7013      	strb	r3, [r2, #0]
		break;
 8005eae:	e01d      	b.n	8005eec <adv_pos+0x9c>
	case 0x02:												//
		(PRELOC.AXIS.Y)--;									//Y
 8005eb0:	4b12      	ldr	r3, [pc, #72]	; (8005efc <adv_pos+0xac>)
 8005eb2:	781b      	ldrb	r3, [r3, #0]
 8005eb4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	330f      	adds	r3, #15
 8005ebc:	f003 030f 	and.w	r3, r3, #15
 8005ec0:	b2d9      	uxtb	r1, r3
 8005ec2:	4a0e      	ldr	r2, [pc, #56]	; (8005efc <adv_pos+0xac>)
 8005ec4:	7813      	ldrb	r3, [r2, #0]
 8005ec6:	f361 1307 	bfi	r3, r1, #4, #4
 8005eca:	7013      	strb	r3, [r2, #0]
		break;
 8005ecc:	e00e      	b.n	8005eec <adv_pos+0x9c>
	case 0x03:												//
		(PRELOC.AXIS.X)--;									//X
 8005ece:	4b0b      	ldr	r3, [pc, #44]	; (8005efc <adv_pos+0xac>)
 8005ed0:	781b      	ldrb	r3, [r3, #0]
 8005ed2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	330f      	adds	r3, #15
 8005eda:	f003 030f 	and.w	r3, r3, #15
 8005ede:	b2d9      	uxtb	r1, r3
 8005ee0:	4a06      	ldr	r2, [pc, #24]	; (8005efc <adv_pos+0xac>)
 8005ee2:	7813      	ldrb	r3, [r2, #0]
 8005ee4:	f361 0303 	bfi	r3, r1, #0, #4
 8005ee8:	7013      	strb	r3, [r2, #0]
		break;
 8005eea:	bf00      	nop
	}
}
 8005eec:	bf00      	nop
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr
 8005ef6:	bf00      	nop
 8005ef8:	200004f0 	.word	0x200004f0
 8005efc:	200003fc 	.word	0x200003fc

08005f00 <conf_route_NESW>:
//	
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void conf_route_NESW()
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	af00      	add	r7, sp, #0
	//--------
	write_map();
 8005f04:	f000 f8a4 	bl	8006050 <write_map>

	//--------
	if(wall_info & route[r_cnt]){
 8005f08:	4b09      	ldr	r3, [pc, #36]	; (8005f30 <conf_route_NESW+0x30>)
 8005f0a:	781b      	ldrb	r3, [r3, #0]
 8005f0c:	461a      	mov	r2, r3
 8005f0e:	4b09      	ldr	r3, [pc, #36]	; (8005f34 <conf_route_NESW+0x34>)
 8005f10:	5c9a      	ldrb	r2, [r3, r2]
 8005f12:	4b09      	ldr	r3, [pc, #36]	; (8005f38 <conf_route_NESW+0x38>)
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	4013      	ands	r3, r2
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d006      	beq.n	8005f2c <conf_route_NESW+0x2c>
		make_smap();										//
 8005f1e:	f000 fa05 	bl	800632c <make_smap>
		make_route_NESW();										//
 8005f22:	f000 fb0b 	bl	800653c <make_route_NESW>
		r_cnt = 0;											//0
 8005f26:	4b02      	ldr	r3, [pc, #8]	; (8005f30 <conf_route_NESW+0x30>)
 8005f28:	2200      	movs	r2, #0
 8005f2a:	701a      	strb	r2, [r3, #0]
	}
}
 8005f2c:	bf00      	nop
 8005f2e:	bd80      	pop	{r7, pc}
 8005f30:	2000071c 	.word	0x2000071c
 8005f34:	200004f4 	.word	0x200004f4
 8005f38:	200003b6 	.word	0x200003b6

08005f3c <conf_route_ESNW>:

void conf_route_ESNW()
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	af00      	add	r7, sp, #0
	//--------
	write_map();
 8005f40:	f000 f886 	bl	8006050 <write_map>

	//--------
	if(wall_info & route[r_cnt]){
 8005f44:	4b09      	ldr	r3, [pc, #36]	; (8005f6c <conf_route_ESNW+0x30>)
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	461a      	mov	r2, r3
 8005f4a:	4b09      	ldr	r3, [pc, #36]	; (8005f70 <conf_route_ESNW+0x34>)
 8005f4c:	5c9a      	ldrb	r2, [r3, r2]
 8005f4e:	4b09      	ldr	r3, [pc, #36]	; (8005f74 <conf_route_ESNW+0x38>)
 8005f50:	781b      	ldrb	r3, [r3, #0]
 8005f52:	4013      	ands	r3, r2
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d006      	beq.n	8005f68 <conf_route_ESNW+0x2c>
		make_smap();										//
 8005f5a:	f000 f9e7 	bl	800632c <make_smap>
		make_route_ESNW();										//
 8005f5e:	f000 fc2b 	bl	80067b8 <make_route_ESNW>
		r_cnt = 0;											//0
 8005f62:	4b02      	ldr	r3, [pc, #8]	; (8005f6c <conf_route_ESNW+0x30>)
 8005f64:	2200      	movs	r2, #0
 8005f66:	701a      	strb	r2, [r3, #0]
	}
}
 8005f68:	bf00      	nop
 8005f6a:	bd80      	pop	{r7, pc}
 8005f6c:	2000071c 	.word	0x2000071c
 8005f70:	200004f4 	.word	0x200004f4
 8005f74:	200003b6 	.word	0x200003b6

08005f78 <map_Init>:
//	map[][]
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void map_Init()
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b083      	sub	sp, #12
 8005f7c:	af00      	add	r7, sp, #0
	//========
	unsigned char x, y;												//for

	//========
	//
	for(y = 0; y <= 0x0f; y++){								//Y
 8005f7e:	2300      	movs	r3, #0
 8005f80:	71bb      	strb	r3, [r7, #6]
 8005f82:	e013      	b.n	8005fac <map_Init+0x34>
		for(x = 0; x <= 0x0f; x++){							//X
 8005f84:	2300      	movs	r3, #0
 8005f86:	71fb      	strb	r3, [r7, #7]
 8005f88:	e00a      	b.n	8005fa0 <map_Init+0x28>
			map[y][x] = 0xf0;								//(2)(1)
 8005f8a:	79ba      	ldrb	r2, [r7, #6]
 8005f8c:	79fb      	ldrb	r3, [r7, #7]
 8005f8e:	492f      	ldr	r1, [pc, #188]	; (800604c <map_Init+0xd4>)
 8005f90:	0112      	lsls	r2, r2, #4
 8005f92:	440a      	add	r2, r1
 8005f94:	4413      	add	r3, r2
 8005f96:	22f0      	movs	r2, #240	; 0xf0
 8005f98:	701a      	strb	r2, [r3, #0]
		for(x = 0; x <= 0x0f; x++){							//X
 8005f9a:	79fb      	ldrb	r3, [r7, #7]
 8005f9c:	3301      	adds	r3, #1
 8005f9e:	71fb      	strb	r3, [r7, #7]
 8005fa0:	79fb      	ldrb	r3, [r7, #7]
 8005fa2:	2b0f      	cmp	r3, #15
 8005fa4:	d9f1      	bls.n	8005f8a <map_Init+0x12>
	for(y = 0; y <= 0x0f; y++){								//Y
 8005fa6:	79bb      	ldrb	r3, [r7, #6]
 8005fa8:	3301      	adds	r3, #1
 8005faa:	71bb      	strb	r3, [r7, #6]
 8005fac:	79bb      	ldrb	r3, [r7, #6]
 8005fae:	2b0f      	cmp	r3, #15
 8005fb0:	d9e8      	bls.n	8005f84 <map_Init+0xc>
		}
	}

	//
	for(y = 0; y <= 0x0f; y++){								//Y
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	71bb      	strb	r3, [r7, #6]
 8005fb6:	e020      	b.n	8005ffa <map_Init+0x82>
		map[y][0] |= 0xf1;									//
 8005fb8:	79bb      	ldrb	r3, [r7, #6]
 8005fba:	4a24      	ldr	r2, [pc, #144]	; (800604c <map_Init+0xd4>)
 8005fbc:	011b      	lsls	r3, r3, #4
 8005fbe:	4413      	add	r3, r2
 8005fc0:	781a      	ldrb	r2, [r3, #0]
 8005fc2:	79bb      	ldrb	r3, [r7, #6]
 8005fc4:	f062 020e 	orn	r2, r2, #14
 8005fc8:	b2d1      	uxtb	r1, r2
 8005fca:	4a20      	ldr	r2, [pc, #128]	; (800604c <map_Init+0xd4>)
 8005fcc:	011b      	lsls	r3, r3, #4
 8005fce:	4413      	add	r3, r2
 8005fd0:	460a      	mov	r2, r1
 8005fd2:	701a      	strb	r2, [r3, #0]
		map[y][15] |= 0xf4;									//
 8005fd4:	79bb      	ldrb	r3, [r7, #6]
 8005fd6:	4a1d      	ldr	r2, [pc, #116]	; (800604c <map_Init+0xd4>)
 8005fd8:	011b      	lsls	r3, r3, #4
 8005fda:	4413      	add	r3, r2
 8005fdc:	330f      	adds	r3, #15
 8005fde:	781a      	ldrb	r2, [r3, #0]
 8005fe0:	79bb      	ldrb	r3, [r7, #6]
 8005fe2:	f062 020b 	orn	r2, r2, #11
 8005fe6:	b2d1      	uxtb	r1, r2
 8005fe8:	4a18      	ldr	r2, [pc, #96]	; (800604c <map_Init+0xd4>)
 8005fea:	011b      	lsls	r3, r3, #4
 8005fec:	4413      	add	r3, r2
 8005fee:	330f      	adds	r3, #15
 8005ff0:	460a      	mov	r2, r1
 8005ff2:	701a      	strb	r2, [r3, #0]
	for(y = 0; y <= 0x0f; y++){								//Y
 8005ff4:	79bb      	ldrb	r3, [r7, #6]
 8005ff6:	3301      	adds	r3, #1
 8005ff8:	71bb      	strb	r3, [r7, #6]
 8005ffa:	79bb      	ldrb	r3, [r7, #6]
 8005ffc:	2b0f      	cmp	r3, #15
 8005ffe:	d9db      	bls.n	8005fb8 <map_Init+0x40>
	}
	for(x = 0; x <= 0x0f; x++){								//X
 8006000:	2300      	movs	r3, #0
 8006002:	71fb      	strb	r3, [r7, #7]
 8006004:	e019      	b.n	800603a <map_Init+0xc2>
		map[0][x] |= 0xf2;									//
 8006006:	79fb      	ldrb	r3, [r7, #7]
 8006008:	4a10      	ldr	r2, [pc, #64]	; (800604c <map_Init+0xd4>)
 800600a:	5cd2      	ldrb	r2, [r2, r3]
 800600c:	79fb      	ldrb	r3, [r7, #7]
 800600e:	f062 020d 	orn	r2, r2, #13
 8006012:	b2d1      	uxtb	r1, r2
 8006014:	4a0d      	ldr	r2, [pc, #52]	; (800604c <map_Init+0xd4>)
 8006016:	54d1      	strb	r1, [r2, r3]
		map[15][x] |= 0xf8;									//
 8006018:	79fb      	ldrb	r3, [r7, #7]
 800601a:	4a0c      	ldr	r2, [pc, #48]	; (800604c <map_Init+0xd4>)
 800601c:	4413      	add	r3, r2
 800601e:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 8006022:	79fb      	ldrb	r3, [r7, #7]
 8006024:	f062 0207 	orn	r2, r2, #7
 8006028:	b2d1      	uxtb	r1, r2
 800602a:	4a08      	ldr	r2, [pc, #32]	; (800604c <map_Init+0xd4>)
 800602c:	4413      	add	r3, r2
 800602e:	460a      	mov	r2, r1
 8006030:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	for(x = 0; x <= 0x0f; x++){								//X
 8006034:	79fb      	ldrb	r3, [r7, #7]
 8006036:	3301      	adds	r3, #1
 8006038:	71fb      	strb	r3, [r7, #7]
 800603a:	79fb      	ldrb	r3, [r7, #7]
 800603c:	2b0f      	cmp	r3, #15
 800603e:	d9e2      	bls.n	8006006 <map_Init+0x8e>
	}
}
 8006040:	bf00      	nop
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr
 800604c:	200002b4 	.word	0x200002b4

08006050 <write_map>:
//	
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void write_map()
{
 8006050:	b490      	push	{r4, r7}
 8006052:	b082      	sub	sp, #8
 8006054:	af00      	add	r7, sp, #0
	//========
	unsigned char m_temp;											//

	//========
	m_temp = (wall_info >> m_dir) & 0x0f;					//m_dir4bit
 8006056:	4ba5      	ldr	r3, [pc, #660]	; (80062ec <write_map+0x29c>)
 8006058:	781b      	ldrb	r3, [r3, #0]
 800605a:	461a      	mov	r2, r3
 800605c:	4ba4      	ldr	r3, [pc, #656]	; (80062f0 <write_map+0x2a0>)
 800605e:	781b      	ldrb	r3, [r3, #0]
 8006060:	fa42 f303 	asr.w	r3, r2, r3
 8006064:	b2db      	uxtb	r3, r3
 8006066:	f003 030f 	and.w	r3, r3, #15
 800606a:	71fb      	strb	r3, [r7, #7]
	m_temp |= (m_temp << 4);								//4bit4bitm_tempNESW
 800606c:	79fb      	ldrb	r3, [r7, #7]
 800606e:	011b      	lsls	r3, r3, #4
 8006070:	b25a      	sxtb	r2, r3
 8006072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006076:	4313      	orrs	r3, r2
 8006078:	b25b      	sxtb	r3, r3
 800607a:	71fb      	strb	r3, [r7, #7]

	//========
	map[PRELOC.AXIS.Y][PRELOC.AXIS.X] = m_temp; 			//
 800607c:	4b9d      	ldr	r3, [pc, #628]	; (80062f4 <write_map+0x2a4>)
 800607e:	781b      	ldrb	r3, [r3, #0]
 8006080:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8006084:	b2db      	uxtb	r3, r3
 8006086:	4618      	mov	r0, r3
 8006088:	4b9a      	ldr	r3, [pc, #616]	; (80062f4 <write_map+0x2a4>)
 800608a:	781b      	ldrb	r3, [r3, #0]
 800608c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8006090:	b2db      	uxtb	r3, r3
 8006092:	4619      	mov	r1, r3
 8006094:	4a98      	ldr	r2, [pc, #608]	; (80062f8 <write_map+0x2a8>)
 8006096:	0103      	lsls	r3, r0, #4
 8006098:	4413      	add	r3, r2
 800609a:	440b      	add	r3, r1
 800609c:	79fa      	ldrb	r2, [r7, #7]
 800609e:	701a      	strb	r2, [r3, #0]
	//--------
	//
	if(PRELOC.AXIS.Y != 15){								//
 80060a0:	4b94      	ldr	r3, [pc, #592]	; (80062f4 <write_map+0x2a4>)
 80060a2:	781b      	ldrb	r3, [r3, #0]
 80060a4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	2b0f      	cmp	r3, #15
 80060ac:	d041      	beq.n	8006132 <write_map+0xe2>
		if(m_temp & 0x88){									//
 80060ae:	79fb      	ldrb	r3, [r7, #7]
 80060b0:	f003 0388 	and.w	r3, r3, #136	; 0x88
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d01e      	beq.n	80060f6 <write_map+0xa6>
			map[PRELOC.AXIS.Y + 1][PRELOC.AXIS.X] |= 0x22;	//
 80060b8:	4b8e      	ldr	r3, [pc, #568]	; (80062f4 <write_map+0x2a4>)
 80060ba:	781b      	ldrb	r3, [r3, #0]
 80060bc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80060c0:	b2d8      	uxtb	r0, r3
 80060c2:	4603      	mov	r3, r0
 80060c4:	3301      	adds	r3, #1
 80060c6:	4a8b      	ldr	r2, [pc, #556]	; (80062f4 <write_map+0x2a4>)
 80060c8:	7812      	ldrb	r2, [r2, #0]
 80060ca:	f3c2 0203 	ubfx	r2, r2, #0, #4
 80060ce:	b2d1      	uxtb	r1, r2
 80060d0:	460c      	mov	r4, r1
 80060d2:	4a89      	ldr	r2, [pc, #548]	; (80062f8 <write_map+0x2a8>)
 80060d4:	011b      	lsls	r3, r3, #4
 80060d6:	4413      	add	r3, r2
 80060d8:	4423      	add	r3, r4
 80060da:	781a      	ldrb	r2, [r3, #0]
 80060dc:	4603      	mov	r3, r0
 80060de:	3301      	adds	r3, #1
 80060e0:	4608      	mov	r0, r1
 80060e2:	f042 0222 	orr.w	r2, r2, #34	; 0x22
 80060e6:	b2d1      	uxtb	r1, r2
 80060e8:	4a83      	ldr	r2, [pc, #524]	; (80062f8 <write_map+0x2a8>)
 80060ea:	011b      	lsls	r3, r3, #4
 80060ec:	4413      	add	r3, r2
 80060ee:	4403      	add	r3, r0
 80060f0:	460a      	mov	r2, r1
 80060f2:	701a      	strb	r2, [r3, #0]
 80060f4:	e01d      	b.n	8006132 <write_map+0xe2>
		}else{												//
			map[PRELOC.AXIS.Y + 1][PRELOC.AXIS.X] &= 0xDD;	//
 80060f6:	4b7f      	ldr	r3, [pc, #508]	; (80062f4 <write_map+0x2a4>)
 80060f8:	781b      	ldrb	r3, [r3, #0]
 80060fa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80060fe:	b2d8      	uxtb	r0, r3
 8006100:	4603      	mov	r3, r0
 8006102:	3301      	adds	r3, #1
 8006104:	4a7b      	ldr	r2, [pc, #492]	; (80062f4 <write_map+0x2a4>)
 8006106:	7812      	ldrb	r2, [r2, #0]
 8006108:	f3c2 0203 	ubfx	r2, r2, #0, #4
 800610c:	b2d1      	uxtb	r1, r2
 800610e:	460c      	mov	r4, r1
 8006110:	4a79      	ldr	r2, [pc, #484]	; (80062f8 <write_map+0x2a8>)
 8006112:	011b      	lsls	r3, r3, #4
 8006114:	4413      	add	r3, r2
 8006116:	4423      	add	r3, r4
 8006118:	781a      	ldrb	r2, [r3, #0]
 800611a:	4603      	mov	r3, r0
 800611c:	3301      	adds	r3, #1
 800611e:	4608      	mov	r0, r1
 8006120:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8006124:	b2d1      	uxtb	r1, r2
 8006126:	4a74      	ldr	r2, [pc, #464]	; (80062f8 <write_map+0x2a8>)
 8006128:	011b      	lsls	r3, r3, #4
 800612a:	4413      	add	r3, r2
 800612c:	4403      	add	r3, r0
 800612e:	460a      	mov	r2, r1
 8006130:	701a      	strb	r2, [r3, #0]
		}
	}
	//
	if(PRELOC.AXIS.X != 15){								//
 8006132:	4b70      	ldr	r3, [pc, #448]	; (80062f4 <write_map+0x2a4>)
 8006134:	781b      	ldrb	r3, [r3, #0]
 8006136:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800613a:	b2db      	uxtb	r3, r3
 800613c:	2b0f      	cmp	r3, #15
 800613e:	d03f      	beq.n	80061c0 <write_map+0x170>
		if(m_temp & 0x44){									//
 8006140:	79fb      	ldrb	r3, [r7, #7]
 8006142:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8006146:	2b00      	cmp	r3, #0
 8006148:	d01d      	beq.n	8006186 <write_map+0x136>
			map[PRELOC.AXIS.Y][PRELOC.AXIS.X + 1] |= 0x11;	//
 800614a:	4b6a      	ldr	r3, [pc, #424]	; (80062f4 <write_map+0x2a4>)
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8006152:	b2dc      	uxtb	r4, r3
 8006154:	4622      	mov	r2, r4
 8006156:	4b67      	ldr	r3, [pc, #412]	; (80062f4 <write_map+0x2a4>)
 8006158:	781b      	ldrb	r3, [r3, #0]
 800615a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800615e:	b2d8      	uxtb	r0, r3
 8006160:	4603      	mov	r3, r0
 8006162:	3301      	adds	r3, #1
 8006164:	4964      	ldr	r1, [pc, #400]	; (80062f8 <write_map+0x2a8>)
 8006166:	0112      	lsls	r2, r2, #4
 8006168:	440a      	add	r2, r1
 800616a:	4413      	add	r3, r2
 800616c:	781a      	ldrb	r2, [r3, #0]
 800616e:	4603      	mov	r3, r0
 8006170:	3301      	adds	r3, #1
 8006172:	f042 0211 	orr.w	r2, r2, #17
 8006176:	b2d0      	uxtb	r0, r2
 8006178:	495f      	ldr	r1, [pc, #380]	; (80062f8 <write_map+0x2a8>)
 800617a:	0122      	lsls	r2, r4, #4
 800617c:	440a      	add	r2, r1
 800617e:	4413      	add	r3, r2
 8006180:	4602      	mov	r2, r0
 8006182:	701a      	strb	r2, [r3, #0]
 8006184:	e01c      	b.n	80061c0 <write_map+0x170>
		}else{												//
			map[PRELOC.AXIS.Y][PRELOC.AXIS.X + 1] &= 0xEE;	//
 8006186:	4b5b      	ldr	r3, [pc, #364]	; (80062f4 <write_map+0x2a4>)
 8006188:	781b      	ldrb	r3, [r3, #0]
 800618a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800618e:	b2dc      	uxtb	r4, r3
 8006190:	4622      	mov	r2, r4
 8006192:	4b58      	ldr	r3, [pc, #352]	; (80062f4 <write_map+0x2a4>)
 8006194:	781b      	ldrb	r3, [r3, #0]
 8006196:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800619a:	b2d8      	uxtb	r0, r3
 800619c:	4603      	mov	r3, r0
 800619e:	3301      	adds	r3, #1
 80061a0:	4955      	ldr	r1, [pc, #340]	; (80062f8 <write_map+0x2a8>)
 80061a2:	0112      	lsls	r2, r2, #4
 80061a4:	440a      	add	r2, r1
 80061a6:	4413      	add	r3, r2
 80061a8:	781a      	ldrb	r2, [r3, #0]
 80061aa:	4603      	mov	r3, r0
 80061ac:	3301      	adds	r3, #1
 80061ae:	f022 0211 	bic.w	r2, r2, #17
 80061b2:	b2d0      	uxtb	r0, r2
 80061b4:	4950      	ldr	r1, [pc, #320]	; (80062f8 <write_map+0x2a8>)
 80061b6:	0122      	lsls	r2, r4, #4
 80061b8:	440a      	add	r2, r1
 80061ba:	4413      	add	r3, r2
 80061bc:	4602      	mov	r2, r0
 80061be:	701a      	strb	r2, [r3, #0]
		}
	}
	//
	if(PRELOC.AXIS.Y != 0){									//
 80061c0:	4b4c      	ldr	r3, [pc, #304]	; (80062f4 <write_map+0x2a4>)
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d041      	beq.n	8006252 <write_map+0x202>
		if(m_temp & 0x22){									//
 80061ce:	79fb      	ldrb	r3, [r7, #7]
 80061d0:	f003 0322 	and.w	r3, r3, #34	; 0x22
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d01e      	beq.n	8006216 <write_map+0x1c6>
			map[PRELOC.AXIS.Y - 1][PRELOC.AXIS.X] |= 0x88;	//
 80061d8:	4b46      	ldr	r3, [pc, #280]	; (80062f4 <write_map+0x2a4>)
 80061da:	781b      	ldrb	r3, [r3, #0]
 80061dc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80061e0:	b2d8      	uxtb	r0, r3
 80061e2:	4603      	mov	r3, r0
 80061e4:	3b01      	subs	r3, #1
 80061e6:	4a43      	ldr	r2, [pc, #268]	; (80062f4 <write_map+0x2a4>)
 80061e8:	7812      	ldrb	r2, [r2, #0]
 80061ea:	f3c2 0203 	ubfx	r2, r2, #0, #4
 80061ee:	b2d1      	uxtb	r1, r2
 80061f0:	460c      	mov	r4, r1
 80061f2:	4a41      	ldr	r2, [pc, #260]	; (80062f8 <write_map+0x2a8>)
 80061f4:	011b      	lsls	r3, r3, #4
 80061f6:	4413      	add	r3, r2
 80061f8:	4423      	add	r3, r4
 80061fa:	781a      	ldrb	r2, [r3, #0]
 80061fc:	4603      	mov	r3, r0
 80061fe:	3b01      	subs	r3, #1
 8006200:	4608      	mov	r0, r1
 8006202:	f062 0277 	orn	r2, r2, #119	; 0x77
 8006206:	b2d1      	uxtb	r1, r2
 8006208:	4a3b      	ldr	r2, [pc, #236]	; (80062f8 <write_map+0x2a8>)
 800620a:	011b      	lsls	r3, r3, #4
 800620c:	4413      	add	r3, r2
 800620e:	4403      	add	r3, r0
 8006210:	460a      	mov	r2, r1
 8006212:	701a      	strb	r2, [r3, #0]
 8006214:	e01d      	b.n	8006252 <write_map+0x202>
		}else{												//
			map[PRELOC.AXIS.Y - 1][PRELOC.AXIS.X] &= 0x77;	//
 8006216:	4b37      	ldr	r3, [pc, #220]	; (80062f4 <write_map+0x2a4>)
 8006218:	781b      	ldrb	r3, [r3, #0]
 800621a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800621e:	b2d8      	uxtb	r0, r3
 8006220:	4603      	mov	r3, r0
 8006222:	3b01      	subs	r3, #1
 8006224:	4a33      	ldr	r2, [pc, #204]	; (80062f4 <write_map+0x2a4>)
 8006226:	7812      	ldrb	r2, [r2, #0]
 8006228:	f3c2 0203 	ubfx	r2, r2, #0, #4
 800622c:	b2d1      	uxtb	r1, r2
 800622e:	460c      	mov	r4, r1
 8006230:	4a31      	ldr	r2, [pc, #196]	; (80062f8 <write_map+0x2a8>)
 8006232:	011b      	lsls	r3, r3, #4
 8006234:	4413      	add	r3, r2
 8006236:	4423      	add	r3, r4
 8006238:	781a      	ldrb	r2, [r3, #0]
 800623a:	4603      	mov	r3, r0
 800623c:	3b01      	subs	r3, #1
 800623e:	4608      	mov	r0, r1
 8006240:	f002 0277 	and.w	r2, r2, #119	; 0x77
 8006244:	b2d1      	uxtb	r1, r2
 8006246:	4a2c      	ldr	r2, [pc, #176]	; (80062f8 <write_map+0x2a8>)
 8006248:	011b      	lsls	r3, r3, #4
 800624a:	4413      	add	r3, r2
 800624c:	4403      	add	r3, r0
 800624e:	460a      	mov	r2, r1
 8006250:	701a      	strb	r2, [r3, #0]
		}
	}
	//
	if(PRELOC.AXIS.X != 0){									//
 8006252:	4b28      	ldr	r3, [pc, #160]	; (80062f4 <write_map+0x2a4>)
 8006254:	781b      	ldrb	r3, [r3, #0]
 8006256:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800625a:	b2db      	uxtb	r3, r3
 800625c:	2b00      	cmp	r3, #0
 800625e:	d03f      	beq.n	80062e0 <write_map+0x290>
		if(m_temp & 0x11){									//
 8006260:	79fb      	ldrb	r3, [r7, #7]
 8006262:	f003 0311 	and.w	r3, r3, #17
 8006266:	2b00      	cmp	r3, #0
 8006268:	d01d      	beq.n	80062a6 <write_map+0x256>
			map[PRELOC.AXIS.Y][PRELOC.AXIS.X - 1] |= 0x44;	//
 800626a:	4b22      	ldr	r3, [pc, #136]	; (80062f4 <write_map+0x2a4>)
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8006272:	b2dc      	uxtb	r4, r3
 8006274:	4622      	mov	r2, r4
 8006276:	4b1f      	ldr	r3, [pc, #124]	; (80062f4 <write_map+0x2a4>)
 8006278:	781b      	ldrb	r3, [r3, #0]
 800627a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800627e:	b2d8      	uxtb	r0, r3
 8006280:	4603      	mov	r3, r0
 8006282:	3b01      	subs	r3, #1
 8006284:	491c      	ldr	r1, [pc, #112]	; (80062f8 <write_map+0x2a8>)
 8006286:	0112      	lsls	r2, r2, #4
 8006288:	440a      	add	r2, r1
 800628a:	4413      	add	r3, r2
 800628c:	781a      	ldrb	r2, [r3, #0]
 800628e:	4603      	mov	r3, r0
 8006290:	3b01      	subs	r3, #1
 8006292:	f042 0244 	orr.w	r2, r2, #68	; 0x44
 8006296:	b2d0      	uxtb	r0, r2
 8006298:	4917      	ldr	r1, [pc, #92]	; (80062f8 <write_map+0x2a8>)
 800629a:	0122      	lsls	r2, r4, #4
 800629c:	440a      	add	r2, r1
 800629e:	4413      	add	r3, r2
 80062a0:	4602      	mov	r2, r0
 80062a2:	701a      	strb	r2, [r3, #0]
		}else{												//
			map[PRELOC.AXIS.Y][PRELOC.AXIS.X - 1] &= 0xBB;	//
		}
	}
}
 80062a4:	e01c      	b.n	80062e0 <write_map+0x290>
			map[PRELOC.AXIS.Y][PRELOC.AXIS.X - 1] &= 0xBB;	//
 80062a6:	4b13      	ldr	r3, [pc, #76]	; (80062f4 <write_map+0x2a4>)
 80062a8:	781b      	ldrb	r3, [r3, #0]
 80062aa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80062ae:	b2dc      	uxtb	r4, r3
 80062b0:	4622      	mov	r2, r4
 80062b2:	4b10      	ldr	r3, [pc, #64]	; (80062f4 <write_map+0x2a4>)
 80062b4:	781b      	ldrb	r3, [r3, #0]
 80062b6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80062ba:	b2d8      	uxtb	r0, r3
 80062bc:	4603      	mov	r3, r0
 80062be:	3b01      	subs	r3, #1
 80062c0:	490d      	ldr	r1, [pc, #52]	; (80062f8 <write_map+0x2a8>)
 80062c2:	0112      	lsls	r2, r2, #4
 80062c4:	440a      	add	r2, r1
 80062c6:	4413      	add	r3, r2
 80062c8:	781a      	ldrb	r2, [r3, #0]
 80062ca:	4603      	mov	r3, r0
 80062cc:	3b01      	subs	r3, #1
 80062ce:	f022 0244 	bic.w	r2, r2, #68	; 0x44
 80062d2:	b2d0      	uxtb	r0, r2
 80062d4:	4908      	ldr	r1, [pc, #32]	; (80062f8 <write_map+0x2a8>)
 80062d6:	0122      	lsls	r2, r4, #4
 80062d8:	440a      	add	r2, r1
 80062da:	4413      	add	r3, r2
 80062dc:	4602      	mov	r2, r0
 80062de:	701a      	strb	r2, [r3, #0]
}
 80062e0:	bf00      	nop
 80062e2:	3708      	adds	r7, #8
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bc90      	pop	{r4, r7}
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop
 80062ec:	200003b6 	.word	0x200003b6
 80062f0:	200004f0 	.word	0x200004f0
 80062f4:	200003fc 	.word	0x200003fc
 80062f8:	200002b4 	.word	0x200002b4

080062fc <turn_dir>:
//	
// 1t_pat(drive.h)
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void turn_dir(unsigned char	t_pat)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b083      	sub	sp, #12
 8006300:	af00      	add	r7, sp, #0
 8006302:	4603      	mov	r3, r0
 8006304:	71fb      	strb	r3, [r7, #7]
	//========
	m_dir = (m_dir + t_pat) & 0x03;							//m_dir
 8006306:	4b08      	ldr	r3, [pc, #32]	; (8006328 <turn_dir+0x2c>)
 8006308:	781a      	ldrb	r2, [r3, #0]
 800630a:	79fb      	ldrb	r3, [r7, #7]
 800630c:	4413      	add	r3, r2
 800630e:	b2db      	uxtb	r3, r3
 8006310:	f003 0303 	and.w	r3, r3, #3
 8006314:	b2da      	uxtb	r2, r3
 8006316:	4b04      	ldr	r3, [pc, #16]	; (8006328 <turn_dir+0x2c>)
 8006318:	701a      	strb	r2, [r3, #0]
}
 800631a:	bf00      	nop
 800631c:	370c      	adds	r7, #12
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr
 8006326:	bf00      	nop
 8006328:	200004f0 	.word	0x200004f0

0800632c <make_smap>:
//	
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void make_smap()
{
 800632c:	b480      	push	{r7}
 800632e:	b083      	sub	sp, #12
 8006330:	af00      	add	r7, sp, #0
	//========
	unsigned char x, y;												//for
	unsigned char m_temp;											//

	//========
	for(y = 0; y <= 0x0f; y++){								//Y
 8006332:	2300      	movs	r3, #0
 8006334:	71bb      	strb	r3, [r7, #6]
 8006336:	e013      	b.n	8006360 <make_smap+0x34>
		for( x = 0; x <= 0x0f; x++){						//X
 8006338:	2300      	movs	r3, #0
 800633a:	71fb      	strb	r3, [r7, #7]
 800633c:	e00a      	b.n	8006354 <make_smap+0x28>
			smap[y][x] = 0xff;								//
 800633e:	79ba      	ldrb	r2, [r7, #6]
 8006340:	79fb      	ldrb	r3, [r7, #7]
 8006342:	4977      	ldr	r1, [pc, #476]	; (8006520 <make_smap+0x1f4>)
 8006344:	0112      	lsls	r2, r2, #4
 8006346:	440a      	add	r2, r1
 8006348:	4413      	add	r3, r2
 800634a:	22ff      	movs	r2, #255	; 0xff
 800634c:	701a      	strb	r2, [r3, #0]
		for( x = 0; x <= 0x0f; x++){						//X
 800634e:	79fb      	ldrb	r3, [r7, #7]
 8006350:	3301      	adds	r3, #1
 8006352:	71fb      	strb	r3, [r7, #7]
 8006354:	79fb      	ldrb	r3, [r7, #7]
 8006356:	2b0f      	cmp	r3, #15
 8006358:	d9f1      	bls.n	800633e <make_smap+0x12>
	for(y = 0; y <= 0x0f; y++){								//Y
 800635a:	79bb      	ldrb	r3, [r7, #6]
 800635c:	3301      	adds	r3, #1
 800635e:	71bb      	strb	r3, [r7, #6]
 8006360:	79bb      	ldrb	r3, [r7, #6]
 8006362:	2b0f      	cmp	r3, #15
 8006364:	d9e8      	bls.n	8006338 <make_smap+0xc>
		}
	}

	//====0====
	smap[goal_y][goal_x] = 0;
 8006366:	4b6f      	ldr	r3, [pc, #444]	; (8006524 <make_smap+0x1f8>)
 8006368:	881b      	ldrh	r3, [r3, #0]
 800636a:	4618      	mov	r0, r3
 800636c:	4b6e      	ldr	r3, [pc, #440]	; (8006528 <make_smap+0x1fc>)
 800636e:	881b      	ldrh	r3, [r3, #0]
 8006370:	4619      	mov	r1, r3
 8006372:	4a6b      	ldr	r2, [pc, #428]	; (8006520 <make_smap+0x1f4>)
 8006374:	0103      	lsls	r3, r0, #4
 8006376:	4413      	add	r3, r2
 8006378:	440b      	add	r3, r1
 800637a:	2200      	movs	r2, #0
 800637c:	701a      	strb	r2, [r3, #0]

	//====0====
	m_step = 0;												//
 800637e:	4b6b      	ldr	r3, [pc, #428]	; (800652c <make_smap+0x200>)
 8006380:	2200      	movs	r2, #0
 8006382:	701a      	strb	r2, [r3, #0]

	//========
	do{
		//--------
		for( y = 0; y <= 0x0f; y++){						//Y
 8006384:	2300      	movs	r3, #0
 8006386:	71bb      	strb	r3, [r7, #6]
 8006388:	e0a6      	b.n	80064d8 <make_smap+0x1ac>
			for( x = 0; x <= 0x0f; x++){					//X
 800638a:	2300      	movs	r3, #0
 800638c:	71fb      	strb	r3, [r7, #7]
 800638e:	e09c      	b.n	80064ca <make_smap+0x19e>
				//--------
				if( smap[y][x] == m_step){					//m_step
 8006390:	79ba      	ldrb	r2, [r7, #6]
 8006392:	79fb      	ldrb	r3, [r7, #7]
 8006394:	4962      	ldr	r1, [pc, #392]	; (8006520 <make_smap+0x1f4>)
 8006396:	0112      	lsls	r2, r2, #4
 8006398:	440a      	add	r2, r1
 800639a:	4413      	add	r3, r2
 800639c:	781a      	ldrb	r2, [r3, #0]
 800639e:	4b63      	ldr	r3, [pc, #396]	; (800652c <make_smap+0x200>)
 80063a0:	781b      	ldrb	r3, [r3, #0]
 80063a2:	429a      	cmp	r2, r3
 80063a4:	f040 808e 	bne.w	80064c4 <make_smap+0x198>
					m_temp = map[y][x];						//map
 80063a8:	79ba      	ldrb	r2, [r7, #6]
 80063aa:	79fb      	ldrb	r3, [r7, #7]
 80063ac:	4960      	ldr	r1, [pc, #384]	; (8006530 <make_smap+0x204>)
 80063ae:	0112      	lsls	r2, r2, #4
 80063b0:	440a      	add	r2, r1
 80063b2:	4413      	add	r3, r2
 80063b4:	781b      	ldrb	r3, [r3, #0]
 80063b6:	717b      	strb	r3, [r7, #5]
					if(MF.FLAG.SCND){						//(MF.FLAG.SCNDTrue)
 80063b8:	4b5e      	ldr	r3, [pc, #376]	; (8006534 <make_smap+0x208>)
 80063ba:	781b      	ldrb	r3, [r3, #0]
 80063bc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d002      	beq.n	80063cc <make_smap+0xa0>
						m_temp >>= 4;						//4bit4bit
 80063c6:	797b      	ldrb	r3, [r7, #5]
 80063c8:	091b      	lsrs	r3, r3, #4
 80063ca:	717b      	strb	r3, [r7, #5]
					}
					//--------
					if(!(m_temp & 0x08) && y != 0x0f){		//
 80063cc:	797b      	ldrb	r3, [r7, #5]
 80063ce:	f003 0308 	and.w	r3, r3, #8
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d119      	bne.n	800640a <make_smap+0xde>
 80063d6:	79bb      	ldrb	r3, [r7, #6]
 80063d8:	2b0f      	cmp	r3, #15
 80063da:	d016      	beq.n	800640a <make_smap+0xde>
						if(smap[y+1][x] == 0xff){			//
 80063dc:	79bb      	ldrb	r3, [r7, #6]
 80063de:	1c5a      	adds	r2, r3, #1
 80063e0:	79fb      	ldrb	r3, [r7, #7]
 80063e2:	494f      	ldr	r1, [pc, #316]	; (8006520 <make_smap+0x1f4>)
 80063e4:	0112      	lsls	r2, r2, #4
 80063e6:	440a      	add	r2, r1
 80063e8:	4413      	add	r3, r2
 80063ea:	781b      	ldrb	r3, [r3, #0]
 80063ec:	2bff      	cmp	r3, #255	; 0xff
 80063ee:	d10c      	bne.n	800640a <make_smap+0xde>
							smap[y+1][x] = m_step + 1;		//
 80063f0:	4b4e      	ldr	r3, [pc, #312]	; (800652c <make_smap+0x200>)
 80063f2:	7819      	ldrb	r1, [r3, #0]
 80063f4:	79bb      	ldrb	r3, [r7, #6]
 80063f6:	1c5a      	adds	r2, r3, #1
 80063f8:	79fb      	ldrb	r3, [r7, #7]
 80063fa:	3101      	adds	r1, #1
 80063fc:	b2c8      	uxtb	r0, r1
 80063fe:	4948      	ldr	r1, [pc, #288]	; (8006520 <make_smap+0x1f4>)
 8006400:	0112      	lsls	r2, r2, #4
 8006402:	440a      	add	r2, r1
 8006404:	4413      	add	r3, r2
 8006406:	4602      	mov	r2, r0
 8006408:	701a      	strb	r2, [r3, #0]
						}
					}
					//--------
					if(!(m_temp & 0x04) && x != 0x0f){		//
 800640a:	797b      	ldrb	r3, [r7, #5]
 800640c:	f003 0304 	and.w	r3, r3, #4
 8006410:	2b00      	cmp	r3, #0
 8006412:	d119      	bne.n	8006448 <make_smap+0x11c>
 8006414:	79fb      	ldrb	r3, [r7, #7]
 8006416:	2b0f      	cmp	r3, #15
 8006418:	d016      	beq.n	8006448 <make_smap+0x11c>
						if(smap[y][x+1] == 0xff){			//
 800641a:	79ba      	ldrb	r2, [r7, #6]
 800641c:	79fb      	ldrb	r3, [r7, #7]
 800641e:	3301      	adds	r3, #1
 8006420:	493f      	ldr	r1, [pc, #252]	; (8006520 <make_smap+0x1f4>)
 8006422:	0112      	lsls	r2, r2, #4
 8006424:	440a      	add	r2, r1
 8006426:	4413      	add	r3, r2
 8006428:	781b      	ldrb	r3, [r3, #0]
 800642a:	2bff      	cmp	r3, #255	; 0xff
 800642c:	d10c      	bne.n	8006448 <make_smap+0x11c>
							smap[y][x+1] = m_step + 1;		//
 800642e:	4b3f      	ldr	r3, [pc, #252]	; (800652c <make_smap+0x200>)
 8006430:	7819      	ldrb	r1, [r3, #0]
 8006432:	79ba      	ldrb	r2, [r7, #6]
 8006434:	79fb      	ldrb	r3, [r7, #7]
 8006436:	3301      	adds	r3, #1
 8006438:	3101      	adds	r1, #1
 800643a:	b2c8      	uxtb	r0, r1
 800643c:	4938      	ldr	r1, [pc, #224]	; (8006520 <make_smap+0x1f4>)
 800643e:	0112      	lsls	r2, r2, #4
 8006440:	440a      	add	r2, r1
 8006442:	4413      	add	r3, r2
 8006444:	4602      	mov	r2, r0
 8006446:	701a      	strb	r2, [r3, #0]
						}
					}
					//--------
					if(!(m_temp & 0x02) && y != 0){			//
 8006448:	797b      	ldrb	r3, [r7, #5]
 800644a:	f003 0302 	and.w	r3, r3, #2
 800644e:	2b00      	cmp	r3, #0
 8006450:	d119      	bne.n	8006486 <make_smap+0x15a>
 8006452:	79bb      	ldrb	r3, [r7, #6]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d016      	beq.n	8006486 <make_smap+0x15a>
						if(smap[y-1][x] == 0xff){			//
 8006458:	79bb      	ldrb	r3, [r7, #6]
 800645a:	1e5a      	subs	r2, r3, #1
 800645c:	79fb      	ldrb	r3, [r7, #7]
 800645e:	4930      	ldr	r1, [pc, #192]	; (8006520 <make_smap+0x1f4>)
 8006460:	0112      	lsls	r2, r2, #4
 8006462:	440a      	add	r2, r1
 8006464:	4413      	add	r3, r2
 8006466:	781b      	ldrb	r3, [r3, #0]
 8006468:	2bff      	cmp	r3, #255	; 0xff
 800646a:	d10c      	bne.n	8006486 <make_smap+0x15a>
							smap[y-1][x] = m_step + 1;		//
 800646c:	4b2f      	ldr	r3, [pc, #188]	; (800652c <make_smap+0x200>)
 800646e:	7819      	ldrb	r1, [r3, #0]
 8006470:	79bb      	ldrb	r3, [r7, #6]
 8006472:	1e5a      	subs	r2, r3, #1
 8006474:	79fb      	ldrb	r3, [r7, #7]
 8006476:	3101      	adds	r1, #1
 8006478:	b2c8      	uxtb	r0, r1
 800647a:	4929      	ldr	r1, [pc, #164]	; (8006520 <make_smap+0x1f4>)
 800647c:	0112      	lsls	r2, r2, #4
 800647e:	440a      	add	r2, r1
 8006480:	4413      	add	r3, r2
 8006482:	4602      	mov	r2, r0
 8006484:	701a      	strb	r2, [r3, #0]
						}
					}
					//--------
					if(!(m_temp & 0x01) && x != 0){			//
 8006486:	797b      	ldrb	r3, [r7, #5]
 8006488:	f003 0301 	and.w	r3, r3, #1
 800648c:	2b00      	cmp	r3, #0
 800648e:	d119      	bne.n	80064c4 <make_smap+0x198>
 8006490:	79fb      	ldrb	r3, [r7, #7]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d016      	beq.n	80064c4 <make_smap+0x198>
						if(smap[y][x-1] == 0xff){			//
 8006496:	79ba      	ldrb	r2, [r7, #6]
 8006498:	79fb      	ldrb	r3, [r7, #7]
 800649a:	3b01      	subs	r3, #1
 800649c:	4920      	ldr	r1, [pc, #128]	; (8006520 <make_smap+0x1f4>)
 800649e:	0112      	lsls	r2, r2, #4
 80064a0:	440a      	add	r2, r1
 80064a2:	4413      	add	r3, r2
 80064a4:	781b      	ldrb	r3, [r3, #0]
 80064a6:	2bff      	cmp	r3, #255	; 0xff
 80064a8:	d10c      	bne.n	80064c4 <make_smap+0x198>
							smap[y][x-1] = m_step + 1;		//
 80064aa:	4b20      	ldr	r3, [pc, #128]	; (800652c <make_smap+0x200>)
 80064ac:	7819      	ldrb	r1, [r3, #0]
 80064ae:	79ba      	ldrb	r2, [r7, #6]
 80064b0:	79fb      	ldrb	r3, [r7, #7]
 80064b2:	3b01      	subs	r3, #1
 80064b4:	3101      	adds	r1, #1
 80064b6:	b2c8      	uxtb	r0, r1
 80064b8:	4919      	ldr	r1, [pc, #100]	; (8006520 <make_smap+0x1f4>)
 80064ba:	0112      	lsls	r2, r2, #4
 80064bc:	440a      	add	r2, r1
 80064be:	4413      	add	r3, r2
 80064c0:	4602      	mov	r2, r0
 80064c2:	701a      	strb	r2, [r3, #0]
			for( x = 0; x <= 0x0f; x++){					//X
 80064c4:	79fb      	ldrb	r3, [r7, #7]
 80064c6:	3301      	adds	r3, #1
 80064c8:	71fb      	strb	r3, [r7, #7]
 80064ca:	79fb      	ldrb	r3, [r7, #7]
 80064cc:	2b0f      	cmp	r3, #15
 80064ce:	f67f af5f 	bls.w	8006390 <make_smap+0x64>
		for( y = 0; y <= 0x0f; y++){						//Y
 80064d2:	79bb      	ldrb	r3, [r7, #6]
 80064d4:	3301      	adds	r3, #1
 80064d6:	71bb      	strb	r3, [r7, #6]
 80064d8:	79bb      	ldrb	r3, [r7, #6]
 80064da:	2b0f      	cmp	r3, #15
 80064dc:	f67f af55 	bls.w	800638a <make_smap+0x5e>
					}
				}
			}
		}
		//========
		m_step++;
 80064e0:	4b12      	ldr	r3, [pc, #72]	; (800652c <make_smap+0x200>)
 80064e2:	781b      	ldrb	r3, [r3, #0]
 80064e4:	3301      	adds	r3, #1
 80064e6:	b2da      	uxtb	r2, r3
 80064e8:	4b10      	ldr	r3, [pc, #64]	; (800652c <make_smap+0x200>)
 80064ea:	701a      	strb	r2, [r3, #0]
	}while(smap[PRELOC.AXIS.Y][PRELOC.AXIS.X] == 0xff);		//
 80064ec:	4b12      	ldr	r3, [pc, #72]	; (8006538 <make_smap+0x20c>)
 80064ee:	781b      	ldrb	r3, [r3, #0]
 80064f0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	4618      	mov	r0, r3
 80064f8:	4b0f      	ldr	r3, [pc, #60]	; (8006538 <make_smap+0x20c>)
 80064fa:	781b      	ldrb	r3, [r3, #0]
 80064fc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8006500:	b2db      	uxtb	r3, r3
 8006502:	4619      	mov	r1, r3
 8006504:	4a06      	ldr	r2, [pc, #24]	; (8006520 <make_smap+0x1f4>)
 8006506:	0103      	lsls	r3, r0, #4
 8006508:	4413      	add	r3, r2
 800650a:	440b      	add	r3, r1
 800650c:	781b      	ldrb	r3, [r3, #0]
 800650e:	2bff      	cmp	r3, #255	; 0xff
 8006510:	f43f af38 	beq.w	8006384 <make_smap+0x58>
}
 8006514:	bf00      	nop
 8006516:	370c      	adds	r7, #12
 8006518:	46bd      	mov	sp, r7
 800651a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651e:	4770      	bx	lr
 8006520:	20000600 	.word	0x20000600
 8006524:	2000041e 	.word	0x2000041e
 8006528:	2000046c 	.word	0x2000046c
 800652c:	200003d6 	.word	0x200003d6
 8006530:	200002b4 	.word	0x200002b4
 8006534:	20000710 	.word	0x20000710
 8006538:	200003fc 	.word	0x200003fc

0800653c <make_route_NESW>:
//	
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void make_route_NESW()
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b082      	sub	sp, #8
 8006540:	af00      	add	r7, sp, #0
	//========
	unsigned char i = 0;												//
 8006542:	2300      	movs	r3, #0
 8006544:	71fb      	strb	r3, [r7, #7]
	unsigned char x, y;													//XY
	unsigned char dir_temp =  m_dir;									//
 8006546:	4b95      	ldr	r3, [pc, #596]	; (800679c <make_route_NESW+0x260>)
 8006548:	781b      	ldrb	r3, [r3, #0]
 800654a:	70fb      	strb	r3, [r7, #3]
	unsigned char m_temp;												//

	//========
	do{
		route[i++] = 0xff;										//routei
 800654c:	79fb      	ldrb	r3, [r7, #7]
 800654e:	1c5a      	adds	r2, r3, #1
 8006550:	71fa      	strb	r2, [r7, #7]
 8006552:	461a      	mov	r2, r3
 8006554:	4b92      	ldr	r3, [pc, #584]	; (80067a0 <make_route_NESW+0x264>)
 8006556:	21ff      	movs	r1, #255	; 0xff
 8006558:	5499      	strb	r1, [r3, r2]
	}while(i != 0);												//i0(i0)
 800655a:	79fb      	ldrb	r3, [r7, #7]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d1f5      	bne.n	800654c <make_route_NESW+0x10>

	//========
	m_step = smap[PRELOC.AXIS.Y][PRELOC.AXIS.X];				//
 8006560:	4b90      	ldr	r3, [pc, #576]	; (80067a4 <make_route_NESW+0x268>)
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8006568:	b2db      	uxtb	r3, r3
 800656a:	4618      	mov	r0, r3
 800656c:	4b8d      	ldr	r3, [pc, #564]	; (80067a4 <make_route_NESW+0x268>)
 800656e:	781b      	ldrb	r3, [r3, #0]
 8006570:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8006574:	b2db      	uxtb	r3, r3
 8006576:	4619      	mov	r1, r3
 8006578:	4a8b      	ldr	r2, [pc, #556]	; (80067a8 <make_route_NESW+0x26c>)
 800657a:	0103      	lsls	r3, r0, #4
 800657c:	4413      	add	r3, r2
 800657e:	440b      	add	r3, r1
 8006580:	781a      	ldrb	r2, [r3, #0]
 8006582:	4b8a      	ldr	r3, [pc, #552]	; (80067ac <make_route_NESW+0x270>)
 8006584:	701a      	strb	r2, [r3, #0]

	//====x, y====
	x = (unsigned char)PRELOC.AXIS.X;
 8006586:	4b87      	ldr	r3, [pc, #540]	; (80067a4 <make_route_NESW+0x268>)
 8006588:	781b      	ldrb	r3, [r3, #0]
 800658a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800658e:	b2db      	uxtb	r3, r3
 8006590:	71bb      	strb	r3, [r7, #6]
	y = (unsigned char)PRELOC.AXIS.Y;
 8006592:	4b84      	ldr	r3, [pc, #528]	; (80067a4 <make_route_NESW+0x268>)
 8006594:	781b      	ldrb	r3, [r3, #0]
 8006596:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800659a:	b2db      	uxtb	r3, r3
 800659c:	717b      	strb	r3, [r7, #5]

	//========
	do{
		m_temp = map[y][x];										//
 800659e:	797a      	ldrb	r2, [r7, #5]
 80065a0:	79bb      	ldrb	r3, [r7, #6]
 80065a2:	4983      	ldr	r1, [pc, #524]	; (80067b0 <make_route_NESW+0x274>)
 80065a4:	0112      	lsls	r2, r2, #4
 80065a6:	440a      	add	r2, r1
 80065a8:	4413      	add	r3, r2
 80065aa:	781b      	ldrb	r3, [r3, #0]
 80065ac:	713b      	strb	r3, [r7, #4]
		if(MF.FLAG.SCND){										//(MF.FLAG.SCNDTrue)
 80065ae:	4b81      	ldr	r3, [pc, #516]	; (80067b4 <make_route_NESW+0x278>)
 80065b0:	781b      	ldrb	r3, [r3, #0]
 80065b2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80065b6:	b2db      	uxtb	r3, r3
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d002      	beq.n	80065c2 <make_route_NESW+0x86>
			m_temp >>= 4;										//4bit4bit
 80065bc:	793b      	ldrb	r3, [r7, #4]
 80065be:	091b      	lsrs	r3, r3, #4
 80065c0:	713b      	strb	r3, [r7, #4]
		}

		//--------
		if(!(m_temp & 0x08) && (smap[y+1][x] < m_step)){		//
 80065c2:	793b      	ldrb	r3, [r7, #4]
 80065c4:	f003 0308 	and.w	r3, r3, #8
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d123      	bne.n	8006614 <make_route_NESW+0xd8>
 80065cc:	797b      	ldrb	r3, [r7, #5]
 80065ce:	1c5a      	adds	r2, r3, #1
 80065d0:	79bb      	ldrb	r3, [r7, #6]
 80065d2:	4975      	ldr	r1, [pc, #468]	; (80067a8 <make_route_NESW+0x26c>)
 80065d4:	0112      	lsls	r2, r2, #4
 80065d6:	440a      	add	r2, r1
 80065d8:	4413      	add	r3, r2
 80065da:	781a      	ldrb	r2, [r3, #0]
 80065dc:	4b73      	ldr	r3, [pc, #460]	; (80067ac <make_route_NESW+0x270>)
 80065de:	781b      	ldrb	r3, [r3, #0]
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d217      	bcs.n	8006614 <make_route_NESW+0xd8>
			route[i] = (0x00 - m_dir) & 0x03;					//route
 80065e4:	4b6d      	ldr	r3, [pc, #436]	; (800679c <make_route_NESW+0x260>)
 80065e6:	781b      	ldrb	r3, [r3, #0]
 80065e8:	425b      	negs	r3, r3
 80065ea:	b2da      	uxtb	r2, r3
 80065ec:	79fb      	ldrb	r3, [r7, #7]
 80065ee:	f002 0203 	and.w	r2, r2, #3
 80065f2:	b2d1      	uxtb	r1, r2
 80065f4:	4a6a      	ldr	r2, [pc, #424]	; (80067a0 <make_route_NESW+0x264>)
 80065f6:	54d1      	strb	r1, [r2, r3]
			m_step = smap[y+1][x];								//
 80065f8:	797b      	ldrb	r3, [r7, #5]
 80065fa:	1c5a      	adds	r2, r3, #1
 80065fc:	79bb      	ldrb	r3, [r7, #6]
 80065fe:	496a      	ldr	r1, [pc, #424]	; (80067a8 <make_route_NESW+0x26c>)
 8006600:	0112      	lsls	r2, r2, #4
 8006602:	440a      	add	r2, r1
 8006604:	4413      	add	r3, r2
 8006606:	781a      	ldrb	r2, [r3, #0]
 8006608:	4b68      	ldr	r3, [pc, #416]	; (80067ac <make_route_NESW+0x270>)
 800660a:	701a      	strb	r2, [r3, #0]
			y++;												//Y
 800660c:	797b      	ldrb	r3, [r7, #5]
 800660e:	3301      	adds	r3, #1
 8006610:	717b      	strb	r3, [r7, #5]
 8006612:	e07c      	b.n	800670e <make_route_NESW+0x1d2>
		}
		//--------
		else if(!(m_temp & 0x04) && (smap[y][x+1] < m_step)){	//
 8006614:	793b      	ldrb	r3, [r7, #4]
 8006616:	f003 0304 	and.w	r3, r3, #4
 800661a:	2b00      	cmp	r3, #0
 800661c:	d124      	bne.n	8006668 <make_route_NESW+0x12c>
 800661e:	797a      	ldrb	r2, [r7, #5]
 8006620:	79bb      	ldrb	r3, [r7, #6]
 8006622:	3301      	adds	r3, #1
 8006624:	4960      	ldr	r1, [pc, #384]	; (80067a8 <make_route_NESW+0x26c>)
 8006626:	0112      	lsls	r2, r2, #4
 8006628:	440a      	add	r2, r1
 800662a:	4413      	add	r3, r2
 800662c:	781a      	ldrb	r2, [r3, #0]
 800662e:	4b5f      	ldr	r3, [pc, #380]	; (80067ac <make_route_NESW+0x270>)
 8006630:	781b      	ldrb	r3, [r3, #0]
 8006632:	429a      	cmp	r2, r3
 8006634:	d218      	bcs.n	8006668 <make_route_NESW+0x12c>
			route[i] = (0x01 - m_dir) & 0x03;					//route
 8006636:	4b59      	ldr	r3, [pc, #356]	; (800679c <make_route_NESW+0x260>)
 8006638:	781b      	ldrb	r3, [r3, #0]
 800663a:	f1c3 0301 	rsb	r3, r3, #1
 800663e:	b2da      	uxtb	r2, r3
 8006640:	79fb      	ldrb	r3, [r7, #7]
 8006642:	f002 0203 	and.w	r2, r2, #3
 8006646:	b2d1      	uxtb	r1, r2
 8006648:	4a55      	ldr	r2, [pc, #340]	; (80067a0 <make_route_NESW+0x264>)
 800664a:	54d1      	strb	r1, [r2, r3]
			m_step = smap[y][x+1];								//
 800664c:	797a      	ldrb	r2, [r7, #5]
 800664e:	79bb      	ldrb	r3, [r7, #6]
 8006650:	3301      	adds	r3, #1
 8006652:	4955      	ldr	r1, [pc, #340]	; (80067a8 <make_route_NESW+0x26c>)
 8006654:	0112      	lsls	r2, r2, #4
 8006656:	440a      	add	r2, r1
 8006658:	4413      	add	r3, r2
 800665a:	781a      	ldrb	r2, [r3, #0]
 800665c:	4b53      	ldr	r3, [pc, #332]	; (80067ac <make_route_NESW+0x270>)
 800665e:	701a      	strb	r2, [r3, #0]
			x++;												//X
 8006660:	79bb      	ldrb	r3, [r7, #6]
 8006662:	3301      	adds	r3, #1
 8006664:	71bb      	strb	r3, [r7, #6]
 8006666:	e052      	b.n	800670e <make_route_NESW+0x1d2>
		}
		//--------
		else if(!(m_temp & 0x02) && (smap[y-1][x] < m_step)){	//
 8006668:	793b      	ldrb	r3, [r7, #4]
 800666a:	f003 0302 	and.w	r3, r3, #2
 800666e:	2b00      	cmp	r3, #0
 8006670:	d124      	bne.n	80066bc <make_route_NESW+0x180>
 8006672:	797b      	ldrb	r3, [r7, #5]
 8006674:	1e5a      	subs	r2, r3, #1
 8006676:	79bb      	ldrb	r3, [r7, #6]
 8006678:	494b      	ldr	r1, [pc, #300]	; (80067a8 <make_route_NESW+0x26c>)
 800667a:	0112      	lsls	r2, r2, #4
 800667c:	440a      	add	r2, r1
 800667e:	4413      	add	r3, r2
 8006680:	781a      	ldrb	r2, [r3, #0]
 8006682:	4b4a      	ldr	r3, [pc, #296]	; (80067ac <make_route_NESW+0x270>)
 8006684:	781b      	ldrb	r3, [r3, #0]
 8006686:	429a      	cmp	r2, r3
 8006688:	d218      	bcs.n	80066bc <make_route_NESW+0x180>
			route[i] = (0x02 - m_dir) & 0x03;					//route
 800668a:	4b44      	ldr	r3, [pc, #272]	; (800679c <make_route_NESW+0x260>)
 800668c:	781b      	ldrb	r3, [r3, #0]
 800668e:	f1c3 0302 	rsb	r3, r3, #2
 8006692:	b2da      	uxtb	r2, r3
 8006694:	79fb      	ldrb	r3, [r7, #7]
 8006696:	f002 0203 	and.w	r2, r2, #3
 800669a:	b2d1      	uxtb	r1, r2
 800669c:	4a40      	ldr	r2, [pc, #256]	; (80067a0 <make_route_NESW+0x264>)
 800669e:	54d1      	strb	r1, [r2, r3]
			m_step = smap[y-1][x];								//
 80066a0:	797b      	ldrb	r3, [r7, #5]
 80066a2:	1e5a      	subs	r2, r3, #1
 80066a4:	79bb      	ldrb	r3, [r7, #6]
 80066a6:	4940      	ldr	r1, [pc, #256]	; (80067a8 <make_route_NESW+0x26c>)
 80066a8:	0112      	lsls	r2, r2, #4
 80066aa:	440a      	add	r2, r1
 80066ac:	4413      	add	r3, r2
 80066ae:	781a      	ldrb	r2, [r3, #0]
 80066b0:	4b3e      	ldr	r3, [pc, #248]	; (80067ac <make_route_NESW+0x270>)
 80066b2:	701a      	strb	r2, [r3, #0]
			y--;												//Y
 80066b4:	797b      	ldrb	r3, [r7, #5]
 80066b6:	3b01      	subs	r3, #1
 80066b8:	717b      	strb	r3, [r7, #5]
 80066ba:	e028      	b.n	800670e <make_route_NESW+0x1d2>
		}
		//--------
		else if(!(m_temp & 0x01) && (smap[y][x-1] < m_step)){	//
 80066bc:	793b      	ldrb	r3, [r7, #4]
 80066be:	f003 0301 	and.w	r3, r3, #1
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d123      	bne.n	800670e <make_route_NESW+0x1d2>
 80066c6:	797a      	ldrb	r2, [r7, #5]
 80066c8:	79bb      	ldrb	r3, [r7, #6]
 80066ca:	3b01      	subs	r3, #1
 80066cc:	4936      	ldr	r1, [pc, #216]	; (80067a8 <make_route_NESW+0x26c>)
 80066ce:	0112      	lsls	r2, r2, #4
 80066d0:	440a      	add	r2, r1
 80066d2:	4413      	add	r3, r2
 80066d4:	781a      	ldrb	r2, [r3, #0]
 80066d6:	4b35      	ldr	r3, [pc, #212]	; (80067ac <make_route_NESW+0x270>)
 80066d8:	781b      	ldrb	r3, [r3, #0]
 80066da:	429a      	cmp	r2, r3
 80066dc:	d217      	bcs.n	800670e <make_route_NESW+0x1d2>
			route[i] = (0x03 - m_dir) & 0x03;					//route
 80066de:	4b2f      	ldr	r3, [pc, #188]	; (800679c <make_route_NESW+0x260>)
 80066e0:	781b      	ldrb	r3, [r3, #0]
 80066e2:	f1c3 0303 	rsb	r3, r3, #3
 80066e6:	b2da      	uxtb	r2, r3
 80066e8:	79fb      	ldrb	r3, [r7, #7]
 80066ea:	f002 0203 	and.w	r2, r2, #3
 80066ee:	b2d1      	uxtb	r1, r2
 80066f0:	4a2b      	ldr	r2, [pc, #172]	; (80067a0 <make_route_NESW+0x264>)
 80066f2:	54d1      	strb	r1, [r2, r3]
			m_step = smap[y][x-1];								//
 80066f4:	797a      	ldrb	r2, [r7, #5]
 80066f6:	79bb      	ldrb	r3, [r7, #6]
 80066f8:	3b01      	subs	r3, #1
 80066fa:	492b      	ldr	r1, [pc, #172]	; (80067a8 <make_route_NESW+0x26c>)
 80066fc:	0112      	lsls	r2, r2, #4
 80066fe:	440a      	add	r2, r1
 8006700:	4413      	add	r3, r2
 8006702:	781a      	ldrb	r2, [r3, #0]
 8006704:	4b29      	ldr	r3, [pc, #164]	; (80067ac <make_route_NESW+0x270>)
 8006706:	701a      	strb	r2, [r3, #0]
			x--;												//X
 8006708:	79bb      	ldrb	r3, [r7, #6]
 800670a:	3b01      	subs	r3, #1
 800670c:	71bb      	strb	r3, [r7, #6]
		}

		//--------
		switch(route[i]){										//route
 800670e:	79fb      	ldrb	r3, [r7, #7]
 8006710:	4a23      	ldr	r2, [pc, #140]	; (80067a0 <make_route_NESW+0x264>)
 8006712:	5cd3      	ldrb	r3, [r2, r3]
 8006714:	2b03      	cmp	r3, #3
 8006716:	d828      	bhi.n	800676a <make_route_NESW+0x22e>
 8006718:	a201      	add	r2, pc, #4	; (adr r2, 8006720 <make_route_NESW+0x1e4>)
 800671a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800671e:	bf00      	nop
 8006720:	08006731 	.word	0x08006731
 8006724:	0800673b 	.word	0x0800673b
 8006728:	0800674b 	.word	0x0800674b
 800672c:	0800675b 	.word	0x0800675b
		case 0x00:												//
			route[i] = 0x88;									//
 8006730:	79fb      	ldrb	r3, [r7, #7]
 8006732:	4a1b      	ldr	r2, [pc, #108]	; (80067a0 <make_route_NESW+0x264>)
 8006734:	2188      	movs	r1, #136	; 0x88
 8006736:	54d1      	strb	r1, [r2, r3]
			break;
 8006738:	e01c      	b.n	8006774 <make_route_NESW+0x238>
		case 0x01:												//
			turn_dir(DIR_TURN_R90);								//90
 800673a:	2001      	movs	r0, #1
 800673c:	f7ff fdde 	bl	80062fc <turn_dir>
			route[i] = 0x44;									//
 8006740:	79fb      	ldrb	r3, [r7, #7]
 8006742:	4a17      	ldr	r2, [pc, #92]	; (80067a0 <make_route_NESW+0x264>)
 8006744:	2144      	movs	r1, #68	; 0x44
 8006746:	54d1      	strb	r1, [r2, r3]
			break;
 8006748:	e014      	b.n	8006774 <make_route_NESW+0x238>
		case 0x02:												//U
			turn_dir(DIR_TURN_180);								//180
 800674a:	2002      	movs	r0, #2
 800674c:	f7ff fdd6 	bl	80062fc <turn_dir>
			route[i] = 0x22;									//
 8006750:	79fb      	ldrb	r3, [r7, #7]
 8006752:	4a13      	ldr	r2, [pc, #76]	; (80067a0 <make_route_NESW+0x264>)
 8006754:	2122      	movs	r1, #34	; 0x22
 8006756:	54d1      	strb	r1, [r2, r3]
			break;
 8006758:	e00c      	b.n	8006774 <make_route_NESW+0x238>
		case 0x03:												//
			turn_dir(DIR_TURN_L90);								//90
 800675a:	20ff      	movs	r0, #255	; 0xff
 800675c:	f7ff fdce 	bl	80062fc <turn_dir>
			route[i] = 0x11;									//
 8006760:	79fb      	ldrb	r3, [r7, #7]
 8006762:	4a0f      	ldr	r2, [pc, #60]	; (80067a0 <make_route_NESW+0x264>)
 8006764:	2111      	movs	r1, #17
 8006766:	54d1      	strb	r1, [r2, r3]
			break;
 8006768:	e004      	b.n	8006774 <make_route_NESW+0x238>
		default:												//
			route[i] = 0x00;									//
 800676a:	79fb      	ldrb	r3, [r7, #7]
 800676c:	4a0c      	ldr	r2, [pc, #48]	; (80067a0 <make_route_NESW+0x264>)
 800676e:	2100      	movs	r1, #0
 8006770:	54d1      	strb	r1, [r2, r3]
			break;
 8006772:	bf00      	nop
		}
		i++;													//
 8006774:	79fb      	ldrb	r3, [r7, #7]
 8006776:	3301      	adds	r3, #1
 8006778:	71fb      	strb	r3, [r7, #7]
	}while( smap[y][x] != 0);									//0(=)
 800677a:	797a      	ldrb	r2, [r7, #5]
 800677c:	79bb      	ldrb	r3, [r7, #6]
 800677e:	490a      	ldr	r1, [pc, #40]	; (80067a8 <make_route_NESW+0x26c>)
 8006780:	0112      	lsls	r2, r2, #4
 8006782:	440a      	add	r2, r1
 8006784:	4413      	add	r3, r2
 8006786:	781b      	ldrb	r3, [r3, #0]
 8006788:	2b00      	cmp	r3, #0
 800678a:	f47f af08 	bne.w	800659e <make_route_NESW+0x62>
	m_dir = dir_temp;											//
 800678e:	4a03      	ldr	r2, [pc, #12]	; (800679c <make_route_NESW+0x260>)
 8006790:	78fb      	ldrb	r3, [r7, #3]
 8006792:	7013      	strb	r3, [r2, #0]
}
 8006794:	bf00      	nop
 8006796:	3708      	adds	r7, #8
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}
 800679c:	200004f0 	.word	0x200004f0
 80067a0:	200004f4 	.word	0x200004f4
 80067a4:	200003fc 	.word	0x200003fc
 80067a8:	20000600 	.word	0x20000600
 80067ac:	200003d6 	.word	0x200003d6
 80067b0:	200002b4 	.word	0x200002b4
 80067b4:	20000710 	.word	0x20000710

080067b8 <make_route_ESNW>:

void make_route_ESNW()
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b082      	sub	sp, #8
 80067bc:	af00      	add	r7, sp, #0
	//========
	unsigned char i = 0;												//
 80067be:	2300      	movs	r3, #0
 80067c0:	71fb      	strb	r3, [r7, #7]
	unsigned char x, y;													//XY
	unsigned char dir_temp =  m_dir;									//
 80067c2:	4b95      	ldr	r3, [pc, #596]	; (8006a18 <make_route_ESNW+0x260>)
 80067c4:	781b      	ldrb	r3, [r3, #0]
 80067c6:	70fb      	strb	r3, [r7, #3]
	unsigned char m_temp;												//

	//========
	do{
		route[i++] = 0xff;										//routei
 80067c8:	79fb      	ldrb	r3, [r7, #7]
 80067ca:	1c5a      	adds	r2, r3, #1
 80067cc:	71fa      	strb	r2, [r7, #7]
 80067ce:	461a      	mov	r2, r3
 80067d0:	4b92      	ldr	r3, [pc, #584]	; (8006a1c <make_route_ESNW+0x264>)
 80067d2:	21ff      	movs	r1, #255	; 0xff
 80067d4:	5499      	strb	r1, [r3, r2]
	}while(i != 0);												//i0(i0)
 80067d6:	79fb      	ldrb	r3, [r7, #7]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d1f5      	bne.n	80067c8 <make_route_ESNW+0x10>

	//========
	m_step = smap[PRELOC.AXIS.Y][PRELOC.AXIS.X];				//
 80067dc:	4b90      	ldr	r3, [pc, #576]	; (8006a20 <make_route_ESNW+0x268>)
 80067de:	781b      	ldrb	r3, [r3, #0]
 80067e0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80067e4:	b2db      	uxtb	r3, r3
 80067e6:	4618      	mov	r0, r3
 80067e8:	4b8d      	ldr	r3, [pc, #564]	; (8006a20 <make_route_ESNW+0x268>)
 80067ea:	781b      	ldrb	r3, [r3, #0]
 80067ec:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	4619      	mov	r1, r3
 80067f4:	4a8b      	ldr	r2, [pc, #556]	; (8006a24 <make_route_ESNW+0x26c>)
 80067f6:	0103      	lsls	r3, r0, #4
 80067f8:	4413      	add	r3, r2
 80067fa:	440b      	add	r3, r1
 80067fc:	781a      	ldrb	r2, [r3, #0]
 80067fe:	4b8a      	ldr	r3, [pc, #552]	; (8006a28 <make_route_ESNW+0x270>)
 8006800:	701a      	strb	r2, [r3, #0]

	//====x, y====
	x = (unsigned char)PRELOC.AXIS.X;
 8006802:	4b87      	ldr	r3, [pc, #540]	; (8006a20 <make_route_ESNW+0x268>)
 8006804:	781b      	ldrb	r3, [r3, #0]
 8006806:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800680a:	b2db      	uxtb	r3, r3
 800680c:	71bb      	strb	r3, [r7, #6]
	y = (unsigned char)PRELOC.AXIS.Y;
 800680e:	4b84      	ldr	r3, [pc, #528]	; (8006a20 <make_route_ESNW+0x268>)
 8006810:	781b      	ldrb	r3, [r3, #0]
 8006812:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8006816:	b2db      	uxtb	r3, r3
 8006818:	717b      	strb	r3, [r7, #5]

	//========
	do{
		m_temp = map[y][x];										//
 800681a:	797a      	ldrb	r2, [r7, #5]
 800681c:	79bb      	ldrb	r3, [r7, #6]
 800681e:	4983      	ldr	r1, [pc, #524]	; (8006a2c <make_route_ESNW+0x274>)
 8006820:	0112      	lsls	r2, r2, #4
 8006822:	440a      	add	r2, r1
 8006824:	4413      	add	r3, r2
 8006826:	781b      	ldrb	r3, [r3, #0]
 8006828:	713b      	strb	r3, [r7, #4]
		if(MF.FLAG.SCND){										//(MF.FLAG.SCNDTrue)
 800682a:	4b81      	ldr	r3, [pc, #516]	; (8006a30 <make_route_ESNW+0x278>)
 800682c:	781b      	ldrb	r3, [r3, #0]
 800682e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006832:	b2db      	uxtb	r3, r3
 8006834:	2b00      	cmp	r3, #0
 8006836:	d002      	beq.n	800683e <make_route_ESNW+0x86>
			m_temp >>= 4;										//4bit4bit
 8006838:	793b      	ldrb	r3, [r7, #4]
 800683a:	091b      	lsrs	r3, r3, #4
 800683c:	713b      	strb	r3, [r7, #4]
		}

		//--------
		if(!(m_temp & 0x04) && (smap[y][x+1] < m_step)){	//
 800683e:	793b      	ldrb	r3, [r7, #4]
 8006840:	f003 0304 	and.w	r3, r3, #4
 8006844:	2b00      	cmp	r3, #0
 8006846:	d124      	bne.n	8006892 <make_route_ESNW+0xda>
 8006848:	797a      	ldrb	r2, [r7, #5]
 800684a:	79bb      	ldrb	r3, [r7, #6]
 800684c:	3301      	adds	r3, #1
 800684e:	4975      	ldr	r1, [pc, #468]	; (8006a24 <make_route_ESNW+0x26c>)
 8006850:	0112      	lsls	r2, r2, #4
 8006852:	440a      	add	r2, r1
 8006854:	4413      	add	r3, r2
 8006856:	781a      	ldrb	r2, [r3, #0]
 8006858:	4b73      	ldr	r3, [pc, #460]	; (8006a28 <make_route_ESNW+0x270>)
 800685a:	781b      	ldrb	r3, [r3, #0]
 800685c:	429a      	cmp	r2, r3
 800685e:	d218      	bcs.n	8006892 <make_route_ESNW+0xda>
			route[i] = (0x01 - m_dir) & 0x03;					//route
 8006860:	4b6d      	ldr	r3, [pc, #436]	; (8006a18 <make_route_ESNW+0x260>)
 8006862:	781b      	ldrb	r3, [r3, #0]
 8006864:	f1c3 0301 	rsb	r3, r3, #1
 8006868:	b2da      	uxtb	r2, r3
 800686a:	79fb      	ldrb	r3, [r7, #7]
 800686c:	f002 0203 	and.w	r2, r2, #3
 8006870:	b2d1      	uxtb	r1, r2
 8006872:	4a6a      	ldr	r2, [pc, #424]	; (8006a1c <make_route_ESNW+0x264>)
 8006874:	54d1      	strb	r1, [r2, r3]
			m_step = smap[y][x+1];								//
 8006876:	797a      	ldrb	r2, [r7, #5]
 8006878:	79bb      	ldrb	r3, [r7, #6]
 800687a:	3301      	adds	r3, #1
 800687c:	4969      	ldr	r1, [pc, #420]	; (8006a24 <make_route_ESNW+0x26c>)
 800687e:	0112      	lsls	r2, r2, #4
 8006880:	440a      	add	r2, r1
 8006882:	4413      	add	r3, r2
 8006884:	781a      	ldrb	r2, [r3, #0]
 8006886:	4b68      	ldr	r3, [pc, #416]	; (8006a28 <make_route_ESNW+0x270>)
 8006888:	701a      	strb	r2, [r3, #0]
			x++;												//X
 800688a:	79bb      	ldrb	r3, [r7, #6]
 800688c:	3301      	adds	r3, #1
 800688e:	71bb      	strb	r3, [r7, #6]
 8006890:	e07b      	b.n	800698a <make_route_ESNW+0x1d2>
		}
		//--------
		else if(!(m_temp & 0x02) && (smap[y-1][x] < m_step)){	//
 8006892:	793b      	ldrb	r3, [r7, #4]
 8006894:	f003 0302 	and.w	r3, r3, #2
 8006898:	2b00      	cmp	r3, #0
 800689a:	d124      	bne.n	80068e6 <make_route_ESNW+0x12e>
 800689c:	797b      	ldrb	r3, [r7, #5]
 800689e:	1e5a      	subs	r2, r3, #1
 80068a0:	79bb      	ldrb	r3, [r7, #6]
 80068a2:	4960      	ldr	r1, [pc, #384]	; (8006a24 <make_route_ESNW+0x26c>)
 80068a4:	0112      	lsls	r2, r2, #4
 80068a6:	440a      	add	r2, r1
 80068a8:	4413      	add	r3, r2
 80068aa:	781a      	ldrb	r2, [r3, #0]
 80068ac:	4b5e      	ldr	r3, [pc, #376]	; (8006a28 <make_route_ESNW+0x270>)
 80068ae:	781b      	ldrb	r3, [r3, #0]
 80068b0:	429a      	cmp	r2, r3
 80068b2:	d218      	bcs.n	80068e6 <make_route_ESNW+0x12e>
			route[i] = (0x02 - m_dir) & 0x03;					//route
 80068b4:	4b58      	ldr	r3, [pc, #352]	; (8006a18 <make_route_ESNW+0x260>)
 80068b6:	781b      	ldrb	r3, [r3, #0]
 80068b8:	f1c3 0302 	rsb	r3, r3, #2
 80068bc:	b2da      	uxtb	r2, r3
 80068be:	79fb      	ldrb	r3, [r7, #7]
 80068c0:	f002 0203 	and.w	r2, r2, #3
 80068c4:	b2d1      	uxtb	r1, r2
 80068c6:	4a55      	ldr	r2, [pc, #340]	; (8006a1c <make_route_ESNW+0x264>)
 80068c8:	54d1      	strb	r1, [r2, r3]
			m_step = smap[y-1][x];								//
 80068ca:	797b      	ldrb	r3, [r7, #5]
 80068cc:	1e5a      	subs	r2, r3, #1
 80068ce:	79bb      	ldrb	r3, [r7, #6]
 80068d0:	4954      	ldr	r1, [pc, #336]	; (8006a24 <make_route_ESNW+0x26c>)
 80068d2:	0112      	lsls	r2, r2, #4
 80068d4:	440a      	add	r2, r1
 80068d6:	4413      	add	r3, r2
 80068d8:	781a      	ldrb	r2, [r3, #0]
 80068da:	4b53      	ldr	r3, [pc, #332]	; (8006a28 <make_route_ESNW+0x270>)
 80068dc:	701a      	strb	r2, [r3, #0]
			y--;												//Y
 80068de:	797b      	ldrb	r3, [r7, #5]
 80068e0:	3b01      	subs	r3, #1
 80068e2:	717b      	strb	r3, [r7, #5]
 80068e4:	e051      	b.n	800698a <make_route_ESNW+0x1d2>
		}
		//--------
		else if(!(m_temp & 0x08) && (smap[y+1][x] < m_step)){		//
 80068e6:	793b      	ldrb	r3, [r7, #4]
 80068e8:	f003 0308 	and.w	r3, r3, #8
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d123      	bne.n	8006938 <make_route_ESNW+0x180>
 80068f0:	797b      	ldrb	r3, [r7, #5]
 80068f2:	1c5a      	adds	r2, r3, #1
 80068f4:	79bb      	ldrb	r3, [r7, #6]
 80068f6:	494b      	ldr	r1, [pc, #300]	; (8006a24 <make_route_ESNW+0x26c>)
 80068f8:	0112      	lsls	r2, r2, #4
 80068fa:	440a      	add	r2, r1
 80068fc:	4413      	add	r3, r2
 80068fe:	781a      	ldrb	r2, [r3, #0]
 8006900:	4b49      	ldr	r3, [pc, #292]	; (8006a28 <make_route_ESNW+0x270>)
 8006902:	781b      	ldrb	r3, [r3, #0]
 8006904:	429a      	cmp	r2, r3
 8006906:	d217      	bcs.n	8006938 <make_route_ESNW+0x180>
			route[i] = (0x00 - m_dir) & 0x03;					//route
 8006908:	4b43      	ldr	r3, [pc, #268]	; (8006a18 <make_route_ESNW+0x260>)
 800690a:	781b      	ldrb	r3, [r3, #0]
 800690c:	425b      	negs	r3, r3
 800690e:	b2da      	uxtb	r2, r3
 8006910:	79fb      	ldrb	r3, [r7, #7]
 8006912:	f002 0203 	and.w	r2, r2, #3
 8006916:	b2d1      	uxtb	r1, r2
 8006918:	4a40      	ldr	r2, [pc, #256]	; (8006a1c <make_route_ESNW+0x264>)
 800691a:	54d1      	strb	r1, [r2, r3]
			m_step = smap[y+1][x];								//
 800691c:	797b      	ldrb	r3, [r7, #5]
 800691e:	1c5a      	adds	r2, r3, #1
 8006920:	79bb      	ldrb	r3, [r7, #6]
 8006922:	4940      	ldr	r1, [pc, #256]	; (8006a24 <make_route_ESNW+0x26c>)
 8006924:	0112      	lsls	r2, r2, #4
 8006926:	440a      	add	r2, r1
 8006928:	4413      	add	r3, r2
 800692a:	781a      	ldrb	r2, [r3, #0]
 800692c:	4b3e      	ldr	r3, [pc, #248]	; (8006a28 <make_route_ESNW+0x270>)
 800692e:	701a      	strb	r2, [r3, #0]
			y++;												//Y
 8006930:	797b      	ldrb	r3, [r7, #5]
 8006932:	3301      	adds	r3, #1
 8006934:	717b      	strb	r3, [r7, #5]
 8006936:	e028      	b.n	800698a <make_route_ESNW+0x1d2>
		}
		//--------
		else if(!(m_temp & 0x01) && (smap[y][x-1] < m_step)){	//
 8006938:	793b      	ldrb	r3, [r7, #4]
 800693a:	f003 0301 	and.w	r3, r3, #1
 800693e:	2b00      	cmp	r3, #0
 8006940:	d123      	bne.n	800698a <make_route_ESNW+0x1d2>
 8006942:	797a      	ldrb	r2, [r7, #5]
 8006944:	79bb      	ldrb	r3, [r7, #6]
 8006946:	3b01      	subs	r3, #1
 8006948:	4936      	ldr	r1, [pc, #216]	; (8006a24 <make_route_ESNW+0x26c>)
 800694a:	0112      	lsls	r2, r2, #4
 800694c:	440a      	add	r2, r1
 800694e:	4413      	add	r3, r2
 8006950:	781a      	ldrb	r2, [r3, #0]
 8006952:	4b35      	ldr	r3, [pc, #212]	; (8006a28 <make_route_ESNW+0x270>)
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	429a      	cmp	r2, r3
 8006958:	d217      	bcs.n	800698a <make_route_ESNW+0x1d2>
			route[i] = (0x03 - m_dir) & 0x03;					//route
 800695a:	4b2f      	ldr	r3, [pc, #188]	; (8006a18 <make_route_ESNW+0x260>)
 800695c:	781b      	ldrb	r3, [r3, #0]
 800695e:	f1c3 0303 	rsb	r3, r3, #3
 8006962:	b2da      	uxtb	r2, r3
 8006964:	79fb      	ldrb	r3, [r7, #7]
 8006966:	f002 0203 	and.w	r2, r2, #3
 800696a:	b2d1      	uxtb	r1, r2
 800696c:	4a2b      	ldr	r2, [pc, #172]	; (8006a1c <make_route_ESNW+0x264>)
 800696e:	54d1      	strb	r1, [r2, r3]
			m_step = smap[y][x-1];								//
 8006970:	797a      	ldrb	r2, [r7, #5]
 8006972:	79bb      	ldrb	r3, [r7, #6]
 8006974:	3b01      	subs	r3, #1
 8006976:	492b      	ldr	r1, [pc, #172]	; (8006a24 <make_route_ESNW+0x26c>)
 8006978:	0112      	lsls	r2, r2, #4
 800697a:	440a      	add	r2, r1
 800697c:	4413      	add	r3, r2
 800697e:	781a      	ldrb	r2, [r3, #0]
 8006980:	4b29      	ldr	r3, [pc, #164]	; (8006a28 <make_route_ESNW+0x270>)
 8006982:	701a      	strb	r2, [r3, #0]
			x--;												//X
 8006984:	79bb      	ldrb	r3, [r7, #6]
 8006986:	3b01      	subs	r3, #1
 8006988:	71bb      	strb	r3, [r7, #6]
		}


		//--------
		switch(route[i]){										//route
 800698a:	79fb      	ldrb	r3, [r7, #7]
 800698c:	4a23      	ldr	r2, [pc, #140]	; (8006a1c <make_route_ESNW+0x264>)
 800698e:	5cd3      	ldrb	r3, [r2, r3]
 8006990:	2b03      	cmp	r3, #3
 8006992:	d828      	bhi.n	80069e6 <make_route_ESNW+0x22e>
 8006994:	a201      	add	r2, pc, #4	; (adr r2, 800699c <make_route_ESNW+0x1e4>)
 8006996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800699a:	bf00      	nop
 800699c:	080069ad 	.word	0x080069ad
 80069a0:	080069b7 	.word	0x080069b7
 80069a4:	080069c7 	.word	0x080069c7
 80069a8:	080069d7 	.word	0x080069d7
		case 0x00:												//
			route[i] = 0x88;									//
 80069ac:	79fb      	ldrb	r3, [r7, #7]
 80069ae:	4a1b      	ldr	r2, [pc, #108]	; (8006a1c <make_route_ESNW+0x264>)
 80069b0:	2188      	movs	r1, #136	; 0x88
 80069b2:	54d1      	strb	r1, [r2, r3]
			break;
 80069b4:	e01c      	b.n	80069f0 <make_route_ESNW+0x238>
		case 0x01:												//
			turn_dir(DIR_TURN_R90);								//90
 80069b6:	2001      	movs	r0, #1
 80069b8:	f7ff fca0 	bl	80062fc <turn_dir>
			route[i] = 0x44;									//
 80069bc:	79fb      	ldrb	r3, [r7, #7]
 80069be:	4a17      	ldr	r2, [pc, #92]	; (8006a1c <make_route_ESNW+0x264>)
 80069c0:	2144      	movs	r1, #68	; 0x44
 80069c2:	54d1      	strb	r1, [r2, r3]
			break;
 80069c4:	e014      	b.n	80069f0 <make_route_ESNW+0x238>
		case 0x02:												//U
			turn_dir(DIR_TURN_180);								//180
 80069c6:	2002      	movs	r0, #2
 80069c8:	f7ff fc98 	bl	80062fc <turn_dir>
			route[i] = 0x22;									//
 80069cc:	79fb      	ldrb	r3, [r7, #7]
 80069ce:	4a13      	ldr	r2, [pc, #76]	; (8006a1c <make_route_ESNW+0x264>)
 80069d0:	2122      	movs	r1, #34	; 0x22
 80069d2:	54d1      	strb	r1, [r2, r3]
			break;
 80069d4:	e00c      	b.n	80069f0 <make_route_ESNW+0x238>
		case 0x03:												//
			turn_dir(DIR_TURN_L90);								//90
 80069d6:	20ff      	movs	r0, #255	; 0xff
 80069d8:	f7ff fc90 	bl	80062fc <turn_dir>
			route[i] = 0x11;									//
 80069dc:	79fb      	ldrb	r3, [r7, #7]
 80069de:	4a0f      	ldr	r2, [pc, #60]	; (8006a1c <make_route_ESNW+0x264>)
 80069e0:	2111      	movs	r1, #17
 80069e2:	54d1      	strb	r1, [r2, r3]
			break;
 80069e4:	e004      	b.n	80069f0 <make_route_ESNW+0x238>
		default:												//
			route[i] = 0x00;									//
 80069e6:	79fb      	ldrb	r3, [r7, #7]
 80069e8:	4a0c      	ldr	r2, [pc, #48]	; (8006a1c <make_route_ESNW+0x264>)
 80069ea:	2100      	movs	r1, #0
 80069ec:	54d1      	strb	r1, [r2, r3]
			break;
 80069ee:	bf00      	nop
		}
		i++;													//
 80069f0:	79fb      	ldrb	r3, [r7, #7]
 80069f2:	3301      	adds	r3, #1
 80069f4:	71fb      	strb	r3, [r7, #7]
	}while( smap[y][x] != 0);									//0(=)
 80069f6:	797a      	ldrb	r2, [r7, #5]
 80069f8:	79bb      	ldrb	r3, [r7, #6]
 80069fa:	490a      	ldr	r1, [pc, #40]	; (8006a24 <make_route_ESNW+0x26c>)
 80069fc:	0112      	lsls	r2, r2, #4
 80069fe:	440a      	add	r2, r1
 8006a00:	4413      	add	r3, r2
 8006a02:	781b      	ldrb	r3, [r3, #0]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	f47f af08 	bne.w	800681a <make_route_ESNW+0x62>
	m_dir = dir_temp;											//
 8006a0a:	4a03      	ldr	r2, [pc, #12]	; (8006a18 <make_route_ESNW+0x260>)
 8006a0c:	78fb      	ldrb	r3, [r7, #3]
 8006a0e:	7013      	strb	r3, [r2, #0]
}
 8006a10:	bf00      	nop
 8006a12:	3708      	adds	r7, #8
 8006a14:	46bd      	mov	sp, r7
 8006a16:	bd80      	pop	{r7, pc}
 8006a18:	200004f0 	.word	0x200004f0
 8006a1c:	200004f4 	.word	0x200004f4
 8006a20:	200003fc 	.word	0x200003fc
 8006a24:	20000600 	.word	0x20000600
 8006a28:	200003d6 	.word	0x200003d6
 8006a2c:	200002b4 	.word	0x200002b4
 8006a30:	20000710 	.word	0x20000710

08006a34 <get_base>:
//	
// 
// 1:0:
//+++++++++++++++++++++++++++++++++++++++++++++++
unsigned char get_base()
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b082      	sub	sp, #8
 8006a38:	af00      	add	r7, sp, #0
	unsigned char res = 0;										//
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	71fb      	strb	r3, [r7, #7]

	ms_wait(10);
 8006a3e:	200a      	movs	r0, #10
 8006a40:	f7fd f946 	bl	8003cd0 <ms_wait>
	//--------
//	base_l = ad_l;										//
//	base_r = ad_r;										//

	//----LED----
	if((-50 < (int)(base_l - base_r)) && ((int)(base_l - base_r) < 50)){
 8006a44:	4b13      	ldr	r3, [pc, #76]	; (8006a94 <get_base+0x60>)
 8006a46:	881b      	ldrh	r3, [r3, #0]
 8006a48:	b29b      	uxth	r3, r3
 8006a4a:	461a      	mov	r2, r3
 8006a4c:	4b12      	ldr	r3, [pc, #72]	; (8006a98 <get_base+0x64>)
 8006a4e:	881b      	ldrh	r3, [r3, #0]
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	1ad3      	subs	r3, r2, r3
 8006a54:	f113 0f31 	cmn.w	r3, #49	; 0x31
 8006a58:	db0b      	blt.n	8006a72 <get_base+0x3e>
 8006a5a:	4b0e      	ldr	r3, [pc, #56]	; (8006a94 <get_base+0x60>)
 8006a5c:	881b      	ldrh	r3, [r3, #0]
 8006a5e:	b29b      	uxth	r3, r3
 8006a60:	461a      	mov	r2, r3
 8006a62:	4b0d      	ldr	r3, [pc, #52]	; (8006a98 <get_base+0x64>)
 8006a64:	881b      	ldrh	r3, [r3, #0]
 8006a66:	b29b      	uxth	r3, r3
 8006a68:	1ad3      	subs	r3, r2, r3
 8006a6a:	2b31      	cmp	r3, #49	; 0x31
 8006a6c:	dc01      	bgt.n	8006a72 <get_base+0x3e>
		//50
		res = 1;										//res1
 8006a6e:	2301      	movs	r3, #1
 8006a70:	71fb      	strb	r3, [r7, #7]
	}else{
	}
	printf("base:%d, %d\r\n", base_r, base_l);
 8006a72:	4b09      	ldr	r3, [pc, #36]	; (8006a98 <get_base+0x64>)
 8006a74:	881b      	ldrh	r3, [r3, #0]
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	4619      	mov	r1, r3
 8006a7a:	4b06      	ldr	r3, [pc, #24]	; (8006a94 <get_base+0x60>)
 8006a7c:	881b      	ldrh	r3, [r3, #0]
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	461a      	mov	r2, r3
 8006a82:	4806      	ldr	r0, [pc, #24]	; (8006a9c <get_base+0x68>)
 8006a84:	f002 f8a6 	bl	8008bd4 <iprintf>
	return res;											//
 8006a88:	79fb      	ldrb	r3, [r7, #7]

}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	3708      	adds	r7, #8
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bd80      	pop	{r7, pc}
 8006a92:	bf00      	nop
 8006a94:	200003d4 	.word	0x200003d4
 8006a98:	200003b4 	.word	0x200003b4
 8006a9c:	0800ac58 	.word	0x0800ac58

08006aa0 <get_wall_info>:
//	
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void get_wall_info()
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b083      	sub	sp, #12
 8006aa4:	af00      	add	r7, sp, #0
	unsigned char tmp = 0;						//LED
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	71fb      	strb	r3, [r7, #7]
	//--------
	wall_info = 0x00;									//
 8006aaa:	4b21      	ldr	r3, [pc, #132]	; (8006b30 <get_wall_info+0x90>)
 8006aac:	2200      	movs	r2, #0
 8006aae:	701a      	strb	r2, [r3, #0]

	//----Check Front----
	if(wall_ff.dif > wall_ff.threshold){
 8006ab0:	4b20      	ldr	r3, [pc, #128]	; (8006b34 <get_wall_info+0x94>)
 8006ab2:	889b      	ldrh	r3, [r3, #4]
 8006ab4:	b21b      	sxth	r3, r3
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	4b1e      	ldr	r3, [pc, #120]	; (8006b34 <get_wall_info+0x94>)
 8006aba:	895b      	ldrh	r3, [r3, #10]
 8006abc:	b29b      	uxth	r3, r3
 8006abe:	429a      	cmp	r2, r3
 8006ac0:	dd08      	ble.n	8006ad4 <get_wall_info+0x34>
		//AD(=)
		wall_info |= 0x88;								//
 8006ac2:	4b1b      	ldr	r3, [pc, #108]	; (8006b30 <get_wall_info+0x90>)
 8006ac4:	781b      	ldrb	r3, [r3, #0]
 8006ac6:	f063 0377 	orn	r3, r3, #119	; 0x77
 8006aca:	b2da      	uxtb	r2, r3
 8006acc:	4b18      	ldr	r3, [pc, #96]	; (8006b30 <get_wall_info+0x90>)
 8006ace:	701a      	strb	r2, [r3, #0]
		tmp = 0x06;										//12LED
 8006ad0:	2306      	movs	r3, #6
 8006ad2:	71fb      	strb	r3, [r7, #7]
	}
	//----Check Right----
	if(wall_r.dif > wall_r.threshold){
 8006ad4:	4b18      	ldr	r3, [pc, #96]	; (8006b38 <get_wall_info+0x98>)
 8006ad6:	889b      	ldrh	r3, [r3, #4]
 8006ad8:	b21b      	sxth	r3, r3
 8006ada:	461a      	mov	r2, r3
 8006adc:	4b16      	ldr	r3, [pc, #88]	; (8006b38 <get_wall_info+0x98>)
 8006ade:	895b      	ldrh	r3, [r3, #10]
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	dd0a      	ble.n	8006afc <get_wall_info+0x5c>
		//AD(=)
		wall_info |= 0x44;								//
 8006ae6:	4b12      	ldr	r3, [pc, #72]	; (8006b30 <get_wall_info+0x90>)
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8006aee:	b2da      	uxtb	r2, r3
 8006af0:	4b0f      	ldr	r3, [pc, #60]	; (8006b30 <get_wall_info+0x90>)
 8006af2:	701a      	strb	r2, [r3, #0]
		tmp |= 0x01;									//0LED
 8006af4:	79fb      	ldrb	r3, [r7, #7]
 8006af6:	f043 0301 	orr.w	r3, r3, #1
 8006afa:	71fb      	strb	r3, [r7, #7]
	}
	//----Check Left----
	if(wall_l.dif > wall_l.threshold){
 8006afc:	4b0f      	ldr	r3, [pc, #60]	; (8006b3c <get_wall_info+0x9c>)
 8006afe:	889b      	ldrh	r3, [r3, #4]
 8006b00:	b21b      	sxth	r3, r3
 8006b02:	461a      	mov	r2, r3
 8006b04:	4b0d      	ldr	r3, [pc, #52]	; (8006b3c <get_wall_info+0x9c>)
 8006b06:	895b      	ldrh	r3, [r3, #10]
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	429a      	cmp	r2, r3
 8006b0c:	dd0a      	ble.n	8006b24 <get_wall_info+0x84>
		wall_info |= 0x11;								//Apdating Wall Data
 8006b0e:	4b08      	ldr	r3, [pc, #32]	; (8006b30 <get_wall_info+0x90>)
 8006b10:	781b      	ldrb	r3, [r3, #0]
 8006b12:	f043 0311 	orr.w	r3, r3, #17
 8006b16:	b2da      	uxtb	r2, r3
 8006b18:	4b05      	ldr	r3, [pc, #20]	; (8006b30 <get_wall_info+0x90>)
 8006b1a:	701a      	strb	r2, [r3, #0]
		tmp |= 0x08;									//3LED
 8006b1c:	79fb      	ldrb	r3, [r7, #7]
 8006b1e:	f043 0308 	orr.w	r3, r3, #8
 8006b22:	71fb      	strb	r3, [r7, #7]
	}

}
 8006b24:	bf00      	nop
 8006b26:	370c      	adds	r7, #12
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr
 8006b30:	200003b6 	.word	0x200003b6
 8006b34:	200005f4 	.word	0x200005f4
 8006b38:	20000424 	.word	0x20000424
 8006b3c:	20000470 	.word	0x20000470

08006b40 <enc_test>:

void enc_test(){
 8006b40:	b580      	push	{r7, lr}
 8006b42:	af00      	add	r7, sp, #0
	reset_distance();
 8006b44:	f7fd fa9e 	bl	8004084 <reset_distance>
	time = 0;
 8006b48:	4b03      	ldr	r3, [pc, #12]	; (8006b58 <enc_test+0x18>)
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	801a      	strh	r2, [r3, #0]
	while(1){
/*
		totalR_mm += -DIA_WHEEL_mm * (DIA_PINI_mm / DIA_SQUR_mm) * 2 * Pi * (dif_pulse_r % 4096) / 4096;
		totalL_mm += -DIA_WHEEL_mm * (DIA_PINI_mm / DIA_SQUR_mm) * 2 * Pi * (dif_pulse_l % 4096) / 4096;
*/		//printf("R_distance:%4lf L_distance:%4lf\r\n",encoder_r.distance, encoder_l.distance);
		ms_wait(500);
 8006b4e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006b52:	f7fd f8bd 	bl	8003cd0 <ms_wait>
 8006b56:	e7fa      	b.n	8006b4e <enc_test+0xe>
 8006b58:	2000048c 	.word	0x2000048c

08006b5c <sensor_start>:
	}

}

void sensor_start(){
 8006b5c:	b480      	push	{r7}
 8006b5e:	af00      	add	r7, sp, #0
	R_PG_Timer_StartCount_MTU_U0_C2();

	R_PG_Timer_StartCount_CMT_U0_C1();	//LED
	R_PG_Timer_StartCount_CMT_U1_C2();	//PID
*/
}
 8006b60:	bf00      	nop
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr

08006b6a <sensor_stop>:
void sensor_stop(){
 8006b6a:	b480      	push	{r7}
 8006b6c:	af00      	add	r7, sp, #0
	pin_write(PE3,0);
	pin_write(PE4,0);

	melody(c6,1000);
*/
}
 8006b6e:	bf00      	nop
 8006b70:	46bd      	mov	sp, r7
 8006b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b76:	4770      	bx	lr

08006b78 <sensor_check>:
void sensor_check()
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b082      	sub	sp, #8
 8006b7c:	af00      	add	r7, sp, #0
	uint8_t buff;
	MF.FLAG.CTRL = 1;
 8006b7e:	4a32      	ldr	r2, [pc, #200]	; (8006c48 <sensor_check+0xd0>)
 8006b80:	7813      	ldrb	r3, [r2, #0]
 8006b82:	f043 0308 	orr.w	r3, r3, #8
 8006b86:	7013      	strb	r3, [r2, #0]

//	HAL_TIM_Base_Start_IT(&htim6);

	printf("Timer Start!\n");
 8006b88:	4830      	ldr	r0, [pc, #192]	; (8006c4c <sensor_check+0xd4>)
 8006b8a:	f002 f897 	bl	8008cbc <puts>

//	get_base();
	while(1){
		//printf("ad_l: %4d ad_fl:%4d ad_ff:%4d  ad_fr:%4d ad_r:%4d \r\n", wall_l.dif, wall_fl.dif, wall_ff.dif, wall_fr.dif, wall_r.dif);
		printf("ad_l: %4d ad_ff:%4d ad_r:%4d \r\n", wall_l.val,wall_ff.val,wall_r.val);
 8006b8e:	4b30      	ldr	r3, [pc, #192]	; (8006c50 <sensor_check+0xd8>)
 8006b90:	881b      	ldrh	r3, [r3, #0]
 8006b92:	b21b      	sxth	r3, r3
 8006b94:	4619      	mov	r1, r3
 8006b96:	4b2f      	ldr	r3, [pc, #188]	; (8006c54 <sensor_check+0xdc>)
 8006b98:	881b      	ldrh	r3, [r3, #0]
 8006b9a:	b21b      	sxth	r3, r3
 8006b9c:	461a      	mov	r2, r3
 8006b9e:	4b2e      	ldr	r3, [pc, #184]	; (8006c58 <sensor_check+0xe0>)
 8006ba0:	881b      	ldrh	r3, [r3, #0]
 8006ba2:	b21b      	sxth	r3, r3
 8006ba4:	482d      	ldr	r0, [pc, #180]	; (8006c5c <sensor_check+0xe4>)
 8006ba6:	f002 f815 	bl	8008bd4 <iprintf>
		//----LED4----
		if(wall_fr.dif > wall_fr.threshold){
 8006baa:	4b2d      	ldr	r3, [pc, #180]	; (8006c60 <sensor_check+0xe8>)
 8006bac:	889b      	ldrh	r3, [r3, #4]
 8006bae:	b21b      	sxth	r3, r3
 8006bb0:	461a      	mov	r2, r3
 8006bb2:	4b2b      	ldr	r3, [pc, #172]	; (8006c60 <sensor_check+0xe8>)
 8006bb4:	895b      	ldrh	r3, [r3, #10]
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	dd04      	ble.n	8006bc6 <sensor_check+0x4e>
			buff = buff | 0x10;
 8006bbc:	79fb      	ldrb	r3, [r7, #7]
 8006bbe:	f043 0310 	orr.w	r3, r3, #16
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	71fb      	strb	r3, [r7, #7]
		}
		if(wall_r.dif > wall_r.threshold){
 8006bc6:	4b24      	ldr	r3, [pc, #144]	; (8006c58 <sensor_check+0xe0>)
 8006bc8:	889b      	ldrh	r3, [r3, #4]
 8006bca:	b21b      	sxth	r3, r3
 8006bcc:	461a      	mov	r2, r3
 8006bce:	4b22      	ldr	r3, [pc, #136]	; (8006c58 <sensor_check+0xe0>)
 8006bd0:	895b      	ldrh	r3, [r3, #10]
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	dd04      	ble.n	8006be2 <sensor_check+0x6a>
			buff = buff | 0x08;
 8006bd8:	79fb      	ldrb	r3, [r7, #7]
 8006bda:	f043 0308 	orr.w	r3, r3, #8
 8006bde:	b2db      	uxtb	r3, r3
 8006be0:	71fb      	strb	r3, [r7, #7]
		}
		if(wall_ff.dif > wall_ff.threshold){
 8006be2:	4b1c      	ldr	r3, [pc, #112]	; (8006c54 <sensor_check+0xdc>)
 8006be4:	889b      	ldrh	r3, [r3, #4]
 8006be6:	b21b      	sxth	r3, r3
 8006be8:	461a      	mov	r2, r3
 8006bea:	4b1a      	ldr	r3, [pc, #104]	; (8006c54 <sensor_check+0xdc>)
 8006bec:	895b      	ldrh	r3, [r3, #10]
 8006bee:	b29b      	uxth	r3, r3
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	dd04      	ble.n	8006bfe <sensor_check+0x86>
			buff = buff | 0x04;
 8006bf4:	79fb      	ldrb	r3, [r7, #7]
 8006bf6:	f043 0304 	orr.w	r3, r3, #4
 8006bfa:	b2db      	uxtb	r3, r3
 8006bfc:	71fb      	strb	r3, [r7, #7]
		}
		if(wall_l.dif > wall_l.threshold){
 8006bfe:	4b14      	ldr	r3, [pc, #80]	; (8006c50 <sensor_check+0xd8>)
 8006c00:	889b      	ldrh	r3, [r3, #4]
 8006c02:	b21b      	sxth	r3, r3
 8006c04:	461a      	mov	r2, r3
 8006c06:	4b12      	ldr	r3, [pc, #72]	; (8006c50 <sensor_check+0xd8>)
 8006c08:	895b      	ldrh	r3, [r3, #10]
 8006c0a:	b29b      	uxth	r3, r3
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	dd04      	ble.n	8006c1a <sensor_check+0xa2>
			buff = buff | 0x02;
 8006c10:	79fb      	ldrb	r3, [r7, #7]
 8006c12:	f043 0302 	orr.w	r3, r3, #2
 8006c16:	b2db      	uxtb	r3, r3
 8006c18:	71fb      	strb	r3, [r7, #7]
		}
		if(wall_fl.dif > wall_fl.threshold){
 8006c1a:	4b12      	ldr	r3, [pc, #72]	; (8006c64 <sensor_check+0xec>)
 8006c1c:	889b      	ldrh	r3, [r3, #4]
 8006c1e:	b21b      	sxth	r3, r3
 8006c20:	461a      	mov	r2, r3
 8006c22:	4b10      	ldr	r3, [pc, #64]	; (8006c64 <sensor_check+0xec>)
 8006c24:	895b      	ldrh	r3, [r3, #10]
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	dd04      	ble.n	8006c36 <sensor_check+0xbe>
			buff = buff | 0x01;
 8006c2c:	79fb      	ldrb	r3, [r7, #7]
 8006c2e:	f043 0301 	orr.w	r3, r3, #1
 8006c32:	b2db      	uxtb	r3, r3
 8006c34:	71fb      	strb	r3, [r7, #7]
		}
		LedDisplay(&buff);
 8006c36:	1dfb      	adds	r3, r7, #7
 8006c38:	4618      	mov	r0, r3
 8006c3a:	f7fe fc7b 	bl	8005534 <LedDisplay>
		ms_wait(1000);
 8006c3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006c42:	f7fd f845 	bl	8003cd0 <ms_wait>
		printf("ad_l: %4d ad_ff:%4d ad_r:%4d \r\n", wall_l.val,wall_ff.val,wall_r.val);
 8006c46:	e7a2      	b.n	8006b8e <sensor_check+0x16>
 8006c48:	20000710 	.word	0x20000710
 8006c4c:	0800ac68 	.word	0x0800ac68
 8006c50:	20000470 	.word	0x20000470
 8006c54:	200005f4 	.word	0x200005f4
 8006c58:	20000424 	.word	0x20000424
 8006c5c:	0800ac78 	.word	0x0800ac78
 8006c60:	200004a8 	.word	0x200004a8
 8006c64:	20000430 	.word	0x20000430

08006c68 <Tim6WaitUs>:
		}
	MF.FLAG.CTRL = 0;

}

void Tim6WaitUs(uint16_t us){
 8006c68:	b480      	push	{r7}
 8006c6a:	b085      	sub	sp, #20
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	4603      	mov	r3, r0
 8006c70:	80fb      	strh	r3, [r7, #6]
	uint16_t time = __HAL_TIM_GET_COUNTER(&htim6) + us;
 8006c72:	4b0a      	ldr	r3, [pc, #40]	; (8006c9c <Tim6WaitUs+0x34>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c78:	b29a      	uxth	r2, r3
 8006c7a:	88fb      	ldrh	r3, [r7, #6]
 8006c7c:	4413      	add	r3, r2
 8006c7e:	81fb      	strh	r3, [r7, #14]
	while(__HAL_TIM_GET_COUNTER(&htim6) < time);
 8006c80:	bf00      	nop
 8006c82:	4b06      	ldr	r3, [pc, #24]	; (8006c9c <Tim6WaitUs+0x34>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c88:	89fb      	ldrh	r3, [r7, #14]
 8006c8a:	429a      	cmp	r2, r3
 8006c8c:	d3f9      	bcc.n	8006c82 <Tim6WaitUs+0x1a>

}
 8006c8e:	bf00      	nop
 8006c90:	3714      	adds	r7, #20
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr
 8006c9a:	bf00      	nop
 8006c9c:	2000089c 	.word	0x2000089c

08006ca0 <utsutsu_system>:
#include <Mouse/global.h>

void utsutsu_system(){
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b082      	sub	sp, #8
 8006ca4:	af00      	add	r7, sp, #0
	uint8_t mode = 0;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	71fb      	strb	r3, [r7, #7]

	GyroInit();
 8006caa:	f7fd fa0b 	bl	80040c4 <GyroInit>
	VariableInit();
 8006cae:	f7fe f87b 	bl	8004da8 <VariableInit>

	printf("----Start Utsutsu System----\n");
 8006cb2:	48a5      	ldr	r0, [pc, #660]	; (8006f48 <utsutsu_system+0x2a8>)
 8006cb4:	f002 f802 	bl	8008cbc <puts>

	while(1){

	  select_mode(&mode);
 8006cb8:	1dfb      	adds	r3, r7, #7
 8006cba:	4618      	mov	r0, r3
 8006cbc:	f7fd f814 	bl	8003ce8 <select_mode>

	  ms_wait(100);
 8006cc0:	2064      	movs	r0, #100	; 0x64
 8006cc2:	f7fd f805 	bl	8003cd0 <ms_wait>
	  //----mode action----
	  switch(mode){
 8006cc6:	79fb      	ldrb	r3, [r7, #7]
 8006cc8:	2b0d      	cmp	r3, #13
 8006cca:	f200 8130 	bhi.w	8006f2e <utsutsu_system+0x28e>
 8006cce:	a201      	add	r2, pc, #4	; (adr r2, 8006cd4 <utsutsu_system+0x34>)
 8006cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cd4:	08006d0d 	.word	0x08006d0d
 8006cd8:	08006d39 	.word	0x08006d39
 8006cdc:	08006d7b 	.word	0x08006d7b
 8006ce0:	08006dc1 	.word	0x08006dc1
 8006ce4:	08006e03 	.word	0x08006e03
 8006ce8:	08006e45 	.word	0x08006e45
 8006cec:	08006f2f 	.word	0x08006f2f
 8006cf0:	08006f2f 	.word	0x08006f2f
 8006cf4:	08006f2f 	.word	0x08006f2f
 8006cf8:	08006f2f 	.word	0x08006f2f
 8006cfc:	08006f2f 	.word	0x08006f2f
 8006d00:	08006e87 	.word	0x08006e87
 8006d04:	08006ea3 	.word	0x08006ea3
 8006d08:	08006eb9 	.word	0x08006eb9
	  	  case 0:	//
			//----log trans----
			ms_wait(500);
 8006d0c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006d10:	f7fc ffde 	bl	8003cd0 <ms_wait>
			printf("START\r\n");
 8006d14:	488d      	ldr	r0, [pc, #564]	; (8006f4c <utsutsu_system+0x2ac>)
 8006d16:	f001 ffd1 	bl	8008cbc <puts>

			printf("base:%d, %d\r\n", wall_l.threshold, wall_r.threshold);
 8006d1a:	4b8d      	ldr	r3, [pc, #564]	; (8006f50 <utsutsu_system+0x2b0>)
 8006d1c:	895b      	ldrh	r3, [r3, #10]
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	4619      	mov	r1, r3
 8006d22:	4b8c      	ldr	r3, [pc, #560]	; (8006f54 <utsutsu_system+0x2b4>)
 8006d24:	895b      	ldrh	r3, [r3, #10]
 8006d26:	b29b      	uxth	r3, r3
 8006d28:	461a      	mov	r2, r3
 8006d2a:	488b      	ldr	r0, [pc, #556]	; (8006f58 <utsutsu_system+0x2b8>)
 8006d2c:	f001 ff52 	bl	8008bd4 <iprintf>

/*			for(i=0;i<2000;i++){
				uart_printf("%lf, %lf,%lf, %lf, %lf, %lf\r\n",log.test1[i],log.test2[i],log.test3[i],log.test4[i],log.test5[i],log.test6[i]);
				ms_wait(1);
			}
*/			printf("ALL\r\n");
 8006d30:	488a      	ldr	r0, [pc, #552]	; (8006f5c <utsutsu_system+0x2bc>)
 8006d32:	f001 ffc3 	bl	8008cbc <puts>
			break;
 8006d36:	e105      	b.n	8006f44 <utsutsu_system+0x2a4>

	  	  case 1:	//--------
			goal_x = GOAL_X;									//GOAL_Xglobal.h
 8006d38:	4b89      	ldr	r3, [pc, #548]	; (8006f60 <utsutsu_system+0x2c0>)
 8006d3a:	2202      	movs	r2, #2
 8006d3c:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;									//GOAL_Yglobal.h
 8006d3e:	4b89      	ldr	r3, [pc, #548]	; (8006f64 <utsutsu_system+0x2c4>)
 8006d40:	2201      	movs	r2, #1
 8006d42:	801a      	strh	r2, [r3, #0]

			start_wait();
 8006d44:	f7fd f8b8 	bl	8003eb8 <start_wait>
			start_ready();
 8006d48:	f7fd f8e0 	bl	8003f0c <start_ready>

			get_wall_info();									//     get_wall_info()sensor.c
 8006d4c:	f7ff fea8 	bl	8006aa0 <get_wall_info>
			searchA();										//searchA()search.c
 8006d50:	f7fe fc32 	bl	80055b8 <searchA>
			goal_x = goal_y = 0;								//
 8006d54:	4b83      	ldr	r3, [pc, #524]	; (8006f64 <utsutsu_system+0x2c4>)
 8006d56:	2200      	movs	r2, #0
 8006d58:	801a      	strh	r2, [r3, #0]
 8006d5a:	4b82      	ldr	r3, [pc, #520]	; (8006f64 <utsutsu_system+0x2c4>)
 8006d5c:	881a      	ldrh	r2, [r3, #0]
 8006d5e:	4b80      	ldr	r3, [pc, #512]	; (8006f60 <utsutsu_system+0x2c0>)
 8006d60:	801a      	strh	r2, [r3, #0]
			ms_wait(100);										//
 8006d62:	2064      	movs	r0, #100	; 0x64
 8006d64:	f7fc ffb4 	bl	8003cd0 <ms_wait>
			searchA();											//
 8006d68:	f7fe fc26 	bl	80055b8 <searchA>

			goal_x = GOAL_X;									//
 8006d6c:	4b7c      	ldr	r3, [pc, #496]	; (8006f60 <utsutsu_system+0x2c0>)
 8006d6e:	2202      	movs	r2, #2
 8006d70:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;									//
 8006d72:	4b7c      	ldr	r3, [pc, #496]	; (8006f64 <utsutsu_system+0x2c4>)
 8006d74:	2201      	movs	r2, #1
 8006d76:	801a      	strh	r2, [r3, #0]
			break;
 8006d78:	e0e4      	b.n	8006f44 <utsutsu_system+0x2a4>

			//--------
	  	  case 2:
			goal_x = GOAL_X;
 8006d7a:	4b79      	ldr	r3, [pc, #484]	; (8006f60 <utsutsu_system+0x2c0>)
 8006d7c:	2202      	movs	r2, #2
 8006d7e:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8006d80:	4b78      	ldr	r3, [pc, #480]	; (8006f64 <utsutsu_system+0x2c4>)
 8006d82:	2201      	movs	r2, #1
 8006d84:	801a      	strh	r2, [r3, #0]

			start_wait();
 8006d86:	f7fd f897 	bl	8003eb8 <start_wait>
			start_ready();
 8006d8a:	f7fd f8bf 	bl	8003f0c <start_ready>

			searchSA();
 8006d8e:	f7fe fcbf 	bl	8005710 <searchSA>
			goal_x = goal_y = 0;
 8006d92:	4b74      	ldr	r3, [pc, #464]	; (8006f64 <utsutsu_system+0x2c4>)
 8006d94:	2200      	movs	r2, #0
 8006d96:	801a      	strh	r2, [r3, #0]
 8006d98:	4b72      	ldr	r3, [pc, #456]	; (8006f64 <utsutsu_system+0x2c4>)
 8006d9a:	881a      	ldrh	r2, [r3, #0]
 8006d9c:	4b70      	ldr	r3, [pc, #448]	; (8006f60 <utsutsu_system+0x2c0>)
 8006d9e:	801a      	strh	r2, [r3, #0]
			searchSA();
 8006da0:	f7fe fcb6 	bl	8005710 <searchSA>
			goal_x = GOAL_X;
 8006da4:	4b6e      	ldr	r3, [pc, #440]	; (8006f60 <utsutsu_system+0x2c0>)
 8006da6:	2202      	movs	r2, #2
 8006da8:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8006daa:	4b6e      	ldr	r3, [pc, #440]	; (8006f64 <utsutsu_system+0x2c4>)
 8006dac:	2201      	movs	r2, #1
 8006dae:	801a      	strh	r2, [r3, #0]

			turn_180();									//180
 8006db0:	f7fd faf6 	bl	80043a0 <turn_180>
			sensor_stop();
 8006db4:	f7ff fed9 	bl	8006b6a <sensor_stop>
			turn_dir(DIR_TURN_180);
 8006db8:	2002      	movs	r0, #2
 8006dba:	f7ff fa9f 	bl	80062fc <turn_dir>
			break;
 8006dbe:	e0c1      	b.n	8006f44 <utsutsu_system+0x2a4>

			/////////////////////////////////
			//--------
	  	  case 3:
			goal_x = GOAL_X;
 8006dc0:	4b67      	ldr	r3, [pc, #412]	; (8006f60 <utsutsu_system+0x2c0>)
 8006dc2:	2202      	movs	r2, #2
 8006dc4:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8006dc6:	4b67      	ldr	r3, [pc, #412]	; (8006f64 <utsutsu_system+0x2c4>)
 8006dc8:	2201      	movs	r2, #1
 8006dca:	801a      	strh	r2, [r3, #0]

			start_wait();
 8006dcc:	f7fd f874 	bl	8003eb8 <start_wait>
			start_ready();
 8006dd0:	f7fd f89c 	bl	8003f0c <start_ready>

			searchSA_ESNW();
 8006dd4:	f7fe fd84 	bl	80058e0 <searchSA_ESNW>
			goal_x = goal_y = 0;
 8006dd8:	4b62      	ldr	r3, [pc, #392]	; (8006f64 <utsutsu_system+0x2c4>)
 8006dda:	2200      	movs	r2, #0
 8006ddc:	801a      	strh	r2, [r3, #0]
 8006dde:	4b61      	ldr	r3, [pc, #388]	; (8006f64 <utsutsu_system+0x2c4>)
 8006de0:	881a      	ldrh	r2, [r3, #0]
 8006de2:	4b5f      	ldr	r3, [pc, #380]	; (8006f60 <utsutsu_system+0x2c0>)
 8006de4:	801a      	strh	r2, [r3, #0]
			searchSA_ESNW();
 8006de6:	f7fe fd7b 	bl	80058e0 <searchSA_ESNW>
			goal_x = GOAL_X;
 8006dea:	4b5d      	ldr	r3, [pc, #372]	; (8006f60 <utsutsu_system+0x2c0>)
 8006dec:	2202      	movs	r2, #2
 8006dee:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8006df0:	4b5c      	ldr	r3, [pc, #368]	; (8006f64 <utsutsu_system+0x2c4>)
 8006df2:	2201      	movs	r2, #1
 8006df4:	801a      	strh	r2, [r3, #0]

			turn_180();									//180
 8006df6:	f7fd fad3 	bl	80043a0 <turn_180>
			turn_dir(DIR_TURN_180);
 8006dfa:	2002      	movs	r0, #2
 8006dfc:	f7ff fa7e 	bl	80062fc <turn_dir>
			break;
 8006e00:	e0a0      	b.n	8006f44 <utsutsu_system+0x2a4>

			//--------
	  	  case 4:
			goal_x = GOAL_X;
 8006e02:	4b57      	ldr	r3, [pc, #348]	; (8006f60 <utsutsu_system+0x2c0>)
 8006e04:	2202      	movs	r2, #2
 8006e06:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8006e08:	4b56      	ldr	r3, [pc, #344]	; (8006f64 <utsutsu_system+0x2c4>)
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	801a      	strh	r2, [r3, #0]

			start_wait();
 8006e0e:	f7fd f853 	bl	8003eb8 <start_wait>
			start_ready();
 8006e12:	f7fd f87b 	bl	8003f0c <start_ready>

			searchSLA();
 8006e16:	f7fe fe81 	bl	8005b1c <searchSLA>
			goal_x = goal_y = 0;
 8006e1a:	4b52      	ldr	r3, [pc, #328]	; (8006f64 <utsutsu_system+0x2c4>)
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	801a      	strh	r2, [r3, #0]
 8006e20:	4b50      	ldr	r3, [pc, #320]	; (8006f64 <utsutsu_system+0x2c4>)
 8006e22:	881a      	ldrh	r2, [r3, #0]
 8006e24:	4b4e      	ldr	r3, [pc, #312]	; (8006f60 <utsutsu_system+0x2c0>)
 8006e26:	801a      	strh	r2, [r3, #0]
			searchSLA();
 8006e28:	f7fe fe78 	bl	8005b1c <searchSLA>
			goal_x = GOAL_X;
 8006e2c:	4b4c      	ldr	r3, [pc, #304]	; (8006f60 <utsutsu_system+0x2c0>)
 8006e2e:	2202      	movs	r2, #2
 8006e30:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8006e32:	4b4c      	ldr	r3, [pc, #304]	; (8006f64 <utsutsu_system+0x2c4>)
 8006e34:	2201      	movs	r2, #1
 8006e36:	801a      	strh	r2, [r3, #0]

			turn_180();									//180
 8006e38:	f7fd fab2 	bl	80043a0 <turn_180>
			turn_dir(DIR_TURN_180);
 8006e3c:	2002      	movs	r0, #2
 8006e3e:	f7ff fa5d 	bl	80062fc <turn_dir>

			break;
 8006e42:	e07f      	b.n	8006f44 <utsutsu_system+0x2a4>
			//////////////////////////////////

		case 5:
			goal_x = GOAL_X;
 8006e44:	4b46      	ldr	r3, [pc, #280]	; (8006f60 <utsutsu_system+0x2c0>)
 8006e46:	2202      	movs	r2, #2
 8006e48:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8006e4a:	4b46      	ldr	r3, [pc, #280]	; (8006f64 <utsutsu_system+0x2c4>)
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	801a      	strh	r2, [r3, #0]

			start_wait();
 8006e50:	f7fd f832 	bl	8003eb8 <start_wait>
			start_ready();
 8006e54:	f7fd f85a 	bl	8003f0c <start_ready>

			searchSLA_ESNW();
 8006e58:	f7fe ff2e 	bl	8005cb8 <searchSLA_ESNW>
			goal_x = goal_y = 0;
 8006e5c:	4b41      	ldr	r3, [pc, #260]	; (8006f64 <utsutsu_system+0x2c4>)
 8006e5e:	2200      	movs	r2, #0
 8006e60:	801a      	strh	r2, [r3, #0]
 8006e62:	4b40      	ldr	r3, [pc, #256]	; (8006f64 <utsutsu_system+0x2c4>)
 8006e64:	881a      	ldrh	r2, [r3, #0]
 8006e66:	4b3e      	ldr	r3, [pc, #248]	; (8006f60 <utsutsu_system+0x2c0>)
 8006e68:	801a      	strh	r2, [r3, #0]
			searchSLA_ESNW();
 8006e6a:	f7fe ff25 	bl	8005cb8 <searchSLA_ESNW>
			goal_x = GOAL_X;
 8006e6e:	4b3c      	ldr	r3, [pc, #240]	; (8006f60 <utsutsu_system+0x2c0>)
 8006e70:	2202      	movs	r2, #2
 8006e72:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8006e74:	4b3b      	ldr	r3, [pc, #236]	; (8006f64 <utsutsu_system+0x2c4>)
 8006e76:	2201      	movs	r2, #1
 8006e78:	801a      	strh	r2, [r3, #0]

			turn_180();									//180
 8006e7a:	f7fd fa91 	bl	80043a0 <turn_180>
			turn_dir(DIR_TURN_180);
 8006e7e:	2002      	movs	r0, #2
 8006e80:	f7ff fa3c 	bl	80062fc <turn_dir>
			break;
 8006e84:	e05e      	b.n	8006f44 <utsutsu_system+0x2a4>


			//--------
		case 11:
			HAL_Delay(100);
 8006e86:	2064      	movs	r0, #100	; 0x64
 8006e88:	f7fa f8d0 	bl	800102c <HAL_Delay>
			start_wait();
 8006e8c:	f7fd f814 	bl	8003eb8 <start_wait>
			set_dir(FORWARD);
 8006e90:	2000      	movs	r0, #0
 8006e92:	f7fd ff43 	bl	8004d1c <set_dir>
			drive_start();
 8006e96:	f7fd ff2f 	bl	8004cf8 <drive_start>
			while(1){
				printf("Driving\r\n");
 8006e9a:	4833      	ldr	r0, [pc, #204]	; (8006f68 <utsutsu_system+0x2c8>)
 8006e9c:	f001 ff0e 	bl	8008cbc <puts>
 8006ea0:	e7fb      	b.n	8006e9a <utsutsu_system+0x1fa>
			test_drive(&mode);									//test_drive()drive.c
			ms_wait(100);
			break;
			//--------
		case 12:
			HAL_Delay(100);
 8006ea2:	2064      	movs	r0, #100	; 0x64
 8006ea4:	f7fa f8c2 	bl	800102c <HAL_Delay>
			start_wait();
 8006ea8:	f7fd f806 	bl	8003eb8 <start_wait>
			enc_test();
 8006eac:	f7ff fe48 	bl	8006b40 <enc_test>
			ms_wait(100);
 8006eb0:	2064      	movs	r0, #100	; 0x64
 8006eb2:	f7fc ff0d 	bl	8003cd0 <ms_wait>
			break;
 8006eb6:	e045      	b.n	8006f44 <utsutsu_system+0x2a4>

		case 13:
			HAL_Delay(100);
 8006eb8:	2064      	movs	r0, #100	; 0x64
 8006eba:	f7fa f8b7 	bl	800102c <HAL_Delay>
			start_wait();
 8006ebe:	f7fc fffb 	bl	8003eb8 <start_wait>

			/**/
			MF.FLAG.ACTRL = 0;
 8006ec2:	4a2a      	ldr	r2, [pc, #168]	; (8006f6c <utsutsu_system+0x2cc>)
 8006ec4:	7853      	ldrb	r3, [r2, #1]
 8006ec6:	f36f 1345 	bfc	r3, #5, #1
 8006eca:	7053      	strb	r3, [r2, #1]
			MF.FLAG.VCTRL = 1;
 8006ecc:	4a27      	ldr	r2, [pc, #156]	; (8006f6c <utsutsu_system+0x2cc>)
 8006ece:	7853      	ldrb	r3, [r2, #1]
 8006ed0:	f043 0304 	orr.w	r3, r3, #4
 8006ed4:	7053      	strb	r3, [r2, #1]
			MF.FLAG.WCTRL = 1;
 8006ed6:	4a25      	ldr	r2, [pc, #148]	; (8006f6c <utsutsu_system+0x2cc>)
 8006ed8:	7853      	ldrb	r3, [r2, #1]
 8006eda:	f043 0310 	orr.w	r3, r3, #16
 8006ede:	7053      	strb	r3, [r2, #1]
			MF.FLAG.XCTRL = 0;
 8006ee0:	4a22      	ldr	r2, [pc, #136]	; (8006f6c <utsutsu_system+0x2cc>)
 8006ee2:	7853      	ldrb	r3, [r2, #1]
 8006ee4:	f36f 03c3 	bfc	r3, #3, #1
 8006ee8:	7053      	strb	r3, [r2, #1]

			MF.FLAG.ACCL = 0;
 8006eea:	4a20      	ldr	r2, [pc, #128]	; (8006f6c <utsutsu_system+0x2cc>)
 8006eec:	7813      	ldrb	r3, [r2, #0]
 8006eee:	f36f 1304 	bfc	r3, #4, #1
 8006ef2:	7013      	strb	r3, [r2, #0]
			MF.FLAG.DECL = 0;
 8006ef4:	4a1d      	ldr	r2, [pc, #116]	; (8006f6c <utsutsu_system+0x2cc>)
 8006ef6:	7813      	ldrb	r3, [r2, #0]
 8006ef8:	f36f 1345 	bfc	r3, #5, #1
 8006efc:	7013      	strb	r3, [r2, #0]
			MF.FLAG.WACCL = 0;
 8006efe:	4a1b      	ldr	r2, [pc, #108]	; (8006f6c <utsutsu_system+0x2cc>)
 8006f00:	7853      	ldrb	r3, [r2, #1]
 8006f02:	f36f 1386 	bfc	r3, #6, #1
 8006f06:	7053      	strb	r3, [r2, #1]
			MF.FLAG.WDECL = 0;
 8006f08:	4a18      	ldr	r2, [pc, #96]	; (8006f6c <utsutsu_system+0x2cc>)
 8006f0a:	7853      	ldrb	r3, [r2, #1]
 8006f0c:	f36f 13c7 	bfc	r3, #7, #1
 8006f10:	7053      	strb	r3, [r2, #1]

			centor.vel_target = 0;
 8006f12:	4b17      	ldr	r3, [pc, #92]	; (8006f70 <utsutsu_system+0x2d0>)
 8006f14:	f04f 0200 	mov.w	r2, #0
 8006f18:	605a      	str	r2, [r3, #4]
			omega.target = 0;
 8006f1a:	4b16      	ldr	r3, [pc, #88]	; (8006f74 <utsutsu_system+0x2d4>)
 8006f1c:	f04f 0200 	mov.w	r2, #0
 8006f20:	601a      	str	r2, [r3, #0]

			drive_start();
 8006f22:	f7fd fee9 	bl	8004cf8 <drive_start>
			while(1){
//				uart_printf("angle : %lf dif_angle : %lf tpid_G : %lf\r\n");
				ms_wait(100);
 8006f26:	2064      	movs	r0, #100	; 0x64
 8006f28:	f7fc fed2 	bl	8003cd0 <ms_wait>
 8006f2c:	e7fb      	b.n	8006f26 <utsutsu_system+0x286>
			break;

			//----, ----
			//LED
		default:
			HAL_Delay(100);
 8006f2e:	2064      	movs	r0, #100	; 0x64
 8006f30:	f7fa f87c 	bl	800102c <HAL_Delay>
			VariableInit();
 8006f34:	f7fd ff38 	bl	8004da8 <VariableInit>
//			start_wait();
			sensor_check();
 8006f38:	f7ff fe1e 	bl	8006b78 <sensor_check>
			ms_wait(100);
 8006f3c:	2064      	movs	r0, #100	; 0x64
 8006f3e:	f7fc fec7 	bl	8003cd0 <ms_wait>
			break;
 8006f42:	bf00      	nop
	  select_mode(&mode);
 8006f44:	e6b8      	b.n	8006cb8 <utsutsu_system+0x18>
 8006f46:	bf00      	nop
 8006f48:	0800ac98 	.word	0x0800ac98
 8006f4c:	0800acb8 	.word	0x0800acb8
 8006f50:	20000470 	.word	0x20000470
 8006f54:	20000424 	.word	0x20000424
 8006f58:	0800acc0 	.word	0x0800acc0
 8006f5c:	0800acd0 	.word	0x0800acd0
 8006f60:	2000046c 	.word	0x2000046c
 8006f64:	2000041e 	.word	0x2000041e
 8006f68:	0800acd8 	.word	0x0800acd8
 8006f6c:	20000710 	.word	0x20000710
 8006f70:	20000724 	.word	0x20000724
 8006f74:	200004b8 	.word	0x200004b8

08006f78 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b084      	sub	sp, #16
 8006f7c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8006f7e:	463b      	mov	r3, r7
 8006f80:	2200      	movs	r2, #0
 8006f82:	601a      	str	r2, [r3, #0]
 8006f84:	605a      	str	r2, [r3, #4]
 8006f86:	609a      	str	r2, [r3, #8]
 8006f88:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8006f8a:	4b39      	ldr	r3, [pc, #228]	; (8007070 <MX_ADC1_Init+0xf8>)
 8006f8c:	4a39      	ldr	r2, [pc, #228]	; (8007074 <MX_ADC1_Init+0xfc>)
 8006f8e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8006f90:	4b37      	ldr	r3, [pc, #220]	; (8007070 <MX_ADC1_Init+0xf8>)
 8006f92:	2200      	movs	r2, #0
 8006f94:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006f96:	4b36      	ldr	r3, [pc, #216]	; (8007070 <MX_ADC1_Init+0xf8>)
 8006f98:	2200      	movs	r2, #0
 8006f9a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8006f9c:	4b34      	ldr	r3, [pc, #208]	; (8007070 <MX_ADC1_Init+0xf8>)
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8006fa2:	4b33      	ldr	r3, [pc, #204]	; (8007070 <MX_ADC1_Init+0xf8>)
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006fa8:	4b31      	ldr	r3, [pc, #196]	; (8007070 <MX_ADC1_Init+0xf8>)
 8006faa:	2200      	movs	r2, #0
 8006fac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006fb0:	4b2f      	ldr	r3, [pc, #188]	; (8007070 <MX_ADC1_Init+0xf8>)
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006fb6:	4b2e      	ldr	r3, [pc, #184]	; (8007070 <MX_ADC1_Init+0xf8>)
 8006fb8:	4a2f      	ldr	r2, [pc, #188]	; (8007078 <MX_ADC1_Init+0x100>)
 8006fba:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006fbc:	4b2c      	ldr	r3, [pc, #176]	; (8007070 <MX_ADC1_Init+0xf8>)
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8006fc2:	4b2b      	ldr	r3, [pc, #172]	; (8007070 <MX_ADC1_Init+0xf8>)
 8006fc4:	2205      	movs	r2, #5
 8006fc6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8006fc8:	4b29      	ldr	r3, [pc, #164]	; (8007070 <MX_ADC1_Init+0xf8>)
 8006fca:	2200      	movs	r2, #0
 8006fcc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006fd0:	4b27      	ldr	r3, [pc, #156]	; (8007070 <MX_ADC1_Init+0xf8>)
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006fd6:	4826      	ldr	r0, [pc, #152]	; (8007070 <MX_ADC1_Init+0xf8>)
 8006fd8:	f7fa f84a 	bl	8001070 <HAL_ADC_Init>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d001      	beq.n	8006fe6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8006fe2:	f000 fa77 	bl	80074d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8006fea:	2301      	movs	r3, #1
 8006fec:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006ff2:	463b      	mov	r3, r7
 8006ff4:	4619      	mov	r1, r3
 8006ff6:	481e      	ldr	r0, [pc, #120]	; (8007070 <MX_ADC1_Init+0xf8>)
 8006ff8:	f7fa f87e 	bl	80010f8 <HAL_ADC_ConfigChannel>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d001      	beq.n	8007006 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8007002:	f000 fa67 	bl	80074d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Rank = 2;
 8007006:	2302      	movs	r3, #2
 8007008:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800700a:	463b      	mov	r3, r7
 800700c:	4619      	mov	r1, r3
 800700e:	4818      	ldr	r0, [pc, #96]	; (8007070 <MX_ADC1_Init+0xf8>)
 8007010:	f7fa f872 	bl	80010f8 <HAL_ADC_ConfigChannel>
 8007014:	4603      	mov	r3, r0
 8007016:	2b00      	cmp	r3, #0
 8007018:	d001      	beq.n	800701e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800701a:	f000 fa5b 	bl	80074d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Rank = 3;
 800701e:	2303      	movs	r3, #3
 8007020:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007022:	463b      	mov	r3, r7
 8007024:	4619      	mov	r1, r3
 8007026:	4812      	ldr	r0, [pc, #72]	; (8007070 <MX_ADC1_Init+0xf8>)
 8007028:	f7fa f866 	bl	80010f8 <HAL_ADC_ConfigChannel>
 800702c:	4603      	mov	r3, r0
 800702e:	2b00      	cmp	r3, #0
 8007030:	d001      	beq.n	8007036 <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 8007032:	f000 fa4f 	bl	80074d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Rank = 4;
 8007036:	2304      	movs	r3, #4
 8007038:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800703a:	463b      	mov	r3, r7
 800703c:	4619      	mov	r1, r3
 800703e:	480c      	ldr	r0, [pc, #48]	; (8007070 <MX_ADC1_Init+0xf8>)
 8007040:	f7fa f85a 	bl	80010f8 <HAL_ADC_ConfigChannel>
 8007044:	4603      	mov	r3, r0
 8007046:	2b00      	cmp	r3, #0
 8007048:	d001      	beq.n	800704e <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 800704a:	f000 fa43 	bl	80074d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Rank = 5;
 800704e:	2305      	movs	r3, #5
 8007050:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007052:	463b      	mov	r3, r7
 8007054:	4619      	mov	r1, r3
 8007056:	4806      	ldr	r0, [pc, #24]	; (8007070 <MX_ADC1_Init+0xf8>)
 8007058:	f7fa f84e 	bl	80010f8 <HAL_ADC_ConfigChannel>
 800705c:	4603      	mov	r3, r0
 800705e:	2b00      	cmp	r3, #0
 8007060:	d001      	beq.n	8007066 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 8007062:	f000 fa37 	bl	80074d4 <Error_Handler>
  }

}
 8007066:	bf00      	nop
 8007068:	3710      	adds	r7, #16
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
 800706e:	bf00      	nop
 8007070:	20000250 	.word	0x20000250
 8007074:	40012000 	.word	0x40012000
 8007078:	0f000001 	.word	0x0f000001

0800707c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b084      	sub	sp, #16
 8007080:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8007082:	463b      	mov	r3, r7
 8007084:	2200      	movs	r2, #0
 8007086:	601a      	str	r2, [r3, #0]
 8007088:	605a      	str	r2, [r3, #4]
 800708a:	609a      	str	r2, [r3, #8]
 800708c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 800708e:	4b21      	ldr	r3, [pc, #132]	; (8007114 <MX_ADC2_Init+0x98>)
 8007090:	4a21      	ldr	r2, [pc, #132]	; (8007118 <MX_ADC2_Init+0x9c>)
 8007092:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8007094:	4b1f      	ldr	r3, [pc, #124]	; (8007114 <MX_ADC2_Init+0x98>)
 8007096:	2200      	movs	r2, #0
 8007098:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800709a:	4b1e      	ldr	r3, [pc, #120]	; (8007114 <MX_ADC2_Init+0x98>)
 800709c:	2200      	movs	r2, #0
 800709e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80070a0:	4b1c      	ldr	r3, [pc, #112]	; (8007114 <MX_ADC2_Init+0x98>)
 80070a2:	2200      	movs	r2, #0
 80070a4:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80070a6:	4b1b      	ldr	r3, [pc, #108]	; (8007114 <MX_ADC2_Init+0x98>)
 80070a8:	2200      	movs	r2, #0
 80070aa:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80070ac:	4b19      	ldr	r3, [pc, #100]	; (8007114 <MX_ADC2_Init+0x98>)
 80070ae:	2200      	movs	r2, #0
 80070b0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80070b4:	4b17      	ldr	r3, [pc, #92]	; (8007114 <MX_ADC2_Init+0x98>)
 80070b6:	2200      	movs	r2, #0
 80070b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80070ba:	4b16      	ldr	r3, [pc, #88]	; (8007114 <MX_ADC2_Init+0x98>)
 80070bc:	4a17      	ldr	r2, [pc, #92]	; (800711c <MX_ADC2_Init+0xa0>)
 80070be:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80070c0:	4b14      	ldr	r3, [pc, #80]	; (8007114 <MX_ADC2_Init+0x98>)
 80070c2:	2200      	movs	r2, #0
 80070c4:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80070c6:	4b13      	ldr	r3, [pc, #76]	; (8007114 <MX_ADC2_Init+0x98>)
 80070c8:	2201      	movs	r2, #1
 80070ca:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80070cc:	4b11      	ldr	r3, [pc, #68]	; (8007114 <MX_ADC2_Init+0x98>)
 80070ce:	2200      	movs	r2, #0
 80070d0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80070d4:	4b0f      	ldr	r3, [pc, #60]	; (8007114 <MX_ADC2_Init+0x98>)
 80070d6:	2201      	movs	r2, #1
 80070d8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80070da:	480e      	ldr	r0, [pc, #56]	; (8007114 <MX_ADC2_Init+0x98>)
 80070dc:	f7f9 ffc8 	bl	8001070 <HAL_ADC_Init>
 80070e0:	4603      	mov	r3, r0
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d001      	beq.n	80070ea <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 80070e6:	f000 f9f5 	bl	80074d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80070ea:	2304      	movs	r3, #4
 80070ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80070ee:	2301      	movs	r3, #1
 80070f0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80070f2:	2300      	movs	r3, #0
 80070f4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80070f6:	463b      	mov	r3, r7
 80070f8:	4619      	mov	r1, r3
 80070fa:	4806      	ldr	r0, [pc, #24]	; (8007114 <MX_ADC2_Init+0x98>)
 80070fc:	f7f9 fffc 	bl	80010f8 <HAL_ADC_ConfigChannel>
 8007100:	4603      	mov	r3, r0
 8007102:	2b00      	cmp	r3, #0
 8007104:	d001      	beq.n	800710a <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8007106:	f000 f9e5 	bl	80074d4 <Error_Handler>
  }

}
 800710a:	bf00      	nop
 800710c:	3710      	adds	r7, #16
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}
 8007112:	bf00      	nop
 8007114:	20000208 	.word	0x20000208
 8007118:	40012100 	.word	0x40012100
 800711c:	0f000001 	.word	0x0f000001

08007120 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b08c      	sub	sp, #48	; 0x30
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007128:	f107 031c 	add.w	r3, r7, #28
 800712c:	2200      	movs	r2, #0
 800712e:	601a      	str	r2, [r3, #0]
 8007130:	605a      	str	r2, [r3, #4]
 8007132:	609a      	str	r2, [r3, #8]
 8007134:	60da      	str	r2, [r3, #12]
 8007136:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a2e      	ldr	r2, [pc, #184]	; (80071f8 <HAL_ADC_MspInit+0xd8>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d128      	bne.n	8007194 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8007142:	2300      	movs	r3, #0
 8007144:	61bb      	str	r3, [r7, #24]
 8007146:	4b2d      	ldr	r3, [pc, #180]	; (80071fc <HAL_ADC_MspInit+0xdc>)
 8007148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800714a:	4a2c      	ldr	r2, [pc, #176]	; (80071fc <HAL_ADC_MspInit+0xdc>)
 800714c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007150:	6453      	str	r3, [r2, #68]	; 0x44
 8007152:	4b2a      	ldr	r3, [pc, #168]	; (80071fc <HAL_ADC_MspInit+0xdc>)
 8007154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007156:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800715a:	61bb      	str	r3, [r7, #24]
 800715c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800715e:	2300      	movs	r3, #0
 8007160:	617b      	str	r3, [r7, #20]
 8007162:	4b26      	ldr	r3, [pc, #152]	; (80071fc <HAL_ADC_MspInit+0xdc>)
 8007164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007166:	4a25      	ldr	r2, [pc, #148]	; (80071fc <HAL_ADC_MspInit+0xdc>)
 8007168:	f043 0301 	orr.w	r3, r3, #1
 800716c:	6313      	str	r3, [r2, #48]	; 0x30
 800716e:	4b23      	ldr	r3, [pc, #140]	; (80071fc <HAL_ADC_MspInit+0xdc>)
 8007170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007172:	f003 0301 	and.w	r3, r3, #1
 8007176:	617b      	str	r3, [r7, #20]
 8007178:	697b      	ldr	r3, [r7, #20]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = AD_FR_Pin|AD_R_Pin|AD_FF_Pin|AD_L_Pin 
 800717a:	2337      	movs	r3, #55	; 0x37
 800717c:	61fb      	str	r3, [r7, #28]
                          |AD_FL_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800717e:	2303      	movs	r3, #3
 8007180:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007182:	2300      	movs	r3, #0
 8007184:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007186:	f107 031c 	add.w	r3, r7, #28
 800718a:	4619      	mov	r1, r3
 800718c:	481c      	ldr	r0, [pc, #112]	; (8007200 <HAL_ADC_MspInit+0xe0>)
 800718e:	f7fa fae3 	bl	8001758 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8007192:	e02c      	b.n	80071ee <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a1a      	ldr	r2, [pc, #104]	; (8007204 <HAL_ADC_MspInit+0xe4>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d127      	bne.n	80071ee <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800719e:	2300      	movs	r3, #0
 80071a0:	613b      	str	r3, [r7, #16]
 80071a2:	4b16      	ldr	r3, [pc, #88]	; (80071fc <HAL_ADC_MspInit+0xdc>)
 80071a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071a6:	4a15      	ldr	r2, [pc, #84]	; (80071fc <HAL_ADC_MspInit+0xdc>)
 80071a8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80071ac:	6453      	str	r3, [r2, #68]	; 0x44
 80071ae:	4b13      	ldr	r3, [pc, #76]	; (80071fc <HAL_ADC_MspInit+0xdc>)
 80071b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80071b6:	613b      	str	r3, [r7, #16]
 80071b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80071ba:	2300      	movs	r3, #0
 80071bc:	60fb      	str	r3, [r7, #12]
 80071be:	4b0f      	ldr	r3, [pc, #60]	; (80071fc <HAL_ADC_MspInit+0xdc>)
 80071c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071c2:	4a0e      	ldr	r2, [pc, #56]	; (80071fc <HAL_ADC_MspInit+0xdc>)
 80071c4:	f043 0301 	orr.w	r3, r3, #1
 80071c8:	6313      	str	r3, [r2, #48]	; 0x30
 80071ca:	4b0c      	ldr	r3, [pc, #48]	; (80071fc <HAL_ADC_MspInit+0xdc>)
 80071cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071ce:	f003 0301 	and.w	r3, r3, #1
 80071d2:	60fb      	str	r3, [r7, #12]
 80071d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = AD_L_Pin;
 80071d6:	2310      	movs	r3, #16
 80071d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80071da:	2303      	movs	r3, #3
 80071dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071de:	2300      	movs	r3, #0
 80071e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AD_L_GPIO_Port, &GPIO_InitStruct);
 80071e2:	f107 031c 	add.w	r3, r7, #28
 80071e6:	4619      	mov	r1, r3
 80071e8:	4805      	ldr	r0, [pc, #20]	; (8007200 <HAL_ADC_MspInit+0xe0>)
 80071ea:	f7fa fab5 	bl	8001758 <HAL_GPIO_Init>
}
 80071ee:	bf00      	nop
 80071f0:	3730      	adds	r7, #48	; 0x30
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
 80071f6:	bf00      	nop
 80071f8:	40012000 	.word	0x40012000
 80071fc:	40023800 	.word	0x40023800
 8007200:	40020000 	.word	0x40020000
 8007204:	40012100 	.word	0x40012100

08007208 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b08a      	sub	sp, #40	; 0x28
 800720c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800720e:	f107 0314 	add.w	r3, r7, #20
 8007212:	2200      	movs	r2, #0
 8007214:	601a      	str	r2, [r3, #0]
 8007216:	605a      	str	r2, [r3, #4]
 8007218:	609a      	str	r2, [r3, #8]
 800721a:	60da      	str	r2, [r3, #12]
 800721c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800721e:	2300      	movs	r3, #0
 8007220:	613b      	str	r3, [r7, #16]
 8007222:	4b4c      	ldr	r3, [pc, #304]	; (8007354 <MX_GPIO_Init+0x14c>)
 8007224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007226:	4a4b      	ldr	r2, [pc, #300]	; (8007354 <MX_GPIO_Init+0x14c>)
 8007228:	f043 0304 	orr.w	r3, r3, #4
 800722c:	6313      	str	r3, [r2, #48]	; 0x30
 800722e:	4b49      	ldr	r3, [pc, #292]	; (8007354 <MX_GPIO_Init+0x14c>)
 8007230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007232:	f003 0304 	and.w	r3, r3, #4
 8007236:	613b      	str	r3, [r7, #16]
 8007238:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800723a:	2300      	movs	r3, #0
 800723c:	60fb      	str	r3, [r7, #12]
 800723e:	4b45      	ldr	r3, [pc, #276]	; (8007354 <MX_GPIO_Init+0x14c>)
 8007240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007242:	4a44      	ldr	r2, [pc, #272]	; (8007354 <MX_GPIO_Init+0x14c>)
 8007244:	f043 0301 	orr.w	r3, r3, #1
 8007248:	6313      	str	r3, [r2, #48]	; 0x30
 800724a:	4b42      	ldr	r3, [pc, #264]	; (8007354 <MX_GPIO_Init+0x14c>)
 800724c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800724e:	f003 0301 	and.w	r3, r3, #1
 8007252:	60fb      	str	r3, [r7, #12]
 8007254:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007256:	2300      	movs	r3, #0
 8007258:	60bb      	str	r3, [r7, #8]
 800725a:	4b3e      	ldr	r3, [pc, #248]	; (8007354 <MX_GPIO_Init+0x14c>)
 800725c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800725e:	4a3d      	ldr	r2, [pc, #244]	; (8007354 <MX_GPIO_Init+0x14c>)
 8007260:	f043 0302 	orr.w	r3, r3, #2
 8007264:	6313      	str	r3, [r2, #48]	; 0x30
 8007266:	4b3b      	ldr	r3, [pc, #236]	; (8007354 <MX_GPIO_Init+0x14c>)
 8007268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800726a:	f003 0302 	and.w	r3, r3, #2
 800726e:	60bb      	str	r3, [r7, #8]
 8007270:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007272:	2300      	movs	r3, #0
 8007274:	607b      	str	r3, [r7, #4]
 8007276:	4b37      	ldr	r3, [pc, #220]	; (8007354 <MX_GPIO_Init+0x14c>)
 8007278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800727a:	4a36      	ldr	r2, [pc, #216]	; (8007354 <MX_GPIO_Init+0x14c>)
 800727c:	f043 0308 	orr.w	r3, r3, #8
 8007280:	6313      	str	r3, [r2, #48]	; 0x30
 8007282:	4b34      	ldr	r3, [pc, #208]	; (8007354 <MX_GPIO_Init+0x14c>)
 8007284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007286:	f003 0308 	and.w	r3, r3, #8
 800728a:	607b      	str	r3, [r7, #4]
 800728c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_FR_Pin|LED_R_Pin|LED3_Pin, GPIO_PIN_RESET);
 800728e:	2200      	movs	r2, #0
 8007290:	f44f 7186 	mov.w	r1, #268	; 0x10c
 8007294:	4830      	ldr	r0, [pc, #192]	; (8007358 <MX_GPIO_Init+0x150>)
 8007296:	f7fa fbf9 	bl	8001a8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_FF_Pin|LED_L_Pin|LED_FL_Pin|MOTOR_R_DIR1_Pin 
 800729a:	2200      	movs	r2, #0
 800729c:	f24c 01c8 	movw	r1, #49352	; 0xc0c8
 80072a0:	482e      	ldr	r0, [pc, #184]	; (800735c <MX_GPIO_Init+0x154>)
 80072a2:	f7fa fbf3 	bl	8001a8c <HAL_GPIO_WritePin>
                          |MOTOR_R_DIR2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED4_Pin|LED5_Pin, GPIO_PIN_RESET);
 80072a6:	2200      	movs	r2, #0
 80072a8:	f24c 0130 	movw	r1, #49200	; 0xc030
 80072ac:	482c      	ldr	r0, [pc, #176]	; (8007360 <MX_GPIO_Init+0x158>)
 80072ae:	f7fa fbed 	bl	8001a8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80072b2:	2200      	movs	r2, #0
 80072b4:	2104      	movs	r1, #4
 80072b6:	482b      	ldr	r0, [pc, #172]	; (8007364 <MX_GPIO_Init+0x15c>)
 80072b8:	f7fa fbe8 	bl	8001a8c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_FR_Pin|LED_R_Pin|LED3_Pin;
 80072bc:	f44f 7386 	mov.w	r3, #268	; 0x10c
 80072c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80072c2:	2301      	movs	r3, #1
 80072c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072c6:	2300      	movs	r3, #0
 80072c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80072ca:	2300      	movs	r3, #0
 80072cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80072ce:	f107 0314 	add.w	r3, r7, #20
 80072d2:	4619      	mov	r1, r3
 80072d4:	4820      	ldr	r0, [pc, #128]	; (8007358 <MX_GPIO_Init+0x150>)
 80072d6:	f7fa fa3f 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = LED_FF_Pin|LED_L_Pin|LED_FL_Pin|MOTOR_R_DIR1_Pin 
 80072da:	f24c 03c8 	movw	r3, #49352	; 0xc0c8
 80072de:	617b      	str	r3, [r7, #20]
                          |MOTOR_R_DIR2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80072e0:	2301      	movs	r3, #1
 80072e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072e4:	2300      	movs	r3, #0
 80072e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80072e8:	2300      	movs	r3, #0
 80072ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072ec:	f107 0314 	add.w	r3, r7, #20
 80072f0:	4619      	mov	r1, r3
 80072f2:	481a      	ldr	r0, [pc, #104]	; (800735c <MX_GPIO_Init+0x154>)
 80072f4:	f7fa fa30 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED4_Pin|LED5_Pin;
 80072f8:	f24c 0330 	movw	r3, #49200	; 0xc030
 80072fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80072fe:	2301      	movs	r3, #1
 8007300:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007302:	2300      	movs	r3, #0
 8007304:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007306:	2300      	movs	r3, #0
 8007308:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800730a:	f107 0314 	add.w	r3, r7, #20
 800730e:	4619      	mov	r1, r3
 8007310:	4813      	ldr	r0, [pc, #76]	; (8007360 <MX_GPIO_Init+0x158>)
 8007312:	f7fa fa21 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_Pin;
 8007316:	2304      	movs	r3, #4
 8007318:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800731a:	2301      	movs	r3, #1
 800731c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800731e:	2300      	movs	r3, #0
 8007320:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007322:	2300      	movs	r3, #0
 8007324:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8007326:	f107 0314 	add.w	r3, r7, #20
 800732a:	4619      	mov	r1, r3
 800732c:	480d      	ldr	r0, [pc, #52]	; (8007364 <MX_GPIO_Init+0x15c>)
 800732e:	f7fa fa13 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BATTERY_Pin;
 8007332:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007336:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007338:	2300      	movs	r3, #0
 800733a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800733c:	2300      	movs	r3, #0
 800733e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BATTERY_GPIO_Port, &GPIO_InitStruct);
 8007340:	f107 0314 	add.w	r3, r7, #20
 8007344:	4619      	mov	r1, r3
 8007346:	4806      	ldr	r0, [pc, #24]	; (8007360 <MX_GPIO_Init+0x158>)
 8007348:	f7fa fa06 	bl	8001758 <HAL_GPIO_Init>

}
 800734c:	bf00      	nop
 800734e:	3728      	adds	r7, #40	; 0x28
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}
 8007354:	40023800 	.word	0x40023800
 8007358:	40020800 	.word	0x40020800
 800735c:	40020000 	.word	0x40020000
 8007360:	40020400 	.word	0x40020400
 8007364:	40020c00 	.word	0x40020c00

08007368 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int c) {
 8007368:	b580      	push	{r7, lr}
 800736a:	b084      	sub	sp, #16
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  if( c == '\n' ) {
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2b0a      	cmp	r3, #10
 8007374:	d108      	bne.n	8007388 <__io_putchar+0x20>
    int _c = '\r';
 8007376:	230d      	movs	r3, #13
 8007378:	60fb      	str	r3, [r7, #12]
    HAL_UART_Transmit(&huart1, &_c, 1, 1);
 800737a:	f107 010c 	add.w	r1, r7, #12
 800737e:	2301      	movs	r3, #1
 8007380:	2201      	movs	r2, #1
 8007382:	4807      	ldr	r0, [pc, #28]	; (80073a0 <__io_putchar+0x38>)
 8007384:	f7fc f9b7 	bl	80036f6 <HAL_UART_Transmit>
  }
  HAL_UART_Transmit(&huart1, &c, 1, 1);
 8007388:	1d39      	adds	r1, r7, #4
 800738a:	2301      	movs	r3, #1
 800738c:	2201      	movs	r2, #1
 800738e:	4804      	ldr	r0, [pc, #16]	; (80073a0 <__io_putchar+0x38>)
 8007390:	f7fc f9b1 	bl	80036f6 <HAL_UART_Transmit>
  return 0;
 8007394:	2300      	movs	r3, #0
}
 8007396:	4618      	mov	r0, r3
 8007398:	3710      	adds	r7, #16
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}
 800739e:	bf00      	nop
 80073a0:	2000095c 	.word	0x2000095c

080073a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80073a8:	f7f9 fdce 	bl	8000f48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80073ac:	f000 f828 	bl	8007400 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80073b0:	f7ff ff2a 	bl	8007208 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80073b4:	f000 fee4 	bl	8008180 <MX_USART1_UART_Init>
  MX_SPI3_Init();
 80073b8:	f000 f894 	bl	80074e4 <MX_SPI3_Init>
  MX_ADC1_Init();
 80073bc:	f7ff fddc 	bl	8006f78 <MX_ADC1_Init>
  MX_ADC2_Init();
 80073c0:	f7ff fe5c 	bl	800707c <MX_ADC2_Init>
  MX_TIM1_Init();
 80073c4:	f000 fa98 	bl	80078f8 <MX_TIM1_Init>
  MX_TIM2_Init();
 80073c8:	f000 fb1a 	bl	8007a00 <MX_TIM2_Init>
  MX_TIM3_Init();
 80073cc:	f000 fb72 	bl	8007ab4 <MX_TIM3_Init>
  MX_TIM4_Init();
 80073d0:	f000 fbc4 	bl	8007b5c <MX_TIM4_Init>
  MX_TIM6_Init();
 80073d4:	f000 fc16 	bl	8007c04 <MX_TIM6_Init>
  MX_TIM8_Init();
 80073d8:	f000 fc4a 	bl	8007c70 <MX_TIM8_Init>
  MX_TIM11_Init();
 80073dc:	f000 fcca 	bl	8007d74 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  setbuf(stdout,NULL);
 80073e0:	4b06      	ldr	r3, [pc, #24]	; (80073fc <main+0x58>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	689b      	ldr	r3, [r3, #8]
 80073e6:	2100      	movs	r1, #0
 80073e8:	4618      	mov	r0, r3
 80073ea:	f001 fc6f 	bl	8008ccc <setbuf>
  HAL_Delay(1);
 80073ee:	2001      	movs	r0, #1
 80073f0:	f7f9 fe1c 	bl	800102c <HAL_Delay>

  utsutsu_system();
 80073f4:	f7ff fc54 	bl	8006ca0 <utsutsu_system>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80073f8:	e7fe      	b.n	80073f8 <main+0x54>
 80073fa:	bf00      	nop
 80073fc:	2000000c 	.word	0x2000000c

08007400 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b094      	sub	sp, #80	; 0x50
 8007404:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007406:	f107 0320 	add.w	r3, r7, #32
 800740a:	2230      	movs	r2, #48	; 0x30
 800740c:	2100      	movs	r1, #0
 800740e:	4618      	mov	r0, r3
 8007410:	f000 ff7c 	bl	800830c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007414:	f107 030c 	add.w	r3, r7, #12
 8007418:	2200      	movs	r2, #0
 800741a:	601a      	str	r2, [r3, #0]
 800741c:	605a      	str	r2, [r3, #4]
 800741e:	609a      	str	r2, [r3, #8]
 8007420:	60da      	str	r2, [r3, #12]
 8007422:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8007424:	2300      	movs	r3, #0
 8007426:	60bb      	str	r3, [r7, #8]
 8007428:	4b28      	ldr	r3, [pc, #160]	; (80074cc <SystemClock_Config+0xcc>)
 800742a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800742c:	4a27      	ldr	r2, [pc, #156]	; (80074cc <SystemClock_Config+0xcc>)
 800742e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007432:	6413      	str	r3, [r2, #64]	; 0x40
 8007434:	4b25      	ldr	r3, [pc, #148]	; (80074cc <SystemClock_Config+0xcc>)
 8007436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007438:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800743c:	60bb      	str	r3, [r7, #8]
 800743e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007440:	2300      	movs	r3, #0
 8007442:	607b      	str	r3, [r7, #4]
 8007444:	4b22      	ldr	r3, [pc, #136]	; (80074d0 <SystemClock_Config+0xd0>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a21      	ldr	r2, [pc, #132]	; (80074d0 <SystemClock_Config+0xd0>)
 800744a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800744e:	6013      	str	r3, [r2, #0]
 8007450:	4b1f      	ldr	r3, [pc, #124]	; (80074d0 <SystemClock_Config+0xd0>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007458:	607b      	str	r3, [r7, #4]
 800745a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800745c:	2302      	movs	r3, #2
 800745e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007460:	2301      	movs	r3, #1
 8007462:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007464:	2310      	movs	r3, #16
 8007466:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007468:	2302      	movs	r3, #2
 800746a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800746c:	2300      	movs	r3, #0
 800746e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8007470:	2308      	movs	r3, #8
 8007472:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8007474:	23a8      	movs	r3, #168	; 0xa8
 8007476:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007478:	2302      	movs	r3, #2
 800747a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800747c:	2304      	movs	r3, #4
 800747e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007480:	f107 0320 	add.w	r3, r7, #32
 8007484:	4618      	mov	r0, r3
 8007486:	f7fa fb1b 	bl	8001ac0 <HAL_RCC_OscConfig>
 800748a:	4603      	mov	r3, r0
 800748c:	2b00      	cmp	r3, #0
 800748e:	d001      	beq.n	8007494 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8007490:	f000 f820 	bl	80074d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007494:	230f      	movs	r3, #15
 8007496:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007498:	2302      	movs	r3, #2
 800749a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800749c:	2300      	movs	r3, #0
 800749e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80074a0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80074a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80074a6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80074aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80074ac:	f107 030c 	add.w	r3, r7, #12
 80074b0:	2105      	movs	r1, #5
 80074b2:	4618      	mov	r0, r3
 80074b4:	f7fa fd46 	bl	8001f44 <HAL_RCC_ClockConfig>
 80074b8:	4603      	mov	r3, r0
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d001      	beq.n	80074c2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80074be:	f000 f809 	bl	80074d4 <Error_Handler>
  }
}
 80074c2:	bf00      	nop
 80074c4:	3750      	adds	r7, #80	; 0x50
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}
 80074ca:	bf00      	nop
 80074cc:	40023800 	.word	0x40023800
 80074d0:	40007000 	.word	0x40007000

080074d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80074d4:	b480      	push	{r7}
 80074d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80074d8:	bf00      	nop
 80074da:	46bd      	mov	sp, r7
 80074dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e0:	4770      	bx	lr
	...

080074e4 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 80074e8:	4b17      	ldr	r3, [pc, #92]	; (8007548 <MX_SPI3_Init+0x64>)
 80074ea:	4a18      	ldr	r2, [pc, #96]	; (800754c <MX_SPI3_Init+0x68>)
 80074ec:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80074ee:	4b16      	ldr	r3, [pc, #88]	; (8007548 <MX_SPI3_Init+0x64>)
 80074f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80074f4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80074f6:	4b14      	ldr	r3, [pc, #80]	; (8007548 <MX_SPI3_Init+0x64>)
 80074f8:	2200      	movs	r2, #0
 80074fa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80074fc:	4b12      	ldr	r3, [pc, #72]	; (8007548 <MX_SPI3_Init+0x64>)
 80074fe:	2200      	movs	r2, #0
 8007500:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8007502:	4b11      	ldr	r3, [pc, #68]	; (8007548 <MX_SPI3_Init+0x64>)
 8007504:	2202      	movs	r2, #2
 8007506:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8007508:	4b0f      	ldr	r3, [pc, #60]	; (8007548 <MX_SPI3_Init+0x64>)
 800750a:	2201      	movs	r2, #1
 800750c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800750e:	4b0e      	ldr	r3, [pc, #56]	; (8007548 <MX_SPI3_Init+0x64>)
 8007510:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007514:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8007516:	4b0c      	ldr	r3, [pc, #48]	; (8007548 <MX_SPI3_Init+0x64>)
 8007518:	2220      	movs	r2, #32
 800751a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800751c:	4b0a      	ldr	r3, [pc, #40]	; (8007548 <MX_SPI3_Init+0x64>)
 800751e:	2200      	movs	r2, #0
 8007520:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8007522:	4b09      	ldr	r3, [pc, #36]	; (8007548 <MX_SPI3_Init+0x64>)
 8007524:	2200      	movs	r2, #0
 8007526:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007528:	4b07      	ldr	r3, [pc, #28]	; (8007548 <MX_SPI3_Init+0x64>)
 800752a:	2200      	movs	r2, #0
 800752c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800752e:	4b06      	ldr	r3, [pc, #24]	; (8007548 <MX_SPI3_Init+0x64>)
 8007530:	220a      	movs	r2, #10
 8007532:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8007534:	4804      	ldr	r0, [pc, #16]	; (8007548 <MX_SPI3_Init+0x64>)
 8007536:	f7fa fecd 	bl	80022d4 <HAL_SPI_Init>
 800753a:	4603      	mov	r3, r0
 800753c:	2b00      	cmp	r3, #0
 800753e:	d001      	beq.n	8007544 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8007540:	f7ff ffc8 	bl	80074d4 <Error_Handler>
  }

}
 8007544:	bf00      	nop
 8007546:	bd80      	pop	{r7, pc}
 8007548:	20000744 	.word	0x20000744
 800754c:	40003c00 	.word	0x40003c00

08007550 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b08a      	sub	sp, #40	; 0x28
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007558:	f107 0314 	add.w	r3, r7, #20
 800755c:	2200      	movs	r2, #0
 800755e:	601a      	str	r2, [r3, #0]
 8007560:	605a      	str	r2, [r3, #4]
 8007562:	609a      	str	r2, [r3, #8]
 8007564:	60da      	str	r2, [r3, #12]
 8007566:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4a19      	ldr	r2, [pc, #100]	; (80075d4 <HAL_SPI_MspInit+0x84>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d12c      	bne.n	80075cc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8007572:	2300      	movs	r3, #0
 8007574:	613b      	str	r3, [r7, #16]
 8007576:	4b18      	ldr	r3, [pc, #96]	; (80075d8 <HAL_SPI_MspInit+0x88>)
 8007578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800757a:	4a17      	ldr	r2, [pc, #92]	; (80075d8 <HAL_SPI_MspInit+0x88>)
 800757c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007580:	6413      	str	r3, [r2, #64]	; 0x40
 8007582:	4b15      	ldr	r3, [pc, #84]	; (80075d8 <HAL_SPI_MspInit+0x88>)
 8007584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007586:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800758a:	613b      	str	r3, [r7, #16]
 800758c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800758e:	2300      	movs	r3, #0
 8007590:	60fb      	str	r3, [r7, #12]
 8007592:	4b11      	ldr	r3, [pc, #68]	; (80075d8 <HAL_SPI_MspInit+0x88>)
 8007594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007596:	4a10      	ldr	r2, [pc, #64]	; (80075d8 <HAL_SPI_MspInit+0x88>)
 8007598:	f043 0304 	orr.w	r3, r3, #4
 800759c:	6313      	str	r3, [r2, #48]	; 0x30
 800759e:	4b0e      	ldr	r3, [pc, #56]	; (80075d8 <HAL_SPI_MspInit+0x88>)
 80075a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075a2:	f003 0304 	and.w	r3, r3, #4
 80075a6:	60fb      	str	r3, [r7, #12]
 80075a8:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80075aa:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80075ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075b0:	2302      	movs	r3, #2
 80075b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075b4:	2300      	movs	r3, #0
 80075b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80075b8:	2303      	movs	r3, #3
 80075ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80075bc:	2306      	movs	r3, #6
 80075be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80075c0:	f107 0314 	add.w	r3, r7, #20
 80075c4:	4619      	mov	r1, r3
 80075c6:	4805      	ldr	r0, [pc, #20]	; (80075dc <HAL_SPI_MspInit+0x8c>)
 80075c8:	f7fa f8c6 	bl	8001758 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80075cc:	bf00      	nop
 80075ce:	3728      	adds	r7, #40	; 0x28
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}
 80075d4:	40003c00 	.word	0x40003c00
 80075d8:	40023800 	.word	0x40023800
 80075dc:	40020800 	.word	0x40020800

080075e0 <ReadByte>:
//	RXSPI???
// 1???
// ????
//+++++++++++++++++++++++++++++++++++++++++++++++
uint8_t ReadByte(uint8_t addres)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b086      	sub	sp, #24
 80075e4:	af02      	add	r7, sp, #8
 80075e6:	4603      	mov	r3, r0
 80075e8:	71fb      	strb	r3, [r7, #7]
	uint8_t trans_addres[2];
	uint8_t receive_data[2];

	trans_addres[0] = addres | 0x80;
 80075ea:	79fb      	ldrb	r3, [r7, #7]
 80075ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80075f0:	b2db      	uxtb	r3, r3
 80075f2:	733b      	strb	r3, [r7, #12]
	trans_addres[1] = 0x00;
 80075f4:	2300      	movs	r3, #0
 80075f6:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(CS_GPIO_Port,CS_Pin,RESET);
 80075f8:	2200      	movs	r2, #0
 80075fa:	2104      	movs	r1, #4
 80075fc:	480e      	ldr	r0, [pc, #56]	; (8007638 <ReadByte+0x58>)
 80075fe:	f7fa fa45 	bl	8001a8c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8007602:	2064      	movs	r0, #100	; 0x64
 8007604:	f7f9 fd12 	bl	800102c <HAL_Delay>
	HAL_SPI_TransmitReceive(&hspi3,trans_addres,receive_data,2,1);
 8007608:	f107 0208 	add.w	r2, r7, #8
 800760c:	f107 010c 	add.w	r1, r7, #12
 8007610:	2301      	movs	r3, #1
 8007612:	9300      	str	r3, [sp, #0]
 8007614:	2302      	movs	r3, #2
 8007616:	4809      	ldr	r0, [pc, #36]	; (800763c <ReadByte+0x5c>)
 8007618:	f7fa fec0 	bl	800239c <HAL_SPI_TransmitReceive>
	HAL_Delay(100);
 800761c:	2064      	movs	r0, #100	; 0x64
 800761e:	f7f9 fd05 	bl	800102c <HAL_Delay>
	HAL_GPIO_WritePin(CS_GPIO_Port,CS_Pin,SET);
 8007622:	2201      	movs	r2, #1
 8007624:	2104      	movs	r1, #4
 8007626:	4804      	ldr	r0, [pc, #16]	; (8007638 <ReadByte+0x58>)
 8007628:	f7fa fa30 	bl	8001a8c <HAL_GPIO_WritePin>

	return receive_data[1];
 800762c:	7a7b      	ldrb	r3, [r7, #9]
}
 800762e:	4618      	mov	r0, r3
 8007630:	3710      	adds	r7, #16
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}
 8007636:	bf00      	nop
 8007638:	40020c00 	.word	0x40020c00
 800763c:	20000744 	.word	0x20000744

08007640 <WriteByte>:
//	RXSPI???
// 1??
// 2???
//+++++++++++++++++++++++++++++++++++++++++++++++
void WriteByte(uint8_t addres,uint8_t data)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b086      	sub	sp, #24
 8007644:	af02      	add	r7, sp, #8
 8007646:	4603      	mov	r3, r0
 8007648:	460a      	mov	r2, r1
 800764a:	71fb      	strb	r3, [r7, #7]
 800764c:	4613      	mov	r3, r2
 800764e:	71bb      	strb	r3, [r7, #6]

	uint8_t trans_data[2];
	uint8_t receive_data[2];

	trans_data[0] = addres & 0x7f;
 8007650:	79fb      	ldrb	r3, [r7, #7]
 8007652:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007656:	b2db      	uxtb	r3, r3
 8007658:	733b      	strb	r3, [r7, #12]
	trans_data[1] = data;
 800765a:	79bb      	ldrb	r3, [r7, #6]
 800765c:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(CS_GPIO_Port,CS_Pin,RESET);
 800765e:	2200      	movs	r2, #0
 8007660:	2104      	movs	r1, #4
 8007662:	480b      	ldr	r0, [pc, #44]	; (8007690 <WriteByte+0x50>)
 8007664:	f7fa fa12 	bl	8001a8c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi3,trans_data,receive_data,2,1);
 8007668:	f107 0208 	add.w	r2, r7, #8
 800766c:	f107 010c 	add.w	r1, r7, #12
 8007670:	2301      	movs	r3, #1
 8007672:	9300      	str	r3, [sp, #0]
 8007674:	2302      	movs	r3, #2
 8007676:	4807      	ldr	r0, [pc, #28]	; (8007694 <WriteByte+0x54>)
 8007678:	f7fa fe90 	bl	800239c <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GPIO_Port,CS_Pin,SET);
 800767c:	2201      	movs	r2, #1
 800767e:	2104      	movs	r1, #4
 8007680:	4803      	ldr	r0, [pc, #12]	; (8007690 <WriteByte+0x50>)
 8007682:	f7fa fa03 	bl	8001a8c <HAL_GPIO_WritePin>

}
 8007686:	bf00      	nop
 8007688:	3710      	adds	r7, #16
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}
 800768e:	bf00      	nop
 8007690:	40020c00 	.word	0x40020c00
 8007694:	20000744 	.word	0x20000744

08007698 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007698:	b480      	push	{r7}
 800769a:	b083      	sub	sp, #12
 800769c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800769e:	2300      	movs	r3, #0
 80076a0:	607b      	str	r3, [r7, #4]
 80076a2:	4b10      	ldr	r3, [pc, #64]	; (80076e4 <HAL_MspInit+0x4c>)
 80076a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076a6:	4a0f      	ldr	r2, [pc, #60]	; (80076e4 <HAL_MspInit+0x4c>)
 80076a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80076ac:	6453      	str	r3, [r2, #68]	; 0x44
 80076ae:	4b0d      	ldr	r3, [pc, #52]	; (80076e4 <HAL_MspInit+0x4c>)
 80076b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80076b6:	607b      	str	r3, [r7, #4]
 80076b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80076ba:	2300      	movs	r3, #0
 80076bc:	603b      	str	r3, [r7, #0]
 80076be:	4b09      	ldr	r3, [pc, #36]	; (80076e4 <HAL_MspInit+0x4c>)
 80076c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076c2:	4a08      	ldr	r2, [pc, #32]	; (80076e4 <HAL_MspInit+0x4c>)
 80076c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80076c8:	6413      	str	r3, [r2, #64]	; 0x40
 80076ca:	4b06      	ldr	r3, [pc, #24]	; (80076e4 <HAL_MspInit+0x4c>)
 80076cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80076d2:	603b      	str	r3, [r7, #0]
 80076d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80076d6:	bf00      	nop
 80076d8:	370c      	adds	r7, #12
 80076da:	46bd      	mov	sp, r7
 80076dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e0:	4770      	bx	lr
 80076e2:	bf00      	nop
 80076e4:	40023800 	.word	0x40023800

080076e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80076e8:	b480      	push	{r7}
 80076ea:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80076ec:	bf00      	nop
 80076ee:	46bd      	mov	sp, r7
 80076f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f4:	4770      	bx	lr

080076f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80076f6:	b480      	push	{r7}
 80076f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80076fa:	e7fe      	b.n	80076fa <HardFault_Handler+0x4>

080076fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80076fc:	b480      	push	{r7}
 80076fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007700:	e7fe      	b.n	8007700 <MemManage_Handler+0x4>

08007702 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007702:	b480      	push	{r7}
 8007704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007706:	e7fe      	b.n	8007706 <BusFault_Handler+0x4>

08007708 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007708:	b480      	push	{r7}
 800770a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800770c:	e7fe      	b.n	800770c <UsageFault_Handler+0x4>

0800770e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800770e:	b480      	push	{r7}
 8007710:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007712:	bf00      	nop
 8007714:	46bd      	mov	sp, r7
 8007716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771a:	4770      	bx	lr

0800771c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800771c:	b480      	push	{r7}
 800771e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007720:	bf00      	nop
 8007722:	46bd      	mov	sp, r7
 8007724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007728:	4770      	bx	lr

0800772a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800772a:	b480      	push	{r7}
 800772c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800772e:	bf00      	nop
 8007730:	46bd      	mov	sp, r7
 8007732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007736:	4770      	bx	lr

08007738 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800773c:	f7f9 fc56 	bl	8000fec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007740:	bf00      	nop
 8007742:	bd80      	pop	{r7, pc}

08007744 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007748:	4802      	ldr	r0, [pc, #8]	; (8007754 <TIM6_DAC_IRQHandler+0x10>)
 800774a:	f7fb fa71 	bl	8002c30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800774e:	bf00      	nop
 8007750:	bd80      	pop	{r7, pc}
 8007752:	bf00      	nop
 8007754:	2000089c 	.word	0x2000089c

08007758 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b086      	sub	sp, #24
 800775c:	af00      	add	r7, sp, #0
 800775e:	60f8      	str	r0, [r7, #12]
 8007760:	60b9      	str	r1, [r7, #8]
 8007762:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007764:	2300      	movs	r3, #0
 8007766:	617b      	str	r3, [r7, #20]
 8007768:	e00a      	b.n	8007780 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800776a:	f3af 8000 	nop.w
 800776e:	4601      	mov	r1, r0
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	1c5a      	adds	r2, r3, #1
 8007774:	60ba      	str	r2, [r7, #8]
 8007776:	b2ca      	uxtb	r2, r1
 8007778:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	3301      	adds	r3, #1
 800777e:	617b      	str	r3, [r7, #20]
 8007780:	697a      	ldr	r2, [r7, #20]
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	429a      	cmp	r2, r3
 8007786:	dbf0      	blt.n	800776a <_read+0x12>
	}

return len;
 8007788:	687b      	ldr	r3, [r7, #4]
}
 800778a:	4618      	mov	r0, r3
 800778c:	3718      	adds	r7, #24
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}

08007792 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007792:	b580      	push	{r7, lr}
 8007794:	b086      	sub	sp, #24
 8007796:	af00      	add	r7, sp, #0
 8007798:	60f8      	str	r0, [r7, #12]
 800779a:	60b9      	str	r1, [r7, #8]
 800779c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800779e:	2300      	movs	r3, #0
 80077a0:	617b      	str	r3, [r7, #20]
 80077a2:	e009      	b.n	80077b8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	1c5a      	adds	r2, r3, #1
 80077a8:	60ba      	str	r2, [r7, #8]
 80077aa:	781b      	ldrb	r3, [r3, #0]
 80077ac:	4618      	mov	r0, r3
 80077ae:	f7ff fddb 	bl	8007368 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	3301      	adds	r3, #1
 80077b6:	617b      	str	r3, [r7, #20]
 80077b8:	697a      	ldr	r2, [r7, #20]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	429a      	cmp	r2, r3
 80077be:	dbf1      	blt.n	80077a4 <_write+0x12>
	}
	return len;
 80077c0:	687b      	ldr	r3, [r7, #4]
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3718      	adds	r7, #24
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}

080077ca <_close>:

int _close(int file)
{
 80077ca:	b480      	push	{r7}
 80077cc:	b083      	sub	sp, #12
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
	return -1;
 80077d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	370c      	adds	r7, #12
 80077da:	46bd      	mov	sp, r7
 80077dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e0:	4770      	bx	lr

080077e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80077e2:	b480      	push	{r7}
 80077e4:	b083      	sub	sp, #12
 80077e6:	af00      	add	r7, sp, #0
 80077e8:	6078      	str	r0, [r7, #4]
 80077ea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80077f2:	605a      	str	r2, [r3, #4]
	return 0;
 80077f4:	2300      	movs	r3, #0
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	370c      	adds	r7, #12
 80077fa:	46bd      	mov	sp, r7
 80077fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007800:	4770      	bx	lr

08007802 <_isatty>:

int _isatty(int file)
{
 8007802:	b480      	push	{r7}
 8007804:	b083      	sub	sp, #12
 8007806:	af00      	add	r7, sp, #0
 8007808:	6078      	str	r0, [r7, #4]
	return 1;
 800780a:	2301      	movs	r3, #1
}
 800780c:	4618      	mov	r0, r3
 800780e:	370c      	adds	r7, #12
 8007810:	46bd      	mov	sp, r7
 8007812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007816:	4770      	bx	lr

08007818 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007818:	b480      	push	{r7}
 800781a:	b085      	sub	sp, #20
 800781c:	af00      	add	r7, sp, #0
 800781e:	60f8      	str	r0, [r7, #12]
 8007820:	60b9      	str	r1, [r7, #8]
 8007822:	607a      	str	r2, [r7, #4]
	return 0;
 8007824:	2300      	movs	r3, #0
}
 8007826:	4618      	mov	r0, r3
 8007828:	3714      	adds	r7, #20
 800782a:	46bd      	mov	sp, r7
 800782c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007830:	4770      	bx	lr
	...

08007834 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b084      	sub	sp, #16
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800783c:	4b11      	ldr	r3, [pc, #68]	; (8007884 <_sbrk+0x50>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d102      	bne.n	800784a <_sbrk+0x16>
		heap_end = &end;
 8007844:	4b0f      	ldr	r3, [pc, #60]	; (8007884 <_sbrk+0x50>)
 8007846:	4a10      	ldr	r2, [pc, #64]	; (8007888 <_sbrk+0x54>)
 8007848:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800784a:	4b0e      	ldr	r3, [pc, #56]	; (8007884 <_sbrk+0x50>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007850:	4b0c      	ldr	r3, [pc, #48]	; (8007884 <_sbrk+0x50>)
 8007852:	681a      	ldr	r2, [r3, #0]
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	4413      	add	r3, r2
 8007858:	466a      	mov	r2, sp
 800785a:	4293      	cmp	r3, r2
 800785c:	d907      	bls.n	800786e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800785e:	f000 fd2b 	bl	80082b8 <__errno>
 8007862:	4602      	mov	r2, r0
 8007864:	230c      	movs	r3, #12
 8007866:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007868:	f04f 33ff 	mov.w	r3, #4294967295
 800786c:	e006      	b.n	800787c <_sbrk+0x48>
	}

	heap_end += incr;
 800786e:	4b05      	ldr	r3, [pc, #20]	; (8007884 <_sbrk+0x50>)
 8007870:	681a      	ldr	r2, [r3, #0]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	4413      	add	r3, r2
 8007876:	4a03      	ldr	r2, [pc, #12]	; (8007884 <_sbrk+0x50>)
 8007878:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800787a:	68fb      	ldr	r3, [r7, #12]
}
 800787c:	4618      	mov	r0, r3
 800787e:	3710      	adds	r7, #16
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}
 8007884:	200001f8 	.word	0x200001f8
 8007888:	200009a0 	.word	0x200009a0

0800788c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800788c:	b480      	push	{r7}
 800788e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007890:	4b16      	ldr	r3, [pc, #88]	; (80078ec <SystemInit+0x60>)
 8007892:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007896:	4a15      	ldr	r2, [pc, #84]	; (80078ec <SystemInit+0x60>)
 8007898:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800789c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80078a0:	4b13      	ldr	r3, [pc, #76]	; (80078f0 <SystemInit+0x64>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a12      	ldr	r2, [pc, #72]	; (80078f0 <SystemInit+0x64>)
 80078a6:	f043 0301 	orr.w	r3, r3, #1
 80078aa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80078ac:	4b10      	ldr	r3, [pc, #64]	; (80078f0 <SystemInit+0x64>)
 80078ae:	2200      	movs	r2, #0
 80078b0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80078b2:	4b0f      	ldr	r3, [pc, #60]	; (80078f0 <SystemInit+0x64>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a0e      	ldr	r2, [pc, #56]	; (80078f0 <SystemInit+0x64>)
 80078b8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80078bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078c0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80078c2:	4b0b      	ldr	r3, [pc, #44]	; (80078f0 <SystemInit+0x64>)
 80078c4:	4a0b      	ldr	r2, [pc, #44]	; (80078f4 <SystemInit+0x68>)
 80078c6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80078c8:	4b09      	ldr	r3, [pc, #36]	; (80078f0 <SystemInit+0x64>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a08      	ldr	r2, [pc, #32]	; (80078f0 <SystemInit+0x64>)
 80078ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80078d2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80078d4:	4b06      	ldr	r3, [pc, #24]	; (80078f0 <SystemInit+0x64>)
 80078d6:	2200      	movs	r2, #0
 80078d8:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80078da:	4b04      	ldr	r3, [pc, #16]	; (80078ec <SystemInit+0x60>)
 80078dc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80078e0:	609a      	str	r2, [r3, #8]
#endif
}
 80078e2:	bf00      	nop
 80078e4:	46bd      	mov	sp, r7
 80078e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ea:	4770      	bx	lr
 80078ec:	e000ed00 	.word	0xe000ed00
 80078f0:	40023800 	.word	0x40023800
 80078f4:	24003010 	.word	0x24003010

080078f8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim11;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b092      	sub	sp, #72	; 0x48
 80078fc:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80078fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007902:	2200      	movs	r2, #0
 8007904:	601a      	str	r2, [r3, #0]
 8007906:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007908:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800790c:	2200      	movs	r2, #0
 800790e:	601a      	str	r2, [r3, #0]
 8007910:	605a      	str	r2, [r3, #4]
 8007912:	609a      	str	r2, [r3, #8]
 8007914:	60da      	str	r2, [r3, #12]
 8007916:	611a      	str	r2, [r3, #16]
 8007918:	615a      	str	r2, [r3, #20]
 800791a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800791c:	1d3b      	adds	r3, r7, #4
 800791e:	2220      	movs	r2, #32
 8007920:	2100      	movs	r1, #0
 8007922:	4618      	mov	r0, r3
 8007924:	f000 fcf2 	bl	800830c <memset>

  htim1.Instance = TIM1;
 8007928:	4b33      	ldr	r3, [pc, #204]	; (80079f8 <MX_TIM1_Init+0x100>)
 800792a:	4a34      	ldr	r2, [pc, #208]	; (80079fc <MX_TIM1_Init+0x104>)
 800792c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800792e:	4b32      	ldr	r3, [pc, #200]	; (80079f8 <MX_TIM1_Init+0x100>)
 8007930:	2200      	movs	r2, #0
 8007932:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007934:	4b30      	ldr	r3, [pc, #192]	; (80079f8 <MX_TIM1_Init+0x100>)
 8007936:	2200      	movs	r2, #0
 8007938:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 800793a:	4b2f      	ldr	r3, [pc, #188]	; (80079f8 <MX_TIM1_Init+0x100>)
 800793c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007940:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007942:	4b2d      	ldr	r3, [pc, #180]	; (80079f8 <MX_TIM1_Init+0x100>)
 8007944:	2200      	movs	r2, #0
 8007946:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007948:	4b2b      	ldr	r3, [pc, #172]	; (80079f8 <MX_TIM1_Init+0x100>)
 800794a:	2200      	movs	r2, #0
 800794c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800794e:	4b2a      	ldr	r3, [pc, #168]	; (80079f8 <MX_TIM1_Init+0x100>)
 8007950:	2200      	movs	r2, #0
 8007952:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8007954:	4828      	ldr	r0, [pc, #160]	; (80079f8 <MX_TIM1_Init+0x100>)
 8007956:	f7fa ff9a 	bl	800288e <HAL_TIM_PWM_Init>
 800795a:	4603      	mov	r3, r0
 800795c:	2b00      	cmp	r3, #0
 800795e:	d001      	beq.n	8007964 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8007960:	f7ff fdb8 	bl	80074d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007964:	2300      	movs	r3, #0
 8007966:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007968:	2300      	movs	r3, #0
 800796a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800796c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007970:	4619      	mov	r1, r3
 8007972:	4821      	ldr	r0, [pc, #132]	; (80079f8 <MX_TIM1_Init+0x100>)
 8007974:	f7fb fdc7 	bl	8003506 <HAL_TIMEx_MasterConfigSynchronization>
 8007978:	4603      	mov	r3, r0
 800797a:	2b00      	cmp	r3, #0
 800797c:	d001      	beq.n	8007982 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800797e:	f7ff fda9 	bl	80074d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007982:	2360      	movs	r3, #96	; 0x60
 8007984:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 500;
 8007986:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800798a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800798c:	2300      	movs	r3, #0
 800798e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007990:	2300      	movs	r3, #0
 8007992:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007994:	2300      	movs	r3, #0
 8007996:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007998:	2300      	movs	r3, #0
 800799a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800799c:	2300      	movs	r3, #0
 800799e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80079a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80079a4:	2200      	movs	r2, #0
 80079a6:	4619      	mov	r1, r3
 80079a8:	4813      	ldr	r0, [pc, #76]	; (80079f8 <MX_TIM1_Init+0x100>)
 80079aa:	f7fb fa49 	bl	8002e40 <HAL_TIM_PWM_ConfigChannel>
 80079ae:	4603      	mov	r3, r0
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d001      	beq.n	80079b8 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 80079b4:	f7ff fd8e 	bl	80074d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80079b8:	2300      	movs	r3, #0
 80079ba:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80079bc:	2300      	movs	r3, #0
 80079be:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80079c0:	2300      	movs	r3, #0
 80079c2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80079c4:	2300      	movs	r3, #0
 80079c6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80079c8:	2300      	movs	r3, #0
 80079ca:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80079cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80079d0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80079d2:	2300      	movs	r3, #0
 80079d4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80079d6:	1d3b      	adds	r3, r7, #4
 80079d8:	4619      	mov	r1, r3
 80079da:	4807      	ldr	r0, [pc, #28]	; (80079f8 <MX_TIM1_Init+0x100>)
 80079dc:	f7fb fdd8 	bl	8003590 <HAL_TIMEx_ConfigBreakDeadTime>
 80079e0:	4603      	mov	r3, r0
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d001      	beq.n	80079ea <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 80079e6:	f7ff fd75 	bl	80074d4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 80079ea:	4803      	ldr	r0, [pc, #12]	; (80079f8 <MX_TIM1_Init+0x100>)
 80079ec:	f000 fb18 	bl	8008020 <HAL_TIM_MspPostInit>

}
 80079f0:	bf00      	nop
 80079f2:	3748      	adds	r7, #72	; 0x48
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}
 80079f8:	200008dc 	.word	0x200008dc
 80079fc:	40010000 	.word	0x40010000

08007a00 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b08a      	sub	sp, #40	; 0x28
 8007a04:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007a06:	f107 0320 	add.w	r3, r7, #32
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	601a      	str	r2, [r3, #0]
 8007a0e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007a10:	1d3b      	adds	r3, r7, #4
 8007a12:	2200      	movs	r2, #0
 8007a14:	601a      	str	r2, [r3, #0]
 8007a16:	605a      	str	r2, [r3, #4]
 8007a18:	609a      	str	r2, [r3, #8]
 8007a1a:	60da      	str	r2, [r3, #12]
 8007a1c:	611a      	str	r2, [r3, #16]
 8007a1e:	615a      	str	r2, [r3, #20]
 8007a20:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8007a22:	4b23      	ldr	r3, [pc, #140]	; (8007ab0 <MX_TIM2_Init+0xb0>)
 8007a24:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007a28:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8007a2a:	4b21      	ldr	r3, [pc, #132]	; (8007ab0 <MX_TIM2_Init+0xb0>)
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007a30:	4b1f      	ldr	r3, [pc, #124]	; (8007ab0 <MX_TIM2_Init+0xb0>)
 8007a32:	2200      	movs	r2, #0
 8007a34:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8007a36:	4b1e      	ldr	r3, [pc, #120]	; (8007ab0 <MX_TIM2_Init+0xb0>)
 8007a38:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007a3c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007a3e:	4b1c      	ldr	r3, [pc, #112]	; (8007ab0 <MX_TIM2_Init+0xb0>)
 8007a40:	2200      	movs	r2, #0
 8007a42:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007a44:	4b1a      	ldr	r3, [pc, #104]	; (8007ab0 <MX_TIM2_Init+0xb0>)
 8007a46:	2200      	movs	r2, #0
 8007a48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8007a4a:	4819      	ldr	r0, [pc, #100]	; (8007ab0 <MX_TIM2_Init+0xb0>)
 8007a4c:	f7fa ff1f 	bl	800288e <HAL_TIM_PWM_Init>
 8007a50:	4603      	mov	r3, r0
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d001      	beq.n	8007a5a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8007a56:	f7ff fd3d 	bl	80074d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007a62:	f107 0320 	add.w	r3, r7, #32
 8007a66:	4619      	mov	r1, r3
 8007a68:	4811      	ldr	r0, [pc, #68]	; (8007ab0 <MX_TIM2_Init+0xb0>)
 8007a6a:	f7fb fd4c 	bl	8003506 <HAL_TIMEx_MasterConfigSynchronization>
 8007a6e:	4603      	mov	r3, r0
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d001      	beq.n	8007a78 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8007a74:	f7ff fd2e 	bl	80074d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007a78:	2360      	movs	r3, #96	; 0x60
 8007a7a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8007a7c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8007a80:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007a82:	2300      	movs	r3, #0
 8007a84:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007a86:	2300      	movs	r3, #0
 8007a88:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007a8a:	1d3b      	adds	r3, r7, #4
 8007a8c:	2204      	movs	r2, #4
 8007a8e:	4619      	mov	r1, r3
 8007a90:	4807      	ldr	r0, [pc, #28]	; (8007ab0 <MX_TIM2_Init+0xb0>)
 8007a92:	f7fb f9d5 	bl	8002e40 <HAL_TIM_PWM_ConfigChannel>
 8007a96:	4603      	mov	r3, r0
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d001      	beq.n	8007aa0 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8007a9c:	f7ff fd1a 	bl	80074d4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8007aa0:	4803      	ldr	r0, [pc, #12]	; (8007ab0 <MX_TIM2_Init+0xb0>)
 8007aa2:	f000 fabd 	bl	8008020 <HAL_TIM_MspPostInit>

}
 8007aa6:	bf00      	nop
 8007aa8:	3728      	adds	r7, #40	; 0x28
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}
 8007aae:	bf00      	nop
 8007ab0:	2000091c 	.word	0x2000091c

08007ab4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b08c      	sub	sp, #48	; 0x30
 8007ab8:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8007aba:	f107 030c 	add.w	r3, r7, #12
 8007abe:	2224      	movs	r2, #36	; 0x24
 8007ac0:	2100      	movs	r1, #0
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	f000 fc22 	bl	800830c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007ac8:	1d3b      	adds	r3, r7, #4
 8007aca:	2200      	movs	r2, #0
 8007acc:	601a      	str	r2, [r3, #0]
 8007ace:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8007ad0:	4b20      	ldr	r3, [pc, #128]	; (8007b54 <MX_TIM3_Init+0xa0>)
 8007ad2:	4a21      	ldr	r2, [pc, #132]	; (8007b58 <MX_TIM3_Init+0xa4>)
 8007ad4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8007ad6:	4b1f      	ldr	r3, [pc, #124]	; (8007b54 <MX_TIM3_Init+0xa0>)
 8007ad8:	2200      	movs	r2, #0
 8007ada:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007adc:	4b1d      	ldr	r3, [pc, #116]	; (8007b54 <MX_TIM3_Init+0xa0>)
 8007ade:	2200      	movs	r2, #0
 8007ae0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8007ae2:	4b1c      	ldr	r3, [pc, #112]	; (8007b54 <MX_TIM3_Init+0xa0>)
 8007ae4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007ae8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007aea:	4b1a      	ldr	r3, [pc, #104]	; (8007b54 <MX_TIM3_Init+0xa0>)
 8007aec:	2200      	movs	r2, #0
 8007aee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007af0:	4b18      	ldr	r3, [pc, #96]	; (8007b54 <MX_TIM3_Init+0xa0>)
 8007af2:	2200      	movs	r2, #0
 8007af4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8007af6:	2303      	movs	r3, #3
 8007af8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007afa:	2300      	movs	r3, #0
 8007afc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007afe:	2301      	movs	r3, #1
 8007b00:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007b02:	2300      	movs	r3, #0
 8007b04:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8007b06:	2300      	movs	r3, #0
 8007b08:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007b0e:	2301      	movs	r3, #1
 8007b10:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007b12:	2300      	movs	r3, #0
 8007b14:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8007b16:	2300      	movs	r3, #0
 8007b18:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8007b1a:	f107 030c 	add.w	r3, r7, #12
 8007b1e:	4619      	mov	r1, r3
 8007b20:	480c      	ldr	r0, [pc, #48]	; (8007b54 <MX_TIM3_Init+0xa0>)
 8007b22:	f7fa ff75 	bl	8002a10 <HAL_TIM_Encoder_Init>
 8007b26:	4603      	mov	r3, r0
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d001      	beq.n	8007b30 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8007b2c:	f7ff fcd2 	bl	80074d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007b30:	2300      	movs	r3, #0
 8007b32:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007b34:	2300      	movs	r3, #0
 8007b36:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007b38:	1d3b      	adds	r3, r7, #4
 8007b3a:	4619      	mov	r1, r3
 8007b3c:	4805      	ldr	r0, [pc, #20]	; (8007b54 <MX_TIM3_Init+0xa0>)
 8007b3e:	f7fb fce2 	bl	8003506 <HAL_TIMEx_MasterConfigSynchronization>
 8007b42:	4603      	mov	r3, r0
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d001      	beq.n	8007b4c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8007b48:	f7ff fcc4 	bl	80074d4 <Error_Handler>
  }

}
 8007b4c:	bf00      	nop
 8007b4e:	3730      	adds	r7, #48	; 0x30
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bd80      	pop	{r7, pc}
 8007b54:	2000081c 	.word	0x2000081c
 8007b58:	40000400 	.word	0x40000400

08007b5c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b08c      	sub	sp, #48	; 0x30
 8007b60:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8007b62:	f107 030c 	add.w	r3, r7, #12
 8007b66:	2224      	movs	r2, #36	; 0x24
 8007b68:	2100      	movs	r1, #0
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	f000 fbce 	bl	800830c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007b70:	1d3b      	adds	r3, r7, #4
 8007b72:	2200      	movs	r2, #0
 8007b74:	601a      	str	r2, [r3, #0]
 8007b76:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 8007b78:	4b20      	ldr	r3, [pc, #128]	; (8007bfc <MX_TIM4_Init+0xa0>)
 8007b7a:	4a21      	ldr	r2, [pc, #132]	; (8007c00 <MX_TIM4_Init+0xa4>)
 8007b7c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8007b7e:	4b1f      	ldr	r3, [pc, #124]	; (8007bfc <MX_TIM4_Init+0xa0>)
 8007b80:	2200      	movs	r2, #0
 8007b82:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007b84:	4b1d      	ldr	r3, [pc, #116]	; (8007bfc <MX_TIM4_Init+0xa0>)
 8007b86:	2200      	movs	r2, #0
 8007b88:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8007b8a:	4b1c      	ldr	r3, [pc, #112]	; (8007bfc <MX_TIM4_Init+0xa0>)
 8007b8c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007b90:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007b92:	4b1a      	ldr	r3, [pc, #104]	; (8007bfc <MX_TIM4_Init+0xa0>)
 8007b94:	2200      	movs	r2, #0
 8007b96:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007b98:	4b18      	ldr	r3, [pc, #96]	; (8007bfc <MX_TIM4_Init+0xa0>)
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8007b9e:	2303      	movs	r3, #3
 8007ba0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007baa:	2300      	movs	r3, #0
 8007bac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8007bc2:	f107 030c 	add.w	r3, r7, #12
 8007bc6:	4619      	mov	r1, r3
 8007bc8:	480c      	ldr	r0, [pc, #48]	; (8007bfc <MX_TIM4_Init+0xa0>)
 8007bca:	f7fa ff21 	bl	8002a10 <HAL_TIM_Encoder_Init>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d001      	beq.n	8007bd8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8007bd4:	f7ff fc7e 	bl	80074d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8007be0:	1d3b      	adds	r3, r7, #4
 8007be2:	4619      	mov	r1, r3
 8007be4:	4805      	ldr	r0, [pc, #20]	; (8007bfc <MX_TIM4_Init+0xa0>)
 8007be6:	f7fb fc8e 	bl	8003506 <HAL_TIMEx_MasterConfigSynchronization>
 8007bea:	4603      	mov	r3, r0
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d001      	beq.n	8007bf4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8007bf0:	f7ff fc70 	bl	80074d4 <Error_Handler>
  }

}
 8007bf4:	bf00      	nop
 8007bf6:	3730      	adds	r7, #48	; 0x30
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	bd80      	pop	{r7, pc}
 8007bfc:	200007dc 	.word	0x200007dc
 8007c00:	40000800 	.word	0x40000800

08007c04 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b082      	sub	sp, #8
 8007c08:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007c0a:	463b      	mov	r3, r7
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	601a      	str	r2, [r3, #0]
 8007c10:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 8007c12:	4b15      	ldr	r3, [pc, #84]	; (8007c68 <MX_TIM6_Init+0x64>)
 8007c14:	4a15      	ldr	r2, [pc, #84]	; (8007c6c <MX_TIM6_Init+0x68>)
 8007c16:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 8007c18:	4b13      	ldr	r3, [pc, #76]	; (8007c68 <MX_TIM6_Init+0x64>)
 8007c1a:	2253      	movs	r2, #83	; 0x53
 8007c1c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007c1e:	4b12      	ldr	r3, [pc, #72]	; (8007c68 <MX_TIM6_Init+0x64>)
 8007c20:	2200      	movs	r2, #0
 8007c22:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8007c24:	4b10      	ldr	r3, [pc, #64]	; (8007c68 <MX_TIM6_Init+0x64>)
 8007c26:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007c2a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007c2c:	4b0e      	ldr	r3, [pc, #56]	; (8007c68 <MX_TIM6_Init+0x64>)
 8007c2e:	2200      	movs	r2, #0
 8007c30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8007c32:	480d      	ldr	r0, [pc, #52]	; (8007c68 <MX_TIM6_Init+0x64>)
 8007c34:	f7fa fe00 	bl	8002838 <HAL_TIM_Base_Init>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d001      	beq.n	8007c42 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8007c3e:	f7ff fc49 	bl	80074d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007c42:	2300      	movs	r3, #0
 8007c44:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007c46:	2300      	movs	r3, #0
 8007c48:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8007c4a:	463b      	mov	r3, r7
 8007c4c:	4619      	mov	r1, r3
 8007c4e:	4806      	ldr	r0, [pc, #24]	; (8007c68 <MX_TIM6_Init+0x64>)
 8007c50:	f7fb fc59 	bl	8003506 <HAL_TIMEx_MasterConfigSynchronization>
 8007c54:	4603      	mov	r3, r0
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d001      	beq.n	8007c5e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8007c5a:	f7ff fc3b 	bl	80074d4 <Error_Handler>
  }

}
 8007c5e:	bf00      	nop
 8007c60:	3708      	adds	r7, #8
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bd80      	pop	{r7, pc}
 8007c66:	bf00      	nop
 8007c68:	2000089c 	.word	0x2000089c
 8007c6c:	40001000 	.word	0x40001000

08007c70 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b092      	sub	sp, #72	; 0x48
 8007c74:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007c76:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	601a      	str	r2, [r3, #0]
 8007c7e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007c80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007c84:	2200      	movs	r2, #0
 8007c86:	601a      	str	r2, [r3, #0]
 8007c88:	605a      	str	r2, [r3, #4]
 8007c8a:	609a      	str	r2, [r3, #8]
 8007c8c:	60da      	str	r2, [r3, #12]
 8007c8e:	611a      	str	r2, [r3, #16]
 8007c90:	615a      	str	r2, [r3, #20]
 8007c92:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007c94:	1d3b      	adds	r3, r7, #4
 8007c96:	2220      	movs	r2, #32
 8007c98:	2100      	movs	r1, #0
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	f000 fb36 	bl	800830c <memset>

  htim8.Instance = TIM8;
 8007ca0:	4b32      	ldr	r3, [pc, #200]	; (8007d6c <MX_TIM8_Init+0xfc>)
 8007ca2:	4a33      	ldr	r2, [pc, #204]	; (8007d70 <MX_TIM8_Init+0x100>)
 8007ca4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 84-1;
 8007ca6:	4b31      	ldr	r3, [pc, #196]	; (8007d6c <MX_TIM8_Init+0xfc>)
 8007ca8:	2253      	movs	r2, #83	; 0x53
 8007caa:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007cac:	4b2f      	ldr	r3, [pc, #188]	; (8007d6c <MX_TIM8_Init+0xfc>)
 8007cae:	2200      	movs	r2, #0
 8007cb0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000-1;
 8007cb2:	4b2e      	ldr	r3, [pc, #184]	; (8007d6c <MX_TIM8_Init+0xfc>)
 8007cb4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007cb8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007cba:	4b2c      	ldr	r3, [pc, #176]	; (8007d6c <MX_TIM8_Init+0xfc>)
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8007cc0:	4b2a      	ldr	r3, [pc, #168]	; (8007d6c <MX_TIM8_Init+0xfc>)
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007cc6:	4b29      	ldr	r3, [pc, #164]	; (8007d6c <MX_TIM8_Init+0xfc>)
 8007cc8:	2200      	movs	r2, #0
 8007cca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8007ccc:	4827      	ldr	r0, [pc, #156]	; (8007d6c <MX_TIM8_Init+0xfc>)
 8007cce:	f7fa fdde 	bl	800288e <HAL_TIM_PWM_Init>
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d001      	beq.n	8007cdc <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8007cd8:	f7ff fbfc 	bl	80074d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8007ce4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007ce8:	4619      	mov	r1, r3
 8007cea:	4820      	ldr	r0, [pc, #128]	; (8007d6c <MX_TIM8_Init+0xfc>)
 8007cec:	f7fb fc0b 	bl	8003506 <HAL_TIMEx_MasterConfigSynchronization>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d001      	beq.n	8007cfa <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8007cf6:	f7ff fbed 	bl	80074d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007cfa:	2360      	movs	r3, #96	; 0x60
 8007cfc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 50;
 8007cfe:	2332      	movs	r3, #50	; 0x32
 8007d00:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007d02:	2300      	movs	r3, #0
 8007d04:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007d06:	2300      	movs	r3, #0
 8007d08:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007d0e:	2300      	movs	r3, #0
 8007d10:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8007d12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007d16:	220c      	movs	r2, #12
 8007d18:	4619      	mov	r1, r3
 8007d1a:	4814      	ldr	r0, [pc, #80]	; (8007d6c <MX_TIM8_Init+0xfc>)
 8007d1c:	f7fb f890 	bl	8002e40 <HAL_TIM_PWM_ConfigChannel>
 8007d20:	4603      	mov	r3, r0
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d001      	beq.n	8007d2a <MX_TIM8_Init+0xba>
  {
    Error_Handler();
 8007d26:	f7ff fbd5 	bl	80074d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007d32:	2300      	movs	r3, #0
 8007d34:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007d36:	2300      	movs	r3, #0
 8007d38:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007d3e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007d42:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8007d44:	2300      	movs	r3, #0
 8007d46:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8007d48:	1d3b      	adds	r3, r7, #4
 8007d4a:	4619      	mov	r1, r3
 8007d4c:	4807      	ldr	r0, [pc, #28]	; (8007d6c <MX_TIM8_Init+0xfc>)
 8007d4e:	f7fb fc1f 	bl	8003590 <HAL_TIMEx_ConfigBreakDeadTime>
 8007d52:	4603      	mov	r3, r0
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d001      	beq.n	8007d5c <MX_TIM8_Init+0xec>
  {
    Error_Handler();
 8007d58:	f7ff fbbc 	bl	80074d4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8007d5c:	4803      	ldr	r0, [pc, #12]	; (8007d6c <MX_TIM8_Init+0xfc>)
 8007d5e:	f000 f95f 	bl	8008020 <HAL_TIM_MspPostInit>

}
 8007d62:	bf00      	nop
 8007d64:	3748      	adds	r7, #72	; 0x48
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}
 8007d6a:	bf00      	nop
 8007d6c:	2000079c 	.word	0x2000079c
 8007d70:	40010400 	.word	0x40010400

08007d74 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b088      	sub	sp, #32
 8007d78:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007d7a:	1d3b      	adds	r3, r7, #4
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	601a      	str	r2, [r3, #0]
 8007d80:	605a      	str	r2, [r3, #4]
 8007d82:	609a      	str	r2, [r3, #8]
 8007d84:	60da      	str	r2, [r3, #12]
 8007d86:	611a      	str	r2, [r3, #16]
 8007d88:	615a      	str	r2, [r3, #20]
 8007d8a:	619a      	str	r2, [r3, #24]

  htim11.Instance = TIM11;
 8007d8c:	4b1e      	ldr	r3, [pc, #120]	; (8007e08 <MX_TIM11_Init+0x94>)
 8007d8e:	4a1f      	ldr	r2, [pc, #124]	; (8007e0c <MX_TIM11_Init+0x98>)
 8007d90:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8007d92:	4b1d      	ldr	r3, [pc, #116]	; (8007e08 <MX_TIM11_Init+0x94>)
 8007d94:	2200      	movs	r2, #0
 8007d96:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007d98:	4b1b      	ldr	r3, [pc, #108]	; (8007e08 <MX_TIM11_Init+0x94>)
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1000;
 8007d9e:	4b1a      	ldr	r3, [pc, #104]	; (8007e08 <MX_TIM11_Init+0x94>)
 8007da0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007da4:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007da6:	4b18      	ldr	r3, [pc, #96]	; (8007e08 <MX_TIM11_Init+0x94>)
 8007da8:	2200      	movs	r2, #0
 8007daa:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007dac:	4b16      	ldr	r3, [pc, #88]	; (8007e08 <MX_TIM11_Init+0x94>)
 8007dae:	2200      	movs	r2, #0
 8007db0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8007db2:	4815      	ldr	r0, [pc, #84]	; (8007e08 <MX_TIM11_Init+0x94>)
 8007db4:	f7fa fd40 	bl	8002838 <HAL_TIM_Base_Init>
 8007db8:	4603      	mov	r3, r0
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d001      	beq.n	8007dc2 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8007dbe:	f7ff fb89 	bl	80074d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8007dc2:	4811      	ldr	r0, [pc, #68]	; (8007e08 <MX_TIM11_Init+0x94>)
 8007dc4:	f7fa fd63 	bl	800288e <HAL_TIM_PWM_Init>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d001      	beq.n	8007dd2 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8007dce:	f7ff fb81 	bl	80074d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007dd2:	2360      	movs	r3, #96	; 0x60
 8007dd4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007dde:	2300      	movs	r3, #0
 8007de0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007de2:	1d3b      	adds	r3, r7, #4
 8007de4:	2200      	movs	r2, #0
 8007de6:	4619      	mov	r1, r3
 8007de8:	4807      	ldr	r0, [pc, #28]	; (8007e08 <MX_TIM11_Init+0x94>)
 8007dea:	f7fb f829 	bl	8002e40 <HAL_TIM_PWM_ConfigChannel>
 8007dee:	4603      	mov	r3, r0
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d001      	beq.n	8007df8 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8007df4:	f7ff fb6e 	bl	80074d4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim11);
 8007df8:	4803      	ldr	r0, [pc, #12]	; (8007e08 <MX_TIM11_Init+0x94>)
 8007dfa:	f000 f911 	bl	8008020 <HAL_TIM_MspPostInit>

}
 8007dfe:	bf00      	nop
 8007e00:	3720      	adds	r7, #32
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	2000085c 	.word	0x2000085c
 8007e0c:	40014800 	.word	0x40014800

08007e10 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b087      	sub	sp, #28
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4a1f      	ldr	r2, [pc, #124]	; (8007e9c <HAL_TIM_PWM_MspInit+0x8c>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d10e      	bne.n	8007e40 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007e22:	2300      	movs	r3, #0
 8007e24:	617b      	str	r3, [r7, #20]
 8007e26:	4b1e      	ldr	r3, [pc, #120]	; (8007ea0 <HAL_TIM_PWM_MspInit+0x90>)
 8007e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e2a:	4a1d      	ldr	r2, [pc, #116]	; (8007ea0 <HAL_TIM_PWM_MspInit+0x90>)
 8007e2c:	f043 0301 	orr.w	r3, r3, #1
 8007e30:	6453      	str	r3, [r2, #68]	; 0x44
 8007e32:	4b1b      	ldr	r3, [pc, #108]	; (8007ea0 <HAL_TIM_PWM_MspInit+0x90>)
 8007e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e36:	f003 0301 	and.w	r3, r3, #1
 8007e3a:	617b      	str	r3, [r7, #20]
 8007e3c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8007e3e:	e026      	b.n	8007e8e <HAL_TIM_PWM_MspInit+0x7e>
  else if(tim_pwmHandle->Instance==TIM2)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e48:	d10e      	bne.n	8007e68 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	613b      	str	r3, [r7, #16]
 8007e4e:	4b14      	ldr	r3, [pc, #80]	; (8007ea0 <HAL_TIM_PWM_MspInit+0x90>)
 8007e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e52:	4a13      	ldr	r2, [pc, #76]	; (8007ea0 <HAL_TIM_PWM_MspInit+0x90>)
 8007e54:	f043 0301 	orr.w	r3, r3, #1
 8007e58:	6413      	str	r3, [r2, #64]	; 0x40
 8007e5a:	4b11      	ldr	r3, [pc, #68]	; (8007ea0 <HAL_TIM_PWM_MspInit+0x90>)
 8007e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e5e:	f003 0301 	and.w	r3, r3, #1
 8007e62:	613b      	str	r3, [r7, #16]
 8007e64:	693b      	ldr	r3, [r7, #16]
}
 8007e66:	e012      	b.n	8007e8e <HAL_TIM_PWM_MspInit+0x7e>
  else if(tim_pwmHandle->Instance==TIM8)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4a0d      	ldr	r2, [pc, #52]	; (8007ea4 <HAL_TIM_PWM_MspInit+0x94>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d10d      	bne.n	8007e8e <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8007e72:	2300      	movs	r3, #0
 8007e74:	60fb      	str	r3, [r7, #12]
 8007e76:	4b0a      	ldr	r3, [pc, #40]	; (8007ea0 <HAL_TIM_PWM_MspInit+0x90>)
 8007e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e7a:	4a09      	ldr	r2, [pc, #36]	; (8007ea0 <HAL_TIM_PWM_MspInit+0x90>)
 8007e7c:	f043 0302 	orr.w	r3, r3, #2
 8007e80:	6453      	str	r3, [r2, #68]	; 0x44
 8007e82:	4b07      	ldr	r3, [pc, #28]	; (8007ea0 <HAL_TIM_PWM_MspInit+0x90>)
 8007e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e86:	f003 0302 	and.w	r3, r3, #2
 8007e8a:	60fb      	str	r3, [r7, #12]
 8007e8c:	68fb      	ldr	r3, [r7, #12]
}
 8007e8e:	bf00      	nop
 8007e90:	371c      	adds	r7, #28
 8007e92:	46bd      	mov	sp, r7
 8007e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e98:	4770      	bx	lr
 8007e9a:	bf00      	nop
 8007e9c:	40010000 	.word	0x40010000
 8007ea0:	40023800 	.word	0x40023800
 8007ea4:	40010400 	.word	0x40010400

08007ea8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b08c      	sub	sp, #48	; 0x30
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007eb0:	f107 031c 	add.w	r3, r7, #28
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	601a      	str	r2, [r3, #0]
 8007eb8:	605a      	str	r2, [r3, #4]
 8007eba:	609a      	str	r2, [r3, #8]
 8007ebc:	60da      	str	r2, [r3, #12]
 8007ebe:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	4a32      	ldr	r2, [pc, #200]	; (8007f90 <HAL_TIM_Encoder_MspInit+0xe8>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d12c      	bne.n	8007f24 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007eca:	2300      	movs	r3, #0
 8007ecc:	61bb      	str	r3, [r7, #24]
 8007ece:	4b31      	ldr	r3, [pc, #196]	; (8007f94 <HAL_TIM_Encoder_MspInit+0xec>)
 8007ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ed2:	4a30      	ldr	r2, [pc, #192]	; (8007f94 <HAL_TIM_Encoder_MspInit+0xec>)
 8007ed4:	f043 0302 	orr.w	r3, r3, #2
 8007ed8:	6413      	str	r3, [r2, #64]	; 0x40
 8007eda:	4b2e      	ldr	r3, [pc, #184]	; (8007f94 <HAL_TIM_Encoder_MspInit+0xec>)
 8007edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ede:	f003 0302 	and.w	r3, r3, #2
 8007ee2:	61bb      	str	r3, [r7, #24]
 8007ee4:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	617b      	str	r3, [r7, #20]
 8007eea:	4b2a      	ldr	r3, [pc, #168]	; (8007f94 <HAL_TIM_Encoder_MspInit+0xec>)
 8007eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007eee:	4a29      	ldr	r2, [pc, #164]	; (8007f94 <HAL_TIM_Encoder_MspInit+0xec>)
 8007ef0:	f043 0304 	orr.w	r3, r3, #4
 8007ef4:	6313      	str	r3, [r2, #48]	; 0x30
 8007ef6:	4b27      	ldr	r3, [pc, #156]	; (8007f94 <HAL_TIM_Encoder_MspInit+0xec>)
 8007ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007efa:	f003 0304 	and.w	r3, r3, #4
 8007efe:	617b      	str	r3, [r7, #20]
 8007f00:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration    
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = ENCODER_L_CH__Pin|ENCODER_L_CH2_Pin;
 8007f02:	23c0      	movs	r3, #192	; 0xc0
 8007f04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f06:	2302      	movs	r3, #2
 8007f08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f0e:	2300      	movs	r3, #0
 8007f10:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007f12:	2302      	movs	r3, #2
 8007f14:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007f16:	f107 031c 	add.w	r3, r7, #28
 8007f1a:	4619      	mov	r1, r3
 8007f1c:	481e      	ldr	r0, [pc, #120]	; (8007f98 <HAL_TIM_Encoder_MspInit+0xf0>)
 8007f1e:	f7f9 fc1b 	bl	8001758 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8007f22:	e030      	b.n	8007f86 <HAL_TIM_Encoder_MspInit+0xde>
  else if(tim_encoderHandle->Instance==TIM4)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a1c      	ldr	r2, [pc, #112]	; (8007f9c <HAL_TIM_Encoder_MspInit+0xf4>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d12b      	bne.n	8007f86 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007f2e:	2300      	movs	r3, #0
 8007f30:	613b      	str	r3, [r7, #16]
 8007f32:	4b18      	ldr	r3, [pc, #96]	; (8007f94 <HAL_TIM_Encoder_MspInit+0xec>)
 8007f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f36:	4a17      	ldr	r2, [pc, #92]	; (8007f94 <HAL_TIM_Encoder_MspInit+0xec>)
 8007f38:	f043 0304 	orr.w	r3, r3, #4
 8007f3c:	6413      	str	r3, [r2, #64]	; 0x40
 8007f3e:	4b15      	ldr	r3, [pc, #84]	; (8007f94 <HAL_TIM_Encoder_MspInit+0xec>)
 8007f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f42:	f003 0304 	and.w	r3, r3, #4
 8007f46:	613b      	str	r3, [r7, #16]
 8007f48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	60fb      	str	r3, [r7, #12]
 8007f4e:	4b11      	ldr	r3, [pc, #68]	; (8007f94 <HAL_TIM_Encoder_MspInit+0xec>)
 8007f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f52:	4a10      	ldr	r2, [pc, #64]	; (8007f94 <HAL_TIM_Encoder_MspInit+0xec>)
 8007f54:	f043 0302 	orr.w	r3, r3, #2
 8007f58:	6313      	str	r3, [r2, #48]	; 0x30
 8007f5a:	4b0e      	ldr	r3, [pc, #56]	; (8007f94 <HAL_TIM_Encoder_MspInit+0xec>)
 8007f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f5e:	f003 0302 	and.w	r3, r3, #2
 8007f62:	60fb      	str	r3, [r7, #12]
 8007f64:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCODER_R_CH1_Pin|ENCODER_R_CH2_Pin;
 8007f66:	23c0      	movs	r3, #192	; 0xc0
 8007f68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f6a:	2302      	movs	r3, #2
 8007f6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f72:	2300      	movs	r3, #0
 8007f74:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8007f76:	2302      	movs	r3, #2
 8007f78:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007f7a:	f107 031c 	add.w	r3, r7, #28
 8007f7e:	4619      	mov	r1, r3
 8007f80:	4807      	ldr	r0, [pc, #28]	; (8007fa0 <HAL_TIM_Encoder_MspInit+0xf8>)
 8007f82:	f7f9 fbe9 	bl	8001758 <HAL_GPIO_Init>
}
 8007f86:	bf00      	nop
 8007f88:	3730      	adds	r7, #48	; 0x30
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}
 8007f8e:	bf00      	nop
 8007f90:	40000400 	.word	0x40000400
 8007f94:	40023800 	.word	0x40023800
 8007f98:	40020800 	.word	0x40020800
 8007f9c:	40000800 	.word	0x40000800
 8007fa0:	40020400 	.word	0x40020400

08007fa4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b084      	sub	sp, #16
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a18      	ldr	r2, [pc, #96]	; (8008014 <HAL_TIM_Base_MspInit+0x70>)
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d116      	bne.n	8007fe4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	60fb      	str	r3, [r7, #12]
 8007fba:	4b17      	ldr	r3, [pc, #92]	; (8008018 <HAL_TIM_Base_MspInit+0x74>)
 8007fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fbe:	4a16      	ldr	r2, [pc, #88]	; (8008018 <HAL_TIM_Base_MspInit+0x74>)
 8007fc0:	f043 0310 	orr.w	r3, r3, #16
 8007fc4:	6413      	str	r3, [r2, #64]	; 0x40
 8007fc6:	4b14      	ldr	r3, [pc, #80]	; (8008018 <HAL_TIM_Base_MspInit+0x74>)
 8007fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fca:	f003 0310 	and.w	r3, r3, #16
 8007fce:	60fb      	str	r3, [r7, #12]
 8007fd0:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	2100      	movs	r1, #0
 8007fd6:	2036      	movs	r0, #54	; 0x36
 8007fd8:	f7f9 fb87 	bl	80016ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007fdc:	2036      	movs	r0, #54	; 0x36
 8007fde:	f7f9 fba0 	bl	8001722 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM11_CLK_ENABLE();
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8007fe2:	e012      	b.n	800800a <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM11)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a0c      	ldr	r2, [pc, #48]	; (800801c <HAL_TIM_Base_MspInit+0x78>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d10d      	bne.n	800800a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8007fee:	2300      	movs	r3, #0
 8007ff0:	60bb      	str	r3, [r7, #8]
 8007ff2:	4b09      	ldr	r3, [pc, #36]	; (8008018 <HAL_TIM_Base_MspInit+0x74>)
 8007ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ff6:	4a08      	ldr	r2, [pc, #32]	; (8008018 <HAL_TIM_Base_MspInit+0x74>)
 8007ff8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007ffc:	6453      	str	r3, [r2, #68]	; 0x44
 8007ffe:	4b06      	ldr	r3, [pc, #24]	; (8008018 <HAL_TIM_Base_MspInit+0x74>)
 8008000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008002:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008006:	60bb      	str	r3, [r7, #8]
 8008008:	68bb      	ldr	r3, [r7, #8]
}
 800800a:	bf00      	nop
 800800c:	3710      	adds	r7, #16
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}
 8008012:	bf00      	nop
 8008014:	40001000 	.word	0x40001000
 8008018:	40023800 	.word	0x40023800
 800801c:	40014800 	.word	0x40014800

08008020 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b08c      	sub	sp, #48	; 0x30
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008028:	f107 031c 	add.w	r3, r7, #28
 800802c:	2200      	movs	r2, #0
 800802e:	601a      	str	r2, [r3, #0]
 8008030:	605a      	str	r2, [r3, #4]
 8008032:	609a      	str	r2, [r3, #8]
 8008034:	60da      	str	r2, [r3, #12]
 8008036:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	4a49      	ldr	r2, [pc, #292]	; (8008164 <HAL_TIM_MspPostInit+0x144>)
 800803e:	4293      	cmp	r3, r2
 8008040:	d11f      	bne.n	8008082 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008042:	2300      	movs	r3, #0
 8008044:	61bb      	str	r3, [r7, #24]
 8008046:	4b48      	ldr	r3, [pc, #288]	; (8008168 <HAL_TIM_MspPostInit+0x148>)
 8008048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800804a:	4a47      	ldr	r2, [pc, #284]	; (8008168 <HAL_TIM_MspPostInit+0x148>)
 800804c:	f043 0301 	orr.w	r3, r3, #1
 8008050:	6313      	str	r3, [r2, #48]	; 0x30
 8008052:	4b45      	ldr	r3, [pc, #276]	; (8008168 <HAL_TIM_MspPostInit+0x148>)
 8008054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008056:	f003 0301 	and.w	r3, r3, #1
 800805a:	61bb      	str	r3, [r7, #24]
 800805c:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = MOTOR_L_PWM_Pin;
 800805e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008062:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008064:	2302      	movs	r3, #2
 8008066:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008068:	2300      	movs	r3, #0
 800806a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800806c:	2300      	movs	r3, #0
 800806e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8008070:	2301      	movs	r3, #1
 8008072:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MOTOR_L_PWM_GPIO_Port, &GPIO_InitStruct);
 8008074:	f107 031c 	add.w	r3, r7, #28
 8008078:	4619      	mov	r1, r3
 800807a:	483c      	ldr	r0, [pc, #240]	; (800816c <HAL_TIM_MspPostInit+0x14c>)
 800807c:	f7f9 fb6c 	bl	8001758 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8008080:	e06c      	b.n	800815c <HAL_TIM_MspPostInit+0x13c>
  else if(timHandle->Instance==TIM2)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800808a:	d11e      	bne.n	80080ca <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800808c:	2300      	movs	r3, #0
 800808e:	617b      	str	r3, [r7, #20]
 8008090:	4b35      	ldr	r3, [pc, #212]	; (8008168 <HAL_TIM_MspPostInit+0x148>)
 8008092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008094:	4a34      	ldr	r2, [pc, #208]	; (8008168 <HAL_TIM_MspPostInit+0x148>)
 8008096:	f043 0302 	orr.w	r3, r3, #2
 800809a:	6313      	str	r3, [r2, #48]	; 0x30
 800809c:	4b32      	ldr	r3, [pc, #200]	; (8008168 <HAL_TIM_MspPostInit+0x148>)
 800809e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080a0:	f003 0302 	and.w	r3, r3, #2
 80080a4:	617b      	str	r3, [r7, #20]
 80080a6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MOTOR_R_PWM_Pin;
 80080a8:	2308      	movs	r3, #8
 80080aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80080ac:	2302      	movs	r3, #2
 80080ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80080b0:	2300      	movs	r3, #0
 80080b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80080b4:	2300      	movs	r3, #0
 80080b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80080b8:	2301      	movs	r3, #1
 80080ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MOTOR_R_PWM_GPIO_Port, &GPIO_InitStruct);
 80080bc:	f107 031c 	add.w	r3, r7, #28
 80080c0:	4619      	mov	r1, r3
 80080c2:	482b      	ldr	r0, [pc, #172]	; (8008170 <HAL_TIM_MspPostInit+0x150>)
 80080c4:	f7f9 fb48 	bl	8001758 <HAL_GPIO_Init>
}
 80080c8:	e048      	b.n	800815c <HAL_TIM_MspPostInit+0x13c>
  else if(timHandle->Instance==TIM8)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4a29      	ldr	r2, [pc, #164]	; (8008174 <HAL_TIM_MspPostInit+0x154>)
 80080d0:	4293      	cmp	r3, r2
 80080d2:	d11f      	bne.n	8008114 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80080d4:	2300      	movs	r3, #0
 80080d6:	613b      	str	r3, [r7, #16]
 80080d8:	4b23      	ldr	r3, [pc, #140]	; (8008168 <HAL_TIM_MspPostInit+0x148>)
 80080da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080dc:	4a22      	ldr	r2, [pc, #136]	; (8008168 <HAL_TIM_MspPostInit+0x148>)
 80080de:	f043 0304 	orr.w	r3, r3, #4
 80080e2:	6313      	str	r3, [r2, #48]	; 0x30
 80080e4:	4b20      	ldr	r3, [pc, #128]	; (8008168 <HAL_TIM_MspPostInit+0x148>)
 80080e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080e8:	f003 0304 	and.w	r3, r3, #4
 80080ec:	613b      	str	r3, [r7, #16]
 80080ee:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 80080f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80080f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80080f6:	2302      	movs	r3, #2
 80080f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80080fa:	2300      	movs	r3, #0
 80080fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80080fe:	2300      	movs	r3, #0
 8008100:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8008102:	2303      	movs	r3, #3
 8008104:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8008106:	f107 031c 	add.w	r3, r7, #28
 800810a:	4619      	mov	r1, r3
 800810c:	481a      	ldr	r0, [pc, #104]	; (8008178 <HAL_TIM_MspPostInit+0x158>)
 800810e:	f7f9 fb23 	bl	8001758 <HAL_GPIO_Init>
}
 8008112:	e023      	b.n	800815c <HAL_TIM_MspPostInit+0x13c>
  else if(timHandle->Instance==TIM11)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a18      	ldr	r2, [pc, #96]	; (800817c <HAL_TIM_MspPostInit+0x15c>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d11e      	bne.n	800815c <HAL_TIM_MspPostInit+0x13c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800811e:	2300      	movs	r3, #0
 8008120:	60fb      	str	r3, [r7, #12]
 8008122:	4b11      	ldr	r3, [pc, #68]	; (8008168 <HAL_TIM_MspPostInit+0x148>)
 8008124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008126:	4a10      	ldr	r2, [pc, #64]	; (8008168 <HAL_TIM_MspPostInit+0x148>)
 8008128:	f043 0302 	orr.w	r3, r3, #2
 800812c:	6313      	str	r3, [r2, #48]	; 0x30
 800812e:	4b0e      	ldr	r3, [pc, #56]	; (8008168 <HAL_TIM_MspPostInit+0x148>)
 8008130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008132:	f003 0302 	and.w	r3, r3, #2
 8008136:	60fb      	str	r3, [r7, #12]
 8008138:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FUN_Pin;
 800813a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800813e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008140:	2302      	movs	r3, #2
 8008142:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008144:	2300      	movs	r3, #0
 8008146:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008148:	2300      	movs	r3, #0
 800814a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 800814c:	2303      	movs	r3, #3
 800814e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(FUN_GPIO_Port, &GPIO_InitStruct);
 8008150:	f107 031c 	add.w	r3, r7, #28
 8008154:	4619      	mov	r1, r3
 8008156:	4806      	ldr	r0, [pc, #24]	; (8008170 <HAL_TIM_MspPostInit+0x150>)
 8008158:	f7f9 fafe 	bl	8001758 <HAL_GPIO_Init>
}
 800815c:	bf00      	nop
 800815e:	3730      	adds	r7, #48	; 0x30
 8008160:	46bd      	mov	sp, r7
 8008162:	bd80      	pop	{r7, pc}
 8008164:	40010000 	.word	0x40010000
 8008168:	40023800 	.word	0x40023800
 800816c:	40020000 	.word	0x40020000
 8008170:	40020400 	.word	0x40020400
 8008174:	40010400 	.word	0x40010400
 8008178:	40020800 	.word	0x40020800
 800817c:	40014800 	.word	0x40014800

08008180 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8008180:	b580      	push	{r7, lr}
 8008182:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8008184:	4b11      	ldr	r3, [pc, #68]	; (80081cc <MX_USART1_UART_Init+0x4c>)
 8008186:	4a12      	ldr	r2, [pc, #72]	; (80081d0 <MX_USART1_UART_Init+0x50>)
 8008188:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800818a:	4b10      	ldr	r3, [pc, #64]	; (80081cc <MX_USART1_UART_Init+0x4c>)
 800818c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008190:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8008192:	4b0e      	ldr	r3, [pc, #56]	; (80081cc <MX_USART1_UART_Init+0x4c>)
 8008194:	2200      	movs	r2, #0
 8008196:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008198:	4b0c      	ldr	r3, [pc, #48]	; (80081cc <MX_USART1_UART_Init+0x4c>)
 800819a:	2200      	movs	r2, #0
 800819c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800819e:	4b0b      	ldr	r3, [pc, #44]	; (80081cc <MX_USART1_UART_Init+0x4c>)
 80081a0:	2200      	movs	r2, #0
 80081a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80081a4:	4b09      	ldr	r3, [pc, #36]	; (80081cc <MX_USART1_UART_Init+0x4c>)
 80081a6:	220c      	movs	r2, #12
 80081a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80081aa:	4b08      	ldr	r3, [pc, #32]	; (80081cc <MX_USART1_UART_Init+0x4c>)
 80081ac:	2200      	movs	r2, #0
 80081ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80081b0:	4b06      	ldr	r3, [pc, #24]	; (80081cc <MX_USART1_UART_Init+0x4c>)
 80081b2:	2200      	movs	r2, #0
 80081b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80081b6:	4805      	ldr	r0, [pc, #20]	; (80081cc <MX_USART1_UART_Init+0x4c>)
 80081b8:	f7fb fa50 	bl	800365c <HAL_UART_Init>
 80081bc:	4603      	mov	r3, r0
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d001      	beq.n	80081c6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80081c2:	f7ff f987 	bl	80074d4 <Error_Handler>
  }

}
 80081c6:	bf00      	nop
 80081c8:	bd80      	pop	{r7, pc}
 80081ca:	bf00      	nop
 80081cc:	2000095c 	.word	0x2000095c
 80081d0:	40011000 	.word	0x40011000

080081d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b08a      	sub	sp, #40	; 0x28
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081dc:	f107 0314 	add.w	r3, r7, #20
 80081e0:	2200      	movs	r2, #0
 80081e2:	601a      	str	r2, [r3, #0]
 80081e4:	605a      	str	r2, [r3, #4]
 80081e6:	609a      	str	r2, [r3, #8]
 80081e8:	60da      	str	r2, [r3, #12]
 80081ea:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	4a19      	ldr	r2, [pc, #100]	; (8008258 <HAL_UART_MspInit+0x84>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d12c      	bne.n	8008250 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80081f6:	2300      	movs	r3, #0
 80081f8:	613b      	str	r3, [r7, #16]
 80081fa:	4b18      	ldr	r3, [pc, #96]	; (800825c <HAL_UART_MspInit+0x88>)
 80081fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081fe:	4a17      	ldr	r2, [pc, #92]	; (800825c <HAL_UART_MspInit+0x88>)
 8008200:	f043 0310 	orr.w	r3, r3, #16
 8008204:	6453      	str	r3, [r2, #68]	; 0x44
 8008206:	4b15      	ldr	r3, [pc, #84]	; (800825c <HAL_UART_MspInit+0x88>)
 8008208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800820a:	f003 0310 	and.w	r3, r3, #16
 800820e:	613b      	str	r3, [r7, #16]
 8008210:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008212:	2300      	movs	r3, #0
 8008214:	60fb      	str	r3, [r7, #12]
 8008216:	4b11      	ldr	r3, [pc, #68]	; (800825c <HAL_UART_MspInit+0x88>)
 8008218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800821a:	4a10      	ldr	r2, [pc, #64]	; (800825c <HAL_UART_MspInit+0x88>)
 800821c:	f043 0301 	orr.w	r3, r3, #1
 8008220:	6313      	str	r3, [r2, #48]	; 0x30
 8008222:	4b0e      	ldr	r3, [pc, #56]	; (800825c <HAL_UART_MspInit+0x88>)
 8008224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008226:	f003 0301 	and.w	r3, r3, #1
 800822a:	60fb      	str	r3, [r7, #12]
 800822c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800822e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8008232:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008234:	2302      	movs	r3, #2
 8008236:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008238:	2301      	movs	r3, #1
 800823a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800823c:	2303      	movs	r3, #3
 800823e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008240:	2307      	movs	r3, #7
 8008242:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008244:	f107 0314 	add.w	r3, r7, #20
 8008248:	4619      	mov	r1, r3
 800824a:	4805      	ldr	r0, [pc, #20]	; (8008260 <HAL_UART_MspInit+0x8c>)
 800824c:	f7f9 fa84 	bl	8001758 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8008250:	bf00      	nop
 8008252:	3728      	adds	r7, #40	; 0x28
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}
 8008258:	40011000 	.word	0x40011000
 800825c:	40023800 	.word	0x40023800
 8008260:	40020000 	.word	0x40020000

08008264 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8008264:	f8df d034 	ldr.w	sp, [pc, #52]	; 800829c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8008268:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800826a:	e003      	b.n	8008274 <LoopCopyDataInit>

0800826c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800826c:	4b0c      	ldr	r3, [pc, #48]	; (80082a0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800826e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008270:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8008272:	3104      	adds	r1, #4

08008274 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008274:	480b      	ldr	r0, [pc, #44]	; (80082a4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8008276:	4b0c      	ldr	r3, [pc, #48]	; (80082a8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008278:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800827a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800827c:	d3f6      	bcc.n	800826c <CopyDataInit>
  ldr  r2, =_sbss
 800827e:	4a0b      	ldr	r2, [pc, #44]	; (80082ac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8008280:	e002      	b.n	8008288 <LoopFillZerobss>

08008282 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8008282:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8008284:	f842 3b04 	str.w	r3, [r2], #4

08008288 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008288:	4b09      	ldr	r3, [pc, #36]	; (80082b0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800828a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800828c:	d3f9      	bcc.n	8008282 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800828e:	f7ff fafd 	bl	800788c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008292:	f000 f817 	bl	80082c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008296:	f7ff f885 	bl	80073a4 <main>
  bx  lr    
 800829a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800829c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80082a0:	0800afd0 	.word	0x0800afd0
  ldr  r0, =_sdata
 80082a4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80082a8:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 80082ac:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 80082b0:	200009a0 	.word	0x200009a0

080082b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80082b4:	e7fe      	b.n	80082b4 <ADC_IRQHandler>
	...

080082b8 <__errno>:
 80082b8:	4b01      	ldr	r3, [pc, #4]	; (80082c0 <__errno+0x8>)
 80082ba:	6818      	ldr	r0, [r3, #0]
 80082bc:	4770      	bx	lr
 80082be:	bf00      	nop
 80082c0:	2000000c 	.word	0x2000000c

080082c4 <__libc_init_array>:
 80082c4:	b570      	push	{r4, r5, r6, lr}
 80082c6:	4e0d      	ldr	r6, [pc, #52]	; (80082fc <__libc_init_array+0x38>)
 80082c8:	4c0d      	ldr	r4, [pc, #52]	; (8008300 <__libc_init_array+0x3c>)
 80082ca:	1ba4      	subs	r4, r4, r6
 80082cc:	10a4      	asrs	r4, r4, #2
 80082ce:	2500      	movs	r5, #0
 80082d0:	42a5      	cmp	r5, r4
 80082d2:	d109      	bne.n	80082e8 <__libc_init_array+0x24>
 80082d4:	4e0b      	ldr	r6, [pc, #44]	; (8008304 <__libc_init_array+0x40>)
 80082d6:	4c0c      	ldr	r4, [pc, #48]	; (8008308 <__libc_init_array+0x44>)
 80082d8:	f002 fc60 	bl	800ab9c <_init>
 80082dc:	1ba4      	subs	r4, r4, r6
 80082de:	10a4      	asrs	r4, r4, #2
 80082e0:	2500      	movs	r5, #0
 80082e2:	42a5      	cmp	r5, r4
 80082e4:	d105      	bne.n	80082f2 <__libc_init_array+0x2e>
 80082e6:	bd70      	pop	{r4, r5, r6, pc}
 80082e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80082ec:	4798      	blx	r3
 80082ee:	3501      	adds	r5, #1
 80082f0:	e7ee      	b.n	80082d0 <__libc_init_array+0xc>
 80082f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80082f6:	4798      	blx	r3
 80082f8:	3501      	adds	r5, #1
 80082fa:	e7f2      	b.n	80082e2 <__libc_init_array+0x1e>
 80082fc:	0800afc8 	.word	0x0800afc8
 8008300:	0800afc8 	.word	0x0800afc8
 8008304:	0800afc8 	.word	0x0800afc8
 8008308:	0800afcc 	.word	0x0800afcc

0800830c <memset>:
 800830c:	4402      	add	r2, r0
 800830e:	4603      	mov	r3, r0
 8008310:	4293      	cmp	r3, r2
 8008312:	d100      	bne.n	8008316 <memset+0xa>
 8008314:	4770      	bx	lr
 8008316:	f803 1b01 	strb.w	r1, [r3], #1
 800831a:	e7f9      	b.n	8008310 <memset+0x4>

0800831c <__cvt>:
 800831c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008320:	ec55 4b10 	vmov	r4, r5, d0
 8008324:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8008326:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800832a:	2d00      	cmp	r5, #0
 800832c:	460e      	mov	r6, r1
 800832e:	4691      	mov	r9, r2
 8008330:	4619      	mov	r1, r3
 8008332:	bfb8      	it	lt
 8008334:	4622      	movlt	r2, r4
 8008336:	462b      	mov	r3, r5
 8008338:	f027 0720 	bic.w	r7, r7, #32
 800833c:	bfbb      	ittet	lt
 800833e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008342:	461d      	movlt	r5, r3
 8008344:	2300      	movge	r3, #0
 8008346:	232d      	movlt	r3, #45	; 0x2d
 8008348:	bfb8      	it	lt
 800834a:	4614      	movlt	r4, r2
 800834c:	2f46      	cmp	r7, #70	; 0x46
 800834e:	700b      	strb	r3, [r1, #0]
 8008350:	d004      	beq.n	800835c <__cvt+0x40>
 8008352:	2f45      	cmp	r7, #69	; 0x45
 8008354:	d100      	bne.n	8008358 <__cvt+0x3c>
 8008356:	3601      	adds	r6, #1
 8008358:	2102      	movs	r1, #2
 800835a:	e000      	b.n	800835e <__cvt+0x42>
 800835c:	2103      	movs	r1, #3
 800835e:	ab03      	add	r3, sp, #12
 8008360:	9301      	str	r3, [sp, #4]
 8008362:	ab02      	add	r3, sp, #8
 8008364:	9300      	str	r3, [sp, #0]
 8008366:	4632      	mov	r2, r6
 8008368:	4653      	mov	r3, sl
 800836a:	ec45 4b10 	vmov	d0, r4, r5
 800836e:	f000 feaf 	bl	80090d0 <_dtoa_r>
 8008372:	2f47      	cmp	r7, #71	; 0x47
 8008374:	4680      	mov	r8, r0
 8008376:	d102      	bne.n	800837e <__cvt+0x62>
 8008378:	f019 0f01 	tst.w	r9, #1
 800837c:	d026      	beq.n	80083cc <__cvt+0xb0>
 800837e:	2f46      	cmp	r7, #70	; 0x46
 8008380:	eb08 0906 	add.w	r9, r8, r6
 8008384:	d111      	bne.n	80083aa <__cvt+0x8e>
 8008386:	f898 3000 	ldrb.w	r3, [r8]
 800838a:	2b30      	cmp	r3, #48	; 0x30
 800838c:	d10a      	bne.n	80083a4 <__cvt+0x88>
 800838e:	2200      	movs	r2, #0
 8008390:	2300      	movs	r3, #0
 8008392:	4620      	mov	r0, r4
 8008394:	4629      	mov	r1, r5
 8008396:	f7f8 fb97 	bl	8000ac8 <__aeabi_dcmpeq>
 800839a:	b918      	cbnz	r0, 80083a4 <__cvt+0x88>
 800839c:	f1c6 0601 	rsb	r6, r6, #1
 80083a0:	f8ca 6000 	str.w	r6, [sl]
 80083a4:	f8da 3000 	ldr.w	r3, [sl]
 80083a8:	4499      	add	r9, r3
 80083aa:	2200      	movs	r2, #0
 80083ac:	2300      	movs	r3, #0
 80083ae:	4620      	mov	r0, r4
 80083b0:	4629      	mov	r1, r5
 80083b2:	f7f8 fb89 	bl	8000ac8 <__aeabi_dcmpeq>
 80083b6:	b938      	cbnz	r0, 80083c8 <__cvt+0xac>
 80083b8:	2230      	movs	r2, #48	; 0x30
 80083ba:	9b03      	ldr	r3, [sp, #12]
 80083bc:	454b      	cmp	r3, r9
 80083be:	d205      	bcs.n	80083cc <__cvt+0xb0>
 80083c0:	1c59      	adds	r1, r3, #1
 80083c2:	9103      	str	r1, [sp, #12]
 80083c4:	701a      	strb	r2, [r3, #0]
 80083c6:	e7f8      	b.n	80083ba <__cvt+0x9e>
 80083c8:	f8cd 900c 	str.w	r9, [sp, #12]
 80083cc:	9b03      	ldr	r3, [sp, #12]
 80083ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80083d0:	eba3 0308 	sub.w	r3, r3, r8
 80083d4:	4640      	mov	r0, r8
 80083d6:	6013      	str	r3, [r2, #0]
 80083d8:	b004      	add	sp, #16
 80083da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080083de <__exponent>:
 80083de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083e0:	2900      	cmp	r1, #0
 80083e2:	4604      	mov	r4, r0
 80083e4:	bfba      	itte	lt
 80083e6:	4249      	neglt	r1, r1
 80083e8:	232d      	movlt	r3, #45	; 0x2d
 80083ea:	232b      	movge	r3, #43	; 0x2b
 80083ec:	2909      	cmp	r1, #9
 80083ee:	f804 2b02 	strb.w	r2, [r4], #2
 80083f2:	7043      	strb	r3, [r0, #1]
 80083f4:	dd20      	ble.n	8008438 <__exponent+0x5a>
 80083f6:	f10d 0307 	add.w	r3, sp, #7
 80083fa:	461f      	mov	r7, r3
 80083fc:	260a      	movs	r6, #10
 80083fe:	fb91 f5f6 	sdiv	r5, r1, r6
 8008402:	fb06 1115 	mls	r1, r6, r5, r1
 8008406:	3130      	adds	r1, #48	; 0x30
 8008408:	2d09      	cmp	r5, #9
 800840a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800840e:	f103 32ff 	add.w	r2, r3, #4294967295
 8008412:	4629      	mov	r1, r5
 8008414:	dc09      	bgt.n	800842a <__exponent+0x4c>
 8008416:	3130      	adds	r1, #48	; 0x30
 8008418:	3b02      	subs	r3, #2
 800841a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800841e:	42bb      	cmp	r3, r7
 8008420:	4622      	mov	r2, r4
 8008422:	d304      	bcc.n	800842e <__exponent+0x50>
 8008424:	1a10      	subs	r0, r2, r0
 8008426:	b003      	add	sp, #12
 8008428:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800842a:	4613      	mov	r3, r2
 800842c:	e7e7      	b.n	80083fe <__exponent+0x20>
 800842e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008432:	f804 2b01 	strb.w	r2, [r4], #1
 8008436:	e7f2      	b.n	800841e <__exponent+0x40>
 8008438:	2330      	movs	r3, #48	; 0x30
 800843a:	4419      	add	r1, r3
 800843c:	7083      	strb	r3, [r0, #2]
 800843e:	1d02      	adds	r2, r0, #4
 8008440:	70c1      	strb	r1, [r0, #3]
 8008442:	e7ef      	b.n	8008424 <__exponent+0x46>

08008444 <_printf_float>:
 8008444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008448:	b08d      	sub	sp, #52	; 0x34
 800844a:	460c      	mov	r4, r1
 800844c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8008450:	4616      	mov	r6, r2
 8008452:	461f      	mov	r7, r3
 8008454:	4605      	mov	r5, r0
 8008456:	f001 fd6d 	bl	8009f34 <_localeconv_r>
 800845a:	6803      	ldr	r3, [r0, #0]
 800845c:	9304      	str	r3, [sp, #16]
 800845e:	4618      	mov	r0, r3
 8008460:	f7f7 feb6 	bl	80001d0 <strlen>
 8008464:	2300      	movs	r3, #0
 8008466:	930a      	str	r3, [sp, #40]	; 0x28
 8008468:	f8d8 3000 	ldr.w	r3, [r8]
 800846c:	9005      	str	r0, [sp, #20]
 800846e:	3307      	adds	r3, #7
 8008470:	f023 0307 	bic.w	r3, r3, #7
 8008474:	f103 0208 	add.w	r2, r3, #8
 8008478:	f894 a018 	ldrb.w	sl, [r4, #24]
 800847c:	f8d4 b000 	ldr.w	fp, [r4]
 8008480:	f8c8 2000 	str.w	r2, [r8]
 8008484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008488:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800848c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008490:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008494:	9307      	str	r3, [sp, #28]
 8008496:	f8cd 8018 	str.w	r8, [sp, #24]
 800849a:	f04f 32ff 	mov.w	r2, #4294967295
 800849e:	4ba7      	ldr	r3, [pc, #668]	; (800873c <_printf_float+0x2f8>)
 80084a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80084a4:	f7f8 fb42 	bl	8000b2c <__aeabi_dcmpun>
 80084a8:	bb70      	cbnz	r0, 8008508 <_printf_float+0xc4>
 80084aa:	f04f 32ff 	mov.w	r2, #4294967295
 80084ae:	4ba3      	ldr	r3, [pc, #652]	; (800873c <_printf_float+0x2f8>)
 80084b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80084b4:	f7f8 fb1c 	bl	8000af0 <__aeabi_dcmple>
 80084b8:	bb30      	cbnz	r0, 8008508 <_printf_float+0xc4>
 80084ba:	2200      	movs	r2, #0
 80084bc:	2300      	movs	r3, #0
 80084be:	4640      	mov	r0, r8
 80084c0:	4649      	mov	r1, r9
 80084c2:	f7f8 fb0b 	bl	8000adc <__aeabi_dcmplt>
 80084c6:	b110      	cbz	r0, 80084ce <_printf_float+0x8a>
 80084c8:	232d      	movs	r3, #45	; 0x2d
 80084ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084ce:	4a9c      	ldr	r2, [pc, #624]	; (8008740 <_printf_float+0x2fc>)
 80084d0:	4b9c      	ldr	r3, [pc, #624]	; (8008744 <_printf_float+0x300>)
 80084d2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80084d6:	bf8c      	ite	hi
 80084d8:	4690      	movhi	r8, r2
 80084da:	4698      	movls	r8, r3
 80084dc:	2303      	movs	r3, #3
 80084de:	f02b 0204 	bic.w	r2, fp, #4
 80084e2:	6123      	str	r3, [r4, #16]
 80084e4:	6022      	str	r2, [r4, #0]
 80084e6:	f04f 0900 	mov.w	r9, #0
 80084ea:	9700      	str	r7, [sp, #0]
 80084ec:	4633      	mov	r3, r6
 80084ee:	aa0b      	add	r2, sp, #44	; 0x2c
 80084f0:	4621      	mov	r1, r4
 80084f2:	4628      	mov	r0, r5
 80084f4:	f000 f9e6 	bl	80088c4 <_printf_common>
 80084f8:	3001      	adds	r0, #1
 80084fa:	f040 808d 	bne.w	8008618 <_printf_float+0x1d4>
 80084fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008502:	b00d      	add	sp, #52	; 0x34
 8008504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008508:	4642      	mov	r2, r8
 800850a:	464b      	mov	r3, r9
 800850c:	4640      	mov	r0, r8
 800850e:	4649      	mov	r1, r9
 8008510:	f7f8 fb0c 	bl	8000b2c <__aeabi_dcmpun>
 8008514:	b110      	cbz	r0, 800851c <_printf_float+0xd8>
 8008516:	4a8c      	ldr	r2, [pc, #560]	; (8008748 <_printf_float+0x304>)
 8008518:	4b8c      	ldr	r3, [pc, #560]	; (800874c <_printf_float+0x308>)
 800851a:	e7da      	b.n	80084d2 <_printf_float+0x8e>
 800851c:	6861      	ldr	r1, [r4, #4]
 800851e:	1c4b      	adds	r3, r1, #1
 8008520:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8008524:	a80a      	add	r0, sp, #40	; 0x28
 8008526:	d13e      	bne.n	80085a6 <_printf_float+0x162>
 8008528:	2306      	movs	r3, #6
 800852a:	6063      	str	r3, [r4, #4]
 800852c:	2300      	movs	r3, #0
 800852e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8008532:	ab09      	add	r3, sp, #36	; 0x24
 8008534:	9300      	str	r3, [sp, #0]
 8008536:	ec49 8b10 	vmov	d0, r8, r9
 800853a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800853e:	6022      	str	r2, [r4, #0]
 8008540:	f8cd a004 	str.w	sl, [sp, #4]
 8008544:	6861      	ldr	r1, [r4, #4]
 8008546:	4628      	mov	r0, r5
 8008548:	f7ff fee8 	bl	800831c <__cvt>
 800854c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8008550:	2b47      	cmp	r3, #71	; 0x47
 8008552:	4680      	mov	r8, r0
 8008554:	d109      	bne.n	800856a <_printf_float+0x126>
 8008556:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008558:	1cd8      	adds	r0, r3, #3
 800855a:	db02      	blt.n	8008562 <_printf_float+0x11e>
 800855c:	6862      	ldr	r2, [r4, #4]
 800855e:	4293      	cmp	r3, r2
 8008560:	dd47      	ble.n	80085f2 <_printf_float+0x1ae>
 8008562:	f1aa 0a02 	sub.w	sl, sl, #2
 8008566:	fa5f fa8a 	uxtb.w	sl, sl
 800856a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800856e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008570:	d824      	bhi.n	80085bc <_printf_float+0x178>
 8008572:	3901      	subs	r1, #1
 8008574:	4652      	mov	r2, sl
 8008576:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800857a:	9109      	str	r1, [sp, #36]	; 0x24
 800857c:	f7ff ff2f 	bl	80083de <__exponent>
 8008580:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008582:	1813      	adds	r3, r2, r0
 8008584:	2a01      	cmp	r2, #1
 8008586:	4681      	mov	r9, r0
 8008588:	6123      	str	r3, [r4, #16]
 800858a:	dc02      	bgt.n	8008592 <_printf_float+0x14e>
 800858c:	6822      	ldr	r2, [r4, #0]
 800858e:	07d1      	lsls	r1, r2, #31
 8008590:	d501      	bpl.n	8008596 <_printf_float+0x152>
 8008592:	3301      	adds	r3, #1
 8008594:	6123      	str	r3, [r4, #16]
 8008596:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800859a:	2b00      	cmp	r3, #0
 800859c:	d0a5      	beq.n	80084ea <_printf_float+0xa6>
 800859e:	232d      	movs	r3, #45	; 0x2d
 80085a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085a4:	e7a1      	b.n	80084ea <_printf_float+0xa6>
 80085a6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80085aa:	f000 8177 	beq.w	800889c <_printf_float+0x458>
 80085ae:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80085b2:	d1bb      	bne.n	800852c <_printf_float+0xe8>
 80085b4:	2900      	cmp	r1, #0
 80085b6:	d1b9      	bne.n	800852c <_printf_float+0xe8>
 80085b8:	2301      	movs	r3, #1
 80085ba:	e7b6      	b.n	800852a <_printf_float+0xe6>
 80085bc:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80085c0:	d119      	bne.n	80085f6 <_printf_float+0x1b2>
 80085c2:	2900      	cmp	r1, #0
 80085c4:	6863      	ldr	r3, [r4, #4]
 80085c6:	dd0c      	ble.n	80085e2 <_printf_float+0x19e>
 80085c8:	6121      	str	r1, [r4, #16]
 80085ca:	b913      	cbnz	r3, 80085d2 <_printf_float+0x18e>
 80085cc:	6822      	ldr	r2, [r4, #0]
 80085ce:	07d2      	lsls	r2, r2, #31
 80085d0:	d502      	bpl.n	80085d8 <_printf_float+0x194>
 80085d2:	3301      	adds	r3, #1
 80085d4:	440b      	add	r3, r1
 80085d6:	6123      	str	r3, [r4, #16]
 80085d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085da:	65a3      	str	r3, [r4, #88]	; 0x58
 80085dc:	f04f 0900 	mov.w	r9, #0
 80085e0:	e7d9      	b.n	8008596 <_printf_float+0x152>
 80085e2:	b913      	cbnz	r3, 80085ea <_printf_float+0x1a6>
 80085e4:	6822      	ldr	r2, [r4, #0]
 80085e6:	07d0      	lsls	r0, r2, #31
 80085e8:	d501      	bpl.n	80085ee <_printf_float+0x1aa>
 80085ea:	3302      	adds	r3, #2
 80085ec:	e7f3      	b.n	80085d6 <_printf_float+0x192>
 80085ee:	2301      	movs	r3, #1
 80085f0:	e7f1      	b.n	80085d6 <_printf_float+0x192>
 80085f2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80085f6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80085fa:	4293      	cmp	r3, r2
 80085fc:	db05      	blt.n	800860a <_printf_float+0x1c6>
 80085fe:	6822      	ldr	r2, [r4, #0]
 8008600:	6123      	str	r3, [r4, #16]
 8008602:	07d1      	lsls	r1, r2, #31
 8008604:	d5e8      	bpl.n	80085d8 <_printf_float+0x194>
 8008606:	3301      	adds	r3, #1
 8008608:	e7e5      	b.n	80085d6 <_printf_float+0x192>
 800860a:	2b00      	cmp	r3, #0
 800860c:	bfd4      	ite	le
 800860e:	f1c3 0302 	rsble	r3, r3, #2
 8008612:	2301      	movgt	r3, #1
 8008614:	4413      	add	r3, r2
 8008616:	e7de      	b.n	80085d6 <_printf_float+0x192>
 8008618:	6823      	ldr	r3, [r4, #0]
 800861a:	055a      	lsls	r2, r3, #21
 800861c:	d407      	bmi.n	800862e <_printf_float+0x1ea>
 800861e:	6923      	ldr	r3, [r4, #16]
 8008620:	4642      	mov	r2, r8
 8008622:	4631      	mov	r1, r6
 8008624:	4628      	mov	r0, r5
 8008626:	47b8      	blx	r7
 8008628:	3001      	adds	r0, #1
 800862a:	d12b      	bne.n	8008684 <_printf_float+0x240>
 800862c:	e767      	b.n	80084fe <_printf_float+0xba>
 800862e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008632:	f240 80dc 	bls.w	80087ee <_printf_float+0x3aa>
 8008636:	2200      	movs	r2, #0
 8008638:	2300      	movs	r3, #0
 800863a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800863e:	f7f8 fa43 	bl	8000ac8 <__aeabi_dcmpeq>
 8008642:	2800      	cmp	r0, #0
 8008644:	d033      	beq.n	80086ae <_printf_float+0x26a>
 8008646:	2301      	movs	r3, #1
 8008648:	4a41      	ldr	r2, [pc, #260]	; (8008750 <_printf_float+0x30c>)
 800864a:	4631      	mov	r1, r6
 800864c:	4628      	mov	r0, r5
 800864e:	47b8      	blx	r7
 8008650:	3001      	adds	r0, #1
 8008652:	f43f af54 	beq.w	80084fe <_printf_float+0xba>
 8008656:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800865a:	429a      	cmp	r2, r3
 800865c:	db02      	blt.n	8008664 <_printf_float+0x220>
 800865e:	6823      	ldr	r3, [r4, #0]
 8008660:	07d8      	lsls	r0, r3, #31
 8008662:	d50f      	bpl.n	8008684 <_printf_float+0x240>
 8008664:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008668:	4631      	mov	r1, r6
 800866a:	4628      	mov	r0, r5
 800866c:	47b8      	blx	r7
 800866e:	3001      	adds	r0, #1
 8008670:	f43f af45 	beq.w	80084fe <_printf_float+0xba>
 8008674:	f04f 0800 	mov.w	r8, #0
 8008678:	f104 091a 	add.w	r9, r4, #26
 800867c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800867e:	3b01      	subs	r3, #1
 8008680:	4543      	cmp	r3, r8
 8008682:	dc09      	bgt.n	8008698 <_printf_float+0x254>
 8008684:	6823      	ldr	r3, [r4, #0]
 8008686:	079b      	lsls	r3, r3, #30
 8008688:	f100 8103 	bmi.w	8008892 <_printf_float+0x44e>
 800868c:	68e0      	ldr	r0, [r4, #12]
 800868e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008690:	4298      	cmp	r0, r3
 8008692:	bfb8      	it	lt
 8008694:	4618      	movlt	r0, r3
 8008696:	e734      	b.n	8008502 <_printf_float+0xbe>
 8008698:	2301      	movs	r3, #1
 800869a:	464a      	mov	r2, r9
 800869c:	4631      	mov	r1, r6
 800869e:	4628      	mov	r0, r5
 80086a0:	47b8      	blx	r7
 80086a2:	3001      	adds	r0, #1
 80086a4:	f43f af2b 	beq.w	80084fe <_printf_float+0xba>
 80086a8:	f108 0801 	add.w	r8, r8, #1
 80086ac:	e7e6      	b.n	800867c <_printf_float+0x238>
 80086ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	dc2b      	bgt.n	800870c <_printf_float+0x2c8>
 80086b4:	2301      	movs	r3, #1
 80086b6:	4a26      	ldr	r2, [pc, #152]	; (8008750 <_printf_float+0x30c>)
 80086b8:	4631      	mov	r1, r6
 80086ba:	4628      	mov	r0, r5
 80086bc:	47b8      	blx	r7
 80086be:	3001      	adds	r0, #1
 80086c0:	f43f af1d 	beq.w	80084fe <_printf_float+0xba>
 80086c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086c6:	b923      	cbnz	r3, 80086d2 <_printf_float+0x28e>
 80086c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086ca:	b913      	cbnz	r3, 80086d2 <_printf_float+0x28e>
 80086cc:	6823      	ldr	r3, [r4, #0]
 80086ce:	07d9      	lsls	r1, r3, #31
 80086d0:	d5d8      	bpl.n	8008684 <_printf_float+0x240>
 80086d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086d6:	4631      	mov	r1, r6
 80086d8:	4628      	mov	r0, r5
 80086da:	47b8      	blx	r7
 80086dc:	3001      	adds	r0, #1
 80086de:	f43f af0e 	beq.w	80084fe <_printf_float+0xba>
 80086e2:	f04f 0900 	mov.w	r9, #0
 80086e6:	f104 0a1a 	add.w	sl, r4, #26
 80086ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086ec:	425b      	negs	r3, r3
 80086ee:	454b      	cmp	r3, r9
 80086f0:	dc01      	bgt.n	80086f6 <_printf_float+0x2b2>
 80086f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086f4:	e794      	b.n	8008620 <_printf_float+0x1dc>
 80086f6:	2301      	movs	r3, #1
 80086f8:	4652      	mov	r2, sl
 80086fa:	4631      	mov	r1, r6
 80086fc:	4628      	mov	r0, r5
 80086fe:	47b8      	blx	r7
 8008700:	3001      	adds	r0, #1
 8008702:	f43f aefc 	beq.w	80084fe <_printf_float+0xba>
 8008706:	f109 0901 	add.w	r9, r9, #1
 800870a:	e7ee      	b.n	80086ea <_printf_float+0x2a6>
 800870c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800870e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008710:	429a      	cmp	r2, r3
 8008712:	bfa8      	it	ge
 8008714:	461a      	movge	r2, r3
 8008716:	2a00      	cmp	r2, #0
 8008718:	4691      	mov	r9, r2
 800871a:	dd07      	ble.n	800872c <_printf_float+0x2e8>
 800871c:	4613      	mov	r3, r2
 800871e:	4631      	mov	r1, r6
 8008720:	4642      	mov	r2, r8
 8008722:	4628      	mov	r0, r5
 8008724:	47b8      	blx	r7
 8008726:	3001      	adds	r0, #1
 8008728:	f43f aee9 	beq.w	80084fe <_printf_float+0xba>
 800872c:	f104 031a 	add.w	r3, r4, #26
 8008730:	f04f 0b00 	mov.w	fp, #0
 8008734:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008738:	9306      	str	r3, [sp, #24]
 800873a:	e015      	b.n	8008768 <_printf_float+0x324>
 800873c:	7fefffff 	.word	0x7fefffff
 8008740:	0800ad04 	.word	0x0800ad04
 8008744:	0800ad00 	.word	0x0800ad00
 8008748:	0800ad0c 	.word	0x0800ad0c
 800874c:	0800ad08 	.word	0x0800ad08
 8008750:	0800ad10 	.word	0x0800ad10
 8008754:	2301      	movs	r3, #1
 8008756:	9a06      	ldr	r2, [sp, #24]
 8008758:	4631      	mov	r1, r6
 800875a:	4628      	mov	r0, r5
 800875c:	47b8      	blx	r7
 800875e:	3001      	adds	r0, #1
 8008760:	f43f aecd 	beq.w	80084fe <_printf_float+0xba>
 8008764:	f10b 0b01 	add.w	fp, fp, #1
 8008768:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800876c:	ebaa 0309 	sub.w	r3, sl, r9
 8008770:	455b      	cmp	r3, fp
 8008772:	dcef      	bgt.n	8008754 <_printf_float+0x310>
 8008774:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008778:	429a      	cmp	r2, r3
 800877a:	44d0      	add	r8, sl
 800877c:	db15      	blt.n	80087aa <_printf_float+0x366>
 800877e:	6823      	ldr	r3, [r4, #0]
 8008780:	07da      	lsls	r2, r3, #31
 8008782:	d412      	bmi.n	80087aa <_printf_float+0x366>
 8008784:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008786:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008788:	eba3 020a 	sub.w	r2, r3, sl
 800878c:	eba3 0a01 	sub.w	sl, r3, r1
 8008790:	4592      	cmp	sl, r2
 8008792:	bfa8      	it	ge
 8008794:	4692      	movge	sl, r2
 8008796:	f1ba 0f00 	cmp.w	sl, #0
 800879a:	dc0e      	bgt.n	80087ba <_printf_float+0x376>
 800879c:	f04f 0800 	mov.w	r8, #0
 80087a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80087a4:	f104 091a 	add.w	r9, r4, #26
 80087a8:	e019      	b.n	80087de <_printf_float+0x39a>
 80087aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087ae:	4631      	mov	r1, r6
 80087b0:	4628      	mov	r0, r5
 80087b2:	47b8      	blx	r7
 80087b4:	3001      	adds	r0, #1
 80087b6:	d1e5      	bne.n	8008784 <_printf_float+0x340>
 80087b8:	e6a1      	b.n	80084fe <_printf_float+0xba>
 80087ba:	4653      	mov	r3, sl
 80087bc:	4642      	mov	r2, r8
 80087be:	4631      	mov	r1, r6
 80087c0:	4628      	mov	r0, r5
 80087c2:	47b8      	blx	r7
 80087c4:	3001      	adds	r0, #1
 80087c6:	d1e9      	bne.n	800879c <_printf_float+0x358>
 80087c8:	e699      	b.n	80084fe <_printf_float+0xba>
 80087ca:	2301      	movs	r3, #1
 80087cc:	464a      	mov	r2, r9
 80087ce:	4631      	mov	r1, r6
 80087d0:	4628      	mov	r0, r5
 80087d2:	47b8      	blx	r7
 80087d4:	3001      	adds	r0, #1
 80087d6:	f43f ae92 	beq.w	80084fe <_printf_float+0xba>
 80087da:	f108 0801 	add.w	r8, r8, #1
 80087de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80087e2:	1a9b      	subs	r3, r3, r2
 80087e4:	eba3 030a 	sub.w	r3, r3, sl
 80087e8:	4543      	cmp	r3, r8
 80087ea:	dcee      	bgt.n	80087ca <_printf_float+0x386>
 80087ec:	e74a      	b.n	8008684 <_printf_float+0x240>
 80087ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80087f0:	2a01      	cmp	r2, #1
 80087f2:	dc01      	bgt.n	80087f8 <_printf_float+0x3b4>
 80087f4:	07db      	lsls	r3, r3, #31
 80087f6:	d53a      	bpl.n	800886e <_printf_float+0x42a>
 80087f8:	2301      	movs	r3, #1
 80087fa:	4642      	mov	r2, r8
 80087fc:	4631      	mov	r1, r6
 80087fe:	4628      	mov	r0, r5
 8008800:	47b8      	blx	r7
 8008802:	3001      	adds	r0, #1
 8008804:	f43f ae7b 	beq.w	80084fe <_printf_float+0xba>
 8008808:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800880c:	4631      	mov	r1, r6
 800880e:	4628      	mov	r0, r5
 8008810:	47b8      	blx	r7
 8008812:	3001      	adds	r0, #1
 8008814:	f108 0801 	add.w	r8, r8, #1
 8008818:	f43f ae71 	beq.w	80084fe <_printf_float+0xba>
 800881c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800881e:	2200      	movs	r2, #0
 8008820:	f103 3aff 	add.w	sl, r3, #4294967295
 8008824:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008828:	2300      	movs	r3, #0
 800882a:	f7f8 f94d 	bl	8000ac8 <__aeabi_dcmpeq>
 800882e:	b9c8      	cbnz	r0, 8008864 <_printf_float+0x420>
 8008830:	4653      	mov	r3, sl
 8008832:	4642      	mov	r2, r8
 8008834:	4631      	mov	r1, r6
 8008836:	4628      	mov	r0, r5
 8008838:	47b8      	blx	r7
 800883a:	3001      	adds	r0, #1
 800883c:	d10e      	bne.n	800885c <_printf_float+0x418>
 800883e:	e65e      	b.n	80084fe <_printf_float+0xba>
 8008840:	2301      	movs	r3, #1
 8008842:	4652      	mov	r2, sl
 8008844:	4631      	mov	r1, r6
 8008846:	4628      	mov	r0, r5
 8008848:	47b8      	blx	r7
 800884a:	3001      	adds	r0, #1
 800884c:	f43f ae57 	beq.w	80084fe <_printf_float+0xba>
 8008850:	f108 0801 	add.w	r8, r8, #1
 8008854:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008856:	3b01      	subs	r3, #1
 8008858:	4543      	cmp	r3, r8
 800885a:	dcf1      	bgt.n	8008840 <_printf_float+0x3fc>
 800885c:	464b      	mov	r3, r9
 800885e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008862:	e6de      	b.n	8008622 <_printf_float+0x1de>
 8008864:	f04f 0800 	mov.w	r8, #0
 8008868:	f104 0a1a 	add.w	sl, r4, #26
 800886c:	e7f2      	b.n	8008854 <_printf_float+0x410>
 800886e:	2301      	movs	r3, #1
 8008870:	e7df      	b.n	8008832 <_printf_float+0x3ee>
 8008872:	2301      	movs	r3, #1
 8008874:	464a      	mov	r2, r9
 8008876:	4631      	mov	r1, r6
 8008878:	4628      	mov	r0, r5
 800887a:	47b8      	blx	r7
 800887c:	3001      	adds	r0, #1
 800887e:	f43f ae3e 	beq.w	80084fe <_printf_float+0xba>
 8008882:	f108 0801 	add.w	r8, r8, #1
 8008886:	68e3      	ldr	r3, [r4, #12]
 8008888:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800888a:	1a9b      	subs	r3, r3, r2
 800888c:	4543      	cmp	r3, r8
 800888e:	dcf0      	bgt.n	8008872 <_printf_float+0x42e>
 8008890:	e6fc      	b.n	800868c <_printf_float+0x248>
 8008892:	f04f 0800 	mov.w	r8, #0
 8008896:	f104 0919 	add.w	r9, r4, #25
 800889a:	e7f4      	b.n	8008886 <_printf_float+0x442>
 800889c:	2900      	cmp	r1, #0
 800889e:	f43f ae8b 	beq.w	80085b8 <_printf_float+0x174>
 80088a2:	2300      	movs	r3, #0
 80088a4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80088a8:	ab09      	add	r3, sp, #36	; 0x24
 80088aa:	9300      	str	r3, [sp, #0]
 80088ac:	ec49 8b10 	vmov	d0, r8, r9
 80088b0:	6022      	str	r2, [r4, #0]
 80088b2:	f8cd a004 	str.w	sl, [sp, #4]
 80088b6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80088ba:	4628      	mov	r0, r5
 80088bc:	f7ff fd2e 	bl	800831c <__cvt>
 80088c0:	4680      	mov	r8, r0
 80088c2:	e648      	b.n	8008556 <_printf_float+0x112>

080088c4 <_printf_common>:
 80088c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088c8:	4691      	mov	r9, r2
 80088ca:	461f      	mov	r7, r3
 80088cc:	688a      	ldr	r2, [r1, #8]
 80088ce:	690b      	ldr	r3, [r1, #16]
 80088d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80088d4:	4293      	cmp	r3, r2
 80088d6:	bfb8      	it	lt
 80088d8:	4613      	movlt	r3, r2
 80088da:	f8c9 3000 	str.w	r3, [r9]
 80088de:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80088e2:	4606      	mov	r6, r0
 80088e4:	460c      	mov	r4, r1
 80088e6:	b112      	cbz	r2, 80088ee <_printf_common+0x2a>
 80088e8:	3301      	adds	r3, #1
 80088ea:	f8c9 3000 	str.w	r3, [r9]
 80088ee:	6823      	ldr	r3, [r4, #0]
 80088f0:	0699      	lsls	r1, r3, #26
 80088f2:	bf42      	ittt	mi
 80088f4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80088f8:	3302      	addmi	r3, #2
 80088fa:	f8c9 3000 	strmi.w	r3, [r9]
 80088fe:	6825      	ldr	r5, [r4, #0]
 8008900:	f015 0506 	ands.w	r5, r5, #6
 8008904:	d107      	bne.n	8008916 <_printf_common+0x52>
 8008906:	f104 0a19 	add.w	sl, r4, #25
 800890a:	68e3      	ldr	r3, [r4, #12]
 800890c:	f8d9 2000 	ldr.w	r2, [r9]
 8008910:	1a9b      	subs	r3, r3, r2
 8008912:	42ab      	cmp	r3, r5
 8008914:	dc28      	bgt.n	8008968 <_printf_common+0xa4>
 8008916:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800891a:	6822      	ldr	r2, [r4, #0]
 800891c:	3300      	adds	r3, #0
 800891e:	bf18      	it	ne
 8008920:	2301      	movne	r3, #1
 8008922:	0692      	lsls	r2, r2, #26
 8008924:	d42d      	bmi.n	8008982 <_printf_common+0xbe>
 8008926:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800892a:	4639      	mov	r1, r7
 800892c:	4630      	mov	r0, r6
 800892e:	47c0      	blx	r8
 8008930:	3001      	adds	r0, #1
 8008932:	d020      	beq.n	8008976 <_printf_common+0xb2>
 8008934:	6823      	ldr	r3, [r4, #0]
 8008936:	68e5      	ldr	r5, [r4, #12]
 8008938:	f8d9 2000 	ldr.w	r2, [r9]
 800893c:	f003 0306 	and.w	r3, r3, #6
 8008940:	2b04      	cmp	r3, #4
 8008942:	bf08      	it	eq
 8008944:	1aad      	subeq	r5, r5, r2
 8008946:	68a3      	ldr	r3, [r4, #8]
 8008948:	6922      	ldr	r2, [r4, #16]
 800894a:	bf0c      	ite	eq
 800894c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008950:	2500      	movne	r5, #0
 8008952:	4293      	cmp	r3, r2
 8008954:	bfc4      	itt	gt
 8008956:	1a9b      	subgt	r3, r3, r2
 8008958:	18ed      	addgt	r5, r5, r3
 800895a:	f04f 0900 	mov.w	r9, #0
 800895e:	341a      	adds	r4, #26
 8008960:	454d      	cmp	r5, r9
 8008962:	d11a      	bne.n	800899a <_printf_common+0xd6>
 8008964:	2000      	movs	r0, #0
 8008966:	e008      	b.n	800897a <_printf_common+0xb6>
 8008968:	2301      	movs	r3, #1
 800896a:	4652      	mov	r2, sl
 800896c:	4639      	mov	r1, r7
 800896e:	4630      	mov	r0, r6
 8008970:	47c0      	blx	r8
 8008972:	3001      	adds	r0, #1
 8008974:	d103      	bne.n	800897e <_printf_common+0xba>
 8008976:	f04f 30ff 	mov.w	r0, #4294967295
 800897a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800897e:	3501      	adds	r5, #1
 8008980:	e7c3      	b.n	800890a <_printf_common+0x46>
 8008982:	18e1      	adds	r1, r4, r3
 8008984:	1c5a      	adds	r2, r3, #1
 8008986:	2030      	movs	r0, #48	; 0x30
 8008988:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800898c:	4422      	add	r2, r4
 800898e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008992:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008996:	3302      	adds	r3, #2
 8008998:	e7c5      	b.n	8008926 <_printf_common+0x62>
 800899a:	2301      	movs	r3, #1
 800899c:	4622      	mov	r2, r4
 800899e:	4639      	mov	r1, r7
 80089a0:	4630      	mov	r0, r6
 80089a2:	47c0      	blx	r8
 80089a4:	3001      	adds	r0, #1
 80089a6:	d0e6      	beq.n	8008976 <_printf_common+0xb2>
 80089a8:	f109 0901 	add.w	r9, r9, #1
 80089ac:	e7d8      	b.n	8008960 <_printf_common+0x9c>
	...

080089b0 <_printf_i>:
 80089b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80089b4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80089b8:	460c      	mov	r4, r1
 80089ba:	7e09      	ldrb	r1, [r1, #24]
 80089bc:	b085      	sub	sp, #20
 80089be:	296e      	cmp	r1, #110	; 0x6e
 80089c0:	4617      	mov	r7, r2
 80089c2:	4606      	mov	r6, r0
 80089c4:	4698      	mov	r8, r3
 80089c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80089c8:	f000 80b3 	beq.w	8008b32 <_printf_i+0x182>
 80089cc:	d822      	bhi.n	8008a14 <_printf_i+0x64>
 80089ce:	2963      	cmp	r1, #99	; 0x63
 80089d0:	d036      	beq.n	8008a40 <_printf_i+0x90>
 80089d2:	d80a      	bhi.n	80089ea <_printf_i+0x3a>
 80089d4:	2900      	cmp	r1, #0
 80089d6:	f000 80b9 	beq.w	8008b4c <_printf_i+0x19c>
 80089da:	2958      	cmp	r1, #88	; 0x58
 80089dc:	f000 8083 	beq.w	8008ae6 <_printf_i+0x136>
 80089e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80089e4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80089e8:	e032      	b.n	8008a50 <_printf_i+0xa0>
 80089ea:	2964      	cmp	r1, #100	; 0x64
 80089ec:	d001      	beq.n	80089f2 <_printf_i+0x42>
 80089ee:	2969      	cmp	r1, #105	; 0x69
 80089f0:	d1f6      	bne.n	80089e0 <_printf_i+0x30>
 80089f2:	6820      	ldr	r0, [r4, #0]
 80089f4:	6813      	ldr	r3, [r2, #0]
 80089f6:	0605      	lsls	r5, r0, #24
 80089f8:	f103 0104 	add.w	r1, r3, #4
 80089fc:	d52a      	bpl.n	8008a54 <_printf_i+0xa4>
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	6011      	str	r1, [r2, #0]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	da03      	bge.n	8008a0e <_printf_i+0x5e>
 8008a06:	222d      	movs	r2, #45	; 0x2d
 8008a08:	425b      	negs	r3, r3
 8008a0a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008a0e:	486f      	ldr	r0, [pc, #444]	; (8008bcc <_printf_i+0x21c>)
 8008a10:	220a      	movs	r2, #10
 8008a12:	e039      	b.n	8008a88 <_printf_i+0xd8>
 8008a14:	2973      	cmp	r1, #115	; 0x73
 8008a16:	f000 809d 	beq.w	8008b54 <_printf_i+0x1a4>
 8008a1a:	d808      	bhi.n	8008a2e <_printf_i+0x7e>
 8008a1c:	296f      	cmp	r1, #111	; 0x6f
 8008a1e:	d020      	beq.n	8008a62 <_printf_i+0xb2>
 8008a20:	2970      	cmp	r1, #112	; 0x70
 8008a22:	d1dd      	bne.n	80089e0 <_printf_i+0x30>
 8008a24:	6823      	ldr	r3, [r4, #0]
 8008a26:	f043 0320 	orr.w	r3, r3, #32
 8008a2a:	6023      	str	r3, [r4, #0]
 8008a2c:	e003      	b.n	8008a36 <_printf_i+0x86>
 8008a2e:	2975      	cmp	r1, #117	; 0x75
 8008a30:	d017      	beq.n	8008a62 <_printf_i+0xb2>
 8008a32:	2978      	cmp	r1, #120	; 0x78
 8008a34:	d1d4      	bne.n	80089e0 <_printf_i+0x30>
 8008a36:	2378      	movs	r3, #120	; 0x78
 8008a38:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008a3c:	4864      	ldr	r0, [pc, #400]	; (8008bd0 <_printf_i+0x220>)
 8008a3e:	e055      	b.n	8008aec <_printf_i+0x13c>
 8008a40:	6813      	ldr	r3, [r2, #0]
 8008a42:	1d19      	adds	r1, r3, #4
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	6011      	str	r1, [r2, #0]
 8008a48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008a4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008a50:	2301      	movs	r3, #1
 8008a52:	e08c      	b.n	8008b6e <_printf_i+0x1be>
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	6011      	str	r1, [r2, #0]
 8008a58:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008a5c:	bf18      	it	ne
 8008a5e:	b21b      	sxthne	r3, r3
 8008a60:	e7cf      	b.n	8008a02 <_printf_i+0x52>
 8008a62:	6813      	ldr	r3, [r2, #0]
 8008a64:	6825      	ldr	r5, [r4, #0]
 8008a66:	1d18      	adds	r0, r3, #4
 8008a68:	6010      	str	r0, [r2, #0]
 8008a6a:	0628      	lsls	r0, r5, #24
 8008a6c:	d501      	bpl.n	8008a72 <_printf_i+0xc2>
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	e002      	b.n	8008a78 <_printf_i+0xc8>
 8008a72:	0668      	lsls	r0, r5, #25
 8008a74:	d5fb      	bpl.n	8008a6e <_printf_i+0xbe>
 8008a76:	881b      	ldrh	r3, [r3, #0]
 8008a78:	4854      	ldr	r0, [pc, #336]	; (8008bcc <_printf_i+0x21c>)
 8008a7a:	296f      	cmp	r1, #111	; 0x6f
 8008a7c:	bf14      	ite	ne
 8008a7e:	220a      	movne	r2, #10
 8008a80:	2208      	moveq	r2, #8
 8008a82:	2100      	movs	r1, #0
 8008a84:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008a88:	6865      	ldr	r5, [r4, #4]
 8008a8a:	60a5      	str	r5, [r4, #8]
 8008a8c:	2d00      	cmp	r5, #0
 8008a8e:	f2c0 8095 	blt.w	8008bbc <_printf_i+0x20c>
 8008a92:	6821      	ldr	r1, [r4, #0]
 8008a94:	f021 0104 	bic.w	r1, r1, #4
 8008a98:	6021      	str	r1, [r4, #0]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d13d      	bne.n	8008b1a <_printf_i+0x16a>
 8008a9e:	2d00      	cmp	r5, #0
 8008aa0:	f040 808e 	bne.w	8008bc0 <_printf_i+0x210>
 8008aa4:	4665      	mov	r5, ip
 8008aa6:	2a08      	cmp	r2, #8
 8008aa8:	d10b      	bne.n	8008ac2 <_printf_i+0x112>
 8008aaa:	6823      	ldr	r3, [r4, #0]
 8008aac:	07db      	lsls	r3, r3, #31
 8008aae:	d508      	bpl.n	8008ac2 <_printf_i+0x112>
 8008ab0:	6923      	ldr	r3, [r4, #16]
 8008ab2:	6862      	ldr	r2, [r4, #4]
 8008ab4:	429a      	cmp	r2, r3
 8008ab6:	bfde      	ittt	le
 8008ab8:	2330      	movle	r3, #48	; 0x30
 8008aba:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008abe:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008ac2:	ebac 0305 	sub.w	r3, ip, r5
 8008ac6:	6123      	str	r3, [r4, #16]
 8008ac8:	f8cd 8000 	str.w	r8, [sp]
 8008acc:	463b      	mov	r3, r7
 8008ace:	aa03      	add	r2, sp, #12
 8008ad0:	4621      	mov	r1, r4
 8008ad2:	4630      	mov	r0, r6
 8008ad4:	f7ff fef6 	bl	80088c4 <_printf_common>
 8008ad8:	3001      	adds	r0, #1
 8008ada:	d14d      	bne.n	8008b78 <_printf_i+0x1c8>
 8008adc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ae0:	b005      	add	sp, #20
 8008ae2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ae6:	4839      	ldr	r0, [pc, #228]	; (8008bcc <_printf_i+0x21c>)
 8008ae8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008aec:	6813      	ldr	r3, [r2, #0]
 8008aee:	6821      	ldr	r1, [r4, #0]
 8008af0:	1d1d      	adds	r5, r3, #4
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	6015      	str	r5, [r2, #0]
 8008af6:	060a      	lsls	r2, r1, #24
 8008af8:	d50b      	bpl.n	8008b12 <_printf_i+0x162>
 8008afa:	07ca      	lsls	r2, r1, #31
 8008afc:	bf44      	itt	mi
 8008afe:	f041 0120 	orrmi.w	r1, r1, #32
 8008b02:	6021      	strmi	r1, [r4, #0]
 8008b04:	b91b      	cbnz	r3, 8008b0e <_printf_i+0x15e>
 8008b06:	6822      	ldr	r2, [r4, #0]
 8008b08:	f022 0220 	bic.w	r2, r2, #32
 8008b0c:	6022      	str	r2, [r4, #0]
 8008b0e:	2210      	movs	r2, #16
 8008b10:	e7b7      	b.n	8008a82 <_printf_i+0xd2>
 8008b12:	064d      	lsls	r5, r1, #25
 8008b14:	bf48      	it	mi
 8008b16:	b29b      	uxthmi	r3, r3
 8008b18:	e7ef      	b.n	8008afa <_printf_i+0x14a>
 8008b1a:	4665      	mov	r5, ip
 8008b1c:	fbb3 f1f2 	udiv	r1, r3, r2
 8008b20:	fb02 3311 	mls	r3, r2, r1, r3
 8008b24:	5cc3      	ldrb	r3, [r0, r3]
 8008b26:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008b2a:	460b      	mov	r3, r1
 8008b2c:	2900      	cmp	r1, #0
 8008b2e:	d1f5      	bne.n	8008b1c <_printf_i+0x16c>
 8008b30:	e7b9      	b.n	8008aa6 <_printf_i+0xf6>
 8008b32:	6813      	ldr	r3, [r2, #0]
 8008b34:	6825      	ldr	r5, [r4, #0]
 8008b36:	6961      	ldr	r1, [r4, #20]
 8008b38:	1d18      	adds	r0, r3, #4
 8008b3a:	6010      	str	r0, [r2, #0]
 8008b3c:	0628      	lsls	r0, r5, #24
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	d501      	bpl.n	8008b46 <_printf_i+0x196>
 8008b42:	6019      	str	r1, [r3, #0]
 8008b44:	e002      	b.n	8008b4c <_printf_i+0x19c>
 8008b46:	066a      	lsls	r2, r5, #25
 8008b48:	d5fb      	bpl.n	8008b42 <_printf_i+0x192>
 8008b4a:	8019      	strh	r1, [r3, #0]
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	6123      	str	r3, [r4, #16]
 8008b50:	4665      	mov	r5, ip
 8008b52:	e7b9      	b.n	8008ac8 <_printf_i+0x118>
 8008b54:	6813      	ldr	r3, [r2, #0]
 8008b56:	1d19      	adds	r1, r3, #4
 8008b58:	6011      	str	r1, [r2, #0]
 8008b5a:	681d      	ldr	r5, [r3, #0]
 8008b5c:	6862      	ldr	r2, [r4, #4]
 8008b5e:	2100      	movs	r1, #0
 8008b60:	4628      	mov	r0, r5
 8008b62:	f7f7 fb3d 	bl	80001e0 <memchr>
 8008b66:	b108      	cbz	r0, 8008b6c <_printf_i+0x1bc>
 8008b68:	1b40      	subs	r0, r0, r5
 8008b6a:	6060      	str	r0, [r4, #4]
 8008b6c:	6863      	ldr	r3, [r4, #4]
 8008b6e:	6123      	str	r3, [r4, #16]
 8008b70:	2300      	movs	r3, #0
 8008b72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b76:	e7a7      	b.n	8008ac8 <_printf_i+0x118>
 8008b78:	6923      	ldr	r3, [r4, #16]
 8008b7a:	462a      	mov	r2, r5
 8008b7c:	4639      	mov	r1, r7
 8008b7e:	4630      	mov	r0, r6
 8008b80:	47c0      	blx	r8
 8008b82:	3001      	adds	r0, #1
 8008b84:	d0aa      	beq.n	8008adc <_printf_i+0x12c>
 8008b86:	6823      	ldr	r3, [r4, #0]
 8008b88:	079b      	lsls	r3, r3, #30
 8008b8a:	d413      	bmi.n	8008bb4 <_printf_i+0x204>
 8008b8c:	68e0      	ldr	r0, [r4, #12]
 8008b8e:	9b03      	ldr	r3, [sp, #12]
 8008b90:	4298      	cmp	r0, r3
 8008b92:	bfb8      	it	lt
 8008b94:	4618      	movlt	r0, r3
 8008b96:	e7a3      	b.n	8008ae0 <_printf_i+0x130>
 8008b98:	2301      	movs	r3, #1
 8008b9a:	464a      	mov	r2, r9
 8008b9c:	4639      	mov	r1, r7
 8008b9e:	4630      	mov	r0, r6
 8008ba0:	47c0      	blx	r8
 8008ba2:	3001      	adds	r0, #1
 8008ba4:	d09a      	beq.n	8008adc <_printf_i+0x12c>
 8008ba6:	3501      	adds	r5, #1
 8008ba8:	68e3      	ldr	r3, [r4, #12]
 8008baa:	9a03      	ldr	r2, [sp, #12]
 8008bac:	1a9b      	subs	r3, r3, r2
 8008bae:	42ab      	cmp	r3, r5
 8008bb0:	dcf2      	bgt.n	8008b98 <_printf_i+0x1e8>
 8008bb2:	e7eb      	b.n	8008b8c <_printf_i+0x1dc>
 8008bb4:	2500      	movs	r5, #0
 8008bb6:	f104 0919 	add.w	r9, r4, #25
 8008bba:	e7f5      	b.n	8008ba8 <_printf_i+0x1f8>
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d1ac      	bne.n	8008b1a <_printf_i+0x16a>
 8008bc0:	7803      	ldrb	r3, [r0, #0]
 8008bc2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008bc6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008bca:	e76c      	b.n	8008aa6 <_printf_i+0xf6>
 8008bcc:	0800ad12 	.word	0x0800ad12
 8008bd0:	0800ad23 	.word	0x0800ad23

08008bd4 <iprintf>:
 8008bd4:	b40f      	push	{r0, r1, r2, r3}
 8008bd6:	4b0a      	ldr	r3, [pc, #40]	; (8008c00 <iprintf+0x2c>)
 8008bd8:	b513      	push	{r0, r1, r4, lr}
 8008bda:	681c      	ldr	r4, [r3, #0]
 8008bdc:	b124      	cbz	r4, 8008be8 <iprintf+0x14>
 8008bde:	69a3      	ldr	r3, [r4, #24]
 8008be0:	b913      	cbnz	r3, 8008be8 <iprintf+0x14>
 8008be2:	4620      	mov	r0, r4
 8008be4:	f001 f91c 	bl	8009e20 <__sinit>
 8008be8:	ab05      	add	r3, sp, #20
 8008bea:	9a04      	ldr	r2, [sp, #16]
 8008bec:	68a1      	ldr	r1, [r4, #8]
 8008bee:	9301      	str	r3, [sp, #4]
 8008bf0:	4620      	mov	r0, r4
 8008bf2:	f001 fddf 	bl	800a7b4 <_vfiprintf_r>
 8008bf6:	b002      	add	sp, #8
 8008bf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008bfc:	b004      	add	sp, #16
 8008bfe:	4770      	bx	lr
 8008c00:	2000000c 	.word	0x2000000c

08008c04 <_puts_r>:
 8008c04:	b570      	push	{r4, r5, r6, lr}
 8008c06:	460e      	mov	r6, r1
 8008c08:	4605      	mov	r5, r0
 8008c0a:	b118      	cbz	r0, 8008c14 <_puts_r+0x10>
 8008c0c:	6983      	ldr	r3, [r0, #24]
 8008c0e:	b90b      	cbnz	r3, 8008c14 <_puts_r+0x10>
 8008c10:	f001 f906 	bl	8009e20 <__sinit>
 8008c14:	69ab      	ldr	r3, [r5, #24]
 8008c16:	68ac      	ldr	r4, [r5, #8]
 8008c18:	b913      	cbnz	r3, 8008c20 <_puts_r+0x1c>
 8008c1a:	4628      	mov	r0, r5
 8008c1c:	f001 f900 	bl	8009e20 <__sinit>
 8008c20:	4b23      	ldr	r3, [pc, #140]	; (8008cb0 <_puts_r+0xac>)
 8008c22:	429c      	cmp	r4, r3
 8008c24:	d117      	bne.n	8008c56 <_puts_r+0x52>
 8008c26:	686c      	ldr	r4, [r5, #4]
 8008c28:	89a3      	ldrh	r3, [r4, #12]
 8008c2a:	071b      	lsls	r3, r3, #28
 8008c2c:	d51d      	bpl.n	8008c6a <_puts_r+0x66>
 8008c2e:	6923      	ldr	r3, [r4, #16]
 8008c30:	b1db      	cbz	r3, 8008c6a <_puts_r+0x66>
 8008c32:	3e01      	subs	r6, #1
 8008c34:	68a3      	ldr	r3, [r4, #8]
 8008c36:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008c3a:	3b01      	subs	r3, #1
 8008c3c:	60a3      	str	r3, [r4, #8]
 8008c3e:	b9e9      	cbnz	r1, 8008c7c <_puts_r+0x78>
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	da2e      	bge.n	8008ca2 <_puts_r+0x9e>
 8008c44:	4622      	mov	r2, r4
 8008c46:	210a      	movs	r1, #10
 8008c48:	4628      	mov	r0, r5
 8008c4a:	f000 f8f5 	bl	8008e38 <__swbuf_r>
 8008c4e:	3001      	adds	r0, #1
 8008c50:	d011      	beq.n	8008c76 <_puts_r+0x72>
 8008c52:	200a      	movs	r0, #10
 8008c54:	e011      	b.n	8008c7a <_puts_r+0x76>
 8008c56:	4b17      	ldr	r3, [pc, #92]	; (8008cb4 <_puts_r+0xb0>)
 8008c58:	429c      	cmp	r4, r3
 8008c5a:	d101      	bne.n	8008c60 <_puts_r+0x5c>
 8008c5c:	68ac      	ldr	r4, [r5, #8]
 8008c5e:	e7e3      	b.n	8008c28 <_puts_r+0x24>
 8008c60:	4b15      	ldr	r3, [pc, #84]	; (8008cb8 <_puts_r+0xb4>)
 8008c62:	429c      	cmp	r4, r3
 8008c64:	bf08      	it	eq
 8008c66:	68ec      	ldreq	r4, [r5, #12]
 8008c68:	e7de      	b.n	8008c28 <_puts_r+0x24>
 8008c6a:	4621      	mov	r1, r4
 8008c6c:	4628      	mov	r0, r5
 8008c6e:	f000 f935 	bl	8008edc <__swsetup_r>
 8008c72:	2800      	cmp	r0, #0
 8008c74:	d0dd      	beq.n	8008c32 <_puts_r+0x2e>
 8008c76:	f04f 30ff 	mov.w	r0, #4294967295
 8008c7a:	bd70      	pop	{r4, r5, r6, pc}
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	da04      	bge.n	8008c8a <_puts_r+0x86>
 8008c80:	69a2      	ldr	r2, [r4, #24]
 8008c82:	429a      	cmp	r2, r3
 8008c84:	dc06      	bgt.n	8008c94 <_puts_r+0x90>
 8008c86:	290a      	cmp	r1, #10
 8008c88:	d004      	beq.n	8008c94 <_puts_r+0x90>
 8008c8a:	6823      	ldr	r3, [r4, #0]
 8008c8c:	1c5a      	adds	r2, r3, #1
 8008c8e:	6022      	str	r2, [r4, #0]
 8008c90:	7019      	strb	r1, [r3, #0]
 8008c92:	e7cf      	b.n	8008c34 <_puts_r+0x30>
 8008c94:	4622      	mov	r2, r4
 8008c96:	4628      	mov	r0, r5
 8008c98:	f000 f8ce 	bl	8008e38 <__swbuf_r>
 8008c9c:	3001      	adds	r0, #1
 8008c9e:	d1c9      	bne.n	8008c34 <_puts_r+0x30>
 8008ca0:	e7e9      	b.n	8008c76 <_puts_r+0x72>
 8008ca2:	6823      	ldr	r3, [r4, #0]
 8008ca4:	200a      	movs	r0, #10
 8008ca6:	1c5a      	adds	r2, r3, #1
 8008ca8:	6022      	str	r2, [r4, #0]
 8008caa:	7018      	strb	r0, [r3, #0]
 8008cac:	e7e5      	b.n	8008c7a <_puts_r+0x76>
 8008cae:	bf00      	nop
 8008cb0:	0800ad64 	.word	0x0800ad64
 8008cb4:	0800ad84 	.word	0x0800ad84
 8008cb8:	0800ad44 	.word	0x0800ad44

08008cbc <puts>:
 8008cbc:	4b02      	ldr	r3, [pc, #8]	; (8008cc8 <puts+0xc>)
 8008cbe:	4601      	mov	r1, r0
 8008cc0:	6818      	ldr	r0, [r3, #0]
 8008cc2:	f7ff bf9f 	b.w	8008c04 <_puts_r>
 8008cc6:	bf00      	nop
 8008cc8:	2000000c 	.word	0x2000000c

08008ccc <setbuf>:
 8008ccc:	2900      	cmp	r1, #0
 8008cce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008cd2:	bf0c      	ite	eq
 8008cd4:	2202      	moveq	r2, #2
 8008cd6:	2200      	movne	r2, #0
 8008cd8:	f000 b800 	b.w	8008cdc <setvbuf>

08008cdc <setvbuf>:
 8008cdc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008ce0:	461d      	mov	r5, r3
 8008ce2:	4b51      	ldr	r3, [pc, #324]	; (8008e28 <setvbuf+0x14c>)
 8008ce4:	681e      	ldr	r6, [r3, #0]
 8008ce6:	4604      	mov	r4, r0
 8008ce8:	460f      	mov	r7, r1
 8008cea:	4690      	mov	r8, r2
 8008cec:	b126      	cbz	r6, 8008cf8 <setvbuf+0x1c>
 8008cee:	69b3      	ldr	r3, [r6, #24]
 8008cf0:	b913      	cbnz	r3, 8008cf8 <setvbuf+0x1c>
 8008cf2:	4630      	mov	r0, r6
 8008cf4:	f001 f894 	bl	8009e20 <__sinit>
 8008cf8:	4b4c      	ldr	r3, [pc, #304]	; (8008e2c <setvbuf+0x150>)
 8008cfa:	429c      	cmp	r4, r3
 8008cfc:	d152      	bne.n	8008da4 <setvbuf+0xc8>
 8008cfe:	6874      	ldr	r4, [r6, #4]
 8008d00:	f1b8 0f02 	cmp.w	r8, #2
 8008d04:	d006      	beq.n	8008d14 <setvbuf+0x38>
 8008d06:	f1b8 0f01 	cmp.w	r8, #1
 8008d0a:	f200 8089 	bhi.w	8008e20 <setvbuf+0x144>
 8008d0e:	2d00      	cmp	r5, #0
 8008d10:	f2c0 8086 	blt.w	8008e20 <setvbuf+0x144>
 8008d14:	4621      	mov	r1, r4
 8008d16:	4630      	mov	r0, r6
 8008d18:	f001 f818 	bl	8009d4c <_fflush_r>
 8008d1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d1e:	b141      	cbz	r1, 8008d32 <setvbuf+0x56>
 8008d20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d24:	4299      	cmp	r1, r3
 8008d26:	d002      	beq.n	8008d2e <setvbuf+0x52>
 8008d28:	4630      	mov	r0, r6
 8008d2a:	f001 fc71 	bl	800a610 <_free_r>
 8008d2e:	2300      	movs	r3, #0
 8008d30:	6363      	str	r3, [r4, #52]	; 0x34
 8008d32:	2300      	movs	r3, #0
 8008d34:	61a3      	str	r3, [r4, #24]
 8008d36:	6063      	str	r3, [r4, #4]
 8008d38:	89a3      	ldrh	r3, [r4, #12]
 8008d3a:	061b      	lsls	r3, r3, #24
 8008d3c:	d503      	bpl.n	8008d46 <setvbuf+0x6a>
 8008d3e:	6921      	ldr	r1, [r4, #16]
 8008d40:	4630      	mov	r0, r6
 8008d42:	f001 fc65 	bl	800a610 <_free_r>
 8008d46:	89a3      	ldrh	r3, [r4, #12]
 8008d48:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8008d4c:	f023 0303 	bic.w	r3, r3, #3
 8008d50:	f1b8 0f02 	cmp.w	r8, #2
 8008d54:	81a3      	strh	r3, [r4, #12]
 8008d56:	d05d      	beq.n	8008e14 <setvbuf+0x138>
 8008d58:	ab01      	add	r3, sp, #4
 8008d5a:	466a      	mov	r2, sp
 8008d5c:	4621      	mov	r1, r4
 8008d5e:	4630      	mov	r0, r6
 8008d60:	f001 f8f6 	bl	8009f50 <__swhatbuf_r>
 8008d64:	89a3      	ldrh	r3, [r4, #12]
 8008d66:	4318      	orrs	r0, r3
 8008d68:	81a0      	strh	r0, [r4, #12]
 8008d6a:	bb2d      	cbnz	r5, 8008db8 <setvbuf+0xdc>
 8008d6c:	9d00      	ldr	r5, [sp, #0]
 8008d6e:	4628      	mov	r0, r5
 8008d70:	f001 f952 	bl	800a018 <malloc>
 8008d74:	4607      	mov	r7, r0
 8008d76:	2800      	cmp	r0, #0
 8008d78:	d14e      	bne.n	8008e18 <setvbuf+0x13c>
 8008d7a:	f8dd 9000 	ldr.w	r9, [sp]
 8008d7e:	45a9      	cmp	r9, r5
 8008d80:	d13c      	bne.n	8008dfc <setvbuf+0x120>
 8008d82:	f04f 30ff 	mov.w	r0, #4294967295
 8008d86:	89a3      	ldrh	r3, [r4, #12]
 8008d88:	f043 0302 	orr.w	r3, r3, #2
 8008d8c:	81a3      	strh	r3, [r4, #12]
 8008d8e:	2300      	movs	r3, #0
 8008d90:	60a3      	str	r3, [r4, #8]
 8008d92:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008d96:	6023      	str	r3, [r4, #0]
 8008d98:	6123      	str	r3, [r4, #16]
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	6163      	str	r3, [r4, #20]
 8008d9e:	b003      	add	sp, #12
 8008da0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008da4:	4b22      	ldr	r3, [pc, #136]	; (8008e30 <setvbuf+0x154>)
 8008da6:	429c      	cmp	r4, r3
 8008da8:	d101      	bne.n	8008dae <setvbuf+0xd2>
 8008daa:	68b4      	ldr	r4, [r6, #8]
 8008dac:	e7a8      	b.n	8008d00 <setvbuf+0x24>
 8008dae:	4b21      	ldr	r3, [pc, #132]	; (8008e34 <setvbuf+0x158>)
 8008db0:	429c      	cmp	r4, r3
 8008db2:	bf08      	it	eq
 8008db4:	68f4      	ldreq	r4, [r6, #12]
 8008db6:	e7a3      	b.n	8008d00 <setvbuf+0x24>
 8008db8:	2f00      	cmp	r7, #0
 8008dba:	d0d8      	beq.n	8008d6e <setvbuf+0x92>
 8008dbc:	69b3      	ldr	r3, [r6, #24]
 8008dbe:	b913      	cbnz	r3, 8008dc6 <setvbuf+0xea>
 8008dc0:	4630      	mov	r0, r6
 8008dc2:	f001 f82d 	bl	8009e20 <__sinit>
 8008dc6:	f1b8 0f01 	cmp.w	r8, #1
 8008dca:	bf08      	it	eq
 8008dcc:	89a3      	ldrheq	r3, [r4, #12]
 8008dce:	6027      	str	r7, [r4, #0]
 8008dd0:	bf04      	itt	eq
 8008dd2:	f043 0301 	orreq.w	r3, r3, #1
 8008dd6:	81a3      	strheq	r3, [r4, #12]
 8008dd8:	89a3      	ldrh	r3, [r4, #12]
 8008dda:	f013 0008 	ands.w	r0, r3, #8
 8008dde:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8008de2:	d01b      	beq.n	8008e1c <setvbuf+0x140>
 8008de4:	f013 0001 	ands.w	r0, r3, #1
 8008de8:	bf18      	it	ne
 8008dea:	426d      	negne	r5, r5
 8008dec:	f04f 0300 	mov.w	r3, #0
 8008df0:	bf1d      	ittte	ne
 8008df2:	60a3      	strne	r3, [r4, #8]
 8008df4:	61a5      	strne	r5, [r4, #24]
 8008df6:	4618      	movne	r0, r3
 8008df8:	60a5      	streq	r5, [r4, #8]
 8008dfa:	e7d0      	b.n	8008d9e <setvbuf+0xc2>
 8008dfc:	4648      	mov	r0, r9
 8008dfe:	f001 f90b 	bl	800a018 <malloc>
 8008e02:	4607      	mov	r7, r0
 8008e04:	2800      	cmp	r0, #0
 8008e06:	d0bc      	beq.n	8008d82 <setvbuf+0xa6>
 8008e08:	89a3      	ldrh	r3, [r4, #12]
 8008e0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e0e:	81a3      	strh	r3, [r4, #12]
 8008e10:	464d      	mov	r5, r9
 8008e12:	e7d3      	b.n	8008dbc <setvbuf+0xe0>
 8008e14:	2000      	movs	r0, #0
 8008e16:	e7b6      	b.n	8008d86 <setvbuf+0xaa>
 8008e18:	46a9      	mov	r9, r5
 8008e1a:	e7f5      	b.n	8008e08 <setvbuf+0x12c>
 8008e1c:	60a0      	str	r0, [r4, #8]
 8008e1e:	e7be      	b.n	8008d9e <setvbuf+0xc2>
 8008e20:	f04f 30ff 	mov.w	r0, #4294967295
 8008e24:	e7bb      	b.n	8008d9e <setvbuf+0xc2>
 8008e26:	bf00      	nop
 8008e28:	2000000c 	.word	0x2000000c
 8008e2c:	0800ad64 	.word	0x0800ad64
 8008e30:	0800ad84 	.word	0x0800ad84
 8008e34:	0800ad44 	.word	0x0800ad44

08008e38 <__swbuf_r>:
 8008e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e3a:	460e      	mov	r6, r1
 8008e3c:	4614      	mov	r4, r2
 8008e3e:	4605      	mov	r5, r0
 8008e40:	b118      	cbz	r0, 8008e4a <__swbuf_r+0x12>
 8008e42:	6983      	ldr	r3, [r0, #24]
 8008e44:	b90b      	cbnz	r3, 8008e4a <__swbuf_r+0x12>
 8008e46:	f000 ffeb 	bl	8009e20 <__sinit>
 8008e4a:	4b21      	ldr	r3, [pc, #132]	; (8008ed0 <__swbuf_r+0x98>)
 8008e4c:	429c      	cmp	r4, r3
 8008e4e:	d12a      	bne.n	8008ea6 <__swbuf_r+0x6e>
 8008e50:	686c      	ldr	r4, [r5, #4]
 8008e52:	69a3      	ldr	r3, [r4, #24]
 8008e54:	60a3      	str	r3, [r4, #8]
 8008e56:	89a3      	ldrh	r3, [r4, #12]
 8008e58:	071a      	lsls	r2, r3, #28
 8008e5a:	d52e      	bpl.n	8008eba <__swbuf_r+0x82>
 8008e5c:	6923      	ldr	r3, [r4, #16]
 8008e5e:	b363      	cbz	r3, 8008eba <__swbuf_r+0x82>
 8008e60:	6923      	ldr	r3, [r4, #16]
 8008e62:	6820      	ldr	r0, [r4, #0]
 8008e64:	1ac0      	subs	r0, r0, r3
 8008e66:	6963      	ldr	r3, [r4, #20]
 8008e68:	b2f6      	uxtb	r6, r6
 8008e6a:	4283      	cmp	r3, r0
 8008e6c:	4637      	mov	r7, r6
 8008e6e:	dc04      	bgt.n	8008e7a <__swbuf_r+0x42>
 8008e70:	4621      	mov	r1, r4
 8008e72:	4628      	mov	r0, r5
 8008e74:	f000 ff6a 	bl	8009d4c <_fflush_r>
 8008e78:	bb28      	cbnz	r0, 8008ec6 <__swbuf_r+0x8e>
 8008e7a:	68a3      	ldr	r3, [r4, #8]
 8008e7c:	3b01      	subs	r3, #1
 8008e7e:	60a3      	str	r3, [r4, #8]
 8008e80:	6823      	ldr	r3, [r4, #0]
 8008e82:	1c5a      	adds	r2, r3, #1
 8008e84:	6022      	str	r2, [r4, #0]
 8008e86:	701e      	strb	r6, [r3, #0]
 8008e88:	6963      	ldr	r3, [r4, #20]
 8008e8a:	3001      	adds	r0, #1
 8008e8c:	4283      	cmp	r3, r0
 8008e8e:	d004      	beq.n	8008e9a <__swbuf_r+0x62>
 8008e90:	89a3      	ldrh	r3, [r4, #12]
 8008e92:	07db      	lsls	r3, r3, #31
 8008e94:	d519      	bpl.n	8008eca <__swbuf_r+0x92>
 8008e96:	2e0a      	cmp	r6, #10
 8008e98:	d117      	bne.n	8008eca <__swbuf_r+0x92>
 8008e9a:	4621      	mov	r1, r4
 8008e9c:	4628      	mov	r0, r5
 8008e9e:	f000 ff55 	bl	8009d4c <_fflush_r>
 8008ea2:	b190      	cbz	r0, 8008eca <__swbuf_r+0x92>
 8008ea4:	e00f      	b.n	8008ec6 <__swbuf_r+0x8e>
 8008ea6:	4b0b      	ldr	r3, [pc, #44]	; (8008ed4 <__swbuf_r+0x9c>)
 8008ea8:	429c      	cmp	r4, r3
 8008eaa:	d101      	bne.n	8008eb0 <__swbuf_r+0x78>
 8008eac:	68ac      	ldr	r4, [r5, #8]
 8008eae:	e7d0      	b.n	8008e52 <__swbuf_r+0x1a>
 8008eb0:	4b09      	ldr	r3, [pc, #36]	; (8008ed8 <__swbuf_r+0xa0>)
 8008eb2:	429c      	cmp	r4, r3
 8008eb4:	bf08      	it	eq
 8008eb6:	68ec      	ldreq	r4, [r5, #12]
 8008eb8:	e7cb      	b.n	8008e52 <__swbuf_r+0x1a>
 8008eba:	4621      	mov	r1, r4
 8008ebc:	4628      	mov	r0, r5
 8008ebe:	f000 f80d 	bl	8008edc <__swsetup_r>
 8008ec2:	2800      	cmp	r0, #0
 8008ec4:	d0cc      	beq.n	8008e60 <__swbuf_r+0x28>
 8008ec6:	f04f 37ff 	mov.w	r7, #4294967295
 8008eca:	4638      	mov	r0, r7
 8008ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ece:	bf00      	nop
 8008ed0:	0800ad64 	.word	0x0800ad64
 8008ed4:	0800ad84 	.word	0x0800ad84
 8008ed8:	0800ad44 	.word	0x0800ad44

08008edc <__swsetup_r>:
 8008edc:	4b32      	ldr	r3, [pc, #200]	; (8008fa8 <__swsetup_r+0xcc>)
 8008ede:	b570      	push	{r4, r5, r6, lr}
 8008ee0:	681d      	ldr	r5, [r3, #0]
 8008ee2:	4606      	mov	r6, r0
 8008ee4:	460c      	mov	r4, r1
 8008ee6:	b125      	cbz	r5, 8008ef2 <__swsetup_r+0x16>
 8008ee8:	69ab      	ldr	r3, [r5, #24]
 8008eea:	b913      	cbnz	r3, 8008ef2 <__swsetup_r+0x16>
 8008eec:	4628      	mov	r0, r5
 8008eee:	f000 ff97 	bl	8009e20 <__sinit>
 8008ef2:	4b2e      	ldr	r3, [pc, #184]	; (8008fac <__swsetup_r+0xd0>)
 8008ef4:	429c      	cmp	r4, r3
 8008ef6:	d10f      	bne.n	8008f18 <__swsetup_r+0x3c>
 8008ef8:	686c      	ldr	r4, [r5, #4]
 8008efa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008efe:	b29a      	uxth	r2, r3
 8008f00:	0715      	lsls	r5, r2, #28
 8008f02:	d42c      	bmi.n	8008f5e <__swsetup_r+0x82>
 8008f04:	06d0      	lsls	r0, r2, #27
 8008f06:	d411      	bmi.n	8008f2c <__swsetup_r+0x50>
 8008f08:	2209      	movs	r2, #9
 8008f0a:	6032      	str	r2, [r6, #0]
 8008f0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f10:	81a3      	strh	r3, [r4, #12]
 8008f12:	f04f 30ff 	mov.w	r0, #4294967295
 8008f16:	e03e      	b.n	8008f96 <__swsetup_r+0xba>
 8008f18:	4b25      	ldr	r3, [pc, #148]	; (8008fb0 <__swsetup_r+0xd4>)
 8008f1a:	429c      	cmp	r4, r3
 8008f1c:	d101      	bne.n	8008f22 <__swsetup_r+0x46>
 8008f1e:	68ac      	ldr	r4, [r5, #8]
 8008f20:	e7eb      	b.n	8008efa <__swsetup_r+0x1e>
 8008f22:	4b24      	ldr	r3, [pc, #144]	; (8008fb4 <__swsetup_r+0xd8>)
 8008f24:	429c      	cmp	r4, r3
 8008f26:	bf08      	it	eq
 8008f28:	68ec      	ldreq	r4, [r5, #12]
 8008f2a:	e7e6      	b.n	8008efa <__swsetup_r+0x1e>
 8008f2c:	0751      	lsls	r1, r2, #29
 8008f2e:	d512      	bpl.n	8008f56 <__swsetup_r+0x7a>
 8008f30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f32:	b141      	cbz	r1, 8008f46 <__swsetup_r+0x6a>
 8008f34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f38:	4299      	cmp	r1, r3
 8008f3a:	d002      	beq.n	8008f42 <__swsetup_r+0x66>
 8008f3c:	4630      	mov	r0, r6
 8008f3e:	f001 fb67 	bl	800a610 <_free_r>
 8008f42:	2300      	movs	r3, #0
 8008f44:	6363      	str	r3, [r4, #52]	; 0x34
 8008f46:	89a3      	ldrh	r3, [r4, #12]
 8008f48:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008f4c:	81a3      	strh	r3, [r4, #12]
 8008f4e:	2300      	movs	r3, #0
 8008f50:	6063      	str	r3, [r4, #4]
 8008f52:	6923      	ldr	r3, [r4, #16]
 8008f54:	6023      	str	r3, [r4, #0]
 8008f56:	89a3      	ldrh	r3, [r4, #12]
 8008f58:	f043 0308 	orr.w	r3, r3, #8
 8008f5c:	81a3      	strh	r3, [r4, #12]
 8008f5e:	6923      	ldr	r3, [r4, #16]
 8008f60:	b94b      	cbnz	r3, 8008f76 <__swsetup_r+0x9a>
 8008f62:	89a3      	ldrh	r3, [r4, #12]
 8008f64:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008f68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f6c:	d003      	beq.n	8008f76 <__swsetup_r+0x9a>
 8008f6e:	4621      	mov	r1, r4
 8008f70:	4630      	mov	r0, r6
 8008f72:	f001 f811 	bl	8009f98 <__smakebuf_r>
 8008f76:	89a2      	ldrh	r2, [r4, #12]
 8008f78:	f012 0301 	ands.w	r3, r2, #1
 8008f7c:	d00c      	beq.n	8008f98 <__swsetup_r+0xbc>
 8008f7e:	2300      	movs	r3, #0
 8008f80:	60a3      	str	r3, [r4, #8]
 8008f82:	6963      	ldr	r3, [r4, #20]
 8008f84:	425b      	negs	r3, r3
 8008f86:	61a3      	str	r3, [r4, #24]
 8008f88:	6923      	ldr	r3, [r4, #16]
 8008f8a:	b953      	cbnz	r3, 8008fa2 <__swsetup_r+0xc6>
 8008f8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f90:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8008f94:	d1ba      	bne.n	8008f0c <__swsetup_r+0x30>
 8008f96:	bd70      	pop	{r4, r5, r6, pc}
 8008f98:	0792      	lsls	r2, r2, #30
 8008f9a:	bf58      	it	pl
 8008f9c:	6963      	ldrpl	r3, [r4, #20]
 8008f9e:	60a3      	str	r3, [r4, #8]
 8008fa0:	e7f2      	b.n	8008f88 <__swsetup_r+0xac>
 8008fa2:	2000      	movs	r0, #0
 8008fa4:	e7f7      	b.n	8008f96 <__swsetup_r+0xba>
 8008fa6:	bf00      	nop
 8008fa8:	2000000c 	.word	0x2000000c
 8008fac:	0800ad64 	.word	0x0800ad64
 8008fb0:	0800ad84 	.word	0x0800ad84
 8008fb4:	0800ad44 	.word	0x0800ad44

08008fb8 <quorem>:
 8008fb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fbc:	6903      	ldr	r3, [r0, #16]
 8008fbe:	690c      	ldr	r4, [r1, #16]
 8008fc0:	42a3      	cmp	r3, r4
 8008fc2:	4680      	mov	r8, r0
 8008fc4:	f2c0 8082 	blt.w	80090cc <quorem+0x114>
 8008fc8:	3c01      	subs	r4, #1
 8008fca:	f101 0714 	add.w	r7, r1, #20
 8008fce:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8008fd2:	f100 0614 	add.w	r6, r0, #20
 8008fd6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008fda:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008fde:	eb06 030c 	add.w	r3, r6, ip
 8008fe2:	3501      	adds	r5, #1
 8008fe4:	eb07 090c 	add.w	r9, r7, ip
 8008fe8:	9301      	str	r3, [sp, #4]
 8008fea:	fbb0 f5f5 	udiv	r5, r0, r5
 8008fee:	b395      	cbz	r5, 8009056 <quorem+0x9e>
 8008ff0:	f04f 0a00 	mov.w	sl, #0
 8008ff4:	4638      	mov	r0, r7
 8008ff6:	46b6      	mov	lr, r6
 8008ff8:	46d3      	mov	fp, sl
 8008ffa:	f850 2b04 	ldr.w	r2, [r0], #4
 8008ffe:	b293      	uxth	r3, r2
 8009000:	fb05 a303 	mla	r3, r5, r3, sl
 8009004:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009008:	b29b      	uxth	r3, r3
 800900a:	ebab 0303 	sub.w	r3, fp, r3
 800900e:	0c12      	lsrs	r2, r2, #16
 8009010:	f8de b000 	ldr.w	fp, [lr]
 8009014:	fb05 a202 	mla	r2, r5, r2, sl
 8009018:	fa13 f38b 	uxtah	r3, r3, fp
 800901c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009020:	fa1f fb82 	uxth.w	fp, r2
 8009024:	f8de 2000 	ldr.w	r2, [lr]
 8009028:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800902c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009030:	b29b      	uxth	r3, r3
 8009032:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009036:	4581      	cmp	r9, r0
 8009038:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800903c:	f84e 3b04 	str.w	r3, [lr], #4
 8009040:	d2db      	bcs.n	8008ffa <quorem+0x42>
 8009042:	f856 300c 	ldr.w	r3, [r6, ip]
 8009046:	b933      	cbnz	r3, 8009056 <quorem+0x9e>
 8009048:	9b01      	ldr	r3, [sp, #4]
 800904a:	3b04      	subs	r3, #4
 800904c:	429e      	cmp	r6, r3
 800904e:	461a      	mov	r2, r3
 8009050:	d330      	bcc.n	80090b4 <quorem+0xfc>
 8009052:	f8c8 4010 	str.w	r4, [r8, #16]
 8009056:	4640      	mov	r0, r8
 8009058:	f001 fa06 	bl	800a468 <__mcmp>
 800905c:	2800      	cmp	r0, #0
 800905e:	db25      	blt.n	80090ac <quorem+0xf4>
 8009060:	3501      	adds	r5, #1
 8009062:	4630      	mov	r0, r6
 8009064:	f04f 0c00 	mov.w	ip, #0
 8009068:	f857 2b04 	ldr.w	r2, [r7], #4
 800906c:	f8d0 e000 	ldr.w	lr, [r0]
 8009070:	b293      	uxth	r3, r2
 8009072:	ebac 0303 	sub.w	r3, ip, r3
 8009076:	0c12      	lsrs	r2, r2, #16
 8009078:	fa13 f38e 	uxtah	r3, r3, lr
 800907c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009080:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009084:	b29b      	uxth	r3, r3
 8009086:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800908a:	45b9      	cmp	r9, r7
 800908c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009090:	f840 3b04 	str.w	r3, [r0], #4
 8009094:	d2e8      	bcs.n	8009068 <quorem+0xb0>
 8009096:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800909a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800909e:	b92a      	cbnz	r2, 80090ac <quorem+0xf4>
 80090a0:	3b04      	subs	r3, #4
 80090a2:	429e      	cmp	r6, r3
 80090a4:	461a      	mov	r2, r3
 80090a6:	d30b      	bcc.n	80090c0 <quorem+0x108>
 80090a8:	f8c8 4010 	str.w	r4, [r8, #16]
 80090ac:	4628      	mov	r0, r5
 80090ae:	b003      	add	sp, #12
 80090b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090b4:	6812      	ldr	r2, [r2, #0]
 80090b6:	3b04      	subs	r3, #4
 80090b8:	2a00      	cmp	r2, #0
 80090ba:	d1ca      	bne.n	8009052 <quorem+0x9a>
 80090bc:	3c01      	subs	r4, #1
 80090be:	e7c5      	b.n	800904c <quorem+0x94>
 80090c0:	6812      	ldr	r2, [r2, #0]
 80090c2:	3b04      	subs	r3, #4
 80090c4:	2a00      	cmp	r2, #0
 80090c6:	d1ef      	bne.n	80090a8 <quorem+0xf0>
 80090c8:	3c01      	subs	r4, #1
 80090ca:	e7ea      	b.n	80090a2 <quorem+0xea>
 80090cc:	2000      	movs	r0, #0
 80090ce:	e7ee      	b.n	80090ae <quorem+0xf6>

080090d0 <_dtoa_r>:
 80090d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090d4:	ec57 6b10 	vmov	r6, r7, d0
 80090d8:	b097      	sub	sp, #92	; 0x5c
 80090da:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80090dc:	9106      	str	r1, [sp, #24]
 80090de:	4604      	mov	r4, r0
 80090e0:	920b      	str	r2, [sp, #44]	; 0x2c
 80090e2:	9312      	str	r3, [sp, #72]	; 0x48
 80090e4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80090e8:	e9cd 6700 	strd	r6, r7, [sp]
 80090ec:	b93d      	cbnz	r5, 80090fe <_dtoa_r+0x2e>
 80090ee:	2010      	movs	r0, #16
 80090f0:	f000 ff92 	bl	800a018 <malloc>
 80090f4:	6260      	str	r0, [r4, #36]	; 0x24
 80090f6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80090fa:	6005      	str	r5, [r0, #0]
 80090fc:	60c5      	str	r5, [r0, #12]
 80090fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009100:	6819      	ldr	r1, [r3, #0]
 8009102:	b151      	cbz	r1, 800911a <_dtoa_r+0x4a>
 8009104:	685a      	ldr	r2, [r3, #4]
 8009106:	604a      	str	r2, [r1, #4]
 8009108:	2301      	movs	r3, #1
 800910a:	4093      	lsls	r3, r2
 800910c:	608b      	str	r3, [r1, #8]
 800910e:	4620      	mov	r0, r4
 8009110:	f000 ffc9 	bl	800a0a6 <_Bfree>
 8009114:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009116:	2200      	movs	r2, #0
 8009118:	601a      	str	r2, [r3, #0]
 800911a:	1e3b      	subs	r3, r7, #0
 800911c:	bfbb      	ittet	lt
 800911e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009122:	9301      	strlt	r3, [sp, #4]
 8009124:	2300      	movge	r3, #0
 8009126:	2201      	movlt	r2, #1
 8009128:	bfac      	ite	ge
 800912a:	f8c8 3000 	strge.w	r3, [r8]
 800912e:	f8c8 2000 	strlt.w	r2, [r8]
 8009132:	4baf      	ldr	r3, [pc, #700]	; (80093f0 <_dtoa_r+0x320>)
 8009134:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009138:	ea33 0308 	bics.w	r3, r3, r8
 800913c:	d114      	bne.n	8009168 <_dtoa_r+0x98>
 800913e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009140:	f242 730f 	movw	r3, #9999	; 0x270f
 8009144:	6013      	str	r3, [r2, #0]
 8009146:	9b00      	ldr	r3, [sp, #0]
 8009148:	b923      	cbnz	r3, 8009154 <_dtoa_r+0x84>
 800914a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800914e:	2800      	cmp	r0, #0
 8009150:	f000 8542 	beq.w	8009bd8 <_dtoa_r+0xb08>
 8009154:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009156:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8009404 <_dtoa_r+0x334>
 800915a:	2b00      	cmp	r3, #0
 800915c:	f000 8544 	beq.w	8009be8 <_dtoa_r+0xb18>
 8009160:	f10b 0303 	add.w	r3, fp, #3
 8009164:	f000 bd3e 	b.w	8009be4 <_dtoa_r+0xb14>
 8009168:	e9dd 6700 	ldrd	r6, r7, [sp]
 800916c:	2200      	movs	r2, #0
 800916e:	2300      	movs	r3, #0
 8009170:	4630      	mov	r0, r6
 8009172:	4639      	mov	r1, r7
 8009174:	f7f7 fca8 	bl	8000ac8 <__aeabi_dcmpeq>
 8009178:	4681      	mov	r9, r0
 800917a:	b168      	cbz	r0, 8009198 <_dtoa_r+0xc8>
 800917c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800917e:	2301      	movs	r3, #1
 8009180:	6013      	str	r3, [r2, #0]
 8009182:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009184:	2b00      	cmp	r3, #0
 8009186:	f000 8524 	beq.w	8009bd2 <_dtoa_r+0xb02>
 800918a:	4b9a      	ldr	r3, [pc, #616]	; (80093f4 <_dtoa_r+0x324>)
 800918c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800918e:	f103 3bff 	add.w	fp, r3, #4294967295
 8009192:	6013      	str	r3, [r2, #0]
 8009194:	f000 bd28 	b.w	8009be8 <_dtoa_r+0xb18>
 8009198:	aa14      	add	r2, sp, #80	; 0x50
 800919a:	a915      	add	r1, sp, #84	; 0x54
 800919c:	ec47 6b10 	vmov	d0, r6, r7
 80091a0:	4620      	mov	r0, r4
 80091a2:	f001 f9d8 	bl	800a556 <__d2b>
 80091a6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80091aa:	9004      	str	r0, [sp, #16]
 80091ac:	2d00      	cmp	r5, #0
 80091ae:	d07c      	beq.n	80092aa <_dtoa_r+0x1da>
 80091b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80091b4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80091b8:	46b2      	mov	sl, r6
 80091ba:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80091be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80091c2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80091c6:	2200      	movs	r2, #0
 80091c8:	4b8b      	ldr	r3, [pc, #556]	; (80093f8 <_dtoa_r+0x328>)
 80091ca:	4650      	mov	r0, sl
 80091cc:	4659      	mov	r1, fp
 80091ce:	f7f7 f85b 	bl	8000288 <__aeabi_dsub>
 80091d2:	a381      	add	r3, pc, #516	; (adr r3, 80093d8 <_dtoa_r+0x308>)
 80091d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091d8:	f7f7 fa0e 	bl	80005f8 <__aeabi_dmul>
 80091dc:	a380      	add	r3, pc, #512	; (adr r3, 80093e0 <_dtoa_r+0x310>)
 80091de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091e2:	f7f7 f853 	bl	800028c <__adddf3>
 80091e6:	4606      	mov	r6, r0
 80091e8:	4628      	mov	r0, r5
 80091ea:	460f      	mov	r7, r1
 80091ec:	f7f7 f99a 	bl	8000524 <__aeabi_i2d>
 80091f0:	a37d      	add	r3, pc, #500	; (adr r3, 80093e8 <_dtoa_r+0x318>)
 80091f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f6:	f7f7 f9ff 	bl	80005f8 <__aeabi_dmul>
 80091fa:	4602      	mov	r2, r0
 80091fc:	460b      	mov	r3, r1
 80091fe:	4630      	mov	r0, r6
 8009200:	4639      	mov	r1, r7
 8009202:	f7f7 f843 	bl	800028c <__adddf3>
 8009206:	4606      	mov	r6, r0
 8009208:	460f      	mov	r7, r1
 800920a:	f7f7 fca5 	bl	8000b58 <__aeabi_d2iz>
 800920e:	2200      	movs	r2, #0
 8009210:	4682      	mov	sl, r0
 8009212:	2300      	movs	r3, #0
 8009214:	4630      	mov	r0, r6
 8009216:	4639      	mov	r1, r7
 8009218:	f7f7 fc60 	bl	8000adc <__aeabi_dcmplt>
 800921c:	b148      	cbz	r0, 8009232 <_dtoa_r+0x162>
 800921e:	4650      	mov	r0, sl
 8009220:	f7f7 f980 	bl	8000524 <__aeabi_i2d>
 8009224:	4632      	mov	r2, r6
 8009226:	463b      	mov	r3, r7
 8009228:	f7f7 fc4e 	bl	8000ac8 <__aeabi_dcmpeq>
 800922c:	b908      	cbnz	r0, 8009232 <_dtoa_r+0x162>
 800922e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009232:	f1ba 0f16 	cmp.w	sl, #22
 8009236:	d859      	bhi.n	80092ec <_dtoa_r+0x21c>
 8009238:	4970      	ldr	r1, [pc, #448]	; (80093fc <_dtoa_r+0x32c>)
 800923a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800923e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009242:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009246:	f7f7 fc67 	bl	8000b18 <__aeabi_dcmpgt>
 800924a:	2800      	cmp	r0, #0
 800924c:	d050      	beq.n	80092f0 <_dtoa_r+0x220>
 800924e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009252:	2300      	movs	r3, #0
 8009254:	930f      	str	r3, [sp, #60]	; 0x3c
 8009256:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009258:	1b5d      	subs	r5, r3, r5
 800925a:	f1b5 0801 	subs.w	r8, r5, #1
 800925e:	bf49      	itett	mi
 8009260:	f1c5 0301 	rsbmi	r3, r5, #1
 8009264:	2300      	movpl	r3, #0
 8009266:	9305      	strmi	r3, [sp, #20]
 8009268:	f04f 0800 	movmi.w	r8, #0
 800926c:	bf58      	it	pl
 800926e:	9305      	strpl	r3, [sp, #20]
 8009270:	f1ba 0f00 	cmp.w	sl, #0
 8009274:	db3e      	blt.n	80092f4 <_dtoa_r+0x224>
 8009276:	2300      	movs	r3, #0
 8009278:	44d0      	add	r8, sl
 800927a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800927e:	9307      	str	r3, [sp, #28]
 8009280:	9b06      	ldr	r3, [sp, #24]
 8009282:	2b09      	cmp	r3, #9
 8009284:	f200 8090 	bhi.w	80093a8 <_dtoa_r+0x2d8>
 8009288:	2b05      	cmp	r3, #5
 800928a:	bfc4      	itt	gt
 800928c:	3b04      	subgt	r3, #4
 800928e:	9306      	strgt	r3, [sp, #24]
 8009290:	9b06      	ldr	r3, [sp, #24]
 8009292:	f1a3 0302 	sub.w	r3, r3, #2
 8009296:	bfcc      	ite	gt
 8009298:	2500      	movgt	r5, #0
 800929a:	2501      	movle	r5, #1
 800929c:	2b03      	cmp	r3, #3
 800929e:	f200 808f 	bhi.w	80093c0 <_dtoa_r+0x2f0>
 80092a2:	e8df f003 	tbb	[pc, r3]
 80092a6:	7f7d      	.short	0x7f7d
 80092a8:	7131      	.short	0x7131
 80092aa:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80092ae:	441d      	add	r5, r3
 80092b0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80092b4:	2820      	cmp	r0, #32
 80092b6:	dd13      	ble.n	80092e0 <_dtoa_r+0x210>
 80092b8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80092bc:	9b00      	ldr	r3, [sp, #0]
 80092be:	fa08 f800 	lsl.w	r8, r8, r0
 80092c2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80092c6:	fa23 f000 	lsr.w	r0, r3, r0
 80092ca:	ea48 0000 	orr.w	r0, r8, r0
 80092ce:	f7f7 f919 	bl	8000504 <__aeabi_ui2d>
 80092d2:	2301      	movs	r3, #1
 80092d4:	4682      	mov	sl, r0
 80092d6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80092da:	3d01      	subs	r5, #1
 80092dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80092de:	e772      	b.n	80091c6 <_dtoa_r+0xf6>
 80092e0:	9b00      	ldr	r3, [sp, #0]
 80092e2:	f1c0 0020 	rsb	r0, r0, #32
 80092e6:	fa03 f000 	lsl.w	r0, r3, r0
 80092ea:	e7f0      	b.n	80092ce <_dtoa_r+0x1fe>
 80092ec:	2301      	movs	r3, #1
 80092ee:	e7b1      	b.n	8009254 <_dtoa_r+0x184>
 80092f0:	900f      	str	r0, [sp, #60]	; 0x3c
 80092f2:	e7b0      	b.n	8009256 <_dtoa_r+0x186>
 80092f4:	9b05      	ldr	r3, [sp, #20]
 80092f6:	eba3 030a 	sub.w	r3, r3, sl
 80092fa:	9305      	str	r3, [sp, #20]
 80092fc:	f1ca 0300 	rsb	r3, sl, #0
 8009300:	9307      	str	r3, [sp, #28]
 8009302:	2300      	movs	r3, #0
 8009304:	930e      	str	r3, [sp, #56]	; 0x38
 8009306:	e7bb      	b.n	8009280 <_dtoa_r+0x1b0>
 8009308:	2301      	movs	r3, #1
 800930a:	930a      	str	r3, [sp, #40]	; 0x28
 800930c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800930e:	2b00      	cmp	r3, #0
 8009310:	dd59      	ble.n	80093c6 <_dtoa_r+0x2f6>
 8009312:	9302      	str	r3, [sp, #8]
 8009314:	4699      	mov	r9, r3
 8009316:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009318:	2200      	movs	r2, #0
 800931a:	6072      	str	r2, [r6, #4]
 800931c:	2204      	movs	r2, #4
 800931e:	f102 0014 	add.w	r0, r2, #20
 8009322:	4298      	cmp	r0, r3
 8009324:	6871      	ldr	r1, [r6, #4]
 8009326:	d953      	bls.n	80093d0 <_dtoa_r+0x300>
 8009328:	4620      	mov	r0, r4
 800932a:	f000 fe88 	bl	800a03e <_Balloc>
 800932e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009330:	6030      	str	r0, [r6, #0]
 8009332:	f1b9 0f0e 	cmp.w	r9, #14
 8009336:	f8d3 b000 	ldr.w	fp, [r3]
 800933a:	f200 80e6 	bhi.w	800950a <_dtoa_r+0x43a>
 800933e:	2d00      	cmp	r5, #0
 8009340:	f000 80e3 	beq.w	800950a <_dtoa_r+0x43a>
 8009344:	ed9d 7b00 	vldr	d7, [sp]
 8009348:	f1ba 0f00 	cmp.w	sl, #0
 800934c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8009350:	dd74      	ble.n	800943c <_dtoa_r+0x36c>
 8009352:	4a2a      	ldr	r2, [pc, #168]	; (80093fc <_dtoa_r+0x32c>)
 8009354:	f00a 030f 	and.w	r3, sl, #15
 8009358:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800935c:	ed93 7b00 	vldr	d7, [r3]
 8009360:	ea4f 162a 	mov.w	r6, sl, asr #4
 8009364:	06f0      	lsls	r0, r6, #27
 8009366:	ed8d 7b08 	vstr	d7, [sp, #32]
 800936a:	d565      	bpl.n	8009438 <_dtoa_r+0x368>
 800936c:	4b24      	ldr	r3, [pc, #144]	; (8009400 <_dtoa_r+0x330>)
 800936e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009372:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009376:	f7f7 fa69 	bl	800084c <__aeabi_ddiv>
 800937a:	e9cd 0100 	strd	r0, r1, [sp]
 800937e:	f006 060f 	and.w	r6, r6, #15
 8009382:	2503      	movs	r5, #3
 8009384:	4f1e      	ldr	r7, [pc, #120]	; (8009400 <_dtoa_r+0x330>)
 8009386:	e04c      	b.n	8009422 <_dtoa_r+0x352>
 8009388:	2301      	movs	r3, #1
 800938a:	930a      	str	r3, [sp, #40]	; 0x28
 800938c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800938e:	4453      	add	r3, sl
 8009390:	f103 0901 	add.w	r9, r3, #1
 8009394:	9302      	str	r3, [sp, #8]
 8009396:	464b      	mov	r3, r9
 8009398:	2b01      	cmp	r3, #1
 800939a:	bfb8      	it	lt
 800939c:	2301      	movlt	r3, #1
 800939e:	e7ba      	b.n	8009316 <_dtoa_r+0x246>
 80093a0:	2300      	movs	r3, #0
 80093a2:	e7b2      	b.n	800930a <_dtoa_r+0x23a>
 80093a4:	2300      	movs	r3, #0
 80093a6:	e7f0      	b.n	800938a <_dtoa_r+0x2ba>
 80093a8:	2501      	movs	r5, #1
 80093aa:	2300      	movs	r3, #0
 80093ac:	9306      	str	r3, [sp, #24]
 80093ae:	950a      	str	r5, [sp, #40]	; 0x28
 80093b0:	f04f 33ff 	mov.w	r3, #4294967295
 80093b4:	9302      	str	r3, [sp, #8]
 80093b6:	4699      	mov	r9, r3
 80093b8:	2200      	movs	r2, #0
 80093ba:	2312      	movs	r3, #18
 80093bc:	920b      	str	r2, [sp, #44]	; 0x2c
 80093be:	e7aa      	b.n	8009316 <_dtoa_r+0x246>
 80093c0:	2301      	movs	r3, #1
 80093c2:	930a      	str	r3, [sp, #40]	; 0x28
 80093c4:	e7f4      	b.n	80093b0 <_dtoa_r+0x2e0>
 80093c6:	2301      	movs	r3, #1
 80093c8:	9302      	str	r3, [sp, #8]
 80093ca:	4699      	mov	r9, r3
 80093cc:	461a      	mov	r2, r3
 80093ce:	e7f5      	b.n	80093bc <_dtoa_r+0x2ec>
 80093d0:	3101      	adds	r1, #1
 80093d2:	6071      	str	r1, [r6, #4]
 80093d4:	0052      	lsls	r2, r2, #1
 80093d6:	e7a2      	b.n	800931e <_dtoa_r+0x24e>
 80093d8:	636f4361 	.word	0x636f4361
 80093dc:	3fd287a7 	.word	0x3fd287a7
 80093e0:	8b60c8b3 	.word	0x8b60c8b3
 80093e4:	3fc68a28 	.word	0x3fc68a28
 80093e8:	509f79fb 	.word	0x509f79fb
 80093ec:	3fd34413 	.word	0x3fd34413
 80093f0:	7ff00000 	.word	0x7ff00000
 80093f4:	0800ad11 	.word	0x0800ad11
 80093f8:	3ff80000 	.word	0x3ff80000
 80093fc:	0800add0 	.word	0x0800add0
 8009400:	0800ada8 	.word	0x0800ada8
 8009404:	0800ad3d 	.word	0x0800ad3d
 8009408:	07f1      	lsls	r1, r6, #31
 800940a:	d508      	bpl.n	800941e <_dtoa_r+0x34e>
 800940c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009410:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009414:	f7f7 f8f0 	bl	80005f8 <__aeabi_dmul>
 8009418:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800941c:	3501      	adds	r5, #1
 800941e:	1076      	asrs	r6, r6, #1
 8009420:	3708      	adds	r7, #8
 8009422:	2e00      	cmp	r6, #0
 8009424:	d1f0      	bne.n	8009408 <_dtoa_r+0x338>
 8009426:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800942a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800942e:	f7f7 fa0d 	bl	800084c <__aeabi_ddiv>
 8009432:	e9cd 0100 	strd	r0, r1, [sp]
 8009436:	e01a      	b.n	800946e <_dtoa_r+0x39e>
 8009438:	2502      	movs	r5, #2
 800943a:	e7a3      	b.n	8009384 <_dtoa_r+0x2b4>
 800943c:	f000 80a0 	beq.w	8009580 <_dtoa_r+0x4b0>
 8009440:	f1ca 0600 	rsb	r6, sl, #0
 8009444:	4b9f      	ldr	r3, [pc, #636]	; (80096c4 <_dtoa_r+0x5f4>)
 8009446:	4fa0      	ldr	r7, [pc, #640]	; (80096c8 <_dtoa_r+0x5f8>)
 8009448:	f006 020f 	and.w	r2, r6, #15
 800944c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009454:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009458:	f7f7 f8ce 	bl	80005f8 <__aeabi_dmul>
 800945c:	e9cd 0100 	strd	r0, r1, [sp]
 8009460:	1136      	asrs	r6, r6, #4
 8009462:	2300      	movs	r3, #0
 8009464:	2502      	movs	r5, #2
 8009466:	2e00      	cmp	r6, #0
 8009468:	d17f      	bne.n	800956a <_dtoa_r+0x49a>
 800946a:	2b00      	cmp	r3, #0
 800946c:	d1e1      	bne.n	8009432 <_dtoa_r+0x362>
 800946e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009470:	2b00      	cmp	r3, #0
 8009472:	f000 8087 	beq.w	8009584 <_dtoa_r+0x4b4>
 8009476:	e9dd 6700 	ldrd	r6, r7, [sp]
 800947a:	2200      	movs	r2, #0
 800947c:	4b93      	ldr	r3, [pc, #588]	; (80096cc <_dtoa_r+0x5fc>)
 800947e:	4630      	mov	r0, r6
 8009480:	4639      	mov	r1, r7
 8009482:	f7f7 fb2b 	bl	8000adc <__aeabi_dcmplt>
 8009486:	2800      	cmp	r0, #0
 8009488:	d07c      	beq.n	8009584 <_dtoa_r+0x4b4>
 800948a:	f1b9 0f00 	cmp.w	r9, #0
 800948e:	d079      	beq.n	8009584 <_dtoa_r+0x4b4>
 8009490:	9b02      	ldr	r3, [sp, #8]
 8009492:	2b00      	cmp	r3, #0
 8009494:	dd35      	ble.n	8009502 <_dtoa_r+0x432>
 8009496:	f10a 33ff 	add.w	r3, sl, #4294967295
 800949a:	9308      	str	r3, [sp, #32]
 800949c:	4639      	mov	r1, r7
 800949e:	2200      	movs	r2, #0
 80094a0:	4b8b      	ldr	r3, [pc, #556]	; (80096d0 <_dtoa_r+0x600>)
 80094a2:	4630      	mov	r0, r6
 80094a4:	f7f7 f8a8 	bl	80005f8 <__aeabi_dmul>
 80094a8:	e9cd 0100 	strd	r0, r1, [sp]
 80094ac:	9f02      	ldr	r7, [sp, #8]
 80094ae:	3501      	adds	r5, #1
 80094b0:	4628      	mov	r0, r5
 80094b2:	f7f7 f837 	bl	8000524 <__aeabi_i2d>
 80094b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80094ba:	f7f7 f89d 	bl	80005f8 <__aeabi_dmul>
 80094be:	2200      	movs	r2, #0
 80094c0:	4b84      	ldr	r3, [pc, #528]	; (80096d4 <_dtoa_r+0x604>)
 80094c2:	f7f6 fee3 	bl	800028c <__adddf3>
 80094c6:	4605      	mov	r5, r0
 80094c8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80094cc:	2f00      	cmp	r7, #0
 80094ce:	d15d      	bne.n	800958c <_dtoa_r+0x4bc>
 80094d0:	2200      	movs	r2, #0
 80094d2:	4b81      	ldr	r3, [pc, #516]	; (80096d8 <_dtoa_r+0x608>)
 80094d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80094d8:	f7f6 fed6 	bl	8000288 <__aeabi_dsub>
 80094dc:	462a      	mov	r2, r5
 80094de:	4633      	mov	r3, r6
 80094e0:	e9cd 0100 	strd	r0, r1, [sp]
 80094e4:	f7f7 fb18 	bl	8000b18 <__aeabi_dcmpgt>
 80094e8:	2800      	cmp	r0, #0
 80094ea:	f040 8288 	bne.w	80099fe <_dtoa_r+0x92e>
 80094ee:	462a      	mov	r2, r5
 80094f0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80094f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80094f8:	f7f7 faf0 	bl	8000adc <__aeabi_dcmplt>
 80094fc:	2800      	cmp	r0, #0
 80094fe:	f040 827c 	bne.w	80099fa <_dtoa_r+0x92a>
 8009502:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009506:	e9cd 2300 	strd	r2, r3, [sp]
 800950a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800950c:	2b00      	cmp	r3, #0
 800950e:	f2c0 8150 	blt.w	80097b2 <_dtoa_r+0x6e2>
 8009512:	f1ba 0f0e 	cmp.w	sl, #14
 8009516:	f300 814c 	bgt.w	80097b2 <_dtoa_r+0x6e2>
 800951a:	4b6a      	ldr	r3, [pc, #424]	; (80096c4 <_dtoa_r+0x5f4>)
 800951c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009520:	ed93 7b00 	vldr	d7, [r3]
 8009524:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009526:	2b00      	cmp	r3, #0
 8009528:	ed8d 7b02 	vstr	d7, [sp, #8]
 800952c:	f280 80d8 	bge.w	80096e0 <_dtoa_r+0x610>
 8009530:	f1b9 0f00 	cmp.w	r9, #0
 8009534:	f300 80d4 	bgt.w	80096e0 <_dtoa_r+0x610>
 8009538:	f040 825e 	bne.w	80099f8 <_dtoa_r+0x928>
 800953c:	2200      	movs	r2, #0
 800953e:	4b66      	ldr	r3, [pc, #408]	; (80096d8 <_dtoa_r+0x608>)
 8009540:	ec51 0b17 	vmov	r0, r1, d7
 8009544:	f7f7 f858 	bl	80005f8 <__aeabi_dmul>
 8009548:	e9dd 2300 	ldrd	r2, r3, [sp]
 800954c:	f7f7 fada 	bl	8000b04 <__aeabi_dcmpge>
 8009550:	464f      	mov	r7, r9
 8009552:	464e      	mov	r6, r9
 8009554:	2800      	cmp	r0, #0
 8009556:	f040 8234 	bne.w	80099c2 <_dtoa_r+0x8f2>
 800955a:	2331      	movs	r3, #49	; 0x31
 800955c:	f10b 0501 	add.w	r5, fp, #1
 8009560:	f88b 3000 	strb.w	r3, [fp]
 8009564:	f10a 0a01 	add.w	sl, sl, #1
 8009568:	e22f      	b.n	80099ca <_dtoa_r+0x8fa>
 800956a:	07f2      	lsls	r2, r6, #31
 800956c:	d505      	bpl.n	800957a <_dtoa_r+0x4aa>
 800956e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009572:	f7f7 f841 	bl	80005f8 <__aeabi_dmul>
 8009576:	3501      	adds	r5, #1
 8009578:	2301      	movs	r3, #1
 800957a:	1076      	asrs	r6, r6, #1
 800957c:	3708      	adds	r7, #8
 800957e:	e772      	b.n	8009466 <_dtoa_r+0x396>
 8009580:	2502      	movs	r5, #2
 8009582:	e774      	b.n	800946e <_dtoa_r+0x39e>
 8009584:	f8cd a020 	str.w	sl, [sp, #32]
 8009588:	464f      	mov	r7, r9
 800958a:	e791      	b.n	80094b0 <_dtoa_r+0x3e0>
 800958c:	4b4d      	ldr	r3, [pc, #308]	; (80096c4 <_dtoa_r+0x5f4>)
 800958e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009592:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8009596:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009598:	2b00      	cmp	r3, #0
 800959a:	d047      	beq.n	800962c <_dtoa_r+0x55c>
 800959c:	4602      	mov	r2, r0
 800959e:	460b      	mov	r3, r1
 80095a0:	2000      	movs	r0, #0
 80095a2:	494e      	ldr	r1, [pc, #312]	; (80096dc <_dtoa_r+0x60c>)
 80095a4:	f7f7 f952 	bl	800084c <__aeabi_ddiv>
 80095a8:	462a      	mov	r2, r5
 80095aa:	4633      	mov	r3, r6
 80095ac:	f7f6 fe6c 	bl	8000288 <__aeabi_dsub>
 80095b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80095b4:	465d      	mov	r5, fp
 80095b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80095ba:	f7f7 facd 	bl	8000b58 <__aeabi_d2iz>
 80095be:	4606      	mov	r6, r0
 80095c0:	f7f6 ffb0 	bl	8000524 <__aeabi_i2d>
 80095c4:	4602      	mov	r2, r0
 80095c6:	460b      	mov	r3, r1
 80095c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80095cc:	f7f6 fe5c 	bl	8000288 <__aeabi_dsub>
 80095d0:	3630      	adds	r6, #48	; 0x30
 80095d2:	f805 6b01 	strb.w	r6, [r5], #1
 80095d6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80095da:	e9cd 0100 	strd	r0, r1, [sp]
 80095de:	f7f7 fa7d 	bl	8000adc <__aeabi_dcmplt>
 80095e2:	2800      	cmp	r0, #0
 80095e4:	d163      	bne.n	80096ae <_dtoa_r+0x5de>
 80095e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80095ea:	2000      	movs	r0, #0
 80095ec:	4937      	ldr	r1, [pc, #220]	; (80096cc <_dtoa_r+0x5fc>)
 80095ee:	f7f6 fe4b 	bl	8000288 <__aeabi_dsub>
 80095f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80095f6:	f7f7 fa71 	bl	8000adc <__aeabi_dcmplt>
 80095fa:	2800      	cmp	r0, #0
 80095fc:	f040 80b7 	bne.w	800976e <_dtoa_r+0x69e>
 8009600:	eba5 030b 	sub.w	r3, r5, fp
 8009604:	429f      	cmp	r7, r3
 8009606:	f77f af7c 	ble.w	8009502 <_dtoa_r+0x432>
 800960a:	2200      	movs	r2, #0
 800960c:	4b30      	ldr	r3, [pc, #192]	; (80096d0 <_dtoa_r+0x600>)
 800960e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009612:	f7f6 fff1 	bl	80005f8 <__aeabi_dmul>
 8009616:	2200      	movs	r2, #0
 8009618:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800961c:	4b2c      	ldr	r3, [pc, #176]	; (80096d0 <_dtoa_r+0x600>)
 800961e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009622:	f7f6 ffe9 	bl	80005f8 <__aeabi_dmul>
 8009626:	e9cd 0100 	strd	r0, r1, [sp]
 800962a:	e7c4      	b.n	80095b6 <_dtoa_r+0x4e6>
 800962c:	462a      	mov	r2, r5
 800962e:	4633      	mov	r3, r6
 8009630:	f7f6 ffe2 	bl	80005f8 <__aeabi_dmul>
 8009634:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009638:	eb0b 0507 	add.w	r5, fp, r7
 800963c:	465e      	mov	r6, fp
 800963e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009642:	f7f7 fa89 	bl	8000b58 <__aeabi_d2iz>
 8009646:	4607      	mov	r7, r0
 8009648:	f7f6 ff6c 	bl	8000524 <__aeabi_i2d>
 800964c:	3730      	adds	r7, #48	; 0x30
 800964e:	4602      	mov	r2, r0
 8009650:	460b      	mov	r3, r1
 8009652:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009656:	f7f6 fe17 	bl	8000288 <__aeabi_dsub>
 800965a:	f806 7b01 	strb.w	r7, [r6], #1
 800965e:	42ae      	cmp	r6, r5
 8009660:	e9cd 0100 	strd	r0, r1, [sp]
 8009664:	f04f 0200 	mov.w	r2, #0
 8009668:	d126      	bne.n	80096b8 <_dtoa_r+0x5e8>
 800966a:	4b1c      	ldr	r3, [pc, #112]	; (80096dc <_dtoa_r+0x60c>)
 800966c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009670:	f7f6 fe0c 	bl	800028c <__adddf3>
 8009674:	4602      	mov	r2, r0
 8009676:	460b      	mov	r3, r1
 8009678:	e9dd 0100 	ldrd	r0, r1, [sp]
 800967c:	f7f7 fa4c 	bl	8000b18 <__aeabi_dcmpgt>
 8009680:	2800      	cmp	r0, #0
 8009682:	d174      	bne.n	800976e <_dtoa_r+0x69e>
 8009684:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009688:	2000      	movs	r0, #0
 800968a:	4914      	ldr	r1, [pc, #80]	; (80096dc <_dtoa_r+0x60c>)
 800968c:	f7f6 fdfc 	bl	8000288 <__aeabi_dsub>
 8009690:	4602      	mov	r2, r0
 8009692:	460b      	mov	r3, r1
 8009694:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009698:	f7f7 fa20 	bl	8000adc <__aeabi_dcmplt>
 800969c:	2800      	cmp	r0, #0
 800969e:	f43f af30 	beq.w	8009502 <_dtoa_r+0x432>
 80096a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80096a6:	2b30      	cmp	r3, #48	; 0x30
 80096a8:	f105 32ff 	add.w	r2, r5, #4294967295
 80096ac:	d002      	beq.n	80096b4 <_dtoa_r+0x5e4>
 80096ae:	f8dd a020 	ldr.w	sl, [sp, #32]
 80096b2:	e04a      	b.n	800974a <_dtoa_r+0x67a>
 80096b4:	4615      	mov	r5, r2
 80096b6:	e7f4      	b.n	80096a2 <_dtoa_r+0x5d2>
 80096b8:	4b05      	ldr	r3, [pc, #20]	; (80096d0 <_dtoa_r+0x600>)
 80096ba:	f7f6 ff9d 	bl	80005f8 <__aeabi_dmul>
 80096be:	e9cd 0100 	strd	r0, r1, [sp]
 80096c2:	e7bc      	b.n	800963e <_dtoa_r+0x56e>
 80096c4:	0800add0 	.word	0x0800add0
 80096c8:	0800ada8 	.word	0x0800ada8
 80096cc:	3ff00000 	.word	0x3ff00000
 80096d0:	40240000 	.word	0x40240000
 80096d4:	401c0000 	.word	0x401c0000
 80096d8:	40140000 	.word	0x40140000
 80096dc:	3fe00000 	.word	0x3fe00000
 80096e0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80096e4:	465d      	mov	r5, fp
 80096e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80096ea:	4630      	mov	r0, r6
 80096ec:	4639      	mov	r1, r7
 80096ee:	f7f7 f8ad 	bl	800084c <__aeabi_ddiv>
 80096f2:	f7f7 fa31 	bl	8000b58 <__aeabi_d2iz>
 80096f6:	4680      	mov	r8, r0
 80096f8:	f7f6 ff14 	bl	8000524 <__aeabi_i2d>
 80096fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009700:	f7f6 ff7a 	bl	80005f8 <__aeabi_dmul>
 8009704:	4602      	mov	r2, r0
 8009706:	460b      	mov	r3, r1
 8009708:	4630      	mov	r0, r6
 800970a:	4639      	mov	r1, r7
 800970c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8009710:	f7f6 fdba 	bl	8000288 <__aeabi_dsub>
 8009714:	f805 6b01 	strb.w	r6, [r5], #1
 8009718:	eba5 060b 	sub.w	r6, r5, fp
 800971c:	45b1      	cmp	r9, r6
 800971e:	4602      	mov	r2, r0
 8009720:	460b      	mov	r3, r1
 8009722:	d139      	bne.n	8009798 <_dtoa_r+0x6c8>
 8009724:	f7f6 fdb2 	bl	800028c <__adddf3>
 8009728:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800972c:	4606      	mov	r6, r0
 800972e:	460f      	mov	r7, r1
 8009730:	f7f7 f9f2 	bl	8000b18 <__aeabi_dcmpgt>
 8009734:	b9c8      	cbnz	r0, 800976a <_dtoa_r+0x69a>
 8009736:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800973a:	4630      	mov	r0, r6
 800973c:	4639      	mov	r1, r7
 800973e:	f7f7 f9c3 	bl	8000ac8 <__aeabi_dcmpeq>
 8009742:	b110      	cbz	r0, 800974a <_dtoa_r+0x67a>
 8009744:	f018 0f01 	tst.w	r8, #1
 8009748:	d10f      	bne.n	800976a <_dtoa_r+0x69a>
 800974a:	9904      	ldr	r1, [sp, #16]
 800974c:	4620      	mov	r0, r4
 800974e:	f000 fcaa 	bl	800a0a6 <_Bfree>
 8009752:	2300      	movs	r3, #0
 8009754:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009756:	702b      	strb	r3, [r5, #0]
 8009758:	f10a 0301 	add.w	r3, sl, #1
 800975c:	6013      	str	r3, [r2, #0]
 800975e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009760:	2b00      	cmp	r3, #0
 8009762:	f000 8241 	beq.w	8009be8 <_dtoa_r+0xb18>
 8009766:	601d      	str	r5, [r3, #0]
 8009768:	e23e      	b.n	8009be8 <_dtoa_r+0xb18>
 800976a:	f8cd a020 	str.w	sl, [sp, #32]
 800976e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009772:	2a39      	cmp	r2, #57	; 0x39
 8009774:	f105 33ff 	add.w	r3, r5, #4294967295
 8009778:	d108      	bne.n	800978c <_dtoa_r+0x6bc>
 800977a:	459b      	cmp	fp, r3
 800977c:	d10a      	bne.n	8009794 <_dtoa_r+0x6c4>
 800977e:	9b08      	ldr	r3, [sp, #32]
 8009780:	3301      	adds	r3, #1
 8009782:	9308      	str	r3, [sp, #32]
 8009784:	2330      	movs	r3, #48	; 0x30
 8009786:	f88b 3000 	strb.w	r3, [fp]
 800978a:	465b      	mov	r3, fp
 800978c:	781a      	ldrb	r2, [r3, #0]
 800978e:	3201      	adds	r2, #1
 8009790:	701a      	strb	r2, [r3, #0]
 8009792:	e78c      	b.n	80096ae <_dtoa_r+0x5de>
 8009794:	461d      	mov	r5, r3
 8009796:	e7ea      	b.n	800976e <_dtoa_r+0x69e>
 8009798:	2200      	movs	r2, #0
 800979a:	4b9b      	ldr	r3, [pc, #620]	; (8009a08 <_dtoa_r+0x938>)
 800979c:	f7f6 ff2c 	bl	80005f8 <__aeabi_dmul>
 80097a0:	2200      	movs	r2, #0
 80097a2:	2300      	movs	r3, #0
 80097a4:	4606      	mov	r6, r0
 80097a6:	460f      	mov	r7, r1
 80097a8:	f7f7 f98e 	bl	8000ac8 <__aeabi_dcmpeq>
 80097ac:	2800      	cmp	r0, #0
 80097ae:	d09a      	beq.n	80096e6 <_dtoa_r+0x616>
 80097b0:	e7cb      	b.n	800974a <_dtoa_r+0x67a>
 80097b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80097b4:	2a00      	cmp	r2, #0
 80097b6:	f000 808b 	beq.w	80098d0 <_dtoa_r+0x800>
 80097ba:	9a06      	ldr	r2, [sp, #24]
 80097bc:	2a01      	cmp	r2, #1
 80097be:	dc6e      	bgt.n	800989e <_dtoa_r+0x7ce>
 80097c0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80097c2:	2a00      	cmp	r2, #0
 80097c4:	d067      	beq.n	8009896 <_dtoa_r+0x7c6>
 80097c6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80097ca:	9f07      	ldr	r7, [sp, #28]
 80097cc:	9d05      	ldr	r5, [sp, #20]
 80097ce:	9a05      	ldr	r2, [sp, #20]
 80097d0:	2101      	movs	r1, #1
 80097d2:	441a      	add	r2, r3
 80097d4:	4620      	mov	r0, r4
 80097d6:	9205      	str	r2, [sp, #20]
 80097d8:	4498      	add	r8, r3
 80097da:	f000 fd04 	bl	800a1e6 <__i2b>
 80097de:	4606      	mov	r6, r0
 80097e0:	2d00      	cmp	r5, #0
 80097e2:	dd0c      	ble.n	80097fe <_dtoa_r+0x72e>
 80097e4:	f1b8 0f00 	cmp.w	r8, #0
 80097e8:	dd09      	ble.n	80097fe <_dtoa_r+0x72e>
 80097ea:	4545      	cmp	r5, r8
 80097ec:	9a05      	ldr	r2, [sp, #20]
 80097ee:	462b      	mov	r3, r5
 80097f0:	bfa8      	it	ge
 80097f2:	4643      	movge	r3, r8
 80097f4:	1ad2      	subs	r2, r2, r3
 80097f6:	9205      	str	r2, [sp, #20]
 80097f8:	1aed      	subs	r5, r5, r3
 80097fa:	eba8 0803 	sub.w	r8, r8, r3
 80097fe:	9b07      	ldr	r3, [sp, #28]
 8009800:	b1eb      	cbz	r3, 800983e <_dtoa_r+0x76e>
 8009802:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009804:	2b00      	cmp	r3, #0
 8009806:	d067      	beq.n	80098d8 <_dtoa_r+0x808>
 8009808:	b18f      	cbz	r7, 800982e <_dtoa_r+0x75e>
 800980a:	4631      	mov	r1, r6
 800980c:	463a      	mov	r2, r7
 800980e:	4620      	mov	r0, r4
 8009810:	f000 fd88 	bl	800a324 <__pow5mult>
 8009814:	9a04      	ldr	r2, [sp, #16]
 8009816:	4601      	mov	r1, r0
 8009818:	4606      	mov	r6, r0
 800981a:	4620      	mov	r0, r4
 800981c:	f000 fcec 	bl	800a1f8 <__multiply>
 8009820:	9904      	ldr	r1, [sp, #16]
 8009822:	9008      	str	r0, [sp, #32]
 8009824:	4620      	mov	r0, r4
 8009826:	f000 fc3e 	bl	800a0a6 <_Bfree>
 800982a:	9b08      	ldr	r3, [sp, #32]
 800982c:	9304      	str	r3, [sp, #16]
 800982e:	9b07      	ldr	r3, [sp, #28]
 8009830:	1bda      	subs	r2, r3, r7
 8009832:	d004      	beq.n	800983e <_dtoa_r+0x76e>
 8009834:	9904      	ldr	r1, [sp, #16]
 8009836:	4620      	mov	r0, r4
 8009838:	f000 fd74 	bl	800a324 <__pow5mult>
 800983c:	9004      	str	r0, [sp, #16]
 800983e:	2101      	movs	r1, #1
 8009840:	4620      	mov	r0, r4
 8009842:	f000 fcd0 	bl	800a1e6 <__i2b>
 8009846:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009848:	4607      	mov	r7, r0
 800984a:	2b00      	cmp	r3, #0
 800984c:	f000 81d0 	beq.w	8009bf0 <_dtoa_r+0xb20>
 8009850:	461a      	mov	r2, r3
 8009852:	4601      	mov	r1, r0
 8009854:	4620      	mov	r0, r4
 8009856:	f000 fd65 	bl	800a324 <__pow5mult>
 800985a:	9b06      	ldr	r3, [sp, #24]
 800985c:	2b01      	cmp	r3, #1
 800985e:	4607      	mov	r7, r0
 8009860:	dc40      	bgt.n	80098e4 <_dtoa_r+0x814>
 8009862:	9b00      	ldr	r3, [sp, #0]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d139      	bne.n	80098dc <_dtoa_r+0x80c>
 8009868:	9b01      	ldr	r3, [sp, #4]
 800986a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800986e:	2b00      	cmp	r3, #0
 8009870:	d136      	bne.n	80098e0 <_dtoa_r+0x810>
 8009872:	9b01      	ldr	r3, [sp, #4]
 8009874:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009878:	0d1b      	lsrs	r3, r3, #20
 800987a:	051b      	lsls	r3, r3, #20
 800987c:	b12b      	cbz	r3, 800988a <_dtoa_r+0x7ba>
 800987e:	9b05      	ldr	r3, [sp, #20]
 8009880:	3301      	adds	r3, #1
 8009882:	9305      	str	r3, [sp, #20]
 8009884:	f108 0801 	add.w	r8, r8, #1
 8009888:	2301      	movs	r3, #1
 800988a:	9307      	str	r3, [sp, #28]
 800988c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800988e:	2b00      	cmp	r3, #0
 8009890:	d12a      	bne.n	80098e8 <_dtoa_r+0x818>
 8009892:	2001      	movs	r0, #1
 8009894:	e030      	b.n	80098f8 <_dtoa_r+0x828>
 8009896:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009898:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800989c:	e795      	b.n	80097ca <_dtoa_r+0x6fa>
 800989e:	9b07      	ldr	r3, [sp, #28]
 80098a0:	f109 37ff 	add.w	r7, r9, #4294967295
 80098a4:	42bb      	cmp	r3, r7
 80098a6:	bfbf      	itttt	lt
 80098a8:	9b07      	ldrlt	r3, [sp, #28]
 80098aa:	9707      	strlt	r7, [sp, #28]
 80098ac:	1afa      	sublt	r2, r7, r3
 80098ae:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80098b0:	bfbb      	ittet	lt
 80098b2:	189b      	addlt	r3, r3, r2
 80098b4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80098b6:	1bdf      	subge	r7, r3, r7
 80098b8:	2700      	movlt	r7, #0
 80098ba:	f1b9 0f00 	cmp.w	r9, #0
 80098be:	bfb5      	itete	lt
 80098c0:	9b05      	ldrlt	r3, [sp, #20]
 80098c2:	9d05      	ldrge	r5, [sp, #20]
 80098c4:	eba3 0509 	sublt.w	r5, r3, r9
 80098c8:	464b      	movge	r3, r9
 80098ca:	bfb8      	it	lt
 80098cc:	2300      	movlt	r3, #0
 80098ce:	e77e      	b.n	80097ce <_dtoa_r+0x6fe>
 80098d0:	9f07      	ldr	r7, [sp, #28]
 80098d2:	9d05      	ldr	r5, [sp, #20]
 80098d4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80098d6:	e783      	b.n	80097e0 <_dtoa_r+0x710>
 80098d8:	9a07      	ldr	r2, [sp, #28]
 80098da:	e7ab      	b.n	8009834 <_dtoa_r+0x764>
 80098dc:	2300      	movs	r3, #0
 80098de:	e7d4      	b.n	800988a <_dtoa_r+0x7ba>
 80098e0:	9b00      	ldr	r3, [sp, #0]
 80098e2:	e7d2      	b.n	800988a <_dtoa_r+0x7ba>
 80098e4:	2300      	movs	r3, #0
 80098e6:	9307      	str	r3, [sp, #28]
 80098e8:	693b      	ldr	r3, [r7, #16]
 80098ea:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80098ee:	6918      	ldr	r0, [r3, #16]
 80098f0:	f000 fc2b 	bl	800a14a <__hi0bits>
 80098f4:	f1c0 0020 	rsb	r0, r0, #32
 80098f8:	4440      	add	r0, r8
 80098fa:	f010 001f 	ands.w	r0, r0, #31
 80098fe:	d047      	beq.n	8009990 <_dtoa_r+0x8c0>
 8009900:	f1c0 0320 	rsb	r3, r0, #32
 8009904:	2b04      	cmp	r3, #4
 8009906:	dd3b      	ble.n	8009980 <_dtoa_r+0x8b0>
 8009908:	9b05      	ldr	r3, [sp, #20]
 800990a:	f1c0 001c 	rsb	r0, r0, #28
 800990e:	4403      	add	r3, r0
 8009910:	9305      	str	r3, [sp, #20]
 8009912:	4405      	add	r5, r0
 8009914:	4480      	add	r8, r0
 8009916:	9b05      	ldr	r3, [sp, #20]
 8009918:	2b00      	cmp	r3, #0
 800991a:	dd05      	ble.n	8009928 <_dtoa_r+0x858>
 800991c:	461a      	mov	r2, r3
 800991e:	9904      	ldr	r1, [sp, #16]
 8009920:	4620      	mov	r0, r4
 8009922:	f000 fd4d 	bl	800a3c0 <__lshift>
 8009926:	9004      	str	r0, [sp, #16]
 8009928:	f1b8 0f00 	cmp.w	r8, #0
 800992c:	dd05      	ble.n	800993a <_dtoa_r+0x86a>
 800992e:	4639      	mov	r1, r7
 8009930:	4642      	mov	r2, r8
 8009932:	4620      	mov	r0, r4
 8009934:	f000 fd44 	bl	800a3c0 <__lshift>
 8009938:	4607      	mov	r7, r0
 800993a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800993c:	b353      	cbz	r3, 8009994 <_dtoa_r+0x8c4>
 800993e:	4639      	mov	r1, r7
 8009940:	9804      	ldr	r0, [sp, #16]
 8009942:	f000 fd91 	bl	800a468 <__mcmp>
 8009946:	2800      	cmp	r0, #0
 8009948:	da24      	bge.n	8009994 <_dtoa_r+0x8c4>
 800994a:	2300      	movs	r3, #0
 800994c:	220a      	movs	r2, #10
 800994e:	9904      	ldr	r1, [sp, #16]
 8009950:	4620      	mov	r0, r4
 8009952:	f000 fbbf 	bl	800a0d4 <__multadd>
 8009956:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009958:	9004      	str	r0, [sp, #16]
 800995a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800995e:	2b00      	cmp	r3, #0
 8009960:	f000 814d 	beq.w	8009bfe <_dtoa_r+0xb2e>
 8009964:	2300      	movs	r3, #0
 8009966:	4631      	mov	r1, r6
 8009968:	220a      	movs	r2, #10
 800996a:	4620      	mov	r0, r4
 800996c:	f000 fbb2 	bl	800a0d4 <__multadd>
 8009970:	9b02      	ldr	r3, [sp, #8]
 8009972:	2b00      	cmp	r3, #0
 8009974:	4606      	mov	r6, r0
 8009976:	dc4f      	bgt.n	8009a18 <_dtoa_r+0x948>
 8009978:	9b06      	ldr	r3, [sp, #24]
 800997a:	2b02      	cmp	r3, #2
 800997c:	dd4c      	ble.n	8009a18 <_dtoa_r+0x948>
 800997e:	e011      	b.n	80099a4 <_dtoa_r+0x8d4>
 8009980:	d0c9      	beq.n	8009916 <_dtoa_r+0x846>
 8009982:	9a05      	ldr	r2, [sp, #20]
 8009984:	331c      	adds	r3, #28
 8009986:	441a      	add	r2, r3
 8009988:	9205      	str	r2, [sp, #20]
 800998a:	441d      	add	r5, r3
 800998c:	4498      	add	r8, r3
 800998e:	e7c2      	b.n	8009916 <_dtoa_r+0x846>
 8009990:	4603      	mov	r3, r0
 8009992:	e7f6      	b.n	8009982 <_dtoa_r+0x8b2>
 8009994:	f1b9 0f00 	cmp.w	r9, #0
 8009998:	dc38      	bgt.n	8009a0c <_dtoa_r+0x93c>
 800999a:	9b06      	ldr	r3, [sp, #24]
 800999c:	2b02      	cmp	r3, #2
 800999e:	dd35      	ble.n	8009a0c <_dtoa_r+0x93c>
 80099a0:	f8cd 9008 	str.w	r9, [sp, #8]
 80099a4:	9b02      	ldr	r3, [sp, #8]
 80099a6:	b963      	cbnz	r3, 80099c2 <_dtoa_r+0x8f2>
 80099a8:	4639      	mov	r1, r7
 80099aa:	2205      	movs	r2, #5
 80099ac:	4620      	mov	r0, r4
 80099ae:	f000 fb91 	bl	800a0d4 <__multadd>
 80099b2:	4601      	mov	r1, r0
 80099b4:	4607      	mov	r7, r0
 80099b6:	9804      	ldr	r0, [sp, #16]
 80099b8:	f000 fd56 	bl	800a468 <__mcmp>
 80099bc:	2800      	cmp	r0, #0
 80099be:	f73f adcc 	bgt.w	800955a <_dtoa_r+0x48a>
 80099c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099c4:	465d      	mov	r5, fp
 80099c6:	ea6f 0a03 	mvn.w	sl, r3
 80099ca:	f04f 0900 	mov.w	r9, #0
 80099ce:	4639      	mov	r1, r7
 80099d0:	4620      	mov	r0, r4
 80099d2:	f000 fb68 	bl	800a0a6 <_Bfree>
 80099d6:	2e00      	cmp	r6, #0
 80099d8:	f43f aeb7 	beq.w	800974a <_dtoa_r+0x67a>
 80099dc:	f1b9 0f00 	cmp.w	r9, #0
 80099e0:	d005      	beq.n	80099ee <_dtoa_r+0x91e>
 80099e2:	45b1      	cmp	r9, r6
 80099e4:	d003      	beq.n	80099ee <_dtoa_r+0x91e>
 80099e6:	4649      	mov	r1, r9
 80099e8:	4620      	mov	r0, r4
 80099ea:	f000 fb5c 	bl	800a0a6 <_Bfree>
 80099ee:	4631      	mov	r1, r6
 80099f0:	4620      	mov	r0, r4
 80099f2:	f000 fb58 	bl	800a0a6 <_Bfree>
 80099f6:	e6a8      	b.n	800974a <_dtoa_r+0x67a>
 80099f8:	2700      	movs	r7, #0
 80099fa:	463e      	mov	r6, r7
 80099fc:	e7e1      	b.n	80099c2 <_dtoa_r+0x8f2>
 80099fe:	f8dd a020 	ldr.w	sl, [sp, #32]
 8009a02:	463e      	mov	r6, r7
 8009a04:	e5a9      	b.n	800955a <_dtoa_r+0x48a>
 8009a06:	bf00      	nop
 8009a08:	40240000 	.word	0x40240000
 8009a0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a0e:	f8cd 9008 	str.w	r9, [sp, #8]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	f000 80fa 	beq.w	8009c0c <_dtoa_r+0xb3c>
 8009a18:	2d00      	cmp	r5, #0
 8009a1a:	dd05      	ble.n	8009a28 <_dtoa_r+0x958>
 8009a1c:	4631      	mov	r1, r6
 8009a1e:	462a      	mov	r2, r5
 8009a20:	4620      	mov	r0, r4
 8009a22:	f000 fccd 	bl	800a3c0 <__lshift>
 8009a26:	4606      	mov	r6, r0
 8009a28:	9b07      	ldr	r3, [sp, #28]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d04c      	beq.n	8009ac8 <_dtoa_r+0x9f8>
 8009a2e:	6871      	ldr	r1, [r6, #4]
 8009a30:	4620      	mov	r0, r4
 8009a32:	f000 fb04 	bl	800a03e <_Balloc>
 8009a36:	6932      	ldr	r2, [r6, #16]
 8009a38:	3202      	adds	r2, #2
 8009a3a:	4605      	mov	r5, r0
 8009a3c:	0092      	lsls	r2, r2, #2
 8009a3e:	f106 010c 	add.w	r1, r6, #12
 8009a42:	300c      	adds	r0, #12
 8009a44:	f000 faf0 	bl	800a028 <memcpy>
 8009a48:	2201      	movs	r2, #1
 8009a4a:	4629      	mov	r1, r5
 8009a4c:	4620      	mov	r0, r4
 8009a4e:	f000 fcb7 	bl	800a3c0 <__lshift>
 8009a52:	9b00      	ldr	r3, [sp, #0]
 8009a54:	f8cd b014 	str.w	fp, [sp, #20]
 8009a58:	f003 0301 	and.w	r3, r3, #1
 8009a5c:	46b1      	mov	r9, r6
 8009a5e:	9307      	str	r3, [sp, #28]
 8009a60:	4606      	mov	r6, r0
 8009a62:	4639      	mov	r1, r7
 8009a64:	9804      	ldr	r0, [sp, #16]
 8009a66:	f7ff faa7 	bl	8008fb8 <quorem>
 8009a6a:	4649      	mov	r1, r9
 8009a6c:	4605      	mov	r5, r0
 8009a6e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8009a72:	9804      	ldr	r0, [sp, #16]
 8009a74:	f000 fcf8 	bl	800a468 <__mcmp>
 8009a78:	4632      	mov	r2, r6
 8009a7a:	9000      	str	r0, [sp, #0]
 8009a7c:	4639      	mov	r1, r7
 8009a7e:	4620      	mov	r0, r4
 8009a80:	f000 fd0c 	bl	800a49c <__mdiff>
 8009a84:	68c3      	ldr	r3, [r0, #12]
 8009a86:	4602      	mov	r2, r0
 8009a88:	bb03      	cbnz	r3, 8009acc <_dtoa_r+0x9fc>
 8009a8a:	4601      	mov	r1, r0
 8009a8c:	9008      	str	r0, [sp, #32]
 8009a8e:	9804      	ldr	r0, [sp, #16]
 8009a90:	f000 fcea 	bl	800a468 <__mcmp>
 8009a94:	9a08      	ldr	r2, [sp, #32]
 8009a96:	4603      	mov	r3, r0
 8009a98:	4611      	mov	r1, r2
 8009a9a:	4620      	mov	r0, r4
 8009a9c:	9308      	str	r3, [sp, #32]
 8009a9e:	f000 fb02 	bl	800a0a6 <_Bfree>
 8009aa2:	9b08      	ldr	r3, [sp, #32]
 8009aa4:	b9a3      	cbnz	r3, 8009ad0 <_dtoa_r+0xa00>
 8009aa6:	9a06      	ldr	r2, [sp, #24]
 8009aa8:	b992      	cbnz	r2, 8009ad0 <_dtoa_r+0xa00>
 8009aaa:	9a07      	ldr	r2, [sp, #28]
 8009aac:	b982      	cbnz	r2, 8009ad0 <_dtoa_r+0xa00>
 8009aae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009ab2:	d029      	beq.n	8009b08 <_dtoa_r+0xa38>
 8009ab4:	9b00      	ldr	r3, [sp, #0]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	dd01      	ble.n	8009abe <_dtoa_r+0x9ee>
 8009aba:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8009abe:	9b05      	ldr	r3, [sp, #20]
 8009ac0:	1c5d      	adds	r5, r3, #1
 8009ac2:	f883 8000 	strb.w	r8, [r3]
 8009ac6:	e782      	b.n	80099ce <_dtoa_r+0x8fe>
 8009ac8:	4630      	mov	r0, r6
 8009aca:	e7c2      	b.n	8009a52 <_dtoa_r+0x982>
 8009acc:	2301      	movs	r3, #1
 8009ace:	e7e3      	b.n	8009a98 <_dtoa_r+0x9c8>
 8009ad0:	9a00      	ldr	r2, [sp, #0]
 8009ad2:	2a00      	cmp	r2, #0
 8009ad4:	db04      	blt.n	8009ae0 <_dtoa_r+0xa10>
 8009ad6:	d125      	bne.n	8009b24 <_dtoa_r+0xa54>
 8009ad8:	9a06      	ldr	r2, [sp, #24]
 8009ada:	bb1a      	cbnz	r2, 8009b24 <_dtoa_r+0xa54>
 8009adc:	9a07      	ldr	r2, [sp, #28]
 8009ade:	bb0a      	cbnz	r2, 8009b24 <_dtoa_r+0xa54>
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	ddec      	ble.n	8009abe <_dtoa_r+0x9ee>
 8009ae4:	2201      	movs	r2, #1
 8009ae6:	9904      	ldr	r1, [sp, #16]
 8009ae8:	4620      	mov	r0, r4
 8009aea:	f000 fc69 	bl	800a3c0 <__lshift>
 8009aee:	4639      	mov	r1, r7
 8009af0:	9004      	str	r0, [sp, #16]
 8009af2:	f000 fcb9 	bl	800a468 <__mcmp>
 8009af6:	2800      	cmp	r0, #0
 8009af8:	dc03      	bgt.n	8009b02 <_dtoa_r+0xa32>
 8009afa:	d1e0      	bne.n	8009abe <_dtoa_r+0x9ee>
 8009afc:	f018 0f01 	tst.w	r8, #1
 8009b00:	d0dd      	beq.n	8009abe <_dtoa_r+0x9ee>
 8009b02:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009b06:	d1d8      	bne.n	8009aba <_dtoa_r+0x9ea>
 8009b08:	9b05      	ldr	r3, [sp, #20]
 8009b0a:	9a05      	ldr	r2, [sp, #20]
 8009b0c:	1c5d      	adds	r5, r3, #1
 8009b0e:	2339      	movs	r3, #57	; 0x39
 8009b10:	7013      	strb	r3, [r2, #0]
 8009b12:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009b16:	2b39      	cmp	r3, #57	; 0x39
 8009b18:	f105 32ff 	add.w	r2, r5, #4294967295
 8009b1c:	d04f      	beq.n	8009bbe <_dtoa_r+0xaee>
 8009b1e:	3301      	adds	r3, #1
 8009b20:	7013      	strb	r3, [r2, #0]
 8009b22:	e754      	b.n	80099ce <_dtoa_r+0x8fe>
 8009b24:	9a05      	ldr	r2, [sp, #20]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	f102 0501 	add.w	r5, r2, #1
 8009b2c:	dd06      	ble.n	8009b3c <_dtoa_r+0xa6c>
 8009b2e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009b32:	d0e9      	beq.n	8009b08 <_dtoa_r+0xa38>
 8009b34:	f108 0801 	add.w	r8, r8, #1
 8009b38:	9b05      	ldr	r3, [sp, #20]
 8009b3a:	e7c2      	b.n	8009ac2 <_dtoa_r+0x9f2>
 8009b3c:	9a02      	ldr	r2, [sp, #8]
 8009b3e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8009b42:	eba5 030b 	sub.w	r3, r5, fp
 8009b46:	4293      	cmp	r3, r2
 8009b48:	d021      	beq.n	8009b8e <_dtoa_r+0xabe>
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	220a      	movs	r2, #10
 8009b4e:	9904      	ldr	r1, [sp, #16]
 8009b50:	4620      	mov	r0, r4
 8009b52:	f000 fabf 	bl	800a0d4 <__multadd>
 8009b56:	45b1      	cmp	r9, r6
 8009b58:	9004      	str	r0, [sp, #16]
 8009b5a:	f04f 0300 	mov.w	r3, #0
 8009b5e:	f04f 020a 	mov.w	r2, #10
 8009b62:	4649      	mov	r1, r9
 8009b64:	4620      	mov	r0, r4
 8009b66:	d105      	bne.n	8009b74 <_dtoa_r+0xaa4>
 8009b68:	f000 fab4 	bl	800a0d4 <__multadd>
 8009b6c:	4681      	mov	r9, r0
 8009b6e:	4606      	mov	r6, r0
 8009b70:	9505      	str	r5, [sp, #20]
 8009b72:	e776      	b.n	8009a62 <_dtoa_r+0x992>
 8009b74:	f000 faae 	bl	800a0d4 <__multadd>
 8009b78:	4631      	mov	r1, r6
 8009b7a:	4681      	mov	r9, r0
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	220a      	movs	r2, #10
 8009b80:	4620      	mov	r0, r4
 8009b82:	f000 faa7 	bl	800a0d4 <__multadd>
 8009b86:	4606      	mov	r6, r0
 8009b88:	e7f2      	b.n	8009b70 <_dtoa_r+0xaa0>
 8009b8a:	f04f 0900 	mov.w	r9, #0
 8009b8e:	2201      	movs	r2, #1
 8009b90:	9904      	ldr	r1, [sp, #16]
 8009b92:	4620      	mov	r0, r4
 8009b94:	f000 fc14 	bl	800a3c0 <__lshift>
 8009b98:	4639      	mov	r1, r7
 8009b9a:	9004      	str	r0, [sp, #16]
 8009b9c:	f000 fc64 	bl	800a468 <__mcmp>
 8009ba0:	2800      	cmp	r0, #0
 8009ba2:	dcb6      	bgt.n	8009b12 <_dtoa_r+0xa42>
 8009ba4:	d102      	bne.n	8009bac <_dtoa_r+0xadc>
 8009ba6:	f018 0f01 	tst.w	r8, #1
 8009baa:	d1b2      	bne.n	8009b12 <_dtoa_r+0xa42>
 8009bac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009bb0:	2b30      	cmp	r3, #48	; 0x30
 8009bb2:	f105 32ff 	add.w	r2, r5, #4294967295
 8009bb6:	f47f af0a 	bne.w	80099ce <_dtoa_r+0x8fe>
 8009bba:	4615      	mov	r5, r2
 8009bbc:	e7f6      	b.n	8009bac <_dtoa_r+0xadc>
 8009bbe:	4593      	cmp	fp, r2
 8009bc0:	d105      	bne.n	8009bce <_dtoa_r+0xafe>
 8009bc2:	2331      	movs	r3, #49	; 0x31
 8009bc4:	f10a 0a01 	add.w	sl, sl, #1
 8009bc8:	f88b 3000 	strb.w	r3, [fp]
 8009bcc:	e6ff      	b.n	80099ce <_dtoa_r+0x8fe>
 8009bce:	4615      	mov	r5, r2
 8009bd0:	e79f      	b.n	8009b12 <_dtoa_r+0xa42>
 8009bd2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8009c38 <_dtoa_r+0xb68>
 8009bd6:	e007      	b.n	8009be8 <_dtoa_r+0xb18>
 8009bd8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009bda:	f8df b060 	ldr.w	fp, [pc, #96]	; 8009c3c <_dtoa_r+0xb6c>
 8009bde:	b11b      	cbz	r3, 8009be8 <_dtoa_r+0xb18>
 8009be0:	f10b 0308 	add.w	r3, fp, #8
 8009be4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009be6:	6013      	str	r3, [r2, #0]
 8009be8:	4658      	mov	r0, fp
 8009bea:	b017      	add	sp, #92	; 0x5c
 8009bec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bf0:	9b06      	ldr	r3, [sp, #24]
 8009bf2:	2b01      	cmp	r3, #1
 8009bf4:	f77f ae35 	ble.w	8009862 <_dtoa_r+0x792>
 8009bf8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009bfa:	9307      	str	r3, [sp, #28]
 8009bfc:	e649      	b.n	8009892 <_dtoa_r+0x7c2>
 8009bfe:	9b02      	ldr	r3, [sp, #8]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	dc03      	bgt.n	8009c0c <_dtoa_r+0xb3c>
 8009c04:	9b06      	ldr	r3, [sp, #24]
 8009c06:	2b02      	cmp	r3, #2
 8009c08:	f73f aecc 	bgt.w	80099a4 <_dtoa_r+0x8d4>
 8009c0c:	465d      	mov	r5, fp
 8009c0e:	4639      	mov	r1, r7
 8009c10:	9804      	ldr	r0, [sp, #16]
 8009c12:	f7ff f9d1 	bl	8008fb8 <quorem>
 8009c16:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8009c1a:	f805 8b01 	strb.w	r8, [r5], #1
 8009c1e:	9a02      	ldr	r2, [sp, #8]
 8009c20:	eba5 030b 	sub.w	r3, r5, fp
 8009c24:	429a      	cmp	r2, r3
 8009c26:	ddb0      	ble.n	8009b8a <_dtoa_r+0xaba>
 8009c28:	2300      	movs	r3, #0
 8009c2a:	220a      	movs	r2, #10
 8009c2c:	9904      	ldr	r1, [sp, #16]
 8009c2e:	4620      	mov	r0, r4
 8009c30:	f000 fa50 	bl	800a0d4 <__multadd>
 8009c34:	9004      	str	r0, [sp, #16]
 8009c36:	e7ea      	b.n	8009c0e <_dtoa_r+0xb3e>
 8009c38:	0800ad10 	.word	0x0800ad10
 8009c3c:	0800ad34 	.word	0x0800ad34

08009c40 <__sflush_r>:
 8009c40:	898a      	ldrh	r2, [r1, #12]
 8009c42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c46:	4605      	mov	r5, r0
 8009c48:	0710      	lsls	r0, r2, #28
 8009c4a:	460c      	mov	r4, r1
 8009c4c:	d458      	bmi.n	8009d00 <__sflush_r+0xc0>
 8009c4e:	684b      	ldr	r3, [r1, #4]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	dc05      	bgt.n	8009c60 <__sflush_r+0x20>
 8009c54:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	dc02      	bgt.n	8009c60 <__sflush_r+0x20>
 8009c5a:	2000      	movs	r0, #0
 8009c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009c62:	2e00      	cmp	r6, #0
 8009c64:	d0f9      	beq.n	8009c5a <__sflush_r+0x1a>
 8009c66:	2300      	movs	r3, #0
 8009c68:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009c6c:	682f      	ldr	r7, [r5, #0]
 8009c6e:	6a21      	ldr	r1, [r4, #32]
 8009c70:	602b      	str	r3, [r5, #0]
 8009c72:	d032      	beq.n	8009cda <__sflush_r+0x9a>
 8009c74:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009c76:	89a3      	ldrh	r3, [r4, #12]
 8009c78:	075a      	lsls	r2, r3, #29
 8009c7a:	d505      	bpl.n	8009c88 <__sflush_r+0x48>
 8009c7c:	6863      	ldr	r3, [r4, #4]
 8009c7e:	1ac0      	subs	r0, r0, r3
 8009c80:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009c82:	b10b      	cbz	r3, 8009c88 <__sflush_r+0x48>
 8009c84:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009c86:	1ac0      	subs	r0, r0, r3
 8009c88:	2300      	movs	r3, #0
 8009c8a:	4602      	mov	r2, r0
 8009c8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009c8e:	6a21      	ldr	r1, [r4, #32]
 8009c90:	4628      	mov	r0, r5
 8009c92:	47b0      	blx	r6
 8009c94:	1c43      	adds	r3, r0, #1
 8009c96:	89a3      	ldrh	r3, [r4, #12]
 8009c98:	d106      	bne.n	8009ca8 <__sflush_r+0x68>
 8009c9a:	6829      	ldr	r1, [r5, #0]
 8009c9c:	291d      	cmp	r1, #29
 8009c9e:	d848      	bhi.n	8009d32 <__sflush_r+0xf2>
 8009ca0:	4a29      	ldr	r2, [pc, #164]	; (8009d48 <__sflush_r+0x108>)
 8009ca2:	40ca      	lsrs	r2, r1
 8009ca4:	07d6      	lsls	r6, r2, #31
 8009ca6:	d544      	bpl.n	8009d32 <__sflush_r+0xf2>
 8009ca8:	2200      	movs	r2, #0
 8009caa:	6062      	str	r2, [r4, #4]
 8009cac:	04d9      	lsls	r1, r3, #19
 8009cae:	6922      	ldr	r2, [r4, #16]
 8009cb0:	6022      	str	r2, [r4, #0]
 8009cb2:	d504      	bpl.n	8009cbe <__sflush_r+0x7e>
 8009cb4:	1c42      	adds	r2, r0, #1
 8009cb6:	d101      	bne.n	8009cbc <__sflush_r+0x7c>
 8009cb8:	682b      	ldr	r3, [r5, #0]
 8009cba:	b903      	cbnz	r3, 8009cbe <__sflush_r+0x7e>
 8009cbc:	6560      	str	r0, [r4, #84]	; 0x54
 8009cbe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009cc0:	602f      	str	r7, [r5, #0]
 8009cc2:	2900      	cmp	r1, #0
 8009cc4:	d0c9      	beq.n	8009c5a <__sflush_r+0x1a>
 8009cc6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009cca:	4299      	cmp	r1, r3
 8009ccc:	d002      	beq.n	8009cd4 <__sflush_r+0x94>
 8009cce:	4628      	mov	r0, r5
 8009cd0:	f000 fc9e 	bl	800a610 <_free_r>
 8009cd4:	2000      	movs	r0, #0
 8009cd6:	6360      	str	r0, [r4, #52]	; 0x34
 8009cd8:	e7c0      	b.n	8009c5c <__sflush_r+0x1c>
 8009cda:	2301      	movs	r3, #1
 8009cdc:	4628      	mov	r0, r5
 8009cde:	47b0      	blx	r6
 8009ce0:	1c41      	adds	r1, r0, #1
 8009ce2:	d1c8      	bne.n	8009c76 <__sflush_r+0x36>
 8009ce4:	682b      	ldr	r3, [r5, #0]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d0c5      	beq.n	8009c76 <__sflush_r+0x36>
 8009cea:	2b1d      	cmp	r3, #29
 8009cec:	d001      	beq.n	8009cf2 <__sflush_r+0xb2>
 8009cee:	2b16      	cmp	r3, #22
 8009cf0:	d101      	bne.n	8009cf6 <__sflush_r+0xb6>
 8009cf2:	602f      	str	r7, [r5, #0]
 8009cf4:	e7b1      	b.n	8009c5a <__sflush_r+0x1a>
 8009cf6:	89a3      	ldrh	r3, [r4, #12]
 8009cf8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009cfc:	81a3      	strh	r3, [r4, #12]
 8009cfe:	e7ad      	b.n	8009c5c <__sflush_r+0x1c>
 8009d00:	690f      	ldr	r7, [r1, #16]
 8009d02:	2f00      	cmp	r7, #0
 8009d04:	d0a9      	beq.n	8009c5a <__sflush_r+0x1a>
 8009d06:	0793      	lsls	r3, r2, #30
 8009d08:	680e      	ldr	r6, [r1, #0]
 8009d0a:	bf08      	it	eq
 8009d0c:	694b      	ldreq	r3, [r1, #20]
 8009d0e:	600f      	str	r7, [r1, #0]
 8009d10:	bf18      	it	ne
 8009d12:	2300      	movne	r3, #0
 8009d14:	eba6 0807 	sub.w	r8, r6, r7
 8009d18:	608b      	str	r3, [r1, #8]
 8009d1a:	f1b8 0f00 	cmp.w	r8, #0
 8009d1e:	dd9c      	ble.n	8009c5a <__sflush_r+0x1a>
 8009d20:	4643      	mov	r3, r8
 8009d22:	463a      	mov	r2, r7
 8009d24:	6a21      	ldr	r1, [r4, #32]
 8009d26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009d28:	4628      	mov	r0, r5
 8009d2a:	47b0      	blx	r6
 8009d2c:	2800      	cmp	r0, #0
 8009d2e:	dc06      	bgt.n	8009d3e <__sflush_r+0xfe>
 8009d30:	89a3      	ldrh	r3, [r4, #12]
 8009d32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d36:	81a3      	strh	r3, [r4, #12]
 8009d38:	f04f 30ff 	mov.w	r0, #4294967295
 8009d3c:	e78e      	b.n	8009c5c <__sflush_r+0x1c>
 8009d3e:	4407      	add	r7, r0
 8009d40:	eba8 0800 	sub.w	r8, r8, r0
 8009d44:	e7e9      	b.n	8009d1a <__sflush_r+0xda>
 8009d46:	bf00      	nop
 8009d48:	20400001 	.word	0x20400001

08009d4c <_fflush_r>:
 8009d4c:	b538      	push	{r3, r4, r5, lr}
 8009d4e:	690b      	ldr	r3, [r1, #16]
 8009d50:	4605      	mov	r5, r0
 8009d52:	460c      	mov	r4, r1
 8009d54:	b1db      	cbz	r3, 8009d8e <_fflush_r+0x42>
 8009d56:	b118      	cbz	r0, 8009d60 <_fflush_r+0x14>
 8009d58:	6983      	ldr	r3, [r0, #24]
 8009d5a:	b90b      	cbnz	r3, 8009d60 <_fflush_r+0x14>
 8009d5c:	f000 f860 	bl	8009e20 <__sinit>
 8009d60:	4b0c      	ldr	r3, [pc, #48]	; (8009d94 <_fflush_r+0x48>)
 8009d62:	429c      	cmp	r4, r3
 8009d64:	d109      	bne.n	8009d7a <_fflush_r+0x2e>
 8009d66:	686c      	ldr	r4, [r5, #4]
 8009d68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d6c:	b17b      	cbz	r3, 8009d8e <_fflush_r+0x42>
 8009d6e:	4621      	mov	r1, r4
 8009d70:	4628      	mov	r0, r5
 8009d72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d76:	f7ff bf63 	b.w	8009c40 <__sflush_r>
 8009d7a:	4b07      	ldr	r3, [pc, #28]	; (8009d98 <_fflush_r+0x4c>)
 8009d7c:	429c      	cmp	r4, r3
 8009d7e:	d101      	bne.n	8009d84 <_fflush_r+0x38>
 8009d80:	68ac      	ldr	r4, [r5, #8]
 8009d82:	e7f1      	b.n	8009d68 <_fflush_r+0x1c>
 8009d84:	4b05      	ldr	r3, [pc, #20]	; (8009d9c <_fflush_r+0x50>)
 8009d86:	429c      	cmp	r4, r3
 8009d88:	bf08      	it	eq
 8009d8a:	68ec      	ldreq	r4, [r5, #12]
 8009d8c:	e7ec      	b.n	8009d68 <_fflush_r+0x1c>
 8009d8e:	2000      	movs	r0, #0
 8009d90:	bd38      	pop	{r3, r4, r5, pc}
 8009d92:	bf00      	nop
 8009d94:	0800ad64 	.word	0x0800ad64
 8009d98:	0800ad84 	.word	0x0800ad84
 8009d9c:	0800ad44 	.word	0x0800ad44

08009da0 <std>:
 8009da0:	2300      	movs	r3, #0
 8009da2:	b510      	push	{r4, lr}
 8009da4:	4604      	mov	r4, r0
 8009da6:	e9c0 3300 	strd	r3, r3, [r0]
 8009daa:	6083      	str	r3, [r0, #8]
 8009dac:	8181      	strh	r1, [r0, #12]
 8009dae:	6643      	str	r3, [r0, #100]	; 0x64
 8009db0:	81c2      	strh	r2, [r0, #14]
 8009db2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009db6:	6183      	str	r3, [r0, #24]
 8009db8:	4619      	mov	r1, r3
 8009dba:	2208      	movs	r2, #8
 8009dbc:	305c      	adds	r0, #92	; 0x5c
 8009dbe:	f7fe faa5 	bl	800830c <memset>
 8009dc2:	4b05      	ldr	r3, [pc, #20]	; (8009dd8 <std+0x38>)
 8009dc4:	6263      	str	r3, [r4, #36]	; 0x24
 8009dc6:	4b05      	ldr	r3, [pc, #20]	; (8009ddc <std+0x3c>)
 8009dc8:	62a3      	str	r3, [r4, #40]	; 0x28
 8009dca:	4b05      	ldr	r3, [pc, #20]	; (8009de0 <std+0x40>)
 8009dcc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009dce:	4b05      	ldr	r3, [pc, #20]	; (8009de4 <std+0x44>)
 8009dd0:	6224      	str	r4, [r4, #32]
 8009dd2:	6323      	str	r3, [r4, #48]	; 0x30
 8009dd4:	bd10      	pop	{r4, pc}
 8009dd6:	bf00      	nop
 8009dd8:	0800aa01 	.word	0x0800aa01
 8009ddc:	0800aa23 	.word	0x0800aa23
 8009de0:	0800aa5b 	.word	0x0800aa5b
 8009de4:	0800aa7f 	.word	0x0800aa7f

08009de8 <_cleanup_r>:
 8009de8:	4901      	ldr	r1, [pc, #4]	; (8009df0 <_cleanup_r+0x8>)
 8009dea:	f000 b885 	b.w	8009ef8 <_fwalk_reent>
 8009dee:	bf00      	nop
 8009df0:	08009d4d 	.word	0x08009d4d

08009df4 <__sfmoreglue>:
 8009df4:	b570      	push	{r4, r5, r6, lr}
 8009df6:	1e4a      	subs	r2, r1, #1
 8009df8:	2568      	movs	r5, #104	; 0x68
 8009dfa:	4355      	muls	r5, r2
 8009dfc:	460e      	mov	r6, r1
 8009dfe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009e02:	f000 fc53 	bl	800a6ac <_malloc_r>
 8009e06:	4604      	mov	r4, r0
 8009e08:	b140      	cbz	r0, 8009e1c <__sfmoreglue+0x28>
 8009e0a:	2100      	movs	r1, #0
 8009e0c:	e9c0 1600 	strd	r1, r6, [r0]
 8009e10:	300c      	adds	r0, #12
 8009e12:	60a0      	str	r0, [r4, #8]
 8009e14:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009e18:	f7fe fa78 	bl	800830c <memset>
 8009e1c:	4620      	mov	r0, r4
 8009e1e:	bd70      	pop	{r4, r5, r6, pc}

08009e20 <__sinit>:
 8009e20:	6983      	ldr	r3, [r0, #24]
 8009e22:	b510      	push	{r4, lr}
 8009e24:	4604      	mov	r4, r0
 8009e26:	bb33      	cbnz	r3, 8009e76 <__sinit+0x56>
 8009e28:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8009e2c:	6503      	str	r3, [r0, #80]	; 0x50
 8009e2e:	4b12      	ldr	r3, [pc, #72]	; (8009e78 <__sinit+0x58>)
 8009e30:	4a12      	ldr	r2, [pc, #72]	; (8009e7c <__sinit+0x5c>)
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	6282      	str	r2, [r0, #40]	; 0x28
 8009e36:	4298      	cmp	r0, r3
 8009e38:	bf04      	itt	eq
 8009e3a:	2301      	moveq	r3, #1
 8009e3c:	6183      	streq	r3, [r0, #24]
 8009e3e:	f000 f81f 	bl	8009e80 <__sfp>
 8009e42:	6060      	str	r0, [r4, #4]
 8009e44:	4620      	mov	r0, r4
 8009e46:	f000 f81b 	bl	8009e80 <__sfp>
 8009e4a:	60a0      	str	r0, [r4, #8]
 8009e4c:	4620      	mov	r0, r4
 8009e4e:	f000 f817 	bl	8009e80 <__sfp>
 8009e52:	2200      	movs	r2, #0
 8009e54:	60e0      	str	r0, [r4, #12]
 8009e56:	2104      	movs	r1, #4
 8009e58:	6860      	ldr	r0, [r4, #4]
 8009e5a:	f7ff ffa1 	bl	8009da0 <std>
 8009e5e:	2201      	movs	r2, #1
 8009e60:	2109      	movs	r1, #9
 8009e62:	68a0      	ldr	r0, [r4, #8]
 8009e64:	f7ff ff9c 	bl	8009da0 <std>
 8009e68:	2202      	movs	r2, #2
 8009e6a:	2112      	movs	r1, #18
 8009e6c:	68e0      	ldr	r0, [r4, #12]
 8009e6e:	f7ff ff97 	bl	8009da0 <std>
 8009e72:	2301      	movs	r3, #1
 8009e74:	61a3      	str	r3, [r4, #24]
 8009e76:	bd10      	pop	{r4, pc}
 8009e78:	0800acfc 	.word	0x0800acfc
 8009e7c:	08009de9 	.word	0x08009de9

08009e80 <__sfp>:
 8009e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e82:	4b1b      	ldr	r3, [pc, #108]	; (8009ef0 <__sfp+0x70>)
 8009e84:	681e      	ldr	r6, [r3, #0]
 8009e86:	69b3      	ldr	r3, [r6, #24]
 8009e88:	4607      	mov	r7, r0
 8009e8a:	b913      	cbnz	r3, 8009e92 <__sfp+0x12>
 8009e8c:	4630      	mov	r0, r6
 8009e8e:	f7ff ffc7 	bl	8009e20 <__sinit>
 8009e92:	3648      	adds	r6, #72	; 0x48
 8009e94:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009e98:	3b01      	subs	r3, #1
 8009e9a:	d503      	bpl.n	8009ea4 <__sfp+0x24>
 8009e9c:	6833      	ldr	r3, [r6, #0]
 8009e9e:	b133      	cbz	r3, 8009eae <__sfp+0x2e>
 8009ea0:	6836      	ldr	r6, [r6, #0]
 8009ea2:	e7f7      	b.n	8009e94 <__sfp+0x14>
 8009ea4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009ea8:	b16d      	cbz	r5, 8009ec6 <__sfp+0x46>
 8009eaa:	3468      	adds	r4, #104	; 0x68
 8009eac:	e7f4      	b.n	8009e98 <__sfp+0x18>
 8009eae:	2104      	movs	r1, #4
 8009eb0:	4638      	mov	r0, r7
 8009eb2:	f7ff ff9f 	bl	8009df4 <__sfmoreglue>
 8009eb6:	6030      	str	r0, [r6, #0]
 8009eb8:	2800      	cmp	r0, #0
 8009eba:	d1f1      	bne.n	8009ea0 <__sfp+0x20>
 8009ebc:	230c      	movs	r3, #12
 8009ebe:	603b      	str	r3, [r7, #0]
 8009ec0:	4604      	mov	r4, r0
 8009ec2:	4620      	mov	r0, r4
 8009ec4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ec6:	4b0b      	ldr	r3, [pc, #44]	; (8009ef4 <__sfp+0x74>)
 8009ec8:	6665      	str	r5, [r4, #100]	; 0x64
 8009eca:	e9c4 5500 	strd	r5, r5, [r4]
 8009ece:	60a5      	str	r5, [r4, #8]
 8009ed0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8009ed4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8009ed8:	2208      	movs	r2, #8
 8009eda:	4629      	mov	r1, r5
 8009edc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009ee0:	f7fe fa14 	bl	800830c <memset>
 8009ee4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009ee8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009eec:	e7e9      	b.n	8009ec2 <__sfp+0x42>
 8009eee:	bf00      	nop
 8009ef0:	0800acfc 	.word	0x0800acfc
 8009ef4:	ffff0001 	.word	0xffff0001

08009ef8 <_fwalk_reent>:
 8009ef8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009efc:	4680      	mov	r8, r0
 8009efe:	4689      	mov	r9, r1
 8009f00:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009f04:	2600      	movs	r6, #0
 8009f06:	b914      	cbnz	r4, 8009f0e <_fwalk_reent+0x16>
 8009f08:	4630      	mov	r0, r6
 8009f0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f0e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8009f12:	3f01      	subs	r7, #1
 8009f14:	d501      	bpl.n	8009f1a <_fwalk_reent+0x22>
 8009f16:	6824      	ldr	r4, [r4, #0]
 8009f18:	e7f5      	b.n	8009f06 <_fwalk_reent+0xe>
 8009f1a:	89ab      	ldrh	r3, [r5, #12]
 8009f1c:	2b01      	cmp	r3, #1
 8009f1e:	d907      	bls.n	8009f30 <_fwalk_reent+0x38>
 8009f20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009f24:	3301      	adds	r3, #1
 8009f26:	d003      	beq.n	8009f30 <_fwalk_reent+0x38>
 8009f28:	4629      	mov	r1, r5
 8009f2a:	4640      	mov	r0, r8
 8009f2c:	47c8      	blx	r9
 8009f2e:	4306      	orrs	r6, r0
 8009f30:	3568      	adds	r5, #104	; 0x68
 8009f32:	e7ee      	b.n	8009f12 <_fwalk_reent+0x1a>

08009f34 <_localeconv_r>:
 8009f34:	4b04      	ldr	r3, [pc, #16]	; (8009f48 <_localeconv_r+0x14>)
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	6a18      	ldr	r0, [r3, #32]
 8009f3a:	4b04      	ldr	r3, [pc, #16]	; (8009f4c <_localeconv_r+0x18>)
 8009f3c:	2800      	cmp	r0, #0
 8009f3e:	bf08      	it	eq
 8009f40:	4618      	moveq	r0, r3
 8009f42:	30f0      	adds	r0, #240	; 0xf0
 8009f44:	4770      	bx	lr
 8009f46:	bf00      	nop
 8009f48:	2000000c 	.word	0x2000000c
 8009f4c:	20000070 	.word	0x20000070

08009f50 <__swhatbuf_r>:
 8009f50:	b570      	push	{r4, r5, r6, lr}
 8009f52:	460e      	mov	r6, r1
 8009f54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f58:	2900      	cmp	r1, #0
 8009f5a:	b096      	sub	sp, #88	; 0x58
 8009f5c:	4614      	mov	r4, r2
 8009f5e:	461d      	mov	r5, r3
 8009f60:	da07      	bge.n	8009f72 <__swhatbuf_r+0x22>
 8009f62:	2300      	movs	r3, #0
 8009f64:	602b      	str	r3, [r5, #0]
 8009f66:	89b3      	ldrh	r3, [r6, #12]
 8009f68:	061a      	lsls	r2, r3, #24
 8009f6a:	d410      	bmi.n	8009f8e <__swhatbuf_r+0x3e>
 8009f6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f70:	e00e      	b.n	8009f90 <__swhatbuf_r+0x40>
 8009f72:	466a      	mov	r2, sp
 8009f74:	f000 fdaa 	bl	800aacc <_fstat_r>
 8009f78:	2800      	cmp	r0, #0
 8009f7a:	dbf2      	blt.n	8009f62 <__swhatbuf_r+0x12>
 8009f7c:	9a01      	ldr	r2, [sp, #4]
 8009f7e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009f82:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009f86:	425a      	negs	r2, r3
 8009f88:	415a      	adcs	r2, r3
 8009f8a:	602a      	str	r2, [r5, #0]
 8009f8c:	e7ee      	b.n	8009f6c <__swhatbuf_r+0x1c>
 8009f8e:	2340      	movs	r3, #64	; 0x40
 8009f90:	2000      	movs	r0, #0
 8009f92:	6023      	str	r3, [r4, #0]
 8009f94:	b016      	add	sp, #88	; 0x58
 8009f96:	bd70      	pop	{r4, r5, r6, pc}

08009f98 <__smakebuf_r>:
 8009f98:	898b      	ldrh	r3, [r1, #12]
 8009f9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009f9c:	079d      	lsls	r5, r3, #30
 8009f9e:	4606      	mov	r6, r0
 8009fa0:	460c      	mov	r4, r1
 8009fa2:	d507      	bpl.n	8009fb4 <__smakebuf_r+0x1c>
 8009fa4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009fa8:	6023      	str	r3, [r4, #0]
 8009faa:	6123      	str	r3, [r4, #16]
 8009fac:	2301      	movs	r3, #1
 8009fae:	6163      	str	r3, [r4, #20]
 8009fb0:	b002      	add	sp, #8
 8009fb2:	bd70      	pop	{r4, r5, r6, pc}
 8009fb4:	ab01      	add	r3, sp, #4
 8009fb6:	466a      	mov	r2, sp
 8009fb8:	f7ff ffca 	bl	8009f50 <__swhatbuf_r>
 8009fbc:	9900      	ldr	r1, [sp, #0]
 8009fbe:	4605      	mov	r5, r0
 8009fc0:	4630      	mov	r0, r6
 8009fc2:	f000 fb73 	bl	800a6ac <_malloc_r>
 8009fc6:	b948      	cbnz	r0, 8009fdc <__smakebuf_r+0x44>
 8009fc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fcc:	059a      	lsls	r2, r3, #22
 8009fce:	d4ef      	bmi.n	8009fb0 <__smakebuf_r+0x18>
 8009fd0:	f023 0303 	bic.w	r3, r3, #3
 8009fd4:	f043 0302 	orr.w	r3, r3, #2
 8009fd8:	81a3      	strh	r3, [r4, #12]
 8009fda:	e7e3      	b.n	8009fa4 <__smakebuf_r+0xc>
 8009fdc:	4b0d      	ldr	r3, [pc, #52]	; (800a014 <__smakebuf_r+0x7c>)
 8009fde:	62b3      	str	r3, [r6, #40]	; 0x28
 8009fe0:	89a3      	ldrh	r3, [r4, #12]
 8009fe2:	6020      	str	r0, [r4, #0]
 8009fe4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009fe8:	81a3      	strh	r3, [r4, #12]
 8009fea:	9b00      	ldr	r3, [sp, #0]
 8009fec:	6163      	str	r3, [r4, #20]
 8009fee:	9b01      	ldr	r3, [sp, #4]
 8009ff0:	6120      	str	r0, [r4, #16]
 8009ff2:	b15b      	cbz	r3, 800a00c <__smakebuf_r+0x74>
 8009ff4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ff8:	4630      	mov	r0, r6
 8009ffa:	f000 fd79 	bl	800aaf0 <_isatty_r>
 8009ffe:	b128      	cbz	r0, 800a00c <__smakebuf_r+0x74>
 800a000:	89a3      	ldrh	r3, [r4, #12]
 800a002:	f023 0303 	bic.w	r3, r3, #3
 800a006:	f043 0301 	orr.w	r3, r3, #1
 800a00a:	81a3      	strh	r3, [r4, #12]
 800a00c:	89a3      	ldrh	r3, [r4, #12]
 800a00e:	431d      	orrs	r5, r3
 800a010:	81a5      	strh	r5, [r4, #12]
 800a012:	e7cd      	b.n	8009fb0 <__smakebuf_r+0x18>
 800a014:	08009de9 	.word	0x08009de9

0800a018 <malloc>:
 800a018:	4b02      	ldr	r3, [pc, #8]	; (800a024 <malloc+0xc>)
 800a01a:	4601      	mov	r1, r0
 800a01c:	6818      	ldr	r0, [r3, #0]
 800a01e:	f000 bb45 	b.w	800a6ac <_malloc_r>
 800a022:	bf00      	nop
 800a024:	2000000c 	.word	0x2000000c

0800a028 <memcpy>:
 800a028:	b510      	push	{r4, lr}
 800a02a:	1e43      	subs	r3, r0, #1
 800a02c:	440a      	add	r2, r1
 800a02e:	4291      	cmp	r1, r2
 800a030:	d100      	bne.n	800a034 <memcpy+0xc>
 800a032:	bd10      	pop	{r4, pc}
 800a034:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a038:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a03c:	e7f7      	b.n	800a02e <memcpy+0x6>

0800a03e <_Balloc>:
 800a03e:	b570      	push	{r4, r5, r6, lr}
 800a040:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a042:	4604      	mov	r4, r0
 800a044:	460e      	mov	r6, r1
 800a046:	b93d      	cbnz	r5, 800a058 <_Balloc+0x1a>
 800a048:	2010      	movs	r0, #16
 800a04a:	f7ff ffe5 	bl	800a018 <malloc>
 800a04e:	6260      	str	r0, [r4, #36]	; 0x24
 800a050:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a054:	6005      	str	r5, [r0, #0]
 800a056:	60c5      	str	r5, [r0, #12]
 800a058:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a05a:	68eb      	ldr	r3, [r5, #12]
 800a05c:	b183      	cbz	r3, 800a080 <_Balloc+0x42>
 800a05e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a060:	68db      	ldr	r3, [r3, #12]
 800a062:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a066:	b9b8      	cbnz	r0, 800a098 <_Balloc+0x5a>
 800a068:	2101      	movs	r1, #1
 800a06a:	fa01 f506 	lsl.w	r5, r1, r6
 800a06e:	1d6a      	adds	r2, r5, #5
 800a070:	0092      	lsls	r2, r2, #2
 800a072:	4620      	mov	r0, r4
 800a074:	f000 fabe 	bl	800a5f4 <_calloc_r>
 800a078:	b160      	cbz	r0, 800a094 <_Balloc+0x56>
 800a07a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800a07e:	e00e      	b.n	800a09e <_Balloc+0x60>
 800a080:	2221      	movs	r2, #33	; 0x21
 800a082:	2104      	movs	r1, #4
 800a084:	4620      	mov	r0, r4
 800a086:	f000 fab5 	bl	800a5f4 <_calloc_r>
 800a08a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a08c:	60e8      	str	r0, [r5, #12]
 800a08e:	68db      	ldr	r3, [r3, #12]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d1e4      	bne.n	800a05e <_Balloc+0x20>
 800a094:	2000      	movs	r0, #0
 800a096:	bd70      	pop	{r4, r5, r6, pc}
 800a098:	6802      	ldr	r2, [r0, #0]
 800a09a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a09e:	2300      	movs	r3, #0
 800a0a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a0a4:	e7f7      	b.n	800a096 <_Balloc+0x58>

0800a0a6 <_Bfree>:
 800a0a6:	b570      	push	{r4, r5, r6, lr}
 800a0a8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a0aa:	4606      	mov	r6, r0
 800a0ac:	460d      	mov	r5, r1
 800a0ae:	b93c      	cbnz	r4, 800a0c0 <_Bfree+0x1a>
 800a0b0:	2010      	movs	r0, #16
 800a0b2:	f7ff ffb1 	bl	800a018 <malloc>
 800a0b6:	6270      	str	r0, [r6, #36]	; 0x24
 800a0b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a0bc:	6004      	str	r4, [r0, #0]
 800a0be:	60c4      	str	r4, [r0, #12]
 800a0c0:	b13d      	cbz	r5, 800a0d2 <_Bfree+0x2c>
 800a0c2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a0c4:	686a      	ldr	r2, [r5, #4]
 800a0c6:	68db      	ldr	r3, [r3, #12]
 800a0c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a0cc:	6029      	str	r1, [r5, #0]
 800a0ce:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a0d2:	bd70      	pop	{r4, r5, r6, pc}

0800a0d4 <__multadd>:
 800a0d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0d8:	690d      	ldr	r5, [r1, #16]
 800a0da:	461f      	mov	r7, r3
 800a0dc:	4606      	mov	r6, r0
 800a0de:	460c      	mov	r4, r1
 800a0e0:	f101 0c14 	add.w	ip, r1, #20
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	f8dc 0000 	ldr.w	r0, [ip]
 800a0ea:	b281      	uxth	r1, r0
 800a0ec:	fb02 7101 	mla	r1, r2, r1, r7
 800a0f0:	0c0f      	lsrs	r7, r1, #16
 800a0f2:	0c00      	lsrs	r0, r0, #16
 800a0f4:	fb02 7000 	mla	r0, r2, r0, r7
 800a0f8:	b289      	uxth	r1, r1
 800a0fa:	3301      	adds	r3, #1
 800a0fc:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a100:	429d      	cmp	r5, r3
 800a102:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a106:	f84c 1b04 	str.w	r1, [ip], #4
 800a10a:	dcec      	bgt.n	800a0e6 <__multadd+0x12>
 800a10c:	b1d7      	cbz	r7, 800a144 <__multadd+0x70>
 800a10e:	68a3      	ldr	r3, [r4, #8]
 800a110:	42ab      	cmp	r3, r5
 800a112:	dc12      	bgt.n	800a13a <__multadd+0x66>
 800a114:	6861      	ldr	r1, [r4, #4]
 800a116:	4630      	mov	r0, r6
 800a118:	3101      	adds	r1, #1
 800a11a:	f7ff ff90 	bl	800a03e <_Balloc>
 800a11e:	6922      	ldr	r2, [r4, #16]
 800a120:	3202      	adds	r2, #2
 800a122:	f104 010c 	add.w	r1, r4, #12
 800a126:	4680      	mov	r8, r0
 800a128:	0092      	lsls	r2, r2, #2
 800a12a:	300c      	adds	r0, #12
 800a12c:	f7ff ff7c 	bl	800a028 <memcpy>
 800a130:	4621      	mov	r1, r4
 800a132:	4630      	mov	r0, r6
 800a134:	f7ff ffb7 	bl	800a0a6 <_Bfree>
 800a138:	4644      	mov	r4, r8
 800a13a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a13e:	3501      	adds	r5, #1
 800a140:	615f      	str	r7, [r3, #20]
 800a142:	6125      	str	r5, [r4, #16]
 800a144:	4620      	mov	r0, r4
 800a146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a14a <__hi0bits>:
 800a14a:	0c02      	lsrs	r2, r0, #16
 800a14c:	0412      	lsls	r2, r2, #16
 800a14e:	4603      	mov	r3, r0
 800a150:	b9b2      	cbnz	r2, 800a180 <__hi0bits+0x36>
 800a152:	0403      	lsls	r3, r0, #16
 800a154:	2010      	movs	r0, #16
 800a156:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a15a:	bf04      	itt	eq
 800a15c:	021b      	lsleq	r3, r3, #8
 800a15e:	3008      	addeq	r0, #8
 800a160:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a164:	bf04      	itt	eq
 800a166:	011b      	lsleq	r3, r3, #4
 800a168:	3004      	addeq	r0, #4
 800a16a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a16e:	bf04      	itt	eq
 800a170:	009b      	lsleq	r3, r3, #2
 800a172:	3002      	addeq	r0, #2
 800a174:	2b00      	cmp	r3, #0
 800a176:	db06      	blt.n	800a186 <__hi0bits+0x3c>
 800a178:	005b      	lsls	r3, r3, #1
 800a17a:	d503      	bpl.n	800a184 <__hi0bits+0x3a>
 800a17c:	3001      	adds	r0, #1
 800a17e:	4770      	bx	lr
 800a180:	2000      	movs	r0, #0
 800a182:	e7e8      	b.n	800a156 <__hi0bits+0xc>
 800a184:	2020      	movs	r0, #32
 800a186:	4770      	bx	lr

0800a188 <__lo0bits>:
 800a188:	6803      	ldr	r3, [r0, #0]
 800a18a:	f013 0207 	ands.w	r2, r3, #7
 800a18e:	4601      	mov	r1, r0
 800a190:	d00b      	beq.n	800a1aa <__lo0bits+0x22>
 800a192:	07da      	lsls	r2, r3, #31
 800a194:	d423      	bmi.n	800a1de <__lo0bits+0x56>
 800a196:	0798      	lsls	r0, r3, #30
 800a198:	bf49      	itett	mi
 800a19a:	085b      	lsrmi	r3, r3, #1
 800a19c:	089b      	lsrpl	r3, r3, #2
 800a19e:	2001      	movmi	r0, #1
 800a1a0:	600b      	strmi	r3, [r1, #0]
 800a1a2:	bf5c      	itt	pl
 800a1a4:	600b      	strpl	r3, [r1, #0]
 800a1a6:	2002      	movpl	r0, #2
 800a1a8:	4770      	bx	lr
 800a1aa:	b298      	uxth	r0, r3
 800a1ac:	b9a8      	cbnz	r0, 800a1da <__lo0bits+0x52>
 800a1ae:	0c1b      	lsrs	r3, r3, #16
 800a1b0:	2010      	movs	r0, #16
 800a1b2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a1b6:	bf04      	itt	eq
 800a1b8:	0a1b      	lsreq	r3, r3, #8
 800a1ba:	3008      	addeq	r0, #8
 800a1bc:	071a      	lsls	r2, r3, #28
 800a1be:	bf04      	itt	eq
 800a1c0:	091b      	lsreq	r3, r3, #4
 800a1c2:	3004      	addeq	r0, #4
 800a1c4:	079a      	lsls	r2, r3, #30
 800a1c6:	bf04      	itt	eq
 800a1c8:	089b      	lsreq	r3, r3, #2
 800a1ca:	3002      	addeq	r0, #2
 800a1cc:	07da      	lsls	r2, r3, #31
 800a1ce:	d402      	bmi.n	800a1d6 <__lo0bits+0x4e>
 800a1d0:	085b      	lsrs	r3, r3, #1
 800a1d2:	d006      	beq.n	800a1e2 <__lo0bits+0x5a>
 800a1d4:	3001      	adds	r0, #1
 800a1d6:	600b      	str	r3, [r1, #0]
 800a1d8:	4770      	bx	lr
 800a1da:	4610      	mov	r0, r2
 800a1dc:	e7e9      	b.n	800a1b2 <__lo0bits+0x2a>
 800a1de:	2000      	movs	r0, #0
 800a1e0:	4770      	bx	lr
 800a1e2:	2020      	movs	r0, #32
 800a1e4:	4770      	bx	lr

0800a1e6 <__i2b>:
 800a1e6:	b510      	push	{r4, lr}
 800a1e8:	460c      	mov	r4, r1
 800a1ea:	2101      	movs	r1, #1
 800a1ec:	f7ff ff27 	bl	800a03e <_Balloc>
 800a1f0:	2201      	movs	r2, #1
 800a1f2:	6144      	str	r4, [r0, #20]
 800a1f4:	6102      	str	r2, [r0, #16]
 800a1f6:	bd10      	pop	{r4, pc}

0800a1f8 <__multiply>:
 800a1f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1fc:	4614      	mov	r4, r2
 800a1fe:	690a      	ldr	r2, [r1, #16]
 800a200:	6923      	ldr	r3, [r4, #16]
 800a202:	429a      	cmp	r2, r3
 800a204:	bfb8      	it	lt
 800a206:	460b      	movlt	r3, r1
 800a208:	4688      	mov	r8, r1
 800a20a:	bfbc      	itt	lt
 800a20c:	46a0      	movlt	r8, r4
 800a20e:	461c      	movlt	r4, r3
 800a210:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a214:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a218:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a21c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a220:	eb07 0609 	add.w	r6, r7, r9
 800a224:	42b3      	cmp	r3, r6
 800a226:	bfb8      	it	lt
 800a228:	3101      	addlt	r1, #1
 800a22a:	f7ff ff08 	bl	800a03e <_Balloc>
 800a22e:	f100 0514 	add.w	r5, r0, #20
 800a232:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800a236:	462b      	mov	r3, r5
 800a238:	2200      	movs	r2, #0
 800a23a:	4573      	cmp	r3, lr
 800a23c:	d316      	bcc.n	800a26c <__multiply+0x74>
 800a23e:	f104 0214 	add.w	r2, r4, #20
 800a242:	f108 0114 	add.w	r1, r8, #20
 800a246:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800a24a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a24e:	9300      	str	r3, [sp, #0]
 800a250:	9b00      	ldr	r3, [sp, #0]
 800a252:	9201      	str	r2, [sp, #4]
 800a254:	4293      	cmp	r3, r2
 800a256:	d80c      	bhi.n	800a272 <__multiply+0x7a>
 800a258:	2e00      	cmp	r6, #0
 800a25a:	dd03      	ble.n	800a264 <__multiply+0x6c>
 800a25c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a260:	2b00      	cmp	r3, #0
 800a262:	d05d      	beq.n	800a320 <__multiply+0x128>
 800a264:	6106      	str	r6, [r0, #16]
 800a266:	b003      	add	sp, #12
 800a268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a26c:	f843 2b04 	str.w	r2, [r3], #4
 800a270:	e7e3      	b.n	800a23a <__multiply+0x42>
 800a272:	f8b2 b000 	ldrh.w	fp, [r2]
 800a276:	f1bb 0f00 	cmp.w	fp, #0
 800a27a:	d023      	beq.n	800a2c4 <__multiply+0xcc>
 800a27c:	4689      	mov	r9, r1
 800a27e:	46ac      	mov	ip, r5
 800a280:	f04f 0800 	mov.w	r8, #0
 800a284:	f859 4b04 	ldr.w	r4, [r9], #4
 800a288:	f8dc a000 	ldr.w	sl, [ip]
 800a28c:	b2a3      	uxth	r3, r4
 800a28e:	fa1f fa8a 	uxth.w	sl, sl
 800a292:	fb0b a303 	mla	r3, fp, r3, sl
 800a296:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a29a:	f8dc 4000 	ldr.w	r4, [ip]
 800a29e:	4443      	add	r3, r8
 800a2a0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a2a4:	fb0b 840a 	mla	r4, fp, sl, r8
 800a2a8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a2ac:	46e2      	mov	sl, ip
 800a2ae:	b29b      	uxth	r3, r3
 800a2b0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a2b4:	454f      	cmp	r7, r9
 800a2b6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a2ba:	f84a 3b04 	str.w	r3, [sl], #4
 800a2be:	d82b      	bhi.n	800a318 <__multiply+0x120>
 800a2c0:	f8cc 8004 	str.w	r8, [ip, #4]
 800a2c4:	9b01      	ldr	r3, [sp, #4]
 800a2c6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800a2ca:	3204      	adds	r2, #4
 800a2cc:	f1ba 0f00 	cmp.w	sl, #0
 800a2d0:	d020      	beq.n	800a314 <__multiply+0x11c>
 800a2d2:	682b      	ldr	r3, [r5, #0]
 800a2d4:	4689      	mov	r9, r1
 800a2d6:	46a8      	mov	r8, r5
 800a2d8:	f04f 0b00 	mov.w	fp, #0
 800a2dc:	f8b9 c000 	ldrh.w	ip, [r9]
 800a2e0:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800a2e4:	fb0a 440c 	mla	r4, sl, ip, r4
 800a2e8:	445c      	add	r4, fp
 800a2ea:	46c4      	mov	ip, r8
 800a2ec:	b29b      	uxth	r3, r3
 800a2ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a2f2:	f84c 3b04 	str.w	r3, [ip], #4
 800a2f6:	f859 3b04 	ldr.w	r3, [r9], #4
 800a2fa:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800a2fe:	0c1b      	lsrs	r3, r3, #16
 800a300:	fb0a b303 	mla	r3, sl, r3, fp
 800a304:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800a308:	454f      	cmp	r7, r9
 800a30a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800a30e:	d805      	bhi.n	800a31c <__multiply+0x124>
 800a310:	f8c8 3004 	str.w	r3, [r8, #4]
 800a314:	3504      	adds	r5, #4
 800a316:	e79b      	b.n	800a250 <__multiply+0x58>
 800a318:	46d4      	mov	ip, sl
 800a31a:	e7b3      	b.n	800a284 <__multiply+0x8c>
 800a31c:	46e0      	mov	r8, ip
 800a31e:	e7dd      	b.n	800a2dc <__multiply+0xe4>
 800a320:	3e01      	subs	r6, #1
 800a322:	e799      	b.n	800a258 <__multiply+0x60>

0800a324 <__pow5mult>:
 800a324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a328:	4615      	mov	r5, r2
 800a32a:	f012 0203 	ands.w	r2, r2, #3
 800a32e:	4606      	mov	r6, r0
 800a330:	460f      	mov	r7, r1
 800a332:	d007      	beq.n	800a344 <__pow5mult+0x20>
 800a334:	3a01      	subs	r2, #1
 800a336:	4c21      	ldr	r4, [pc, #132]	; (800a3bc <__pow5mult+0x98>)
 800a338:	2300      	movs	r3, #0
 800a33a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a33e:	f7ff fec9 	bl	800a0d4 <__multadd>
 800a342:	4607      	mov	r7, r0
 800a344:	10ad      	asrs	r5, r5, #2
 800a346:	d035      	beq.n	800a3b4 <__pow5mult+0x90>
 800a348:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a34a:	b93c      	cbnz	r4, 800a35c <__pow5mult+0x38>
 800a34c:	2010      	movs	r0, #16
 800a34e:	f7ff fe63 	bl	800a018 <malloc>
 800a352:	6270      	str	r0, [r6, #36]	; 0x24
 800a354:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a358:	6004      	str	r4, [r0, #0]
 800a35a:	60c4      	str	r4, [r0, #12]
 800a35c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a360:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a364:	b94c      	cbnz	r4, 800a37a <__pow5mult+0x56>
 800a366:	f240 2171 	movw	r1, #625	; 0x271
 800a36a:	4630      	mov	r0, r6
 800a36c:	f7ff ff3b 	bl	800a1e6 <__i2b>
 800a370:	2300      	movs	r3, #0
 800a372:	f8c8 0008 	str.w	r0, [r8, #8]
 800a376:	4604      	mov	r4, r0
 800a378:	6003      	str	r3, [r0, #0]
 800a37a:	f04f 0800 	mov.w	r8, #0
 800a37e:	07eb      	lsls	r3, r5, #31
 800a380:	d50a      	bpl.n	800a398 <__pow5mult+0x74>
 800a382:	4639      	mov	r1, r7
 800a384:	4622      	mov	r2, r4
 800a386:	4630      	mov	r0, r6
 800a388:	f7ff ff36 	bl	800a1f8 <__multiply>
 800a38c:	4639      	mov	r1, r7
 800a38e:	4681      	mov	r9, r0
 800a390:	4630      	mov	r0, r6
 800a392:	f7ff fe88 	bl	800a0a6 <_Bfree>
 800a396:	464f      	mov	r7, r9
 800a398:	106d      	asrs	r5, r5, #1
 800a39a:	d00b      	beq.n	800a3b4 <__pow5mult+0x90>
 800a39c:	6820      	ldr	r0, [r4, #0]
 800a39e:	b938      	cbnz	r0, 800a3b0 <__pow5mult+0x8c>
 800a3a0:	4622      	mov	r2, r4
 800a3a2:	4621      	mov	r1, r4
 800a3a4:	4630      	mov	r0, r6
 800a3a6:	f7ff ff27 	bl	800a1f8 <__multiply>
 800a3aa:	6020      	str	r0, [r4, #0]
 800a3ac:	f8c0 8000 	str.w	r8, [r0]
 800a3b0:	4604      	mov	r4, r0
 800a3b2:	e7e4      	b.n	800a37e <__pow5mult+0x5a>
 800a3b4:	4638      	mov	r0, r7
 800a3b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3ba:	bf00      	nop
 800a3bc:	0800ae98 	.word	0x0800ae98

0800a3c0 <__lshift>:
 800a3c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3c4:	460c      	mov	r4, r1
 800a3c6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a3ca:	6923      	ldr	r3, [r4, #16]
 800a3cc:	6849      	ldr	r1, [r1, #4]
 800a3ce:	eb0a 0903 	add.w	r9, sl, r3
 800a3d2:	68a3      	ldr	r3, [r4, #8]
 800a3d4:	4607      	mov	r7, r0
 800a3d6:	4616      	mov	r6, r2
 800a3d8:	f109 0501 	add.w	r5, r9, #1
 800a3dc:	42ab      	cmp	r3, r5
 800a3de:	db32      	blt.n	800a446 <__lshift+0x86>
 800a3e0:	4638      	mov	r0, r7
 800a3e2:	f7ff fe2c 	bl	800a03e <_Balloc>
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	4680      	mov	r8, r0
 800a3ea:	f100 0114 	add.w	r1, r0, #20
 800a3ee:	461a      	mov	r2, r3
 800a3f0:	4553      	cmp	r3, sl
 800a3f2:	db2b      	blt.n	800a44c <__lshift+0x8c>
 800a3f4:	6920      	ldr	r0, [r4, #16]
 800a3f6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a3fa:	f104 0314 	add.w	r3, r4, #20
 800a3fe:	f016 021f 	ands.w	r2, r6, #31
 800a402:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a406:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a40a:	d025      	beq.n	800a458 <__lshift+0x98>
 800a40c:	f1c2 0e20 	rsb	lr, r2, #32
 800a410:	2000      	movs	r0, #0
 800a412:	681e      	ldr	r6, [r3, #0]
 800a414:	468a      	mov	sl, r1
 800a416:	4096      	lsls	r6, r2
 800a418:	4330      	orrs	r0, r6
 800a41a:	f84a 0b04 	str.w	r0, [sl], #4
 800a41e:	f853 0b04 	ldr.w	r0, [r3], #4
 800a422:	459c      	cmp	ip, r3
 800a424:	fa20 f00e 	lsr.w	r0, r0, lr
 800a428:	d814      	bhi.n	800a454 <__lshift+0x94>
 800a42a:	6048      	str	r0, [r1, #4]
 800a42c:	b108      	cbz	r0, 800a432 <__lshift+0x72>
 800a42e:	f109 0502 	add.w	r5, r9, #2
 800a432:	3d01      	subs	r5, #1
 800a434:	4638      	mov	r0, r7
 800a436:	f8c8 5010 	str.w	r5, [r8, #16]
 800a43a:	4621      	mov	r1, r4
 800a43c:	f7ff fe33 	bl	800a0a6 <_Bfree>
 800a440:	4640      	mov	r0, r8
 800a442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a446:	3101      	adds	r1, #1
 800a448:	005b      	lsls	r3, r3, #1
 800a44a:	e7c7      	b.n	800a3dc <__lshift+0x1c>
 800a44c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a450:	3301      	adds	r3, #1
 800a452:	e7cd      	b.n	800a3f0 <__lshift+0x30>
 800a454:	4651      	mov	r1, sl
 800a456:	e7dc      	b.n	800a412 <__lshift+0x52>
 800a458:	3904      	subs	r1, #4
 800a45a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a45e:	f841 2f04 	str.w	r2, [r1, #4]!
 800a462:	459c      	cmp	ip, r3
 800a464:	d8f9      	bhi.n	800a45a <__lshift+0x9a>
 800a466:	e7e4      	b.n	800a432 <__lshift+0x72>

0800a468 <__mcmp>:
 800a468:	6903      	ldr	r3, [r0, #16]
 800a46a:	690a      	ldr	r2, [r1, #16]
 800a46c:	1a9b      	subs	r3, r3, r2
 800a46e:	b530      	push	{r4, r5, lr}
 800a470:	d10c      	bne.n	800a48c <__mcmp+0x24>
 800a472:	0092      	lsls	r2, r2, #2
 800a474:	3014      	adds	r0, #20
 800a476:	3114      	adds	r1, #20
 800a478:	1884      	adds	r4, r0, r2
 800a47a:	4411      	add	r1, r2
 800a47c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a480:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a484:	4295      	cmp	r5, r2
 800a486:	d003      	beq.n	800a490 <__mcmp+0x28>
 800a488:	d305      	bcc.n	800a496 <__mcmp+0x2e>
 800a48a:	2301      	movs	r3, #1
 800a48c:	4618      	mov	r0, r3
 800a48e:	bd30      	pop	{r4, r5, pc}
 800a490:	42a0      	cmp	r0, r4
 800a492:	d3f3      	bcc.n	800a47c <__mcmp+0x14>
 800a494:	e7fa      	b.n	800a48c <__mcmp+0x24>
 800a496:	f04f 33ff 	mov.w	r3, #4294967295
 800a49a:	e7f7      	b.n	800a48c <__mcmp+0x24>

0800a49c <__mdiff>:
 800a49c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4a0:	460d      	mov	r5, r1
 800a4a2:	4607      	mov	r7, r0
 800a4a4:	4611      	mov	r1, r2
 800a4a6:	4628      	mov	r0, r5
 800a4a8:	4614      	mov	r4, r2
 800a4aa:	f7ff ffdd 	bl	800a468 <__mcmp>
 800a4ae:	1e06      	subs	r6, r0, #0
 800a4b0:	d108      	bne.n	800a4c4 <__mdiff+0x28>
 800a4b2:	4631      	mov	r1, r6
 800a4b4:	4638      	mov	r0, r7
 800a4b6:	f7ff fdc2 	bl	800a03e <_Balloc>
 800a4ba:	2301      	movs	r3, #1
 800a4bc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a4c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4c4:	bfa4      	itt	ge
 800a4c6:	4623      	movge	r3, r4
 800a4c8:	462c      	movge	r4, r5
 800a4ca:	4638      	mov	r0, r7
 800a4cc:	6861      	ldr	r1, [r4, #4]
 800a4ce:	bfa6      	itte	ge
 800a4d0:	461d      	movge	r5, r3
 800a4d2:	2600      	movge	r6, #0
 800a4d4:	2601      	movlt	r6, #1
 800a4d6:	f7ff fdb2 	bl	800a03e <_Balloc>
 800a4da:	692b      	ldr	r3, [r5, #16]
 800a4dc:	60c6      	str	r6, [r0, #12]
 800a4de:	6926      	ldr	r6, [r4, #16]
 800a4e0:	f105 0914 	add.w	r9, r5, #20
 800a4e4:	f104 0214 	add.w	r2, r4, #20
 800a4e8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800a4ec:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800a4f0:	f100 0514 	add.w	r5, r0, #20
 800a4f4:	f04f 0e00 	mov.w	lr, #0
 800a4f8:	f852 ab04 	ldr.w	sl, [r2], #4
 800a4fc:	f859 4b04 	ldr.w	r4, [r9], #4
 800a500:	fa1e f18a 	uxtah	r1, lr, sl
 800a504:	b2a3      	uxth	r3, r4
 800a506:	1ac9      	subs	r1, r1, r3
 800a508:	0c23      	lsrs	r3, r4, #16
 800a50a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800a50e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a512:	b289      	uxth	r1, r1
 800a514:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800a518:	45c8      	cmp	r8, r9
 800a51a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a51e:	4694      	mov	ip, r2
 800a520:	f845 3b04 	str.w	r3, [r5], #4
 800a524:	d8e8      	bhi.n	800a4f8 <__mdiff+0x5c>
 800a526:	45bc      	cmp	ip, r7
 800a528:	d304      	bcc.n	800a534 <__mdiff+0x98>
 800a52a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800a52e:	b183      	cbz	r3, 800a552 <__mdiff+0xb6>
 800a530:	6106      	str	r6, [r0, #16]
 800a532:	e7c5      	b.n	800a4c0 <__mdiff+0x24>
 800a534:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a538:	fa1e f381 	uxtah	r3, lr, r1
 800a53c:	141a      	asrs	r2, r3, #16
 800a53e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a542:	b29b      	uxth	r3, r3
 800a544:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a548:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800a54c:	f845 3b04 	str.w	r3, [r5], #4
 800a550:	e7e9      	b.n	800a526 <__mdiff+0x8a>
 800a552:	3e01      	subs	r6, #1
 800a554:	e7e9      	b.n	800a52a <__mdiff+0x8e>

0800a556 <__d2b>:
 800a556:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a55a:	460e      	mov	r6, r1
 800a55c:	2101      	movs	r1, #1
 800a55e:	ec59 8b10 	vmov	r8, r9, d0
 800a562:	4615      	mov	r5, r2
 800a564:	f7ff fd6b 	bl	800a03e <_Balloc>
 800a568:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a56c:	4607      	mov	r7, r0
 800a56e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a572:	bb34      	cbnz	r4, 800a5c2 <__d2b+0x6c>
 800a574:	9301      	str	r3, [sp, #4]
 800a576:	f1b8 0300 	subs.w	r3, r8, #0
 800a57a:	d027      	beq.n	800a5cc <__d2b+0x76>
 800a57c:	a802      	add	r0, sp, #8
 800a57e:	f840 3d08 	str.w	r3, [r0, #-8]!
 800a582:	f7ff fe01 	bl	800a188 <__lo0bits>
 800a586:	9900      	ldr	r1, [sp, #0]
 800a588:	b1f0      	cbz	r0, 800a5c8 <__d2b+0x72>
 800a58a:	9a01      	ldr	r2, [sp, #4]
 800a58c:	f1c0 0320 	rsb	r3, r0, #32
 800a590:	fa02 f303 	lsl.w	r3, r2, r3
 800a594:	430b      	orrs	r3, r1
 800a596:	40c2      	lsrs	r2, r0
 800a598:	617b      	str	r3, [r7, #20]
 800a59a:	9201      	str	r2, [sp, #4]
 800a59c:	9b01      	ldr	r3, [sp, #4]
 800a59e:	61bb      	str	r3, [r7, #24]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	bf14      	ite	ne
 800a5a4:	2102      	movne	r1, #2
 800a5a6:	2101      	moveq	r1, #1
 800a5a8:	6139      	str	r1, [r7, #16]
 800a5aa:	b1c4      	cbz	r4, 800a5de <__d2b+0x88>
 800a5ac:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a5b0:	4404      	add	r4, r0
 800a5b2:	6034      	str	r4, [r6, #0]
 800a5b4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a5b8:	6028      	str	r0, [r5, #0]
 800a5ba:	4638      	mov	r0, r7
 800a5bc:	b003      	add	sp, #12
 800a5be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a5c6:	e7d5      	b.n	800a574 <__d2b+0x1e>
 800a5c8:	6179      	str	r1, [r7, #20]
 800a5ca:	e7e7      	b.n	800a59c <__d2b+0x46>
 800a5cc:	a801      	add	r0, sp, #4
 800a5ce:	f7ff fddb 	bl	800a188 <__lo0bits>
 800a5d2:	9b01      	ldr	r3, [sp, #4]
 800a5d4:	617b      	str	r3, [r7, #20]
 800a5d6:	2101      	movs	r1, #1
 800a5d8:	6139      	str	r1, [r7, #16]
 800a5da:	3020      	adds	r0, #32
 800a5dc:	e7e5      	b.n	800a5aa <__d2b+0x54>
 800a5de:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800a5e2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a5e6:	6030      	str	r0, [r6, #0]
 800a5e8:	6918      	ldr	r0, [r3, #16]
 800a5ea:	f7ff fdae 	bl	800a14a <__hi0bits>
 800a5ee:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a5f2:	e7e1      	b.n	800a5b8 <__d2b+0x62>

0800a5f4 <_calloc_r>:
 800a5f4:	b538      	push	{r3, r4, r5, lr}
 800a5f6:	fb02 f401 	mul.w	r4, r2, r1
 800a5fa:	4621      	mov	r1, r4
 800a5fc:	f000 f856 	bl	800a6ac <_malloc_r>
 800a600:	4605      	mov	r5, r0
 800a602:	b118      	cbz	r0, 800a60c <_calloc_r+0x18>
 800a604:	4622      	mov	r2, r4
 800a606:	2100      	movs	r1, #0
 800a608:	f7fd fe80 	bl	800830c <memset>
 800a60c:	4628      	mov	r0, r5
 800a60e:	bd38      	pop	{r3, r4, r5, pc}

0800a610 <_free_r>:
 800a610:	b538      	push	{r3, r4, r5, lr}
 800a612:	4605      	mov	r5, r0
 800a614:	2900      	cmp	r1, #0
 800a616:	d045      	beq.n	800a6a4 <_free_r+0x94>
 800a618:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a61c:	1f0c      	subs	r4, r1, #4
 800a61e:	2b00      	cmp	r3, #0
 800a620:	bfb8      	it	lt
 800a622:	18e4      	addlt	r4, r4, r3
 800a624:	f000 fa98 	bl	800ab58 <__malloc_lock>
 800a628:	4a1f      	ldr	r2, [pc, #124]	; (800a6a8 <_free_r+0x98>)
 800a62a:	6813      	ldr	r3, [r2, #0]
 800a62c:	4610      	mov	r0, r2
 800a62e:	b933      	cbnz	r3, 800a63e <_free_r+0x2e>
 800a630:	6063      	str	r3, [r4, #4]
 800a632:	6014      	str	r4, [r2, #0]
 800a634:	4628      	mov	r0, r5
 800a636:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a63a:	f000 ba8e 	b.w	800ab5a <__malloc_unlock>
 800a63e:	42a3      	cmp	r3, r4
 800a640:	d90c      	bls.n	800a65c <_free_r+0x4c>
 800a642:	6821      	ldr	r1, [r4, #0]
 800a644:	1862      	adds	r2, r4, r1
 800a646:	4293      	cmp	r3, r2
 800a648:	bf04      	itt	eq
 800a64a:	681a      	ldreq	r2, [r3, #0]
 800a64c:	685b      	ldreq	r3, [r3, #4]
 800a64e:	6063      	str	r3, [r4, #4]
 800a650:	bf04      	itt	eq
 800a652:	1852      	addeq	r2, r2, r1
 800a654:	6022      	streq	r2, [r4, #0]
 800a656:	6004      	str	r4, [r0, #0]
 800a658:	e7ec      	b.n	800a634 <_free_r+0x24>
 800a65a:	4613      	mov	r3, r2
 800a65c:	685a      	ldr	r2, [r3, #4]
 800a65e:	b10a      	cbz	r2, 800a664 <_free_r+0x54>
 800a660:	42a2      	cmp	r2, r4
 800a662:	d9fa      	bls.n	800a65a <_free_r+0x4a>
 800a664:	6819      	ldr	r1, [r3, #0]
 800a666:	1858      	adds	r0, r3, r1
 800a668:	42a0      	cmp	r0, r4
 800a66a:	d10b      	bne.n	800a684 <_free_r+0x74>
 800a66c:	6820      	ldr	r0, [r4, #0]
 800a66e:	4401      	add	r1, r0
 800a670:	1858      	adds	r0, r3, r1
 800a672:	4282      	cmp	r2, r0
 800a674:	6019      	str	r1, [r3, #0]
 800a676:	d1dd      	bne.n	800a634 <_free_r+0x24>
 800a678:	6810      	ldr	r0, [r2, #0]
 800a67a:	6852      	ldr	r2, [r2, #4]
 800a67c:	605a      	str	r2, [r3, #4]
 800a67e:	4401      	add	r1, r0
 800a680:	6019      	str	r1, [r3, #0]
 800a682:	e7d7      	b.n	800a634 <_free_r+0x24>
 800a684:	d902      	bls.n	800a68c <_free_r+0x7c>
 800a686:	230c      	movs	r3, #12
 800a688:	602b      	str	r3, [r5, #0]
 800a68a:	e7d3      	b.n	800a634 <_free_r+0x24>
 800a68c:	6820      	ldr	r0, [r4, #0]
 800a68e:	1821      	adds	r1, r4, r0
 800a690:	428a      	cmp	r2, r1
 800a692:	bf04      	itt	eq
 800a694:	6811      	ldreq	r1, [r2, #0]
 800a696:	6852      	ldreq	r2, [r2, #4]
 800a698:	6062      	str	r2, [r4, #4]
 800a69a:	bf04      	itt	eq
 800a69c:	1809      	addeq	r1, r1, r0
 800a69e:	6021      	streq	r1, [r4, #0]
 800a6a0:	605c      	str	r4, [r3, #4]
 800a6a2:	e7c7      	b.n	800a634 <_free_r+0x24>
 800a6a4:	bd38      	pop	{r3, r4, r5, pc}
 800a6a6:	bf00      	nop
 800a6a8:	200001fc 	.word	0x200001fc

0800a6ac <_malloc_r>:
 800a6ac:	b570      	push	{r4, r5, r6, lr}
 800a6ae:	1ccd      	adds	r5, r1, #3
 800a6b0:	f025 0503 	bic.w	r5, r5, #3
 800a6b4:	3508      	adds	r5, #8
 800a6b6:	2d0c      	cmp	r5, #12
 800a6b8:	bf38      	it	cc
 800a6ba:	250c      	movcc	r5, #12
 800a6bc:	2d00      	cmp	r5, #0
 800a6be:	4606      	mov	r6, r0
 800a6c0:	db01      	blt.n	800a6c6 <_malloc_r+0x1a>
 800a6c2:	42a9      	cmp	r1, r5
 800a6c4:	d903      	bls.n	800a6ce <_malloc_r+0x22>
 800a6c6:	230c      	movs	r3, #12
 800a6c8:	6033      	str	r3, [r6, #0]
 800a6ca:	2000      	movs	r0, #0
 800a6cc:	bd70      	pop	{r4, r5, r6, pc}
 800a6ce:	f000 fa43 	bl	800ab58 <__malloc_lock>
 800a6d2:	4a21      	ldr	r2, [pc, #132]	; (800a758 <_malloc_r+0xac>)
 800a6d4:	6814      	ldr	r4, [r2, #0]
 800a6d6:	4621      	mov	r1, r4
 800a6d8:	b991      	cbnz	r1, 800a700 <_malloc_r+0x54>
 800a6da:	4c20      	ldr	r4, [pc, #128]	; (800a75c <_malloc_r+0xb0>)
 800a6dc:	6823      	ldr	r3, [r4, #0]
 800a6de:	b91b      	cbnz	r3, 800a6e8 <_malloc_r+0x3c>
 800a6e0:	4630      	mov	r0, r6
 800a6e2:	f000 f97d 	bl	800a9e0 <_sbrk_r>
 800a6e6:	6020      	str	r0, [r4, #0]
 800a6e8:	4629      	mov	r1, r5
 800a6ea:	4630      	mov	r0, r6
 800a6ec:	f000 f978 	bl	800a9e0 <_sbrk_r>
 800a6f0:	1c43      	adds	r3, r0, #1
 800a6f2:	d124      	bne.n	800a73e <_malloc_r+0x92>
 800a6f4:	230c      	movs	r3, #12
 800a6f6:	6033      	str	r3, [r6, #0]
 800a6f8:	4630      	mov	r0, r6
 800a6fa:	f000 fa2e 	bl	800ab5a <__malloc_unlock>
 800a6fe:	e7e4      	b.n	800a6ca <_malloc_r+0x1e>
 800a700:	680b      	ldr	r3, [r1, #0]
 800a702:	1b5b      	subs	r3, r3, r5
 800a704:	d418      	bmi.n	800a738 <_malloc_r+0x8c>
 800a706:	2b0b      	cmp	r3, #11
 800a708:	d90f      	bls.n	800a72a <_malloc_r+0x7e>
 800a70a:	600b      	str	r3, [r1, #0]
 800a70c:	50cd      	str	r5, [r1, r3]
 800a70e:	18cc      	adds	r4, r1, r3
 800a710:	4630      	mov	r0, r6
 800a712:	f000 fa22 	bl	800ab5a <__malloc_unlock>
 800a716:	f104 000b 	add.w	r0, r4, #11
 800a71a:	1d23      	adds	r3, r4, #4
 800a71c:	f020 0007 	bic.w	r0, r0, #7
 800a720:	1ac3      	subs	r3, r0, r3
 800a722:	d0d3      	beq.n	800a6cc <_malloc_r+0x20>
 800a724:	425a      	negs	r2, r3
 800a726:	50e2      	str	r2, [r4, r3]
 800a728:	e7d0      	b.n	800a6cc <_malloc_r+0x20>
 800a72a:	428c      	cmp	r4, r1
 800a72c:	684b      	ldr	r3, [r1, #4]
 800a72e:	bf16      	itet	ne
 800a730:	6063      	strne	r3, [r4, #4]
 800a732:	6013      	streq	r3, [r2, #0]
 800a734:	460c      	movne	r4, r1
 800a736:	e7eb      	b.n	800a710 <_malloc_r+0x64>
 800a738:	460c      	mov	r4, r1
 800a73a:	6849      	ldr	r1, [r1, #4]
 800a73c:	e7cc      	b.n	800a6d8 <_malloc_r+0x2c>
 800a73e:	1cc4      	adds	r4, r0, #3
 800a740:	f024 0403 	bic.w	r4, r4, #3
 800a744:	42a0      	cmp	r0, r4
 800a746:	d005      	beq.n	800a754 <_malloc_r+0xa8>
 800a748:	1a21      	subs	r1, r4, r0
 800a74a:	4630      	mov	r0, r6
 800a74c:	f000 f948 	bl	800a9e0 <_sbrk_r>
 800a750:	3001      	adds	r0, #1
 800a752:	d0cf      	beq.n	800a6f4 <_malloc_r+0x48>
 800a754:	6025      	str	r5, [r4, #0]
 800a756:	e7db      	b.n	800a710 <_malloc_r+0x64>
 800a758:	200001fc 	.word	0x200001fc
 800a75c:	20000200 	.word	0x20000200

0800a760 <__sfputc_r>:
 800a760:	6893      	ldr	r3, [r2, #8]
 800a762:	3b01      	subs	r3, #1
 800a764:	2b00      	cmp	r3, #0
 800a766:	b410      	push	{r4}
 800a768:	6093      	str	r3, [r2, #8]
 800a76a:	da08      	bge.n	800a77e <__sfputc_r+0x1e>
 800a76c:	6994      	ldr	r4, [r2, #24]
 800a76e:	42a3      	cmp	r3, r4
 800a770:	db01      	blt.n	800a776 <__sfputc_r+0x16>
 800a772:	290a      	cmp	r1, #10
 800a774:	d103      	bne.n	800a77e <__sfputc_r+0x1e>
 800a776:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a77a:	f7fe bb5d 	b.w	8008e38 <__swbuf_r>
 800a77e:	6813      	ldr	r3, [r2, #0]
 800a780:	1c58      	adds	r0, r3, #1
 800a782:	6010      	str	r0, [r2, #0]
 800a784:	7019      	strb	r1, [r3, #0]
 800a786:	4608      	mov	r0, r1
 800a788:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a78c:	4770      	bx	lr

0800a78e <__sfputs_r>:
 800a78e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a790:	4606      	mov	r6, r0
 800a792:	460f      	mov	r7, r1
 800a794:	4614      	mov	r4, r2
 800a796:	18d5      	adds	r5, r2, r3
 800a798:	42ac      	cmp	r4, r5
 800a79a:	d101      	bne.n	800a7a0 <__sfputs_r+0x12>
 800a79c:	2000      	movs	r0, #0
 800a79e:	e007      	b.n	800a7b0 <__sfputs_r+0x22>
 800a7a0:	463a      	mov	r2, r7
 800a7a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7a6:	4630      	mov	r0, r6
 800a7a8:	f7ff ffda 	bl	800a760 <__sfputc_r>
 800a7ac:	1c43      	adds	r3, r0, #1
 800a7ae:	d1f3      	bne.n	800a798 <__sfputs_r+0xa>
 800a7b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a7b4 <_vfiprintf_r>:
 800a7b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7b8:	460c      	mov	r4, r1
 800a7ba:	b09d      	sub	sp, #116	; 0x74
 800a7bc:	4617      	mov	r7, r2
 800a7be:	461d      	mov	r5, r3
 800a7c0:	4606      	mov	r6, r0
 800a7c2:	b118      	cbz	r0, 800a7cc <_vfiprintf_r+0x18>
 800a7c4:	6983      	ldr	r3, [r0, #24]
 800a7c6:	b90b      	cbnz	r3, 800a7cc <_vfiprintf_r+0x18>
 800a7c8:	f7ff fb2a 	bl	8009e20 <__sinit>
 800a7cc:	4b7c      	ldr	r3, [pc, #496]	; (800a9c0 <_vfiprintf_r+0x20c>)
 800a7ce:	429c      	cmp	r4, r3
 800a7d0:	d158      	bne.n	800a884 <_vfiprintf_r+0xd0>
 800a7d2:	6874      	ldr	r4, [r6, #4]
 800a7d4:	89a3      	ldrh	r3, [r4, #12]
 800a7d6:	0718      	lsls	r0, r3, #28
 800a7d8:	d55e      	bpl.n	800a898 <_vfiprintf_r+0xe4>
 800a7da:	6923      	ldr	r3, [r4, #16]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d05b      	beq.n	800a898 <_vfiprintf_r+0xe4>
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	9309      	str	r3, [sp, #36]	; 0x24
 800a7e4:	2320      	movs	r3, #32
 800a7e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a7ea:	2330      	movs	r3, #48	; 0x30
 800a7ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a7f0:	9503      	str	r5, [sp, #12]
 800a7f2:	f04f 0b01 	mov.w	fp, #1
 800a7f6:	46b8      	mov	r8, r7
 800a7f8:	4645      	mov	r5, r8
 800a7fa:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a7fe:	b10b      	cbz	r3, 800a804 <_vfiprintf_r+0x50>
 800a800:	2b25      	cmp	r3, #37	; 0x25
 800a802:	d154      	bne.n	800a8ae <_vfiprintf_r+0xfa>
 800a804:	ebb8 0a07 	subs.w	sl, r8, r7
 800a808:	d00b      	beq.n	800a822 <_vfiprintf_r+0x6e>
 800a80a:	4653      	mov	r3, sl
 800a80c:	463a      	mov	r2, r7
 800a80e:	4621      	mov	r1, r4
 800a810:	4630      	mov	r0, r6
 800a812:	f7ff ffbc 	bl	800a78e <__sfputs_r>
 800a816:	3001      	adds	r0, #1
 800a818:	f000 80c2 	beq.w	800a9a0 <_vfiprintf_r+0x1ec>
 800a81c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a81e:	4453      	add	r3, sl
 800a820:	9309      	str	r3, [sp, #36]	; 0x24
 800a822:	f898 3000 	ldrb.w	r3, [r8]
 800a826:	2b00      	cmp	r3, #0
 800a828:	f000 80ba 	beq.w	800a9a0 <_vfiprintf_r+0x1ec>
 800a82c:	2300      	movs	r3, #0
 800a82e:	f04f 32ff 	mov.w	r2, #4294967295
 800a832:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a836:	9304      	str	r3, [sp, #16]
 800a838:	9307      	str	r3, [sp, #28]
 800a83a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a83e:	931a      	str	r3, [sp, #104]	; 0x68
 800a840:	46a8      	mov	r8, r5
 800a842:	2205      	movs	r2, #5
 800a844:	f818 1b01 	ldrb.w	r1, [r8], #1
 800a848:	485e      	ldr	r0, [pc, #376]	; (800a9c4 <_vfiprintf_r+0x210>)
 800a84a:	f7f5 fcc9 	bl	80001e0 <memchr>
 800a84e:	9b04      	ldr	r3, [sp, #16]
 800a850:	bb78      	cbnz	r0, 800a8b2 <_vfiprintf_r+0xfe>
 800a852:	06d9      	lsls	r1, r3, #27
 800a854:	bf44      	itt	mi
 800a856:	2220      	movmi	r2, #32
 800a858:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a85c:	071a      	lsls	r2, r3, #28
 800a85e:	bf44      	itt	mi
 800a860:	222b      	movmi	r2, #43	; 0x2b
 800a862:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a866:	782a      	ldrb	r2, [r5, #0]
 800a868:	2a2a      	cmp	r2, #42	; 0x2a
 800a86a:	d02a      	beq.n	800a8c2 <_vfiprintf_r+0x10e>
 800a86c:	9a07      	ldr	r2, [sp, #28]
 800a86e:	46a8      	mov	r8, r5
 800a870:	2000      	movs	r0, #0
 800a872:	250a      	movs	r5, #10
 800a874:	4641      	mov	r1, r8
 800a876:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a87a:	3b30      	subs	r3, #48	; 0x30
 800a87c:	2b09      	cmp	r3, #9
 800a87e:	d969      	bls.n	800a954 <_vfiprintf_r+0x1a0>
 800a880:	b360      	cbz	r0, 800a8dc <_vfiprintf_r+0x128>
 800a882:	e024      	b.n	800a8ce <_vfiprintf_r+0x11a>
 800a884:	4b50      	ldr	r3, [pc, #320]	; (800a9c8 <_vfiprintf_r+0x214>)
 800a886:	429c      	cmp	r4, r3
 800a888:	d101      	bne.n	800a88e <_vfiprintf_r+0xda>
 800a88a:	68b4      	ldr	r4, [r6, #8]
 800a88c:	e7a2      	b.n	800a7d4 <_vfiprintf_r+0x20>
 800a88e:	4b4f      	ldr	r3, [pc, #316]	; (800a9cc <_vfiprintf_r+0x218>)
 800a890:	429c      	cmp	r4, r3
 800a892:	bf08      	it	eq
 800a894:	68f4      	ldreq	r4, [r6, #12]
 800a896:	e79d      	b.n	800a7d4 <_vfiprintf_r+0x20>
 800a898:	4621      	mov	r1, r4
 800a89a:	4630      	mov	r0, r6
 800a89c:	f7fe fb1e 	bl	8008edc <__swsetup_r>
 800a8a0:	2800      	cmp	r0, #0
 800a8a2:	d09d      	beq.n	800a7e0 <_vfiprintf_r+0x2c>
 800a8a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a8a8:	b01d      	add	sp, #116	; 0x74
 800a8aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8ae:	46a8      	mov	r8, r5
 800a8b0:	e7a2      	b.n	800a7f8 <_vfiprintf_r+0x44>
 800a8b2:	4a44      	ldr	r2, [pc, #272]	; (800a9c4 <_vfiprintf_r+0x210>)
 800a8b4:	1a80      	subs	r0, r0, r2
 800a8b6:	fa0b f000 	lsl.w	r0, fp, r0
 800a8ba:	4318      	orrs	r0, r3
 800a8bc:	9004      	str	r0, [sp, #16]
 800a8be:	4645      	mov	r5, r8
 800a8c0:	e7be      	b.n	800a840 <_vfiprintf_r+0x8c>
 800a8c2:	9a03      	ldr	r2, [sp, #12]
 800a8c4:	1d11      	adds	r1, r2, #4
 800a8c6:	6812      	ldr	r2, [r2, #0]
 800a8c8:	9103      	str	r1, [sp, #12]
 800a8ca:	2a00      	cmp	r2, #0
 800a8cc:	db01      	blt.n	800a8d2 <_vfiprintf_r+0x11e>
 800a8ce:	9207      	str	r2, [sp, #28]
 800a8d0:	e004      	b.n	800a8dc <_vfiprintf_r+0x128>
 800a8d2:	4252      	negs	r2, r2
 800a8d4:	f043 0302 	orr.w	r3, r3, #2
 800a8d8:	9207      	str	r2, [sp, #28]
 800a8da:	9304      	str	r3, [sp, #16]
 800a8dc:	f898 3000 	ldrb.w	r3, [r8]
 800a8e0:	2b2e      	cmp	r3, #46	; 0x2e
 800a8e2:	d10e      	bne.n	800a902 <_vfiprintf_r+0x14e>
 800a8e4:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a8e8:	2b2a      	cmp	r3, #42	; 0x2a
 800a8ea:	d138      	bne.n	800a95e <_vfiprintf_r+0x1aa>
 800a8ec:	9b03      	ldr	r3, [sp, #12]
 800a8ee:	1d1a      	adds	r2, r3, #4
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	9203      	str	r2, [sp, #12]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	bfb8      	it	lt
 800a8f8:	f04f 33ff 	movlt.w	r3, #4294967295
 800a8fc:	f108 0802 	add.w	r8, r8, #2
 800a900:	9305      	str	r3, [sp, #20]
 800a902:	4d33      	ldr	r5, [pc, #204]	; (800a9d0 <_vfiprintf_r+0x21c>)
 800a904:	f898 1000 	ldrb.w	r1, [r8]
 800a908:	2203      	movs	r2, #3
 800a90a:	4628      	mov	r0, r5
 800a90c:	f7f5 fc68 	bl	80001e0 <memchr>
 800a910:	b140      	cbz	r0, 800a924 <_vfiprintf_r+0x170>
 800a912:	2340      	movs	r3, #64	; 0x40
 800a914:	1b40      	subs	r0, r0, r5
 800a916:	fa03 f000 	lsl.w	r0, r3, r0
 800a91a:	9b04      	ldr	r3, [sp, #16]
 800a91c:	4303      	orrs	r3, r0
 800a91e:	f108 0801 	add.w	r8, r8, #1
 800a922:	9304      	str	r3, [sp, #16]
 800a924:	f898 1000 	ldrb.w	r1, [r8]
 800a928:	482a      	ldr	r0, [pc, #168]	; (800a9d4 <_vfiprintf_r+0x220>)
 800a92a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a92e:	2206      	movs	r2, #6
 800a930:	f108 0701 	add.w	r7, r8, #1
 800a934:	f7f5 fc54 	bl	80001e0 <memchr>
 800a938:	2800      	cmp	r0, #0
 800a93a:	d037      	beq.n	800a9ac <_vfiprintf_r+0x1f8>
 800a93c:	4b26      	ldr	r3, [pc, #152]	; (800a9d8 <_vfiprintf_r+0x224>)
 800a93e:	bb1b      	cbnz	r3, 800a988 <_vfiprintf_r+0x1d4>
 800a940:	9b03      	ldr	r3, [sp, #12]
 800a942:	3307      	adds	r3, #7
 800a944:	f023 0307 	bic.w	r3, r3, #7
 800a948:	3308      	adds	r3, #8
 800a94a:	9303      	str	r3, [sp, #12]
 800a94c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a94e:	444b      	add	r3, r9
 800a950:	9309      	str	r3, [sp, #36]	; 0x24
 800a952:	e750      	b.n	800a7f6 <_vfiprintf_r+0x42>
 800a954:	fb05 3202 	mla	r2, r5, r2, r3
 800a958:	2001      	movs	r0, #1
 800a95a:	4688      	mov	r8, r1
 800a95c:	e78a      	b.n	800a874 <_vfiprintf_r+0xc0>
 800a95e:	2300      	movs	r3, #0
 800a960:	f108 0801 	add.w	r8, r8, #1
 800a964:	9305      	str	r3, [sp, #20]
 800a966:	4619      	mov	r1, r3
 800a968:	250a      	movs	r5, #10
 800a96a:	4640      	mov	r0, r8
 800a96c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a970:	3a30      	subs	r2, #48	; 0x30
 800a972:	2a09      	cmp	r2, #9
 800a974:	d903      	bls.n	800a97e <_vfiprintf_r+0x1ca>
 800a976:	2b00      	cmp	r3, #0
 800a978:	d0c3      	beq.n	800a902 <_vfiprintf_r+0x14e>
 800a97a:	9105      	str	r1, [sp, #20]
 800a97c:	e7c1      	b.n	800a902 <_vfiprintf_r+0x14e>
 800a97e:	fb05 2101 	mla	r1, r5, r1, r2
 800a982:	2301      	movs	r3, #1
 800a984:	4680      	mov	r8, r0
 800a986:	e7f0      	b.n	800a96a <_vfiprintf_r+0x1b6>
 800a988:	ab03      	add	r3, sp, #12
 800a98a:	9300      	str	r3, [sp, #0]
 800a98c:	4622      	mov	r2, r4
 800a98e:	4b13      	ldr	r3, [pc, #76]	; (800a9dc <_vfiprintf_r+0x228>)
 800a990:	a904      	add	r1, sp, #16
 800a992:	4630      	mov	r0, r6
 800a994:	f7fd fd56 	bl	8008444 <_printf_float>
 800a998:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a99c:	4681      	mov	r9, r0
 800a99e:	d1d5      	bne.n	800a94c <_vfiprintf_r+0x198>
 800a9a0:	89a3      	ldrh	r3, [r4, #12]
 800a9a2:	065b      	lsls	r3, r3, #25
 800a9a4:	f53f af7e 	bmi.w	800a8a4 <_vfiprintf_r+0xf0>
 800a9a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a9aa:	e77d      	b.n	800a8a8 <_vfiprintf_r+0xf4>
 800a9ac:	ab03      	add	r3, sp, #12
 800a9ae:	9300      	str	r3, [sp, #0]
 800a9b0:	4622      	mov	r2, r4
 800a9b2:	4b0a      	ldr	r3, [pc, #40]	; (800a9dc <_vfiprintf_r+0x228>)
 800a9b4:	a904      	add	r1, sp, #16
 800a9b6:	4630      	mov	r0, r6
 800a9b8:	f7fd fffa 	bl	80089b0 <_printf_i>
 800a9bc:	e7ec      	b.n	800a998 <_vfiprintf_r+0x1e4>
 800a9be:	bf00      	nop
 800a9c0:	0800ad64 	.word	0x0800ad64
 800a9c4:	0800aea4 	.word	0x0800aea4
 800a9c8:	0800ad84 	.word	0x0800ad84
 800a9cc:	0800ad44 	.word	0x0800ad44
 800a9d0:	0800aeaa 	.word	0x0800aeaa
 800a9d4:	0800aeae 	.word	0x0800aeae
 800a9d8:	08008445 	.word	0x08008445
 800a9dc:	0800a78f 	.word	0x0800a78f

0800a9e0 <_sbrk_r>:
 800a9e0:	b538      	push	{r3, r4, r5, lr}
 800a9e2:	4c06      	ldr	r4, [pc, #24]	; (800a9fc <_sbrk_r+0x1c>)
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	4605      	mov	r5, r0
 800a9e8:	4608      	mov	r0, r1
 800a9ea:	6023      	str	r3, [r4, #0]
 800a9ec:	f7fc ff22 	bl	8007834 <_sbrk>
 800a9f0:	1c43      	adds	r3, r0, #1
 800a9f2:	d102      	bne.n	800a9fa <_sbrk_r+0x1a>
 800a9f4:	6823      	ldr	r3, [r4, #0]
 800a9f6:	b103      	cbz	r3, 800a9fa <_sbrk_r+0x1a>
 800a9f8:	602b      	str	r3, [r5, #0]
 800a9fa:	bd38      	pop	{r3, r4, r5, pc}
 800a9fc:	2000099c 	.word	0x2000099c

0800aa00 <__sread>:
 800aa00:	b510      	push	{r4, lr}
 800aa02:	460c      	mov	r4, r1
 800aa04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa08:	f000 f8a8 	bl	800ab5c <_read_r>
 800aa0c:	2800      	cmp	r0, #0
 800aa0e:	bfab      	itete	ge
 800aa10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aa12:	89a3      	ldrhlt	r3, [r4, #12]
 800aa14:	181b      	addge	r3, r3, r0
 800aa16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aa1a:	bfac      	ite	ge
 800aa1c:	6563      	strge	r3, [r4, #84]	; 0x54
 800aa1e:	81a3      	strhlt	r3, [r4, #12]
 800aa20:	bd10      	pop	{r4, pc}

0800aa22 <__swrite>:
 800aa22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa26:	461f      	mov	r7, r3
 800aa28:	898b      	ldrh	r3, [r1, #12]
 800aa2a:	05db      	lsls	r3, r3, #23
 800aa2c:	4605      	mov	r5, r0
 800aa2e:	460c      	mov	r4, r1
 800aa30:	4616      	mov	r6, r2
 800aa32:	d505      	bpl.n	800aa40 <__swrite+0x1e>
 800aa34:	2302      	movs	r3, #2
 800aa36:	2200      	movs	r2, #0
 800aa38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa3c:	f000 f868 	bl	800ab10 <_lseek_r>
 800aa40:	89a3      	ldrh	r3, [r4, #12]
 800aa42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aa4a:	81a3      	strh	r3, [r4, #12]
 800aa4c:	4632      	mov	r2, r6
 800aa4e:	463b      	mov	r3, r7
 800aa50:	4628      	mov	r0, r5
 800aa52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa56:	f000 b817 	b.w	800aa88 <_write_r>

0800aa5a <__sseek>:
 800aa5a:	b510      	push	{r4, lr}
 800aa5c:	460c      	mov	r4, r1
 800aa5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa62:	f000 f855 	bl	800ab10 <_lseek_r>
 800aa66:	1c43      	adds	r3, r0, #1
 800aa68:	89a3      	ldrh	r3, [r4, #12]
 800aa6a:	bf15      	itete	ne
 800aa6c:	6560      	strne	r0, [r4, #84]	; 0x54
 800aa6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aa72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aa76:	81a3      	strheq	r3, [r4, #12]
 800aa78:	bf18      	it	ne
 800aa7a:	81a3      	strhne	r3, [r4, #12]
 800aa7c:	bd10      	pop	{r4, pc}

0800aa7e <__sclose>:
 800aa7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa82:	f000 b813 	b.w	800aaac <_close_r>
	...

0800aa88 <_write_r>:
 800aa88:	b538      	push	{r3, r4, r5, lr}
 800aa8a:	4c07      	ldr	r4, [pc, #28]	; (800aaa8 <_write_r+0x20>)
 800aa8c:	4605      	mov	r5, r0
 800aa8e:	4608      	mov	r0, r1
 800aa90:	4611      	mov	r1, r2
 800aa92:	2200      	movs	r2, #0
 800aa94:	6022      	str	r2, [r4, #0]
 800aa96:	461a      	mov	r2, r3
 800aa98:	f7fc fe7b 	bl	8007792 <_write>
 800aa9c:	1c43      	adds	r3, r0, #1
 800aa9e:	d102      	bne.n	800aaa6 <_write_r+0x1e>
 800aaa0:	6823      	ldr	r3, [r4, #0]
 800aaa2:	b103      	cbz	r3, 800aaa6 <_write_r+0x1e>
 800aaa4:	602b      	str	r3, [r5, #0]
 800aaa6:	bd38      	pop	{r3, r4, r5, pc}
 800aaa8:	2000099c 	.word	0x2000099c

0800aaac <_close_r>:
 800aaac:	b538      	push	{r3, r4, r5, lr}
 800aaae:	4c06      	ldr	r4, [pc, #24]	; (800aac8 <_close_r+0x1c>)
 800aab0:	2300      	movs	r3, #0
 800aab2:	4605      	mov	r5, r0
 800aab4:	4608      	mov	r0, r1
 800aab6:	6023      	str	r3, [r4, #0]
 800aab8:	f7fc fe87 	bl	80077ca <_close>
 800aabc:	1c43      	adds	r3, r0, #1
 800aabe:	d102      	bne.n	800aac6 <_close_r+0x1a>
 800aac0:	6823      	ldr	r3, [r4, #0]
 800aac2:	b103      	cbz	r3, 800aac6 <_close_r+0x1a>
 800aac4:	602b      	str	r3, [r5, #0]
 800aac6:	bd38      	pop	{r3, r4, r5, pc}
 800aac8:	2000099c 	.word	0x2000099c

0800aacc <_fstat_r>:
 800aacc:	b538      	push	{r3, r4, r5, lr}
 800aace:	4c07      	ldr	r4, [pc, #28]	; (800aaec <_fstat_r+0x20>)
 800aad0:	2300      	movs	r3, #0
 800aad2:	4605      	mov	r5, r0
 800aad4:	4608      	mov	r0, r1
 800aad6:	4611      	mov	r1, r2
 800aad8:	6023      	str	r3, [r4, #0]
 800aada:	f7fc fe82 	bl	80077e2 <_fstat>
 800aade:	1c43      	adds	r3, r0, #1
 800aae0:	d102      	bne.n	800aae8 <_fstat_r+0x1c>
 800aae2:	6823      	ldr	r3, [r4, #0]
 800aae4:	b103      	cbz	r3, 800aae8 <_fstat_r+0x1c>
 800aae6:	602b      	str	r3, [r5, #0]
 800aae8:	bd38      	pop	{r3, r4, r5, pc}
 800aaea:	bf00      	nop
 800aaec:	2000099c 	.word	0x2000099c

0800aaf0 <_isatty_r>:
 800aaf0:	b538      	push	{r3, r4, r5, lr}
 800aaf2:	4c06      	ldr	r4, [pc, #24]	; (800ab0c <_isatty_r+0x1c>)
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	4605      	mov	r5, r0
 800aaf8:	4608      	mov	r0, r1
 800aafa:	6023      	str	r3, [r4, #0]
 800aafc:	f7fc fe81 	bl	8007802 <_isatty>
 800ab00:	1c43      	adds	r3, r0, #1
 800ab02:	d102      	bne.n	800ab0a <_isatty_r+0x1a>
 800ab04:	6823      	ldr	r3, [r4, #0]
 800ab06:	b103      	cbz	r3, 800ab0a <_isatty_r+0x1a>
 800ab08:	602b      	str	r3, [r5, #0]
 800ab0a:	bd38      	pop	{r3, r4, r5, pc}
 800ab0c:	2000099c 	.word	0x2000099c

0800ab10 <_lseek_r>:
 800ab10:	b538      	push	{r3, r4, r5, lr}
 800ab12:	4c07      	ldr	r4, [pc, #28]	; (800ab30 <_lseek_r+0x20>)
 800ab14:	4605      	mov	r5, r0
 800ab16:	4608      	mov	r0, r1
 800ab18:	4611      	mov	r1, r2
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	6022      	str	r2, [r4, #0]
 800ab1e:	461a      	mov	r2, r3
 800ab20:	f7fc fe7a 	bl	8007818 <_lseek>
 800ab24:	1c43      	adds	r3, r0, #1
 800ab26:	d102      	bne.n	800ab2e <_lseek_r+0x1e>
 800ab28:	6823      	ldr	r3, [r4, #0]
 800ab2a:	b103      	cbz	r3, 800ab2e <_lseek_r+0x1e>
 800ab2c:	602b      	str	r3, [r5, #0]
 800ab2e:	bd38      	pop	{r3, r4, r5, pc}
 800ab30:	2000099c 	.word	0x2000099c

0800ab34 <__ascii_mbtowc>:
 800ab34:	b082      	sub	sp, #8
 800ab36:	b901      	cbnz	r1, 800ab3a <__ascii_mbtowc+0x6>
 800ab38:	a901      	add	r1, sp, #4
 800ab3a:	b142      	cbz	r2, 800ab4e <__ascii_mbtowc+0x1a>
 800ab3c:	b14b      	cbz	r3, 800ab52 <__ascii_mbtowc+0x1e>
 800ab3e:	7813      	ldrb	r3, [r2, #0]
 800ab40:	600b      	str	r3, [r1, #0]
 800ab42:	7812      	ldrb	r2, [r2, #0]
 800ab44:	1c10      	adds	r0, r2, #0
 800ab46:	bf18      	it	ne
 800ab48:	2001      	movne	r0, #1
 800ab4a:	b002      	add	sp, #8
 800ab4c:	4770      	bx	lr
 800ab4e:	4610      	mov	r0, r2
 800ab50:	e7fb      	b.n	800ab4a <__ascii_mbtowc+0x16>
 800ab52:	f06f 0001 	mvn.w	r0, #1
 800ab56:	e7f8      	b.n	800ab4a <__ascii_mbtowc+0x16>

0800ab58 <__malloc_lock>:
 800ab58:	4770      	bx	lr

0800ab5a <__malloc_unlock>:
 800ab5a:	4770      	bx	lr

0800ab5c <_read_r>:
 800ab5c:	b538      	push	{r3, r4, r5, lr}
 800ab5e:	4c07      	ldr	r4, [pc, #28]	; (800ab7c <_read_r+0x20>)
 800ab60:	4605      	mov	r5, r0
 800ab62:	4608      	mov	r0, r1
 800ab64:	4611      	mov	r1, r2
 800ab66:	2200      	movs	r2, #0
 800ab68:	6022      	str	r2, [r4, #0]
 800ab6a:	461a      	mov	r2, r3
 800ab6c:	f7fc fdf4 	bl	8007758 <_read>
 800ab70:	1c43      	adds	r3, r0, #1
 800ab72:	d102      	bne.n	800ab7a <_read_r+0x1e>
 800ab74:	6823      	ldr	r3, [r4, #0]
 800ab76:	b103      	cbz	r3, 800ab7a <_read_r+0x1e>
 800ab78:	602b      	str	r3, [r5, #0]
 800ab7a:	bd38      	pop	{r3, r4, r5, pc}
 800ab7c:	2000099c 	.word	0x2000099c

0800ab80 <__ascii_wctomb>:
 800ab80:	b149      	cbz	r1, 800ab96 <__ascii_wctomb+0x16>
 800ab82:	2aff      	cmp	r2, #255	; 0xff
 800ab84:	bf85      	ittet	hi
 800ab86:	238a      	movhi	r3, #138	; 0x8a
 800ab88:	6003      	strhi	r3, [r0, #0]
 800ab8a:	700a      	strbls	r2, [r1, #0]
 800ab8c:	f04f 30ff 	movhi.w	r0, #4294967295
 800ab90:	bf98      	it	ls
 800ab92:	2001      	movls	r0, #1
 800ab94:	4770      	bx	lr
 800ab96:	4608      	mov	r0, r1
 800ab98:	4770      	bx	lr
	...

0800ab9c <_init>:
 800ab9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab9e:	bf00      	nop
 800aba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aba2:	bc08      	pop	{r3}
 800aba4:	469e      	mov	lr, r3
 800aba6:	4770      	bx	lr

0800aba8 <_fini>:
 800aba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abaa:	bf00      	nop
 800abac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abae:	bc08      	pop	{r3}
 800abb0:	469e      	mov	lr, r3
 800abb2:	4770      	bx	lr
