=====
SETUP
6.337
8.957
15.294
Clock_ibuf
0.000
2.088
count_value_reg_22_s0
5.329
5.561
n155_s4
5.722
6.292
n155_s1
6.294
6.811
n32_s1
7.229
7.778
count_value_reg_0_s0
8.957
=====
SETUP
6.842
8.452
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n29_s
6.872
7.243
n28_s
7.243
7.278
n27_s
7.278
7.313
n26_s
7.313
7.348
n25_s
7.348
7.384
n24_s
7.384
7.419
n23_s
7.419
7.454
n22_s
7.454
7.489
n21_s
7.489
7.524
n20_s
7.524
7.560
n19_s
7.560
7.595
n18_s
7.595
7.630
n17_s
7.630
7.665
n16_s
7.665
7.700
n15_s
7.700
7.736
n14_s
7.736
7.771
n13_s
7.771
7.806
n12_s
7.806
7.841
n11_s
7.841
7.876
n10_s
7.876
7.912
n9_s
7.912
7.947
n8_s
7.947
7.982
n7_s
7.982
8.452
count_value_reg_23_s0
8.452
=====
SETUP
6.878
8.417
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n29_s
6.872
7.243
n28_s
7.243
7.278
n27_s
7.278
7.313
n26_s
7.313
7.348
n25_s
7.348
7.384
n24_s
7.384
7.419
n23_s
7.419
7.454
n22_s
7.454
7.489
n21_s
7.489
7.524
n20_s
7.524
7.560
n19_s
7.560
7.595
n18_s
7.595
7.630
n17_s
7.630
7.665
n16_s
7.665
7.700
n15_s
7.700
7.736
n14_s
7.736
7.771
n13_s
7.771
7.806
n12_s
7.806
7.841
n11_s
7.841
7.876
n10_s
7.876
7.912
n9_s
7.912
7.947
n8_s
7.947
8.417
count_value_reg_22_s0
8.417
=====
SETUP
6.913
8.382
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n29_s
6.872
7.243
n28_s
7.243
7.278
n27_s
7.278
7.313
n26_s
7.313
7.348
n25_s
7.348
7.384
n24_s
7.384
7.419
n23_s
7.419
7.454
n22_s
7.454
7.489
n21_s
7.489
7.524
n20_s
7.524
7.560
n19_s
7.560
7.595
n18_s
7.595
7.630
n17_s
7.630
7.665
n16_s
7.665
7.700
n15_s
7.700
7.736
n14_s
7.736
7.771
n13_s
7.771
7.806
n12_s
7.806
7.841
n11_s
7.841
7.876
n10_s
7.876
7.912
n9_s
7.912
8.382
count_value_reg_21_s0
8.382
=====
SETUP
6.931
8.363
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_7_s0
5.329
5.561
n81_s4
5.982
6.552
n81_s2
6.725
7.274
n81_s1
7.446
7.995
count_value_reg2_1_s0
8.363
=====
SETUP
6.931
8.363
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_7_s0
5.329
5.561
n81_s4
5.982
6.552
n81_s2
6.725
7.274
n81_s1
7.446
7.995
count_value_reg2_2_s0
8.363
=====
SETUP
6.931
8.363
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_7_s0
5.329
5.561
n81_s4
5.982
6.552
n81_s2
6.725
7.274
n81_s1
7.446
7.995
count_value_reg2_3_s0
8.363
=====
SETUP
6.931
8.363
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_7_s0
5.329
5.561
n81_s4
5.982
6.552
n81_s2
6.725
7.274
n81_s1
7.446
7.995
count_value_reg2_4_s0
8.363
=====
SETUP
6.931
8.363
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_7_s0
5.329
5.561
n81_s4
5.982
6.552
n81_s2
6.725
7.274
n81_s1
7.446
7.995
count_value_reg2_5_s0
8.363
=====
SETUP
6.948
8.346
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n29_s
6.872
7.243
n28_s
7.243
7.278
n27_s
7.278
7.313
n26_s
7.313
7.348
n25_s
7.348
7.384
n24_s
7.384
7.419
n23_s
7.419
7.454
n22_s
7.454
7.489
n21_s
7.489
7.524
n20_s
7.524
7.560
n19_s
7.560
7.595
n18_s
7.595
7.630
n17_s
7.630
7.665
n16_s
7.665
7.700
n15_s
7.700
7.736
n14_s
7.736
7.771
n13_s
7.771
7.806
n12_s
7.806
7.841
n11_s
7.841
7.876
n10_s
7.876
8.346
count_value_reg_20_s0
8.346
=====
SETUP
6.967
8.327
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_7_s0
5.329
5.561
n81_s4
5.982
6.552
n81_s2
6.725
7.274
n81_s1
7.446
7.995
count_value_reg2_0_s0
8.327
=====
SETUP
6.983
8.311
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n29_s
6.872
7.243
n28_s
7.243
7.278
n27_s
7.278
7.313
n26_s
7.313
7.348
n25_s
7.348
7.384
n24_s
7.384
7.419
n23_s
7.419
7.454
n22_s
7.454
7.489
n21_s
7.489
7.524
n20_s
7.524
7.560
n19_s
7.560
7.595
n18_s
7.595
7.630
n17_s
7.630
7.665
n16_s
7.665
7.700
n15_s
7.700
7.736
n14_s
7.736
7.771
n13_s
7.771
7.806
n12_s
7.806
7.841
n11_s
7.841
8.311
count_value_reg_19_s0
8.311
=====
SETUP
7.018
8.276
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n29_s
6.872
7.243
n28_s
7.243
7.278
n27_s
7.278
7.313
n26_s
7.313
7.348
n25_s
7.348
7.384
n24_s
7.384
7.419
n23_s
7.419
7.454
n22_s
7.454
7.489
n21_s
7.489
7.524
n20_s
7.524
7.560
n19_s
7.560
7.595
n18_s
7.595
7.630
n17_s
7.630
7.665
n16_s
7.665
7.700
n15_s
7.700
7.736
n14_s
7.736
7.771
n13_s
7.771
7.806
n12_s
7.806
8.276
count_value_reg_18_s0
8.276
=====
SETUP
7.026
8.269
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_14_s0
5.329
5.561
n157_s4
5.980
6.497
n157_s1
6.914
7.285
n157_s0
7.699
8.269
IO_voltage_reg2_s0
8.269
=====
SETUP
7.054
8.241
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n29_s
6.872
7.243
n28_s
7.243
7.278
n27_s
7.278
7.313
n26_s
7.313
7.348
n25_s
7.348
7.384
n24_s
7.384
7.419
n23_s
7.419
7.454
n22_s
7.454
7.489
n21_s
7.489
7.524
n20_s
7.524
7.560
n19_s
7.560
7.595
n18_s
7.595
7.630
n17_s
7.630
7.665
n16_s
7.665
7.700
n15_s
7.700
7.736
n14_s
7.736
7.771
n13_s
7.771
8.241
count_value_reg_17_s0
8.241
=====
SETUP
7.068
8.226
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n155_s2
6.872
7.243
n155_s0
7.656
8.226
IO_voltage_reg_s0
8.226
=====
SETUP
7.089
8.206
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n29_s
6.872
7.243
n28_s
7.243
7.278
n27_s
7.278
7.313
n26_s
7.313
7.348
n25_s
7.348
7.384
n24_s
7.384
7.419
n23_s
7.419
7.454
n22_s
7.454
7.489
n21_s
7.489
7.524
n20_s
7.524
7.560
n19_s
7.560
7.595
n18_s
7.595
7.630
n17_s
7.630
7.665
n16_s
7.665
7.700
n15_s
7.700
7.736
n14_s
7.736
8.206
count_value_reg_16_s0
8.206
=====
SETUP
7.103
8.192
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_7_s0
5.329
5.561
n81_s4
5.982
6.552
n81_s2
6.725
7.274
n81_s1
7.446
7.995
count_value_reg2_12_s0
8.192
=====
SETUP
7.103
8.192
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_7_s0
5.329
5.561
n81_s4
5.982
6.552
n81_s2
6.725
7.274
n81_s1
7.446
7.995
count_value_reg2_13_s0
8.192
=====
SETUP
7.103
8.192
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_7_s0
5.329
5.561
n81_s4
5.982
6.552
n81_s2
6.725
7.274
n81_s1
7.446
7.995
count_value_reg2_14_s0
8.192
=====
SETUP
7.103
8.192
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_7_s0
5.329
5.561
n81_s4
5.982
6.552
n81_s2
6.725
7.274
n81_s1
7.446
7.995
count_value_reg2_15_s0
8.192
=====
SETUP
7.103
8.192
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_7_s0
5.329
5.561
n81_s4
5.982
6.552
n81_s2
6.725
7.274
n81_s1
7.446
7.995
count_value_reg2_16_s0
8.192
=====
SETUP
7.103
8.192
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_7_s0
5.329
5.561
n81_s4
5.982
6.552
n81_s2
6.725
7.274
n81_s1
7.446
7.995
count_value_reg2_17_s0
8.192
=====
SETUP
7.103
8.192
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_7_s0
5.329
5.561
n81_s4
5.982
6.552
n81_s2
6.725
7.274
n81_s1
7.446
7.995
count_value_reg2_18_s0
8.192
=====
SETUP
7.103
8.192
15.294
Clock_ibuf
0.000
2.088
count_value_reg2_7_s0
5.329
5.561
n81_s4
5.982
6.552
n81_s2
6.725
7.274
n81_s1
7.446
7.995
count_value_reg2_19_s0
8.192
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
IO_voltage_reg2_s0
3.583
3.785
n157_s0
3.787
4.019
IO_voltage_reg2_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
IO_voltage_reg_s0
3.583
3.785
n155_s0
3.787
4.019
IO_voltage_reg_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_0_s0
3.583
3.785
n80_s2
3.787
4.019
count_value_reg2_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_2_s0
3.583
3.785
n78_s
3.787
4.019
count_value_reg2_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_6_s0
3.583
3.785
n74_s
3.787
4.019
count_value_reg2_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_8_s0
3.583
3.785
n72_s
3.787
4.019
count_value_reg2_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_12_s0
3.583
3.785
n68_s
3.787
4.019
count_value_reg2_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_18_s0
3.583
3.785
n62_s
3.787
4.019
count_value_reg2_18_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_0_s0
3.583
3.785
n30_s2
3.787
4.019
count_value_reg_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_2_s0
3.583
3.785
n28_s
3.787
4.019
count_value_reg_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_6_s0
3.583
3.785
n24_s
3.787
4.019
count_value_reg_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_14_s0
3.583
3.785
n16_s
3.787
4.019
count_value_reg_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_18_s0
3.583
3.785
n12_s
3.787
4.019
count_value_reg_18_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_20_s0
3.583
3.785
n10_s
3.787
4.019
count_value_reg_20_s0
4.019
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_14_s0
3.583
3.785
n66_s
3.789
4.021
count_value_reg2_14_s0
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_20_s0
3.583
3.785
n60_s
3.789
4.021
count_value_reg2_20_s0
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
count_value_reg_8_s0
3.583
3.785
n22_s
3.789
4.021
count_value_reg_8_s0
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
count_value_reg_12_s0
3.583
3.785
n18_s
3.789
4.021
count_value_reg_12_s0
4.021
=====
HOLD
0.542
4.136
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_21_s0
3.583
3.784
n59_s
3.904
4.136
count_value_reg2_21_s0
4.136
=====
HOLD
0.546
4.139
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_9_s0
3.583
3.784
n71_s
3.907
4.139
count_value_reg2_9_s0
4.139
=====
HOLD
0.546
4.139
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_15_s0
3.583
3.784
n65_s
3.907
4.139
count_value_reg2_15_s0
4.139
=====
HOLD
0.546
4.139
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_16_s0
3.583
3.784
n64_s
3.907
4.139
count_value_reg2_16_s0
4.139
=====
HOLD
0.546
4.139
3.594
Clock_ibuf
0.000
1.392
count_value_reg_9_s0
3.583
3.784
n21_s
3.907
4.139
count_value_reg_9_s0
4.139
=====
HOLD
0.546
4.139
3.594
Clock_ibuf
0.000
1.392
count_value_reg_17_s0
3.583
3.784
n13_s
3.907
4.139
count_value_reg_17_s0
4.139
=====
HOLD
0.546
4.140
3.594
Clock_ibuf
0.000
1.392
count_value_reg_23_s0
3.583
3.784
n7_s
3.908
4.140
count_value_reg_23_s0
4.140
