
*** Running vivado
    with args -log soc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source soc.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental H:/cortex-m0-xc7a35t/vivado/cortex-m0.srcs/utils_1/imports/synth_1/soc.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from H:/cortex-m0-xc7a35t/vivado/cortex-m0.srcs/utils_1/imports/synth_1/soc.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top soc -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6252
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1361.488 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc' [H:/cortex-m0-xc7a35t/rtl/soc.v:1]
INFO: [Synth 8-6157] synthesizing module 'CORTEXM0INTEGRATION' [H:/cortex-m0-xc7a35t/rtl/core/CORTEXM0INTEGRATION.v:29]
INFO: [Synth 8-6157] synthesizing module 'cortexm0ds_logic' [H:/cortex-m0-xc7a35t/rtl/core/cortexm0ds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'cortexm0ds_logic' (1#1) [H:/cortex-m0-xc7a35t/rtl/core/cortexm0ds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CORTEXM0INTEGRATION' (2#1) [H:/cortex-m0-xc7a35t/rtl/core/CORTEXM0INTEGRATION.v:29]
WARNING: [Synth 8-689] width (1) of port connection 'HADDR' does not match port width (32) of module 'CORTEXM0INTEGRATION' [H:/cortex-m0-xc7a35t/rtl/soc.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'HBURST' does not match port width (3) of module 'CORTEXM0INTEGRATION' [H:/cortex-m0-xc7a35t/rtl/soc.v:35]
WARNING: [Synth 8-689] width (1) of port connection 'HPROT' does not match port width (4) of module 'CORTEXM0INTEGRATION' [H:/cortex-m0-xc7a35t/rtl/soc.v:37]
WARNING: [Synth 8-689] width (1) of port connection 'HSIZE' does not match port width (3) of module 'CORTEXM0INTEGRATION' [H:/cortex-m0-xc7a35t/rtl/soc.v:38]
WARNING: [Synth 8-689] width (1) of port connection 'HTRANS' does not match port width (2) of module 'CORTEXM0INTEGRATION' [H:/cortex-m0-xc7a35t/rtl/soc.v:39]
WARNING: [Synth 8-689] width (1) of port connection 'HWDATA' does not match port width (32) of module 'CORTEXM0INTEGRATION' [H:/cortex-m0-xc7a35t/rtl/soc.v:40]
WARNING: [Synth 8-689] width (1) of port connection 'WICSENSE' does not match port width (34) of module 'CORTEXM0INTEGRATION' [H:/cortex-m0-xc7a35t/rtl/soc.v:81]
WARNING: [Synth 8-3848] Net FCLK in module/entity soc does not have driver. [H:/cortex-m0-xc7a35t/rtl/soc.v:23]
WARNING: [Synth 8-3848] Net SCLK in module/entity soc does not have driver. [H:/cortex-m0-xc7a35t/rtl/soc.v:24]
WARNING: [Synth 8-3848] Net HCLK in module/entity soc does not have driver. [H:/cortex-m0-xc7a35t/rtl/soc.v:25]
WARNING: [Synth 8-3848] Net DCLK in module/entity soc does not have driver. [H:/cortex-m0-xc7a35t/rtl/soc.v:26]
WARNING: [Synth 8-3848] Net cm0_hrdata in module/entity soc does not have driver. [H:/cortex-m0-xc7a35t/rtl/soc.v:42]
WARNING: [Synth 8-3848] Net cm0_hready in module/entity soc does not have driver. [H:/cortex-m0-xc7a35t/rtl/soc.v:43]
WARNING: [Synth 8-3848] Net cm0_hresp in module/entity soc does not have driver. [H:/cortex-m0-xc7a35t/rtl/soc.v:44]
WARNING: [Synth 8-3848] Net TDI in module/entity soc does not have driver. [H:/cortex-m0-xc7a35t/rtl/soc.v:9]
WARNING: [Synth 8-3848] Net DBGRESTART in module/entity soc does not have driver. [H:/cortex-m0-xc7a35t/rtl/soc.v:14]
WARNING: [Synth 8-3848] Net EDBGRQ in module/entity soc does not have driver. [H:/cortex-m0-xc7a35t/rtl/soc.v:16]
WARNING: [Synth 8-3848] Net intnmi_cm0 in module/entity soc does not have driver. [H:/cortex-m0-xc7a35t/rtl/soc.v:65]
WARNING: [Synth 8-3848] Net intisr_cm0 in module/entity soc does not have driver. [H:/cortex-m0-xc7a35t/rtl/soc.v:66]
WARNING: [Synth 8-3848] Net RXEV in module/entity soc does not have driver. [H:/cortex-m0-xc7a35t/rtl/soc.v:68]
WARNING: [Synth 8-3848] Net STCALIB in module/entity soc does not have driver. [H:/cortex-m0-xc7a35t/rtl/soc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'soc' (3#1) [H:/cortex-m0-xc7a35t/rtl/soc.v:1]
WARNING: [Synth 8-3917] design soc has port NULL driven by constant 0
WARNING: [Synth 8-7129] Port FCLK in module cortexm0ds_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port nTRST in module cortexm0ds_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDI in module cortexm0ds_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WICENREQ in module cortexm0ds_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port SE in module cortexm0ds_logic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1535.312 ; gain = 173.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1535.312 ; gain = 173.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1535.312 ; gain = 173.824
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1535.312 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/cortex-m0-xc7a35t/rtl/pin.xdc]
WARNING: [Vivado 12-507] No nets matched 'SWCLK_IBUF'. [H:/cortex-m0-xc7a35t/rtl/pin.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/cortex-m0-xc7a35t/rtl/pin.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [H:/cortex-m0-xc7a35t/rtl/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/cortex-m0-xc7a35t/rtl/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1540.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1540.422 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1540.422 ; gain = 178.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1540.422 ; gain = 178.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1540.422 ; gain = 178.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   34 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 72    
+---Registers : 
	                1 Bit    Registers := 1334  
+---Muxes : 
	   2 Input    1 Bit        Muxes := 404   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP Affpw60, operation Mode is: A*B.
DSP Report: operator Affpw60 is absorbed into DSP Affpw60.
DSP Report: operator Affpw60 is absorbed into DSP Affpw60.
DSP Report: Generating DSP Affpw60, operation Mode is: A*B.
DSP Report: operator Affpw60 is absorbed into DSP Affpw60.
DSP Report: operator Affpw60 is absorbed into DSP Affpw60.
DSP Report: Generating DSP Affpw60, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Affpw60 is absorbed into DSP Affpw60.
DSP Report: operator Affpw60 is absorbed into DSP Affpw60.
WARNING: [Synth 8-3917] design soc has port NULL driven by constant 0
WARNING: [Synth 8-7129] Port FCLK in module cortexm0ds_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port nTRST in module cortexm0ds_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDI in module cortexm0ds_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WICENREQ in module cortexm0ds_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port SE in module cortexm0ds_logic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1540.422 ; gain = 178.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cortexm0ds_logic | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cortexm0ds_logic | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cortexm0ds_logic | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1540.422 ; gain = 178.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1540.422 ; gain = 178.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1540.422 ; gain = 178.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1540.422 ; gain = 178.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1540.422 ; gain = 178.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1540.422 ; gain = 178.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1540.422 ; gain = 178.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1540.422 ; gain = 178.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1540.422 ; gain = 178.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |     7|
|4     |LUT3  |    14|
|5     |LUT4  |    12|
|6     |LUT5  |    41|
|7     |LUT6  |    55|
|8     |FDRE  |    45|
|9     |FDSE  |    11|
|10    |IBUF  |     1|
|11    |IOBUF |     1|
|12    |OBUF  |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1540.422 ; gain = 178.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 1540.422 ; gain = 173.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1540.422 ; gain = 178.934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1540.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1540.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete, checksum: b7a40e5d
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 37 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1540.422 ; gain = 178.934
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'H:/cortex-m0-xc7a35t/vivado/cortex-m0.runs/synth_1/soc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_utilization_synth.rpt -pb soc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 29 13:52:49 2023...
