library ieee;
use ieee.std_logic_1164.all;

entity controller is
	port (clk, reset: in std_logic;
			Instr: in std_logic_vector (31 downto 16);
			ALUFlags: in std_logic_vector (3 downto 0);
			RegWrite: out std_logic;
			ALUControl: out std_logic_vector (1 downto 0));
end controller;

architecture struct of controller is
begin
	component decoder 
	
	end component;
end;