library ieee;
use ieee.std_logic_1164.all;

entity mux2_1_tb is
end entity;

architecture behavior of mux2_1_tb is
	component mux2_1
		port(
			i_bit1 : in std_logic;
			i_bit2 : in std_logic;
			i_sel  : in std_logic;
			o_out  : out std_logic
		);
	end component;