<?xml version='1.0'?>
<island simulinkPath='motor_kit_sim_20MHz/MotorModel/MM_16fixed' topLevelEntity='motor_kit_sim_20MHz_MotorModel_MM_16fixed'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_1_valid_in_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_1_valid_in_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='valid_in' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_2_channel_in_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_2_channel_in_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='channel_in' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_12_PolePairs_int_tpl' clock='clk' reset='areset' width='2' dir='in' role='data' qsys_role='data_in_12_PolePairs_int_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='PolePairs_int' highLevelIndex='12' vector='0' complex='0'/>
    <port name='in_13_Ke_Vs_rad_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_13_Ke_Vs_rad_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='Ke_Vs_rad' highLevelIndex='13' vector='0' complex='0'/>
    <port name='in_17_DC_link_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_17_DC_link_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='DC_link' highLevelIndex='17' vector='0' complex='0'/>
    <port name='in_3_Va_V_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_3_Va_V_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='Va_V' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_4_Vb_V_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_4_Vb_V_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='Vb_V' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_5_Vc_V_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_5_Vc_V_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='Vc_V' highLevelIndex='5' vector='0' complex='0'/>
    <port name='in_6_u_l_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_6_u_l_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='u_l' highLevelIndex='6' vector='0' complex='0'/>
    <port name='in_7_v_l_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_7_v_l_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='v_l' highLevelIndex='7' vector='0' complex='0'/>
    <port name='in_8_w_l_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_8_w_l_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='w_l' highLevelIndex='8' vector='0' complex='0'/>
    <port name='in_9_SampleTime_s_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_9_SampleTime_s_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='SampleTime_s' highLevelIndex='9' vector='0' complex='0'/>
    <port name='in_10_Rphase_ohm_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_10_Rphase_ohm_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='Rphase_ohm' highLevelIndex='10' vector='0' complex='0'/>
    <port name='in_11_inv_Lphase_1_H_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_11_inv_Lphase_1_H_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='inv_Lphase_1_H' highLevelIndex='11' vector='0' complex='0'/>
    <port name='in_14_Kt_Nm_A_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_14_Kt_Nm_A_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='Kt_Nm_A' highLevelIndex='14' vector='0' complex='0'/>
    <port name='in_15_inv_J_1_kgm2_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_15_inv_J_1_kgm2_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='inv_J_1_kgm2' highLevelIndex='15' vector='0' complex='0'/>
    <port name='in_16_LoadT_Nm_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_16_LoadT_Nm_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='LoadT_Nm' highLevelIndex='16' vector='0' complex='0'/>
    <port name='in_18_Powerdown_p_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_18_Powerdown_p_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='Powerdown_p' highLevelIndex='18' vector='0' complex='0'/>
    <port name='in_19_Powerdown_n_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_19_Powerdown_n_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelIn.stm' highLevelName='Powerdown_n' highLevelIndex='19' vector='0' complex='0'/>
    <port name='out_1_valid_out_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_1_valid_out_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelOut.stm' highLevelName='valid_out' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_2_channel_out_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_2_channel_out_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelOut.stm' highLevelName='channel_out' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_did_dt_A_s_tpl' clock='clk' reset='areset' width='33' dir='out' role='data' qsys_role='data_out_3_did_dt_A_s_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelOut.stm' highLevelName='did_dt_A_s' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_4_diq_dt_A_s_tpl' clock='clk' reset='areset' width='33' dir='out' role='data' qsys_role='data_out_4_diq_dt_A_s_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelOut.stm' highLevelName='diq_dt_A_s' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_8_id_A_tpl' clock='clk' reset='areset' width='27' dir='out' role='data' qsys_role='data_out_8_id_A_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelOut.stm' highLevelName='id_A' highLevelIndex='8' vector='0' complex='0'/>
    <port name='out_9_iq_A_tpl' clock='clk' reset='areset' width='27' dir='out' role='data' qsys_role='data_out_9_iq_A_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelOut.stm' highLevelName='iq_A' highLevelIndex='9' vector='0' complex='0'/>
    <port name='out_10_T_Nm_tpl' clock='clk' reset='areset' width='20' dir='out' role='data' qsys_role='data_out_10_T_Nm_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelOut.stm' highLevelName='T_Nm' highLevelIndex='10' vector='0' complex='0'/>
    <port name='out_5_ia_A_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_5_ia_A_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelOut.stm' highLevelName='ia_A' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_6_ib_A_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_6_ib_A_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelOut.stm' highLevelName='ib_A' highLevelIndex='6' vector='0' complex='0'/>
    <port name='out_7_ic_A_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_7_ic_A_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelOut.stm' highLevelName='ic_A' highLevelIndex='7' vector='0' complex='0'/>
    <port name='out_11_Vd_V_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_11_Vd_V_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelOut.stm' highLevelName='Vd_V' highLevelIndex='11' vector='0' complex='0'/>
    <port name='out_12_Vq_V_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_12_Vq_V_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelOut.stm' highLevelName='Vq_V' highLevelIndex='12' vector='0' complex='0'/>
    <port name='out_13_dTheta_dt_rad_s_k_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_13_dTheta_dt_rad_s_k_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelOut.stm' highLevelName='dTheta_dt_rad_s_k' highLevelIndex='13' vector='0' complex='0'/>
    <port name='out_14_Theta_one_turn_k_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_14_Theta_one_turn_k_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelOut.stm' highLevelName='Theta_one_turn_k' highLevelIndex='14' vector='0' complex='0'/>
    <port name='out_15_QEP_A_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_15_QEP_A_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelOut.stm' highLevelName='QEP_A' highLevelIndex='15' vector='0' complex='0'/>
    <port name='out_16_QEP_B_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_16_QEP_B_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelOut.stm' highLevelName='QEP_B' highLevelIndex='16' vector='0' complex='0'/>
    <port name='out_17_DC_link_A_tpl' clock='clk' reset='areset' width='19' dir='out' role='data' qsys_role='data_out_17_DC_link_A_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelOut.stm' highLevelName='DC_link_A' highLevelIndex='17' vector='0' complex='0'/>
    <port name='out_18_ready_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_18_ready_tpl' stm='motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_MM_16fixed_ChannelOut.stm' highLevelName='ready' highLevelIndex='18' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
