{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495091919953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495091919954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 15:18:39 2017 " "Processing started: Thu May 18 15:18:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495091919954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495091919954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off realclock -c realclock " "Command: quartus_map --read_settings_files=on --write_settings_files=off realclock -c realclock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495091919955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1495091920203 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 en25ms.v(9) " "Verilog HDL Expression warning at en25ms.v(9): truncated literal to match 6 bits" {  } { { "en25ms.v" "" { Text "/home/kmash/altera/projects/week7/realclock/en25ms.v" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1495091920295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "en25ms.v 1 1 " "Found 1 design units, including 1 entities, in source file en25ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 en25ms " "Found entity 1: en25ms" {  } { { "en25ms.v" "" { Text "/home/kmash/altera/projects/week7/realclock/en25ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495091920301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495091920301 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "basicclock.v(42) " "Verilog HDL information at basicclock.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1495091920302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basicclock.v 1 1 " "Found 1 design units, including 1 entities, in source file basicclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 basicclock " "Found entity 1: basicclock" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495091920302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495091920302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timeset.v 1 1 " "Found 1 design units, including 1 entities, in source file timeset.v" { { "Info" "ISGN_ENTITY_NAME" "1 timeset " "Found entity 1: timeset" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495091920303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495091920303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitleds.v 1 1 " "Found 1 design units, including 1 entities, in source file digitleds.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitleds " "Found entity 1: digitleds" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week7/realclock/digitleds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495091920304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495091920304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scankey.v 1 1 " "Found 1 design units, including 1 entities, in source file scankey.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanKey " "Found entity 1: scanKey" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495091920305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495091920305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "realclock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file realclock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 realclock " "Found entity 1: realclock" {  } { { "realclock.bdf" "" { Schematic "/home/kmash/altera/projects/week7/realclock/realclock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495091920306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495091920306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "realclock " "Elaborating entity \"realclock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495091920390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitleds digitleds:inst5 " "Elaborating entity \"digitleds\" for hierarchy \"digitleds:inst5\"" {  } { { "realclock.bdf" "inst5" { Schematic "/home/kmash/altera/projects/week7/realclock/realclock.bdf" { { 112 872 1056 288 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495091920395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 digitleds.v(33) " "Verilog HDL assignment warning at digitleds.v(33): truncated value with size 32 to match size of target (17)" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week7/realclock/digitleds.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495091920399 "|realclock|digitleds:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 digitleds.v(44) " "Verilog HDL assignment warning at digitleds.v(44): truncated value with size 9 to match size of target (8)" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week7/realclock/digitleds.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495091920399 "|realclock|digitleds:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitleds.v(55) " "Verilog HDL assignment warning at digitleds.v(55): truncated value with size 32 to match size of target (4)" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week7/realclock/digitleds.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495091920399 "|realclock|digitleds:inst5"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "digitleds.v(59) " "Verilog HDL Case Statement information at digitleds.v(59): all case item expressions in this case statement are onehot" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week7/realclock/digitleds.v" 59 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1495091920399 "|realclock|digitleds:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 digitleds.v(94) " "Verilog HDL assignment warning at digitleds.v(94): truncated value with size 32 to match size of target (1)" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week7/realclock/digitleds.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495091920399 "|realclock|digitleds:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basicclock basicclock:inst3 " "Elaborating entity \"basicclock\" for hierarchy \"basicclock:inst3\"" {  } { { "realclock.bdf" "inst3" { Schematic "/home/kmash/altera/projects/week7/realclock/realclock.bdf" { { 128 640 832 272 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495091920401 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 basicclock.v(35) " "Verilog HDL assignment warning at basicclock.v(35): truncated value with size 32 to match size of target (27)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495091920402 "|realclock|basicclock:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 basicclock.v(44) " "Verilog HDL assignment warning at basicclock.v(44): truncated value with size 32 to match size of target (6)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495091920403 "|realclock|basicclock:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 basicclock.v(50) " "Verilog HDL assignment warning at basicclock.v(50): truncated value with size 32 to match size of target (6)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495091920403 "|realclock|basicclock:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 basicclock.v(54) " "Verilog HDL assignment warning at basicclock.v(54): truncated value with size 32 to match size of target (6)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495091920403 "|realclock|basicclock:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 basicclock.v(58) " "Verilog HDL assignment warning at basicclock.v(58): truncated value with size 32 to match size of target (6)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495091920403 "|realclock|basicclock:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 basicclock.v(62) " "Verilog HDL assignment warning at basicclock.v(62): truncated value with size 32 to match size of target (6)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495091920403 "|realclock|basicclock:inst3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "basicclock.v(47) " "Verilog HDL Case Statement information at basicclock.v(47): all case item expressions in this case statement are onehot" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 47 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1495091920403 "|realclock|basicclock:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 basicclock.v(71) " "Verilog HDL assignment warning at basicclock.v(71): truncated value with size 32 to match size of target (6)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495091920403 "|realclock|basicclock:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 basicclock.v(75) " "Verilog HDL assignment warning at basicclock.v(75): truncated value with size 32 to match size of target (6)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495091920403 "|realclock|basicclock:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 basicclock.v(86) " "Verilog HDL assignment warning at basicclock.v(86): truncated value with size 32 to match size of target (4)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495091920403 "|realclock|basicclock:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 basicclock.v(87) " "Verilog HDL assignment warning at basicclock.v(87): truncated value with size 32 to match size of target (4)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495091920403 "|realclock|basicclock:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 basicclock.v(88) " "Verilog HDL assignment warning at basicclock.v(88): truncated value with size 32 to match size of target (4)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495091920403 "|realclock|basicclock:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 basicclock.v(89) " "Verilog HDL assignment warning at basicclock.v(89): truncated value with size 32 to match size of target (4)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495091920403 "|realclock|basicclock:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timeset timeset:inst2 " "Elaborating entity \"timeset\" for hierarchy \"timeset:inst2\"" {  } { { "realclock.bdf" "inst2" { Schematic "/home/kmash/altera/projects/week7/realclock/realclock.bdf" { { 144 448 624 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495091920404 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos timeset.v(30) " "Verilog HDL Always Construct warning at timeset.v(30): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1495091920405 "|realclock|timeset:inst2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "timeset.v(34) " "Verilog HDL Case Statement warning at timeset.v(34): case item expression covers a value already covered by a previous case item" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 34 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1495091920405 "|realclock|timeset:inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "timeset.v(30) " "Verilog HDL Case Statement warning at timeset.v(30): incomplete case statement has no default case item" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1495091920405 "|realclock|timeset:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag timeset.v(13) " "Verilog HDL Always Construct warning at timeset.v(13): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1495091920405 "|realclock|timeset:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit timeset.v(13) " "Verilog HDL Always Construct warning at timeset.v(13): inferring latch(es) for variable \"digit\", which holds its previous value in one or more paths through the always construct" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1495091920405 "|realclock|timeset:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pos timeset.v(13) " "Verilog HDL Always Construct warning at timeset.v(13): inferring latch(es) for variable \"pos\", which holds its previous value in one or more paths through the always construct" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1495091920405 "|realclock|timeset:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[0\] timeset.v(13) " "Inferred latch for \"pos\[0\]\" at timeset.v(13)" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495091920406 "|realclock|timeset:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[1\] timeset.v(13) " "Inferred latch for \"pos\[1\]\" at timeset.v(13)" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495091920406 "|realclock|timeset:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[2\] timeset.v(13) " "Inferred latch for \"pos\[2\]\" at timeset.v(13)" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495091920406 "|realclock|timeset:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[3\] timeset.v(13) " "Inferred latch for \"pos\[3\]\" at timeset.v(13)" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495091920406 "|realclock|timeset:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\] timeset.v(13) " "Inferred latch for \"digit\[0\]\" at timeset.v(13)" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495091920406 "|realclock|timeset:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\] timeset.v(13) " "Inferred latch for \"digit\[1\]\" at timeset.v(13)" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495091920406 "|realclock|timeset:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\] timeset.v(13) " "Inferred latch for \"digit\[2\]\" at timeset.v(13)" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495091920406 "|realclock|timeset:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\] timeset.v(13) " "Inferred latch for \"digit\[3\]\" at timeset.v(13)" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495091920406 "|realclock|timeset:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag timeset.v(13) " "Inferred latch for \"flag\" at timeset.v(13)" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495091920406 "|realclock|timeset:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanKey scanKey:inst " "Elaborating entity \"scanKey\" for hierarchy \"scanKey:inst\"" {  } { { "realclock.bdf" "inst" { Schematic "/home/kmash/altera/projects/week7/realclock/realclock.bdf" { { 128 232 408 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495091920407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en25ms en25ms:inst6 " "Elaborating entity \"en25ms\" for hierarchy \"en25ms:inst6\"" {  } { { "realclock.bdf" "inst6" { Schematic "/home/kmash/altera/projects/week7/realclock/realclock.bdf" { { 144 32 192 224 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495091920408 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "basicclock:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"basicclock:inst3\|Div0\"" {  } { { "basicclock.v" "Div0" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495091920702 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "basicclock:inst3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"basicclock:inst3\|Mod0\"" {  } { { "basicclock.v" "Mod0" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495091920702 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "basicclock:inst3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"basicclock:inst3\|Mod1\"" {  } { { "basicclock.v" "Mod1" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495091920702 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "basicclock:inst3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"basicclock:inst3\|Div1\"" {  } { { "basicclock.v" "Div1" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495091920702 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1495091920702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basicclock:inst3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"basicclock:inst3\|lpm_divide:Div0\"" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495091920796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basicclock:inst3\|lpm_divide:Div0 " "Instantiated megafunction \"basicclock:inst3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495091920797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495091920797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495091920797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495091920797 ""}  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495091920797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "/home/kmash/altera/projects/week7/realclock/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495091920847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495091920847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "/home/kmash/altera/projects/week7/realclock/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495091920852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495091920852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "/home/kmash/altera/projects/week7/realclock/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495091920858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495091920858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/kmash/altera/projects/week7/realclock/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495091920904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495091920904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/kmash/altera/projects/week7/realclock/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495091920947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495091920947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basicclock:inst3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"basicclock:inst3\|lpm_divide:Mod0\"" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495091920953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basicclock:inst3\|lpm_divide:Mod0 " "Instantiated megafunction \"basicclock:inst3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495091920954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495091920954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495091920954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495091920954 ""}  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495091920954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "/home/kmash/altera/projects/week7/realclock/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495091920995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495091920995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timeset:inst2\|pos\[0\] " "Latch timeset:inst2\|pos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timeset:inst2\|pos\[1\] " "Ports D and ENA on the latch are fed by the same signal timeset:inst2\|pos\[1\]" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495091921184 ""}  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495091921184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timeset:inst2\|pos\[1\] " "Latch timeset:inst2\|pos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timeset:inst2\|pos\[0\] " "Ports D and ENA on the latch are fed by the same signal timeset:inst2\|pos\[0\]" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495091921184 ""}  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495091921184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timeset:inst2\|pos\[2\] " "Latch timeset:inst2\|pos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timeset:inst2\|pos\[1\] " "Ports D and ENA on the latch are fed by the same signal timeset:inst2\|pos\[1\]" {  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495091921184 ""}  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495091921184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timeset:inst2\|digit\[3\] " "Latch timeset:inst2\|digit\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scanKey:inst\|key\[11\] " "Ports D and ENA on the latch are fed by the same signal scanKey:inst\|key\[11\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495091921184 ""}  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495091921184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timeset:inst2\|digit\[2\] " "Latch timeset:inst2\|digit\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scanKey:inst\|key\[11\] " "Ports D and ENA on the latch are fed by the same signal scanKey:inst\|key\[11\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495091921185 ""}  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495091921185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timeset:inst2\|digit\[1\] " "Latch timeset:inst2\|digit\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scanKey:inst\|key\[11\] " "Ports D and ENA on the latch are fed by the same signal scanKey:inst\|key\[11\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495091921185 ""}  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495091921185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timeset:inst2\|flag " "Latch timeset:inst2\|flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scanKey:inst\|key\[11\] " "Ports D and ENA on the latch are fed by the same signal scanKey:inst\|key\[11\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495091921185 ""}  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495091921185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timeset:inst2\|digit\[0\] " "Latch timeset:inst2\|digit\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scanKey:inst\|key\[11\] " "Ports D and ENA on the latch are fed by the same signal scanKey:inst\|key\[11\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495091921185 ""}  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495091921185 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_rst VCC " "Pin \"led_rst\" is stuck at VCC" {  } { { "realclock.bdf" "" { Schematic "/home/kmash/altera/projects/week7/realclock/realclock.bdf" { { 136 1056 1232 152 "led_rst" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495091921333 "|realclock|led_rst"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1495091921333 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kmash/altera/projects/week7/realclock/output_files/realclock.map.smsg " "Generated suppressed messages file /home/kmash/altera/projects/week7/realclock/output_files/realclock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1495091921538 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1495091921670 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495091921670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "427 " "Implemented 427 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495091921853 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495091921853 ""} { "Info" "ICUT_CUT_TM_LCELLS" "412 " "Implemented 412 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495091921853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495091921853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495091921863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 15:18:41 2017 " "Processing ended: Thu May 18 15:18:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495091921863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495091921863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495091921863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495091921863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495091924012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495091924013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 15:18:43 2017 " "Processing started: Thu May 18 15:18:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495091924013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1495091924013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off realclock -c realclock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off realclock -c realclock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1495091924014 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1495091924042 ""}
{ "Info" "0" "" "Project  = realclock" {  } {  } 0 0 "Project  = realclock" 0 0 "Fitter" 0 0 1495091924044 ""}
{ "Info" "0" "" "Revision = realclock" {  } {  } 0 0 "Revision = realclock" 0 0 "Fitter" 0 0 1495091924045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1495091924178 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "realclock EP2C8T144C8 " "Selected device EP2C8T144C8 for design \"realclock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1495091924194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495091924220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495091924220 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1495091924569 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144C8 " "Device EP2C5T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495091924864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495091924864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495091924864 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1495091924864 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/kmash/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kmash/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 897 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495091924877 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/kmash/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kmash/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 898 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495091924877 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 76 " "Pin ~LVDS54p/nCEO~ is reserved at location 76" {  } { { "/home/kmash/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kmash/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 899 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495091924877 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1495091924877 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1495091925069 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "realclock.sdc " "Synopsys Design Constraints File file not found: 'realclock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1495091925071 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1495091925072 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1495091925079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50m (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node clk50m (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[5\] " "Destination node scanKey:inst\|key\[5\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[7\] " "Destination node scanKey:inst\|key\[7\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[6\] " "Destination node scanKey:inst\|key\[6\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[4\] " "Destination node scanKey:inst\|key\[4\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[10\] " "Destination node scanKey:inst\|key\[10\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[9\] " "Destination node scanKey:inst\|key\[9\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[8\] " "Destination node scanKey:inst\|key\[8\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[11\] " "Destination node scanKey:inst\|key\[11\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[2\] " "Destination node scanKey:inst\|key\[2\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanKey:inst\|key\[1\] " "Destination node scanKey:inst\|key\[1\]" {  } { { "scankey.v" "" { Text "/home/kmash/altera/projects/week7/realclock/scankey.v" 19 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { scanKey:inst|key[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1495091925108 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1495091925108 ""}  } { { "/home/kmash/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kmash/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk50m } } } { "/home/kmash/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kmash/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk50m" } } } } { "realclock.bdf" "" { Schematic "/home/kmash/altera/projects/week7/realclock/realclock.bdf" { { -80 -40 -24 96 "clk50m" "" } } } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk50m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495091925108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "basicclock:inst3\|ptflag  " "Automatically promoted node basicclock:inst3\|ptflag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495091925110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitleds:inst5\|segout~0 " "Destination node digitleds:inst5\|segout~0" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week7/realclock/digitleds.v" 11 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { digitleds:inst5|segout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitleds:inst5\|always1~1 " "Destination node digitleds:inst5\|always1~1" {  } { { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { digitleds:inst5|always1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "basicclock:inst3\|ptflag~0 " "Destination node basicclock:inst3\|ptflag~0" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 10 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { basicclock:inst3|ptflag~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925110 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1495091925110 ""}  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week7/realclock/basicclock.v" 10 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { basicclock:inst3|ptflag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495091925110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "digitleds:inst5\|led_clk  " "Automatically promoted node digitleds:inst5\|led_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495091925110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitleds:inst5\|led_clk_x~0 " "Destination node digitleds:inst5\|led_clk_x~0" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week7/realclock/digitleds.v" 14 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { digitleds:inst5|led_clk_x~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitleds:inst5\|led_clk~0 " "Destination node digitleds:inst5\|led_clk~0" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week7/realclock/digitleds.v" 20 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { digitleds:inst5|led_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495091925110 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1495091925110 ""}  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week7/realclock/digitleds.v" 20 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { digitleds:inst5|led_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495091925110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timeset:inst2\|WideNor0~6  " "Automatically promoted node timeset:inst2\|WideNor0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495091925111 ""}  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 15 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { timeset:inst2|WideNor0~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 858 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495091925111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timeset:inst2\|Selector3~1  " "Automatically promoted node timeset:inst2\|Selector3~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495091925111 ""}  } { { "timeset.v" "" { Text "/home/kmash/altera/projects/week7/realclock/timeset.v" 15 -1 0 } } { "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kmash/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { timeset:inst2|Selector3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495091925111 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1495091925212 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495091925213 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495091925213 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495091925215 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495091925216 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1495091925217 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1495091925217 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1495091925218 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1495091925254 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1495091925255 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1495091925255 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495091925271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1495091925686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495091925957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1495091925969 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1495091926824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495091926825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1495091926924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y0 X22_Y9 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } { { "loc" "" { Generic "/home/kmash/altera/projects/week7/realclock/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9"} 11 0 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1495091928069 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1495091928069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495091928926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1495091928928 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1495091928928 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.05 " "Total time spent on timing analysis during the Fitter is 1.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1495091928944 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495091928950 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_rst 0 " "Pin \"led_rst\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segout 0 " "Pin \"segout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_clk_x 0 " "Pin \"led_clk_x\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digout\[3\] 0 " "Pin \"digout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digout\[2\] 0 " "Pin \"digout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digout\[1\] 0 " "Pin \"digout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digout\[0\] 0 " "Pin \"digout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row\[3\] 0 " "Pin \"row\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row\[2\] 0 " "Pin \"row\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row\[1\] 0 " "Pin \"row\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row\[0\] 0 " "Pin \"row\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495091928967 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1495091928967 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495091929128 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495091929158 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495091929321 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495091929493 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1495091929521 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kmash/altera/projects/week7/realclock/output_files/realclock.fit.smsg " "Generated suppressed messages file /home/kmash/altera/projects/week7/realclock/output_files/realclock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1495091929618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495091929772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 15:18:49 2017 " "Processing ended: Thu May 18 15:18:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495091929772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495091929772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495091929772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1495091929772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1495091932043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495091932044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 15:18:51 2017 " "Processing started: Thu May 18 15:18:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495091932044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1495091932044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off realclock -c realclock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off realclock -c realclock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1495091932045 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1495091932654 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1495091932683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495091932929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 15:18:52 2017 " "Processing ended: Thu May 18 15:18:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495091932929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495091932929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495091932929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1495091932929 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1495091933028 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1495091934747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495091934748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 15:18:54 2017 " "Processing started: Thu May 18 15:18:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495091934748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495091934748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta realclock -c realclock " "Command: quartus_sta realclock -c realclock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495091934748 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1495091934781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1495091934942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495091934964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495091934964 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1495091935040 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "realclock.sdc " "Synopsys Design Constraints File file not found: 'realclock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1495091935061 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1495091935062 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50m clk50m " "create_clock -period 1.000 -name clk50m clk50m" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935065 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name basicclock:inst3\|ptflag basicclock:inst3\|ptflag " "create_clock -period 1.000 -name basicclock:inst3\|ptflag basicclock:inst3\|ptflag" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935065 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name scanKey:inst\|key\[0\] scanKey:inst\|key\[0\] " "create_clock -period 1.000 -name scanKey:inst\|key\[0\] scanKey:inst\|key\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935065 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name digitleds:inst5\|led_clk digitleds:inst5\|led_clk " "create_clock -period 1.000 -name digitleds:inst5\|led_clk digitleds:inst5\|led_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935065 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935065 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1495091935071 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1495091935076 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1495091935085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.792 " "Worst-case setup slack is -8.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.792      -206.090 basicclock:inst3\|ptflag  " "   -8.792      -206.090 basicclock:inst3\|ptflag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.962       -42.902 scanKey:inst\|key\[0\]  " "   -7.962       -42.902 scanKey:inst\|key\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.115       -72.118 digitleds:inst5\|led_clk  " "   -5.115       -72.118 digitleds:inst5\|led_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.306      -146.052 clk50m  " "   -4.306      -146.052 clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495091935086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.693 " "Worst-case hold slack is -4.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.693       -23.308 scanKey:inst\|key\[0\]  " "   -4.693       -23.308 scanKey:inst\|key\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.616        -5.214 clk50m  " "   -2.616        -5.214 clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.317       -10.999 digitleds:inst5\|led_clk  " "   -2.317       -10.999 digitleds:inst5\|led_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 basicclock:inst3\|ptflag  " "    0.499         0.000 basicclock:inst3\|ptflag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495091935089 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495091935090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495091935090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.306 " "Worst-case minimum pulse width slack is -2.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.306       -55.594 scanKey:inst\|key\[0\]  " "   -2.306       -55.594 scanKey:inst\|key\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941      -104.337 clk50m  " "   -1.941      -104.337 clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -47.488 basicclock:inst3\|ptflag  " "   -0.742       -47.488 basicclock:inst3\|ptflag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -37.100 digitleds:inst5\|led_clk  " "   -0.742       -37.100 digitleds:inst5\|led_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495091935091 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1495091935198 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1495091935200 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1495091935223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.329 " "Worst-case setup slack is -2.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.329       -46.627 basicclock:inst3\|ptflag  " "   -2.329       -46.627 basicclock:inst3\|ptflag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.200       -10.364 scanKey:inst\|key\[0\]  " "   -2.200       -10.364 scanKey:inst\|key\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.802       -12.728 clk50m  " "   -0.802       -12.728 clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.716        -7.516 digitleds:inst5\|led_clk  " "   -0.716        -7.516 digitleds:inst5\|led_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495091935228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.841 " "Worst-case hold slack is -1.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.841       -10.152 scanKey:inst\|key\[0\]  " "   -1.841       -10.152 scanKey:inst\|key\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.389        -2.759 clk50m  " "   -1.389        -2.759 clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.283        -8.498 digitleds:inst5\|led_clk  " "   -1.283        -8.498 digitleds:inst5\|led_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 basicclock:inst3\|ptflag  " "    0.215         0.000 basicclock:inst3\|ptflag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495091935234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495091935238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495091935242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -70.380 clk50m  " "   -1.380       -70.380 clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 basicclock:inst3\|ptflag  " "   -0.500       -32.000 basicclock:inst3\|ptflag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -25.000 digitleds:inst5\|led_clk  " "   -0.500       -25.000 digitleds:inst5\|led_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.376        -8.272 scanKey:inst\|key\[0\]  " "   -0.376        -8.272 scanKey:inst\|key\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495091935246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495091935246 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1495091935388 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1495091935419 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1495091935419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495091935495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 15:18:55 2017 " "Processing ended: Thu May 18 15:18:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495091935495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495091935495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495091935495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495091935495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495091938288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495091938290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 15:18:58 2017 " "Processing started: Thu May 18 15:18:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495091938290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495091938290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off realclock -c realclock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off realclock -c realclock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495091938290 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "realclock.vho\", \"realclock_fast.vho realclock_vhd.sdo realclock_vhd_fast.sdo /home/kmash/altera/projects/week7/realclock/simulation/modelsim/ simulation " "Generated files \"realclock.vho\", \"realclock_fast.vho\", \"realclock_vhd.sdo\" and \"realclock_vhd_fast.sdo\" in directory \"/home/kmash/altera/projects/week7/realclock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1495091938770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "807 " "Peak virtual memory: 807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495091938816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 15:18:58 2017 " "Processing ended: Thu May 18 15:18:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495091938816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495091938816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495091938816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495091938816 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus II Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495091938913 ""}
