Timing Analyzer report for test1280M
Wed May 26 20:47:01 2021
Quartus Prime Version 21.1.0 Build 169 03/24/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV 0C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV 0C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- altera_reserved_tck Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is 2.217 
           28. Path #2: Setup slack is 2.323 
           29. Path #3: Setup slack is 2.573 
           30. Path #4: Setup slack is 2.633 
           31. Path #5: Setup slack is 2.705 
           32. Path #6: Setup slack is 2.732 
           33. Path #7: Setup slack is 2.766 
           34. Path #8: Setup slack is 2.786 
           35. Path #9: Setup slack is 2.796 
           36. Path #10: Setup slack is 2.829 
---- Hold Reports ----
     ---- altera_reserved_tck Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.015 
           40. Path #2: Hold slack is 0.015 
           41. Path #3: Hold slack is 0.016 
           42. Path #4: Hold slack is 0.017 
           43. Path #5: Hold slack is 0.017 
           44. Path #6: Hold slack is 0.017 
           45. Path #7: Hold slack is 0.018 
           46. Path #8: Hold slack is 0.018 
           47. Path #9: Hold slack is 0.019 
           48. Path #10: Hold slack is 0.019 
---- Recovery Reports ----
     ---- altera_reserved_tck Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Recovery slack is 6.786 
           52. Path #2: Recovery slack is 6.804 
           53. Path #3: Recovery slack is 6.866 
           54. Path #4: Recovery slack is 6.896 
           55. Path #5: Recovery slack is 7.077 
           56. Path #6: Recovery slack is 7.101 
           57. Path #7: Recovery slack is 7.131 
           58. Path #8: Recovery slack is 7.134 
           59. Path #9: Recovery slack is 7.157 
           60. Path #10: Recovery slack is 7.280 
---- Removal Reports ----
     ---- altera_reserved_tck Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Removal slack is 0.350 
           64. Path #2: Removal slack is 0.362 
           65. Path #3: Removal slack is 0.459 
           66. Path #4: Removal slack is 0.510 
           67. Path #5: Removal slack is 0.510 
           68. Path #6: Removal slack is 0.511 
           69. Path #7: Removal slack is 0.515 
           70. Path #8: Removal slack is 0.520 
           71. Path #9: Removal slack is 0.538 
           72. Path #10: Removal slack is 0.539 
 73. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      74. Unconstrained Paths Summary
      75. Clock Status Summary
     ---- Setup Analysis Reports ----
           76. Unconstrained Input Ports
           77. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
 80. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                    ;
+-----------------------+----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 169 03/24/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                    ;
; Revision Name         ; test1280M                                          ;
; Device Family         ; Cyclone 10 GX                                      ;
; Device                ; 10CX220YF780E5G                                    ;
; Snapshot              ; final                                              ;
; Timing Models         ; Final                                              ;
; Power Models          ; Final                                              ;
; Device Status         ; Final                                              ;
; Rise/Fall Delays      ; Enabled                                            ;
+-----------------------+----------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 2      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------+--------------------------+-----------------+
; SDC File Path                                                                                                                                                                                                       ; Instance                                                               ; Status ; Read at                  ; Processing Time ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------+--------------------------+-----------------+
; src/test1280M.sdc                                                                                                                                                                                                   ;                                                                        ; OK     ; Wed May 26 20:46:59 2021 ; 00:00:00        ;
; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60aef9021529.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0 ; OK     ; Wed May 26 20:46:59 2021 ; 00:00:00        ;
; c:/intelfpga_pro/21.1/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc                                                                                                                                      ;                                                                        ; OK     ; Wed May 26 20:46:59 2021 ; 00:00:00        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/).


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                  ;
+---------------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                      ;
+------------------------------------------------------+-------------+
; Panel Name                                           ; Result Flag ;
+------------------------------------------------------+-------------+
; Timing Closure                                       ; Pass        ;
;   Setup Summary                                      ; Pass        ;
;   Hold Summary                                       ; Pass        ;
;   Recovery Summary                                   ; Pass        ;
;   Removal Summary                                    ; Pass        ;
;   Minimum Pulse Width Summary                        ; Pass        ;
;   Max Skew Summary                                   ; Not Found   ;
;   Net Delay Summary                                  ; Not Found   ;
;   Metastability Summary                              ; Pass        ;
;   Double Data Rate (DDR) Summary                     ; Not Found   ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found   ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found   ;
+------------------------------------------------------+-------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+---------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                ;
+------------+-----------------+---------------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+---------------------+------+---------------------------------+
; 149.12 MHz ; 149.12 MHz      ; altera_reserved_tck ;      ; Slow 900mV 100C Model           ;
+------------+-----------------+---------------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                      ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; altera_reserved_tck ; 2.217 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
+---------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                       ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; altera_reserved_tck ; 0.015 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
+---------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                   ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; altera_reserved_tck ; 6.786 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
+---------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                    ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; altera_reserved_tck ; 0.350 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
+---------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                    ;
+---------------------+-------+---------------+--------------------+-----------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Type      ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+-----------+---------------------------------+
; altera_reserved_tck ; 4.414 ; 0.000         ; 0                  ; Low Pulse ; Fast 900mV 100C Model           ;
+---------------------+-------+---------------+--------------------+-----------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
No synchronizer chains to report.


---------------------------------------------
; Metastability Summary Slow 900mV 0C Model ;
---------------------------------------------
No synchronizer chains to report.


-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
No synchronizer chains to report.


---------------------------------------------
; Metastability Summary Fast 900mV 0C Model ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led(0)              ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led(1)              ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; source_out(0)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; source_out(1)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; source_out(2)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; source_out(3)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; source_out(4)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; source_out(5)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; source_out(6)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; source_out(7)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; source_out(8)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; source_out(9)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; source_out(10)      ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; source_out(11)      ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; source_out(12)      ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; source_out(13)      ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; source_out(14)      ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; source_out(15)      ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------------------+
; Input Transition Times                                                                 ;
+-------------------------------------+--------------+-----------------+-----------------+
; Pin                                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------------------+--------------+-----------------+-----------------+
; altera_reserved_tck                 ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tdi                 ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tms                 ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; FMCAclk40                           ; LVDS         ; 1440 ps         ; 1440 ps         ;
; auto_stp_external_storage_qualifier ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; pb(0)                               ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; pb(1)                               ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; FPGA_RESETn                         ; 1.2 V        ; 960 ps          ; 960 ps          ;
; ~ALTERA_DATA0~                      ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_CLKUSR~                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; FMCAclk40(n)                        ; LVDS         ; 1440 ps         ; 1440 ps         ;
+-------------------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led(0)              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; led(1)              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; source_out(0)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; source_out(1)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; source_out(2)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; source_out(3)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; source_out(4)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; source_out(5)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; source_out(6)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; source_out(7)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; source_out(8)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; source_out(9)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; source_out(10)      ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; source_out(11)      ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; source_out(12)      ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; source_out(13)      ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; source_out(14)      ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; source_out(15)      ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.7e-06 V                    ; 1.73 V              ; -0.0751 V           ; 0.178 V                              ; 0.161 V                              ; 1.41e-10 s                  ; 1.39e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.7e-06 V                   ; 1.73 V             ; -0.0751 V          ; 0.178 V                             ; 0.161 V                             ; 1.41e-10 s                 ; 1.39e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; altera_reserved_tck ; 4333     ; 0        ; 1        ; 0        ; Intra-Clock (Timed Safe)  ; 2.217            ; Slow 900mV 100C Model           ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                         ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; altera_reserved_tck ; 5258     ; 0        ; 4        ; 0        ; Intra-Clock (Timed Safe)  ; 0.015            ; Fast 900mV 0C Model             ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; altera_reserved_tck ; 184      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 6.786            ; Slow 900mV 100C Model           ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                      ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; altera_reserved_tck ; 184      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.350            ; Fast 900mV 0C Model             ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.217 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                     ; Launch Clock        ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; 2.217 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]                                                                                                                            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.188     ; 2.874      ; Slow 900mV 100C Model           ;
; 2.323 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]                                                                                                                            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.188     ; 2.771      ; Slow 900mV 100C Model           ;
; 2.573 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.440     ; 2.269      ; Slow 900mV 100C Model           ;
; 2.633 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.277     ; 2.372      ; Slow 900mV 100C Model           ;
; 2.705 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.330     ; 2.247      ; Slow 900mV 100C Model           ;
; 2.732 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_len_reg[0]                                                                   ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.198     ; 2.352      ; Slow 900mV 100C Model           ;
; 2.766 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]                                                                                                                                    ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.330     ; 2.183      ; Slow 900mV 100C Model           ;
; 2.786 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][7]                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.277     ; 2.219      ; Slow 900mV 100C Model           ;
; 2.796 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.330     ; 2.153      ; Slow 900mV 100C Model           ;
; 2.829 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.277     ; 2.173      ; Slow 900mV 100C Model           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------+--------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 2.217 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                         ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                      ;
; Data Arrival Time               ; 5.454                                                                                               ;
; Data Required Time              ; 7.671                                                                                               ;
; Slack                           ; 2.217                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.188 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.874  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.944       ; 37         ; 0.000 ; 0.944 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.061       ; 72         ; 0.168 ; 1.533 ;
;    Cell                ;        ; 8     ; 0.546       ; 19         ; 0.000 ; 0.184 ;
;    uTco                ;        ; 1     ; 0.267       ; 9          ; 0.267 ; 0.267 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.761       ; 36         ; 0.000 ; 0.761 ;
;    Cell                ;        ; 4     ; 1.373       ; 64         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                   ;
; 2.580   ; 2.580   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                     ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                     ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                       ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                             ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                              ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                          ;
;   2.580 ;   0.944 ; RR ; IC     ; 1      ; FF_X68_Y4_N19      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]|clk                                                         ;
;   2.580 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N19      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]                                                             ;
; 5.454   ; 2.874   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                       ;
;   2.847 ;   0.267 ; RR ; uTco   ; 1      ; FF_X68_Y4_N19      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]|q                                                           ;
;   3.031 ;   0.184 ; RR ; CELL   ; 55     ; FF_X68_Y4_N19      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]~la_lab/laboutt[12]                                          ;
;   4.564 ;   1.533 ; RR ; IC     ; 1      ; LABCELL_X67_Y8_N48 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5|datad              ;
;   4.722 ;   0.158 ; RR ; CELL   ; 1      ; LABCELL_X67_Y8_N48 ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5|combout            ;
;   4.727 ;   0.005 ; RR ; CELL   ; 6      ; LABCELL_X67_Y8_N48 ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5~la_lab/laboutb[13] ;
;   5.087 ;   0.360 ; RR ; IC     ; 1      ; LABCELL_X66_Y6_N54 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~1|dataf                                                                     ;
;   5.136 ;   0.049 ; RF ; CELL   ; 1      ; LABCELL_X66_Y6_N54 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~1|combout                                                                   ;
;   5.140 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X66_Y6_N54 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~1~la_lab/laboutb[16]                                                        ;
;   5.308 ;   0.168 ; FF ; IC     ; 1      ; LABCELL_X66_Y6_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datad                                                                     ;
;   5.454 ;   0.146 ; FF ; CELL   ; 1      ; LABCELL_X66_Y6_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                   ;
;   5.454 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y6_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                   ;
;   5.454 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y6_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.392   ; 2.392   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.134 ;   0.761 ; FF ; IC     ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.134 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.392 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.362   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.671   ; 0.309   ;    ; uTsu   ; 1      ; FF_X66_Y6_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



Path #2: Setup slack is 2.323 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                         ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                      ;
; Data Arrival Time               ; 5.351                                                                                               ;
; Data Required Time              ; 7.674                                                                                               ;
; Slack                           ; 2.323                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.188 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.771  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.944       ; 37         ; 0.000 ; 0.944 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.059       ; 74         ; 0.163 ; 1.533 ;
;    Cell                ;        ; 8     ; 0.445       ; 16         ; 0.000 ; 0.184 ;
;    uTco                ;        ; 1     ; 0.267       ; 10         ; 0.267 ; 0.267 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.761       ; 36         ; 0.000 ; 0.761 ;
;    Cell                ;        ; 4     ; 1.373       ; 64         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                   ;
; 2.580   ; 2.580   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                     ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                     ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                       ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                             ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                              ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                          ;
;   2.580 ;   0.944 ; RR ; IC     ; 1      ; FF_X68_Y4_N19      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]|clk                                                         ;
;   2.580 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N19      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]                                                             ;
; 5.351   ; 2.771   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                       ;
;   2.847 ;   0.267 ; RR ; uTco   ; 1      ; FF_X68_Y4_N19      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]|q                                                           ;
;   3.031 ;   0.184 ; RR ; CELL   ; 55     ; FF_X68_Y4_N19      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]~la_lab/laboutt[12]                                          ;
;   4.564 ;   1.533 ; RR ; IC     ; 1      ; LABCELL_X67_Y8_N48 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5|datad              ;
;   4.722 ;   0.158 ; RR ; CELL   ; 1      ; LABCELL_X67_Y8_N48 ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5|combout            ;
;   4.727 ;   0.005 ; RR ; CELL   ; 6      ; LABCELL_X67_Y8_N48 ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5~la_lab/laboutb[13] ;
;   5.090 ;   0.363 ; RR ; IC     ; 1      ; LABCELL_X66_Y6_N48 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3|dataf                                                                     ;
;   5.138 ;   0.048 ; RF ; CELL   ; 1      ; LABCELL_X66_Y6_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3|combout                                                                   ;
;   5.143 ;   0.005 ; FF ; CELL   ; 1      ; LABCELL_X66_Y6_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3~la_lab/laboutb[13]                                                        ;
;   5.306 ;   0.163 ; FF ; IC     ; 1      ; LABCELL_X66_Y6_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                     ;
;   5.351 ;   0.045 ; FR ; CELL   ; 1      ; LABCELL_X66_Y6_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                   ;
;   5.351 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y6_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                   ;
;   5.351 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y6_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.392   ; 2.392   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.134 ;   0.761 ; FF ; IC     ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.134 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.392 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.362   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.674   ; 0.312   ;    ; uTsu   ; 1      ; FF_X66_Y6_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



Path #3: Setup slack is 2.573 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                                                                    ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                                                                                                                                 ;
; Data Arrival Time               ; 5.101                                                                                                                                                                                                                          ;
; Data Required Time              ; 7.674                                                                                                                                                                                                                          ;
; Slack                           ; 2.573                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.440 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.269  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.196       ; 42         ; 0.000 ; 1.196 ;
;    Cell                ;        ; 4     ; 1.636       ; 58         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.471       ; 65         ; 0.197 ; 1.274 ;
;    Cell                ;        ; 6     ; 0.531       ; 23         ; 0.000 ; 0.210 ;
;    uTco                ;        ; 1     ; 0.267       ; 12         ; 0.267 ; 0.267 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.761       ; 36         ; 0.000 ; 0.761 ;
;    Cell                ;        ; 4     ; 1.373       ; 64         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                     ;
; 2.832   ; 2.832   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                       ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                       ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                               ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                            ;
;   2.832 ;   1.196 ; RR ; IC     ; 1      ; FF_X66_Y8_N53      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]|clk                ;
;   2.832 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y8_N53      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]                    ;
; 5.101   ; 2.269   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                         ;
;   3.099 ;   0.267 ; RR ; uTco   ; 1      ; FF_X66_Y8_N53      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]|q                  ;
;   3.309 ;   0.210 ; RR ; CELL   ; 2      ; FF_X66_Y8_N53      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~la_lab/laboutb[15] ;
;   4.583 ;   1.274 ; RR ; IC     ; 1      ; LABCELL_X66_Y6_N24 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|datac                                                                                    ;
;   4.741 ;   0.158 ; RR ; CELL   ; 1      ; LABCELL_X66_Y6_N24 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout                                                                                  ;
;   4.745 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X66_Y6_N24 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutt[16]                                                                       ;
;   4.942 ;   0.197 ; RR ; IC     ; 1      ; LABCELL_X66_Y6_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datac                                                                                                                                                       ;
;   5.101 ;   0.159 ; RR ; CELL   ; 1      ; LABCELL_X66_Y6_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                                                                                                     ;
;   5.101 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y6_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                                                                                                     ;
;   5.101 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y6_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.392   ; 2.392   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.134 ;   0.761 ; FF ; IC     ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.134 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.392 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.362   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.674   ; 0.312   ;    ; uTsu   ; 1      ; FF_X66_Y6_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



Path #4: Setup slack is 2.633 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 5.041                                                                                         ;
; Data Required Time              ; 7.674                                                                                         ;
; Slack                           ; 2.633                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.277 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.372  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.033       ; 39         ; 0.000 ; 1.033 ;
;    Cell                ;        ; 4     ; 1.636       ; 61         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.503       ; 63         ; 0.739 ; 0.764 ;
;    Cell                ;        ; 6     ; 0.635       ; 27         ; 0.000 ; 0.264 ;
;    uTco                ;        ; 1     ; 0.234       ; 10         ; 0.234 ; 0.234 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.761       ; 36         ; 0.000 ; 0.761 ;
;    Cell                ;        ; 4     ; 1.373       ; 64         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                ;
; 2.669   ; 2.669   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9              ;            ; altera_reserved_tck                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56   ;            ; altera_reserved_tck~input|i                                                                                                                                                  ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56   ;            ; altera_reserved_tck~input|o                                                                                                                                                  ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                    ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                          ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                           ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                       ;
;   2.669 ;   1.033 ; RR ; IC     ; 1      ; FF_X67_Y6_N29       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]|clk                                                                            ;
;   2.669 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y6_N29       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]                                                                                ;
; 5.041   ; 2.372   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                    ;
;   2.903 ;   0.234 ; RR ; uTco   ; 1      ; FF_X67_Y6_N29       ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]|q                                                                              ;
;   3.085 ;   0.182 ; RR ; CELL   ; 6      ; FF_X67_Y6_N29       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]~la_lab/laboutt[19]                                                             ;
;   3.824 ;   0.739 ; RR ; IC     ; 1      ; MLABCELL_X65_Y6_N15 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|datac               ;
;   4.008 ;   0.184 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y6_N15 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|combout             ;
;   4.013 ;   0.005 ; RR ; CELL   ; 4      ; MLABCELL_X65_Y6_N15 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1~la_mlab/laboutt[10] ;
;   4.777 ;   0.764 ; RR ; IC     ; 1      ; LABCELL_X66_Y6_N30  ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datab                                                                                  ;
;   5.041 ;   0.264 ; RR ; CELL   ; 1      ; LABCELL_X66_Y6_N30  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                                ;
;   5.041 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y6_N31       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                                ;
;   5.041 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y6_N31       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.392   ; 2.392   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.134 ;   0.761 ; FF ; IC     ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.134 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.392 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.362   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.674   ; 0.312   ;    ; uTsu   ; 1      ; FF_X66_Y6_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



Path #5: Setup slack is 2.705 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 4.969                                                                                         ;
; Data Required Time              ; 7.674                                                                                         ;
; Slack                           ; 2.705                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.330 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.247  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.086       ; 40         ; 0.000 ; 1.086 ;
;    Cell                ;        ; 4     ; 1.636       ; 60         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.232       ; 55         ; 0.468 ; 0.764 ;
;    Cell                ;        ; 6     ; 0.739       ; 33         ; 0.000 ; 0.264 ;
;    uTco                ;        ; 1     ; 0.276       ; 12         ; 0.276 ; 0.276 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.761       ; 36         ; 0.000 ; 0.761 ;
;    Cell                ;        ; 4     ; 1.373       ; 64         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                ;
; 2.722   ; 2.722   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9              ;            ; altera_reserved_tck                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56   ;            ; altera_reserved_tck~input|i                                                                                                                                                  ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56   ;            ; altera_reserved_tck~input|o                                                                                                                                                  ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                    ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                          ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                           ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                       ;
;   2.722 ;   1.086 ; RR ; IC     ; 1      ; FF_X66_Y5_N47       ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]|clk                                                                            ;
;   2.722 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y5_N47       ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]                                                                                ;
; 4.969   ; 2.247   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                    ;
;   2.998 ;   0.276 ; RR ; uTco   ; 1      ; FF_X66_Y5_N47       ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]|q                                                                              ;
;   3.210 ;   0.212 ; RR ; CELL   ; 6      ; FF_X66_Y5_N47       ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]~la_lab/laboutb[11]                                                             ;
;   3.678 ;   0.468 ; RR ; IC     ; 1      ; MLABCELL_X65_Y6_N15 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|datab               ;
;   3.936 ;   0.258 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y6_N15 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|combout             ;
;   3.941 ;   0.005 ; RR ; CELL   ; 4      ; MLABCELL_X65_Y6_N15 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1~la_mlab/laboutt[10] ;
;   4.705 ;   0.764 ; RR ; IC     ; 1      ; LABCELL_X66_Y6_N30  ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datab                                                                                  ;
;   4.969 ;   0.264 ; RR ; CELL   ; 1      ; LABCELL_X66_Y6_N30  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                                ;
;   4.969 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y6_N31       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                                ;
;   4.969 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y6_N31       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.392   ; 2.392   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.134 ;   0.761 ; FF ; IC     ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.134 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.392 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.362   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.674   ; 0.312   ;    ; uTsu   ; 1      ; FF_X66_Y6_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



Path #6: Setup slack is 2.732 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_len_reg[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                  ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                          ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                                                               ;
; Data Arrival Time               ; 4.942                                                                                                                                                        ;
; Data Required Time              ; 7.674                                                                                                                                                        ;
; Slack                           ; 2.732                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.198 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.352  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.954       ; 37         ; 0.000 ; 0.954 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.552       ; 66         ; 0.764 ; 0.788 ;
;    Cell                ;        ; 6     ; 0.527       ; 22         ; 0.000 ; 0.264 ;
;    uTco                ;        ; 1     ; 0.273       ; 12         ; 0.273 ; 0.273 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.761       ; 36         ; 0.000 ; 0.761 ;
;    Cell                ;        ; 4     ; 1.373       ; 64         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                   ;
; 2.590   ; 2.590   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9              ;            ; altera_reserved_tck                                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56   ;            ; altera_reserved_tck~input|i                                                                                                                                                     ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56   ;            ; altera_reserved_tck~input|o                                                                                                                                                     ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                       ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                             ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                              ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                          ;
;   2.590 ;   0.954 ; RR ; IC     ; 1      ; FF_X66_Y4_N20       ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_len_reg[0]|clk                ;
;   2.590 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N20       ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_len_reg[0]                    ;
; 4.942   ; 2.352   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                       ;
;   2.863 ;   0.273 ; RR ; uTco   ; 1      ; FF_X66_Y4_N20       ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_len_reg[0]|q                  ;
;   3.019 ;   0.156 ; RR ; CELL   ; 3      ; FF_X66_Y4_N20       ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_len_reg[0]~la_lab/laboutt[13] ;
;   3.807 ;   0.788 ; RR ; IC     ; 1      ; MLABCELL_X65_Y6_N15 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|datae                  ;
;   3.909 ;   0.102 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y6_N15 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|combout                ;
;   3.914 ;   0.005 ; RR ; CELL   ; 4      ; MLABCELL_X65_Y6_N15 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1~la_mlab/laboutt[10]    ;
;   4.678 ;   0.764 ; RR ; IC     ; 1      ; LABCELL_X66_Y6_N30  ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datab                                                                                     ;
;   4.942 ;   0.264 ; RR ; CELL   ; 1      ; LABCELL_X66_Y6_N30  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                                   ;
;   4.942 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y6_N31       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                                   ;
;   4.942 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y6_N31       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.392   ; 2.392   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.134 ;   0.761 ; FF ; IC     ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.134 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.392 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.362   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.674   ; 0.312   ;    ; uTsu   ; 1      ; FF_X66_Y6_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



Path #7: Setup slack is 2.766 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                 ;
; Launch Clock                    ; altera_reserved_tck                                                                         ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                              ;
; Data Arrival Time               ; 4.905                                                                                       ;
; Data Required Time              ; 7.671                                                                                       ;
; Slack                           ; 2.766                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.330 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.183  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.086       ; 40         ; 0.000 ; 1.086 ;
;    Cell                ;        ; 4     ; 1.636       ; 60         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.353       ; 62         ; 0.173 ; 0.987 ;
;    Cell                ;        ; 8     ; 0.559       ; 26         ; 0.000 ; 0.212 ;
;    uTco                ;        ; 1     ; 0.271       ; 12         ; 0.271 ; 0.271 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.761       ; 36         ; 0.000 ; 0.761 ;
;    Cell                ;        ; 4     ; 1.373       ; 64         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 2.722   ; 2.722   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                    ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                    ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                      ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                            ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                             ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                         ;
;   2.722 ;   1.086 ; RR ; IC     ; 1      ; FF_X66_Y5_N53      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]|clk                ;
;   2.722 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y5_N53      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]                    ;
; 4.905   ; 2.183   ;    ;        ;        ;                    ;            ; data path                                                                                                      ;
;   2.993 ;   0.271 ; RR ; uTco   ; 1      ; FF_X66_Y5_N53      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]|q                  ;
;   3.205 ;   0.212 ; RR ; CELL   ; 9      ; FF_X66_Y5_N53      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]~la_lab/laboutb[15] ;
;   4.192 ;   0.987 ; RR ; IC     ; 1      ; LABCELL_X67_Y6_N36 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~2|datad                    ;
;   4.338 ;   0.146 ; RF ; CELL   ; 1      ; LABCELL_X67_Y6_N36 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~2|combout                  ;
;   4.343 ;   0.005 ; FF ; CELL   ; 1      ; LABCELL_X67_Y6_N36 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~2~la_lab/laboutb[5]        ;
;   4.516 ;   0.173 ; FF ; IC     ; 1      ; LABCELL_X66_Y6_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3|datad                    ;
;   4.660 ;   0.144 ; FR ; CELL   ; 1      ; LABCELL_X66_Y6_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3|combout                  ;
;   4.665 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X66_Y6_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3~la_lab/laboutb[13]       ;
;   4.858 ;   0.193 ; RR ; IC     ; 1      ; LABCELL_X66_Y6_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                    ;
;   4.905 ;   0.047 ; RF ; CELL   ; 1      ; LABCELL_X66_Y6_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                  ;
;   4.905 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y6_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                  ;
;   4.905 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y6_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.392   ; 2.392   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.134 ;   0.761 ; FF ; IC     ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.134 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.392 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.362   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.671   ; 0.309   ;    ; uTsu   ; 1      ; FF_X66_Y6_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



Path #8: Setup slack is 2.786 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][7] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 4.888                                                                                         ;
; Data Required Time              ; 7.674                                                                                         ;
; Slack                           ; 2.786                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.277 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.219  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.033       ; 39         ; 0.000 ; 1.033 ;
;    Cell                ;        ; 4     ; 1.636       ; 61         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.426       ; 64         ; 0.662 ; 0.764 ;
;    Cell                ;        ; 6     ; 0.560       ; 25         ; 0.000 ; 0.264 ;
;    uTco                ;        ; 1     ; 0.233       ; 11         ; 0.233 ; 0.233 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.761       ; 36         ; 0.000 ; 0.761 ;
;    Cell                ;        ; 4     ; 1.373       ; 64         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                ;
; 2.669   ; 2.669   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9              ;            ; altera_reserved_tck                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56   ;            ; altera_reserved_tck~input|i                                                                                                                                                  ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56   ;            ; altera_reserved_tck~input|o                                                                                                                                                  ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                    ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                          ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                           ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                       ;
;   2.669 ;   1.033 ; RR ; IC     ; 1      ; FF_X67_Y6_N52       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][7]|clk                                                                            ;
;   2.669 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y6_N52       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][7]                                                                                ;
; 4.888   ; 2.219   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                    ;
;   2.902 ;   0.233 ; RR ; uTco   ; 1      ; FF_X67_Y6_N52       ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][7]|q                                                                              ;
;   3.033 ;   0.131 ; RR ; CELL   ; 8      ; FF_X67_Y6_N52       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][7]~la_lab/laboutb[14]                                                             ;
;   3.695 ;   0.662 ; RR ; IC     ; 1      ; MLABCELL_X65_Y6_N15 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|datad               ;
;   3.855 ;   0.160 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y6_N15 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|combout             ;
;   3.860 ;   0.005 ; RR ; CELL   ; 4      ; MLABCELL_X65_Y6_N15 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1~la_mlab/laboutt[10] ;
;   4.624 ;   0.764 ; RR ; IC     ; 1      ; LABCELL_X66_Y6_N30  ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datab                                                                                  ;
;   4.888 ;   0.264 ; RR ; CELL   ; 1      ; LABCELL_X66_Y6_N30  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                                ;
;   4.888 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y6_N31       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                                ;
;   4.888 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y6_N31       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.392   ; 2.392   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.134 ;   0.761 ; FF ; IC     ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.134 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.392 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.362   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.674   ; 0.312   ;    ; uTsu   ; 1      ; FF_X66_Y6_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



Path #9: Setup slack is 2.796 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 4.875                                                                                         ;
; Data Required Time              ; 7.671                                                                                         ;
; Slack                           ; 2.796                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.330 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.153  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.086       ; 40         ; 0.000 ; 1.086 ;
;    Cell                ;        ; 4     ; 1.636       ; 60         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.308       ; 61         ; 0.472 ; 0.836 ;
;    Cell                ;        ; 6     ; 0.569       ; 26         ; 0.000 ; 0.234 ;
;    uTco                ;        ; 1     ; 0.276       ; 13         ; 0.276 ; 0.276 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.761       ; 36         ; 0.000 ; 0.761 ;
;    Cell                ;        ; 4     ; 1.373       ; 64         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                               ;
; 2.722   ; 2.722   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                 ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                   ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                          ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                      ;
;   2.722 ;   1.086 ; RR ; IC     ; 1      ; FF_X66_Y5_N47      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]|clk                                                                           ;
;   2.722 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y5_N47      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]                                                                               ;
; 4.875   ; 2.153   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                   ;
;   2.998 ;   0.276 ; RR ; uTco   ; 1      ; FF_X66_Y5_N47      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]|q                                                                             ;
;   3.210 ;   0.212 ; RR ; CELL   ; 6      ; FF_X66_Y5_N47      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]~la_lab/laboutb[11]                                                            ;
;   3.682 ;   0.472 ; RR ; IC     ; 1      ; MLABCELL_X65_Y6_N0 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~0|datab              ;
;   3.916 ;   0.234 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y6_N0 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~0|combout            ;
;   3.922 ;   0.006 ; FF ; CELL   ; 4      ; MLABCELL_X65_Y6_N0 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~0~la_mlab/laboutt[1] ;
;   4.758 ;   0.836 ; FF ; IC     ; 1      ; LABCELL_X66_Y6_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datae                                                                                 ;
;   4.875 ;   0.117 ; FF ; CELL   ; 1      ; LABCELL_X66_Y6_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                               ;
;   4.875 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y6_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                               ;
;   4.875 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y6_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.392   ; 2.392   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.134 ;   0.761 ; FF ; IC     ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.134 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.392 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.362   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.671   ; 0.309   ;    ; uTsu   ; 1      ; FF_X66_Y6_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



Path #10: Setup slack is 2.829 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 4.842                                                                                         ;
; Data Required Time              ; 7.671                                                                                         ;
; Slack                           ; 2.829                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.277 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.173  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.033       ; 39         ; 0.000 ; 1.033 ;
;    Cell                ;        ; 4     ; 1.636       ; 61         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.581       ; 73         ; 0.745 ; 0.836 ;
;    Cell                ;        ; 6     ; 0.358       ; 16         ; 0.000 ; 0.182 ;
;    uTco                ;        ; 1     ; 0.234       ; 11         ; 0.234 ; 0.234 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.761       ; 36         ; 0.000 ; 0.761 ;
;    Cell                ;        ; 4     ; 1.373       ; 64         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                               ;
; 2.669   ; 2.669   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                 ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                   ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                          ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                      ;
;   2.669 ;   1.033 ; RR ; IC     ; 1      ; FF_X67_Y6_N29      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]|clk                                                                           ;
;   2.669 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y6_N29      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]                                                                               ;
; 4.842   ; 2.173   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                   ;
;   2.903 ;   0.234 ; RR ; uTco   ; 1      ; FF_X67_Y6_N29      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]|q                                                                             ;
;   3.085 ;   0.182 ; RR ; CELL   ; 6      ; FF_X67_Y6_N29      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]~la_lab/laboutt[19]                                                            ;
;   3.830 ;   0.745 ; RR ; IC     ; 1      ; MLABCELL_X65_Y6_N0 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~0|dataf              ;
;   3.883 ;   0.053 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y6_N0 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~0|combout            ;
;   3.889 ;   0.006 ; FF ; CELL   ; 4      ; MLABCELL_X65_Y6_N0 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~0~la_mlab/laboutt[1] ;
;   4.725 ;   0.836 ; FF ; IC     ; 1      ; LABCELL_X66_Y6_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datae                                                                                 ;
;   4.842 ;   0.117 ; FF ; CELL   ; 1      ; LABCELL_X66_Y6_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                               ;
;   4.842 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y6_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                               ;
;   4.842 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y6_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.392   ; 2.392   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.134 ;   0.761 ; FF ; IC     ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.134 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y6_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.392 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.362   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.671   ; 0.309   ;    ; uTsu   ; 1      ; FF_X66_Y6_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.015 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 0.015 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[217] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[216] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.263      ; Fast 900mV 0C Model             ;
; 0.015 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[108] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.264      ; Fast 900mV 0C Model             ;
; 0.016 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[106] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.263      ; Fast 900mV 0C Model             ;
; 0.017 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[176] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.274      ; Fast 900mV 0C Model             ;
; 0.017 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[160] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.273      ; Fast 900mV 0C Model             ;
; 0.017 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[8]                                                                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[7]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.004      ; 0.266      ; Fast 900mV 0C Model             ;
; 0.018 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[10]                                                              ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.265      ; Fast 900mV 0C Model             ;
; 0.018 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[77]  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.261      ; Fast 900mV 0C Model             ;
; 0.019 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[158] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.004      ; 0.281      ; Fast 900mV 100C Model           ;
; 0.019 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[89]  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.262      ; Fast 900mV 0C Model             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.015 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[217] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[216] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.394                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.379                                                                                                                                                                                                                                            ;
; Slack                           ; 0.015                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.263 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.425       ; 38         ; 0.000 ; 0.425 ;
;    Cell                ;       ; 4     ; 0.706       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.157       ; 60         ; 0.000 ; 0.157 ;
;    uTco                ;       ; 1     ; 0.106       ; 40         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.573       ; 42         ; 0.000 ; 0.573 ;
;    Cell                ;       ; 4     ; 0.798       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.131   ; 1.131   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.131 ;   0.425 ; RR ; IC     ; 1      ; FF_X69_Y6_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[217]|clk ;
;   1.131 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y6_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[217]     ;
; 1.394   ; 0.263   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.237 ;   0.106 ; FF ; uTco   ; 2      ; FF_X69_Y6_N55     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[217]|q   ;
;   1.394 ;   0.157 ; FF ; CELL   ; 1      ; FF_X69_Y6_N56     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[216]|d   ;
;   1.394 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y6_N56     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[216]     ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.134   ; 1.134    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.371 ;   0.573  ; RR ; IC     ; 1      ; FF_X69_Y6_N56     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[216]|clk ;
;   1.371 ;   0.000  ; RR ; CELL   ; 1      ; FF_X69_Y6_N56     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[216]     ;
;   1.134 ;   -0.237 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 1.134   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                    ;
; 1.379   ; 0.245    ;    ; uTh    ; 1      ; FF_X69_Y6_N56     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[216]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.015 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[108] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[107] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.193                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.178                                                                                                                                                                                                                                            ;
; Slack                           ; 0.015                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.223       ; 24         ; 0.000 ; 0.223 ;
;    Cell                ;       ; 4     ; 0.706       ; 76         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.157       ; 59         ; 0.000 ; 0.157 ;
;    uTco                ;       ; 1     ; 0.107       ; 41         ; 0.107 ; 0.107 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.319       ; 29         ; 0.000 ; 0.319 ;
;    Cell                ;       ; 4     ; 0.798       ; 71         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 0.929   ; 0.929   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   0.929 ;   0.223 ; RR ; IC     ; 1      ; FF_X67_Y2_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[108]|clk ;
;   0.929 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y2_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[108]     ;
; 1.193   ; 0.264   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.036 ;   0.107 ; FF ; uTco   ; 2      ; FF_X67_Y2_N7      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[108]|q   ;
;   1.193 ;   0.157 ; FF ; CELL   ; 1      ; FF_X67_Y2_N8      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[107]|d   ;
;   1.193 ;   0.000 ; FF ; CELL   ; 1      ; FF_X67_Y2_N8      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[107]     ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 0.932   ; 0.932    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.117 ;   0.319  ; RR ; IC     ; 1      ; FF_X67_Y2_N8      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[107]|clk ;
;   1.117 ;   0.000  ; RR ; CELL   ; 1      ; FF_X67_Y2_N8      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[107]     ;
;   0.932 ;   -0.185 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 0.932   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                    ;
; 1.178   ; 0.246    ;    ; uTh    ; 1      ; FF_X67_Y2_N8      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[107]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.016 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[106] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[105] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.192                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.176                                                                                                                                                                                                                                            ;
; Slack                           ; 0.016                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.263 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.223       ; 24         ; 0.000 ; 0.223 ;
;    Cell                ;       ; 4     ; 0.706       ; 76         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.157       ; 60         ; 0.000 ; 0.157 ;
;    uTco                ;       ; 1     ; 0.106       ; 40         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.319       ; 29         ; 0.000 ; 0.319 ;
;    Cell                ;       ; 4     ; 0.798       ; 71         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 0.929   ; 0.929   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   0.929 ;   0.223 ; RR ; IC     ; 1      ; FF_X67_Y2_N19     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[106]|clk ;
;   0.929 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y2_N19     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[106]     ;
; 1.192   ; 0.263   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.035 ;   0.106 ; FF ; uTco   ; 2      ; FF_X67_Y2_N19     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[106]|q   ;
;   1.192 ;   0.157 ; FF ; CELL   ; 1      ; FF_X67_Y2_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[105]|d   ;
;   1.192 ;   0.000 ; FF ; CELL   ; 1      ; FF_X67_Y2_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[105]     ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 0.932   ; 0.932    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.117 ;   0.319  ; RR ; IC     ; 1      ; FF_X67_Y2_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[105]|clk ;
;   1.117 ;   0.000  ; RR ; CELL   ; 1      ; FF_X67_Y2_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[105]     ;
;   0.932 ;   -0.185 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 0.932   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                    ;
; 1.176   ; 0.244    ;    ; uTh    ; 1      ; FF_X67_Y2_N20     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[105]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.017 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[176] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[175] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.409                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.392                                                                                                                                                                                                                                            ;
; Slack                           ; 0.017                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.274 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.429       ; 38         ; 0.000 ; 0.429 ;
;    Cell                ;       ; 4     ; 0.706       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 58         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.114       ; 42         ; 0.114 ; 0.114 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.588       ; 42         ; 0.000 ; 0.588 ;
;    Cell                ;       ; 4     ; 0.798       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.135   ; 1.135   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.135 ;   0.429 ; RR ; IC     ; 1      ; FF_X71_Y6_N44     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[176]|clk ;
;   1.135 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y6_N44     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[176]     ;
; 1.409   ; 0.274   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.249 ;   0.114 ; FF ; uTco   ; 2      ; FF_X71_Y6_N44     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[176]|q   ;
;   1.409 ;   0.160 ; FF ; CELL   ; 1      ; FF_X71_Y6_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[175]|d   ;
;   1.409 ;   0.000 ; FF ; CELL   ; 1      ; FF_X71_Y6_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[175]     ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.138   ; 1.138    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.386 ;   0.588  ; RR ; IC     ; 1      ; FF_X71_Y6_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[175]|clk ;
;   1.386 ;   0.000  ; RR ; CELL   ; 1      ; FF_X71_Y6_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[175]     ;
;   1.138 ;   -0.248 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 1.138   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                    ;
; 1.392   ; 0.254    ;    ; uTh    ; 1      ; FF_X71_Y6_N43     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[175]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.017 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[160] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[159] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.408                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.391                                                                                                                                                                                                                                            ;
; Slack                           ; 0.017                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.273 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.429       ; 38         ; 0.000 ; 0.429 ;
;    Cell                ;       ; 4     ; 0.706       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 59         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.113       ; 41         ; 0.113 ; 0.113 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.588       ; 42         ; 0.000 ; 0.588 ;
;    Cell                ;       ; 4     ; 0.798       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.135   ; 1.135   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.135 ;   0.429 ; RR ; IC     ; 1      ; FF_X71_Y6_N56     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[160]|clk ;
;   1.135 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y6_N56     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[160]     ;
; 1.408   ; 0.273   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.248 ;   0.113 ; FF ; uTco   ; 2      ; FF_X71_Y6_N56     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[160]|q   ;
;   1.408 ;   0.160 ; FF ; CELL   ; 1      ; FF_X71_Y6_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[159]|d   ;
;   1.408 ;   0.000 ; FF ; CELL   ; 1      ; FF_X71_Y6_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[159]     ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.138   ; 1.138    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.386 ;   0.588  ; RR ; IC     ; 1      ; FF_X71_Y6_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[159]|clk ;
;   1.386 ;   0.000  ; RR ; CELL   ; 1      ; FF_X71_Y6_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[159]     ;
;   1.138 ;   -0.248 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 1.138   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                    ;
; 1.391   ; 0.253    ;    ; uTh    ; 1      ; FF_X71_Y6_N55     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[159]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.017 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[8] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[7] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                        ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                        ;
; Data Arrival Time               ; 1.376                                                                                                                                                                      ;
; Data Required Time              ; 1.359                                                                                                                                                                      ;
; Slack                           ; 0.017                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                        ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.004 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.266 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.404       ; 36         ; 0.000 ; 0.404 ;
;    Cell                ;       ; 4     ; 0.706       ; 64         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 60         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.107       ; 40         ; 0.107 ; 0.107 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.542       ; 40         ; 0.000 ; 0.542 ;
;    Cell                ;       ; 4     ; 0.798       ; 60         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                        ;
+---------+---------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                  ;
; 1.110   ; 1.110   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                    ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                    ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                      ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                            ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                             ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                         ;
;   1.110 ;   0.404 ; RR ; IC     ; 1      ; FF_X66_Y6_N40     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[8]|clk ;
;   1.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y6_N40     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[8]     ;
; 1.376   ; 0.266   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                      ;
;   1.217 ;   0.107 ; FF ; uTco   ; 2      ; FF_X66_Y6_N40     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[8]|q   ;
;   1.376 ;   0.159 ; FF ; CELL   ; 1      ; FF_X66_Y6_N41     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[7]|d   ;
;   1.376 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y6_N41     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[7]     ;
+---------+---------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                        ;
+---------+----------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                  ;
; 1.114   ; 1.114    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                    ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                    ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                      ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                            ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                             ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                         ;
;   1.340 ;   0.542  ; RR ; IC     ; 1      ; FF_X66_Y6_N41     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[7]|clk ;
;   1.340 ;   0.000  ; RR ; CELL   ; 1      ; FF_X66_Y6_N41     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[7]     ;
;   1.114 ;   -0.226 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                        ;
; 1.114   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                              ;
; 1.359   ; 0.245    ;    ; uTh    ; 1      ; FF_X66_Y6_N41     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[7]     ;
+---------+----------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.018 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[10] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]  ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                 ;
; Data Arrival Time               ; 1.396                                                                                                                                                                               ;
; Data Required Time              ; 1.378                                                                                                                                                                               ;
; Slack                           ; 0.018                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.265 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.425       ; 38         ; 0.000 ; 0.425 ;
;    Cell                ;       ; 4     ; 0.706       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.158       ; 60         ; 0.000 ; 0.158 ;
;    uTco                ;       ; 1     ; 0.107       ; 40         ; 0.107 ; 0.107 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.573       ; 42         ; 0.000 ; 0.573 ;
;    Cell                ;       ; 4     ; 0.798       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                           ;
; 1.131   ; 1.131   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                             ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                             ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                               ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                     ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                      ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                  ;
;   1.131 ;   0.425 ; RR ; IC     ; 1      ; FF_X69_Y6_N53     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[10]|clk ;
;   1.131 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y6_N53     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[10]     ;
; 1.396   ; 0.265   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                               ;
;   1.238 ;   0.107 ; FF ; uTco   ; 2      ; FF_X69_Y6_N53     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[10]|q   ;
;   1.396 ;   0.158 ; FF ; CELL   ; 1      ; FF_X69_Y6_N52     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]|d    ;
;   1.396 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y6_N52     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]      ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                          ;
; 1.134   ; 1.134    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                            ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                            ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                              ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                    ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                     ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                 ;
;   1.371 ;   0.573  ; RR ; IC     ; 1      ; FF_X69_Y6_N52     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]|clk ;
;   1.371 ;   0.000  ; RR ; CELL   ; 1      ; FF_X69_Y6_N52     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]     ;
;   1.134 ;   -0.237 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                ;
; 1.134   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                      ;
; 1.378   ; 0.244    ;    ; uTh    ; 1      ; FF_X69_Y6_N52     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]     ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.018 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[77] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[76] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 1.245                                                                                                                                                                                                                                           ;
; Data Required Time              ; 1.227                                                                                                                                                                                                                                           ;
; Slack                           ; 0.018                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.278       ; 28         ; 0.000 ; 0.278 ;
;    Cell                ;       ; 4     ; 0.706       ; 72         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.157       ; 60         ; 0.000 ; 0.157 ;
;    uTco                ;       ; 1     ; 0.104       ; 40         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.384       ; 32         ; 0.000 ; 0.384 ;
;    Cell                ;       ; 4     ; 0.798       ; 68         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                       ;
; 0.984   ; 0.984   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                              ;
;   0.984 ;   0.278 ; RR ; IC     ; 1      ; FF_X66_Y2_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[77]|clk ;
;   0.984 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y2_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[77]     ;
; 1.245   ; 0.261   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                           ;
;   1.088 ;   0.104 ; FF ; uTco   ; 2      ; FF_X66_Y2_N43     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[77]|q   ;
;   1.245 ;   0.157 ; FF ; CELL   ; 1      ; FF_X66_Y2_N44     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[76]|d   ;
;   1.245 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y2_N44     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[76]     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                       ;
; 0.987   ; 0.987    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                         ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                         ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                           ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                 ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                  ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                              ;
;   1.182 ;   0.384  ; RR ; IC     ; 1      ; FF_X66_Y2_N44     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[76]|clk ;
;   1.182 ;   0.000  ; RR ; CELL   ; 1      ; FF_X66_Y2_N44     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[76]     ;
;   0.987 ;   -0.195 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                             ;
; 0.987   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                   ;
; 1.227   ; 0.240    ;    ; uTh    ; 1      ; FF_X66_Y2_N44     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[76]     ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.019 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[158] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[157] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.537                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.518                                                                                                                                                                                                                                            ;
; Slack                           ; 0.019                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.004 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.281 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.529       ; 42         ; 0.000 ; 0.529 ;
;    Cell                ;       ; 4     ; 0.727       ; 58         ; 0.000 ; 0.456 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.165       ; 59         ; 0.000 ; 0.165 ;
;    uTco                ;       ; 1     ; 0.116       ; 41         ; 0.116 ; 0.116 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.719       ; 45         ; 0.000 ; 0.719 ;
;    Cell                ;       ; 4     ; 0.879       ; 55         ; 0.000 ; 0.608 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.256   ; 1.256   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.271 ;   0.271 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.271 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.271 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.271 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.727 ;   0.456 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.256 ;   0.529 ; RR ; IC     ; 1      ; FF_X71_Y6_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[158]|clk ;
;   1.256 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y6_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[158]     ;
; 1.537   ; 0.281   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.372 ;   0.116 ; FF ; uTco   ; 2      ; FF_X71_Y6_N47     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[158]|q   ;
;   1.537 ;   0.165 ; FF ; CELL   ; 1      ; FF_X71_Y6_N46     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[157]|d   ;
;   1.537 ;   0.000 ; FF ; CELL   ; 1      ; FF_X71_Y6_N46     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[157]     ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.260   ; 1.260    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.271 ;   0.271  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.271 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.271 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.271 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.879 ;   0.608  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.598 ;   0.719  ; RR ; IC     ; 1      ; FF_X71_Y6_N46     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[157]|clk ;
;   1.598 ;   0.000  ; RR ; CELL   ; 1      ; FF_X71_Y6_N46     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[157]     ;
;   1.260 ;   -0.338 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 1.260   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                    ;
; 1.518   ; 0.258    ;    ; uTh    ; 1      ; FF_X71_Y6_N46     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[157]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.019 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[89] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[88] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 1.293                                                                                                                                                                                                                                           ;
; Data Required Time              ; 1.274                                                                                                                                                                                                                                           ;
; Slack                           ; 0.019                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.262 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.325       ; 32         ; 0.000 ; 0.325 ;
;    Cell                ;       ; 4     ; 0.706       ; 68         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 61         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.103       ; 39         ; 0.103 ; 0.103 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.445       ; 36         ; 0.000 ; 0.445 ;
;    Cell                ;       ; 4     ; 0.798       ; 64         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                       ;
; 1.031   ; 1.031   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                              ;
;   1.031 ;   0.325 ; RR ; IC     ; 1      ; FF_X66_Y1_N46     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[89]|clk ;
;   1.031 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y1_N46     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[89]     ;
; 1.293   ; 0.262   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                           ;
;   1.134 ;   0.103 ; FF ; uTco   ; 2      ; FF_X66_Y1_N46     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[89]|q   ;
;   1.293 ;   0.159 ; FF ; CELL   ; 1      ; FF_X66_Y1_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[88]|d   ;
;   1.293 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y1_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[88]     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                       ;
; 1.034   ; 1.034    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                         ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                         ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                           ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                 ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                  ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                              ;
;   1.243 ;   0.445  ; RR ; IC     ; 1      ; FF_X66_Y1_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[88]|clk ;
;   1.243 ;   0.000  ; RR ; CELL   ; 1      ; FF_X66_Y1_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[88]     ;
;   1.034 ;   -0.209 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                             ;
; 1.034   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                   ;
; 1.274   ; 0.240    ;    ; uTh    ; 1      ; FF_X66_Y1_N47     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[88]     ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 6.786 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 6.786 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.433      ; 3.479      ; Slow 900mV 100C Model           ;
; 6.804 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.315      ; 3.334      ; Slow 900mV 100C Model           ;
; 6.866 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.206      ; 3.180      ; Slow 900mV 100C Model           ;
; 6.896 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.062      ; 3.015      ; Slow 900mV 100C Model           ;
; 7.077 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.003      ; 2.770      ; Slow 900mV 100C Model           ;
; 7.101 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; -0.005     ; 2.739      ; Slow 900mV 100C Model           ;
; 7.131 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.609      ; 3.278      ; Slow 900mV 100C Model           ;
; 7.134 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.295      ; 3.008      ; Slow 900mV 100C Model           ;
; 7.157 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.902      ; 3.591      ; Slow 900mV 100C Model           ;
; 7.280 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.908      ; 3.460      ; Slow 900mV 100C Model           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 6.786 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[79] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 6.059                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.845                                                                                                                                                                                                                         ;
; Slack                           ; 6.786                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.433  ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.479  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.944       ; 37         ; 0.000 ; 0.944 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 3.073       ; 88         ; 3.073 ; 3.073 ;
;    Cell                ;        ; 2     ; 0.139       ; 4          ; 0.000 ; 0.139 ;
;    uTco                ;        ; 1     ; 0.267       ; 8          ; 0.267 ; 0.267 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.377       ; 50         ; 0.000 ; 1.377 ;
;    Cell                ;        ; 4     ; 1.378       ; 50         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;           ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                       ;
; 2.580   ; 2.580   ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.580 ;   0.944 ; RR ; IC     ; 1      ; FF_X68_Y4_N23     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.580 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N23     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 6.059   ; 3.479   ;    ;        ;        ;                   ;           ; data path                                                                                                                                                                                                                           ;
;   2.847 ;   0.267 ; FF ; uTco   ; 1      ; FF_X68_Y4_N23     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   2.986 ;   0.139 ; FF ; CELL   ; 170    ; FF_X68_Y4_N23     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutt[15]                                                              ;
;   6.059 ;   3.073 ; FF ; IC     ; 1      ; FF_X63_Y46_N28    ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[79]|clrn ;
;   6.059 ;   0.000 ; FF ; CELL   ; 1      ; FF_X63_Y46_N28    ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[79]      ;
+---------+---------+----+--------+--------+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                      ;
; 13.013   ; 3.013   ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.755 ;   1.377 ; RR ; IC     ; 1      ; FF_X63_Y46_N28    ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[79]|clk ;
;   12.755 ;   0.000 ; RR ; CELL   ; 1      ; FF_X63_Y46_N28    ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[79]     ;
;   13.013 ;   0.258 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.983   ; -0.030  ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.845   ; -0.138  ;    ; uTsu   ; 1      ; FF_X63_Y46_N28    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[79]     ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 6.804 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[73] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.914                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.718                                                                                                                                                                                                                         ;
; Slack                           ; 6.804                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.315  ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.334  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.944       ; 37         ; 0.000 ; 0.944 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.928       ; 88         ; 2.928 ; 2.928 ;
;    Cell                ;        ; 2     ; 0.139       ; 4          ; 0.000 ; 0.139 ;
;    uTco                ;        ; 1     ; 0.267       ; 8          ; 0.267 ; 0.267 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.259       ; 48         ; 0.000 ; 1.259 ;
;    Cell                ;        ; 4     ; 1.378       ; 52         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.580   ; 2.580   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.580 ;   0.944 ; RR ; IC     ; 1      ; FF_X68_Y4_N23     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.580 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N23     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.914   ; 3.334   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.847 ;   0.267 ; FF ; uTco   ; 1      ; FF_X68_Y4_N23     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   2.986 ;   0.139 ; FF ; CELL   ; 170    ; FF_X68_Y4_N23     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutt[15]                                                              ;
;   5.914 ;   2.928 ; FF ; IC     ; 1      ; FF_X67_Y41_N11    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[73]|clrn ;
;   5.914 ;   0.000 ; FF ; CELL   ; 1      ; FF_X67_Y41_N11    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[73]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 12.895   ; 2.895   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.637 ;   1.259 ; RR ; IC     ; 1      ; FF_X67_Y41_N11    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[73]|clk ;
;   12.637 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y41_N11    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[73]     ;
;   12.895 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.865   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.718   ; -0.147  ;    ; uTsu   ; 1      ; FF_X67_Y41_N11    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[73]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 6.866 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.760                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.626                                                                                                                                                                                                                         ;
; Slack                           ; 6.866                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.206  ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.180  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.944       ; 37         ; 0.000 ; 0.944 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.774       ; 87         ; 2.774 ; 2.774 ;
;    Cell                ;        ; 2     ; 0.139       ; 4          ; 0.000 ; 0.139 ;
;    uTco                ;        ; 1     ; 0.267       ; 8          ; 0.267 ; 0.267 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.150       ; 45         ; 0.000 ; 1.150 ;
;    Cell                ;        ; 4     ; 1.378       ; 55         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;           ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                       ;
; 2.580   ; 2.580   ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.580 ;   0.944 ; RR ; IC     ; 1      ; FF_X68_Y4_N23     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.580 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N23     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.760   ; 3.180   ;    ;        ;        ;                   ;           ; data path                                                                                                                                                                                                                           ;
;   2.847 ;   0.267 ; FF ; uTco   ; 1      ; FF_X68_Y4_N23     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   2.986 ;   0.139 ; FF ; CELL   ; 170    ; FF_X68_Y4_N23     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutt[15]                                                              ;
;   5.760 ;   2.774 ; FF ; IC     ; 1      ; FF_X71_Y31_N22    ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]|clrn ;
;   5.760 ;   0.000 ; FF ; CELL   ; 1      ; FF_X71_Y31_N22    ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]      ;
+---------+---------+----+--------+--------+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                      ;
; 12.786   ; 2.786   ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.528 ;   1.150 ; RR ; IC     ; 1      ; FF_X71_Y31_N22    ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]|clk ;
;   12.528 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y31_N22    ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]     ;
;   12.786 ;   0.258 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.756   ; -0.030  ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.626   ; -0.130  ;    ; uTsu   ; 1      ; FF_X71_Y31_N22    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]     ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 6.896 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.595                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.491                                                                                                                                                                                                                         ;
; Slack                           ; 6.896                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.062  ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.015  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.944       ; 37         ; 0.000 ; 0.944 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.609       ; 87         ; 2.609 ; 2.609 ;
;    Cell                ;        ; 2     ; 0.139       ; 5          ; 0.000 ; 0.139 ;
;    uTco                ;        ; 1     ; 0.267       ; 9          ; 0.267 ; 0.267 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.006       ; 42         ; 0.000 ; 1.006 ;
;    Cell                ;        ; 4     ; 1.378       ; 58         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.580   ; 2.580   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.580 ;   0.944 ; RR ; IC     ; 1      ; FF_X68_Y4_N23     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.580 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N23     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.595   ; 3.015   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.847 ;   0.267 ; FF ; uTco   ; 1      ; FF_X68_Y4_N23     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   2.986 ;   0.139 ; FF ; CELL   ; 170    ; FF_X68_Y4_N23     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutt[15]                                                              ;
;   5.595 ;   2.609 ; FF ; IC     ; 1      ; FF_X67_Y31_N55    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67]|clrn ;
;   5.595 ;   0.000 ; FF ; CELL   ; 1      ; FF_X67_Y31_N55    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 12.642   ; 2.642   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.384 ;   1.006 ; RR ; IC     ; 1      ; FF_X67_Y31_N55    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67]|clk ;
;   12.384 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y31_N55    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67]     ;
;   12.642 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.612   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.491   ; -0.121  ;    ; uTsu   ; 1      ; FF_X67_Y31_N55    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 7.077 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                           ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                           ;
; Data Arrival Time               ; 5.350                                                                                                                                                                                                                         ;
; Data Required Time              ; 12.427                                                                                                                                                                                                                        ;
; Slack                           ; 7.077                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003  ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.770  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.944       ; 37         ; 0.000 ; 0.944 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.364       ; 85         ; 2.364 ; 2.364 ;
;    Cell                ;        ; 2     ; 0.139       ; 5          ; 0.000 ; 0.139 ;
;    uTco                ;        ; 1     ; 0.267       ; 10         ; 0.267 ; 0.267 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.947       ; 41         ; 0.000 ; 0.947 ;
;    Cell                ;        ; 4     ; 1.378       ; 59         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 2.580   ; 2.580   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   2.580 ;   0.944 ; RR ; IC     ; 1      ; FF_X68_Y4_N23     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                            ;
;   2.580 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N23     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                ;
; 5.350   ; 2.770   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                          ;
;   2.847 ;   0.267 ; FF ; uTco   ; 1      ; FF_X68_Y4_N23     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                              ;
;   2.986 ;   0.139 ; FF ; CELL   ; 170    ; FF_X68_Y4_N23     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutt[15]                                                             ;
;   5.350 ;   2.364 ; FF ; IC     ; 1      ; FF_X67_Y29_N28    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]|clrn ;
;   5.350 ;   0.000 ; FF ; CELL   ; 1      ; FF_X67_Y29_N28    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+----------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                           ;
+----------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                   ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                     ;
; 12.583   ; 2.583   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                        ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                    ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                               ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                       ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                       ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                         ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                               ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                ;
;   11.378 ;   0.808 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                            ;
;   12.325 ;   0.947 ; RR ; IC     ; 1      ; FF_X67_Y29_N28    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]|clk ;
;   12.325 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y29_N28    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]     ;
;   12.583 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                           ;
; 12.553   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                 ;
; 12.427   ; -0.126  ;    ; uTsu   ; 1      ; FF_X67_Y29_N28    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]     ;
+----------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 7.101 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.319                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.420                                                                                                                                                                                                                         ;
; Slack                           ; 7.101                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.005 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.739  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.944       ; 37         ; 0.000 ; 0.944 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.333       ; 85         ; 2.333 ; 2.333 ;
;    Cell                ;        ; 2     ; 0.139       ; 5          ; 0.000 ; 0.139 ;
;    uTco                ;        ; 1     ; 0.267       ; 10         ; 0.267 ; 0.267 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.939       ; 41         ; 0.000 ; 0.939 ;
;    Cell                ;        ; 4     ; 1.378       ; 59         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.580   ; 2.580   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.580 ;   0.944 ; RR ; IC     ; 1      ; FF_X68_Y4_N23     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.580 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N23     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.319   ; 2.739   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.847 ;   0.267 ; FF ; uTco   ; 1      ; FF_X68_Y4_N23     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   2.986 ;   0.139 ; FF ; CELL   ; 170    ; FF_X68_Y4_N23     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutt[15]                                                              ;
;   5.319 ;   2.333 ; FF ; IC     ; 1      ; FF_X67_Y26_N40    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]|clrn ;
;   5.319 ;   0.000 ; FF ; CELL   ; 1      ; FF_X67_Y26_N40    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 12.575   ; 2.575   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.317 ;   0.939 ; RR ; IC     ; 1      ; FF_X67_Y26_N40    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]|clk ;
;   12.317 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y26_N40    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]     ;
;   12.575 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.545   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.420   ; -0.125  ;    ; uTsu   ; 1      ; FF_X67_Y26_N40    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 7.131 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.858                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.989                                                                                                                                                                                                                         ;
; Slack                           ; 7.131                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.609  ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.278  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.944       ; 37         ; 0.000 ; 0.944 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.872       ; 88         ; 2.872 ; 2.872 ;
;    Cell                ;        ; 2     ; 0.139       ; 4          ; 0.000 ; 0.139 ;
;    uTco                ;        ; 1     ; 0.267       ; 8          ; 0.267 ; 0.267 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.553       ; 53         ; 0.000 ; 1.553 ;
;    Cell                ;        ; 4     ; 1.378       ; 47         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;           ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                       ;
; 2.580   ; 2.580   ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.580 ;   0.944 ; RR ; IC     ; 1      ; FF_X68_Y4_N23     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.580 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N23     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.858   ; 3.278   ;    ;        ;        ;                   ;           ; data path                                                                                                                                                                                                                           ;
;   2.847 ;   0.267 ; FF ; uTco   ; 1      ; FF_X68_Y4_N23     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   2.986 ;   0.139 ; FF ; CELL   ; 170    ; FF_X68_Y4_N23     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutt[15]                                                              ;
;   5.858 ;   2.872 ; FF ; IC     ; 1      ; FF_X62_Y36_N8     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]|clrn ;
;   5.858 ;   0.000 ; FF ; CELL   ; 1      ; FF_X62_Y36_N8     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]      ;
+---------+---------+----+--------+--------+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                      ;
; 13.189   ; 3.189   ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.931 ;   1.553 ; RR ; IC     ; 1      ; FF_X62_Y36_N8     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]|clk ;
;   12.931 ;   0.000 ; RR ; CELL   ; 1      ; FF_X62_Y36_N8     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]     ;
;   13.189 ;   0.258 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                            ;
; 13.159   ; -0.030  ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.989   ; -0.170  ;    ; uTsu   ; 1      ; FF_X62_Y36_N8     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]     ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 7.134 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[66] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.588                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.722                                                                                                                                                                                                                         ;
; Slack                           ; 7.134                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.295  ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.008  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.944       ; 37         ; 0.000 ; 0.944 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.602       ; 87         ; 2.602 ; 2.602 ;
;    Cell                ;        ; 2     ; 0.139       ; 5          ; 0.000 ; 0.139 ;
;    uTco                ;        ; 1     ; 0.267       ; 9          ; 0.267 ; 0.267 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.239       ; 47         ; 0.000 ; 1.239 ;
;    Cell                ;        ; 4     ; 1.378       ; 53         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.580   ; 2.580   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.580 ;   0.944 ; RR ; IC     ; 1      ; FF_X68_Y4_N23     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.580 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N23     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.588   ; 3.008   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.847 ;   0.267 ; FF ; uTco   ; 1      ; FF_X68_Y4_N23     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   2.986 ;   0.139 ; FF ; CELL   ; 170    ; FF_X68_Y4_N23     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutt[15]                                                              ;
;   5.588 ;   2.602 ; FF ; IC     ; 1      ; FF_X66_Y31_N19    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[66]|clrn ;
;   5.588 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y31_N19    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[66]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 12.875   ; 2.875   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.617 ;   1.239 ; RR ; IC     ; 1      ; FF_X66_Y31_N19    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[66]|clk ;
;   12.617 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y31_N19    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[66]     ;
;   12.875 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.845   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.722   ; -0.123  ;    ; uTsu   ; 1      ; FF_X66_Y31_N19    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[66]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 7.157 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 6.171                                                                                                                                                                                                                          ;
; Data Required Time              ; 13.328                                                                                                                                                                                                                         ;
; Slack                           ; 7.157                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.902  ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.591  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.944       ; 37         ; 0.000 ; 0.944 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 3.185       ; 89         ; 3.185 ; 3.185 ;
;    Cell                ;        ; 2     ; 0.139       ; 4          ; 0.000 ; 0.139 ;
;    uTco                ;        ; 1     ; 0.267       ; 7          ; 0.267 ; 0.267 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.846       ; 57         ; 0.000 ; 1.846 ;
;    Cell                ;        ; 4     ; 1.378       ; 43         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.580   ; 2.580   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.580 ;   0.944 ; RR ; IC     ; 1      ; FF_X68_Y4_N23     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.580 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N23     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 6.171   ; 3.591   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.847 ;   0.267 ; FF ; uTco   ; 1      ; FF_X68_Y4_N23     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   2.986 ;   0.139 ; FF ; CELL   ; 170    ; FF_X68_Y4_N23     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutt[15]                                                              ;
;   6.171 ;   3.185 ; FF ; IC     ; 1      ; FF_X95_Y27_N13    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61]|clrn ;
;   6.171 ;   0.000 ; FF ; CELL   ; 1      ; FF_X95_Y27_N13    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 13.482   ; 3.482   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   13.224 ;   1.846 ; RR ; IC     ; 1      ; FF_X95_Y27_N13    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61]|clk ;
;   13.224 ;   0.000 ; RR ; CELL   ; 1      ; FF_X95_Y27_N13    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61]     ;
;   13.482 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 13.452   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 13.328   ; -0.124  ;    ; uTsu   ; 1      ; FF_X95_Y27_N13    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 7.280 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 6.040                                                                                                                                                                                                                          ;
; Data Required Time              ; 13.320                                                                                                                                                                                                                         ;
; Slack                           ; 7.280                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.908  ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.460  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.944       ; 37         ; 0.000 ; 0.944 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 3.054       ; 88         ; 3.054 ; 3.054 ;
;    Cell                ;        ; 2     ; 0.139       ; 4          ; 0.000 ; 0.139 ;
;    uTco                ;        ; 1     ; 0.267       ; 8          ; 0.267 ; 0.267 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.723       ; 56         ; 0.000 ; 1.723 ;
;    Cell                ;        ; 4     ; 1.378       ; 44         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;           ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                       ;
; 2.580   ; 2.580   ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.580 ;   0.944 ; RR ; IC     ; 1      ; FF_X68_Y4_N23     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.580 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N23     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 6.040   ; 3.460   ;    ;        ;        ;                   ;           ; data path                                                                                                                                                                                                                           ;
;   2.847 ;   0.267 ; FF ; uTco   ; 1      ; FF_X68_Y4_N23     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   2.986 ;   0.139 ; FF ; CELL   ; 170    ; FF_X68_Y4_N23     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutt[15]                                                              ;
;   6.040 ;   3.054 ; FF ; IC     ; 1      ; FF_X93_Y26_N34    ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54]|clrn ;
;   6.040 ;   0.000 ; FF ; CELL   ; 1      ; FF_X93_Y26_N34    ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54]      ;
+---------+---------+----+--------+--------+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                      ;
; 13.488   ; 3.488   ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   13.101 ;   1.723 ; RR ; IC     ; 1      ; FF_X93_Y26_N34    ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54]|clk ;
;   13.101 ;   0.000 ; RR ; CELL   ; 1      ; FF_X93_Y26_N34    ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54]     ;
;   13.488 ;   0.387 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                            ;
; 13.458   ; -0.030  ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                  ;
; 13.320   ; -0.138  ;    ; uTsu   ; 1      ; FF_X93_Y26_N34    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54]     ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.350 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 0.350 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.654      ; 1.064      ; Fast 900mV 0C Model             ;
; 0.362 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 0.824      ; Fast 900mV 0C Model             ;
; 0.459 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.437      ; 0.955      ; Fast 900mV 0C Model             ;
; 0.510 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.166      ; 0.734      ; Fast 900mV 0C Model             ;
; 0.510 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.166      ; 0.734      ; Fast 900mV 0C Model             ;
; 0.511 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.166      ; 0.734      ; Fast 900mV 0C Model             ;
; 0.515 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][7]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.166      ; 0.734      ; Fast 900mV 0C Model             ;
; 0.520 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.290      ; 0.882      ; Fast 900mV 0C Model             ;
; 0.538 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.194      ; 0.797      ; Fast 900mV 0C Model             ;
; 0.539 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.194      ; 0.797      ; Fast 900mV 0C Model             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.350 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.148                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.798                                                                                                                                                                                                                          ;
; Slack                           ; 0.350                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.654 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.064 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.378       ; 35         ; 0.000 ; 0.378 ;
;    Cell                ;       ; 4     ; 0.706       ; 65         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.902       ; 85         ; 0.902 ; 0.902 ;
;    Cell                ;       ; 2     ; 0.053       ; 5          ; 0.000 ; 0.053 ;
;    uTco                ;       ; 1     ; 0.109       ; 10         ; 0.109 ; 0.109 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.032       ; 56         ; 0.000 ; 1.032 ;
;    Cell                ;       ; 4     ; 0.798       ; 44         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;           ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                       ;
; 1.084   ; 1.084   ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   1.084 ;   0.378 ; RR ; IC     ; 1      ; FF_X68_Y4_N23     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   1.084 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N23     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 2.148   ; 1.064   ;    ;        ;        ;                   ;           ; data path                                                                                                                                                                                                                           ;
;   1.193 ;   0.109 ; FF ; uTco   ; 1      ; FF_X68_Y4_N23     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   1.246 ;   0.053 ; FF ; CELL   ; 170    ; FF_X68_Y4_N23     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutt[15]                                                              ;
;   2.148 ;   0.902 ; FF ; IC     ; 1      ; FF_X63_Y22_N7     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]|clrn ;
;   2.148 ;   0.000 ; FF ; CELL   ; 1      ; FF_X63_Y22_N7     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]      ;
+---------+---------+----+--------+--------+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                      ;
; 1.738   ; 1.738    ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.830 ;   1.032  ; RR ; IC     ; 1      ; FF_X63_Y22_N7     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]|clk ;
;   1.830 ;   0.000  ; RR ; CELL   ; 1      ; FF_X63_Y22_N7     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]     ;
;   1.738 ;   -0.092 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                            ;
; 1.738   ; 0.000    ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                  ;
; 1.798   ; 0.060    ;    ; uTh    ; 1      ; FF_X63_Y22_N7     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]     ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.362 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.908                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.546                                                                                                                                                                                                                          ;
; Slack                           ; 0.362                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.404 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.824 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.378       ; 35         ; 0.000 ; 0.378 ;
;    Cell                ;       ; 4     ; 0.706       ; 65         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.662       ; 80         ; 0.662 ; 0.662 ;
;    Cell                ;       ; 2     ; 0.053       ; 6          ; 0.000 ; 0.053 ;
;    uTco                ;       ; 1     ; 0.109       ; 13         ; 0.109 ; 0.109 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.782       ; 49         ; 0.000 ; 0.782 ;
;    Cell                ;       ; 4     ; 0.798       ; 51         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 1.084   ; 1.084   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   1.084 ;   0.378 ; RR ; IC     ; 1      ; FF_X68_Y4_N23     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   1.084 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N23     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 1.908   ; 0.824   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   1.193 ;   0.109 ; FF ; uTco   ; 1      ; FF_X68_Y4_N23     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   1.246 ;   0.053 ; FF ; CELL   ; 170    ; FF_X68_Y4_N23     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutt[15]                                                              ;
;   1.908 ;   0.662 ; FF ; IC     ; 1      ; FF_X62_Y10_N5     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]|clrn ;
;   1.908 ;   0.000 ; FF ; CELL   ; 1      ; FF_X62_Y10_N5     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 1.488   ; 1.488    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.580 ;   0.782  ; RR ; IC     ; 1      ; FF_X62_Y10_N5     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]|clk ;
;   1.580 ;   0.000  ; RR ; CELL   ; 1      ; FF_X62_Y10_N5     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]     ;
;   1.488 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 1.488   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 1.546   ; 0.058    ;    ; uTh    ; 1      ; FF_X62_Y10_N5     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.459 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.039                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.580                                                                                                                                                                                                                          ;
; Slack                           ; 0.459                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.437 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.955 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.378       ; 35         ; 0.000 ; 0.378 ;
;    Cell                ;       ; 4     ; 0.706       ; 65         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.793       ; 83         ; 0.793 ; 0.793 ;
;    Cell                ;       ; 2     ; 0.053       ; 6          ; 0.000 ; 0.053 ;
;    uTco                ;       ; 1     ; 0.109       ; 11         ; 0.109 ; 0.109 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.815       ; 51         ; 0.000 ; 0.815 ;
;    Cell                ;       ; 4     ; 0.798       ; 49         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;           ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                       ;
; 1.084   ; 1.084   ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   1.084 ;   0.378 ; RR ; IC     ; 1      ; FF_X68_Y4_N23     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   1.084 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N23     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 2.039   ; 0.955   ;    ;        ;        ;                   ;           ; data path                                                                                                                                                                                                                           ;
;   1.193 ;   0.109 ; FF ; uTco   ; 1      ; FF_X68_Y4_N23     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   1.246 ;   0.053 ; FF ; CELL   ; 170    ; FF_X68_Y4_N23     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutt[15]                                                              ;
;   2.039 ;   0.793 ; FF ; IC     ; 1      ; FF_X63_Y14_N50    ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]|clrn ;
;   2.039 ;   0.000 ; FF ; CELL   ; 1      ; FF_X63_Y14_N50    ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]      ;
+---------+---------+----+--------+--------+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                      ;
; 1.521   ; 1.521    ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.613 ;   0.815  ; RR ; IC     ; 1      ; FF_X63_Y14_N50    ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]|clk ;
;   1.613 ;   0.000  ; RR ; CELL   ; 1      ; FF_X63_Y14_N50    ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]     ;
;   1.521 ;   -0.092 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                            ;
; 1.521   ; 0.000    ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                  ;
; 1.580   ; 0.059    ;    ; uTh    ; 1      ; FF_X63_Y14_N50    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]     ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.510 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9] ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                           ;
; Data Arrival Time               ; 1.844                                                                                         ;
; Data Required Time              ; 1.334                                                                                         ;
; Slack                           ; 0.510                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.166 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.734 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.404       ; 36         ; 0.000 ; 0.404 ;
;    Cell                ;       ; 4     ; 0.706       ; 64         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.578       ; 79         ; 0.578 ; 0.578 ;
;    Cell                ;       ; 2     ; 0.050       ; 7          ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.106       ; 14         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.570       ; 42         ; 0.000 ; 0.570 ;
;    Cell                ;       ; 4     ; 0.798       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                              ;
; 1.110   ; 1.110   ;    ;        ;        ;                   ;            ; clock path                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                  ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                        ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                         ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                     ;
;   1.110 ;   0.404 ; RR ; IC     ; 1      ; FF_X67_Y7_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk                ;
;   1.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y7_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                    ;
; 1.844   ; 0.734   ;    ;        ;        ;                   ;            ; data path                                                                                                  ;
;   1.216 ;   0.106 ; FF ; uTco   ; 1      ; FF_X67_Y7_N55     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                  ;
;   1.266 ;   0.050 ; FF ; CELL   ; 25     ; FF_X67_Y7_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutb[16] ;
;   1.844 ;   0.578 ; FF ; IC     ; 1      ; FF_X67_Y6_N29     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]|clrn         ;
;   1.844 ;   0.000 ; FF ; CELL   ; 1      ; FF_X67_Y6_N29     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                           ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                     ;
; 1.276   ; 1.276    ;    ;        ;        ;                   ;            ; clock path                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                               ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                       ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                       ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                         ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                               ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                            ;
;   1.368 ;   0.570  ; RR ; IC     ; 1      ; FF_X67_Y6_N29     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]|clk ;
;   1.368 ;   0.000  ; RR ; CELL   ; 1      ; FF_X67_Y6_N29     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]     ;
;   1.276 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                           ;
; 1.276   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                 ;
; 1.334   ; 0.058    ;    ; uTh    ; 1      ; FF_X67_Y6_N29     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]     ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.510 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][3] ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                           ;
; Data Arrival Time               ; 1.844                                                                                         ;
; Data Required Time              ; 1.334                                                                                         ;
; Slack                           ; 0.510                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.166 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.734 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.404       ; 36         ; 0.000 ; 0.404 ;
;    Cell                ;       ; 4     ; 0.706       ; 64         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.578       ; 79         ; 0.578 ; 0.578 ;
;    Cell                ;       ; 2     ; 0.050       ; 7          ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.106       ; 14         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.570       ; 42         ; 0.000 ; 0.570 ;
;    Cell                ;       ; 4     ; 0.798       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                              ;
; 1.110   ; 1.110   ;    ;        ;        ;                   ;            ; clock path                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                  ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                        ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                         ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                     ;
;   1.110 ;   0.404 ; RR ; IC     ; 1      ; FF_X67_Y7_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk                ;
;   1.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y7_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                    ;
; 1.844   ; 0.734   ;    ;        ;        ;                   ;            ; data path                                                                                                  ;
;   1.216 ;   0.106 ; FF ; uTco   ; 1      ; FF_X67_Y7_N55     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                  ;
;   1.266 ;   0.050 ; FF ; CELL   ; 25     ; FF_X67_Y7_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutb[16] ;
;   1.844 ;   0.578 ; FF ; IC     ; 1      ; FF_X67_Y6_N23     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][3]|clrn         ;
;   1.844 ;   0.000 ; FF ; CELL   ; 1      ; FF_X67_Y6_N23     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][3]              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                           ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                     ;
; 1.276   ; 1.276    ;    ;        ;        ;                   ;            ; clock path                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                               ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                       ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                       ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                         ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                               ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                            ;
;   1.368 ;   0.570  ; RR ; IC     ; 1      ; FF_X67_Y6_N23     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][3]|clk ;
;   1.368 ;   0.000  ; RR ; CELL   ; 1      ; FF_X67_Y6_N23     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][3]     ;
;   1.276 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                           ;
; 1.276   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                 ;
; 1.334   ; 0.058    ;    ; uTh    ; 1      ; FF_X67_Y6_N23     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][3]     ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.511 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6] ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                           ;
; Data Arrival Time               ; 1.844                                                                                         ;
; Data Required Time              ; 1.333                                                                                         ;
; Slack                           ; 0.511                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.166 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.734 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.404       ; 36         ; 0.000 ; 0.404 ;
;    Cell                ;       ; 4     ; 0.706       ; 64         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.578       ; 79         ; 0.578 ; 0.578 ;
;    Cell                ;       ; 2     ; 0.050       ; 7          ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.106       ; 14         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.570       ; 42         ; 0.000 ; 0.570 ;
;    Cell                ;       ; 4     ; 0.798       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                              ;
; 1.110   ; 1.110   ;    ;        ;        ;                   ;            ; clock path                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                  ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                        ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                         ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                     ;
;   1.110 ;   0.404 ; RR ; IC     ; 1      ; FF_X67_Y7_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk                ;
;   1.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y7_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                    ;
; 1.844   ; 0.734   ;    ;        ;        ;                   ;            ; data path                                                                                                  ;
;   1.216 ;   0.106 ; FF ; uTco   ; 1      ; FF_X67_Y7_N55     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                  ;
;   1.266 ;   0.050 ; FF ; CELL   ; 25     ; FF_X67_Y7_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutb[16] ;
;   1.844 ;   0.578 ; FF ; IC     ; 1      ; FF_X67_Y6_N19     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]|clrn         ;
;   1.844 ;   0.000 ; FF ; CELL   ; 1      ; FF_X67_Y6_N19     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                           ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                     ;
; 1.276   ; 1.276    ;    ;        ;        ;                   ;            ; clock path                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                               ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                       ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                       ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                         ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                               ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                            ;
;   1.368 ;   0.570  ; RR ; IC     ; 1      ; FF_X67_Y6_N19     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]|clk ;
;   1.368 ;   0.000  ; RR ; CELL   ; 1      ; FF_X67_Y6_N19     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]     ;
;   1.276 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                           ;
; 1.276   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                 ;
; 1.333   ; 0.057    ;    ; uTh    ; 1      ; FF_X67_Y6_N19     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]     ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.515 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][7] ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                           ;
; Data Arrival Time               ; 1.844                                                                                         ;
; Data Required Time              ; 1.329                                                                                         ;
; Slack                           ; 0.515                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.166 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.734 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.404       ; 36         ; 0.000 ; 0.404 ;
;    Cell                ;       ; 4     ; 0.706       ; 64         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.578       ; 79         ; 0.578 ; 0.578 ;
;    Cell                ;       ; 2     ; 0.050       ; 7          ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.106       ; 14         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.570       ; 42         ; 0.000 ; 0.570 ;
;    Cell                ;       ; 4     ; 0.798       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                              ;
; 1.110   ; 1.110   ;    ;        ;        ;                   ;            ; clock path                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                  ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                        ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                         ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                     ;
;   1.110 ;   0.404 ; RR ; IC     ; 1      ; FF_X67_Y7_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk                ;
;   1.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y7_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                    ;
; 1.844   ; 0.734   ;    ;        ;        ;                   ;            ; data path                                                                                                  ;
;   1.216 ;   0.106 ; FF ; uTco   ; 1      ; FF_X67_Y7_N55     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                  ;
;   1.266 ;   0.050 ; FF ; CELL   ; 25     ; FF_X67_Y7_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutb[16] ;
;   1.844 ;   0.578 ; FF ; IC     ; 1      ; FF_X67_Y6_N52     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][7]|clrn         ;
;   1.844 ;   0.000 ; FF ; CELL   ; 1      ; FF_X67_Y6_N52     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][7]              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                           ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                     ;
; 1.276   ; 1.276    ;    ;        ;        ;                   ;            ; clock path                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                               ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                       ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                       ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                         ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                               ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                            ;
;   1.368 ;   0.570  ; RR ; IC     ; 1      ; FF_X67_Y6_N52     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][7]|clk ;
;   1.368 ;   0.000  ; RR ; CELL   ; 1      ; FF_X67_Y6_N52     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][7]     ;
;   1.276 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                           ;
; 1.276   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                 ;
; 1.329   ; 0.053    ;    ; uTh    ; 1      ; FF_X67_Y6_N52     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][7]     ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.520 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]     ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; Data Arrival Time               ; 1.815                                                                                               ;
; Data Required Time              ; 1.295                                                                                               ;
; Slack                           ; 0.520                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.290 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.882 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.227       ; 24         ; 0.000 ; 0.227 ;
;    Cell                ;       ; 4     ; 0.706       ; 76         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.733       ; 83         ; 0.733 ; 0.733 ;
;    Cell                ;       ; 2     ; 0.046       ; 5          ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.103       ; 12         ; 0.103 ; 0.103 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.598       ; 43         ; 0.000 ; 0.598 ;
;    Cell                ;       ; 4     ; 0.798       ; 57         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                          ;
; 0.933   ; 0.933   ;    ;        ;        ;                   ;            ; clock path                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                            ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                            ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                              ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                    ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                     ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                 ;
;   0.933 ;   0.227 ; RR ; IC     ; 1      ; FF_X68_Y2_N26     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|clk                ;
;   0.933 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y2_N26     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                    ;
; 1.815   ; 0.882   ;    ;        ;        ;                   ;            ; data path                                                                                                              ;
;   1.036 ;   0.103 ; RR ; uTco   ; 1      ; FF_X68_Y2_N26     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|q                  ;
;   1.082 ;   0.046 ; RR ; CELL   ; 54     ; FF_X68_Y2_N26     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg~la_lab/laboutt[17] ;
;   1.815 ;   0.733 ; RR ; IC     ; 1      ; FF_X66_Y5_N7      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]|clrn                   ;
;   1.815 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y5_N7      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]                        ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+-----------+-----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                             ;
+---------+----------+----+--------+--------+-------------------+-----------+-----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;           ; latch edge time                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                       ;
; 1.223   ; 1.223    ;    ;        ;        ;                   ;           ; clock path                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;           ; source latency                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                         ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                         ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                           ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                 ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                  ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                              ;
;   1.396 ;   0.598  ; RR ; IC     ; 1      ; FF_X66_Y5_N7      ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]|clk ;
;   1.396 ;   0.000  ; RR ; CELL   ; 1      ; FF_X66_Y5_N7      ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]     ;
;   1.223 ;   -0.173 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                             ;
; 1.223   ; 0.000    ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                   ;
; 1.295   ; 0.072    ;    ; uTh    ; 1      ; FF_X66_Y5_N7      ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]     ;
+---------+----------+----+--------+--------+-------------------+-----------+-----------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.538 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8] ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                           ;
; Data Arrival Time               ; 1.907                                                                                         ;
; Data Required Time              ; 1.369                                                                                         ;
; Slack                           ; 0.538                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.194 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.797 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.404       ; 36         ; 0.000 ; 0.404 ;
;    Cell                ;       ; 4     ; 0.706       ; 64         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.641       ; 80         ; 0.641 ; 0.641 ;
;    Cell                ;       ; 2     ; 0.050       ; 6          ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.106       ; 13         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.598       ; 43         ; 0.000 ; 0.598 ;
;    Cell                ;       ; 4     ; 0.798       ; 57         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                              ;
; 1.110   ; 1.110   ;    ;        ;        ;                   ;            ; clock path                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                  ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                        ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                         ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                     ;
;   1.110 ;   0.404 ; RR ; IC     ; 1      ; FF_X67_Y7_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk                ;
;   1.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y7_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                    ;
; 1.907   ; 0.797   ;    ;        ;        ;                   ;            ; data path                                                                                                  ;
;   1.216 ;   0.106 ; FF ; uTco   ; 1      ; FF_X67_Y7_N55     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                  ;
;   1.266 ;   0.050 ; FF ; CELL   ; 25     ; FF_X67_Y7_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutb[16] ;
;   1.907 ;   0.641 ; FF ; IC     ; 1      ; FF_X66_Y5_N47     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]|clrn         ;
;   1.907 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y5_N47     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                           ;
+---------+----------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;           ; latch edge time                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                     ;
; 1.304   ; 1.304    ;    ;        ;        ;                   ;           ; clock path                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;           ; source latency                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                               ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                       ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                       ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                         ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                               ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                            ;
;   1.396 ;   0.598  ; RR ; IC     ; 1      ; FF_X66_Y5_N47     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]|clk ;
;   1.396 ;   0.000  ; RR ; CELL   ; 1      ; FF_X66_Y5_N47     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]     ;
;   1.304 ;   -0.092 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                           ;
; 1.304   ; 0.000    ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                 ;
; 1.369   ; 0.065    ;    ; uTh    ; 1      ; FF_X66_Y5_N47     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][8]     ;
+---------+----------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.539 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0] ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                           ;
; Data Arrival Time               ; 1.907                                                                                         ;
; Data Required Time              ; 1.368                                                                                         ;
; Slack                           ; 0.539                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.194 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.797 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.404       ; 36         ; 0.000 ; 0.404 ;
;    Cell                ;       ; 4     ; 0.706       ; 64         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.641       ; 80         ; 0.641 ; 0.641 ;
;    Cell                ;       ; 2     ; 0.050       ; 6          ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.106       ; 13         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.598       ; 43         ; 0.000 ; 0.598 ;
;    Cell                ;       ; 4     ; 0.798       ; 57         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                              ;
; 1.110   ; 1.110   ;    ;        ;        ;                   ;            ; clock path                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                  ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                        ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                         ;
;   0.706 ;   0.421 ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                     ;
;   1.110 ;   0.404 ; RR ; IC     ; 1      ; FF_X67_Y7_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk                ;
;   1.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y7_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                    ;
; 1.907   ; 0.797   ;    ;        ;        ;                   ;            ; data path                                                                                                  ;
;   1.216 ;   0.106 ; FF ; uTco   ; 1      ; FF_X67_Y7_N55     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                  ;
;   1.266 ;   0.050 ; FF ; CELL   ; 25     ; FF_X67_Y7_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutb[16] ;
;   1.907 ;   0.641 ; FF ; IC     ; 1      ; FF_X66_Y5_N5      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]|clrn         ;
;   1.907 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y5_N5      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                           ;
+---------+----------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;           ; latch edge time                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                     ;
; 1.304   ; 1.304    ;    ;        ;        ;                   ;           ; clock path                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;           ; source latency                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                               ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                       ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                       ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                         ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                               ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                ;
;   0.798 ;   0.513  ; RR ; CELL   ; 845    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                            ;
;   1.396 ;   0.598  ; RR ; IC     ; 1      ; FF_X66_Y5_N5      ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]|clk ;
;   1.396 ;   0.000  ; RR ; CELL   ; 1      ; FF_X66_Y5_N5      ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]     ;
;   1.304 ;   -0.092 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                           ;
; 1.304   ; 0.000    ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                 ;
; 1.368   ; 0.064    ;    ; uTh    ; 1      ; FF_X66_Y5_N5      ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]     ;
+---------+----------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 169 03/24/2021 SC Pro Edition
    Info: Processing started: Wed May 26 20:46:53 2021
    Info: System process ID: 5544
Info: Command: quartus_sta test1280M -c test1280M --mode=finalize
Info: qsta_default_script.tcl version: #2
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:04.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'src/test1280M.sdc'
Warning (332174): Ignored filter at test1280M.sdc(40): ECLK0 could not be matched with a port File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 40
Warning (332049): Ignored create_clock at test1280M.sdc(40): Argument <targets> is an empty collection File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 40
    Info (332050): create_clock -name {ECLK0} -period 25.000 -waveform { 0.000 12.500 } [get_ports {ECLK0}] File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 40
Warning (332174): Ignored filter at test1280M.sdc(66): genclk_u0|iopll_0|outclk1 could not be matched with a clock File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 66
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(66): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 66
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 66
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(67): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 67
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 67
Warning (332174): Ignored filter at test1280M.sdc(68): genclk_u0|iopll_0|outclk2 could not be matched with a clock File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 68
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(68): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 68
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 68
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(69): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 69
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 69
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(74): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 74
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 74
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(75): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 75
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 75
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(76): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 76
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 76
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(77): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 77
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 77
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(80): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 80
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 80
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(81): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 81
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 81
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(82): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 82
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.090   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 82
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(82): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 82
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(83): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 83
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.090   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 83
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(83): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 83
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(84): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 84
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 84
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(84): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 84
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(85): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 85
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 85
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(85): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 85
Warning (332174): Ignored filter at test1280M.sdc(86): hardware_i2c_top_inst|i2c_slave_top_inst|count[2] could not be matched with a clock File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 86
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(86): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 86
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 86
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(86): Argument -rise_to with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 86
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(87): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 87
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 87
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(87): Argument -fall_to with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 87
Warning (332174): Ignored filter at test1280M.sdc(88): hardware_i2c_top_inst|I2C_Master_inst|clock could not be matched with a clock File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(88): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 88
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(88): Argument -rise_to with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(89): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 89
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 89
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(89): Argument -fall_to with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 89
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(90): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 90
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 90
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(91): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 91
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 91
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(92): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 92
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.090   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 92
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(92): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 92
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(93): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 93
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.090   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 93
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(93): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 93
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(94): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 94
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 94
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(94): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 94
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(95): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 95
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 95
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(95): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 95
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(96): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 96
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 96
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(96): Argument -rise_to with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 96
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(97): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 97
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 97
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(97): Argument -fall_to with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 97
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(98): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 98
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 98
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(98): Argument -rise_to with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 98
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(99): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 99
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 99
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(99): Argument -fall_to with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 99
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(100): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 100
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 100
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(101): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 101
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 101
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(102): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 102
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 102
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(102): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 102
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(103): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 103
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 103
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(103): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 103
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(104): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 104
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.220   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 104
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(104): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 104
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(105): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 105
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.220   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 105
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(105): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 105
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(106): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 106
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 106
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(107): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 107
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 107
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(108): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 108
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 108
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(108): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 108
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(109): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 109
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 109
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(109): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 109
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(110): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 110
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.220   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 110
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(110): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 110
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(111): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 111
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.220   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 111
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(111): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 111
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(112): Argument -rise_from with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 112
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 112
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(112): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 112
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(113): Argument -rise_from with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 113
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 113
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(113): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 113
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(114): Argument -fall_from with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 114
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 114
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(114): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 114
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(115): Argument -fall_from with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 115
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 115
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(115): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 115
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(116): Argument -rise_from with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 116
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 116
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(116): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 116
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(117): Argument -rise_from with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 117
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 117
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(117): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 117
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(118): Argument -fall_from with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 118
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 118
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(118): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 118
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(119): Argument -fall_from with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 119
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 119
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(119): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 119
Info (18794): Reading SDC File: 'C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60aef9021529.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc' for instance: 'auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0'
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: genclk_u0|iopll_0|outclk0 was not created.
    Warning (332034): Specified master clock: ECLK0 not found on or feeding the specified source node: genclk_u0|iopll_0|altera_iopll_i|c10gx_pll|iopll_inst|refclk[0]
Warning (332060): Node: FMCAclk40 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register source_gen_inst0|source_out[0] is being clocked by FMCAclk40
Info (332104): Reading SDC File: 'c:/intelfpga_pro/21.1/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: genclk_u0|iopll_0|outclk0 was not created.
    Warning (332034): Specified master clock: ECLK0 not found on or feeding the specified source node: genclk_u0|iopll_0|altera_iopll_i|c10gx_pll|iopll_inst|refclk[0]
Warning (332060): Node: FMCAclk40 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register source_gen_inst0|source_out[0] is being clocked by FMCAclk40
Info (332152): Existing clock uncertainty assignments were detected. They will take precedence over the derive_clock_uncertainty command
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 2.217
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     2.217               0.000         0 altera_reserved_tck Slow 900mV 100C Model 
Info (332146): Worst-case hold slack is 0.015
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.015               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
Info (332146): Worst-case recovery slack is 6.786
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     6.786               0.000         0 altera_reserved_tck Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.350
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.350               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
Info (332146): Worst-case minimum pulse width slack is 4.414
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     4.414               0.000         0 altera_reserved_tck Fast 900mV 100C Model 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 92 warnings
    Info: Peak virtual memory: 1014 megabytes
    Info: Processing ended: Wed May 26 20:47:01 2021
    Info: Elapsed time: 00:00:08
    Info: System process ID: 5544


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 1     ; 1    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 90    ; 90   ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                    ;
+-----------------------------------------------------------------+---------------------------+-----------+---------------+
; Target                                                          ; Clock                     ; Type      ; Status        ;
+-----------------------------------------------------------------+---------------------------+-----------+---------------+
; genclk_u0|iopll_0|altera_iopll_i|c10gx_pll|iopll_inst|outclk[0] ; genclk_u0|iopll_0|outclk0 ; Generated ; Illegal       ;
; FMCAclk40                                                       ;                           ; Base      ; Unconstrained ;
; altera_reserved_tck                                             ; altera_reserved_tck       ; Base      ; Constrained   ;
+-----------------------------------------------------------------+---------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                  ;
+-------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                          ; Comment                                                                              ;
+-------------------------------------+--------------------------------------------------------------------------------------+
; FMCAclk40                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; auto_stp_external_storage_qualifier ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pb[0]                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pb[1]                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                  ;
+-------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                          ; Comment                                                                              ;
+-------------------------------------+--------------------------------------------------------------------------------------+
; FMCAclk40                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; auto_stp_external_storage_qualifier ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pb[0]                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pb[1]                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+----------------------+-------+-------+----------+---------+---------------------+
; Clock                ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 2.217 ; 0.015 ; 6.786    ; 0.350   ; 4.414               ;
;  altera_reserved_tck ; 2.217 ; 0.015 ; 6.786    ; 0.350   ; 4.414               ;
; Design-wide TNS      ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+-------+-------+----------+---------+---------------------+


