$comment
	File created using the following command:
		vcd file interface.msim.vcd -direction
$end
$date
	Thu Jan 30 11:48:30 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module interface_vhd_vec_tst $end
$var wire 1 ! clock $end
$var wire 1 " display [34] $end
$var wire 1 # display [33] $end
$var wire 1 $ display [32] $end
$var wire 1 % display [31] $end
$var wire 1 & display [30] $end
$var wire 1 ' display [29] $end
$var wire 1 ( display [28] $end
$var wire 1 ) display [27] $end
$var wire 1 * display [26] $end
$var wire 1 + display [25] $end
$var wire 1 , display [24] $end
$var wire 1 - display [23] $end
$var wire 1 . display [22] $end
$var wire 1 / display [21] $end
$var wire 1 0 display [20] $end
$var wire 1 1 display [19] $end
$var wire 1 2 display [18] $end
$var wire 1 3 display [17] $end
$var wire 1 4 display [16] $end
$var wire 1 5 display [15] $end
$var wire 1 6 display [14] $end
$var wire 1 7 display [13] $end
$var wire 1 8 display [12] $end
$var wire 1 9 display [11] $end
$var wire 1 : display [10] $end
$var wire 1 ; display [9] $end
$var wire 1 < display [8] $end
$var wire 1 = display [7] $end
$var wire 1 > display [6] $end
$var wire 1 ? display [5] $end
$var wire 1 @ display [4] $end
$var wire 1 A display [3] $end
$var wire 1 B display [2] $end
$var wire 1 C display [1] $end
$var wire 1 D display [0] $end
$var wire 1 E input [15] $end
$var wire 1 F input [14] $end
$var wire 1 G input [13] $end
$var wire 1 H input [12] $end
$var wire 1 I input [11] $end
$var wire 1 J input [10] $end
$var wire 1 K input [9] $end
$var wire 1 L input [8] $end
$var wire 1 M input [7] $end
$var wire 1 N input [6] $end
$var wire 1 O input [5] $end
$var wire 1 P input [4] $end
$var wire 1 Q input [3] $end
$var wire 1 R input [2] $end
$var wire 1 S input [1] $end
$var wire 1 T input [0] $end
$var wire 1 U pickReg $end
$var wire 1 V startReading $end
$var wire 1 W startWriting $end

$scope module i1 $end
$var wire 1 X gnd $end
$var wire 1 Y vcc $end
$var wire 1 Z unknown $end
$var wire 1 [ devoe $end
$var wire 1 \ devclrn $end
$var wire 1 ] devpor $end
$var wire 1 ^ ww_devoe $end
$var wire 1 _ ww_devclrn $end
$var wire 1 ` ww_devpor $end
$var wire 1 a ww_display [34] $end
$var wire 1 b ww_display [33] $end
$var wire 1 c ww_display [32] $end
$var wire 1 d ww_display [31] $end
$var wire 1 e ww_display [30] $end
$var wire 1 f ww_display [29] $end
$var wire 1 g ww_display [28] $end
$var wire 1 h ww_display [27] $end
$var wire 1 i ww_display [26] $end
$var wire 1 j ww_display [25] $end
$var wire 1 k ww_display [24] $end
$var wire 1 l ww_display [23] $end
$var wire 1 m ww_display [22] $end
$var wire 1 n ww_display [21] $end
$var wire 1 o ww_display [20] $end
$var wire 1 p ww_display [19] $end
$var wire 1 q ww_display [18] $end
$var wire 1 r ww_display [17] $end
$var wire 1 s ww_display [16] $end
$var wire 1 t ww_display [15] $end
$var wire 1 u ww_display [14] $end
$var wire 1 v ww_display [13] $end
$var wire 1 w ww_display [12] $end
$var wire 1 x ww_display [11] $end
$var wire 1 y ww_display [10] $end
$var wire 1 z ww_display [9] $end
$var wire 1 { ww_display [8] $end
$var wire 1 | ww_display [7] $end
$var wire 1 } ww_display [6] $end
$var wire 1 ~ ww_display [5] $end
$var wire 1 !! ww_display [4] $end
$var wire 1 "! ww_display [3] $end
$var wire 1 #! ww_display [2] $end
$var wire 1 $! ww_display [1] $end
$var wire 1 %! ww_display [0] $end
$var wire 1 &! ww_clock $end
$var wire 1 '! ww_pickReg $end
$var wire 1 (! ww_startReading $end
$var wire 1 )! ww_startWriting $end
$var wire 1 *! ww_input [15] $end
$var wire 1 +! ww_input [14] $end
$var wire 1 ,! ww_input [13] $end
$var wire 1 -! ww_input [12] $end
$var wire 1 .! ww_input [11] $end
$var wire 1 /! ww_input [10] $end
$var wire 1 0! ww_input [9] $end
$var wire 1 1! ww_input [8] $end
$var wire 1 2! ww_input [7] $end
$var wire 1 3! ww_input [6] $end
$var wire 1 4! ww_input [5] $end
$var wire 1 5! ww_input [4] $end
$var wire 1 6! ww_input [3] $end
$var wire 1 7! ww_input [2] $end
$var wire 1 8! ww_input [1] $end
$var wire 1 9! ww_input [0] $end
$var wire 1 :! \clock~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 ;! \clock~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 <! \clock~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 =! \clock~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 >! \display[0]~output_o\ $end
$var wire 1 ?! \display[1]~output_o\ $end
$var wire 1 @! \display[2]~output_o\ $end
$var wire 1 A! \display[3]~output_o\ $end
$var wire 1 B! \display[4]~output_o\ $end
$var wire 1 C! \display[5]~output_o\ $end
$var wire 1 D! \display[6]~output_o\ $end
$var wire 1 E! \display[7]~output_o\ $end
$var wire 1 F! \display[8]~output_o\ $end
$var wire 1 G! \display[9]~output_o\ $end
$var wire 1 H! \display[10]~output_o\ $end
$var wire 1 I! \display[11]~output_o\ $end
$var wire 1 J! \display[12]~output_o\ $end
$var wire 1 K! \display[13]~output_o\ $end
$var wire 1 L! \display[14]~output_o\ $end
$var wire 1 M! \display[15]~output_o\ $end
$var wire 1 N! \display[16]~output_o\ $end
$var wire 1 O! \display[17]~output_o\ $end
$var wire 1 P! \display[18]~output_o\ $end
$var wire 1 Q! \display[19]~output_o\ $end
$var wire 1 R! \display[20]~output_o\ $end
$var wire 1 S! \display[21]~output_o\ $end
$var wire 1 T! \display[22]~output_o\ $end
$var wire 1 U! \display[23]~output_o\ $end
$var wire 1 V! \display[24]~output_o\ $end
$var wire 1 W! \display[25]~output_o\ $end
$var wire 1 X! \display[26]~output_o\ $end
$var wire 1 Y! \display[27]~output_o\ $end
$var wire 1 Z! \display[28]~output_o\ $end
$var wire 1 [! \display[29]~output_o\ $end
$var wire 1 \! \display[30]~output_o\ $end
$var wire 1 ]! \display[31]~output_o\ $end
$var wire 1 ^! \display[32]~output_o\ $end
$var wire 1 _! \display[33]~output_o\ $end
$var wire 1 `! \display[34]~output_o\ $end
$var wire 1 a! \clock~input_o\ $end
$var wire 1 b! \clock~inputclkctrl_outclk\ $end
$var wire 1 c! \input[0]~input_o\ $end
$var wire 1 d! \reg_bank_inst|outputReg[0]~0_combout\ $end
$var wire 1 e! \reg_bank_inst|outputReg[0]~feeder_combout\ $end
$var wire 1 f! \pickReg~input_o\ $end
$var wire 1 g! \startReading~input_o\ $end
$var wire 1 h! \reg_bank_inst|state.IDLE~0_combout\ $end
$var wire 1 i! \reg_bank_inst|state.IDLE~q\ $end
$var wire 1 j! \reg_bank_inst|Selector3~4_combout\ $end
$var wire 1 k! \reg_bank_inst|Selector3~5_combout\ $end
$var wire 1 l! \startWriting~input_o\ $end
$var wire 1 m! \reg_bank_inst|Selector3~1_combout\ $end
$var wire 1 n! \reg_bank_inst|Selector3~2_combout\ $end
$var wire 1 o! \reg_bank_inst|Selector3~6_combout\ $end
$var wire 1 p! \reg_bank_inst|Selector3~3_combout\ $end
$var wire 1 q! \reg_bank_inst|Selector2~2_combout\ $end
$var wire 1 r! \reg_bank_inst|Selector2~3_combout\ $end
$var wire 1 s! \reg_bank_inst|state.reading~q\ $end
$var wire 1 t! \reg_bank_inst|Selector3~0_combout\ $end
$var wire 1 u! \reg_bank_inst|Selector3~7_combout\ $end
$var wire 1 v! \reg_bank_inst|state.writing~q\ $end
$var wire 1 w! \reg_bank_inst|Selector1~0_combout\ $end
$var wire 1 x! \reg_bank_inst|Selector1~1_combout\ $end
$var wire 1 y! \reg_bank_inst|state.pickingReg~q\ $end
$var wire 1 z! \input[2]~input_o\ $end
$var wire 1 {! \reg_bank_inst|registers~102feeder_combout\ $end
$var wire 1 |! \input[1]~input_o\ $end
$var wire 1 }! \reg_bank_inst|registers~216_combout\ $end
$var wire 1 ~! \reg_bank_inst|registers~102_q\ $end
$var wire 1 !" \reg_bank_inst|registers~219_combout\ $end
$var wire 1 "" \reg_bank_inst|registers~134_q\ $end
$var wire 1 #" \reg_bank_inst|registers~217_combout\ $end
$var wire 1 $" \reg_bank_inst|registers~118_q\ $end
$var wire 1 %" \reg_bank_inst|registers~218_combout\ $end
$var wire 1 &" \reg_bank_inst|registers~86_q\ $end
$var wire 1 '" \reg_bank_inst|registers~158_combout\ $end
$var wire 1 (" \reg_bank_inst|registers~159_combout\ $end
$var wire 1 )" \reg_bank_inst|registers~215_combout\ $end
$var wire 1 *" \reg_bank_inst|registers~70_q\ $end
$var wire 1 +" \reg_bank_inst|registers~212_combout\ $end
$var wire 1 ," \reg_bank_inst|registers~54_q\ $end
$var wire 1 -" \reg_bank_inst|registers~214_combout\ $end
$var wire 1 ." \reg_bank_inst|registers~22_q\ $end
$var wire 1 /" \reg_bank_inst|registers~213_combout\ $end
$var wire 1 0" \reg_bank_inst|registers~38_q\ $end
$var wire 1 1" \reg_bank_inst|registers~156_combout\ $end
$var wire 1 2" \reg_bank_inst|registers~157_combout\ $end
$var wire 1 3" \reg_bank_inst|outputBank[2]~2_combout\ $end
$var wire 1 4" \reg_bank_inst|outputBank~16_combout\ $end
$var wire 1 5" \reg_bank_inst|registers~68feeder_combout\ $end
$var wire 1 6" \reg_bank_inst|registers~68_q\ $end
$var wire 1 7" \reg_bank_inst|registers~52_q\ $end
$var wire 1 8" \reg_bank_inst|registers~20_q\ $end
$var wire 1 9" \reg_bank_inst|registers~36feeder_combout\ $end
$var wire 1 :" \reg_bank_inst|registers~36_q\ $end
$var wire 1 ;" \reg_bank_inst|registers~148_combout\ $end
$var wire 1 <" \reg_bank_inst|registers~149_combout\ $end
$var wire 1 =" \reg_bank_inst|registers~100_q\ $end
$var wire 1 >" \reg_bank_inst|registers~132_q\ $end
$var wire 1 ?" \reg_bank_inst|registers~116_q\ $end
$var wire 1 @" \reg_bank_inst|registers~84_q\ $end
$var wire 1 A" \reg_bank_inst|registers~150_combout\ $end
$var wire 1 B" \reg_bank_inst|registers~151_combout\ $end
$var wire 1 C" \reg_bank_inst|outputBank[0]~0_combout\ $end
$var wire 1 D" \reg_bank_inst|registers~69feeder_combout\ $end
$var wire 1 E" \reg_bank_inst|registers~69_q\ $end
$var wire 1 F" \reg_bank_inst|registers~53_q\ $end
$var wire 1 G" \reg_bank_inst|registers~21_q\ $end
$var wire 1 H" \reg_bank_inst|registers~37feeder_combout\ $end
$var wire 1 I" \reg_bank_inst|registers~37_q\ $end
$var wire 1 J" \reg_bank_inst|registers~152_combout\ $end
$var wire 1 K" \reg_bank_inst|registers~153_combout\ $end
$var wire 1 L" \reg_bank_inst|registers~101_q\ $end
$var wire 1 M" \reg_bank_inst|registers~133_q\ $end
$var wire 1 N" \reg_bank_inst|registers~117_q\ $end
$var wire 1 O" \reg_bank_inst|registers~85_q\ $end
$var wire 1 P" \reg_bank_inst|registers~154_combout\ $end
$var wire 1 Q" \reg_bank_inst|registers~155_combout\ $end
$var wire 1 R" \reg_bank_inst|outputBank[1]~1_combout\ $end
$var wire 1 S" \input[3]~input_o\ $end
$var wire 1 T" \reg_bank_inst|registers~103_q\ $end
$var wire 1 U" \reg_bank_inst|registers~135_q\ $end
$var wire 1 V" \reg_bank_inst|registers~119_q\ $end
$var wire 1 W" \reg_bank_inst|registers~87_q\ $end
$var wire 1 X" \reg_bank_inst|registers~162_combout\ $end
$var wire 1 Y" \reg_bank_inst|registers~163_combout\ $end
$var wire 1 Z" \reg_bank_inst|registers~71_q\ $end
$var wire 1 [" \reg_bank_inst|registers~55_q\ $end
$var wire 1 \" \reg_bank_inst|registers~23_q\ $end
$var wire 1 ]" \reg_bank_inst|registers~39_q\ $end
$var wire 1 ^" \reg_bank_inst|registers~160_combout\ $end
$var wire 1 _" \reg_bank_inst|registers~161_combout\ $end
$var wire 1 `" \reg_bank_inst|outputBank[3]~3_combout\ $end
$var wire 1 a" \hexconv_inst|i4|Mux6~0_combout\ $end
$var wire 1 b" \reg_bank_inst|outputState.IDLE~reg0_q\ $end
$var wire 1 c" \hexconv_inst|i4|Mux6~1_combout\ $end
$var wire 1 d" \hexconv_inst|i4|Mux5~0_combout\ $end
$var wire 1 e" \hexconv_inst|i4|Mux5~1_combout\ $end
$var wire 1 f" \hexconv_inst|i4|Mux4~0_combout\ $end
$var wire 1 g" \hexconv_inst|i4|Mux4~1_combout\ $end
$var wire 1 h" \hexconv_inst|i4|Mux3~0_combout\ $end
$var wire 1 i" \hexconv_inst|i4|Mux3~1_combout\ $end
$var wire 1 j" \hexconv_inst|i4|Mux2~0_combout\ $end
$var wire 1 k" \hexconv_inst|i4|Mux2~1_combout\ $end
$var wire 1 l" \hexconv_inst|i4|Mux1~0_combout\ $end
$var wire 1 m" \hexconv_inst|i4|Mux1~1_combout\ $end
$var wire 1 n" \hexconv_inst|i4|Mux0~0_combout\ $end
$var wire 1 o" \hexconv_inst|i4|Mux0~1_combout\ $end
$var wire 1 p" \input[4]~input_o\ $end
$var wire 1 q" \reg_bank_inst|registers~104_q\ $end
$var wire 1 r" \reg_bank_inst|registers~136_q\ $end
$var wire 1 s" \reg_bank_inst|registers~120_q\ $end
$var wire 1 t" \reg_bank_inst|registers~88_q\ $end
$var wire 1 u" \reg_bank_inst|registers~166_combout\ $end
$var wire 1 v" \reg_bank_inst|registers~167_combout\ $end
$var wire 1 w" \reg_bank_inst|registers~72feeder_combout\ $end
$var wire 1 x" \reg_bank_inst|registers~72_q\ $end
$var wire 1 y" \reg_bank_inst|registers~56_q\ $end
$var wire 1 z" \reg_bank_inst|registers~24_q\ $end
$var wire 1 {" \reg_bank_inst|registers~40feeder_combout\ $end
$var wire 1 |" \reg_bank_inst|registers~40_q\ $end
$var wire 1 }" \reg_bank_inst|registers~164_combout\ $end
$var wire 1 ~" \reg_bank_inst|registers~165_combout\ $end
$var wire 1 !# \reg_bank_inst|outputBank[4]~4_combout\ $end
$var wire 1 "# \input[5]~input_o\ $end
$var wire 1 ## \reg_bank_inst|registers~105_q\ $end
$var wire 1 $# \reg_bank_inst|registers~137_q\ $end
$var wire 1 %# \reg_bank_inst|registers~121_q\ $end
$var wire 1 &# \reg_bank_inst|registers~89_q\ $end
$var wire 1 '# \reg_bank_inst|registers~170_combout\ $end
$var wire 1 (# \reg_bank_inst|registers~171_combout\ $end
$var wire 1 )# \reg_bank_inst|registers~73feeder_combout\ $end
$var wire 1 *# \reg_bank_inst|registers~73_q\ $end
$var wire 1 +# \reg_bank_inst|registers~57_q\ $end
$var wire 1 ,# \reg_bank_inst|registers~25_q\ $end
$var wire 1 -# \reg_bank_inst|registers~41_q\ $end
$var wire 1 .# \reg_bank_inst|registers~168_combout\ $end
$var wire 1 /# \reg_bank_inst|registers~169_combout\ $end
$var wire 1 0# \reg_bank_inst|outputBank[5]~5_combout\ $end
$var wire 1 1# \input[7]~input_o\ $end
$var wire 1 2# \reg_bank_inst|registers~107feeder_combout\ $end
$var wire 1 3# \reg_bank_inst|registers~107_q\ $end
$var wire 1 4# \reg_bank_inst|registers~139_q\ $end
$var wire 1 5# \reg_bank_inst|registers~123_q\ $end
$var wire 1 6# \reg_bank_inst|registers~91_q\ $end
$var wire 1 7# \reg_bank_inst|registers~178_combout\ $end
$var wire 1 8# \reg_bank_inst|registers~179_combout\ $end
$var wire 1 9# \reg_bank_inst|registers~75_q\ $end
$var wire 1 :# \reg_bank_inst|registers~59_q\ $end
$var wire 1 ;# \reg_bank_inst|registers~27_q\ $end
$var wire 1 <# \reg_bank_inst|registers~43_q\ $end
$var wire 1 =# \reg_bank_inst|registers~176_combout\ $end
$var wire 1 ># \reg_bank_inst|registers~177_combout\ $end
$var wire 1 ?# \reg_bank_inst|outputBank[7]~7_combout\ $end
$var wire 1 @# \input[6]~input_o\ $end
$var wire 1 A# \reg_bank_inst|registers~106feeder_combout\ $end
$var wire 1 B# \reg_bank_inst|registers~106_q\ $end
$var wire 1 C# \reg_bank_inst|registers~138_q\ $end
$var wire 1 D# \reg_bank_inst|registers~122feeder_combout\ $end
$var wire 1 E# \reg_bank_inst|registers~122_q\ $end
$var wire 1 F# \reg_bank_inst|registers~90_q\ $end
$var wire 1 G# \reg_bank_inst|registers~174_combout\ $end
$var wire 1 H# \reg_bank_inst|registers~175_combout\ $end
$var wire 1 I# \reg_bank_inst|registers~74feeder_combout\ $end
$var wire 1 J# \reg_bank_inst|registers~74_q\ $end
$var wire 1 K# \reg_bank_inst|registers~58_q\ $end
$var wire 1 L# \reg_bank_inst|registers~26_q\ $end
$var wire 1 M# \reg_bank_inst|registers~42feeder_combout\ $end
$var wire 1 N# \reg_bank_inst|registers~42_q\ $end
$var wire 1 O# \reg_bank_inst|registers~172_combout\ $end
$var wire 1 P# \reg_bank_inst|registers~173_combout\ $end
$var wire 1 Q# \reg_bank_inst|outputBank[6]~6_combout\ $end
$var wire 1 R# \hexconv_inst|i3|Mux6~0_combout\ $end
$var wire 1 S# \hexconv_inst|i3|Mux6~1_combout\ $end
$var wire 1 T# \hexconv_inst|i3|Mux5~0_combout\ $end
$var wire 1 U# \hexconv_inst|i3|Mux5~1_combout\ $end
$var wire 1 V# \hexconv_inst|i3|Mux4~0_combout\ $end
$var wire 1 W# \hexconv_inst|i3|Mux4~1_combout\ $end
$var wire 1 X# \hexconv_inst|i3|Mux3~0_combout\ $end
$var wire 1 Y# \hexconv_inst|i3|Mux3~1_combout\ $end
$var wire 1 Z# \hexconv_inst|i3|Mux2~0_combout\ $end
$var wire 1 [# \hexconv_inst|i3|Mux2~1_combout\ $end
$var wire 1 \# \hexconv_inst|i3|Mux1~0_combout\ $end
$var wire 1 ]# \hexconv_inst|i3|Mux1~1_combout\ $end
$var wire 1 ^# \hexconv_inst|i3|Mux0~0_combout\ $end
$var wire 1 _# \hexconv_inst|i3|Mux0~1_combout\ $end
$var wire 1 `# \input[10]~input_o\ $end
$var wire 1 a# \reg_bank_inst|registers~110_q\ $end
$var wire 1 b# \reg_bank_inst|registers~142_q\ $end
$var wire 1 c# \reg_bank_inst|registers~126_q\ $end
$var wire 1 d# \reg_bank_inst|registers~94_q\ $end
$var wire 1 e# \reg_bank_inst|registers~190_combout\ $end
$var wire 1 f# \reg_bank_inst|registers~191_combout\ $end
$var wire 1 g# \reg_bank_inst|registers~78_q\ $end
$var wire 1 h# \reg_bank_inst|registers~62_q\ $end
$var wire 1 i# \reg_bank_inst|registers~46_q\ $end
$var wire 1 j# \reg_bank_inst|registers~30_q\ $end
$var wire 1 k# \reg_bank_inst|registers~188_combout\ $end
$var wire 1 l# \reg_bank_inst|registers~189_combout\ $end
$var wire 1 m# \reg_bank_inst|outputBank[10]~10_combout\ $end
$var wire 1 n# \input[9]~input_o\ $end
$var wire 1 o# \reg_bank_inst|registers~77feeder_combout\ $end
$var wire 1 p# \reg_bank_inst|registers~77_q\ $end
$var wire 1 q# \reg_bank_inst|registers~61_q\ $end
$var wire 1 r# \reg_bank_inst|registers~45feeder_combout\ $end
$var wire 1 s# \reg_bank_inst|registers~45_q\ $end
$var wire 1 t# \reg_bank_inst|registers~29_q\ $end
$var wire 1 u# \reg_bank_inst|registers~184_combout\ $end
$var wire 1 v# \reg_bank_inst|registers~185_combout\ $end
$var wire 1 w# \reg_bank_inst|registers~109_q\ $end
$var wire 1 x# \reg_bank_inst|registers~141_q\ $end
$var wire 1 y# \reg_bank_inst|registers~125_q\ $end
$var wire 1 z# \reg_bank_inst|registers~93_q\ $end
$var wire 1 {# \reg_bank_inst|registers~186_combout\ $end
$var wire 1 |# \reg_bank_inst|registers~187_combout\ $end
$var wire 1 }# \reg_bank_inst|outputBank[9]~9_combout\ $end
$var wire 1 ~# \input[11]~input_o\ $end
$var wire 1 !$ \reg_bank_inst|registers~111_q\ $end
$var wire 1 "$ \reg_bank_inst|registers~143_q\ $end
$var wire 1 #$ \reg_bank_inst|registers~127_q\ $end
$var wire 1 $$ \reg_bank_inst|registers~95_q\ $end
$var wire 1 %$ \reg_bank_inst|registers~194_combout\ $end
$var wire 1 &$ \reg_bank_inst|registers~195_combout\ $end
$var wire 1 '$ \reg_bank_inst|registers~79feeder_combout\ $end
$var wire 1 ($ \reg_bank_inst|registers~79_q\ $end
$var wire 1 )$ \reg_bank_inst|registers~63_q\ $end
$var wire 1 *$ \reg_bank_inst|registers~47feeder_combout\ $end
$var wire 1 +$ \reg_bank_inst|registers~47_q\ $end
$var wire 1 ,$ \reg_bank_inst|registers~31_q\ $end
$var wire 1 -$ \reg_bank_inst|registers~192_combout\ $end
$var wire 1 .$ \reg_bank_inst|registers~193_combout\ $end
$var wire 1 /$ \reg_bank_inst|outputBank[11]~11_combout\ $end
$var wire 1 0$ \input[8]~input_o\ $end
$var wire 1 1$ \reg_bank_inst|registers~108_q\ $end
$var wire 1 2$ \reg_bank_inst|registers~140_q\ $end
$var wire 1 3$ \reg_bank_inst|registers~124_q\ $end
$var wire 1 4$ \reg_bank_inst|registers~92_q\ $end
$var wire 1 5$ \reg_bank_inst|registers~182_combout\ $end
$var wire 1 6$ \reg_bank_inst|registers~183_combout\ $end
$var wire 1 7$ \reg_bank_inst|registers~76feeder_combout\ $end
$var wire 1 8$ \reg_bank_inst|registers~76_q\ $end
$var wire 1 9$ \reg_bank_inst|registers~60_q\ $end
$var wire 1 :$ \reg_bank_inst|registers~28_q\ $end
$var wire 1 ;$ \reg_bank_inst|registers~44feeder_combout\ $end
$var wire 1 <$ \reg_bank_inst|registers~44_q\ $end
$var wire 1 =$ \reg_bank_inst|registers~180_combout\ $end
$var wire 1 >$ \reg_bank_inst|registers~181_combout\ $end
$var wire 1 ?$ \reg_bank_inst|outputBank[8]~8_combout\ $end
$var wire 1 @$ \hexconv_inst|i2|Mux6~0_combout\ $end
$var wire 1 A$ \hexconv_inst|i2|Mux6~1_combout\ $end
$var wire 1 B$ \hexconv_inst|i2|Mux5~0_combout\ $end
$var wire 1 C$ \hexconv_inst|i2|Mux5~1_combout\ $end
$var wire 1 D$ \hexconv_inst|i2|Mux4~0_combout\ $end
$var wire 1 E$ \hexconv_inst|i2|Mux4~1_combout\ $end
$var wire 1 F$ \hexconv_inst|i2|Mux3~0_combout\ $end
$var wire 1 G$ \hexconv_inst|i2|Mux3~1_combout\ $end
$var wire 1 H$ \hexconv_inst|i2|Mux2~0_combout\ $end
$var wire 1 I$ \hexconv_inst|i2|Mux2~1_combout\ $end
$var wire 1 J$ \hexconv_inst|i2|Mux1~0_combout\ $end
$var wire 1 K$ \hexconv_inst|i2|Mux1~1_combout\ $end
$var wire 1 L$ \hexconv_inst|i2|Mux0~0_combout\ $end
$var wire 1 M$ \hexconv_inst|i2|Mux0~1_combout\ $end
$var wire 1 N$ \input[15]~input_o\ $end
$var wire 1 O$ \reg_bank_inst|registers~115_q\ $end
$var wire 1 P$ \reg_bank_inst|registers~147_q\ $end
$var wire 1 Q$ \reg_bank_inst|registers~131_q\ $end
$var wire 1 R$ \reg_bank_inst|registers~99_q\ $end
$var wire 1 S$ \reg_bank_inst|registers~210_combout\ $end
$var wire 1 T$ \reg_bank_inst|registers~211_combout\ $end
$var wire 1 U$ \reg_bank_inst|registers~83feeder_combout\ $end
$var wire 1 V$ \reg_bank_inst|registers~83_q\ $end
$var wire 1 W$ \reg_bank_inst|registers~67_q\ $end
$var wire 1 X$ \reg_bank_inst|registers~51feeder_combout\ $end
$var wire 1 Y$ \reg_bank_inst|registers~51_q\ $end
$var wire 1 Z$ \reg_bank_inst|registers~35_q\ $end
$var wire 1 [$ \reg_bank_inst|registers~208_combout\ $end
$var wire 1 \$ \reg_bank_inst|registers~209_combout\ $end
$var wire 1 ]$ \reg_bank_inst|outputBank[15]~15_combout\ $end
$var wire 1 ^$ \input[14]~input_o\ $end
$var wire 1 _$ \reg_bank_inst|registers~114_q\ $end
$var wire 1 `$ \reg_bank_inst|registers~146_q\ $end
$var wire 1 a$ \reg_bank_inst|registers~130_q\ $end
$var wire 1 b$ \reg_bank_inst|registers~98_q\ $end
$var wire 1 c$ \reg_bank_inst|registers~206_combout\ $end
$var wire 1 d$ \reg_bank_inst|registers~207_combout\ $end
$var wire 1 e$ \reg_bank_inst|registers~82feeder_combout\ $end
$var wire 1 f$ \reg_bank_inst|registers~82_q\ $end
$var wire 1 g$ \reg_bank_inst|registers~66_q\ $end
$var wire 1 h$ \reg_bank_inst|registers~50feeder_combout\ $end
$var wire 1 i$ \reg_bank_inst|registers~50_q\ $end
$var wire 1 j$ \reg_bank_inst|registers~34_q\ $end
$var wire 1 k$ \reg_bank_inst|registers~204_combout\ $end
$var wire 1 l$ \reg_bank_inst|registers~205_combout\ $end
$var wire 1 m$ \reg_bank_inst|outputBank[14]~14_combout\ $end
$var wire 1 n$ \input[12]~input_o\ $end
$var wire 1 o$ \reg_bank_inst|registers~80_q\ $end
$var wire 1 p$ \reg_bank_inst|registers~64_q\ $end
$var wire 1 q$ \reg_bank_inst|registers~48_q\ $end
$var wire 1 r$ \reg_bank_inst|registers~32_q\ $end
$var wire 1 s$ \reg_bank_inst|registers~196_combout\ $end
$var wire 1 t$ \reg_bank_inst|registers~197_combout\ $end
$var wire 1 u$ \reg_bank_inst|registers~112_q\ $end
$var wire 1 v$ \reg_bank_inst|registers~144_q\ $end
$var wire 1 w$ \reg_bank_inst|registers~128_q\ $end
$var wire 1 x$ \reg_bank_inst|registers~96_q\ $end
$var wire 1 y$ \reg_bank_inst|registers~198_combout\ $end
$var wire 1 z$ \reg_bank_inst|registers~199_combout\ $end
$var wire 1 {$ \reg_bank_inst|outputBank[12]~12_combout\ $end
$var wire 1 |$ \input[13]~input_o\ $end
$var wire 1 }$ \reg_bank_inst|registers~113feeder_combout\ $end
$var wire 1 ~$ \reg_bank_inst|registers~113_q\ $end
$var wire 1 !% \reg_bank_inst|registers~145_q\ $end
$var wire 1 "% \reg_bank_inst|registers~129_q\ $end
$var wire 1 #% \reg_bank_inst|registers~97_q\ $end
$var wire 1 $% \reg_bank_inst|registers~202_combout\ $end
$var wire 1 %% \reg_bank_inst|registers~203_combout\ $end
$var wire 1 &% \reg_bank_inst|registers~81feeder_combout\ $end
$var wire 1 '% \reg_bank_inst|registers~81_q\ $end
$var wire 1 (% \reg_bank_inst|registers~65_q\ $end
$var wire 1 )% \reg_bank_inst|registers~33_q\ $end
$var wire 1 *% \reg_bank_inst|registers~49_q\ $end
$var wire 1 +% \reg_bank_inst|registers~200_combout\ $end
$var wire 1 ,% \reg_bank_inst|registers~201_combout\ $end
$var wire 1 -% \reg_bank_inst|outputBank[13]~13_combout\ $end
$var wire 1 .% \hexconv_inst|i1|Mux6~0_combout\ $end
$var wire 1 /% \hexconv_inst|i1|Mux6~1_combout\ $end
$var wire 1 0% \hexconv_inst|i1|Mux5~0_combout\ $end
$var wire 1 1% \hexconv_inst|i1|Mux5~1_combout\ $end
$var wire 1 2% \hexconv_inst|i1|Mux4~0_combout\ $end
$var wire 1 3% \hexconv_inst|i1|Mux4~1_combout\ $end
$var wire 1 4% \hexconv_inst|i1|Mux3~0_combout\ $end
$var wire 1 5% \hexconv_inst|i1|Mux3~1_combout\ $end
$var wire 1 6% \hexconv_inst|i1|Mux2~0_combout\ $end
$var wire 1 7% \hexconv_inst|i1|Mux2~1_combout\ $end
$var wire 1 8% \hexconv_inst|i1|Mux1~0_combout\ $end
$var wire 1 9% \hexconv_inst|i1|Mux1~1_combout\ $end
$var wire 1 :% \hexconv_inst|i1|Mux0~0_combout\ $end
$var wire 1 ;% \hexconv_inst|i1|Mux0~1_combout\ $end
$var wire 1 <% \hexconv_inst|i0|Mux6~0_combout\ $end
$var wire 1 =% \hexconv_inst|i0|Mux5~0_combout\ $end
$var wire 1 >% \hexconv_inst|i0|leds[2]~0_combout\ $end
$var wire 1 ?% \hexconv_inst|i0|Mux3~0_combout\ $end
$var wire 1 @% \hexconv_inst|i0|Mux2~0_combout\ $end
$var wire 1 A% \hexconv_inst|i0|Mux1~0_combout\ $end
$var wire 1 B% \hexconv_inst|i0|Mux0~0_combout\ $end
$var wire 1 C% \reg_bank_inst|outputReg\ [2] $end
$var wire 1 D% \reg_bank_inst|outputReg\ [1] $end
$var wire 1 E% \reg_bank_inst|outputReg\ [0] $end
$var wire 1 F% \reg_bank_inst|outputBank\ [15] $end
$var wire 1 G% \reg_bank_inst|outputBank\ [14] $end
$var wire 1 H% \reg_bank_inst|outputBank\ [13] $end
$var wire 1 I% \reg_bank_inst|outputBank\ [12] $end
$var wire 1 J% \reg_bank_inst|outputBank\ [11] $end
$var wire 1 K% \reg_bank_inst|outputBank\ [10] $end
$var wire 1 L% \reg_bank_inst|outputBank\ [9] $end
$var wire 1 M% \reg_bank_inst|outputBank\ [8] $end
$var wire 1 N% \reg_bank_inst|outputBank\ [7] $end
$var wire 1 O% \reg_bank_inst|outputBank\ [6] $end
$var wire 1 P% \reg_bank_inst|outputBank\ [5] $end
$var wire 1 Q% \reg_bank_inst|outputBank\ [4] $end
$var wire 1 R% \reg_bank_inst|outputBank\ [3] $end
$var wire 1 S% \reg_bank_inst|outputBank\ [2] $end
$var wire 1 T% \reg_bank_inst|outputBank\ [1] $end
$var wire 1 U% \reg_bank_inst|outputBank\ [0] $end
$var wire 1 V% \reg_bank_inst|ALT_INV_state.reading~q\ $end
$var wire 1 W% \hexconv_inst|i0|ALT_INV_Mux0~0_combout\ $end
$var wire 1 X% \hexconv_inst|i0|ALT_INV_Mux1~0_combout\ $end
$var wire 1 Y% \hexconv_inst|i0|ALT_INV_Mux2~0_combout\ $end
$var wire 1 Z% \hexconv_inst|i0|ALT_INV_Mux3~0_combout\ $end
$var wire 1 [% \hexconv_inst|i0|ALT_INV_Mux5~0_combout\ $end
$var wire 1 \% \hexconv_inst|i0|ALT_INV_Mux6~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0U
0V
0W
0X
1Y
xZ
1[
1\
1]
1^
1_
1`
0&!
0'!
0(!
0)!
1>!
1?!
1@!
1A!
1B!
1C!
1D!
1E!
1F!
1G!
1H!
1I!
1J!
1K!
1L!
1M!
1N!
1O!
1P!
1Q!
1R!
1S!
1T!
1U!
1V!
1W!
1X!
1Y!
1Z!
1[!
1\!
1]!
1^!
1_!
1`!
0a!
0b!
1c!
0d!
0e!
0f!
0g!
1h!
0i!
0j!
0k!
0l!
0m!
1n!
1o!
0p!
0q!
0r!
0s!
1t!
0u!
0v!
1w!
1x!
0y!
1z!
1{!
1|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
15"
06"
07"
08"
19"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
1D"
0E"
0F"
0G"
1H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
1c"
0d"
1e"
0f"
1g"
0h"
1i"
0j"
1k"
0l"
1m"
0n"
1o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
1S#
0T#
1U#
0V#
1W#
0X#
1Y#
0Z#
1[#
0\#
1]#
0^#
1_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
1A$
0B$
1C$
0D$
1E$
0F$
1G$
0H$
1I$
0J$
1K$
0L$
1M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
1/%
00%
11%
02%
13%
04%
15%
06%
17%
08%
19%
0:%
1;%
0<%
0=%
1>%
0?%
0@%
0A%
0B%
1V%
1W%
1X%
1Y%
1Z%
1[%
1\%
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
1S
1T
1"
1#
1$
1%
1&
1'
1(
1)
1*
1+
1,
1-
1.
1/
10
11
12
13
14
15
16
17
18
19
1:
1;
1<
1=
1>
1?
1@
1A
1B
1C
1D
1a
1b
1c
1d
1e
1f
1g
1h
1i
1j
1k
1l
1m
1n
1o
1p
1q
1r
1s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1"!
1#!
1$!
1%!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
17!
18!
19!
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
1:!
1;!
1<!
0=!
$end
#250
1!
1&!
1a!
1=!
1b!
1i!
1y!
1j!
1k!
1q!
0w!
0x!
1r!
#500
0!
0&!
0a!
0=!
0b!
#750
1!
1&!
1a!
1=!
1b!
1s!
0y!
1D%
1C%
1b"
0V%
0c"
0e"
0g"
0i"
0k"
0m"
0S#
0U#
0W#
0Y#
0[#
0]#
0A$
0C$
0E$
0G$
0I$
0K$
0/%
01%
03%
05%
07%
09%
1'"
11"
1;"
1A"
1J"
1P"
1X"
1^"
1u"
1}"
1'#
1.#
17#
1=#
1G#
1O#
1e#
1k#
1u#
1{#
1%$
1-$
15$
1=$
1S$
1[$
1c$
1k$
1s$
1y$
1$%
1+%
1<%
1=%
0>%
0j!
14"
0r!
0t!
1w!
0[%
0\%
1x!
0\!
0X!
0W!
0V!
0U!
0T!
0S!
0Q!
0P!
0O!
0N!
0M!
0L!
0J!
0I!
0H!
0G!
0F!
0E!
0C!
0B!
0A!
0@!
0?!
0>!
0Z!
0[!
0e
0i
0j
0k
0l
0m
0n
0p
0q
0r
0s
0t
0u
0w
0x
0y
0z
0{
0|
0~
0!!
0"!
0#!
0$!
0%!
0g
0f
0D
0C
0B
0A
0@
0?
0=
0<
0;
0:
09
08
06
05
04
03
02
01
0/
0.
0-
0,
0+
0*
0&
0(
0'
#1000
0!
1W
0&!
1)!
1l!
0a!
0=!
0b!
#1250
1!
1&!
1a!
1=!
1b!
0s!
1y!
1V%
1j!
04"
1r!
1t!
0w!
0x!
#1500
0!
0&!
0a!
0=!
0b!
#1750
1!
1&!
1a!
1=!
1b!
1s!
0y!
0V%
0j!
14"
0r!
0t!
1w!
1x!
#2000
0!
0W
1U
1V
1N
1O
1Q
0R
0S
0T
0&!
0)!
1'!
1(!
09!
08!
07!
16!
14!
13!
1@#
1"#
1S"
0z!
0|!
0c!
1g!
1f!
0l!
0a!
0=!
1r!
1t!
0w!
1m!
1d!
05"
09"
0D"
0H"
0{!
1)#
1A#
1D#
1I#
1M#
1e!
0n!
0x!
0o!
0b!
1o!
0q!
0r!
1u!
#2250
1!
1&!
1a!
1=!
1b!
0s!
1v!
1V%
1!"
0m!
1n!
0o!
1q!
0u!
1u!
#2500
0!
0&!
0a!
0=!
0b!
#2750
1!
1&!
1a!
1=!
1b!
1U"
1R%
1$#
1P%
1C#
1O%
1H#
1T#
1^#
1(#
1n"
1Y"
1`"
0o"
10#
0_#
1U#
1Q#
1F!
0K!
0D!
1{
0v
0}
0>
1<
07
#3000
0!
1W
0&!
1)!
1l!
0a!
0=!
0b!
#3250
1!
1&!
1a!
1=!
1b!
#3500
0!
0&!
0a!
0=!
0b!
#3750
1!
1&!
1a!
1=!
1b!
#4000
0!
0W
0U
0V
0N
0O
0Q
1R
1S
1T
0&!
0)!
0'!
0(!
19!
18!
17!
06!
04!
03!
0@#
0"#
0S"
1z!
1|!
1c!
0g!
0f!
0l!
0a!
0=!
1w!
0k!
1p!
0d!
15"
19"
1D"
1H"
1{!
0)#
0A#
0D#
0I#
0M#
0e!
0q!
1o!
0b!
0u!
1x!
#4250
1!
1&!
1a!
1=!
1b!
0v!
1y!
1""
1S%
1>"
1U%
1M"
1T%
0U"
0R%
0$#
0P%
0C#
0O%
0H#
0T#
0^#
0(#
0Y"
1Q"
1B"
1h"
1j"
1l"
0n"
1("
1j!
04"
1k!
0p!
0w!
0!"
0x!
1q!
13"
1o"
1m"
1k"
1i"
1C"
1R"
0`"
00#
1_#
0U#
0Q#
1r!
0F!
1K!
1A!
1B!
1C!
1D!
0{
1v
1"!
1!!
1~
1}
1A
1@
1?
1>
0<
17
#4500
0!
0&!
0a!
0=!
0b!
#4750
1!
1&!
1a!
1=!
1b!
1s!
0y!
0V%
0j!
14"
0r!
0t!
1w!
1x!
#5000
0!
1W
0&!
1)!
1l!
0a!
0=!
0b!
#5250
1!
1&!
1a!
1=!
1b!
0s!
1y!
1V%
1j!
04"
1r!
1t!
0w!
0x!
#5500
0!
0&!
0a!
0=!
0b!
#5750
1!
1&!
1a!
1=!
1b!
1s!
0y!
0V%
0j!
14"
0r!
0t!
1w!
1x!
#6000
0!
0W
1U
1V
1N
1O
1Q
0R
0S
0T
0&!
0)!
1'!
1(!
09!
08!
07!
16!
14!
13!
1@#
1"#
1S"
0z!
0|!
0c!
1g!
1f!
0l!
0a!
0=!
1r!
1t!
0w!
1m!
1d!
05"
09"
0D"
0H"
0{!
1)#
1A#
1D#
1I#
1M#
1e!
0n!
0x!
0o!
0b!
1o!
0q!
0r!
1u!
#6250
1!
1&!
1a!
1=!
1b!
0s!
1v!
1V%
1!"
0m!
1n!
0o!
1q!
0u!
1u!
#6500
0!
0&!
0a!
0=!
0b!
#6750
1!
1&!
1a!
1=!
1b!
0""
0S%
0>"
0U%
0M"
0T%
1U"
1R%
1$#
1P%
1C#
1O%
1H#
1T#
1^#
1(#
1Y"
0Q"
0B"
0h"
0j"
0l"
1n"
0("
03"
0o"
0m"
0k"
0i"
0C"
0R"
1`"
10#
0_#
1U#
1Q#
1F!
0K!
0A!
0B!
0C!
0D!
1{
0v
0"!
0!!
0~
0}
0A
0@
0?
0>
1<
07
#7000
0!
1W
0&!
1)!
1l!
0a!
0=!
0b!
#7250
1!
1&!
1a!
1=!
1b!
#7500
0!
0&!
0a!
0=!
0b!
#7750
1!
1&!
1a!
1=!
1b!
#8000
0!
0W
0U
0V
0N
0O
0Q
1R
1S
1T
1G
1I
1L
0&!
0)!
0'!
0(!
19!
18!
17!
06!
04!
03!
11!
1.!
1,!
1|$
1~#
10$
0@#
0"#
0S"
1z!
1|!
1c!
0g!
0f!
0l!
0a!
0=!
1w!
0k!
1p!
0d!
15"
19"
1D"
1H"
1{!
0)#
0A#
0D#
0I#
0M#
17$
1;$
1'$
1*$
1}$
1&%
0e!
0q!
1o!
0b!
0u!
1x!
#8250
1!
1&!
1a!
1=!
1b!
0v!
1y!
1""
1S%
1>"
1U%
1M"
1T%
0U"
0R%
0$#
0P%
0C#
0O%
1"$
1J%
12$
1M%
1!%
1H%
12%
18%
1:%
1%%
16$
1H$
1L$
1&$
0H#
0T#
0^#
0(#
0Y"
1Q"
1B"
1h"
1j"
1l"
0n"
1("
1j!
04"
1k!
0p!
0w!
0!"
0x!
1q!
13"
1o"
1m"
1k"
1i"
1C"
1R"
0`"
00#
1_#
0U#
0Q#
1/$
0M$
1I$
1?$
1-%
0;%
19%
13%
1r!
1U!
1X!
0Y!
1P!
0R!
0F!
1K!
1A!
1B!
1C!
1D!
1l
1i
0h
1q
0o
0{
1v
1"!
1!!
1~
1}
1A
1@
1?
1>
0<
17
12
00
1-
1*
0)
#8500
0!
0&!
0a!
0=!
0b!
#8750
1!
1&!
1a!
1=!
1b!
1s!
0y!
0V%
0j!
14"
0r!
0t!
1w!
1x!
#9000
0!
1W
0&!
1)!
1l!
0a!
0=!
0b!
#9250
1!
1&!
1a!
1=!
1b!
0s!
1y!
1V%
1j!
04"
1r!
1t!
0w!
0x!
#9500
0!
0&!
0a!
0=!
0b!
#9750
1!
1&!
1a!
1=!
1b!
1s!
0y!
0V%
0j!
14"
0r!
0t!
1w!
1x!
#10000
