/*#******************************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn16ffcll1prf_2013.12.00.120a 								*/
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) HKMG                                                             */
/*# Memory Type    : TSMC 16nm FFC One Port Register File with d0907 bit cell                                        	     */
/*# Library Name   : ts5n16ffcllsvta8x128m1sw (user specify : TS5N16FFCLLSVTA8X128M1SW)				*/
/*# Library Version: 120a													*/
/*# Generated Time : 2025/06/23, 09:41:36										  	*/
/*#******************************************************************************************************************************/
/*#														    		*/
/*# STATEMENT OF USE												    		*/
/*#														    		*/
/*# This information contains confidential and proprietary information of TSMC.                                   		*/
/*# No part of this information may be reproduced, transmitted, transcribed,					     		*/
/*# stored in a retrieval system, or translated into any human or computer					    		*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,					    		*/
/*# optical, chemical, manual, or otherwise, without the prior written permission                                  		*/
/*# of TSMC. This information was prepared for informational purpose and is for				      			*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the				      		*/
/*# information at any time and without notice.								      			*/
/*#														 		*/
/*#******************************************************************************************************************************/
/* Template Version : S_03_43401                                               */
/****************************************************************************** */

library (  ts5n16ffcllsvta8x128m1sw_ssgnp0p675v0c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 09:41:36" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.675000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 0.000000 ;
    nom_voltage : 0.675000 ;
    operating_conditions ( "ssgnp0p675v0c" ) {
        process : 1 ;
        temperature : 0 ;
        voltage : 0.675000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p675v0c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
        index_2 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.001300, 0.004317, 0.006850, 0.009405, 0.011749, 0.015113, 0.018411, 0.018856, 0.019210, 0.019483, 0.019686, 0.019909, 0.020000",\
              "0.000000, 0.005687, 0.018886, 0.029970, 0.041149, 0.051402, 0.066121, 0.080548, 0.082494, 0.084044, 0.085238, 0.086125, 0.087102, 0.087500",\
              "0.000000, 0.011619, 0.038581, 0.061224, 0.084061, 0.105006, 0.135076, 0.164548, 0.168523, 0.171690, 0.174129, 0.175941, 0.177937, 0.178750",\
              "0.000000, 0.023481, 0.077970, 0.123732, 0.169886, 0.212215, 0.272986, 0.332548, 0.340581, 0.346983, 0.351910, 0.355573, 0.359606, 0.361250",\
              "0.000000, 0.047125, 0.156480, 0.248320, 0.340947, 0.425899, 0.547861, 0.667397, 0.683518, 0.696367, 0.706256, 0.713606, 0.721701, 0.725000"\
               );
    }
    type ( A_bus_2_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from : 2 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_127_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS5N16FFCLLSVTA8X128M1SW ) {
    memory () {
        type : ram ;
        address_width : 3 ;
        word_width : 128 ;
    }
    functional_peak_current : 12148.700000;
    area : 1243.322976 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance     : 0.001345 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.930257, 0.961967, 1.007747, 1.076522, 1.450000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.930257, 0.961967, 1.007747, 1.076522, 1.450000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.837231, 0.865770, 0.906972, 0.968870, 1.305000" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.837231, 0.865770, 0.906972, 0.968870, 1.305000" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.020755" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.024135" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance     : 0.001345 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.930257, 0.961967, 1.007747, 1.076522, 1.450000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.930257, 0.961967, 1.007747, 1.076522, 1.450000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.837231, 0.865770, 0.906972, 0.968870, 1.305000" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.837231, 0.865770, 0.906972, 0.968870, 1.305000" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.020755" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.024135" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_127_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.006007, 0.006007, 0.006007, 0.006007, 0.006007" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.006007, 0.006007, 0.006007, 0.006007, 0.006007" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.308279, 0.342429, 0.374819, 0.439009, 0.567309",\
              "0.321049, 0.355199, 0.387589, 0.451779, 0.580079",\
              "0.339159, 0.373309, 0.405699, 0.469889, 0.598189",\
              "0.367059, 0.401209, 0.433599, 0.497789, 0.626089",\
              "0.398649, 0.432799, 0.465189, 0.529379, 0.657679"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.308279, 0.342429, 0.374819, 0.439009, 0.567309",\
              "0.321049, 0.355199, 0.387589, 0.451779, 0.580079",\
              "0.339159, 0.373309, 0.405699, 0.469889, 0.598189",\
              "0.367059, 0.401209, 0.433599, 0.497789, 0.626089",\
              "0.398649, 0.432799, 0.465189, 0.529379, 0.657679"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.029375, 0.068723, 0.130437, 0.255646, 0.506726",\
              "0.029375, 0.068723, 0.130437, 0.255646, 0.506726",\
              "0.029375, 0.068723, 0.130437, 0.255646, 0.506726",\
              "0.029375, 0.068723, 0.130437, 0.255646, 0.506726",\
              "0.029375, 0.068723, 0.130437, 0.255646, 0.506726"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.029375, 0.068723, 0.130437, 0.255646, 0.506726",\
              "0.029375, 0.068723, 0.130437, 0.255646, 0.506726",\
              "0.029375, 0.068723, 0.130437, 0.255646, 0.506726",\
              "0.029375, 0.068723, 0.130437, 0.255646, 0.506726",\
              "0.029375, 0.068723, 0.130437, 0.255646, 0.506726"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.371237, 0.409562, 0.451982, 0.534512, 0.699467",\
              "0.385727, 0.424052, 0.466472, 0.549002, 0.713957",\
              "0.405782, 0.444107, 0.486527, 0.569057, 0.734012",\
              "0.436547, 0.474872, 0.517292, 0.599822, 0.764777",\
              "0.472562, 0.510887, 0.553307, 0.635837, 0.800792"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.017643, 0.091567, 0.166490, 0.320704, 0.637425",\
              "0.017643, 0.091567, 0.166490, 0.320704, 0.637425",\
              "0.017643, 0.091567, 0.166490, 0.320704, 0.637425",\
              "0.017643, 0.091567, 0.166490, 0.320704, 0.637425",\
              "0.017643, 0.091567, 0.166490, 0.320704, 0.637425"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.371237, 0.409562, 0.451982, 0.534512, 0.699467",\
              "0.385727, 0.424052, 0.466472, 0.549002, 0.713957",\
              "0.405782, 0.444107, 0.486527, 0.569057, 0.734012",\
              "0.436547, 0.474872, 0.517292, 0.599822, 0.764777",\
              "0.472562, 0.510887, 0.553307, 0.635837, 0.800792"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.017643, 0.091567, 0.166490, 0.320704, 0.637425",\
              "0.017643, 0.091567, 0.166490, 0.320704, 0.637425",\
              "0.017643, 0.091567, 0.166490, 0.320704, 0.637425",\
              "0.017643, 0.091567, 0.166490, 0.320704, 0.637425",\
              "0.017643, 0.091567, 0.166490, 0.320704, 0.637425"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.033551 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.404662, 0.418455, 0.438370, 0.468287, 0.630750" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.404662, 0.418455, 0.438370, 0.468287, 0.630750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.930257, 0.961967, 1.007747, 1.076522, 1.450000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.930257, 0.961967, 1.007747, 1.076522, 1.450000" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "1.713278" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.047633" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[127] & !BWEB[126] & !BWEB[125] & !BWEB[124] & !BWEB[123] & !BWEB[122] & !BWEB[121] & !BWEB[120] & !BWEB[119] & !BWEB[118] & !BWEB[117] & !BWEB[116] & !BWEB[115] & !BWEB[114] & !BWEB[113] & !BWEB[112] & !BWEB[111] & !BWEB[110] & !BWEB[109] & !BWEB[108] & !BWEB[107] & !BWEB[106] & !BWEB[105] & !BWEB[104] & !BWEB[103] & !BWEB[102] & !BWEB[101] & !BWEB[100] & !BWEB[99] & !BWEB[98] & !BWEB[97] & !BWEB[96] & !BWEB[95] & !BWEB[94] & !BWEB[93] & !BWEB[92] & !BWEB[91] & !BWEB[90] & !BWEB[89] & !BWEB[88] & !BWEB[87] & !BWEB[86] & !BWEB[85] & !BWEB[84] & !BWEB[83] & !BWEB[82] & !BWEB[81] & !BWEB[80] & !BWEB[79] & !BWEB[78] & !BWEB[77] & !BWEB[76] & !BWEB[75] & !BWEB[74] & !BWEB[73] & !BWEB[72] & !BWEB[71] & !BWEB[70] & !BWEB[69] & !BWEB[68] & !BWEB[67] & !BWEB[66] & !BWEB[65] & !BWEB[64] & !BWEB[63] & !BWEB[62] & !BWEB[61] & !BWEB[60] & !BWEB[59] & !BWEB[58] & !BWEB[57] & !BWEB[56] & !BWEB[55] & !BWEB[54] & !BWEB[53] & !BWEB[52] & !BWEB[51] & !BWEB[50] & !BWEB[49] & !BWEB[48] & !BWEB[47] & !BWEB[46] & !BWEB[45] & !BWEB[44] & !BWEB[43] & !BWEB[42] & !BWEB[41] & !BWEB[40] & !BWEB[39] & !BWEB[38] & !BWEB[37] & !BWEB[36] & !BWEB[35] & !BWEB[34] & !BWEB[33] & !BWEB[32] & !BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "1.876028" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.053501" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[127] & BWEB[126] & BWEB[125] & BWEB[124] & BWEB[123] & BWEB[122] & BWEB[121] & BWEB[120] & BWEB[119] & BWEB[118] & BWEB[117] & BWEB[116] & BWEB[115] & BWEB[114] & BWEB[113] & BWEB[112] & BWEB[111] & BWEB[110] & BWEB[109] & BWEB[108] & BWEB[107] & BWEB[106] & BWEB[105] & BWEB[104] & BWEB[103] & BWEB[102] & BWEB[101] & BWEB[100] & BWEB[99] & BWEB[98] & BWEB[97] & BWEB[96] & BWEB[95] & BWEB[94] & BWEB[93] & BWEB[92] & BWEB[91] & BWEB[90] & BWEB[89] & BWEB[88] & BWEB[87] & BWEB[86] & BWEB[85] & BWEB[84] & BWEB[83] & BWEB[82] & BWEB[81] & BWEB[80] & BWEB[79] & BWEB[78] & BWEB[77] & BWEB[76] & BWEB[75] & BWEB[74] & BWEB[73] & BWEB[72] & BWEB[71] & BWEB[70] & BWEB[69] & BWEB[68] & BWEB[67] & BWEB[66] & BWEB[65] & BWEB[64] & BWEB[63] & BWEB[62] & BWEB[61] & BWEB[60] & BWEB[59] & BWEB[58] & BWEB[57] & BWEB[56] & BWEB[55] & BWEB[54] & BWEB[53] & BWEB[52] & BWEB[51] & BWEB[50] & BWEB[49] & BWEB[48] & BWEB[47] & BWEB[46] & BWEB[45] & BWEB[44] & BWEB[43] & BWEB[42] & BWEB[41] & BWEB[40] & BWEB[39] & BWEB[38] & BWEB[37] & BWEB[36] & BWEB[35] & BWEB[34] & BWEB[33] & BWEB[32] & BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "1.485209" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.053512" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[127] & BWEB[126] & BWEB[125] & BWEB[124] & BWEB[123] & BWEB[122] & BWEB[121] & BWEB[120] & BWEB[119] & BWEB[118] & BWEB[117] & BWEB[116] & BWEB[115] & BWEB[114] & BWEB[113] & BWEB[112] & BWEB[111] & BWEB[110] & BWEB[109] & BWEB[108] & BWEB[107] & BWEB[106] & BWEB[105] & BWEB[104] & BWEB[103] & BWEB[102] & BWEB[101] & BWEB[100] & BWEB[99] & BWEB[98] & BWEB[97] & BWEB[96] & BWEB[95] & BWEB[94] & BWEB[93] & BWEB[92] & BWEB[91] & BWEB[90] & BWEB[89] & BWEB[88] & BWEB[87] & BWEB[86] & BWEB[85] & BWEB[84] & BWEB[83] & BWEB[82] & BWEB[81] & BWEB[80] & BWEB[79] & BWEB[78] & BWEB[77] & BWEB[76] & BWEB[75] & BWEB[74] & BWEB[73] & BWEB[72] & BWEB[71] & BWEB[70] & BWEB[69] & BWEB[68] & BWEB[67] & BWEB[66] & BWEB[65] & BWEB[64] & BWEB[63] & BWEB[62] & BWEB[61] & BWEB[60] & BWEB[59] & BWEB[58] & BWEB[57] & BWEB[56] & BWEB[55] & BWEB[54] & BWEB[53] & BWEB[52] & BWEB[51] & BWEB[50] & BWEB[49] & BWEB[48] & BWEB[47] & BWEB[46] & BWEB[45] & BWEB[44] & BWEB[43] & BWEB[42] & BWEB[41] & BWEB[40] & BWEB[39] & BWEB[38] & BWEB[37] & BWEB[36] & BWEB[35] & BWEB[34] & BWEB[33] & BWEB[32] & BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[127] & !BWEB[126] & !BWEB[125] & !BWEB[124] & !BWEB[123] & !BWEB[122] & !BWEB[121] & !BWEB[120] & !BWEB[119] & !BWEB[118] & !BWEB[117] & !BWEB[116] & !BWEB[115] & !BWEB[114] & !BWEB[113] & !BWEB[112] & !BWEB[111] & !BWEB[110] & !BWEB[109] & !BWEB[108] & !BWEB[107] & !BWEB[106] & !BWEB[105] & !BWEB[104] & !BWEB[103] & !BWEB[102] & !BWEB[101] & !BWEB[100] & !BWEB[99] & !BWEB[98] & !BWEB[97] & !BWEB[96] & !BWEB[95] & !BWEB[94] & !BWEB[93] & !BWEB[92] & !BWEB[91] & !BWEB[90] & !BWEB[89] & !BWEB[88] & !BWEB[87] & !BWEB[86] & !BWEB[85] & !BWEB[84] & !BWEB[83] & !BWEB[82] & !BWEB[81] & !BWEB[80] & !BWEB[79] & !BWEB[78] & !BWEB[77] & !BWEB[76] & !BWEB[75] & !BWEB[74] & !BWEB[73] & !BWEB[72] & !BWEB[71] & !BWEB[70] & !BWEB[69] & !BWEB[68] & !BWEB[67] & !BWEB[66] & !BWEB[65] & !BWEB[64] & !BWEB[63] & !BWEB[62] & !BWEB[61] & !BWEB[60] & !BWEB[59] & !BWEB[58] & !BWEB[57] & !BWEB[56] & !BWEB[55] & !BWEB[54] & !BWEB[53] & !BWEB[52] & !BWEB[51] & !BWEB[50] & !BWEB[49] & !BWEB[48] & !BWEB[47] & !BWEB[46] & !BWEB[45] & !BWEB[44] & !BWEB[43] & !BWEB[42] & !BWEB[41] & !BWEB[40] & !BWEB[39] & !BWEB[38] & !BWEB[37] & !BWEB[36] & !BWEB[35] & !BWEB[34] & !BWEB[33] & !BWEB[32] & !BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "1.680615" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.053507" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.035903" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001317 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.014531" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.019131" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.252191, 0.257385, 0.264169, 0.281871, 0.332963",\
              "0.257915, 0.263109, 0.269893, 0.287595, 0.338687",\
              "0.267349, 0.272543, 0.279327, 0.297029, 0.348121",\
              "0.285899, 0.291093, 0.297877, 0.315579, 0.366671",\
              "0.322257, 0.327451, 0.334235, 0.351937, 0.403029"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.252191, 0.257385, 0.264169, 0.281871, 0.332963",\
              "0.257915, 0.263109, 0.269893, 0.287595, 0.338687",\
              "0.267349, 0.272543, 0.279327, 0.297029, 0.348121",\
              "0.285899, 0.291093, 0.297877, 0.315579, 0.366671",\
              "0.322257, 0.327451, 0.334235, 0.351937, 0.403029"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.133337, 0.133227, 0.133117, 0.132787, 0.132567",\
              "0.161937, 0.161827, 0.161717, 0.161387, 0.161167",\
              "0.205937, 0.205827, 0.205717, 0.205387, 0.205167",\
              "0.285027, 0.284917, 0.284807, 0.284477, 0.284257",\
              "0.425497, 0.425387, 0.425277, 0.424947, 0.424727"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.133337, 0.133227, 0.133117, 0.132787, 0.132567",\
              "0.161937, 0.161827, 0.161717, 0.161387, 0.161167",\
              "0.205937, 0.205827, 0.205717, 0.205387, 0.205167",\
              "0.285027, 0.284917, 0.284807, 0.284477, 0.284257",\
              "0.425497, 0.425387, 0.425277, 0.424947, 0.424727"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001345 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.020755" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.024135" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.199906, 0.205736, 0.212838, 0.229268, 0.270608",\
              "0.213624, 0.219454, 0.226556, 0.242986, 0.284326",\
              "0.232948, 0.238778, 0.245880, 0.262310, 0.303650",\
              "0.272232, 0.278062, 0.285164, 0.301594, 0.342934",\
              "0.352982, 0.358812, 0.365914, 0.382344, 0.423684"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.199906, 0.205736, 0.212838, 0.229268, 0.270608",\
              "0.213624, 0.219454, 0.226556, 0.242986, 0.284326",\
              "0.232948, 0.238778, 0.245880, 0.262310, 0.303650",\
              "0.272232, 0.278062, 0.285164, 0.301594, 0.342934",\
              "0.352982, 0.358812, 0.365914, 0.382344, 0.423684"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.179032, 0.179032, 0.179032, 0.179032, 0.179032",\
              "0.207632, 0.207632, 0.207632, 0.207632, 0.207632",\
              "0.251632, 0.251632, 0.251632, 0.251632, 0.251632",\
              "0.330722, 0.330722, 0.330722, 0.330722, 0.330722",\
              "0.471192, 0.471192, 0.471192, 0.471192, 0.471192"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.179032, 0.179032, 0.179032, 0.179032, 0.179032",\
              "0.207632, 0.207632, 0.207632, 0.207632, 0.207632",\
              "0.251632, 0.251632, 0.251632, 0.251632, 0.251632",\
              "0.330722, 0.330722, 0.330722, 0.330722, 0.330722",\
              "0.471192, 0.471192, 0.471192, 0.471192, 0.471192"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_2_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
        
        capacitance : 0.001311 ;
        pin (A[2:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.015308" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.015530" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.226938, 0.234146, 0.243156, 0.262554, 0.304848",\
              "0.226302, 0.233510, 0.242520, 0.261918, 0.304212",\
              "0.230118, 0.237326, 0.246336, 0.265734, 0.308028",\
              "0.248244, 0.255452, 0.264462, 0.283860, 0.326154",\
              "0.300078, 0.307286, 0.316296, 0.335694, 0.377988"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.226938, 0.234146, 0.243156, 0.262554, 0.304848",\
              "0.226302, 0.233510, 0.242520, 0.261918, 0.304212",\
              "0.230118, 0.237326, 0.246336, 0.265734, 0.308028",\
              "0.248244, 0.255452, 0.264462, 0.283860, 0.326154",\
              "0.300078, 0.307286, 0.316296, 0.335694, 0.377988"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.177357, 0.177466, 0.177576, 0.177686, 0.178126",\
              "0.206617, 0.206727, 0.206837, 0.206947, 0.207387",\
              "0.250397, 0.250507, 0.250617, 0.250727, 0.251167",\
              "0.329597, 0.329707, 0.329817, 0.329927, 0.330367",\
              "0.470836, 0.470946, 0.471056, 0.471166, 0.471606"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.177357, 0.177466, 0.177576, 0.177686, 0.178126",\
              "0.206617, 0.206727, 0.206837, 0.206947, 0.207387",\
              "0.250397, 0.250507, 0.250617, 0.250727, 0.251167",\
              "0.329597, 0.329707, 0.329817, 0.329927, 0.330367",\
              "0.470836, 0.470946, 0.471056, 0.471166, 0.471606"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_127_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
       
        capacitance : 0.001179 ;
        pin ( BWEB[127:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.000427" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000439" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.072000, 0.082070, 0.096539, 0.124629, 0.185102",\
              "0.064474, 0.074544, 0.089013, 0.117103, 0.177576",\
              "0.056948, 0.067018, 0.081487, 0.109577, 0.170050",\
              "0.054404, 0.064474, 0.078943, 0.107033, 0.167506",\
              "0.070304, 0.080374, 0.094843, 0.122933, 0.183406"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.072000, 0.082070, 0.096539, 0.124629, 0.185102",\
              "0.064474, 0.074544, 0.089013, 0.117103, 0.177576",\
              "0.056948, 0.067018, 0.081487, 0.109577, 0.170050",\
              "0.054404, 0.064474, 0.078943, 0.107033, 0.167506",\
              "0.070304, 0.080374, 0.094843, 0.122933, 0.183406"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.289929, 0.289929, 0.289929, 0.289929, 0.289929",\
              "0.329994, 0.329994, 0.329994, 0.329994, 0.329994",\
              "0.380674, 0.380674, 0.380674, 0.380674, 0.380674",\
              "0.467314, 0.467314, 0.467314, 0.467314, 0.467314",\
              "0.612859, 0.612859, 0.612859, 0.612859, 0.612859"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.289929, 0.289929, 0.289929, 0.289929, 0.289929",\
              "0.329994, 0.329994, 0.329994, 0.329994, 0.329994",\
              "0.380674, 0.380674, 0.380674, 0.380674, 0.380674",\
              "0.467314, 0.467314, 0.467314, 0.467314, 0.467314",\
              "0.612859, 0.612859, 0.612859, 0.612859, 0.612859"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_127_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
       
        capacitance : 0.001039 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[127:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.000403" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000385" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.072000, 0.082070, 0.096539, 0.124629, 0.185102",\
              "0.064474, 0.074544, 0.089013, 0.117103, 0.177576",\
              "0.056948, 0.067018, 0.081487, 0.109577, 0.170050",\
              "0.054404, 0.064474, 0.078943, 0.107033, 0.167506",\
              "0.070304, 0.080374, 0.094843, 0.122933, 0.183406"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.072000, 0.082070, 0.096539, 0.124629, 0.185102",\
              "0.064474, 0.074544, 0.089013, 0.117103, 0.177576",\
              "0.056948, 0.067018, 0.081487, 0.109577, 0.170050",\
              "0.054404, 0.064474, 0.078943, 0.107033, 0.167506",\
              "0.070304, 0.080374, 0.094843, 0.122933, 0.183406"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.289929, 0.289929, 0.289929, 0.289929, 0.289929",\
              "0.329994, 0.329994, 0.329994, 0.329994, 0.329994",\
              "0.380674, 0.380674, 0.380674, 0.380674, 0.380674",\
              "0.467314, 0.467314, 0.467314, 0.467314, 0.467314",\
              "0.612859, 0.612859, 0.612859, 0.612859, 0.612859"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.289929, 0.289929, 0.289929, 0.289929, 0.289929",\
              "0.329994, 0.329994, 0.329994, 0.329994, 0.329994",\
              "0.380674, 0.380674, 0.380674, 0.380674, 0.380674",\
              "0.467314, 0.467314, 0.467314, 0.467314, 0.467314",\
              "0.612859, 0.612859, 0.612859, 0.612859, 0.612859"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.062636 ;
    }
}
}
