
Master_spi_with_keypad_and_lcd.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000020e8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  000020e8  0000217c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000009  00800078  00800078  00002194  2**0
                  ALLOC
  3 .stab         00001770  00000000  00000000  00002194  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000dc9  00000000  00000000  00003904  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000046cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000480d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000497d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  000065c6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  000074b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00008260  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  000083c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000864d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00008e1b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 61 0e 	jmp	0x1cc2	; 0x1cc2 <__vector_12>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 ee       	ldi	r30, 0xE8	; 232
      68:	f0 e2       	ldi	r31, 0x20	; 32
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a8 e7       	ldi	r26, 0x78	; 120
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a1 38       	cpi	r26, 0x81	; 129
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 8d 0f 	call	0x1f1a	; 0x1f1a <main>
      8a:	0c 94 72 10 	jmp	0x20e4	; 0x20e4 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 3b 10 	jmp	0x2076	; 0x2076 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 57 10 	jmp	0x20ae	; 0x20ae <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 47 10 	jmp	0x208e	; 0x208e <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 63 10 	jmp	0x20c6	; 0x20c6 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 47 10 	jmp	0x208e	; 0x208e <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 63 10 	jmp	0x20c6	; 0x20c6 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 3b 10 	jmp	0x2076	; 0x2076 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 57 10 	jmp	0x20ae	; 0x20ae <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 47 10 	jmp	0x208e	; 0x208e <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 63 10 	jmp	0x20c6	; 0x20c6 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 47 10 	jmp	0x208e	; 0x208e <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 63 10 	jmp	0x20c6	; 0x20c6 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 47 10 	jmp	0x208e	; 0x208e <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 63 10 	jmp	0x20c6	; 0x20c6 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 4b 10 	jmp	0x2096	; 0x2096 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 67 10 	jmp	0x20ce	; 0x20ce <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <DIO_vsetPINDir>:


#include <avr/io.h>
#include "std_macros.h"
void DIO_vsetPINDir(unsigned char portname,unsigned char pinnumber,unsigned char direction)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <DIO_vsetPINDir+0x6>
     b4c:	00 d0       	rcall	.+0      	; 0xb4e <DIO_vsetPINDir+0x8>
     b4e:	0f 92       	push	r0
     b50:	cd b7       	in	r28, 0x3d	; 61
     b52:	de b7       	in	r29, 0x3e	; 62
     b54:	89 83       	std	Y+1, r24	; 0x01
     b56:	6a 83       	std	Y+2, r22	; 0x02
     b58:	4b 83       	std	Y+3, r20	; 0x03
	switch(portname)
     b5a:	89 81       	ldd	r24, Y+1	; 0x01
     b5c:	28 2f       	mov	r18, r24
     b5e:	30 e0       	ldi	r19, 0x00	; 0
     b60:	3d 83       	std	Y+5, r19	; 0x05
     b62:	2c 83       	std	Y+4, r18	; 0x04
     b64:	8c 81       	ldd	r24, Y+4	; 0x04
     b66:	9d 81       	ldd	r25, Y+5	; 0x05
     b68:	82 34       	cpi	r24, 0x42	; 66
     b6a:	91 05       	cpc	r25, r1
     b6c:	09 f4       	brne	.+2      	; 0xb70 <DIO_vsetPINDir+0x2a>
     b6e:	44 c0       	rjmp	.+136    	; 0xbf8 <DIO_vsetPINDir+0xb2>
     b70:	2c 81       	ldd	r18, Y+4	; 0x04
     b72:	3d 81       	ldd	r19, Y+5	; 0x05
     b74:	23 34       	cpi	r18, 0x43	; 67
     b76:	31 05       	cpc	r19, r1
     b78:	34 f4       	brge	.+12     	; 0xb86 <DIO_vsetPINDir+0x40>
     b7a:	8c 81       	ldd	r24, Y+4	; 0x04
     b7c:	9d 81       	ldd	r25, Y+5	; 0x05
     b7e:	81 34       	cpi	r24, 0x41	; 65
     b80:	91 05       	cpc	r25, r1
     b82:	71 f0       	breq	.+28     	; 0xba0 <DIO_vsetPINDir+0x5a>
     b84:	bc c0       	rjmp	.+376    	; 0xcfe <DIO_vsetPINDir+0x1b8>
     b86:	2c 81       	ldd	r18, Y+4	; 0x04
     b88:	3d 81       	ldd	r19, Y+5	; 0x05
     b8a:	23 34       	cpi	r18, 0x43	; 67
     b8c:	31 05       	cpc	r19, r1
     b8e:	09 f4       	brne	.+2      	; 0xb92 <DIO_vsetPINDir+0x4c>
     b90:	5f c0       	rjmp	.+190    	; 0xc50 <DIO_vsetPINDir+0x10a>
     b92:	8c 81       	ldd	r24, Y+4	; 0x04
     b94:	9d 81       	ldd	r25, Y+5	; 0x05
     b96:	84 34       	cpi	r24, 0x44	; 68
     b98:	91 05       	cpc	r25, r1
     b9a:	09 f4       	brne	.+2      	; 0xb9e <DIO_vsetPINDir+0x58>
     b9c:	85 c0       	rjmp	.+266    	; 0xca8 <DIO_vsetPINDir+0x162>
     b9e:	af c0       	rjmp	.+350    	; 0xcfe <DIO_vsetPINDir+0x1b8>
	{
		
		
		case 'A':
		if(direction==1)
     ba0:	8b 81       	ldd	r24, Y+3	; 0x03
     ba2:	81 30       	cpi	r24, 0x01	; 1
     ba4:	a1 f4       	brne	.+40     	; 0xbce <DIO_vsetPINDir+0x88>
		{
			SET_BIT(DDRA,pinnumber);//Set the direction of the given pin in port A as output
     ba6:	aa e3       	ldi	r26, 0x3A	; 58
     ba8:	b0 e0       	ldi	r27, 0x00	; 0
     baa:	ea e3       	ldi	r30, 0x3A	; 58
     bac:	f0 e0       	ldi	r31, 0x00	; 0
     bae:	80 81       	ld	r24, Z
     bb0:	48 2f       	mov	r20, r24
     bb2:	8a 81       	ldd	r24, Y+2	; 0x02
     bb4:	28 2f       	mov	r18, r24
     bb6:	30 e0       	ldi	r19, 0x00	; 0
     bb8:	81 e0       	ldi	r24, 0x01	; 1
     bba:	90 e0       	ldi	r25, 0x00	; 0
     bbc:	02 2e       	mov	r0, r18
     bbe:	02 c0       	rjmp	.+4      	; 0xbc4 <DIO_vsetPINDir+0x7e>
     bc0:	88 0f       	add	r24, r24
     bc2:	99 1f       	adc	r25, r25
     bc4:	0a 94       	dec	r0
     bc6:	e2 f7       	brpl	.-8      	; 0xbc0 <DIO_vsetPINDir+0x7a>
     bc8:	84 2b       	or	r24, r20
     bca:	8c 93       	st	X, r24
     bcc:	98 c0       	rjmp	.+304    	; 0xcfe <DIO_vsetPINDir+0x1b8>
		}
		else
		{
			CLR_BIT(DDRA,pinnumber);//Set the direction of the given pin in port A as input
     bce:	aa e3       	ldi	r26, 0x3A	; 58
     bd0:	b0 e0       	ldi	r27, 0x00	; 0
     bd2:	ea e3       	ldi	r30, 0x3A	; 58
     bd4:	f0 e0       	ldi	r31, 0x00	; 0
     bd6:	80 81       	ld	r24, Z
     bd8:	48 2f       	mov	r20, r24
     bda:	8a 81       	ldd	r24, Y+2	; 0x02
     bdc:	28 2f       	mov	r18, r24
     bde:	30 e0       	ldi	r19, 0x00	; 0
     be0:	81 e0       	ldi	r24, 0x01	; 1
     be2:	90 e0       	ldi	r25, 0x00	; 0
     be4:	02 2e       	mov	r0, r18
     be6:	02 c0       	rjmp	.+4      	; 0xbec <DIO_vsetPINDir+0xa6>
     be8:	88 0f       	add	r24, r24
     bea:	99 1f       	adc	r25, r25
     bec:	0a 94       	dec	r0
     bee:	e2 f7       	brpl	.-8      	; 0xbe8 <DIO_vsetPINDir+0xa2>
     bf0:	80 95       	com	r24
     bf2:	84 23       	and	r24, r20
     bf4:	8c 93       	st	X, r24
     bf6:	83 c0       	rjmp	.+262    	; 0xcfe <DIO_vsetPINDir+0x1b8>
		}
		break;
		case 'B':
		if(direction==1)
     bf8:	8b 81       	ldd	r24, Y+3	; 0x03
     bfa:	81 30       	cpi	r24, 0x01	; 1
     bfc:	a1 f4       	brne	.+40     	; 0xc26 <DIO_vsetPINDir+0xe0>
		{
			SET_BIT(DDRB,pinnumber);//Set the direction of the given pin in port B as output
     bfe:	a7 e3       	ldi	r26, 0x37	; 55
     c00:	b0 e0       	ldi	r27, 0x00	; 0
     c02:	e7 e3       	ldi	r30, 0x37	; 55
     c04:	f0 e0       	ldi	r31, 0x00	; 0
     c06:	80 81       	ld	r24, Z
     c08:	48 2f       	mov	r20, r24
     c0a:	8a 81       	ldd	r24, Y+2	; 0x02
     c0c:	28 2f       	mov	r18, r24
     c0e:	30 e0       	ldi	r19, 0x00	; 0
     c10:	81 e0       	ldi	r24, 0x01	; 1
     c12:	90 e0       	ldi	r25, 0x00	; 0
     c14:	02 2e       	mov	r0, r18
     c16:	02 c0       	rjmp	.+4      	; 0xc1c <DIO_vsetPINDir+0xd6>
     c18:	88 0f       	add	r24, r24
     c1a:	99 1f       	adc	r25, r25
     c1c:	0a 94       	dec	r0
     c1e:	e2 f7       	brpl	.-8      	; 0xc18 <DIO_vsetPINDir+0xd2>
     c20:	84 2b       	or	r24, r20
     c22:	8c 93       	st	X, r24
     c24:	6c c0       	rjmp	.+216    	; 0xcfe <DIO_vsetPINDir+0x1b8>
		}
		else
		{
			CLR_BIT(DDRB,pinnumber);//Set the direction of the given pin in port B as input
     c26:	a7 e3       	ldi	r26, 0x37	; 55
     c28:	b0 e0       	ldi	r27, 0x00	; 0
     c2a:	e7 e3       	ldi	r30, 0x37	; 55
     c2c:	f0 e0       	ldi	r31, 0x00	; 0
     c2e:	80 81       	ld	r24, Z
     c30:	48 2f       	mov	r20, r24
     c32:	8a 81       	ldd	r24, Y+2	; 0x02
     c34:	28 2f       	mov	r18, r24
     c36:	30 e0       	ldi	r19, 0x00	; 0
     c38:	81 e0       	ldi	r24, 0x01	; 1
     c3a:	90 e0       	ldi	r25, 0x00	; 0
     c3c:	02 2e       	mov	r0, r18
     c3e:	02 c0       	rjmp	.+4      	; 0xc44 <DIO_vsetPINDir+0xfe>
     c40:	88 0f       	add	r24, r24
     c42:	99 1f       	adc	r25, r25
     c44:	0a 94       	dec	r0
     c46:	e2 f7       	brpl	.-8      	; 0xc40 <DIO_vsetPINDir+0xfa>
     c48:	80 95       	com	r24
     c4a:	84 23       	and	r24, r20
     c4c:	8c 93       	st	X, r24
     c4e:	57 c0       	rjmp	.+174    	; 0xcfe <DIO_vsetPINDir+0x1b8>
		}
		break;
		case 'C':
		if(direction==1)
     c50:	8b 81       	ldd	r24, Y+3	; 0x03
     c52:	81 30       	cpi	r24, 0x01	; 1
     c54:	a1 f4       	brne	.+40     	; 0xc7e <DIO_vsetPINDir+0x138>
		{
			SET_BIT(DDRC,pinnumber);//Set the direction of the given pin in port C as output
     c56:	a4 e3       	ldi	r26, 0x34	; 52
     c58:	b0 e0       	ldi	r27, 0x00	; 0
     c5a:	e4 e3       	ldi	r30, 0x34	; 52
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	80 81       	ld	r24, Z
     c60:	48 2f       	mov	r20, r24
     c62:	8a 81       	ldd	r24, Y+2	; 0x02
     c64:	28 2f       	mov	r18, r24
     c66:	30 e0       	ldi	r19, 0x00	; 0
     c68:	81 e0       	ldi	r24, 0x01	; 1
     c6a:	90 e0       	ldi	r25, 0x00	; 0
     c6c:	02 2e       	mov	r0, r18
     c6e:	02 c0       	rjmp	.+4      	; 0xc74 <DIO_vsetPINDir+0x12e>
     c70:	88 0f       	add	r24, r24
     c72:	99 1f       	adc	r25, r25
     c74:	0a 94       	dec	r0
     c76:	e2 f7       	brpl	.-8      	; 0xc70 <DIO_vsetPINDir+0x12a>
     c78:	84 2b       	or	r24, r20
     c7a:	8c 93       	st	X, r24
     c7c:	40 c0       	rjmp	.+128    	; 0xcfe <DIO_vsetPINDir+0x1b8>
		}
		else
		{
			CLR_BIT(DDRC,pinnumber);//Set the direction of the given pin in port C as input
     c7e:	a4 e3       	ldi	r26, 0x34	; 52
     c80:	b0 e0       	ldi	r27, 0x00	; 0
     c82:	e4 e3       	ldi	r30, 0x34	; 52
     c84:	f0 e0       	ldi	r31, 0x00	; 0
     c86:	80 81       	ld	r24, Z
     c88:	48 2f       	mov	r20, r24
     c8a:	8a 81       	ldd	r24, Y+2	; 0x02
     c8c:	28 2f       	mov	r18, r24
     c8e:	30 e0       	ldi	r19, 0x00	; 0
     c90:	81 e0       	ldi	r24, 0x01	; 1
     c92:	90 e0       	ldi	r25, 0x00	; 0
     c94:	02 2e       	mov	r0, r18
     c96:	02 c0       	rjmp	.+4      	; 0xc9c <DIO_vsetPINDir+0x156>
     c98:	88 0f       	add	r24, r24
     c9a:	99 1f       	adc	r25, r25
     c9c:	0a 94       	dec	r0
     c9e:	e2 f7       	brpl	.-8      	; 0xc98 <DIO_vsetPINDir+0x152>
     ca0:	80 95       	com	r24
     ca2:	84 23       	and	r24, r20
     ca4:	8c 93       	st	X, r24
     ca6:	2b c0       	rjmp	.+86     	; 0xcfe <DIO_vsetPINDir+0x1b8>
		}
		break;
		case 'D':
		if(direction==1)
     ca8:	8b 81       	ldd	r24, Y+3	; 0x03
     caa:	81 30       	cpi	r24, 0x01	; 1
     cac:	a1 f4       	brne	.+40     	; 0xcd6 <DIO_vsetPINDir+0x190>
		{
			SET_BIT(DDRD,pinnumber);//Set the direction of the given pin in port D as output
     cae:	a1 e3       	ldi	r26, 0x31	; 49
     cb0:	b0 e0       	ldi	r27, 0x00	; 0
     cb2:	e1 e3       	ldi	r30, 0x31	; 49
     cb4:	f0 e0       	ldi	r31, 0x00	; 0
     cb6:	80 81       	ld	r24, Z
     cb8:	48 2f       	mov	r20, r24
     cba:	8a 81       	ldd	r24, Y+2	; 0x02
     cbc:	28 2f       	mov	r18, r24
     cbe:	30 e0       	ldi	r19, 0x00	; 0
     cc0:	81 e0       	ldi	r24, 0x01	; 1
     cc2:	90 e0       	ldi	r25, 0x00	; 0
     cc4:	02 2e       	mov	r0, r18
     cc6:	02 c0       	rjmp	.+4      	; 0xccc <DIO_vsetPINDir+0x186>
     cc8:	88 0f       	add	r24, r24
     cca:	99 1f       	adc	r25, r25
     ccc:	0a 94       	dec	r0
     cce:	e2 f7       	brpl	.-8      	; 0xcc8 <DIO_vsetPINDir+0x182>
     cd0:	84 2b       	or	r24, r20
     cd2:	8c 93       	st	X, r24
     cd4:	14 c0       	rjmp	.+40     	; 0xcfe <DIO_vsetPINDir+0x1b8>
		}
		else
		{
			CLR_BIT(DDRD,pinnumber);//Set the direction of the given pin in port D as input
     cd6:	a1 e3       	ldi	r26, 0x31	; 49
     cd8:	b0 e0       	ldi	r27, 0x00	; 0
     cda:	e1 e3       	ldi	r30, 0x31	; 49
     cdc:	f0 e0       	ldi	r31, 0x00	; 0
     cde:	80 81       	ld	r24, Z
     ce0:	48 2f       	mov	r20, r24
     ce2:	8a 81       	ldd	r24, Y+2	; 0x02
     ce4:	28 2f       	mov	r18, r24
     ce6:	30 e0       	ldi	r19, 0x00	; 0
     ce8:	81 e0       	ldi	r24, 0x01	; 1
     cea:	90 e0       	ldi	r25, 0x00	; 0
     cec:	02 2e       	mov	r0, r18
     cee:	02 c0       	rjmp	.+4      	; 0xcf4 <DIO_vsetPINDir+0x1ae>
     cf0:	88 0f       	add	r24, r24
     cf2:	99 1f       	adc	r25, r25
     cf4:	0a 94       	dec	r0
     cf6:	e2 f7       	brpl	.-8      	; 0xcf0 <DIO_vsetPINDir+0x1aa>
     cf8:	80 95       	com	r24
     cfa:	84 23       	and	r24, r20
     cfc:	8c 93       	st	X, r24
		}
		break;
		default: 
		break;
	}
}
     cfe:	0f 90       	pop	r0
     d00:	0f 90       	pop	r0
     d02:	0f 90       	pop	r0
     d04:	0f 90       	pop	r0
     d06:	0f 90       	pop	r0
     d08:	cf 91       	pop	r28
     d0a:	df 91       	pop	r29
     d0c:	08 95       	ret

00000d0e <DIO_write>:


void DIO_write(unsigned char portname,unsigned char pinnumber,unsigned char outputvalue)
{
     d0e:	df 93       	push	r29
     d10:	cf 93       	push	r28
     d12:	00 d0       	rcall	.+0      	; 0xd14 <DIO_write+0x6>
     d14:	00 d0       	rcall	.+0      	; 0xd16 <DIO_write+0x8>
     d16:	0f 92       	push	r0
     d18:	cd b7       	in	r28, 0x3d	; 61
     d1a:	de b7       	in	r29, 0x3e	; 62
     d1c:	89 83       	std	Y+1, r24	; 0x01
     d1e:	6a 83       	std	Y+2, r22	; 0x02
     d20:	4b 83       	std	Y+3, r20	; 0x03
	switch(portname)
     d22:	89 81       	ldd	r24, Y+1	; 0x01
     d24:	28 2f       	mov	r18, r24
     d26:	30 e0       	ldi	r19, 0x00	; 0
     d28:	3d 83       	std	Y+5, r19	; 0x05
     d2a:	2c 83       	std	Y+4, r18	; 0x04
     d2c:	8c 81       	ldd	r24, Y+4	; 0x04
     d2e:	9d 81       	ldd	r25, Y+5	; 0x05
     d30:	82 34       	cpi	r24, 0x42	; 66
     d32:	91 05       	cpc	r25, r1
     d34:	09 f4       	brne	.+2      	; 0xd38 <DIO_write+0x2a>
     d36:	44 c0       	rjmp	.+136    	; 0xdc0 <DIO_write+0xb2>
     d38:	2c 81       	ldd	r18, Y+4	; 0x04
     d3a:	3d 81       	ldd	r19, Y+5	; 0x05
     d3c:	23 34       	cpi	r18, 0x43	; 67
     d3e:	31 05       	cpc	r19, r1
     d40:	34 f4       	brge	.+12     	; 0xd4e <DIO_write+0x40>
     d42:	8c 81       	ldd	r24, Y+4	; 0x04
     d44:	9d 81       	ldd	r25, Y+5	; 0x05
     d46:	81 34       	cpi	r24, 0x41	; 65
     d48:	91 05       	cpc	r25, r1
     d4a:	71 f0       	breq	.+28     	; 0xd68 <DIO_write+0x5a>
     d4c:	bc c0       	rjmp	.+376    	; 0xec6 <DIO_write+0x1b8>
     d4e:	2c 81       	ldd	r18, Y+4	; 0x04
     d50:	3d 81       	ldd	r19, Y+5	; 0x05
     d52:	23 34       	cpi	r18, 0x43	; 67
     d54:	31 05       	cpc	r19, r1
     d56:	09 f4       	brne	.+2      	; 0xd5a <DIO_write+0x4c>
     d58:	5f c0       	rjmp	.+190    	; 0xe18 <DIO_write+0x10a>
     d5a:	8c 81       	ldd	r24, Y+4	; 0x04
     d5c:	9d 81       	ldd	r25, Y+5	; 0x05
     d5e:	84 34       	cpi	r24, 0x44	; 68
     d60:	91 05       	cpc	r25, r1
     d62:	09 f4       	brne	.+2      	; 0xd66 <DIO_write+0x58>
     d64:	85 c0       	rjmp	.+266    	; 0xe70 <DIO_write+0x162>
     d66:	af c0       	rjmp	.+350    	; 0xec6 <DIO_write+0x1b8>
	{
		case 'A' :
		
		if(outputvalue==1)
     d68:	8b 81       	ldd	r24, Y+3	; 0x03
     d6a:	81 30       	cpi	r24, 0x01	; 1
     d6c:	a1 f4       	brne	.+40     	; 0xd96 <DIO_write+0x88>
		{
			SET_BIT(PORTA,pinnumber);//Set the value of the given pin in port A as High
     d6e:	ab e3       	ldi	r26, 0x3B	; 59
     d70:	b0 e0       	ldi	r27, 0x00	; 0
     d72:	eb e3       	ldi	r30, 0x3B	; 59
     d74:	f0 e0       	ldi	r31, 0x00	; 0
     d76:	80 81       	ld	r24, Z
     d78:	48 2f       	mov	r20, r24
     d7a:	8a 81       	ldd	r24, Y+2	; 0x02
     d7c:	28 2f       	mov	r18, r24
     d7e:	30 e0       	ldi	r19, 0x00	; 0
     d80:	81 e0       	ldi	r24, 0x01	; 1
     d82:	90 e0       	ldi	r25, 0x00	; 0
     d84:	02 2e       	mov	r0, r18
     d86:	02 c0       	rjmp	.+4      	; 0xd8c <DIO_write+0x7e>
     d88:	88 0f       	add	r24, r24
     d8a:	99 1f       	adc	r25, r25
     d8c:	0a 94       	dec	r0
     d8e:	e2 f7       	brpl	.-8      	; 0xd88 <DIO_write+0x7a>
     d90:	84 2b       	or	r24, r20
     d92:	8c 93       	st	X, r24
     d94:	98 c0       	rjmp	.+304    	; 0xec6 <DIO_write+0x1b8>
		}
		else
		{
			CLR_BIT(PORTA,pinnumber);//Set the value of the given pin in port A as Low
     d96:	ab e3       	ldi	r26, 0x3B	; 59
     d98:	b0 e0       	ldi	r27, 0x00	; 0
     d9a:	eb e3       	ldi	r30, 0x3B	; 59
     d9c:	f0 e0       	ldi	r31, 0x00	; 0
     d9e:	80 81       	ld	r24, Z
     da0:	48 2f       	mov	r20, r24
     da2:	8a 81       	ldd	r24, Y+2	; 0x02
     da4:	28 2f       	mov	r18, r24
     da6:	30 e0       	ldi	r19, 0x00	; 0
     da8:	81 e0       	ldi	r24, 0x01	; 1
     daa:	90 e0       	ldi	r25, 0x00	; 0
     dac:	02 2e       	mov	r0, r18
     dae:	02 c0       	rjmp	.+4      	; 0xdb4 <DIO_write+0xa6>
     db0:	88 0f       	add	r24, r24
     db2:	99 1f       	adc	r25, r25
     db4:	0a 94       	dec	r0
     db6:	e2 f7       	brpl	.-8      	; 0xdb0 <DIO_write+0xa2>
     db8:	80 95       	com	r24
     dba:	84 23       	and	r24, r20
     dbc:	8c 93       	st	X, r24
     dbe:	83 c0       	rjmp	.+262    	; 0xec6 <DIO_write+0x1b8>
		}
		break ;
		case 'B':
		
		if(outputvalue==1)
     dc0:	8b 81       	ldd	r24, Y+3	; 0x03
     dc2:	81 30       	cpi	r24, 0x01	; 1
     dc4:	a1 f4       	brne	.+40     	; 0xdee <DIO_write+0xe0>
		{
			SET_BIT(PORTB,pinnumber);//Set the value of the given pin in port B as High
     dc6:	a8 e3       	ldi	r26, 0x38	; 56
     dc8:	b0 e0       	ldi	r27, 0x00	; 0
     dca:	e8 e3       	ldi	r30, 0x38	; 56
     dcc:	f0 e0       	ldi	r31, 0x00	; 0
     dce:	80 81       	ld	r24, Z
     dd0:	48 2f       	mov	r20, r24
     dd2:	8a 81       	ldd	r24, Y+2	; 0x02
     dd4:	28 2f       	mov	r18, r24
     dd6:	30 e0       	ldi	r19, 0x00	; 0
     dd8:	81 e0       	ldi	r24, 0x01	; 1
     dda:	90 e0       	ldi	r25, 0x00	; 0
     ddc:	02 2e       	mov	r0, r18
     dde:	02 c0       	rjmp	.+4      	; 0xde4 <DIO_write+0xd6>
     de0:	88 0f       	add	r24, r24
     de2:	99 1f       	adc	r25, r25
     de4:	0a 94       	dec	r0
     de6:	e2 f7       	brpl	.-8      	; 0xde0 <DIO_write+0xd2>
     de8:	84 2b       	or	r24, r20
     dea:	8c 93       	st	X, r24
     dec:	6c c0       	rjmp	.+216    	; 0xec6 <DIO_write+0x1b8>
		}
		else
		{
			CLR_BIT(PORTB,pinnumber);//Set the value of the given pin in port B as Low
     dee:	a8 e3       	ldi	r26, 0x38	; 56
     df0:	b0 e0       	ldi	r27, 0x00	; 0
     df2:	e8 e3       	ldi	r30, 0x38	; 56
     df4:	f0 e0       	ldi	r31, 0x00	; 0
     df6:	80 81       	ld	r24, Z
     df8:	48 2f       	mov	r20, r24
     dfa:	8a 81       	ldd	r24, Y+2	; 0x02
     dfc:	28 2f       	mov	r18, r24
     dfe:	30 e0       	ldi	r19, 0x00	; 0
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	90 e0       	ldi	r25, 0x00	; 0
     e04:	02 2e       	mov	r0, r18
     e06:	02 c0       	rjmp	.+4      	; 0xe0c <DIO_write+0xfe>
     e08:	88 0f       	add	r24, r24
     e0a:	99 1f       	adc	r25, r25
     e0c:	0a 94       	dec	r0
     e0e:	e2 f7       	brpl	.-8      	; 0xe08 <DIO_write+0xfa>
     e10:	80 95       	com	r24
     e12:	84 23       	and	r24, r20
     e14:	8c 93       	st	X, r24
     e16:	57 c0       	rjmp	.+174    	; 0xec6 <DIO_write+0x1b8>
		}
		break ;
		case 'C' :
		
		if(outputvalue==1)
     e18:	8b 81       	ldd	r24, Y+3	; 0x03
     e1a:	81 30       	cpi	r24, 0x01	; 1
     e1c:	a1 f4       	brne	.+40     	; 0xe46 <DIO_write+0x138>
		{
			SET_BIT(PORTC,pinnumber);//Set the value of the given pin in port C as High
     e1e:	a5 e3       	ldi	r26, 0x35	; 53
     e20:	b0 e0       	ldi	r27, 0x00	; 0
     e22:	e5 e3       	ldi	r30, 0x35	; 53
     e24:	f0 e0       	ldi	r31, 0x00	; 0
     e26:	80 81       	ld	r24, Z
     e28:	48 2f       	mov	r20, r24
     e2a:	8a 81       	ldd	r24, Y+2	; 0x02
     e2c:	28 2f       	mov	r18, r24
     e2e:	30 e0       	ldi	r19, 0x00	; 0
     e30:	81 e0       	ldi	r24, 0x01	; 1
     e32:	90 e0       	ldi	r25, 0x00	; 0
     e34:	02 2e       	mov	r0, r18
     e36:	02 c0       	rjmp	.+4      	; 0xe3c <DIO_write+0x12e>
     e38:	88 0f       	add	r24, r24
     e3a:	99 1f       	adc	r25, r25
     e3c:	0a 94       	dec	r0
     e3e:	e2 f7       	brpl	.-8      	; 0xe38 <DIO_write+0x12a>
     e40:	84 2b       	or	r24, r20
     e42:	8c 93       	st	X, r24
     e44:	40 c0       	rjmp	.+128    	; 0xec6 <DIO_write+0x1b8>
		}
		else
		{
			CLR_BIT(PORTC,pinnumber);//Set the value of the given pin in port C as Low
     e46:	a5 e3       	ldi	r26, 0x35	; 53
     e48:	b0 e0       	ldi	r27, 0x00	; 0
     e4a:	e5 e3       	ldi	r30, 0x35	; 53
     e4c:	f0 e0       	ldi	r31, 0x00	; 0
     e4e:	80 81       	ld	r24, Z
     e50:	48 2f       	mov	r20, r24
     e52:	8a 81       	ldd	r24, Y+2	; 0x02
     e54:	28 2f       	mov	r18, r24
     e56:	30 e0       	ldi	r19, 0x00	; 0
     e58:	81 e0       	ldi	r24, 0x01	; 1
     e5a:	90 e0       	ldi	r25, 0x00	; 0
     e5c:	02 2e       	mov	r0, r18
     e5e:	02 c0       	rjmp	.+4      	; 0xe64 <DIO_write+0x156>
     e60:	88 0f       	add	r24, r24
     e62:	99 1f       	adc	r25, r25
     e64:	0a 94       	dec	r0
     e66:	e2 f7       	brpl	.-8      	; 0xe60 <DIO_write+0x152>
     e68:	80 95       	com	r24
     e6a:	84 23       	and	r24, r20
     e6c:	8c 93       	st	X, r24
     e6e:	2b c0       	rjmp	.+86     	; 0xec6 <DIO_write+0x1b8>
		}
		break ;
		case 'D':
		
		if(outputvalue==1)
     e70:	8b 81       	ldd	r24, Y+3	; 0x03
     e72:	81 30       	cpi	r24, 0x01	; 1
     e74:	a1 f4       	brne	.+40     	; 0xe9e <DIO_write+0x190>
		{
			SET_BIT(PORTD,pinnumber);//Set the value of the given pin in port D as High
     e76:	a2 e3       	ldi	r26, 0x32	; 50
     e78:	b0 e0       	ldi	r27, 0x00	; 0
     e7a:	e2 e3       	ldi	r30, 0x32	; 50
     e7c:	f0 e0       	ldi	r31, 0x00	; 0
     e7e:	80 81       	ld	r24, Z
     e80:	48 2f       	mov	r20, r24
     e82:	8a 81       	ldd	r24, Y+2	; 0x02
     e84:	28 2f       	mov	r18, r24
     e86:	30 e0       	ldi	r19, 0x00	; 0
     e88:	81 e0       	ldi	r24, 0x01	; 1
     e8a:	90 e0       	ldi	r25, 0x00	; 0
     e8c:	02 2e       	mov	r0, r18
     e8e:	02 c0       	rjmp	.+4      	; 0xe94 <DIO_write+0x186>
     e90:	88 0f       	add	r24, r24
     e92:	99 1f       	adc	r25, r25
     e94:	0a 94       	dec	r0
     e96:	e2 f7       	brpl	.-8      	; 0xe90 <DIO_write+0x182>
     e98:	84 2b       	or	r24, r20
     e9a:	8c 93       	st	X, r24
     e9c:	14 c0       	rjmp	.+40     	; 0xec6 <DIO_write+0x1b8>
		}
		else
		{
			CLR_BIT(PORTD,pinnumber);//Set the value of the given pin in port D as Low
     e9e:	a2 e3       	ldi	r26, 0x32	; 50
     ea0:	b0 e0       	ldi	r27, 0x00	; 0
     ea2:	e2 e3       	ldi	r30, 0x32	; 50
     ea4:	f0 e0       	ldi	r31, 0x00	; 0
     ea6:	80 81       	ld	r24, Z
     ea8:	48 2f       	mov	r20, r24
     eaa:	8a 81       	ldd	r24, Y+2	; 0x02
     eac:	28 2f       	mov	r18, r24
     eae:	30 e0       	ldi	r19, 0x00	; 0
     eb0:	81 e0       	ldi	r24, 0x01	; 1
     eb2:	90 e0       	ldi	r25, 0x00	; 0
     eb4:	02 2e       	mov	r0, r18
     eb6:	02 c0       	rjmp	.+4      	; 0xebc <DIO_write+0x1ae>
     eb8:	88 0f       	add	r24, r24
     eba:	99 1f       	adc	r25, r25
     ebc:	0a 94       	dec	r0
     ebe:	e2 f7       	brpl	.-8      	; 0xeb8 <DIO_write+0x1aa>
     ec0:	80 95       	com	r24
     ec2:	84 23       	and	r24, r20
     ec4:	8c 93       	st	X, r24
		}
		break ;
		default: break ;
	}
}
     ec6:	0f 90       	pop	r0
     ec8:	0f 90       	pop	r0
     eca:	0f 90       	pop	r0
     ecc:	0f 90       	pop	r0
     ece:	0f 90       	pop	r0
     ed0:	cf 91       	pop	r28
     ed2:	df 91       	pop	r29
     ed4:	08 95       	ret

00000ed6 <DIO_u8read>:


unsigned char DIO_u8read(unsigned char portname,unsigned char pinnumber)
{
     ed6:	df 93       	push	r29
     ed8:	cf 93       	push	r28
     eda:	00 d0       	rcall	.+0      	; 0xedc <DIO_u8read+0x6>
     edc:	00 d0       	rcall	.+0      	; 0xede <DIO_u8read+0x8>
     ede:	0f 92       	push	r0
     ee0:	cd b7       	in	r28, 0x3d	; 61
     ee2:	de b7       	in	r29, 0x3e	; 62
     ee4:	8a 83       	std	Y+2, r24	; 0x02
     ee6:	6b 83       	std	Y+3, r22	; 0x03
	unsigned char return_value=0;
     ee8:	19 82       	std	Y+1, r1	; 0x01
	switch(portname)
     eea:	8a 81       	ldd	r24, Y+2	; 0x02
     eec:	28 2f       	mov	r18, r24
     eee:	30 e0       	ldi	r19, 0x00	; 0
     ef0:	3d 83       	std	Y+5, r19	; 0x05
     ef2:	2c 83       	std	Y+4, r18	; 0x04
     ef4:	4c 81       	ldd	r20, Y+4	; 0x04
     ef6:	5d 81       	ldd	r21, Y+5	; 0x05
     ef8:	42 34       	cpi	r20, 0x42	; 66
     efa:	51 05       	cpc	r21, r1
     efc:	b1 f1       	breq	.+108    	; 0xf6a <DIO_u8read+0x94>
     efe:	8c 81       	ldd	r24, Y+4	; 0x04
     f00:	9d 81       	ldd	r25, Y+5	; 0x05
     f02:	83 34       	cpi	r24, 0x43	; 67
     f04:	91 05       	cpc	r25, r1
     f06:	34 f4       	brge	.+12     	; 0xf14 <DIO_u8read+0x3e>
     f08:	2c 81       	ldd	r18, Y+4	; 0x04
     f0a:	3d 81       	ldd	r19, Y+5	; 0x05
     f0c:	21 34       	cpi	r18, 0x41	; 65
     f0e:	31 05       	cpc	r19, r1
     f10:	71 f0       	breq	.+28     	; 0xf2e <DIO_u8read+0x58>
     f12:	84 c0       	rjmp	.+264    	; 0x101c <DIO_u8read+0x146>
     f14:	4c 81       	ldd	r20, Y+4	; 0x04
     f16:	5d 81       	ldd	r21, Y+5	; 0x05
     f18:	43 34       	cpi	r20, 0x43	; 67
     f1a:	51 05       	cpc	r21, r1
     f1c:	09 f4       	brne	.+2      	; 0xf20 <DIO_u8read+0x4a>
     f1e:	43 c0       	rjmp	.+134    	; 0xfa6 <DIO_u8read+0xd0>
     f20:	8c 81       	ldd	r24, Y+4	; 0x04
     f22:	9d 81       	ldd	r25, Y+5	; 0x05
     f24:	84 34       	cpi	r24, 0x44	; 68
     f26:	91 05       	cpc	r25, r1
     f28:	09 f4       	brne	.+2      	; 0xf2c <DIO_u8read+0x56>
     f2a:	5b c0       	rjmp	.+182    	; 0xfe2 <DIO_u8read+0x10c>
     f2c:	77 c0       	rjmp	.+238    	; 0x101c <DIO_u8read+0x146>
	{
		case 'A' :
		return_value=READ_BIT(PINA,pinnumber);//Read the value from the given pin in port A
     f2e:	e9 e3       	ldi	r30, 0x39	; 57
     f30:	f0 e0       	ldi	r31, 0x00	; 0
     f32:	80 81       	ld	r24, Z
     f34:	48 2f       	mov	r20, r24
     f36:	50 e0       	ldi	r21, 0x00	; 0
     f38:	8b 81       	ldd	r24, Y+3	; 0x03
     f3a:	28 2f       	mov	r18, r24
     f3c:	30 e0       	ldi	r19, 0x00	; 0
     f3e:	81 e0       	ldi	r24, 0x01	; 1
     f40:	90 e0       	ldi	r25, 0x00	; 0
     f42:	02 c0       	rjmp	.+4      	; 0xf48 <DIO_u8read+0x72>
     f44:	88 0f       	add	r24, r24
     f46:	99 1f       	adc	r25, r25
     f48:	2a 95       	dec	r18
     f4a:	e2 f7       	brpl	.-8      	; 0xf44 <DIO_u8read+0x6e>
     f4c:	9a 01       	movw	r18, r20
     f4e:	28 23       	and	r18, r24
     f50:	39 23       	and	r19, r25
     f52:	8b 81       	ldd	r24, Y+3	; 0x03
     f54:	88 2f       	mov	r24, r24
     f56:	90 e0       	ldi	r25, 0x00	; 0
     f58:	a9 01       	movw	r20, r18
     f5a:	02 c0       	rjmp	.+4      	; 0xf60 <DIO_u8read+0x8a>
     f5c:	55 95       	asr	r21
     f5e:	47 95       	ror	r20
     f60:	8a 95       	dec	r24
     f62:	e2 f7       	brpl	.-8      	; 0xf5c <DIO_u8read+0x86>
     f64:	ca 01       	movw	r24, r20
     f66:	89 83       	std	Y+1, r24	; 0x01
     f68:	59 c0       	rjmp	.+178    	; 0x101c <DIO_u8read+0x146>
		break;
		
		case 'B' :
		return_value=READ_BIT(PINB,pinnumber);//Read the value from the given pin in port B
     f6a:	e6 e3       	ldi	r30, 0x36	; 54
     f6c:	f0 e0       	ldi	r31, 0x00	; 0
     f6e:	80 81       	ld	r24, Z
     f70:	48 2f       	mov	r20, r24
     f72:	50 e0       	ldi	r21, 0x00	; 0
     f74:	8b 81       	ldd	r24, Y+3	; 0x03
     f76:	28 2f       	mov	r18, r24
     f78:	30 e0       	ldi	r19, 0x00	; 0
     f7a:	81 e0       	ldi	r24, 0x01	; 1
     f7c:	90 e0       	ldi	r25, 0x00	; 0
     f7e:	02 c0       	rjmp	.+4      	; 0xf84 <DIO_u8read+0xae>
     f80:	88 0f       	add	r24, r24
     f82:	99 1f       	adc	r25, r25
     f84:	2a 95       	dec	r18
     f86:	e2 f7       	brpl	.-8      	; 0xf80 <DIO_u8read+0xaa>
     f88:	9a 01       	movw	r18, r20
     f8a:	28 23       	and	r18, r24
     f8c:	39 23       	and	r19, r25
     f8e:	8b 81       	ldd	r24, Y+3	; 0x03
     f90:	88 2f       	mov	r24, r24
     f92:	90 e0       	ldi	r25, 0x00	; 0
     f94:	a9 01       	movw	r20, r18
     f96:	02 c0       	rjmp	.+4      	; 0xf9c <DIO_u8read+0xc6>
     f98:	55 95       	asr	r21
     f9a:	47 95       	ror	r20
     f9c:	8a 95       	dec	r24
     f9e:	e2 f7       	brpl	.-8      	; 0xf98 <DIO_u8read+0xc2>
     fa0:	ca 01       	movw	r24, r20
     fa2:	89 83       	std	Y+1, r24	; 0x01
     fa4:	3b c0       	rjmp	.+118    	; 0x101c <DIO_u8read+0x146>
		break;
		
		case 'C' :
		return_value=READ_BIT(PINC,pinnumber);//Read the value from the given pin in port C
     fa6:	e3 e3       	ldi	r30, 0x33	; 51
     fa8:	f0 e0       	ldi	r31, 0x00	; 0
     faa:	80 81       	ld	r24, Z
     fac:	48 2f       	mov	r20, r24
     fae:	50 e0       	ldi	r21, 0x00	; 0
     fb0:	8b 81       	ldd	r24, Y+3	; 0x03
     fb2:	28 2f       	mov	r18, r24
     fb4:	30 e0       	ldi	r19, 0x00	; 0
     fb6:	81 e0       	ldi	r24, 0x01	; 1
     fb8:	90 e0       	ldi	r25, 0x00	; 0
     fba:	02 c0       	rjmp	.+4      	; 0xfc0 <DIO_u8read+0xea>
     fbc:	88 0f       	add	r24, r24
     fbe:	99 1f       	adc	r25, r25
     fc0:	2a 95       	dec	r18
     fc2:	e2 f7       	brpl	.-8      	; 0xfbc <DIO_u8read+0xe6>
     fc4:	9a 01       	movw	r18, r20
     fc6:	28 23       	and	r18, r24
     fc8:	39 23       	and	r19, r25
     fca:	8b 81       	ldd	r24, Y+3	; 0x03
     fcc:	88 2f       	mov	r24, r24
     fce:	90 e0       	ldi	r25, 0x00	; 0
     fd0:	a9 01       	movw	r20, r18
     fd2:	02 c0       	rjmp	.+4      	; 0xfd8 <DIO_u8read+0x102>
     fd4:	55 95       	asr	r21
     fd6:	47 95       	ror	r20
     fd8:	8a 95       	dec	r24
     fda:	e2 f7       	brpl	.-8      	; 0xfd4 <DIO_u8read+0xfe>
     fdc:	ca 01       	movw	r24, r20
     fde:	89 83       	std	Y+1, r24	; 0x01
     fe0:	1d c0       	rjmp	.+58     	; 0x101c <DIO_u8read+0x146>
		break;
		
		case 'D' :
		return_value=READ_BIT(PIND,pinnumber);//Read the value from the given pin in port D
     fe2:	e0 e3       	ldi	r30, 0x30	; 48
     fe4:	f0 e0       	ldi	r31, 0x00	; 0
     fe6:	80 81       	ld	r24, Z
     fe8:	48 2f       	mov	r20, r24
     fea:	50 e0       	ldi	r21, 0x00	; 0
     fec:	8b 81       	ldd	r24, Y+3	; 0x03
     fee:	28 2f       	mov	r18, r24
     ff0:	30 e0       	ldi	r19, 0x00	; 0
     ff2:	81 e0       	ldi	r24, 0x01	; 1
     ff4:	90 e0       	ldi	r25, 0x00	; 0
     ff6:	02 c0       	rjmp	.+4      	; 0xffc <DIO_u8read+0x126>
     ff8:	88 0f       	add	r24, r24
     ffa:	99 1f       	adc	r25, r25
     ffc:	2a 95       	dec	r18
     ffe:	e2 f7       	brpl	.-8      	; 0xff8 <DIO_u8read+0x122>
    1000:	9a 01       	movw	r18, r20
    1002:	28 23       	and	r18, r24
    1004:	39 23       	and	r19, r25
    1006:	8b 81       	ldd	r24, Y+3	; 0x03
    1008:	88 2f       	mov	r24, r24
    100a:	90 e0       	ldi	r25, 0x00	; 0
    100c:	a9 01       	movw	r20, r18
    100e:	02 c0       	rjmp	.+4      	; 0x1014 <DIO_u8read+0x13e>
    1010:	55 95       	asr	r21
    1012:	47 95       	ror	r20
    1014:	8a 95       	dec	r24
    1016:	e2 f7       	brpl	.-8      	; 0x1010 <DIO_u8read+0x13a>
    1018:	ca 01       	movw	r24, r20
    101a:	89 83       	std	Y+1, r24	; 0x01
		break;
		default: 
		break;
	}
	return return_value ;
    101c:	89 81       	ldd	r24, Y+1	; 0x01
}
    101e:	0f 90       	pop	r0
    1020:	0f 90       	pop	r0
    1022:	0f 90       	pop	r0
    1024:	0f 90       	pop	r0
    1026:	0f 90       	pop	r0
    1028:	cf 91       	pop	r28
    102a:	df 91       	pop	r29
    102c:	08 95       	ret

0000102e <DIO_toggle>:
void DIO_toggle(unsigned char portname,unsigned char pinnumber)
{
    102e:	df 93       	push	r29
    1030:	cf 93       	push	r28
    1032:	00 d0       	rcall	.+0      	; 0x1034 <DIO_toggle+0x6>
    1034:	00 d0       	rcall	.+0      	; 0x1036 <DIO_toggle+0x8>
    1036:	cd b7       	in	r28, 0x3d	; 61
    1038:	de b7       	in	r29, 0x3e	; 62
    103a:	89 83       	std	Y+1, r24	; 0x01
    103c:	6a 83       	std	Y+2, r22	; 0x02
	switch(portname)
    103e:	89 81       	ldd	r24, Y+1	; 0x01
    1040:	28 2f       	mov	r18, r24
    1042:	30 e0       	ldi	r19, 0x00	; 0
    1044:	3c 83       	std	Y+4, r19	; 0x04
    1046:	2b 83       	std	Y+3, r18	; 0x03
    1048:	8b 81       	ldd	r24, Y+3	; 0x03
    104a:	9c 81       	ldd	r25, Y+4	; 0x04
    104c:	82 34       	cpi	r24, 0x42	; 66
    104e:	91 05       	cpc	r25, r1
    1050:	51 f1       	breq	.+84     	; 0x10a6 <DIO_toggle+0x78>
    1052:	2b 81       	ldd	r18, Y+3	; 0x03
    1054:	3c 81       	ldd	r19, Y+4	; 0x04
    1056:	23 34       	cpi	r18, 0x43	; 67
    1058:	31 05       	cpc	r19, r1
    105a:	34 f4       	brge	.+12     	; 0x1068 <DIO_toggle+0x3a>
    105c:	8b 81       	ldd	r24, Y+3	; 0x03
    105e:	9c 81       	ldd	r25, Y+4	; 0x04
    1060:	81 34       	cpi	r24, 0x41	; 65
    1062:	91 05       	cpc	r25, r1
    1064:	61 f0       	breq	.+24     	; 0x107e <DIO_toggle+0x50>
    1066:	5a c0       	rjmp	.+180    	; 0x111c <DIO_toggle+0xee>
    1068:	2b 81       	ldd	r18, Y+3	; 0x03
    106a:	3c 81       	ldd	r19, Y+4	; 0x04
    106c:	23 34       	cpi	r18, 0x43	; 67
    106e:	31 05       	cpc	r19, r1
    1070:	71 f1       	breq	.+92     	; 0x10ce <DIO_toggle+0xa0>
    1072:	8b 81       	ldd	r24, Y+3	; 0x03
    1074:	9c 81       	ldd	r25, Y+4	; 0x04
    1076:	84 34       	cpi	r24, 0x44	; 68
    1078:	91 05       	cpc	r25, r1
    107a:	e9 f1       	breq	.+122    	; 0x10f6 <DIO_toggle+0xc8>
    107c:	4f c0       	rjmp	.+158    	; 0x111c <DIO_toggle+0xee>
	{
		case 'A':
		TOG_BIT(PORTA,pinnumber);//Toggle the value of the given pin in port A
    107e:	ab e3       	ldi	r26, 0x3B	; 59
    1080:	b0 e0       	ldi	r27, 0x00	; 0
    1082:	eb e3       	ldi	r30, 0x3B	; 59
    1084:	f0 e0       	ldi	r31, 0x00	; 0
    1086:	80 81       	ld	r24, Z
    1088:	48 2f       	mov	r20, r24
    108a:	8a 81       	ldd	r24, Y+2	; 0x02
    108c:	28 2f       	mov	r18, r24
    108e:	30 e0       	ldi	r19, 0x00	; 0
    1090:	81 e0       	ldi	r24, 0x01	; 1
    1092:	90 e0       	ldi	r25, 0x00	; 0
    1094:	02 2e       	mov	r0, r18
    1096:	02 c0       	rjmp	.+4      	; 0x109c <DIO_toggle+0x6e>
    1098:	88 0f       	add	r24, r24
    109a:	99 1f       	adc	r25, r25
    109c:	0a 94       	dec	r0
    109e:	e2 f7       	brpl	.-8      	; 0x1098 <DIO_toggle+0x6a>
    10a0:	84 27       	eor	r24, r20
    10a2:	8c 93       	st	X, r24
    10a4:	3b c0       	rjmp	.+118    	; 0x111c <DIO_toggle+0xee>
		break;
		case 'B':
		TOG_BIT(PORTB,pinnumber);//Toggle the value of the given pin in port B
    10a6:	a8 e3       	ldi	r26, 0x38	; 56
    10a8:	b0 e0       	ldi	r27, 0x00	; 0
    10aa:	e8 e3       	ldi	r30, 0x38	; 56
    10ac:	f0 e0       	ldi	r31, 0x00	; 0
    10ae:	80 81       	ld	r24, Z
    10b0:	48 2f       	mov	r20, r24
    10b2:	8a 81       	ldd	r24, Y+2	; 0x02
    10b4:	28 2f       	mov	r18, r24
    10b6:	30 e0       	ldi	r19, 0x00	; 0
    10b8:	81 e0       	ldi	r24, 0x01	; 1
    10ba:	90 e0       	ldi	r25, 0x00	; 0
    10bc:	02 2e       	mov	r0, r18
    10be:	02 c0       	rjmp	.+4      	; 0x10c4 <DIO_toggle+0x96>
    10c0:	88 0f       	add	r24, r24
    10c2:	99 1f       	adc	r25, r25
    10c4:	0a 94       	dec	r0
    10c6:	e2 f7       	brpl	.-8      	; 0x10c0 <DIO_toggle+0x92>
    10c8:	84 27       	eor	r24, r20
    10ca:	8c 93       	st	X, r24
    10cc:	27 c0       	rjmp	.+78     	; 0x111c <DIO_toggle+0xee>
		break;
		case 'C':
		TOG_BIT(PORTC,pinnumber);//Toggle the value of the given pin in port C
    10ce:	a5 e3       	ldi	r26, 0x35	; 53
    10d0:	b0 e0       	ldi	r27, 0x00	; 0
    10d2:	e5 e3       	ldi	r30, 0x35	; 53
    10d4:	f0 e0       	ldi	r31, 0x00	; 0
    10d6:	80 81       	ld	r24, Z
    10d8:	48 2f       	mov	r20, r24
    10da:	8a 81       	ldd	r24, Y+2	; 0x02
    10dc:	28 2f       	mov	r18, r24
    10de:	30 e0       	ldi	r19, 0x00	; 0
    10e0:	81 e0       	ldi	r24, 0x01	; 1
    10e2:	90 e0       	ldi	r25, 0x00	; 0
    10e4:	02 2e       	mov	r0, r18
    10e6:	02 c0       	rjmp	.+4      	; 0x10ec <DIO_toggle+0xbe>
    10e8:	88 0f       	add	r24, r24
    10ea:	99 1f       	adc	r25, r25
    10ec:	0a 94       	dec	r0
    10ee:	e2 f7       	brpl	.-8      	; 0x10e8 <DIO_toggle+0xba>
    10f0:	84 27       	eor	r24, r20
    10f2:	8c 93       	st	X, r24
    10f4:	13 c0       	rjmp	.+38     	; 0x111c <DIO_toggle+0xee>
		break;
		case 'D':
		TOG_BIT(PORTD,pinnumber);//Toggle the value of the given pin in port D
    10f6:	a2 e3       	ldi	r26, 0x32	; 50
    10f8:	b0 e0       	ldi	r27, 0x00	; 0
    10fa:	e2 e3       	ldi	r30, 0x32	; 50
    10fc:	f0 e0       	ldi	r31, 0x00	; 0
    10fe:	80 81       	ld	r24, Z
    1100:	48 2f       	mov	r20, r24
    1102:	8a 81       	ldd	r24, Y+2	; 0x02
    1104:	28 2f       	mov	r18, r24
    1106:	30 e0       	ldi	r19, 0x00	; 0
    1108:	81 e0       	ldi	r24, 0x01	; 1
    110a:	90 e0       	ldi	r25, 0x00	; 0
    110c:	02 2e       	mov	r0, r18
    110e:	02 c0       	rjmp	.+4      	; 0x1114 <DIO_toggle+0xe6>
    1110:	88 0f       	add	r24, r24
    1112:	99 1f       	adc	r25, r25
    1114:	0a 94       	dec	r0
    1116:	e2 f7       	brpl	.-8      	; 0x1110 <DIO_toggle+0xe2>
    1118:	84 27       	eor	r24, r20
    111a:	8c 93       	st	X, r24
		break;
		default: break;
	}
}
    111c:	0f 90       	pop	r0
    111e:	0f 90       	pop	r0
    1120:	0f 90       	pop	r0
    1122:	0f 90       	pop	r0
    1124:	cf 91       	pop	r28
    1126:	df 91       	pop	r29
    1128:	08 95       	ret

0000112a <DIO_set_port_direction>:
void DIO_set_port_direction(unsigned char portname,unsigned char direction)
{
    112a:	df 93       	push	r29
    112c:	cf 93       	push	r28
    112e:	00 d0       	rcall	.+0      	; 0x1130 <DIO_set_port_direction+0x6>
    1130:	00 d0       	rcall	.+0      	; 0x1132 <DIO_set_port_direction+0x8>
    1132:	cd b7       	in	r28, 0x3d	; 61
    1134:	de b7       	in	r29, 0x3e	; 62
    1136:	89 83       	std	Y+1, r24	; 0x01
    1138:	6a 83       	std	Y+2, r22	; 0x02
	switch(portname)
    113a:	89 81       	ldd	r24, Y+1	; 0x01
    113c:	28 2f       	mov	r18, r24
    113e:	30 e0       	ldi	r19, 0x00	; 0
    1140:	3c 83       	std	Y+4, r19	; 0x04
    1142:	2b 83       	std	Y+3, r18	; 0x03
    1144:	8b 81       	ldd	r24, Y+3	; 0x03
    1146:	9c 81       	ldd	r25, Y+4	; 0x04
    1148:	82 34       	cpi	r24, 0x42	; 66
    114a:	91 05       	cpc	r25, r1
    114c:	d9 f0       	breq	.+54     	; 0x1184 <DIO_set_port_direction+0x5a>
    114e:	2b 81       	ldd	r18, Y+3	; 0x03
    1150:	3c 81       	ldd	r19, Y+4	; 0x04
    1152:	23 34       	cpi	r18, 0x43	; 67
    1154:	31 05       	cpc	r19, r1
    1156:	34 f4       	brge	.+12     	; 0x1164 <DIO_set_port_direction+0x3a>
    1158:	8b 81       	ldd	r24, Y+3	; 0x03
    115a:	9c 81       	ldd	r25, Y+4	; 0x04
    115c:	81 34       	cpi	r24, 0x41	; 65
    115e:	91 05       	cpc	r25, r1
    1160:	61 f0       	breq	.+24     	; 0x117a <DIO_set_port_direction+0x50>
    1162:	1e c0       	rjmp	.+60     	; 0x11a0 <DIO_set_port_direction+0x76>
    1164:	2b 81       	ldd	r18, Y+3	; 0x03
    1166:	3c 81       	ldd	r19, Y+4	; 0x04
    1168:	23 34       	cpi	r18, 0x43	; 67
    116a:	31 05       	cpc	r19, r1
    116c:	81 f0       	breq	.+32     	; 0x118e <DIO_set_port_direction+0x64>
    116e:	8b 81       	ldd	r24, Y+3	; 0x03
    1170:	9c 81       	ldd	r25, Y+4	; 0x04
    1172:	84 34       	cpi	r24, 0x44	; 68
    1174:	91 05       	cpc	r25, r1
    1176:	81 f0       	breq	.+32     	; 0x1198 <DIO_set_port_direction+0x6e>
    1178:	13 c0       	rjmp	.+38     	; 0x11a0 <DIO_set_port_direction+0x76>
	{
		case 'A' :
		DDRA=direction; //set the direction of port A
    117a:	ea e3       	ldi	r30, 0x3A	; 58
    117c:	f0 e0       	ldi	r31, 0x00	; 0
    117e:	8a 81       	ldd	r24, Y+2	; 0x02
    1180:	80 83       	st	Z, r24
    1182:	0e c0       	rjmp	.+28     	; 0x11a0 <DIO_set_port_direction+0x76>
		break ;
		case 'B':
		DDRB=direction; //set the direction of port B
    1184:	e7 e3       	ldi	r30, 0x37	; 55
    1186:	f0 e0       	ldi	r31, 0x00	; 0
    1188:	8a 81       	ldd	r24, Y+2	; 0x02
    118a:	80 83       	st	Z, r24
    118c:	09 c0       	rjmp	.+18     	; 0x11a0 <DIO_set_port_direction+0x76>
		break ;
		case 'C' :
		DDRC=direction; //set the direction of port C
    118e:	e4 e3       	ldi	r30, 0x34	; 52
    1190:	f0 e0       	ldi	r31, 0x00	; 0
    1192:	8a 81       	ldd	r24, Y+2	; 0x02
    1194:	80 83       	st	Z, r24
    1196:	04 c0       	rjmp	.+8      	; 0x11a0 <DIO_set_port_direction+0x76>
		break ;
		case 'D':
		DDRD=direction; //set the direction of port D
    1198:	e1 e3       	ldi	r30, 0x31	; 49
    119a:	f0 e0       	ldi	r31, 0x00	; 0
    119c:	8a 81       	ldd	r24, Y+2	; 0x02
    119e:	80 83       	st	Z, r24
		break ;
		default:
		break ;
	}
	
}
    11a0:	0f 90       	pop	r0
    11a2:	0f 90       	pop	r0
    11a4:	0f 90       	pop	r0
    11a6:	0f 90       	pop	r0
    11a8:	cf 91       	pop	r28
    11aa:	df 91       	pop	r29
    11ac:	08 95       	ret

000011ae <DIO_write_port>:
void DIO_write_port(unsigned char portname,unsigned char portvalue)
{
    11ae:	df 93       	push	r29
    11b0:	cf 93       	push	r28
    11b2:	00 d0       	rcall	.+0      	; 0x11b4 <DIO_write_port+0x6>
    11b4:	00 d0       	rcall	.+0      	; 0x11b6 <DIO_write_port+0x8>
    11b6:	cd b7       	in	r28, 0x3d	; 61
    11b8:	de b7       	in	r29, 0x3e	; 62
    11ba:	89 83       	std	Y+1, r24	; 0x01
    11bc:	6a 83       	std	Y+2, r22	; 0x02
	switch(portname)
    11be:	89 81       	ldd	r24, Y+1	; 0x01
    11c0:	28 2f       	mov	r18, r24
    11c2:	30 e0       	ldi	r19, 0x00	; 0
    11c4:	3c 83       	std	Y+4, r19	; 0x04
    11c6:	2b 83       	std	Y+3, r18	; 0x03
    11c8:	8b 81       	ldd	r24, Y+3	; 0x03
    11ca:	9c 81       	ldd	r25, Y+4	; 0x04
    11cc:	82 34       	cpi	r24, 0x42	; 66
    11ce:	91 05       	cpc	r25, r1
    11d0:	d9 f0       	breq	.+54     	; 0x1208 <DIO_write_port+0x5a>
    11d2:	2b 81       	ldd	r18, Y+3	; 0x03
    11d4:	3c 81       	ldd	r19, Y+4	; 0x04
    11d6:	23 34       	cpi	r18, 0x43	; 67
    11d8:	31 05       	cpc	r19, r1
    11da:	34 f4       	brge	.+12     	; 0x11e8 <DIO_write_port+0x3a>
    11dc:	8b 81       	ldd	r24, Y+3	; 0x03
    11de:	9c 81       	ldd	r25, Y+4	; 0x04
    11e0:	81 34       	cpi	r24, 0x41	; 65
    11e2:	91 05       	cpc	r25, r1
    11e4:	61 f0       	breq	.+24     	; 0x11fe <DIO_write_port+0x50>
    11e6:	1e c0       	rjmp	.+60     	; 0x1224 <DIO_write_port+0x76>
    11e8:	2b 81       	ldd	r18, Y+3	; 0x03
    11ea:	3c 81       	ldd	r19, Y+4	; 0x04
    11ec:	23 34       	cpi	r18, 0x43	; 67
    11ee:	31 05       	cpc	r19, r1
    11f0:	81 f0       	breq	.+32     	; 0x1212 <DIO_write_port+0x64>
    11f2:	8b 81       	ldd	r24, Y+3	; 0x03
    11f4:	9c 81       	ldd	r25, Y+4	; 0x04
    11f6:	84 34       	cpi	r24, 0x44	; 68
    11f8:	91 05       	cpc	r25, r1
    11fa:	81 f0       	breq	.+32     	; 0x121c <DIO_write_port+0x6e>
    11fc:	13 c0       	rjmp	.+38     	; 0x1224 <DIO_write_port+0x76>
	{
		case 'A' :
		PORTA=portvalue; //Write the given value to the port A
    11fe:	eb e3       	ldi	r30, 0x3B	; 59
    1200:	f0 e0       	ldi	r31, 0x00	; 0
    1202:	8a 81       	ldd	r24, Y+2	; 0x02
    1204:	80 83       	st	Z, r24
    1206:	0e c0       	rjmp	.+28     	; 0x1224 <DIO_write_port+0x76>
		break ;
		case 'B':
		PORTB=portvalue; //Write the given value to the port B
    1208:	e8 e3       	ldi	r30, 0x38	; 56
    120a:	f0 e0       	ldi	r31, 0x00	; 0
    120c:	8a 81       	ldd	r24, Y+2	; 0x02
    120e:	80 83       	st	Z, r24
    1210:	09 c0       	rjmp	.+18     	; 0x1224 <DIO_write_port+0x76>
		break ;
		case 'C' :
		PORTC=portvalue; //Write the given value to the port C
    1212:	e5 e3       	ldi	r30, 0x35	; 53
    1214:	f0 e0       	ldi	r31, 0x00	; 0
    1216:	8a 81       	ldd	r24, Y+2	; 0x02
    1218:	80 83       	st	Z, r24
    121a:	04 c0       	rjmp	.+8      	; 0x1224 <DIO_write_port+0x76>
		break ;
		case 'D':
		PORTD=portvalue; //Write the given value to the port D
    121c:	e2 e3       	ldi	r30, 0x32	; 50
    121e:	f0 e0       	ldi	r31, 0x00	; 0
    1220:	8a 81       	ldd	r24, Y+2	; 0x02
    1222:	80 83       	st	Z, r24
		break ;
		default:
		 break ;
	}
}
    1224:	0f 90       	pop	r0
    1226:	0f 90       	pop	r0
    1228:	0f 90       	pop	r0
    122a:	0f 90       	pop	r0
    122c:	cf 91       	pop	r28
    122e:	df 91       	pop	r29
    1230:	08 95       	ret

00001232 <DIO_read_port>:

unsigned char DIO_read_port(unsigned char portname)
{
    1232:	df 93       	push	r29
    1234:	cf 93       	push	r28
    1236:	00 d0       	rcall	.+0      	; 0x1238 <DIO_read_port+0x6>
    1238:	00 d0       	rcall	.+0      	; 0x123a <DIO_read_port+0x8>
    123a:	cd b7       	in	r28, 0x3d	; 61
    123c:	de b7       	in	r29, 0x3e	; 62
    123e:	8a 83       	std	Y+2, r24	; 0x02
	unsigned char return_val=0;
    1240:	19 82       	std	Y+1, r1	; 0x01
	switch(portname)
    1242:	8a 81       	ldd	r24, Y+2	; 0x02
    1244:	28 2f       	mov	r18, r24
    1246:	30 e0       	ldi	r19, 0x00	; 0
    1248:	3c 83       	std	Y+4, r19	; 0x04
    124a:	2b 83       	std	Y+3, r18	; 0x03
    124c:	8b 81       	ldd	r24, Y+3	; 0x03
    124e:	9c 81       	ldd	r25, Y+4	; 0x04
    1250:	82 34       	cpi	r24, 0x42	; 66
    1252:	91 05       	cpc	r25, r1
    1254:	d9 f0       	breq	.+54     	; 0x128c <DIO_read_port+0x5a>
    1256:	2b 81       	ldd	r18, Y+3	; 0x03
    1258:	3c 81       	ldd	r19, Y+4	; 0x04
    125a:	23 34       	cpi	r18, 0x43	; 67
    125c:	31 05       	cpc	r19, r1
    125e:	34 f4       	brge	.+12     	; 0x126c <DIO_read_port+0x3a>
    1260:	8b 81       	ldd	r24, Y+3	; 0x03
    1262:	9c 81       	ldd	r25, Y+4	; 0x04
    1264:	81 34       	cpi	r24, 0x41	; 65
    1266:	91 05       	cpc	r25, r1
    1268:	61 f0       	breq	.+24     	; 0x1282 <DIO_read_port+0x50>
    126a:	1e c0       	rjmp	.+60     	; 0x12a8 <DIO_read_port+0x76>
    126c:	2b 81       	ldd	r18, Y+3	; 0x03
    126e:	3c 81       	ldd	r19, Y+4	; 0x04
    1270:	23 34       	cpi	r18, 0x43	; 67
    1272:	31 05       	cpc	r19, r1
    1274:	81 f0       	breq	.+32     	; 0x1296 <DIO_read_port+0x64>
    1276:	8b 81       	ldd	r24, Y+3	; 0x03
    1278:	9c 81       	ldd	r25, Y+4	; 0x04
    127a:	84 34       	cpi	r24, 0x44	; 68
    127c:	91 05       	cpc	r25, r1
    127e:	81 f0       	breq	.+32     	; 0x12a0 <DIO_read_port+0x6e>
    1280:	13 c0       	rjmp	.+38     	; 0x12a8 <DIO_read_port+0x76>
	{
		case 'A' :
		return_val=PINA; // read the value of port A 
    1282:	e9 e3       	ldi	r30, 0x39	; 57
    1284:	f0 e0       	ldi	r31, 0x00	; 0
    1286:	80 81       	ld	r24, Z
    1288:	89 83       	std	Y+1, r24	; 0x01
    128a:	0e c0       	rjmp	.+28     	; 0x12a8 <DIO_read_port+0x76>
		break ;
		case 'B':
		return_val=PINB; // read the value of port B 
    128c:	e6 e3       	ldi	r30, 0x36	; 54
    128e:	f0 e0       	ldi	r31, 0x00	; 0
    1290:	80 81       	ld	r24, Z
    1292:	89 83       	std	Y+1, r24	; 0x01
    1294:	09 c0       	rjmp	.+18     	; 0x12a8 <DIO_read_port+0x76>
		break ;
		case 'C' :
		return_val=PINC; // read the value of port C 
    1296:	e3 e3       	ldi	r30, 0x33	; 51
    1298:	f0 e0       	ldi	r31, 0x00	; 0
    129a:	80 81       	ld	r24, Z
    129c:	89 83       	std	Y+1, r24	; 0x01
    129e:	04 c0       	rjmp	.+8      	; 0x12a8 <DIO_read_port+0x76>
		break ;
		case 'D':
		return_val=PIND; // read the value of port D 
    12a0:	e0 e3       	ldi	r30, 0x30	; 48
    12a2:	f0 e0       	ldi	r31, 0x00	; 0
    12a4:	80 81       	ld	r24, Z
    12a6:	89 83       	std	Y+1, r24	; 0x01
		break ;
		default:
		break ;
	}
	return return_val;
    12a8:	89 81       	ldd	r24, Y+1	; 0x01
}
    12aa:	0f 90       	pop	r0
    12ac:	0f 90       	pop	r0
    12ae:	0f 90       	pop	r0
    12b0:	0f 90       	pop	r0
    12b2:	cf 91       	pop	r28
    12b4:	df 91       	pop	r29
    12b6:	08 95       	ret

000012b8 <DIO_vconnectpullup>:

void DIO_vconnectpullup(char portname ,char pinnumber, char connect_pullup)
{
    12b8:	df 93       	push	r29
    12ba:	cf 93       	push	r28
    12bc:	00 d0       	rcall	.+0      	; 0x12be <DIO_vconnectpullup+0x6>
    12be:	00 d0       	rcall	.+0      	; 0x12c0 <DIO_vconnectpullup+0x8>
    12c0:	0f 92       	push	r0
    12c2:	cd b7       	in	r28, 0x3d	; 61
    12c4:	de b7       	in	r29, 0x3e	; 62
    12c6:	89 83       	std	Y+1, r24	; 0x01
    12c8:	6a 83       	std	Y+2, r22	; 0x02
    12ca:	4b 83       	std	Y+3, r20	; 0x03
	switch(portname)
    12cc:	89 81       	ldd	r24, Y+1	; 0x01
    12ce:	28 2f       	mov	r18, r24
    12d0:	30 e0       	ldi	r19, 0x00	; 0
    12d2:	3d 83       	std	Y+5, r19	; 0x05
    12d4:	2c 83       	std	Y+4, r18	; 0x04
    12d6:	8c 81       	ldd	r24, Y+4	; 0x04
    12d8:	9d 81       	ldd	r25, Y+5	; 0x05
    12da:	82 34       	cpi	r24, 0x42	; 66
    12dc:	91 05       	cpc	r25, r1
    12de:	09 f4       	brne	.+2      	; 0x12e2 <DIO_vconnectpullup+0x2a>
    12e0:	44 c0       	rjmp	.+136    	; 0x136a <DIO_vconnectpullup+0xb2>
    12e2:	2c 81       	ldd	r18, Y+4	; 0x04
    12e4:	3d 81       	ldd	r19, Y+5	; 0x05
    12e6:	23 34       	cpi	r18, 0x43	; 67
    12e8:	31 05       	cpc	r19, r1
    12ea:	34 f4       	brge	.+12     	; 0x12f8 <DIO_vconnectpullup+0x40>
    12ec:	8c 81       	ldd	r24, Y+4	; 0x04
    12ee:	9d 81       	ldd	r25, Y+5	; 0x05
    12f0:	81 34       	cpi	r24, 0x41	; 65
    12f2:	91 05       	cpc	r25, r1
    12f4:	71 f0       	breq	.+28     	; 0x1312 <DIO_vconnectpullup+0x5a>
    12f6:	bc c0       	rjmp	.+376    	; 0x1470 <DIO_vconnectpullup+0x1b8>
    12f8:	2c 81       	ldd	r18, Y+4	; 0x04
    12fa:	3d 81       	ldd	r19, Y+5	; 0x05
    12fc:	23 34       	cpi	r18, 0x43	; 67
    12fe:	31 05       	cpc	r19, r1
    1300:	09 f4       	brne	.+2      	; 0x1304 <DIO_vconnectpullup+0x4c>
    1302:	5f c0       	rjmp	.+190    	; 0x13c2 <DIO_vconnectpullup+0x10a>
    1304:	8c 81       	ldd	r24, Y+4	; 0x04
    1306:	9d 81       	ldd	r25, Y+5	; 0x05
    1308:	84 34       	cpi	r24, 0x44	; 68
    130a:	91 05       	cpc	r25, r1
    130c:	09 f4       	brne	.+2      	; 0x1310 <DIO_vconnectpullup+0x58>
    130e:	85 c0       	rjmp	.+266    	; 0x141a <DIO_vconnectpullup+0x162>
    1310:	af c0       	rjmp	.+350    	; 0x1470 <DIO_vconnectpullup+0x1b8>
	{
		case 'A':
		if(connect_pullup==1)
    1312:	8b 81       	ldd	r24, Y+3	; 0x03
    1314:	81 30       	cpi	r24, 0x01	; 1
    1316:	a1 f4       	brne	.+40     	; 0x1340 <DIO_vconnectpullup+0x88>
		{
			SET_BIT(PORTA,pinnumber);
    1318:	ab e3       	ldi	r26, 0x3B	; 59
    131a:	b0 e0       	ldi	r27, 0x00	; 0
    131c:	eb e3       	ldi	r30, 0x3B	; 59
    131e:	f0 e0       	ldi	r31, 0x00	; 0
    1320:	80 81       	ld	r24, Z
    1322:	48 2f       	mov	r20, r24
    1324:	8a 81       	ldd	r24, Y+2	; 0x02
    1326:	28 2f       	mov	r18, r24
    1328:	30 e0       	ldi	r19, 0x00	; 0
    132a:	81 e0       	ldi	r24, 0x01	; 1
    132c:	90 e0       	ldi	r25, 0x00	; 0
    132e:	02 2e       	mov	r0, r18
    1330:	02 c0       	rjmp	.+4      	; 0x1336 <DIO_vconnectpullup+0x7e>
    1332:	88 0f       	add	r24, r24
    1334:	99 1f       	adc	r25, r25
    1336:	0a 94       	dec	r0
    1338:	e2 f7       	brpl	.-8      	; 0x1332 <DIO_vconnectpullup+0x7a>
    133a:	84 2b       	or	r24, r20
    133c:	8c 93       	st	X, r24
    133e:	98 c0       	rjmp	.+304    	; 0x1470 <DIO_vconnectpullup+0x1b8>
		}
		else
		{
			CLR_BIT(PORTA,pinnumber);
    1340:	ab e3       	ldi	r26, 0x3B	; 59
    1342:	b0 e0       	ldi	r27, 0x00	; 0
    1344:	eb e3       	ldi	r30, 0x3B	; 59
    1346:	f0 e0       	ldi	r31, 0x00	; 0
    1348:	80 81       	ld	r24, Z
    134a:	48 2f       	mov	r20, r24
    134c:	8a 81       	ldd	r24, Y+2	; 0x02
    134e:	28 2f       	mov	r18, r24
    1350:	30 e0       	ldi	r19, 0x00	; 0
    1352:	81 e0       	ldi	r24, 0x01	; 1
    1354:	90 e0       	ldi	r25, 0x00	; 0
    1356:	02 2e       	mov	r0, r18
    1358:	02 c0       	rjmp	.+4      	; 0x135e <DIO_vconnectpullup+0xa6>
    135a:	88 0f       	add	r24, r24
    135c:	99 1f       	adc	r25, r25
    135e:	0a 94       	dec	r0
    1360:	e2 f7       	brpl	.-8      	; 0x135a <DIO_vconnectpullup+0xa2>
    1362:	80 95       	com	r24
    1364:	84 23       	and	r24, r20
    1366:	8c 93       	st	X, r24
    1368:	83 c0       	rjmp	.+262    	; 0x1470 <DIO_vconnectpullup+0x1b8>
		}
		break;
		case 'B':
		if(connect_pullup==1)
    136a:	8b 81       	ldd	r24, Y+3	; 0x03
    136c:	81 30       	cpi	r24, 0x01	; 1
    136e:	a1 f4       	brne	.+40     	; 0x1398 <DIO_vconnectpullup+0xe0>
		{
			SET_BIT(PORTB,pinnumber);
    1370:	a8 e3       	ldi	r26, 0x38	; 56
    1372:	b0 e0       	ldi	r27, 0x00	; 0
    1374:	e8 e3       	ldi	r30, 0x38	; 56
    1376:	f0 e0       	ldi	r31, 0x00	; 0
    1378:	80 81       	ld	r24, Z
    137a:	48 2f       	mov	r20, r24
    137c:	8a 81       	ldd	r24, Y+2	; 0x02
    137e:	28 2f       	mov	r18, r24
    1380:	30 e0       	ldi	r19, 0x00	; 0
    1382:	81 e0       	ldi	r24, 0x01	; 1
    1384:	90 e0       	ldi	r25, 0x00	; 0
    1386:	02 2e       	mov	r0, r18
    1388:	02 c0       	rjmp	.+4      	; 0x138e <DIO_vconnectpullup+0xd6>
    138a:	88 0f       	add	r24, r24
    138c:	99 1f       	adc	r25, r25
    138e:	0a 94       	dec	r0
    1390:	e2 f7       	brpl	.-8      	; 0x138a <DIO_vconnectpullup+0xd2>
    1392:	84 2b       	or	r24, r20
    1394:	8c 93       	st	X, r24
    1396:	6c c0       	rjmp	.+216    	; 0x1470 <DIO_vconnectpullup+0x1b8>
		}
		else
		{
			CLR_BIT(PORTB,pinnumber);
    1398:	a8 e3       	ldi	r26, 0x38	; 56
    139a:	b0 e0       	ldi	r27, 0x00	; 0
    139c:	e8 e3       	ldi	r30, 0x38	; 56
    139e:	f0 e0       	ldi	r31, 0x00	; 0
    13a0:	80 81       	ld	r24, Z
    13a2:	48 2f       	mov	r20, r24
    13a4:	8a 81       	ldd	r24, Y+2	; 0x02
    13a6:	28 2f       	mov	r18, r24
    13a8:	30 e0       	ldi	r19, 0x00	; 0
    13aa:	81 e0       	ldi	r24, 0x01	; 1
    13ac:	90 e0       	ldi	r25, 0x00	; 0
    13ae:	02 2e       	mov	r0, r18
    13b0:	02 c0       	rjmp	.+4      	; 0x13b6 <DIO_vconnectpullup+0xfe>
    13b2:	88 0f       	add	r24, r24
    13b4:	99 1f       	adc	r25, r25
    13b6:	0a 94       	dec	r0
    13b8:	e2 f7       	brpl	.-8      	; 0x13b2 <DIO_vconnectpullup+0xfa>
    13ba:	80 95       	com	r24
    13bc:	84 23       	and	r24, r20
    13be:	8c 93       	st	X, r24
    13c0:	57 c0       	rjmp	.+174    	; 0x1470 <DIO_vconnectpullup+0x1b8>
		}
		break;
		case 'C':
		if(connect_pullup==1)
    13c2:	8b 81       	ldd	r24, Y+3	; 0x03
    13c4:	81 30       	cpi	r24, 0x01	; 1
    13c6:	a1 f4       	brne	.+40     	; 0x13f0 <DIO_vconnectpullup+0x138>
		{
			SET_BIT(PORTC,pinnumber);
    13c8:	a5 e3       	ldi	r26, 0x35	; 53
    13ca:	b0 e0       	ldi	r27, 0x00	; 0
    13cc:	e5 e3       	ldi	r30, 0x35	; 53
    13ce:	f0 e0       	ldi	r31, 0x00	; 0
    13d0:	80 81       	ld	r24, Z
    13d2:	48 2f       	mov	r20, r24
    13d4:	8a 81       	ldd	r24, Y+2	; 0x02
    13d6:	28 2f       	mov	r18, r24
    13d8:	30 e0       	ldi	r19, 0x00	; 0
    13da:	81 e0       	ldi	r24, 0x01	; 1
    13dc:	90 e0       	ldi	r25, 0x00	; 0
    13de:	02 2e       	mov	r0, r18
    13e0:	02 c0       	rjmp	.+4      	; 0x13e6 <DIO_vconnectpullup+0x12e>
    13e2:	88 0f       	add	r24, r24
    13e4:	99 1f       	adc	r25, r25
    13e6:	0a 94       	dec	r0
    13e8:	e2 f7       	brpl	.-8      	; 0x13e2 <DIO_vconnectpullup+0x12a>
    13ea:	84 2b       	or	r24, r20
    13ec:	8c 93       	st	X, r24
    13ee:	40 c0       	rjmp	.+128    	; 0x1470 <DIO_vconnectpullup+0x1b8>
			
		}
		else
		{
			CLR_BIT(PORTC,pinnumber);
    13f0:	a5 e3       	ldi	r26, 0x35	; 53
    13f2:	b0 e0       	ldi	r27, 0x00	; 0
    13f4:	e5 e3       	ldi	r30, 0x35	; 53
    13f6:	f0 e0       	ldi	r31, 0x00	; 0
    13f8:	80 81       	ld	r24, Z
    13fa:	48 2f       	mov	r20, r24
    13fc:	8a 81       	ldd	r24, Y+2	; 0x02
    13fe:	28 2f       	mov	r18, r24
    1400:	30 e0       	ldi	r19, 0x00	; 0
    1402:	81 e0       	ldi	r24, 0x01	; 1
    1404:	90 e0       	ldi	r25, 0x00	; 0
    1406:	02 2e       	mov	r0, r18
    1408:	02 c0       	rjmp	.+4      	; 0x140e <DIO_vconnectpullup+0x156>
    140a:	88 0f       	add	r24, r24
    140c:	99 1f       	adc	r25, r25
    140e:	0a 94       	dec	r0
    1410:	e2 f7       	brpl	.-8      	; 0x140a <DIO_vconnectpullup+0x152>
    1412:	80 95       	com	r24
    1414:	84 23       	and	r24, r20
    1416:	8c 93       	st	X, r24
    1418:	2b c0       	rjmp	.+86     	; 0x1470 <DIO_vconnectpullup+0x1b8>
		}
		break;
		case 'D':
		if(connect_pullup==1)
    141a:	8b 81       	ldd	r24, Y+3	; 0x03
    141c:	81 30       	cpi	r24, 0x01	; 1
    141e:	a1 f4       	brne	.+40     	; 0x1448 <DIO_vconnectpullup+0x190>
		{
			SET_BIT(PORTD,pinnumber);
    1420:	a2 e3       	ldi	r26, 0x32	; 50
    1422:	b0 e0       	ldi	r27, 0x00	; 0
    1424:	e2 e3       	ldi	r30, 0x32	; 50
    1426:	f0 e0       	ldi	r31, 0x00	; 0
    1428:	80 81       	ld	r24, Z
    142a:	48 2f       	mov	r20, r24
    142c:	8a 81       	ldd	r24, Y+2	; 0x02
    142e:	28 2f       	mov	r18, r24
    1430:	30 e0       	ldi	r19, 0x00	; 0
    1432:	81 e0       	ldi	r24, 0x01	; 1
    1434:	90 e0       	ldi	r25, 0x00	; 0
    1436:	02 2e       	mov	r0, r18
    1438:	02 c0       	rjmp	.+4      	; 0x143e <DIO_vconnectpullup+0x186>
    143a:	88 0f       	add	r24, r24
    143c:	99 1f       	adc	r25, r25
    143e:	0a 94       	dec	r0
    1440:	e2 f7       	brpl	.-8      	; 0x143a <DIO_vconnectpullup+0x182>
    1442:	84 2b       	or	r24, r20
    1444:	8c 93       	st	X, r24
    1446:	14 c0       	rjmp	.+40     	; 0x1470 <DIO_vconnectpullup+0x1b8>
			
		}
		else
		{
			CLR_BIT(PORTD,pinnumber);
    1448:	a2 e3       	ldi	r26, 0x32	; 50
    144a:	b0 e0       	ldi	r27, 0x00	; 0
    144c:	e2 e3       	ldi	r30, 0x32	; 50
    144e:	f0 e0       	ldi	r31, 0x00	; 0
    1450:	80 81       	ld	r24, Z
    1452:	48 2f       	mov	r20, r24
    1454:	8a 81       	ldd	r24, Y+2	; 0x02
    1456:	28 2f       	mov	r18, r24
    1458:	30 e0       	ldi	r19, 0x00	; 0
    145a:	81 e0       	ldi	r24, 0x01	; 1
    145c:	90 e0       	ldi	r25, 0x00	; 0
    145e:	02 2e       	mov	r0, r18
    1460:	02 c0       	rjmp	.+4      	; 0x1466 <DIO_vconnectpullup+0x1ae>
    1462:	88 0f       	add	r24, r24
    1464:	99 1f       	adc	r25, r25
    1466:	0a 94       	dec	r0
    1468:	e2 f7       	brpl	.-8      	; 0x1462 <DIO_vconnectpullup+0x1aa>
    146a:	80 95       	com	r24
    146c:	84 23       	and	r24, r20
    146e:	8c 93       	st	X, r24
		}
		break;
		
	}
}
    1470:	0f 90       	pop	r0
    1472:	0f 90       	pop	r0
    1474:	0f 90       	pop	r0
    1476:	0f 90       	pop	r0
    1478:	0f 90       	pop	r0
    147a:	cf 91       	pop	r28
    147c:	df 91       	pop	r29
    147e:	08 95       	ret

00001480 <write_low_nibble>:

void write_low_nibble(unsigned char portname,unsigned char value)
{
    1480:	df 93       	push	r29
    1482:	cf 93       	push	r28
    1484:	00 d0       	rcall	.+0      	; 0x1486 <write_low_nibble+0x6>
    1486:	00 d0       	rcall	.+0      	; 0x1488 <write_low_nibble+0x8>
    1488:	cd b7       	in	r28, 0x3d	; 61
    148a:	de b7       	in	r29, 0x3e	; 62
    148c:	89 83       	std	Y+1, r24	; 0x01
    148e:	6a 83       	std	Y+2, r22	; 0x02
	value&=0x0f;
    1490:	8a 81       	ldd	r24, Y+2	; 0x02
    1492:	8f 70       	andi	r24, 0x0F	; 15
    1494:	8a 83       	std	Y+2, r24	; 0x02
	switch(portname)
    1496:	89 81       	ldd	r24, Y+1	; 0x01
    1498:	28 2f       	mov	r18, r24
    149a:	30 e0       	ldi	r19, 0x00	; 0
    149c:	3c 83       	std	Y+4, r19	; 0x04
    149e:	2b 83       	std	Y+3, r18	; 0x03
    14a0:	8b 81       	ldd	r24, Y+3	; 0x03
    14a2:	9c 81       	ldd	r25, Y+4	; 0x04
    14a4:	82 34       	cpi	r24, 0x42	; 66
    14a6:	91 05       	cpc	r25, r1
    14a8:	29 f1       	breq	.+74     	; 0x14f4 <write_low_nibble+0x74>
    14aa:	2b 81       	ldd	r18, Y+3	; 0x03
    14ac:	3c 81       	ldd	r19, Y+4	; 0x04
    14ae:	23 34       	cpi	r18, 0x43	; 67
    14b0:	31 05       	cpc	r19, r1
    14b2:	34 f4       	brge	.+12     	; 0x14c0 <write_low_nibble+0x40>
    14b4:	8b 81       	ldd	r24, Y+3	; 0x03
    14b6:	9c 81       	ldd	r25, Y+4	; 0x04
    14b8:	81 34       	cpi	r24, 0x41	; 65
    14ba:	91 05       	cpc	r25, r1
    14bc:	61 f0       	breq	.+24     	; 0x14d6 <write_low_nibble+0x56>
    14be:	47 c0       	rjmp	.+142    	; 0x154e <write_low_nibble+0xce>
    14c0:	2b 81       	ldd	r18, Y+3	; 0x03
    14c2:	3c 81       	ldd	r19, Y+4	; 0x04
    14c4:	23 34       	cpi	r18, 0x43	; 67
    14c6:	31 05       	cpc	r19, r1
    14c8:	21 f1       	breq	.+72     	; 0x1512 <write_low_nibble+0x92>
    14ca:	8b 81       	ldd	r24, Y+3	; 0x03
    14cc:	9c 81       	ldd	r25, Y+4	; 0x04
    14ce:	84 34       	cpi	r24, 0x44	; 68
    14d0:	91 05       	cpc	r25, r1
    14d2:	71 f1       	breq	.+92     	; 0x1530 <write_low_nibble+0xb0>
    14d4:	3c c0       	rjmp	.+120    	; 0x154e <write_low_nibble+0xce>
	{
		case 'A':
		PORTA&=0xf0;
    14d6:	ab e3       	ldi	r26, 0x3B	; 59
    14d8:	b0 e0       	ldi	r27, 0x00	; 0
    14da:	eb e3       	ldi	r30, 0x3B	; 59
    14dc:	f0 e0       	ldi	r31, 0x00	; 0
    14de:	80 81       	ld	r24, Z
    14e0:	80 7f       	andi	r24, 0xF0	; 240
    14e2:	8c 93       	st	X, r24
		PORTA|=value;
    14e4:	ab e3       	ldi	r26, 0x3B	; 59
    14e6:	b0 e0       	ldi	r27, 0x00	; 0
    14e8:	eb e3       	ldi	r30, 0x3B	; 59
    14ea:	f0 e0       	ldi	r31, 0x00	; 0
    14ec:	90 81       	ld	r25, Z
    14ee:	8a 81       	ldd	r24, Y+2	; 0x02
    14f0:	89 2b       	or	r24, r25
    14f2:	8c 93       	st	X, r24
		case 'B':
		PORTB&=0xf0;
    14f4:	a8 e3       	ldi	r26, 0x38	; 56
    14f6:	b0 e0       	ldi	r27, 0x00	; 0
    14f8:	e8 e3       	ldi	r30, 0x38	; 56
    14fa:	f0 e0       	ldi	r31, 0x00	; 0
    14fc:	80 81       	ld	r24, Z
    14fe:	80 7f       	andi	r24, 0xF0	; 240
    1500:	8c 93       	st	X, r24
		PORTB|=value;
    1502:	a8 e3       	ldi	r26, 0x38	; 56
    1504:	b0 e0       	ldi	r27, 0x00	; 0
    1506:	e8 e3       	ldi	r30, 0x38	; 56
    1508:	f0 e0       	ldi	r31, 0x00	; 0
    150a:	90 81       	ld	r25, Z
    150c:	8a 81       	ldd	r24, Y+2	; 0x02
    150e:	89 2b       	or	r24, r25
    1510:	8c 93       	st	X, r24
		case 'C':
		PORTC&=0xf0;
    1512:	a5 e3       	ldi	r26, 0x35	; 53
    1514:	b0 e0       	ldi	r27, 0x00	; 0
    1516:	e5 e3       	ldi	r30, 0x35	; 53
    1518:	f0 e0       	ldi	r31, 0x00	; 0
    151a:	80 81       	ld	r24, Z
    151c:	80 7f       	andi	r24, 0xF0	; 240
    151e:	8c 93       	st	X, r24
		PORTC|=value;
    1520:	a5 e3       	ldi	r26, 0x35	; 53
    1522:	b0 e0       	ldi	r27, 0x00	; 0
    1524:	e5 e3       	ldi	r30, 0x35	; 53
    1526:	f0 e0       	ldi	r31, 0x00	; 0
    1528:	90 81       	ld	r25, Z
    152a:	8a 81       	ldd	r24, Y+2	; 0x02
    152c:	89 2b       	or	r24, r25
    152e:	8c 93       	st	X, r24
		case 'D':
		PORTD&=0xf0;
    1530:	a2 e3       	ldi	r26, 0x32	; 50
    1532:	b0 e0       	ldi	r27, 0x00	; 0
    1534:	e2 e3       	ldi	r30, 0x32	; 50
    1536:	f0 e0       	ldi	r31, 0x00	; 0
    1538:	80 81       	ld	r24, Z
    153a:	80 7f       	andi	r24, 0xF0	; 240
    153c:	8c 93       	st	X, r24
		PORTD|=value;
    153e:	a2 e3       	ldi	r26, 0x32	; 50
    1540:	b0 e0       	ldi	r27, 0x00	; 0
    1542:	e2 e3       	ldi	r30, 0x32	; 50
    1544:	f0 e0       	ldi	r31, 0x00	; 0
    1546:	90 81       	ld	r25, Z
    1548:	8a 81       	ldd	r24, Y+2	; 0x02
    154a:	89 2b       	or	r24, r25
    154c:	8c 93       	st	X, r24
	}
}
    154e:	0f 90       	pop	r0
    1550:	0f 90       	pop	r0
    1552:	0f 90       	pop	r0
    1554:	0f 90       	pop	r0
    1556:	cf 91       	pop	r28
    1558:	df 91       	pop	r29
    155a:	08 95       	ret

0000155c <write_high_nibble>:

void write_high_nibble(unsigned char portname,unsigned char value)
{
    155c:	df 93       	push	r29
    155e:	cf 93       	push	r28
    1560:	00 d0       	rcall	.+0      	; 0x1562 <write_high_nibble+0x6>
    1562:	00 d0       	rcall	.+0      	; 0x1564 <write_high_nibble+0x8>
    1564:	cd b7       	in	r28, 0x3d	; 61
    1566:	de b7       	in	r29, 0x3e	; 62
    1568:	89 83       	std	Y+1, r24	; 0x01
    156a:	6a 83       	std	Y+2, r22	; 0x02
	value<<=4;
    156c:	8a 81       	ldd	r24, Y+2	; 0x02
    156e:	82 95       	swap	r24
    1570:	80 7f       	andi	r24, 0xF0	; 240
    1572:	8a 83       	std	Y+2, r24	; 0x02
	switch(portname)
    1574:	89 81       	ldd	r24, Y+1	; 0x01
    1576:	28 2f       	mov	r18, r24
    1578:	30 e0       	ldi	r19, 0x00	; 0
    157a:	3c 83       	std	Y+4, r19	; 0x04
    157c:	2b 83       	std	Y+3, r18	; 0x03
    157e:	8b 81       	ldd	r24, Y+3	; 0x03
    1580:	9c 81       	ldd	r25, Y+4	; 0x04
    1582:	82 34       	cpi	r24, 0x42	; 66
    1584:	91 05       	cpc	r25, r1
    1586:	29 f1       	breq	.+74     	; 0x15d2 <write_high_nibble+0x76>
    1588:	2b 81       	ldd	r18, Y+3	; 0x03
    158a:	3c 81       	ldd	r19, Y+4	; 0x04
    158c:	23 34       	cpi	r18, 0x43	; 67
    158e:	31 05       	cpc	r19, r1
    1590:	34 f4       	brge	.+12     	; 0x159e <write_high_nibble+0x42>
    1592:	8b 81       	ldd	r24, Y+3	; 0x03
    1594:	9c 81       	ldd	r25, Y+4	; 0x04
    1596:	81 34       	cpi	r24, 0x41	; 65
    1598:	91 05       	cpc	r25, r1
    159a:	61 f0       	breq	.+24     	; 0x15b4 <write_high_nibble+0x58>
    159c:	47 c0       	rjmp	.+142    	; 0x162c <write_high_nibble+0xd0>
    159e:	2b 81       	ldd	r18, Y+3	; 0x03
    15a0:	3c 81       	ldd	r19, Y+4	; 0x04
    15a2:	23 34       	cpi	r18, 0x43	; 67
    15a4:	31 05       	cpc	r19, r1
    15a6:	21 f1       	breq	.+72     	; 0x15f0 <write_high_nibble+0x94>
    15a8:	8b 81       	ldd	r24, Y+3	; 0x03
    15aa:	9c 81       	ldd	r25, Y+4	; 0x04
    15ac:	84 34       	cpi	r24, 0x44	; 68
    15ae:	91 05       	cpc	r25, r1
    15b0:	71 f1       	breq	.+92     	; 0x160e <write_high_nibble+0xb2>
    15b2:	3c c0       	rjmp	.+120    	; 0x162c <write_high_nibble+0xd0>
	{
		case 'A':
		PORTA&=0x0f;
    15b4:	ab e3       	ldi	r26, 0x3B	; 59
    15b6:	b0 e0       	ldi	r27, 0x00	; 0
    15b8:	eb e3       	ldi	r30, 0x3B	; 59
    15ba:	f0 e0       	ldi	r31, 0x00	; 0
    15bc:	80 81       	ld	r24, Z
    15be:	8f 70       	andi	r24, 0x0F	; 15
    15c0:	8c 93       	st	X, r24
		PORTA|=value;
    15c2:	ab e3       	ldi	r26, 0x3B	; 59
    15c4:	b0 e0       	ldi	r27, 0x00	; 0
    15c6:	eb e3       	ldi	r30, 0x3B	; 59
    15c8:	f0 e0       	ldi	r31, 0x00	; 0
    15ca:	90 81       	ld	r25, Z
    15cc:	8a 81       	ldd	r24, Y+2	; 0x02
    15ce:	89 2b       	or	r24, r25
    15d0:	8c 93       	st	X, r24
		case 'B':
		PORTB&=0x0f;
    15d2:	a8 e3       	ldi	r26, 0x38	; 56
    15d4:	b0 e0       	ldi	r27, 0x00	; 0
    15d6:	e8 e3       	ldi	r30, 0x38	; 56
    15d8:	f0 e0       	ldi	r31, 0x00	; 0
    15da:	80 81       	ld	r24, Z
    15dc:	8f 70       	andi	r24, 0x0F	; 15
    15de:	8c 93       	st	X, r24
		PORTB|=value;
    15e0:	a8 e3       	ldi	r26, 0x38	; 56
    15e2:	b0 e0       	ldi	r27, 0x00	; 0
    15e4:	e8 e3       	ldi	r30, 0x38	; 56
    15e6:	f0 e0       	ldi	r31, 0x00	; 0
    15e8:	90 81       	ld	r25, Z
    15ea:	8a 81       	ldd	r24, Y+2	; 0x02
    15ec:	89 2b       	or	r24, r25
    15ee:	8c 93       	st	X, r24
		case 'C':
		PORTC&=0x0f;
    15f0:	a5 e3       	ldi	r26, 0x35	; 53
    15f2:	b0 e0       	ldi	r27, 0x00	; 0
    15f4:	e5 e3       	ldi	r30, 0x35	; 53
    15f6:	f0 e0       	ldi	r31, 0x00	; 0
    15f8:	80 81       	ld	r24, Z
    15fa:	8f 70       	andi	r24, 0x0F	; 15
    15fc:	8c 93       	st	X, r24
		PORTC|=value;
    15fe:	a5 e3       	ldi	r26, 0x35	; 53
    1600:	b0 e0       	ldi	r27, 0x00	; 0
    1602:	e5 e3       	ldi	r30, 0x35	; 53
    1604:	f0 e0       	ldi	r31, 0x00	; 0
    1606:	90 81       	ld	r25, Z
    1608:	8a 81       	ldd	r24, Y+2	; 0x02
    160a:	89 2b       	or	r24, r25
    160c:	8c 93       	st	X, r24
		case 'D':
		PORTD&=0x0f;
    160e:	a2 e3       	ldi	r26, 0x32	; 50
    1610:	b0 e0       	ldi	r27, 0x00	; 0
    1612:	e2 e3       	ldi	r30, 0x32	; 50
    1614:	f0 e0       	ldi	r31, 0x00	; 0
    1616:	80 81       	ld	r24, Z
    1618:	8f 70       	andi	r24, 0x0F	; 15
    161a:	8c 93       	st	X, r24
		PORTD|=value;
    161c:	a2 e3       	ldi	r26, 0x32	; 50
    161e:	b0 e0       	ldi	r27, 0x00	; 0
    1620:	e2 e3       	ldi	r30, 0x32	; 50
    1622:	f0 e0       	ldi	r31, 0x00	; 0
    1624:	90 81       	ld	r25, Z
    1626:	8a 81       	ldd	r24, Y+2	; 0x02
    1628:	89 2b       	or	r24, r25
    162a:	8c 93       	st	X, r24
	}
    162c:	0f 90       	pop	r0
    162e:	0f 90       	pop	r0
    1630:	0f 90       	pop	r0
    1632:	0f 90       	pop	r0
    1634:	cf 91       	pop	r28
    1636:	df 91       	pop	r29
    1638:	08 95       	ret

0000163a <SPI_vInit>:
static u8 SPI_u8State = IDLE;

/*___________________________________________________________________________________________________________________*/

void SPI_vInit(void)
{
    163a:	df 93       	push	r29
    163c:	cf 93       	push	r28
    163e:	cd b7       	in	r28, 0x3d	; 61
    1640:	de b7       	in	r29, 0x3e	; 62
/*Data Order*/
#if SPI_DATA_ORDER == SPI_DATA_LSB_FIRST
	SET_BIT(SPCR, SPCR_DORD);
#elif SPI_DATA_ORDER == SPI_DATA_MSP_FIRST
	CLR_BIT(SPCR, SPCR_DORD);
    1642:	ad e2       	ldi	r26, 0x2D	; 45
    1644:	b0 e0       	ldi	r27, 0x00	; 0
    1646:	ed e2       	ldi	r30, 0x2D	; 45
    1648:	f0 e0       	ldi	r31, 0x00	; 0
    164a:	80 81       	ld	r24, Z
    164c:	8f 7d       	andi	r24, 0xDF	; 223
    164e:	8c 93       	st	X, r24

/*Master/Slave Select*/
#if SPI_MASTER_SLAVE_SELECT == SPI_MASTER
	SET_BIT(SPCR, SPCR_MSTR);
#elif SPI_MASTER_SLAVE_SELECT == SPI_SLAVE
	CLR_BIT(SPCR, SPCR_MSTR);
    1650:	ad e2       	ldi	r26, 0x2D	; 45
    1652:	b0 e0       	ldi	r27, 0x00	; 0
    1654:	ed e2       	ldi	r30, 0x2D	; 45
    1656:	f0 e0       	ldi	r31, 0x00	; 0
    1658:	80 81       	ld	r24, Z
    165a:	8f 7e       	andi	r24, 0xEF	; 239
    165c:	8c 93       	st	X, r24
#error "wrong SPI_MASTER_SLAVE_SELECT config"
#endif

/*Clock Polarity*/
#if SPI_CLOCK_POLARITY == SPI_RISING_LEADING_FALLING_TRAILING
	CLR_BIT(SPCR, SPCR_CPOL);
    165e:	ad e2       	ldi	r26, 0x2D	; 45
    1660:	b0 e0       	ldi	r27, 0x00	; 0
    1662:	ed e2       	ldi	r30, 0x2D	; 45
    1664:	f0 e0       	ldi	r31, 0x00	; 0
    1666:	80 81       	ld	r24, Z
    1668:	87 7f       	andi	r24, 0xF7	; 247
    166a:	8c 93       	st	X, r24
#error "wrong SPI_CLOCK_POLARITY config"
#endif

/*Clock Phase*/
#if SPI_CLOCK_PHASE == SPI_SAMPLE_LEADING_SETUP_TRAILING
	CLR_BIT(SPCR, SPCR_CPHA);
    166c:	ad e2       	ldi	r26, 0x2D	; 45
    166e:	b0 e0       	ldi	r27, 0x00	; 0
    1670:	ed e2       	ldi	r30, 0x2D	; 45
    1672:	f0 e0       	ldi	r31, 0x00	; 0
    1674:	80 81       	ld	r24, Z
    1676:	8b 7f       	andi	r24, 0xFB	; 251
    1678:	8c 93       	st	X, r24
#elif SPI_CLOCK_RATE == SPI_FREQ_DIVIDED_BY_8
	SET_BIT(SPCR, SPCR_SPR0);
	CLR_BIT(SPCR, SPCR_SPR1);
	SET_BIT(SPSR, SPSR_SPI2X);
#elif SPI_CLOCK_RATE == SPI_FREQ_DIVIDED_BY_16
	SET_BIT(SPCR, SPCR_SPR0);
    167a:	ad e2       	ldi	r26, 0x2D	; 45
    167c:	b0 e0       	ldi	r27, 0x00	; 0
    167e:	ed e2       	ldi	r30, 0x2D	; 45
    1680:	f0 e0       	ldi	r31, 0x00	; 0
    1682:	80 81       	ld	r24, Z
    1684:	81 60       	ori	r24, 0x01	; 1
    1686:	8c 93       	st	X, r24
	CLR_BIT(SPCR, SPCR_SPR1);
    1688:	ad e2       	ldi	r26, 0x2D	; 45
    168a:	b0 e0       	ldi	r27, 0x00	; 0
    168c:	ed e2       	ldi	r30, 0x2D	; 45
    168e:	f0 e0       	ldi	r31, 0x00	; 0
    1690:	80 81       	ld	r24, Z
    1692:	8d 7f       	andi	r24, 0xFD	; 253
    1694:	8c 93       	st	X, r24
	CLR_BIT(SPSR, SPSR_SPI2X);
    1696:	ae e2       	ldi	r26, 0x2E	; 46
    1698:	b0 e0       	ldi	r27, 0x00	; 0
    169a:	ee e2       	ldi	r30, 0x2E	; 46
    169c:	f0 e0       	ldi	r31, 0x00	; 0
    169e:	80 81       	ld	r24, Z
    16a0:	8e 7f       	andi	r24, 0xFE	; 254
    16a2:	8c 93       	st	X, r24
#error "wrong SPI_CLOCK_RATE config"
#endif

/*SPI Interrupt Enable*/
#if SPI_INTERRUPT_ENABLE_MODE == SPI_INTERRUPT_DISABLE
	CLR_BIT(SPCR, SPCR_SPIE);
    16a4:	ad e2       	ldi	r26, 0x2D	; 45
    16a6:	b0 e0       	ldi	r27, 0x00	; 0
    16a8:	ed e2       	ldi	r30, 0x2D	; 45
    16aa:	f0 e0       	ldi	r31, 0x00	; 0
    16ac:	80 81       	ld	r24, Z
    16ae:	8f 77       	andi	r24, 0x7F	; 127
    16b0:	8c 93       	st	X, r24
#error "wrong SPI_INTERRUPT_ENABLE_MODE config"
#endif

/*SPI Enable*/
#if SPI_ENABLE_MODE == SPI_ENABLE
	SET_BIT(SPCR, SPCR_SPE);
    16b2:	ad e2       	ldi	r26, 0x2D	; 45
    16b4:	b0 e0       	ldi	r27, 0x00	; 0
    16b6:	ed e2       	ldi	r30, 0x2D	; 45
    16b8:	f0 e0       	ldi	r31, 0x00	; 0
    16ba:	80 81       	ld	r24, Z
    16bc:	80 64       	ori	r24, 0x40	; 64
    16be:	8c 93       	st	X, r24
	CLR_BIT(SPCR, SPCR_SPE);
#else
#error "wrong SPI_ENABLE_MODE config"
#endif

}
    16c0:	cf 91       	pop	r28
    16c2:	df 91       	pop	r29
    16c4:	08 95       	ret

000016c6 <SPI_u8InitConfig>:
			6-SPI_FREQ_DIVIDED_BY_64
			7-SPI_FREQ_DIVIDED_BY_128
*/

u8 SPI_u8InitConfig(SPI_CONFIG *spi)
{
    16c6:	df 93       	push	r29
    16c8:	cf 93       	push	r28
    16ca:	cd b7       	in	r28, 0x3d	; 61
    16cc:	de b7       	in	r29, 0x3e	; 62
    16ce:	61 97       	sbiw	r28, 0x11	; 17
    16d0:	0f b6       	in	r0, 0x3f	; 63
    16d2:	f8 94       	cli
    16d4:	de bf       	out	0x3e, r29	; 62
    16d6:	0f be       	out	0x3f, r0	; 63
    16d8:	cd bf       	out	0x3d, r28	; 61
    16da:	9b 83       	std	Y+3, r25	; 0x03
    16dc:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState = OK;
    16de:	19 82       	std	Y+1, r1	; 0x01

	if (
    16e0:	8a 81       	ldd	r24, Y+2	; 0x02
    16e2:	9b 81       	ldd	r25, Y+3	; 0x03
    16e4:	00 97       	sbiw	r24, 0x00	; 0
    16e6:	09 f4       	brne	.+2      	; 0x16ea <SPI_u8InitConfig+0x24>
    16e8:	cd c1       	rjmp	.+922    	; 0x1a84 <SPI_u8InitConfig+0x3be>
    16ea:	ea 81       	ldd	r30, Y+2	; 0x02
    16ec:	fb 81       	ldd	r31, Y+3	; 0x03
    16ee:	85 81       	ldd	r24, Z+5	; 0x05
    16f0:	88 23       	and	r24, r24
    16f2:	09 f4       	brne	.+2      	; 0x16f6 <SPI_u8InitConfig+0x30>
    16f4:	c7 c1       	rjmp	.+910    	; 0x1a84 <SPI_u8InitConfig+0x3be>
    16f6:	ea 81       	ldd	r30, Y+2	; 0x02
    16f8:	fb 81       	ldd	r31, Y+3	; 0x03
    16fa:	84 81       	ldd	r24, Z+4	; 0x04
    16fc:	88 23       	and	r24, r24
    16fe:	09 f4       	brne	.+2      	; 0x1702 <SPI_u8InitConfig+0x3c>
    1700:	c1 c1       	rjmp	.+898    	; 0x1a84 <SPI_u8InitConfig+0x3be>
    1702:	ea 81       	ldd	r30, Y+2	; 0x02
    1704:	fb 81       	ldd	r31, Y+3	; 0x03
    1706:	86 81       	ldd	r24, Z+6	; 0x06
    1708:	88 23       	and	r24, r24
    170a:	09 f4       	brne	.+2      	; 0x170e <SPI_u8InitConfig+0x48>
    170c:	bb c1       	rjmp	.+886    	; 0x1a84 <SPI_u8InitConfig+0x3be>
    170e:	ea 81       	ldd	r30, Y+2	; 0x02
    1710:	fb 81       	ldd	r31, Y+3	; 0x03
    1712:	82 81       	ldd	r24, Z+2	; 0x02
    1714:	88 23       	and	r24, r24
    1716:	09 f4       	brne	.+2      	; 0x171a <SPI_u8InitConfig+0x54>
    1718:	b5 c1       	rjmp	.+874    	; 0x1a84 <SPI_u8InitConfig+0x3be>
    171a:	ea 81       	ldd	r30, Y+2	; 0x02
    171c:	fb 81       	ldd	r31, Y+3	; 0x03
    171e:	80 81       	ld	r24, Z
    1720:	88 23       	and	r24, r24
    1722:	09 f4       	brne	.+2      	; 0x1726 <SPI_u8InitConfig+0x60>
    1724:	af c1       	rjmp	.+862    	; 0x1a84 <SPI_u8InitConfig+0x3be>
    1726:	ea 81       	ldd	r30, Y+2	; 0x02
    1728:	fb 81       	ldd	r31, Y+3	; 0x03
    172a:	83 81       	ldd	r24, Z+3	; 0x03
    172c:	88 23       	and	r24, r24
    172e:	09 f4       	brne	.+2      	; 0x1732 <SPI_u8InitConfig+0x6c>
    1730:	a9 c1       	rjmp	.+850    	; 0x1a84 <SPI_u8InitConfig+0x3be>
    1732:	ea 81       	ldd	r30, Y+2	; 0x02
    1734:	fb 81       	ldd	r31, Y+3	; 0x03
    1736:	81 81       	ldd	r24, Z+1	; 0x01
    1738:	88 23       	and	r24, r24
    173a:	09 f4       	brne	.+2      	; 0x173e <SPI_u8InitConfig+0x78>
    173c:	a3 c1       	rjmp	.+838    	; 0x1a84 <SPI_u8InitConfig+0x3be>
			(spi->SPI_u8DataOrder != NULL)         &&
			(spi->SPI_u8InterruptEnable != NULL)   &&
			(spi->SPI_u8MasterSlaveSelect != NULL) &&
			(spi->SPI_u8SPIEnable != NULL))
	{
		switch (spi->SPI_u8ClockPhase)
    173e:	ea 81       	ldd	r30, Y+2	; 0x02
    1740:	fb 81       	ldd	r31, Y+3	; 0x03
    1742:	85 81       	ldd	r24, Z+5	; 0x05
    1744:	28 2f       	mov	r18, r24
    1746:	30 e0       	ldi	r19, 0x00	; 0
    1748:	39 8b       	std	Y+17, r19	; 0x11
    174a:	28 8b       	std	Y+16, r18	; 0x10
    174c:	88 89       	ldd	r24, Y+16	; 0x10
    174e:	99 89       	ldd	r25, Y+17	; 0x11
    1750:	00 97       	sbiw	r24, 0x00	; 0
    1752:	31 f0       	breq	.+12     	; 0x1760 <SPI_u8InitConfig+0x9a>
    1754:	28 89       	ldd	r18, Y+16	; 0x10
    1756:	39 89       	ldd	r19, Y+17	; 0x11
    1758:	21 30       	cpi	r18, 0x01	; 1
    175a:	31 05       	cpc	r19, r1
    175c:	49 f0       	breq	.+18     	; 0x1770 <SPI_u8InitConfig+0xaa>
    175e:	10 c0       	rjmp	.+32     	; 0x1780 <SPI_u8InitConfig+0xba>
		{
		case SPI_SAMPLE_LEADING_SETUP_TRAILING:
			CLR_BIT(SPCR, SPCR_CPHA);
    1760:	ad e2       	ldi	r26, 0x2D	; 45
    1762:	b0 e0       	ldi	r27, 0x00	; 0
    1764:	ed e2       	ldi	r30, 0x2D	; 45
    1766:	f0 e0       	ldi	r31, 0x00	; 0
    1768:	80 81       	ld	r24, Z
    176a:	8b 7f       	andi	r24, 0xFB	; 251
    176c:	8c 93       	st	X, r24
    176e:	0a c0       	rjmp	.+20     	; 0x1784 <SPI_u8InitConfig+0xbe>
			break;
		case SPI_SETUP_LEADING_SAMPLE_TRAILING:
			SET_BIT(SPCR, SPCR_CPHA);
    1770:	ad e2       	ldi	r26, 0x2D	; 45
    1772:	b0 e0       	ldi	r27, 0x00	; 0
    1774:	ed e2       	ldi	r30, 0x2D	; 45
    1776:	f0 e0       	ldi	r31, 0x00	; 0
    1778:	80 81       	ld	r24, Z
    177a:	84 60       	ori	r24, 0x04	; 4
    177c:	8c 93       	st	X, r24
    177e:	02 c0       	rjmp	.+4      	; 0x1784 <SPI_u8InitConfig+0xbe>
			break;
		default:
			Local_u8ErrorState = NOK;
    1780:	81 e0       	ldi	r24, 0x01	; 1
    1782:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
		switch (spi->SPI_u8ClockPolarity)
    1784:	ea 81       	ldd	r30, Y+2	; 0x02
    1786:	fb 81       	ldd	r31, Y+3	; 0x03
    1788:	84 81       	ldd	r24, Z+4	; 0x04
    178a:	28 2f       	mov	r18, r24
    178c:	30 e0       	ldi	r19, 0x00	; 0
    178e:	3f 87       	std	Y+15, r19	; 0x0f
    1790:	2e 87       	std	Y+14, r18	; 0x0e
    1792:	8e 85       	ldd	r24, Y+14	; 0x0e
    1794:	9f 85       	ldd	r25, Y+15	; 0x0f
    1796:	00 97       	sbiw	r24, 0x00	; 0
    1798:	31 f0       	breq	.+12     	; 0x17a6 <SPI_u8InitConfig+0xe0>
    179a:	2e 85       	ldd	r18, Y+14	; 0x0e
    179c:	3f 85       	ldd	r19, Y+15	; 0x0f
    179e:	21 30       	cpi	r18, 0x01	; 1
    17a0:	31 05       	cpc	r19, r1
    17a2:	49 f0       	breq	.+18     	; 0x17b6 <SPI_u8InitConfig+0xf0>
    17a4:	10 c0       	rjmp	.+32     	; 0x17c6 <SPI_u8InitConfig+0x100>
		{
		case SPI_RISING_LEADING_FALLING_TRAILING:
			CLR_BIT(SPCR, SPCR_CPOL);
    17a6:	ad e2       	ldi	r26, 0x2D	; 45
    17a8:	b0 e0       	ldi	r27, 0x00	; 0
    17aa:	ed e2       	ldi	r30, 0x2D	; 45
    17ac:	f0 e0       	ldi	r31, 0x00	; 0
    17ae:	80 81       	ld	r24, Z
    17b0:	87 7f       	andi	r24, 0xF7	; 247
    17b2:	8c 93       	st	X, r24
    17b4:	0a c0       	rjmp	.+20     	; 0x17ca <SPI_u8InitConfig+0x104>
			break;
		case SPI_FALLING_LEADING_RISING_TRAILING:
			SET_BIT(SPCR, SPCR_CPOL);
    17b6:	ad e2       	ldi	r26, 0x2D	; 45
    17b8:	b0 e0       	ldi	r27, 0x00	; 0
    17ba:	ed e2       	ldi	r30, 0x2D	; 45
    17bc:	f0 e0       	ldi	r31, 0x00	; 0
    17be:	80 81       	ld	r24, Z
    17c0:	88 60       	ori	r24, 0x08	; 8
    17c2:	8c 93       	st	X, r24
    17c4:	02 c0       	rjmp	.+4      	; 0x17ca <SPI_u8InitConfig+0x104>
			break;
		default:
			Local_u8ErrorState = NOK;
    17c6:	81 e0       	ldi	r24, 0x01	; 1
    17c8:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
		switch (spi->SPI_u8ClockRate)
    17ca:	ea 81       	ldd	r30, Y+2	; 0x02
    17cc:	fb 81       	ldd	r31, Y+3	; 0x03
    17ce:	86 81       	ldd	r24, Z+6	; 0x06
    17d0:	28 2f       	mov	r18, r24
    17d2:	30 e0       	ldi	r19, 0x00	; 0
    17d4:	3d 87       	std	Y+13, r19	; 0x0d
    17d6:	2c 87       	std	Y+12, r18	; 0x0c
    17d8:	8c 85       	ldd	r24, Y+12	; 0x0c
    17da:	9d 85       	ldd	r25, Y+13	; 0x0d
    17dc:	83 30       	cpi	r24, 0x03	; 3
    17de:	91 05       	cpc	r25, r1
    17e0:	09 f4       	brne	.+2      	; 0x17e4 <SPI_u8InitConfig+0x11e>
    17e2:	6a c0       	rjmp	.+212    	; 0x18b8 <SPI_u8InitConfig+0x1f2>
    17e4:	2c 85       	ldd	r18, Y+12	; 0x0c
    17e6:	3d 85       	ldd	r19, Y+13	; 0x0d
    17e8:	24 30       	cpi	r18, 0x04	; 4
    17ea:	31 05       	cpc	r19, r1
    17ec:	84 f4       	brge	.+32     	; 0x180e <SPI_u8InitConfig+0x148>
    17ee:	8c 85       	ldd	r24, Y+12	; 0x0c
    17f0:	9d 85       	ldd	r25, Y+13	; 0x0d
    17f2:	81 30       	cpi	r24, 0x01	; 1
    17f4:	91 05       	cpc	r25, r1
    17f6:	a1 f1       	breq	.+104    	; 0x1860 <SPI_u8InitConfig+0x19a>
    17f8:	2c 85       	ldd	r18, Y+12	; 0x0c
    17fa:	3d 85       	ldd	r19, Y+13	; 0x0d
    17fc:	22 30       	cpi	r18, 0x02	; 2
    17fe:	31 05       	cpc	r19, r1
    1800:	0c f0       	brlt	.+2      	; 0x1804 <SPI_u8InitConfig+0x13e>
    1802:	44 c0       	rjmp	.+136    	; 0x188c <SPI_u8InitConfig+0x1c6>
    1804:	8c 85       	ldd	r24, Y+12	; 0x0c
    1806:	9d 85       	ldd	r25, Y+13	; 0x0d
    1808:	00 97       	sbiw	r24, 0x00	; 0
    180a:	a1 f0       	breq	.+40     	; 0x1834 <SPI_u8InitConfig+0x16e>
    180c:	ad c0       	rjmp	.+346    	; 0x1968 <SPI_u8InitConfig+0x2a2>
    180e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1810:	3d 85       	ldd	r19, Y+13	; 0x0d
    1812:	25 30       	cpi	r18, 0x05	; 5
    1814:	31 05       	cpc	r19, r1
    1816:	09 f4       	brne	.+2      	; 0x181a <SPI_u8InitConfig+0x154>
    1818:	7b c0       	rjmp	.+246    	; 0x1910 <SPI_u8InitConfig+0x24a>
    181a:	8c 85       	ldd	r24, Y+12	; 0x0c
    181c:	9d 85       	ldd	r25, Y+13	; 0x0d
    181e:	85 30       	cpi	r24, 0x05	; 5
    1820:	91 05       	cpc	r25, r1
    1822:	0c f4       	brge	.+2      	; 0x1826 <SPI_u8InitConfig+0x160>
    1824:	5f c0       	rjmp	.+190    	; 0x18e4 <SPI_u8InitConfig+0x21e>
    1826:	2c 85       	ldd	r18, Y+12	; 0x0c
    1828:	3d 85       	ldd	r19, Y+13	; 0x0d
    182a:	26 30       	cpi	r18, 0x06	; 6
    182c:	31 05       	cpc	r19, r1
    182e:	09 f4       	brne	.+2      	; 0x1832 <SPI_u8InitConfig+0x16c>
    1830:	85 c0       	rjmp	.+266    	; 0x193c <SPI_u8InitConfig+0x276>
    1832:	9a c0       	rjmp	.+308    	; 0x1968 <SPI_u8InitConfig+0x2a2>
		{
		case SPI_FREQ_DIVIDED_BY_2:
			CLR_BIT(SPCR, SPCR_SPR0);
    1834:	ad e2       	ldi	r26, 0x2D	; 45
    1836:	b0 e0       	ldi	r27, 0x00	; 0
    1838:	ed e2       	ldi	r30, 0x2D	; 45
    183a:	f0 e0       	ldi	r31, 0x00	; 0
    183c:	80 81       	ld	r24, Z
    183e:	8e 7f       	andi	r24, 0xFE	; 254
    1840:	8c 93       	st	X, r24
			CLR_BIT(SPCR, SPCR_SPR1);
    1842:	ad e2       	ldi	r26, 0x2D	; 45
    1844:	b0 e0       	ldi	r27, 0x00	; 0
    1846:	ed e2       	ldi	r30, 0x2D	; 45
    1848:	f0 e0       	ldi	r31, 0x00	; 0
    184a:	80 81       	ld	r24, Z
    184c:	8d 7f       	andi	r24, 0xFD	; 253
    184e:	8c 93       	st	X, r24
			SET_BIT(SPSR, SPSR_SPI2X);
    1850:	ae e2       	ldi	r26, 0x2E	; 46
    1852:	b0 e0       	ldi	r27, 0x00	; 0
    1854:	ee e2       	ldi	r30, 0x2E	; 46
    1856:	f0 e0       	ldi	r31, 0x00	; 0
    1858:	80 81       	ld	r24, Z
    185a:	81 60       	ori	r24, 0x01	; 1
    185c:	8c 93       	st	X, r24
    185e:	86 c0       	rjmp	.+268    	; 0x196c <SPI_u8InitConfig+0x2a6>
			break;
		case SPI_FREQ_DIVIDED_BY_4:
			CLR_BIT(SPCR, SPCR_SPR0);
    1860:	ad e2       	ldi	r26, 0x2D	; 45
    1862:	b0 e0       	ldi	r27, 0x00	; 0
    1864:	ed e2       	ldi	r30, 0x2D	; 45
    1866:	f0 e0       	ldi	r31, 0x00	; 0
    1868:	80 81       	ld	r24, Z
    186a:	8e 7f       	andi	r24, 0xFE	; 254
    186c:	8c 93       	st	X, r24
			CLR_BIT(SPCR, SPCR_SPR1);
    186e:	ad e2       	ldi	r26, 0x2D	; 45
    1870:	b0 e0       	ldi	r27, 0x00	; 0
    1872:	ed e2       	ldi	r30, 0x2D	; 45
    1874:	f0 e0       	ldi	r31, 0x00	; 0
    1876:	80 81       	ld	r24, Z
    1878:	8d 7f       	andi	r24, 0xFD	; 253
    187a:	8c 93       	st	X, r24
			CLR_BIT(SPSR, SPSR_SPI2X);
    187c:	ae e2       	ldi	r26, 0x2E	; 46
    187e:	b0 e0       	ldi	r27, 0x00	; 0
    1880:	ee e2       	ldi	r30, 0x2E	; 46
    1882:	f0 e0       	ldi	r31, 0x00	; 0
    1884:	80 81       	ld	r24, Z
    1886:	8e 7f       	andi	r24, 0xFE	; 254
    1888:	8c 93       	st	X, r24
    188a:	70 c0       	rjmp	.+224    	; 0x196c <SPI_u8InitConfig+0x2a6>
			break;
		case SPI_FREQ_DIVIDED_BY_8:
			SET_BIT(SPCR, SPCR_SPR0);
    188c:	ad e2       	ldi	r26, 0x2D	; 45
    188e:	b0 e0       	ldi	r27, 0x00	; 0
    1890:	ed e2       	ldi	r30, 0x2D	; 45
    1892:	f0 e0       	ldi	r31, 0x00	; 0
    1894:	80 81       	ld	r24, Z
    1896:	81 60       	ori	r24, 0x01	; 1
    1898:	8c 93       	st	X, r24
			CLR_BIT(SPCR, SPCR_SPR1);
    189a:	ad e2       	ldi	r26, 0x2D	; 45
    189c:	b0 e0       	ldi	r27, 0x00	; 0
    189e:	ed e2       	ldi	r30, 0x2D	; 45
    18a0:	f0 e0       	ldi	r31, 0x00	; 0
    18a2:	80 81       	ld	r24, Z
    18a4:	8d 7f       	andi	r24, 0xFD	; 253
    18a6:	8c 93       	st	X, r24
			SET_BIT(SPSR, SPSR_SPI2X);
    18a8:	ae e2       	ldi	r26, 0x2E	; 46
    18aa:	b0 e0       	ldi	r27, 0x00	; 0
    18ac:	ee e2       	ldi	r30, 0x2E	; 46
    18ae:	f0 e0       	ldi	r31, 0x00	; 0
    18b0:	80 81       	ld	r24, Z
    18b2:	81 60       	ori	r24, 0x01	; 1
    18b4:	8c 93       	st	X, r24
    18b6:	5a c0       	rjmp	.+180    	; 0x196c <SPI_u8InitConfig+0x2a6>
			break;
		case SPI_FREQ_DIVIDED_BY_16:
			SET_BIT(SPCR, SPCR_SPR0);
    18b8:	ad e2       	ldi	r26, 0x2D	; 45
    18ba:	b0 e0       	ldi	r27, 0x00	; 0
    18bc:	ed e2       	ldi	r30, 0x2D	; 45
    18be:	f0 e0       	ldi	r31, 0x00	; 0
    18c0:	80 81       	ld	r24, Z
    18c2:	81 60       	ori	r24, 0x01	; 1
    18c4:	8c 93       	st	X, r24
			CLR_BIT(SPCR, SPCR_SPR1);
    18c6:	ad e2       	ldi	r26, 0x2D	; 45
    18c8:	b0 e0       	ldi	r27, 0x00	; 0
    18ca:	ed e2       	ldi	r30, 0x2D	; 45
    18cc:	f0 e0       	ldi	r31, 0x00	; 0
    18ce:	80 81       	ld	r24, Z
    18d0:	8d 7f       	andi	r24, 0xFD	; 253
    18d2:	8c 93       	st	X, r24
			CLR_BIT(SPSR, SPSR_SPI2X);
    18d4:	ae e2       	ldi	r26, 0x2E	; 46
    18d6:	b0 e0       	ldi	r27, 0x00	; 0
    18d8:	ee e2       	ldi	r30, 0x2E	; 46
    18da:	f0 e0       	ldi	r31, 0x00	; 0
    18dc:	80 81       	ld	r24, Z
    18de:	8e 7f       	andi	r24, 0xFE	; 254
    18e0:	8c 93       	st	X, r24
    18e2:	44 c0       	rjmp	.+136    	; 0x196c <SPI_u8InitConfig+0x2a6>
			break;
		case SPI_FREQ_DIVIDED_BY_32:
			CLR_BIT(SPCR, SPCR_SPR0);
    18e4:	ad e2       	ldi	r26, 0x2D	; 45
    18e6:	b0 e0       	ldi	r27, 0x00	; 0
    18e8:	ed e2       	ldi	r30, 0x2D	; 45
    18ea:	f0 e0       	ldi	r31, 0x00	; 0
    18ec:	80 81       	ld	r24, Z
    18ee:	8e 7f       	andi	r24, 0xFE	; 254
    18f0:	8c 93       	st	X, r24
			SET_BIT(SPCR, SPCR_SPR1);
    18f2:	ad e2       	ldi	r26, 0x2D	; 45
    18f4:	b0 e0       	ldi	r27, 0x00	; 0
    18f6:	ed e2       	ldi	r30, 0x2D	; 45
    18f8:	f0 e0       	ldi	r31, 0x00	; 0
    18fa:	80 81       	ld	r24, Z
    18fc:	82 60       	ori	r24, 0x02	; 2
    18fe:	8c 93       	st	X, r24
			SET_BIT(SPSR, SPSR_SPI2X);
    1900:	ae e2       	ldi	r26, 0x2E	; 46
    1902:	b0 e0       	ldi	r27, 0x00	; 0
    1904:	ee e2       	ldi	r30, 0x2E	; 46
    1906:	f0 e0       	ldi	r31, 0x00	; 0
    1908:	80 81       	ld	r24, Z
    190a:	81 60       	ori	r24, 0x01	; 1
    190c:	8c 93       	st	X, r24
    190e:	2e c0       	rjmp	.+92     	; 0x196c <SPI_u8InitConfig+0x2a6>
			break;
		case SPI_FREQ_DIVIDED_BY_64:
			CLR_BIT(SPCR, SPCR_SPR0);
    1910:	ad e2       	ldi	r26, 0x2D	; 45
    1912:	b0 e0       	ldi	r27, 0x00	; 0
    1914:	ed e2       	ldi	r30, 0x2D	; 45
    1916:	f0 e0       	ldi	r31, 0x00	; 0
    1918:	80 81       	ld	r24, Z
    191a:	8e 7f       	andi	r24, 0xFE	; 254
    191c:	8c 93       	st	X, r24
			SET_BIT(SPCR, SPCR_SPR1);
    191e:	ad e2       	ldi	r26, 0x2D	; 45
    1920:	b0 e0       	ldi	r27, 0x00	; 0
    1922:	ed e2       	ldi	r30, 0x2D	; 45
    1924:	f0 e0       	ldi	r31, 0x00	; 0
    1926:	80 81       	ld	r24, Z
    1928:	82 60       	ori	r24, 0x02	; 2
    192a:	8c 93       	st	X, r24
			CLR_BIT(SPSR, SPSR_SPI2X);
    192c:	ae e2       	ldi	r26, 0x2E	; 46
    192e:	b0 e0       	ldi	r27, 0x00	; 0
    1930:	ee e2       	ldi	r30, 0x2E	; 46
    1932:	f0 e0       	ldi	r31, 0x00	; 0
    1934:	80 81       	ld	r24, Z
    1936:	8e 7f       	andi	r24, 0xFE	; 254
    1938:	8c 93       	st	X, r24
    193a:	18 c0       	rjmp	.+48     	; 0x196c <SPI_u8InitConfig+0x2a6>
			break;
		case SPI_FREQ_DIVIDED_BY_128:
			SET_BIT(SPCR, SPCR_SPR0);
    193c:	ad e2       	ldi	r26, 0x2D	; 45
    193e:	b0 e0       	ldi	r27, 0x00	; 0
    1940:	ed e2       	ldi	r30, 0x2D	; 45
    1942:	f0 e0       	ldi	r31, 0x00	; 0
    1944:	80 81       	ld	r24, Z
    1946:	81 60       	ori	r24, 0x01	; 1
    1948:	8c 93       	st	X, r24
			SET_BIT(SPCR, SPCR_SPR1);
    194a:	ad e2       	ldi	r26, 0x2D	; 45
    194c:	b0 e0       	ldi	r27, 0x00	; 0
    194e:	ed e2       	ldi	r30, 0x2D	; 45
    1950:	f0 e0       	ldi	r31, 0x00	; 0
    1952:	80 81       	ld	r24, Z
    1954:	82 60       	ori	r24, 0x02	; 2
    1956:	8c 93       	st	X, r24
			CLR_BIT(SPSR, SPSR_SPI2X);
    1958:	ae e2       	ldi	r26, 0x2E	; 46
    195a:	b0 e0       	ldi	r27, 0x00	; 0
    195c:	ee e2       	ldi	r30, 0x2E	; 46
    195e:	f0 e0       	ldi	r31, 0x00	; 0
    1960:	80 81       	ld	r24, Z
    1962:	8e 7f       	andi	r24, 0xFE	; 254
    1964:	8c 93       	st	X, r24
    1966:	02 c0       	rjmp	.+4      	; 0x196c <SPI_u8InitConfig+0x2a6>
			break;
		default:
			Local_u8ErrorState = NOK;
    1968:	81 e0       	ldi	r24, 0x01	; 1
    196a:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
		switch (spi->SPI_u8DataOrder)
    196c:	ea 81       	ldd	r30, Y+2	; 0x02
    196e:	fb 81       	ldd	r31, Y+3	; 0x03
    1970:	82 81       	ldd	r24, Z+2	; 0x02
    1972:	28 2f       	mov	r18, r24
    1974:	30 e0       	ldi	r19, 0x00	; 0
    1976:	3b 87       	std	Y+11, r19	; 0x0b
    1978:	2a 87       	std	Y+10, r18	; 0x0a
    197a:	8a 85       	ldd	r24, Y+10	; 0x0a
    197c:	9b 85       	ldd	r25, Y+11	; 0x0b
    197e:	00 97       	sbiw	r24, 0x00	; 0
    1980:	69 f0       	breq	.+26     	; 0x199c <SPI_u8InitConfig+0x2d6>
    1982:	2a 85       	ldd	r18, Y+10	; 0x0a
    1984:	3b 85       	ldd	r19, Y+11	; 0x0b
    1986:	21 30       	cpi	r18, 0x01	; 1
    1988:	31 05       	cpc	r19, r1
    198a:	81 f4       	brne	.+32     	; 0x19ac <SPI_u8InitConfig+0x2e6>
		{
		case SPI_DATA_MSP_FIRST:
			CLR_BIT(SPCR, SPCR_DORD);
    198c:	ad e2       	ldi	r26, 0x2D	; 45
    198e:	b0 e0       	ldi	r27, 0x00	; 0
    1990:	ed e2       	ldi	r30, 0x2D	; 45
    1992:	f0 e0       	ldi	r31, 0x00	; 0
    1994:	80 81       	ld	r24, Z
    1996:	8f 7d       	andi	r24, 0xDF	; 223
    1998:	8c 93       	st	X, r24
    199a:	0a c0       	rjmp	.+20     	; 0x19b0 <SPI_u8InitConfig+0x2ea>
			break;
		case SPI_DATA_LSB_FIRST:
			SET_BIT(SPCR, SPCR_DORD);
    199c:	ad e2       	ldi	r26, 0x2D	; 45
    199e:	b0 e0       	ldi	r27, 0x00	; 0
    19a0:	ed e2       	ldi	r30, 0x2D	; 45
    19a2:	f0 e0       	ldi	r31, 0x00	; 0
    19a4:	80 81       	ld	r24, Z
    19a6:	80 62       	ori	r24, 0x20	; 32
    19a8:	8c 93       	st	X, r24
    19aa:	02 c0       	rjmp	.+4      	; 0x19b0 <SPI_u8InitConfig+0x2ea>
			break;
		default:
			Local_u8ErrorState = NOK;
    19ac:	81 e0       	ldi	r24, 0x01	; 1
    19ae:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
		switch (spi->SPI_u8MasterSlaveSelect)
    19b0:	ea 81       	ldd	r30, Y+2	; 0x02
    19b2:	fb 81       	ldd	r31, Y+3	; 0x03
    19b4:	83 81       	ldd	r24, Z+3	; 0x03
    19b6:	28 2f       	mov	r18, r24
    19b8:	30 e0       	ldi	r19, 0x00	; 0
    19ba:	39 87       	std	Y+9, r19	; 0x09
    19bc:	28 87       	std	Y+8, r18	; 0x08
    19be:	88 85       	ldd	r24, Y+8	; 0x08
    19c0:	99 85       	ldd	r25, Y+9	; 0x09
    19c2:	00 97       	sbiw	r24, 0x00	; 0
    19c4:	31 f0       	breq	.+12     	; 0x19d2 <SPI_u8InitConfig+0x30c>
    19c6:	28 85       	ldd	r18, Y+8	; 0x08
    19c8:	39 85       	ldd	r19, Y+9	; 0x09
    19ca:	21 30       	cpi	r18, 0x01	; 1
    19cc:	31 05       	cpc	r19, r1
    19ce:	49 f0       	breq	.+18     	; 0x19e2 <SPI_u8InitConfig+0x31c>
    19d0:	10 c0       	rjmp	.+32     	; 0x19f2 <SPI_u8InitConfig+0x32c>
		{
		case SPI_MASTER:
			SET_BIT(SPCR, SPCR_MSTR);
    19d2:	ad e2       	ldi	r26, 0x2D	; 45
    19d4:	b0 e0       	ldi	r27, 0x00	; 0
    19d6:	ed e2       	ldi	r30, 0x2D	; 45
    19d8:	f0 e0       	ldi	r31, 0x00	; 0
    19da:	80 81       	ld	r24, Z
    19dc:	80 61       	ori	r24, 0x10	; 16
    19de:	8c 93       	st	X, r24
    19e0:	0a c0       	rjmp	.+20     	; 0x19f6 <SPI_u8InitConfig+0x330>
			break;
		case SPI_SLAVE:
			CLR_BIT(SPCR, SPCR_MSTR);
    19e2:	ad e2       	ldi	r26, 0x2D	; 45
    19e4:	b0 e0       	ldi	r27, 0x00	; 0
    19e6:	ed e2       	ldi	r30, 0x2D	; 45
    19e8:	f0 e0       	ldi	r31, 0x00	; 0
    19ea:	80 81       	ld	r24, Z
    19ec:	8f 7e       	andi	r24, 0xEF	; 239
    19ee:	8c 93       	st	X, r24
    19f0:	02 c0       	rjmp	.+4      	; 0x19f6 <SPI_u8InitConfig+0x330>
			break;
		default:
			Local_u8ErrorState = NOK;
    19f2:	81 e0       	ldi	r24, 0x01	; 1
    19f4:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
		switch (spi->SPI_u8InterruptEnable)
    19f6:	ea 81       	ldd	r30, Y+2	; 0x02
    19f8:	fb 81       	ldd	r31, Y+3	; 0x03
    19fa:	80 81       	ld	r24, Z
    19fc:	28 2f       	mov	r18, r24
    19fe:	30 e0       	ldi	r19, 0x00	; 0
    1a00:	3f 83       	std	Y+7, r19	; 0x07
    1a02:	2e 83       	std	Y+6, r18	; 0x06
    1a04:	8e 81       	ldd	r24, Y+6	; 0x06
    1a06:	9f 81       	ldd	r25, Y+7	; 0x07
    1a08:	00 97       	sbiw	r24, 0x00	; 0
    1a0a:	31 f0       	breq	.+12     	; 0x1a18 <SPI_u8InitConfig+0x352>
    1a0c:	2e 81       	ldd	r18, Y+6	; 0x06
    1a0e:	3f 81       	ldd	r19, Y+7	; 0x07
    1a10:	21 30       	cpi	r18, 0x01	; 1
    1a12:	31 05       	cpc	r19, r1
    1a14:	49 f0       	breq	.+18     	; 0x1a28 <SPI_u8InitConfig+0x362>
    1a16:	10 c0       	rjmp	.+32     	; 0x1a38 <SPI_u8InitConfig+0x372>
		{
		case SPI_INTERRUPT_DISABLE:
			CLR_BIT(SPCR, SPCR_SPIE);
    1a18:	ad e2       	ldi	r26, 0x2D	; 45
    1a1a:	b0 e0       	ldi	r27, 0x00	; 0
    1a1c:	ed e2       	ldi	r30, 0x2D	; 45
    1a1e:	f0 e0       	ldi	r31, 0x00	; 0
    1a20:	80 81       	ld	r24, Z
    1a22:	8f 77       	andi	r24, 0x7F	; 127
    1a24:	8c 93       	st	X, r24
    1a26:	0a c0       	rjmp	.+20     	; 0x1a3c <SPI_u8InitConfig+0x376>
			break;
		case SPI_INTERRUPT_ENABLE:
			SET_BIT(SPCR, SPCR_SPIE);
    1a28:	ad e2       	ldi	r26, 0x2D	; 45
    1a2a:	b0 e0       	ldi	r27, 0x00	; 0
    1a2c:	ed e2       	ldi	r30, 0x2D	; 45
    1a2e:	f0 e0       	ldi	r31, 0x00	; 0
    1a30:	80 81       	ld	r24, Z
    1a32:	80 68       	ori	r24, 0x80	; 128
    1a34:	8c 93       	st	X, r24
    1a36:	02 c0       	rjmp	.+4      	; 0x1a3c <SPI_u8InitConfig+0x376>
			break;
		default:
			Local_u8ErrorState = NOK;
    1a38:	81 e0       	ldi	r24, 0x01	; 1
    1a3a:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
		switch (spi->SPI_u8SPIEnable)
    1a3c:	ea 81       	ldd	r30, Y+2	; 0x02
    1a3e:	fb 81       	ldd	r31, Y+3	; 0x03
    1a40:	81 81       	ldd	r24, Z+1	; 0x01
    1a42:	28 2f       	mov	r18, r24
    1a44:	30 e0       	ldi	r19, 0x00	; 0
    1a46:	3d 83       	std	Y+5, r19	; 0x05
    1a48:	2c 83       	std	Y+4, r18	; 0x04
    1a4a:	8c 81       	ldd	r24, Y+4	; 0x04
    1a4c:	9d 81       	ldd	r25, Y+5	; 0x05
    1a4e:	00 97       	sbiw	r24, 0x00	; 0
    1a50:	31 f0       	breq	.+12     	; 0x1a5e <SPI_u8InitConfig+0x398>
    1a52:	2c 81       	ldd	r18, Y+4	; 0x04
    1a54:	3d 81       	ldd	r19, Y+5	; 0x05
    1a56:	21 30       	cpi	r18, 0x01	; 1
    1a58:	31 05       	cpc	r19, r1
    1a5a:	49 f0       	breq	.+18     	; 0x1a6e <SPI_u8InitConfig+0x3a8>
    1a5c:	10 c0       	rjmp	.+32     	; 0x1a7e <SPI_u8InitConfig+0x3b8>
		{
		case SPI_DISABLE:
			CLR_BIT(SPCR, SPCR_SPE);
    1a5e:	ad e2       	ldi	r26, 0x2D	; 45
    1a60:	b0 e0       	ldi	r27, 0x00	; 0
    1a62:	ed e2       	ldi	r30, 0x2D	; 45
    1a64:	f0 e0       	ldi	r31, 0x00	; 0
    1a66:	80 81       	ld	r24, Z
    1a68:	8f 7b       	andi	r24, 0xBF	; 191
    1a6a:	8c 93       	st	X, r24
    1a6c:	0d c0       	rjmp	.+26     	; 0x1a88 <SPI_u8InitConfig+0x3c2>
			break;
		case SPI_ENABLE:
			SET_BIT(SPCR, SPCR_SPE);
    1a6e:	ad e2       	ldi	r26, 0x2D	; 45
    1a70:	b0 e0       	ldi	r27, 0x00	; 0
    1a72:	ed e2       	ldi	r30, 0x2D	; 45
    1a74:	f0 e0       	ldi	r31, 0x00	; 0
    1a76:	80 81       	ld	r24, Z
    1a78:	80 64       	ori	r24, 0x40	; 64
    1a7a:	8c 93       	st	X, r24
    1a7c:	05 c0       	rjmp	.+10     	; 0x1a88 <SPI_u8InitConfig+0x3c2>
			break;
		default:
			Local_u8ErrorState = NOK;
    1a7e:	81 e0       	ldi	r24, 0x01	; 1
    1a80:	89 83       	std	Y+1, r24	; 0x01
    1a82:	02 c0       	rjmp	.+4      	; 0x1a88 <SPI_u8InitConfig+0x3c2>
			break;
		}
	}
	else
	{
		Local_u8ErrorState = NULL_POINTER;
    1a84:	82 e0       	ldi	r24, 0x02	; 2
    1a86:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    1a88:	89 81       	ldd	r24, Y+1	; 0x01
}
    1a8a:	61 96       	adiw	r28, 0x11	; 17
    1a8c:	0f b6       	in	r0, 0x3f	; 63
    1a8e:	f8 94       	cli
    1a90:	de bf       	out	0x3e, r29	; 62
    1a92:	0f be       	out	0x3f, r0	; 63
    1a94:	cd bf       	out	0x3d, r28	; 61
    1a96:	cf 91       	pop	r28
    1a98:	df 91       	pop	r29
    1a9a:	08 95       	ret

00001a9c <SPI_u8Tranceive>:
 *		Copy_u8RData => pointer to carry received data
 *
 * return     : Error status with type u8
 */
u8 SPI_u8Tranceive(u8 Copy_u8TData, u8 *Copy_u8RData)
{
    1a9c:	df 93       	push	r29
    1a9e:	cf 93       	push	r28
    1aa0:	cd b7       	in	r28, 0x3d	; 61
    1aa2:	de b7       	in	r29, 0x3e	; 62
    1aa4:	28 97       	sbiw	r28, 0x08	; 8
    1aa6:	0f b6       	in	r0, 0x3f	; 63
    1aa8:	f8 94       	cli
    1aaa:	de bf       	out	0x3e, r29	; 62
    1aac:	0f be       	out	0x3f, r0	; 63
    1aae:	cd bf       	out	0x3d, r28	; 61
    1ab0:	8e 83       	std	Y+6, r24	; 0x06
    1ab2:	78 87       	std	Y+8, r23	; 0x08
    1ab4:	6f 83       	std	Y+7, r22	; 0x07
	u8 Local_u8ErrorState = OK;
    1ab6:	1d 82       	std	Y+5, r1	; 0x05
	u32 Local_u32TimeoutCounter = 0;
    1ab8:	19 82       	std	Y+1, r1	; 0x01
    1aba:	1a 82       	std	Y+2, r1	; 0x02
    1abc:	1b 82       	std	Y+3, r1	; 0x03
    1abe:	1c 82       	std	Y+4, r1	; 0x04

	if (SPI_u8State == IDLE)
    1ac0:	80 91 7e 00 	lds	r24, 0x007E
    1ac4:	88 23       	and	r24, r24
    1ac6:	09 f0       	breq	.+2      	; 0x1aca <SPI_u8Tranceive+0x2e>
    1ac8:	42 c0       	rjmp	.+132    	; 0x1b4e <SPI_u8Tranceive+0xb2>
	{
		SPI_u8State = BUSY;
    1aca:	81 e0       	ldi	r24, 0x01	; 1
    1acc:	80 93 7e 00 	sts	0x007E, r24

		SPDR = Copy_u8TData;
    1ad0:	ef e2       	ldi	r30, 0x2F	; 47
    1ad2:	f0 e0       	ldi	r31, 0x00	; 0
    1ad4:	8e 81       	ldd	r24, Y+6	; 0x06
    1ad6:	80 83       	st	Z, r24
    1ad8:	0b c0       	rjmp	.+22     	; 0x1af0 <SPI_u8Tranceive+0x54>

		while (((READ_BIT(SPSR, SPSR_SPIF)) == 0) &&
		      (Local_u32TimeoutCounter < SPI_u32TIMEOUT))
		{
			Local_u32TimeoutCounter++;
    1ada:	89 81       	ldd	r24, Y+1	; 0x01
    1adc:	9a 81       	ldd	r25, Y+2	; 0x02
    1ade:	ab 81       	ldd	r26, Y+3	; 0x03
    1ae0:	bc 81       	ldd	r27, Y+4	; 0x04
    1ae2:	01 96       	adiw	r24, 0x01	; 1
    1ae4:	a1 1d       	adc	r26, r1
    1ae6:	b1 1d       	adc	r27, r1
    1ae8:	89 83       	std	Y+1, r24	; 0x01
    1aea:	9a 83       	std	Y+2, r25	; 0x02
    1aec:	ab 83       	std	Y+3, r26	; 0x03
    1aee:	bc 83       	std	Y+4, r27	; 0x04
	{
		SPI_u8State = BUSY;

		SPDR = Copy_u8TData;

		while (((READ_BIT(SPSR, SPSR_SPIF)) == 0) &&
    1af0:	ee e2       	ldi	r30, 0x2E	; 46
    1af2:	f0 e0       	ldi	r31, 0x00	; 0
    1af4:	80 81       	ld	r24, Z
    1af6:	88 1f       	adc	r24, r24
    1af8:	88 27       	eor	r24, r24
    1afa:	88 1f       	adc	r24, r24
    1afc:	88 2f       	mov	r24, r24
    1afe:	90 e0       	ldi	r25, 0x00	; 0
    1b00:	90 70       	andi	r25, 0x00	; 0
    1b02:	00 97       	sbiw	r24, 0x00	; 0
    1b04:	61 f4       	brne	.+24     	; 0x1b1e <SPI_u8Tranceive+0x82>
    1b06:	89 81       	ldd	r24, Y+1	; 0x01
    1b08:	9a 81       	ldd	r25, Y+2	; 0x02
    1b0a:	ab 81       	ldd	r26, Y+3	; 0x03
    1b0c:	bc 81       	ldd	r27, Y+4	; 0x04
    1b0e:	80 31       	cpi	r24, 0x10	; 16
    1b10:	27 e2       	ldi	r18, 0x27	; 39
    1b12:	92 07       	cpc	r25, r18
    1b14:	20 e0       	ldi	r18, 0x00	; 0
    1b16:	a2 07       	cpc	r26, r18
    1b18:	20 e0       	ldi	r18, 0x00	; 0
    1b1a:	b2 07       	cpc	r27, r18
    1b1c:	f0 f2       	brcs	.-68     	; 0x1ada <SPI_u8Tranceive+0x3e>
		      (Local_u32TimeoutCounter < SPI_u32TIMEOUT))
		{
			Local_u32TimeoutCounter++;
		}
		if (Local_u32TimeoutCounter == SPI_u32TIMEOUT)
    1b1e:	89 81       	ldd	r24, Y+1	; 0x01
    1b20:	9a 81       	ldd	r25, Y+2	; 0x02
    1b22:	ab 81       	ldd	r26, Y+3	; 0x03
    1b24:	bc 81       	ldd	r27, Y+4	; 0x04
    1b26:	80 31       	cpi	r24, 0x10	; 16
    1b28:	27 e2       	ldi	r18, 0x27	; 39
    1b2a:	92 07       	cpc	r25, r18
    1b2c:	20 e0       	ldi	r18, 0x00	; 0
    1b2e:	a2 07       	cpc	r26, r18
    1b30:	20 e0       	ldi	r18, 0x00	; 0
    1b32:	b2 07       	cpc	r27, r18
    1b34:	19 f4       	brne	.+6      	; 0x1b3c <SPI_u8Tranceive+0xa0>
		{
			Local_u8ErrorState = TIMEOUT_STATE;
    1b36:	84 e0       	ldi	r24, 0x04	; 4
    1b38:	8d 83       	std	Y+5, r24	; 0x05
    1b3a:	06 c0       	rjmp	.+12     	; 0x1b48 <SPI_u8Tranceive+0xac>
		}
		else
		{
			*Copy_u8RData = SPDR;
    1b3c:	ef e2       	ldi	r30, 0x2F	; 47
    1b3e:	f0 e0       	ldi	r31, 0x00	; 0
    1b40:	80 81       	ld	r24, Z
    1b42:	ef 81       	ldd	r30, Y+7	; 0x07
    1b44:	f8 85       	ldd	r31, Y+8	; 0x08
    1b46:	80 83       	st	Z, r24
		}
		SPI_u8State = IDLE;
    1b48:	10 92 7e 00 	sts	0x007E, r1
    1b4c:	02 c0       	rjmp	.+4      	; 0x1b52 <SPI_u8Tranceive+0xb6>
	}
	else
	{
		Local_u8ErrorState = BUSY_STATE;
    1b4e:	83 e0       	ldi	r24, 0x03	; 3
    1b50:	8d 83       	std	Y+5, r24	; 0x05
	}

	return Local_u8ErrorState;
    1b52:	8d 81       	ldd	r24, Y+5	; 0x05

}
    1b54:	28 96       	adiw	r28, 0x08	; 8
    1b56:	0f b6       	in	r0, 0x3f	; 63
    1b58:	f8 94       	cli
    1b5a:	de bf       	out	0x3e, r29	; 62
    1b5c:	0f be       	out	0x3f, r0	; 63
    1b5e:	cd bf       	out	0x3d, r28	; 61
    1b60:	cf 91       	pop	r28
    1b62:	df 91       	pop	r29
    1b64:	08 95       	ret

00001b66 <SPI_u8BufferTranceiverSynch>:
 *      Copy_u32BufferSize => size of array
 *
 * return     : Error status with type u8
 */
u8 SPI_u8BufferTranceiverSynch(u8 *Copy_u8TData, u8 *Copy_u8RData, u8 Copy_u8BufferSize)
{
    1b66:	df 93       	push	r29
    1b68:	cf 93       	push	r28
    1b6a:	cd b7       	in	r28, 0x3d	; 61
    1b6c:	de b7       	in	r29, 0x3e	; 62
    1b6e:	27 97       	sbiw	r28, 0x07	; 7
    1b70:	0f b6       	in	r0, 0x3f	; 63
    1b72:	f8 94       	cli
    1b74:	de bf       	out	0x3e, r29	; 62
    1b76:	0f be       	out	0x3f, r0	; 63
    1b78:	cd bf       	out	0x3d, r28	; 61
    1b7a:	9c 83       	std	Y+4, r25	; 0x04
    1b7c:	8b 83       	std	Y+3, r24	; 0x03
    1b7e:	7e 83       	std	Y+6, r23	; 0x06
    1b80:	6d 83       	std	Y+5, r22	; 0x05
    1b82:	4f 83       	std	Y+7, r20	; 0x07
	u8 Local_u8ErrorState = OK;
    1b84:	1a 82       	std	Y+2, r1	; 0x02
	u8 Local_u8Counter = 0;
    1b86:	19 82       	std	Y+1, r1	; 0x01
	if ((Copy_u8TData != NULL) && (Copy_u8RData != NULL))
    1b88:	8b 81       	ldd	r24, Y+3	; 0x03
    1b8a:	9c 81       	ldd	r25, Y+4	; 0x04
    1b8c:	00 97       	sbiw	r24, 0x00	; 0
    1b8e:	09 f1       	breq	.+66     	; 0x1bd2 <SPI_u8BufferTranceiverSynch+0x6c>
    1b90:	8d 81       	ldd	r24, Y+5	; 0x05
    1b92:	9e 81       	ldd	r25, Y+6	; 0x06
    1b94:	00 97       	sbiw	r24, 0x00	; 0
    1b96:	e9 f0       	breq	.+58     	; 0x1bd2 <SPI_u8BufferTranceiverSynch+0x6c>
    1b98:	17 c0       	rjmp	.+46     	; 0x1bc8 <SPI_u8BufferTranceiverSynch+0x62>
	{
		while (Local_u8Counter < Copy_u8BufferSize)
		{
			SPI_u8Tranceive(Copy_u8TData[Local_u8Counter], &Copy_u8RData[Local_u8Counter]);
    1b9a:	89 81       	ldd	r24, Y+1	; 0x01
    1b9c:	28 2f       	mov	r18, r24
    1b9e:	30 e0       	ldi	r19, 0x00	; 0
    1ba0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ba2:	9c 81       	ldd	r25, Y+4	; 0x04
    1ba4:	fc 01       	movw	r30, r24
    1ba6:	e2 0f       	add	r30, r18
    1ba8:	f3 1f       	adc	r31, r19
    1baa:	40 81       	ld	r20, Z
    1bac:	89 81       	ldd	r24, Y+1	; 0x01
    1bae:	28 2f       	mov	r18, r24
    1bb0:	30 e0       	ldi	r19, 0x00	; 0
    1bb2:	8d 81       	ldd	r24, Y+5	; 0x05
    1bb4:	9e 81       	ldd	r25, Y+6	; 0x06
    1bb6:	28 0f       	add	r18, r24
    1bb8:	39 1f       	adc	r19, r25
    1bba:	84 2f       	mov	r24, r20
    1bbc:	b9 01       	movw	r22, r18
    1bbe:	0e 94 4e 0d 	call	0x1a9c	; 0x1a9c <SPI_u8Tranceive>
			Local_u8Counter++;
    1bc2:	89 81       	ldd	r24, Y+1	; 0x01
    1bc4:	8f 5f       	subi	r24, 0xFF	; 255
    1bc6:	89 83       	std	Y+1, r24	; 0x01
{
	u8 Local_u8ErrorState = OK;
	u8 Local_u8Counter = 0;
	if ((Copy_u8TData != NULL) && (Copy_u8RData != NULL))
	{
		while (Local_u8Counter < Copy_u8BufferSize)
    1bc8:	99 81       	ldd	r25, Y+1	; 0x01
    1bca:	8f 81       	ldd	r24, Y+7	; 0x07
    1bcc:	98 17       	cp	r25, r24
    1bce:	28 f3       	brcs	.-54     	; 0x1b9a <SPI_u8BufferTranceiverSynch+0x34>
    1bd0:	02 c0       	rjmp	.+4      	; 0x1bd6 <SPI_u8BufferTranceiverSynch+0x70>
			Local_u8Counter++;
		}
	}
	else
	{
		Local_u8ErrorState = NULL_POINTER;
    1bd2:	82 e0       	ldi	r24, 0x02	; 2
    1bd4:	8a 83       	std	Y+2, r24	; 0x02
	}
	return Local_u8ErrorState;
    1bd6:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1bd8:	27 96       	adiw	r28, 0x07	; 7
    1bda:	0f b6       	in	r0, 0x3f	; 63
    1bdc:	f8 94       	cli
    1bde:	de bf       	out	0x3e, r29	; 62
    1be0:	0f be       	out	0x3f, r0	; 63
    1be2:	cd bf       	out	0x3d, r28	; 61
    1be4:	cf 91       	pop	r28
    1be6:	df 91       	pop	r29
    1be8:	08 95       	ret

00001bea <SPI_u8BufferTranceiverAsynch>:
 *		      NotificationFuncn => function that called after the tranceive complete
 *
 * return     : Error status with type u8
 */
u8 SPI_u8BufferTranceiverAsynch(SPI_BUFFER *spi_buffer)
{
    1bea:	df 93       	push	r29
    1bec:	cf 93       	push	r28
    1bee:	00 d0       	rcall	.+0      	; 0x1bf0 <SPI_u8BufferTranceiverAsynch+0x6>
    1bf0:	0f 92       	push	r0
    1bf2:	cd b7       	in	r28, 0x3d	; 61
    1bf4:	de b7       	in	r29, 0x3e	; 62
    1bf6:	9b 83       	std	Y+3, r25	; 0x03
    1bf8:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState = OK;
    1bfa:	19 82       	std	Y+1, r1	; 0x01

	if (SPI_u8State == IDLE)
    1bfc:	80 91 7e 00 	lds	r24, 0x007E
    1c00:	88 23       	and	r24, r24
    1c02:	09 f0       	breq	.+2      	; 0x1c06 <SPI_u8BufferTranceiverAsynch+0x1c>
    1c04:	55 c0       	rjmp	.+170    	; 0x1cb0 <SPI_u8BufferTranceiverAsynch+0xc6>
	{
		if ((spi_buffer != NULL) &&
    1c06:	8a 81       	ldd	r24, Y+2	; 0x02
    1c08:	9b 81       	ldd	r25, Y+3	; 0x03
    1c0a:	00 97       	sbiw	r24, 0x00	; 0
    1c0c:	09 f4       	brne	.+2      	; 0x1c10 <SPI_u8BufferTranceiverAsynch+0x26>
    1c0e:	4d c0       	rjmp	.+154    	; 0x1caa <SPI_u8BufferTranceiverAsynch+0xc0>
    1c10:	ea 81       	ldd	r30, Y+2	; 0x02
    1c12:	fb 81       	ldd	r31, Y+3	; 0x03
    1c14:	80 81       	ld	r24, Z
    1c16:	91 81       	ldd	r25, Z+1	; 0x01
    1c18:	00 97       	sbiw	r24, 0x00	; 0
    1c1a:	09 f4       	brne	.+2      	; 0x1c1e <SPI_u8BufferTranceiverAsynch+0x34>
    1c1c:	46 c0       	rjmp	.+140    	; 0x1caa <SPI_u8BufferTranceiverAsynch+0xc0>
    1c1e:	ea 81       	ldd	r30, Y+2	; 0x02
    1c20:	fb 81       	ldd	r31, Y+3	; 0x03
    1c22:	82 81       	ldd	r24, Z+2	; 0x02
    1c24:	93 81       	ldd	r25, Z+3	; 0x03
    1c26:	00 97       	sbiw	r24, 0x00	; 0
    1c28:	09 f4       	brne	.+2      	; 0x1c2c <SPI_u8BufferTranceiverAsynch+0x42>
    1c2a:	3f c0       	rjmp	.+126    	; 0x1caa <SPI_u8BufferTranceiverAsynch+0xc0>
    1c2c:	ea 81       	ldd	r30, Y+2	; 0x02
    1c2e:	fb 81       	ldd	r31, Y+3	; 0x03
    1c30:	85 81       	ldd	r24, Z+5	; 0x05
    1c32:	96 81       	ldd	r25, Z+6	; 0x06
    1c34:	00 97       	sbiw	r24, 0x00	; 0
    1c36:	c9 f1       	breq	.+114    	; 0x1caa <SPI_u8BufferTranceiverAsynch+0xc0>
		(spi_buffer->Copy_u8TData != NULL) &&
		(spi_buffer->Copy_u8RData != NULL) &&
		(spi_buffer->NotificationFuncn != NULL))
		{
			/*SPI is now Busy*/
			SPI_u8State = BUSY;
    1c38:	81 e0       	ldi	r24, 0x01	; 1
    1c3a:	80 93 7e 00 	sts	0x007E, r24

			/*Assign the SPI data globally*/
			SPI_pu8TData           = spi_buffer->Copy_u8TData     ;
    1c3e:	ea 81       	ldd	r30, Y+2	; 0x02
    1c40:	fb 81       	ldd	r31, Y+3	; 0x03
    1c42:	80 81       	ld	r24, Z
    1c44:	91 81       	ldd	r25, Z+1	; 0x01
    1c46:	90 93 79 00 	sts	0x0079, r25
    1c4a:	80 93 78 00 	sts	0x0078, r24
			SPI_pu8RData           = spi_buffer->Copy_u8RData     ;
    1c4e:	ea 81       	ldd	r30, Y+2	; 0x02
    1c50:	fb 81       	ldd	r31, Y+3	; 0x03
    1c52:	82 81       	ldd	r24, Z+2	; 0x02
    1c54:	93 81       	ldd	r25, Z+3	; 0x03
    1c56:	90 93 7b 00 	sts	0x007B, r25
    1c5a:	80 93 7a 00 	sts	0x007A, r24
			SPI_u8BufferSize       = spi_buffer->Copy_u8BufferSize;
    1c5e:	ea 81       	ldd	r30, Y+2	; 0x02
    1c60:	fb 81       	ldd	r31, Y+3	; 0x03
    1c62:	84 81       	ldd	r24, Z+4	; 0x04
    1c64:	80 93 7f 00 	sts	0x007F, r24
			SPI_pvNotificationFunc = spi_buffer->NotificationFuncn;
    1c68:	ea 81       	ldd	r30, Y+2	; 0x02
    1c6a:	fb 81       	ldd	r31, Y+3	; 0x03
    1c6c:	85 81       	ldd	r24, Z+5	; 0x05
    1c6e:	96 81       	ldd	r25, Z+6	; 0x06
    1c70:	90 93 7d 00 	sts	0x007D, r25
    1c74:	80 93 7c 00 	sts	0x007C, r24

			/*Set Index to first element*/
			SPI_u8Index = 0;
    1c78:	10 92 80 00 	sts	0x0080, r1

			/*Transmit first Data */
			SPDR = SPI_pu8TData[SPI_u8Index];
    1c7c:	af e2       	ldi	r26, 0x2F	; 47
    1c7e:	b0 e0       	ldi	r27, 0x00	; 0
    1c80:	20 91 78 00 	lds	r18, 0x0078
    1c84:	30 91 79 00 	lds	r19, 0x0079
    1c88:	80 91 80 00 	lds	r24, 0x0080
    1c8c:	88 2f       	mov	r24, r24
    1c8e:	90 e0       	ldi	r25, 0x00	; 0
    1c90:	f9 01       	movw	r30, r18
    1c92:	e8 0f       	add	r30, r24
    1c94:	f9 1f       	adc	r31, r25
    1c96:	80 81       	ld	r24, Z
    1c98:	8c 93       	st	X, r24

			/*SPI Interrupt Enable*/
			SET_BIT(SPCR, SPCR_SPIE);
    1c9a:	ad e2       	ldi	r26, 0x2D	; 45
    1c9c:	b0 e0       	ldi	r27, 0x00	; 0
    1c9e:	ed e2       	ldi	r30, 0x2D	; 45
    1ca0:	f0 e0       	ldi	r31, 0x00	; 0
    1ca2:	80 81       	ld	r24, Z
    1ca4:	80 68       	ori	r24, 0x80	; 128
    1ca6:	8c 93       	st	X, r24
    1ca8:	05 c0       	rjmp	.+10     	; 0x1cb4 <SPI_u8BufferTranceiverAsynch+0xca>
		}
		else
		{
			Local_u8ErrorState = NULL_POINTER;
    1caa:	82 e0       	ldi	r24, 0x02	; 2
    1cac:	89 83       	std	Y+1, r24	; 0x01
    1cae:	02 c0       	rjmp	.+4      	; 0x1cb4 <SPI_u8BufferTranceiverAsynch+0xca>
		}
	}
	else
	{
		Local_u8ErrorState = BUSY_STATE;
    1cb0:	83 e0       	ldi	r24, 0x03	; 3
    1cb2:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    1cb4:	89 81       	ldd	r24, Y+1	; 0x01
}
    1cb6:	0f 90       	pop	r0
    1cb8:	0f 90       	pop	r0
    1cba:	0f 90       	pop	r0
    1cbc:	cf 91       	pop	r28
    1cbe:	df 91       	pop	r29
    1cc0:	08 95       	ret

00001cc2 <__vector_12>:

//-------------------------------------------------------------------------------------------------------------------------------

void __vector_12(void) __attribute__((signal));
void __vector_12(void)
{
    1cc2:	1f 92       	push	r1
    1cc4:	0f 92       	push	r0
    1cc6:	0f b6       	in	r0, 0x3f	; 63
    1cc8:	0f 92       	push	r0
    1cca:	11 24       	eor	r1, r1
    1ccc:	2f 93       	push	r18
    1cce:	3f 93       	push	r19
    1cd0:	4f 93       	push	r20
    1cd2:	5f 93       	push	r21
    1cd4:	6f 93       	push	r22
    1cd6:	7f 93       	push	r23
    1cd8:	8f 93       	push	r24
    1cda:	9f 93       	push	r25
    1cdc:	af 93       	push	r26
    1cde:	bf 93       	push	r27
    1ce0:	ef 93       	push	r30
    1ce2:	ff 93       	push	r31
    1ce4:	df 93       	push	r29
    1ce6:	cf 93       	push	r28
    1ce8:	cd b7       	in	r28, 0x3d	; 61
    1cea:	de b7       	in	r29, 0x3e	; 62
	/*Receive Data*/
	SPI_pu8RData[SPI_u8Index] = SPDR;
    1cec:	20 91 7a 00 	lds	r18, 0x007A
    1cf0:	30 91 7b 00 	lds	r19, 0x007B
    1cf4:	80 91 80 00 	lds	r24, 0x0080
    1cf8:	88 2f       	mov	r24, r24
    1cfa:	90 e0       	ldi	r25, 0x00	; 0
    1cfc:	d9 01       	movw	r26, r18
    1cfe:	a8 0f       	add	r26, r24
    1d00:	b9 1f       	adc	r27, r25
    1d02:	ef e2       	ldi	r30, 0x2F	; 47
    1d04:	f0 e0       	ldi	r31, 0x00	; 0
    1d06:	80 81       	ld	r24, Z
    1d08:	8c 93       	st	X, r24

	/*Increment Data index of the buffer*/
	SPI_u8Index++;
    1d0a:	80 91 80 00 	lds	r24, 0x0080
    1d0e:	8f 5f       	subi	r24, 0xFF	; 255
    1d10:	80 93 80 00 	sts	0x0080, r24

	if (SPI_u8Index == SPI_u8BufferSize)
    1d14:	90 91 80 00 	lds	r25, 0x0080
    1d18:	80 91 7f 00 	lds	r24, 0x007F
    1d1c:	98 17       	cp	r25, r24
    1d1e:	a9 f4       	brne	.+42     	; 0x1d4a <__vector_12+0x88>
	{
		/*Buffer Complete*/

		/*SPI is now IDLE*/
		SPI_u8State = IDLE;
    1d20:	10 92 7e 00 	sts	0x007E, r1

		/*SPI Interrupt Disable*/
		CLR_BIT(SPCR, SPCR_SPIE);
    1d24:	ad e2       	ldi	r26, 0x2D	; 45
    1d26:	b0 e0       	ldi	r27, 0x00	; 0
    1d28:	ed e2       	ldi	r30, 0x2D	; 45
    1d2a:	f0 e0       	ldi	r31, 0x00	; 0
    1d2c:	80 81       	ld	r24, Z
    1d2e:	8f 77       	andi	r24, 0x7F	; 127
    1d30:	8c 93       	st	X, r24

		/*Call Notification Function*/
		if (SPI_pvNotificationFunc != NULL)
    1d32:	80 91 7c 00 	lds	r24, 0x007C
    1d36:	90 91 7d 00 	lds	r25, 0x007D
    1d3a:	00 97       	sbiw	r24, 0x00	; 0
    1d3c:	a9 f0       	breq	.+42     	; 0x1d68 <__vector_12+0xa6>
		{
			SPI_pvNotificationFunc();
    1d3e:	e0 91 7c 00 	lds	r30, 0x007C
    1d42:	f0 91 7d 00 	lds	r31, 0x007D
    1d46:	09 95       	icall
    1d48:	0f c0       	rjmp	.+30     	; 0x1d68 <__vector_12+0xa6>
	else
	{
		/*Buffer not Complete*/

		/*Transmit next Data*/
		SPDR = SPI_pu8TData[SPI_u8Index];
    1d4a:	af e2       	ldi	r26, 0x2F	; 47
    1d4c:	b0 e0       	ldi	r27, 0x00	; 0
    1d4e:	20 91 78 00 	lds	r18, 0x0078
    1d52:	30 91 79 00 	lds	r19, 0x0079
    1d56:	80 91 80 00 	lds	r24, 0x0080
    1d5a:	88 2f       	mov	r24, r24
    1d5c:	90 e0       	ldi	r25, 0x00	; 0
    1d5e:	f9 01       	movw	r30, r18
    1d60:	e8 0f       	add	r30, r24
    1d62:	f9 1f       	adc	r31, r25
    1d64:	80 81       	ld	r24, Z
    1d66:	8c 93       	st	X, r24
	}
}
    1d68:	cf 91       	pop	r28
    1d6a:	df 91       	pop	r29
    1d6c:	ff 91       	pop	r31
    1d6e:	ef 91       	pop	r30
    1d70:	bf 91       	pop	r27
    1d72:	af 91       	pop	r26
    1d74:	9f 91       	pop	r25
    1d76:	8f 91       	pop	r24
    1d78:	7f 91       	pop	r23
    1d7a:	6f 91       	pop	r22
    1d7c:	5f 91       	pop	r21
    1d7e:	4f 91       	pop	r20
    1d80:	3f 91       	pop	r19
    1d82:	2f 91       	pop	r18
    1d84:	0f 90       	pop	r0
    1d86:	0f be       	out	0x3f, r0	; 63
    1d88:	0f 90       	pop	r0
    1d8a:	1f 90       	pop	r1
    1d8c:	18 95       	reti

00001d8e <keypad_vInit>:
 * Created: 2/24/2018 4:06:22 PM
 *  Author: Mohamed Zaghlol
 */ 
 #include "keypad_driver.h"
 void keypad_vInit()
 {
    1d8e:	df 93       	push	r29
    1d90:	cf 93       	push	r28
    1d92:	cd b7       	in	r28, 0x3d	; 61
    1d94:	de b7       	in	r29, 0x3e	; 62
	 DIO_vsetPINDir('A',0,1);
    1d96:	81 e4       	ldi	r24, 0x41	; 65
    1d98:	60 e0       	ldi	r22, 0x00	; 0
    1d9a:	41 e0       	ldi	r20, 0x01	; 1
    1d9c:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_vsetPINDir>
	 DIO_vsetPINDir('A',1,1);
    1da0:	81 e4       	ldi	r24, 0x41	; 65
    1da2:	61 e0       	ldi	r22, 0x01	; 1
    1da4:	41 e0       	ldi	r20, 0x01	; 1
    1da6:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_vsetPINDir>
	 DIO_vsetPINDir('A',2,1);
    1daa:	81 e4       	ldi	r24, 0x41	; 65
    1dac:	62 e0       	ldi	r22, 0x02	; 2
    1dae:	41 e0       	ldi	r20, 0x01	; 1
    1db0:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_vsetPINDir>
	 DIO_vsetPINDir('A',3,1);
    1db4:	81 e4       	ldi	r24, 0x41	; 65
    1db6:	63 e0       	ldi	r22, 0x03	; 3
    1db8:	41 e0       	ldi	r20, 0x01	; 1
    1dba:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_vsetPINDir>
	 DIO_vsetPINDir('A',4,0);
    1dbe:	81 e4       	ldi	r24, 0x41	; 65
    1dc0:	64 e0       	ldi	r22, 0x04	; 4
    1dc2:	40 e0       	ldi	r20, 0x00	; 0
    1dc4:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_vsetPINDir>
	 DIO_vsetPINDir('A',5,0);
    1dc8:	81 e4       	ldi	r24, 0x41	; 65
    1dca:	65 e0       	ldi	r22, 0x05	; 5
    1dcc:	40 e0       	ldi	r20, 0x00	; 0
    1dce:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_vsetPINDir>
	 DIO_vsetPINDir('A',6,0);
    1dd2:	81 e4       	ldi	r24, 0x41	; 65
    1dd4:	66 e0       	ldi	r22, 0x06	; 6
    1dd6:	40 e0       	ldi	r20, 0x00	; 0
    1dd8:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_vsetPINDir>
	 DIO_vsetPINDir('A',7,0);
    1ddc:	81 e4       	ldi	r24, 0x41	; 65
    1dde:	67 e0       	ldi	r22, 0x07	; 7
    1de0:	40 e0       	ldi	r20, 0x00	; 0
    1de2:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_vsetPINDir>
	 DIO_vconnectpullup('A',4,1);
    1de6:	81 e4       	ldi	r24, 0x41	; 65
    1de8:	64 e0       	ldi	r22, 0x04	; 4
    1dea:	41 e0       	ldi	r20, 0x01	; 1
    1dec:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <DIO_vconnectpullup>
	 DIO_vconnectpullup('A',5,1);
    1df0:	81 e4       	ldi	r24, 0x41	; 65
    1df2:	65 e0       	ldi	r22, 0x05	; 5
    1df4:	41 e0       	ldi	r20, 0x01	; 1
    1df6:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <DIO_vconnectpullup>
	 DIO_vconnectpullup('A',6,1);
    1dfa:	81 e4       	ldi	r24, 0x41	; 65
    1dfc:	66 e0       	ldi	r22, 0x06	; 6
    1dfe:	41 e0       	ldi	r20, 0x01	; 1
    1e00:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <DIO_vconnectpullup>
	 DIO_vconnectpullup('A',7,1);
    1e04:	81 e4       	ldi	r24, 0x41	; 65
    1e06:	67 e0       	ldi	r22, 0x07	; 7
    1e08:	41 e0       	ldi	r20, 0x01	; 1
    1e0a:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <DIO_vconnectpullup>
	  
 }
    1e0e:	cf 91       	pop	r28
    1e10:	df 91       	pop	r29
    1e12:	08 95       	ret

00001e14 <keypad_u8check_press>:
 char keypad_u8check_press()
 {
    1e14:	df 93       	push	r29
    1e16:	cf 93       	push	r28
    1e18:	cd b7       	in	r28, 0x3d	; 61
    1e1a:	de b7       	in	r29, 0x3e	; 62
    1e1c:	69 97       	sbiw	r28, 0x19	; 25
    1e1e:	0f b6       	in	r0, 0x3f	; 63
    1e20:	f8 94       	cli
    1e22:	de bf       	out	0x3e, r29	; 62
    1e24:	0f be       	out	0x3f, r0	; 63
    1e26:	cd bf       	out	0x3d, r28	; 61
	 char arr[4][4]={{'7','8','9','/'},{'4','5','6','*'},{'1','2','3','-'},{'A','0','=','+'}};
    1e28:	ce 01       	movw	r24, r28
    1e2a:	05 96       	adiw	r24, 0x05	; 5
    1e2c:	9e 8b       	std	Y+22, r25	; 0x16
    1e2e:	8d 8b       	std	Y+21, r24	; 0x15
    1e30:	e8 e6       	ldi	r30, 0x68	; 104
    1e32:	f0 e0       	ldi	r31, 0x00	; 0
    1e34:	f8 8f       	std	Y+24, r31	; 0x18
    1e36:	ef 8b       	std	Y+23, r30	; 0x17
    1e38:	f0 e1       	ldi	r31, 0x10	; 16
    1e3a:	f9 8f       	std	Y+25, r31	; 0x19
    1e3c:	ef 89       	ldd	r30, Y+23	; 0x17
    1e3e:	f8 8d       	ldd	r31, Y+24	; 0x18
    1e40:	00 80       	ld	r0, Z
    1e42:	8f 89       	ldd	r24, Y+23	; 0x17
    1e44:	98 8d       	ldd	r25, Y+24	; 0x18
    1e46:	01 96       	adiw	r24, 0x01	; 1
    1e48:	98 8f       	std	Y+24, r25	; 0x18
    1e4a:	8f 8b       	std	Y+23, r24	; 0x17
    1e4c:	ed 89       	ldd	r30, Y+21	; 0x15
    1e4e:	fe 89       	ldd	r31, Y+22	; 0x16
    1e50:	00 82       	st	Z, r0
    1e52:	8d 89       	ldd	r24, Y+21	; 0x15
    1e54:	9e 89       	ldd	r25, Y+22	; 0x16
    1e56:	01 96       	adiw	r24, 0x01	; 1
    1e58:	9e 8b       	std	Y+22, r25	; 0x16
    1e5a:	8d 8b       	std	Y+21, r24	; 0x15
    1e5c:	99 8d       	ldd	r25, Y+25	; 0x19
    1e5e:	91 50       	subi	r25, 0x01	; 1
    1e60:	99 8f       	std	Y+25, r25	; 0x19
    1e62:	e9 8d       	ldd	r30, Y+25	; 0x19
    1e64:	ee 23       	and	r30, r30
    1e66:	51 f7       	brne	.-44     	; 0x1e3c <keypad_u8check_press+0x28>
	 char row,coloumn,x;
	 char returnval=NOTPRESSED;
    1e68:	8f ef       	ldi	r24, 0xFF	; 255
    1e6a:	89 83       	std	Y+1, r24	; 0x01
	 for(row=0;row<4;row++)
    1e6c:	1c 82       	std	Y+4, r1	; 0x04
    1e6e:	47 c0       	rjmp	.+142    	; 0x1efe <keypad_u8check_press+0xea>
	 {
		DIO_write('A',0,1);
    1e70:	81 e4       	ldi	r24, 0x41	; 65
    1e72:	60 e0       	ldi	r22, 0x00	; 0
    1e74:	41 e0       	ldi	r20, 0x01	; 1
    1e76:	0e 94 87 06 	call	0xd0e	; 0xd0e <DIO_write>
		DIO_write('A',1,1);
    1e7a:	81 e4       	ldi	r24, 0x41	; 65
    1e7c:	61 e0       	ldi	r22, 0x01	; 1
    1e7e:	41 e0       	ldi	r20, 0x01	; 1
    1e80:	0e 94 87 06 	call	0xd0e	; 0xd0e <DIO_write>
		DIO_write('A',2,1);
    1e84:	81 e4       	ldi	r24, 0x41	; 65
    1e86:	62 e0       	ldi	r22, 0x02	; 2
    1e88:	41 e0       	ldi	r20, 0x01	; 1
    1e8a:	0e 94 87 06 	call	0xd0e	; 0xd0e <DIO_write>
		DIO_write('A',3,1);
    1e8e:	81 e4       	ldi	r24, 0x41	; 65
    1e90:	63 e0       	ldi	r22, 0x03	; 3
    1e92:	41 e0       	ldi	r20, 0x01	; 1
    1e94:	0e 94 87 06 	call	0xd0e	; 0xd0e <DIO_write>
		DIO_write('A',row,0);
    1e98:	81 e4       	ldi	r24, 0x41	; 65
    1e9a:	6c 81       	ldd	r22, Y+4	; 0x04
    1e9c:	40 e0       	ldi	r20, 0x00	; 0
    1e9e:	0e 94 87 06 	call	0xd0e	; 0xd0e <DIO_write>
	
		for(coloumn=0;coloumn<4;coloumn++)
    1ea2:	1b 82       	std	Y+3, r1	; 0x03
    1ea4:	23 c0       	rjmp	.+70     	; 0x1eec <keypad_u8check_press+0xd8>
		{
			x=DIO_u8read('A',(coloumn+4));
    1ea6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ea8:	98 2f       	mov	r25, r24
    1eaa:	9c 5f       	subi	r25, 0xFC	; 252
    1eac:	81 e4       	ldi	r24, 0x41	; 65
    1eae:	69 2f       	mov	r22, r25
    1eb0:	0e 94 6b 07 	call	0xed6	; 0xed6 <DIO_u8read>
    1eb4:	8a 83       	std	Y+2, r24	; 0x02
			if(x==0)
    1eb6:	8a 81       	ldd	r24, Y+2	; 0x02
    1eb8:	88 23       	and	r24, r24
    1eba:	a9 f4       	brne	.+42     	; 0x1ee6 <keypad_u8check_press+0xd2>
			 {
				 returnval=arr[row][coloumn];
    1ebc:	8c 81       	ldd	r24, Y+4	; 0x04
    1ebe:	28 2f       	mov	r18, r24
    1ec0:	30 e0       	ldi	r19, 0x00	; 0
    1ec2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ec4:	48 2f       	mov	r20, r24
    1ec6:	50 e0       	ldi	r21, 0x00	; 0
    1ec8:	22 0f       	add	r18, r18
    1eca:	33 1f       	adc	r19, r19
    1ecc:	22 0f       	add	r18, r18
    1ece:	33 1f       	adc	r19, r19
    1ed0:	ce 01       	movw	r24, r28
    1ed2:	01 96       	adiw	r24, 0x01	; 1
    1ed4:	82 0f       	add	r24, r18
    1ed6:	93 1f       	adc	r25, r19
    1ed8:	84 0f       	add	r24, r20
    1eda:	95 1f       	adc	r25, r21
    1edc:	fc 01       	movw	r30, r24
    1ede:	34 96       	adiw	r30, 0x04	; 4
    1ee0:	80 81       	ld	r24, Z
    1ee2:	89 83       	std	Y+1, r24	; 0x01
    1ee4:	06 c0       	rjmp	.+12     	; 0x1ef2 <keypad_u8check_press+0xde>
		DIO_write('A',1,1);
		DIO_write('A',2,1);
		DIO_write('A',3,1);
		DIO_write('A',row,0);
	
		for(coloumn=0;coloumn<4;coloumn++)
    1ee6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ee8:	8f 5f       	subi	r24, 0xFF	; 255
    1eea:	8b 83       	std	Y+3, r24	; 0x03
    1eec:	8b 81       	ldd	r24, Y+3	; 0x03
    1eee:	84 30       	cpi	r24, 0x04	; 4
    1ef0:	d0 f2       	brcs	.-76     	; 0x1ea6 <keypad_u8check_press+0x92>
			 {
				 returnval=arr[row][coloumn];
				 break;
			 }  
		}	
		if(x==0)
    1ef2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef4:	88 23       	and	r24, r24
    1ef6:	39 f0       	breq	.+14     	; 0x1f06 <keypad_u8check_press+0xf2>
 char keypad_u8check_press()
 {
	 char arr[4][4]={{'7','8','9','/'},{'4','5','6','*'},{'1','2','3','-'},{'A','0','=','+'}};
	 char row,coloumn,x;
	 char returnval=NOTPRESSED;
	 for(row=0;row<4;row++)
    1ef8:	8c 81       	ldd	r24, Y+4	; 0x04
    1efa:	8f 5f       	subi	r24, 0xFF	; 255
    1efc:	8c 83       	std	Y+4, r24	; 0x04
    1efe:	8c 81       	ldd	r24, Y+4	; 0x04
    1f00:	84 30       	cpi	r24, 0x04	; 4
    1f02:	08 f4       	brcc	.+2      	; 0x1f06 <keypad_u8check_press+0xf2>
    1f04:	b5 cf       	rjmp	.-150    	; 0x1e70 <keypad_u8check_press+0x5c>
		if(x==0)
		{
			break;
		}
	}	 
	 return returnval ;	 
    1f06:	89 81       	ldd	r24, Y+1	; 0x01
    1f08:	69 96       	adiw	r28, 0x19	; 25
    1f0a:	0f b6       	in	r0, 0x3f	; 63
    1f0c:	f8 94       	cli
    1f0e:	de bf       	out	0x3e, r29	; 62
    1f10:	0f be       	out	0x3f, r0	; 63
    1f12:	cd bf       	out	0x3d, r28	; 61
    1f14:	cf 91       	pop	r28
    1f16:	df 91       	pop	r29
    1f18:	08 95       	ret

00001f1a <main>:
#include "std_macros.h"
#include "keypad_driver.h"
#define F_CPU 8000000UL
#include <util/delay.h>
int main(void)
{
    1f1a:	df 93       	push	r29
    1f1c:	cf 93       	push	r28
    1f1e:	cd b7       	in	r28, 0x3d	; 61
    1f20:	de b7       	in	r29, 0x3e	; 62
    1f22:	60 97       	sbiw	r28, 0x10	; 16
    1f24:	0f b6       	in	r0, 0x3f	; 63
    1f26:	f8 94       	cli
    1f28:	de bf       	out	0x3e, r29	; 62
    1f2a:	0f be       	out	0x3f, r0	; 63
    1f2c:	cd bf       	out	0x3d, r28	; 61
	SET_BIT(DDRD, 7);
    1f2e:	a1 e3       	ldi	r26, 0x31	; 49
    1f30:	b0 e0       	ldi	r27, 0x00	; 0
    1f32:	e1 e3       	ldi	r30, 0x31	; 49
    1f34:	f0 e0       	ldi	r31, 0x00	; 0
    1f36:	80 81       	ld	r24, Z
    1f38:	80 68       	ori	r24, 0x80	; 128
    1f3a:	8c 93       	st	X, r24
	CLR_BIT(DDRD, 6);
    1f3c:	a1 e3       	ldi	r26, 0x31	; 49
    1f3e:	b0 e0       	ldi	r27, 0x00	; 0
    1f40:	e1 e3       	ldi	r30, 0x31	; 49
    1f42:	f0 e0       	ldi	r31, 0x00	; 0
    1f44:	80 81       	ld	r24, Z
    1f46:	8f 7b       	andi	r24, 0xBF	; 191
    1f48:	8c 93       	st	X, r24
	SET_BIT(DDRD, 5);
    1f4a:	a1 e3       	ldi	r26, 0x31	; 49
    1f4c:	b0 e0       	ldi	r27, 0x00	; 0
    1f4e:	e1 e3       	ldi	r30, 0x31	; 49
    1f50:	f0 e0       	ldi	r31, 0x00	; 0
    1f52:	80 81       	ld	r24, Z
    1f54:	80 62       	ori	r24, 0x20	; 32
    1f56:	8c 93       	st	X, r24
	SET_BIT(DDRD, 4);
    1f58:	a1 e3       	ldi	r26, 0x31	; 49
    1f5a:	b0 e0       	ldi	r27, 0x00	; 0
    1f5c:	e1 e3       	ldi	r30, 0x31	; 49
    1f5e:	f0 e0       	ldi	r31, 0x00	; 0
    1f60:	80 81       	ld	r24, Z
    1f62:	80 61       	ori	r24, 0x10	; 16
    1f64:	8c 93       	st	X, r24
	unsigned char x=0xff , y;
    1f66:	8f ef       	ldi	r24, 0xFF	; 255
    1f68:	8f 87       	std	Y+15, r24	; 0x0f
	keypad_vInit();
    1f6a:	0e 94 c7 0e 	call	0x1d8e	; 0x1d8e <keypad_vInit>
	SPI_vInit();
    1f6e:	0e 94 1d 0b 	call	0x163a	; 0x163a <SPI_vInit>
    while(1)
    {
       x = keypad_u8check_press();
    1f72:	0e 94 0a 0f 	call	0x1e14	; 0x1e14 <keypad_u8check_press>
    1f76:	8f 87       	std	Y+15, r24	; 0x0f
	   if(x!=0xff)
    1f78:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f7a:	8f 3f       	cpi	r24, 0xFF	; 255
    1f7c:	49 f0       	breq	.+18     	; 0x1f90 <main+0x76>
	   {
		   SPI_u8Tranceive(x, &y);
    1f7e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f80:	88 2f       	mov	r24, r24
    1f82:	90 e0       	ldi	r25, 0x00	; 0
    1f84:	9e 01       	movw	r18, r28
    1f86:	20 5f       	subi	r18, 0xF0	; 240
    1f88:	3f 4f       	sbci	r19, 0xFF	; 255
    1f8a:	b9 01       	movw	r22, r18
    1f8c:	0e 94 4e 0d 	call	0x1a9c	; 0x1a9c <SPI_u8Tranceive>
    1f90:	80 e0       	ldi	r24, 0x00	; 0
    1f92:	90 e0       	ldi	r25, 0x00	; 0
    1f94:	aa e7       	ldi	r26, 0x7A	; 122
    1f96:	b3 e4       	ldi	r27, 0x43	; 67
    1f98:	8b 87       	std	Y+11, r24	; 0x0b
    1f9a:	9c 87       	std	Y+12, r25	; 0x0c
    1f9c:	ad 87       	std	Y+13, r26	; 0x0d
    1f9e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1fa0:	6b 85       	ldd	r22, Y+11	; 0x0b
    1fa2:	7c 85       	ldd	r23, Y+12	; 0x0c
    1fa4:	8d 85       	ldd	r24, Y+13	; 0x0d
    1fa6:	9e 85       	ldd	r25, Y+14	; 0x0e
    1fa8:	20 e0       	ldi	r18, 0x00	; 0
    1faa:	30 e0       	ldi	r19, 0x00	; 0
    1fac:	4a ef       	ldi	r20, 0xFA	; 250
    1fae:	54 e4       	ldi	r21, 0x44	; 68
    1fb0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fb4:	dc 01       	movw	r26, r24
    1fb6:	cb 01       	movw	r24, r22
    1fb8:	8f 83       	std	Y+7, r24	; 0x07
    1fba:	98 87       	std	Y+8, r25	; 0x08
    1fbc:	a9 87       	std	Y+9, r26	; 0x09
    1fbe:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1fc0:	6f 81       	ldd	r22, Y+7	; 0x07
    1fc2:	78 85       	ldd	r23, Y+8	; 0x08
    1fc4:	89 85       	ldd	r24, Y+9	; 0x09
    1fc6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fc8:	20 e0       	ldi	r18, 0x00	; 0
    1fca:	30 e0       	ldi	r19, 0x00	; 0
    1fcc:	40 e8       	ldi	r20, 0x80	; 128
    1fce:	5f e3       	ldi	r21, 0x3F	; 63
    1fd0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1fd4:	88 23       	and	r24, r24
    1fd6:	2c f4       	brge	.+10     	; 0x1fe2 <main+0xc8>
		__ticks = 1;
    1fd8:	81 e0       	ldi	r24, 0x01	; 1
    1fda:	90 e0       	ldi	r25, 0x00	; 0
    1fdc:	9e 83       	std	Y+6, r25	; 0x06
    1fde:	8d 83       	std	Y+5, r24	; 0x05
    1fe0:	3f c0       	rjmp	.+126    	; 0x2060 <main+0x146>
	else if (__tmp > 65535)
    1fe2:	6f 81       	ldd	r22, Y+7	; 0x07
    1fe4:	78 85       	ldd	r23, Y+8	; 0x08
    1fe6:	89 85       	ldd	r24, Y+9	; 0x09
    1fe8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fea:	20 e0       	ldi	r18, 0x00	; 0
    1fec:	3f ef       	ldi	r19, 0xFF	; 255
    1fee:	4f e7       	ldi	r20, 0x7F	; 127
    1ff0:	57 e4       	ldi	r21, 0x47	; 71
    1ff2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1ff6:	18 16       	cp	r1, r24
    1ff8:	4c f5       	brge	.+82     	; 0x204c <main+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ffa:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ffc:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ffe:	8d 85       	ldd	r24, Y+13	; 0x0d
    2000:	9e 85       	ldd	r25, Y+14	; 0x0e
    2002:	20 e0       	ldi	r18, 0x00	; 0
    2004:	30 e0       	ldi	r19, 0x00	; 0
    2006:	40 e2       	ldi	r20, 0x20	; 32
    2008:	51 e4       	ldi	r21, 0x41	; 65
    200a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    200e:	dc 01       	movw	r26, r24
    2010:	cb 01       	movw	r24, r22
    2012:	bc 01       	movw	r22, r24
    2014:	cd 01       	movw	r24, r26
    2016:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    201a:	dc 01       	movw	r26, r24
    201c:	cb 01       	movw	r24, r22
    201e:	9e 83       	std	Y+6, r25	; 0x06
    2020:	8d 83       	std	Y+5, r24	; 0x05
    2022:	0f c0       	rjmp	.+30     	; 0x2042 <main+0x128>
    2024:	88 ec       	ldi	r24, 0xC8	; 200
    2026:	90 e0       	ldi	r25, 0x00	; 0
    2028:	9c 83       	std	Y+4, r25	; 0x04
    202a:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    202c:	8b 81       	ldd	r24, Y+3	; 0x03
    202e:	9c 81       	ldd	r25, Y+4	; 0x04
    2030:	01 97       	sbiw	r24, 0x01	; 1
    2032:	f1 f7       	brne	.-4      	; 0x2030 <main+0x116>
    2034:	9c 83       	std	Y+4, r25	; 0x04
    2036:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2038:	8d 81       	ldd	r24, Y+5	; 0x05
    203a:	9e 81       	ldd	r25, Y+6	; 0x06
    203c:	01 97       	sbiw	r24, 0x01	; 1
    203e:	9e 83       	std	Y+6, r25	; 0x06
    2040:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2042:	8d 81       	ldd	r24, Y+5	; 0x05
    2044:	9e 81       	ldd	r25, Y+6	; 0x06
    2046:	00 97       	sbiw	r24, 0x00	; 0
    2048:	69 f7       	brne	.-38     	; 0x2024 <main+0x10a>
    204a:	93 cf       	rjmp	.-218    	; 0x1f72 <main+0x58>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    204c:	6f 81       	ldd	r22, Y+7	; 0x07
    204e:	78 85       	ldd	r23, Y+8	; 0x08
    2050:	89 85       	ldd	r24, Y+9	; 0x09
    2052:	9a 85       	ldd	r25, Y+10	; 0x0a
    2054:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2058:	dc 01       	movw	r26, r24
    205a:	cb 01       	movw	r24, r22
    205c:	9e 83       	std	Y+6, r25	; 0x06
    205e:	8d 83       	std	Y+5, r24	; 0x05
    2060:	8d 81       	ldd	r24, Y+5	; 0x05
    2062:	9e 81       	ldd	r25, Y+6	; 0x06
    2064:	9a 83       	std	Y+2, r25	; 0x02
    2066:	89 83       	std	Y+1, r24	; 0x01
    2068:	89 81       	ldd	r24, Y+1	; 0x01
    206a:	9a 81       	ldd	r25, Y+2	; 0x02
    206c:	01 97       	sbiw	r24, 0x01	; 1
    206e:	f1 f7       	brne	.-4      	; 0x206c <main+0x152>
    2070:	9a 83       	std	Y+2, r25	; 0x02
    2072:	89 83       	std	Y+1, r24	; 0x01
    2074:	7e cf       	rjmp	.-260    	; 0x1f72 <main+0x58>

00002076 <__prologue_saves__>:
    2076:	2f 92       	push	r2
    2078:	3f 92       	push	r3
    207a:	4f 92       	push	r4
    207c:	5f 92       	push	r5
    207e:	6f 92       	push	r6
    2080:	7f 92       	push	r7
    2082:	8f 92       	push	r8
    2084:	9f 92       	push	r9
    2086:	af 92       	push	r10
    2088:	bf 92       	push	r11
    208a:	cf 92       	push	r12
    208c:	df 92       	push	r13
    208e:	ef 92       	push	r14
    2090:	ff 92       	push	r15
    2092:	0f 93       	push	r16
    2094:	1f 93       	push	r17
    2096:	cf 93       	push	r28
    2098:	df 93       	push	r29
    209a:	cd b7       	in	r28, 0x3d	; 61
    209c:	de b7       	in	r29, 0x3e	; 62
    209e:	ca 1b       	sub	r28, r26
    20a0:	db 0b       	sbc	r29, r27
    20a2:	0f b6       	in	r0, 0x3f	; 63
    20a4:	f8 94       	cli
    20a6:	de bf       	out	0x3e, r29	; 62
    20a8:	0f be       	out	0x3f, r0	; 63
    20aa:	cd bf       	out	0x3d, r28	; 61
    20ac:	09 94       	ijmp

000020ae <__epilogue_restores__>:
    20ae:	2a 88       	ldd	r2, Y+18	; 0x12
    20b0:	39 88       	ldd	r3, Y+17	; 0x11
    20b2:	48 88       	ldd	r4, Y+16	; 0x10
    20b4:	5f 84       	ldd	r5, Y+15	; 0x0f
    20b6:	6e 84       	ldd	r6, Y+14	; 0x0e
    20b8:	7d 84       	ldd	r7, Y+13	; 0x0d
    20ba:	8c 84       	ldd	r8, Y+12	; 0x0c
    20bc:	9b 84       	ldd	r9, Y+11	; 0x0b
    20be:	aa 84       	ldd	r10, Y+10	; 0x0a
    20c0:	b9 84       	ldd	r11, Y+9	; 0x09
    20c2:	c8 84       	ldd	r12, Y+8	; 0x08
    20c4:	df 80       	ldd	r13, Y+7	; 0x07
    20c6:	ee 80       	ldd	r14, Y+6	; 0x06
    20c8:	fd 80       	ldd	r15, Y+5	; 0x05
    20ca:	0c 81       	ldd	r16, Y+4	; 0x04
    20cc:	1b 81       	ldd	r17, Y+3	; 0x03
    20ce:	aa 81       	ldd	r26, Y+2	; 0x02
    20d0:	b9 81       	ldd	r27, Y+1	; 0x01
    20d2:	ce 0f       	add	r28, r30
    20d4:	d1 1d       	adc	r29, r1
    20d6:	0f b6       	in	r0, 0x3f	; 63
    20d8:	f8 94       	cli
    20da:	de bf       	out	0x3e, r29	; 62
    20dc:	0f be       	out	0x3f, r0	; 63
    20de:	cd bf       	out	0x3d, r28	; 61
    20e0:	ed 01       	movw	r28, r26
    20e2:	08 95       	ret

000020e4 <_exit>:
    20e4:	f8 94       	cli

000020e6 <__stop_program>:
    20e6:	ff cf       	rjmp	.-2      	; 0x20e6 <__stop_program>
