$date
	Sat Oct 22 23:15:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#800419
b100 !
1"
#800422
b100 &
b100 %
1$
#800423
0"
#800426
b10 &
b10 %
#800430
b1 &
1#
b1 %
#800434
b0 &
b0 %
0#
0$
#1811433
b11010 !
1"
#1811434
b11010 &
b11010 %
1$
#1811435
0"
#1811438
b1101 &
b1101 %
#1811442
b101000 &
b101000 %
#1811446
b10100 &
b10100 %
#1811450
b1010 &
b1010 %
#1811454
b101 &
b101 %
#1811458
b10000 &
b10000 %
#1811462
b1000 &
b1000 %
#1811466
b100 &
b100 %
#1811470
b10 &
b10 %
#1811474
b1 &
b1 %
1#
#1811478
b0 &
0#
b0 %
0$
#2814089
b11 !
1"
#2814090
b11 &
b11 %
1$
#2814091
0"
#2814094
b1010 &
b1010 %
#2814098
b101 &
b101 %
#2814102
b10000 &
b10000 %
#2814106
b1000 &
b1000 %
#2814110
b100 &
b100 %
#2814114
b10 &
b10 %
#2814118
b1 &
1#
b1 %
#2814122
b0 &
b0 %
0#
0$
#4500012
