<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="channel x configuration register"><meta name="keywords" content="rust, rustlang, rust-lang, ccr7"><title>stm32wlxx_hal::pac::dma1::ccr7 - Rust</title><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled ><script id="default-settings" ></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg"><style type="text/css">#crate-search{background-image:url("../../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../../stm32wlxx_hal/index.html'><div class='logo-container rust-logo'><img src='../../../../rust-logo.png' alt='logo'></div></a><h2 class="location">Module ccr7</h2><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li></ul></div><div id="sidebar-vars" data-name="ccr7" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="18" height="18" alt="Pick another theme!" src="../../../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../../settings.html" title="settings"><img width="18" height="18" alt="Change settings" src="../../../../wheel.svg"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../../../index.html">stm32wlxx_hal</a>::<wbr><a href="../../index.html">pac</a>::<wbr><a href="../index.html">dma1</a>::<wbr><a class="mod" href="#">ccr7</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></span></h1><div class="item-info"><div class="stab portability">This is supported on <strong>crate feature <code>stm32wl5x_cm4</code></strong> only.</div></div><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>channel x configuration register</p>
</div></details><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CCR7_SPEC.html" title="stm32wlxx_hal::pac::dma1::ccr7::CCR7_SPEC struct">CCR7_SPEC</a></div><div class="item-right docblock-short"><p>channel x configuration register</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CIRC_R.html" title="stm32wlxx_hal::pac::dma1::ccr7::CIRC_R struct">CIRC_R</a></div><div class="item-right docblock-short"><p>Field <code>CIRC</code> reader - circular mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CIRC_W.html" title="stm32wlxx_hal::pac::dma1::ccr7::CIRC_W struct">CIRC_W</a></div><div class="item-right docblock-short"><p>Field <code>CIRC</code> writer - circular mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DIR_R.html" title="stm32wlxx_hal::pac::dma1::ccr7::DIR_R struct">DIR_R</a></div><div class="item-right docblock-short"><p>Field <code>DIR</code> reader - data transfer direction</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DIR_W.html" title="stm32wlxx_hal::pac::dma1::ccr7::DIR_W struct">DIR_W</a></div><div class="item-right docblock-short"><p>Field <code>DIR</code> writer - data transfer direction</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DSEC_R.html" title="stm32wlxx_hal::pac::dma1::ccr7::DSEC_R struct">DSEC_R</a></div><div class="item-right docblock-short"><p>Field <code>DSEC</code> reader - ecurity of the DMA transfer to the destination</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DSEC_W.html" title="stm32wlxx_hal::pac::dma1::ccr7::DSEC_W struct">DSEC_W</a></div><div class="item-right docblock-short"><p>Field <code>DSEC</code> writer - ecurity of the DMA transfer to the destination</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.EN_R.html" title="stm32wlxx_hal::pac::dma1::ccr7::EN_R struct">EN_R</a></div><div class="item-right docblock-short"><p>Field <code>EN</code> reader - channel enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.EN_W.html" title="stm32wlxx_hal::pac::dma1::ccr7::EN_W struct">EN_W</a></div><div class="item-right docblock-short"><p>Field <code>EN</code> writer - channel enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HTIE_R.html" title="stm32wlxx_hal::pac::dma1::ccr7::HTIE_R struct">HTIE_R</a></div><div class="item-right docblock-short"><p>Field <code>HTIE</code> reader - half transfer interrupt enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HTIE_W.html" title="stm32wlxx_hal::pac::dma1::ccr7::HTIE_W struct">HTIE_W</a></div><div class="item-right docblock-short"><p>Field <code>HTIE</code> writer - half transfer interrupt enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MEM2MEM_R.html" title="stm32wlxx_hal::pac::dma1::ccr7::MEM2MEM_R struct">MEM2MEM_R</a></div><div class="item-right docblock-short"><p>Field <code>MEM2MEM</code> reader - memory-to-memory mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MEM2MEM_W.html" title="stm32wlxx_hal::pac::dma1::ccr7::MEM2MEM_W struct">MEM2MEM_W</a></div><div class="item-right docblock-short"><p>Field <code>MEM2MEM</code> writer - memory-to-memory mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MINC_R.html" title="stm32wlxx_hal::pac::dma1::ccr7::MINC_R struct">MINC_R</a></div><div class="item-right docblock-short"><p>Field <code>MINC</code> reader - memory increment mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MINC_W.html" title="stm32wlxx_hal::pac::dma1::ccr7::MINC_W struct">MINC_W</a></div><div class="item-right docblock-short"><p>Field <code>MINC</code> writer - memory increment mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MSIZE_R.html" title="stm32wlxx_hal::pac::dma1::ccr7::MSIZE_R struct">MSIZE_R</a></div><div class="item-right docblock-short"><p>Field <code>MSIZE</code> reader - memory size</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MSIZE_W.html" title="stm32wlxx_hal::pac::dma1::ccr7::MSIZE_W struct">MSIZE_W</a></div><div class="item-right docblock-short"><p>Field <code>MSIZE</code> writer - memory size</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.PINC_R.html" title="stm32wlxx_hal::pac::dma1::ccr7::PINC_R struct">PINC_R</a></div><div class="item-right docblock-short"><p>Field <code>PINC</code> reader - peripheral increment mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.PINC_W.html" title="stm32wlxx_hal::pac::dma1::ccr7::PINC_W struct">PINC_W</a></div><div class="item-right docblock-short"><p>Field <code>PINC</code> writer - peripheral increment mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.PL_R.html" title="stm32wlxx_hal::pac::dma1::ccr7::PL_R struct">PL_R</a></div><div class="item-right docblock-short"><p>Field <code>PL</code> reader - priority level</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.PL_W.html" title="stm32wlxx_hal::pac::dma1::ccr7::PL_W struct">PL_W</a></div><div class="item-right docblock-short"><p>Field <code>PL</code> writer - priority level</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.PRIV_R.html" title="stm32wlxx_hal::pac::dma1::ccr7::PRIV_R struct">PRIV_R</a></div><div class="item-right docblock-short"><p>Field <code>PRIV</code> reader - rivileged mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.PRIV_W.html" title="stm32wlxx_hal::pac::dma1::ccr7::PRIV_W struct">PRIV_W</a></div><div class="item-right docblock-short"><p>Field <code>PRIV</code> writer - rivileged mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.PSIZE_R.html" title="stm32wlxx_hal::pac::dma1::ccr7::PSIZE_R struct">PSIZE_R</a></div><div class="item-right docblock-short"><p>Field <code>PSIZE</code> reader - peripheral size</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.PSIZE_W.html" title="stm32wlxx_hal::pac::dma1::ccr7::PSIZE_W struct">PSIZE_W</a></div><div class="item-right docblock-short"><p>Field <code>PSIZE</code> writer - peripheral size</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.R.html" title="stm32wlxx_hal::pac::dma1::ccr7::R struct">R</a></div><div class="item-right docblock-short"><p>Register <code>CCR7</code> reader</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.SECM_R.html" title="stm32wlxx_hal::pac::dma1::ccr7::SECM_R struct">SECM_R</a></div><div class="item-right docblock-short"><p>Field <code>SECM</code> reader - ecure mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.SECM_W.html" title="stm32wlxx_hal::pac::dma1::ccr7::SECM_W struct">SECM_W</a></div><div class="item-right docblock-short"><p>Field <code>SECM</code> writer - ecure mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.SSEC_R.html" title="stm32wlxx_hal::pac::dma1::ccr7::SSEC_R struct">SSEC_R</a></div><div class="item-right docblock-short"><p>Field <code>SSEC</code> reader - ecurity of the DMA transfer from the source</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.SSEC_W.html" title="stm32wlxx_hal::pac::dma1::ccr7::SSEC_W struct">SSEC_W</a></div><div class="item-right docblock-short"><p>Field <code>SSEC</code> writer - ecurity of the DMA transfer from the source</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.TCIE_R.html" title="stm32wlxx_hal::pac::dma1::ccr7::TCIE_R struct">TCIE_R</a></div><div class="item-right docblock-short"><p>Field <code>TCIE</code> reader - transfer complete interrupt enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.TCIE_W.html" title="stm32wlxx_hal::pac::dma1::ccr7::TCIE_W struct">TCIE_W</a></div><div class="item-right docblock-short"><p>Field <code>TCIE</code> writer - transfer complete interrupt enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.TEIE_R.html" title="stm32wlxx_hal::pac::dma1::ccr7::TEIE_R struct">TEIE_R</a></div><div class="item-right docblock-short"><p>Field <code>TEIE</code> reader - transfer error interrupt enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.TEIE_W.html" title="stm32wlxx_hal::pac::dma1::ccr7::TEIE_W struct">TEIE_W</a></div><div class="item-right docblock-short"><p>Field <code>TEIE</code> writer - transfer error interrupt enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.W.html" title="stm32wlxx_hal::pac::dma1::ccr7::W struct">W</a></div><div class="item-right docblock-short"><p>Register <code>CCR7</code> writer</p>
</div></div></div><h2 id="enums" class="section-header"><a href="#enums">Enums</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.CIRC_A.html" title="stm32wlxx_hal::pac::dma1::ccr7::CIRC_A enum">CIRC_A</a></div><div class="item-right docblock-short"><p>circular mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.DIR_A.html" title="stm32wlxx_hal::pac::dma1::ccr7::DIR_A enum">DIR_A</a></div><div class="item-right docblock-short"><p>data transfer direction</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.EN_A.html" title="stm32wlxx_hal::pac::dma1::ccr7::EN_A enum">EN_A</a></div><div class="item-right docblock-short"><p>channel enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.HTIE_A.html" title="stm32wlxx_hal::pac::dma1::ccr7::HTIE_A enum">HTIE_A</a></div><div class="item-right docblock-short"><p>half transfer interrupt enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.MEM2MEM_A.html" title="stm32wlxx_hal::pac::dma1::ccr7::MEM2MEM_A enum">MEM2MEM_A</a></div><div class="item-right docblock-short"><p>memory-to-memory mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.MINC_A.html" title="stm32wlxx_hal::pac::dma1::ccr7::MINC_A enum">MINC_A</a></div><div class="item-right docblock-short"><p>memory increment mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.MSIZE_A.html" title="stm32wlxx_hal::pac::dma1::ccr7::MSIZE_A enum">MSIZE_A</a></div><div class="item-right docblock-short"><p>memory size</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.PINC_A.html" title="stm32wlxx_hal::pac::dma1::ccr7::PINC_A enum">PINC_A</a></div><div class="item-right docblock-short"><p>peripheral increment mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.PL_A.html" title="stm32wlxx_hal::pac::dma1::ccr7::PL_A enum">PL_A</a></div><div class="item-right docblock-short"><p>priority level</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.PRIV_A.html" title="stm32wlxx_hal::pac::dma1::ccr7::PRIV_A enum">PRIV_A</a></div><div class="item-right docblock-short"><p>rivileged mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.PSIZE_A.html" title="stm32wlxx_hal::pac::dma1::ccr7::PSIZE_A enum">PSIZE_A</a></div><div class="item-right docblock-short"><p>peripheral size</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.TCIE_A.html" title="stm32wlxx_hal::pac::dma1::ccr7::TCIE_A enum">TCIE_A</a></div><div class="item-right docblock-short"><p>transfer complete interrupt enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.TEIE_A.html" title="stm32wlxx_hal::pac::dma1::ccr7::TEIE_A enum">TEIE_A</a></div><div class="item-right docblock-short"><p>transfer error interrupt enable</p>
</div></div></div></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="stm32wlxx_hal" data-search-index-js="../../../../search-index.js" data-search-js="../../../../search.js"></div>
    <script src="../../../../main.js"></script>
</body></html>