// Seed: 1655875865
module module_0;
  logic id_1;
  assign module_1._id_0 = 0;
  always @(-1 or posedge id_1) begin : LABEL_0
    id_1 = id_1;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd75
) (
    input tri0 _id_0,
    input wand id_1,
    input uwire id_2,
    output supply1 id_3,
    output supply1 id_4,
    input wor id_5,
    input uwire id_6,
    output supply0 id_7,
    input tri1 id_8,
    output wire id_9,
    output supply1 id_10
    , id_14,
    input tri1 id_11,
    input wand id_12
);
  logic [1 : id_0] id_15;
  ;
  nand primCall (id_10, id_11, id_12, id_14, id_15, id_2, id_5, id_6, id_8);
  module_0 modCall_1 ();
endmodule
