Running: G:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o K:/Lab04/Lab04_kjb5568_rjl5336/WordTo8dig7seg_isim_beh.exe -prj K:/Lab04/Lab04_kjb5568_rjl5336/WordTo8dig7seg_beh.prj kjb5568_rjl5336_library.WordTo8dig7seg 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "K:/Lab04/Lab04_kjb5568_rjl5336/../kjb5568_rjl5336_library/kjb5568_rjl5336_components.vhd" into library kjb5568_rjl5336_library
Parsing VHDL file "K:/Lab04/Lab04_kjb5568_rjl5336/../kjb5568_rjl5336_library/hextosevenseg.vhd" into library kjb5568_rjl5336_library
Parsing VHDL file "K:/Lab04/Lab04_kjb5568_rjl5336/../kjb5568_rjl5336_library/numeric_display.vhd" into library kjb5568_rjl5336_library
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package kjb5568_rjl5336_components
Compiling architecture structural of entity hextosevenseg [hextosevenseg_default]
Compiling architecture behavioral of entity wordto8dig7seg
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable K:/Lab04/Lab04_kjb5568_rjl5336/WordTo8dig7seg_isim_beh.exe
Fuse Memory Usage: 34792 KB
Fuse CPU Usage: 374 ms
