// Seed: 703373931
module module_0;
  always id_1 += id_1;
  assign module_1.id_1 = 0;
  uwire id_2 = 1'd0;
  always id_1 <= 1'b0;
  wire id_3;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  reg id_2, id_3;
  reg id_4;
  assign id_2 = 1;
  id_5(
      .id_0(1), .id_1(id_1 - 1), .id_2(id_3 == id_4 - -1), .id_3(1), .id_4(id_2)
  );
  always_comb assert ("") id_1 <= id_3;
  always id_4 <= -1;
endmodule
