Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4.1 (lin64) Build 1149489 Thu Feb 19 16:01:47 MST 2015
| Date              : Sun Dec  6 23:18:44 2015
| Host              : eecs-digital-24 running 64-bit Ubuntu 12.04.5 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design            : labkit
| Device            : 7a100t-csg324
| Speed File        : -3  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 50 register/latch pins with no clock driven by root clock pin: JB[7] (HIGH)

 There are 498 register/latch pins with no clock driven by root clock pin: clockgen/clock_25mhz_reg/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1024/vcount_reg[1]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1024/vcount_reg[2]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1024/vcount_reg[3]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1024/vcount_reg[4]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1024/vcount_reg[5]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1024/vcount_reg[6]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1024/vcount_reg[7]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1024/vcount_reg[8]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1024/vcount_reg[9]/C (HIGH)

 There are 22 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3344 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.803        0.000                      0                  481        0.117        0.000                      0                  481        3.000        0.000                       0                   192  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
pixelclk/inst/clk_100mhz  {0.000 5.000}      10.000          100.000         
  clk_65mhz_clk_wiz_0     {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0      {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pixelclk/inst/clk_100mhz                                                                                                                                                    3.000        0.000                       0                     1  
  clk_65mhz_clk_wiz_0           1.803        0.000                      0                  470        0.117        0.000                      0                  470        7.192        0.000                       0                   176  
  clkfbout_clk_wiz_0                                                                                                                                                       48.408        0.000                       0                     3  
sys_clk_pin                     7.471        0.000                      0                   11        0.237        0.000                      0                   11        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pixelclk/inst/clk_100mhz
  To Clock:  pixelclk/inst/clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixelclk/inst/clk_100mhz
Waveform:           { 0 5 }
Period:             10.000
Sources:            { pixelclk/inst/clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                 
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_0
  To Clock:  clk_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.103ns  (logic 6.866ns (52.401%)  route 6.237ns (47.599%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 16.618 - 15.385 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.235     1.239    vga1024/clock_65mhz
    SLICE_X31Y73                                                      r  vga1024/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.341     1.580 r  vga1024/vcount_reg[1]/Q
                         net (fo=72, routed)          0.950     2.529    vga1024/vcount[1]
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     3.028 r  vga1024/obstacle_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.028    vga1024/n_2_obstacle_addr1_i_3
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.120 r  vga1024/obstacle_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.120    vga1024/n_2_obstacle_addr1_i_2
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.343 r  vga1024/obstacle_addr1_i_1/O[1]
                         net (fo=1, routed)           0.365     3.708    o/o1/A[9]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.089     6.797 r  o/o1/obstacle_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.799    o/o1/n_108_obstacle_addr1
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.107     7.906 r  o/o1/obstacle_addr0/P[1]
                         net (fo=1, routed)           0.412     8.318    vga1024/I4[1]
    SLICE_X11Y71         LUT2 (Prop_lut2_I1_O)        0.097     8.415 r  vga1024/img_i_522/O
                         net (fo=1, routed)           0.000     8.415    vga1024/n_2_img_i_522
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.827 r  vga1024/img_i_292/CO[3]
                         net (fo=1, routed)           0.000     8.827    vga1024/n_2_img_i_292
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.916 r  vga1024/img_i_274/CO[3]
                         net (fo=1, routed)           0.000     8.916    vga1024/n_2_img_i_274
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.005 r  vga1024/img_i_256/CO[3]
                         net (fo=1, routed)           0.000     9.005    o/o1/CO[0]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.164 f  o/o1/img_i_235/O[0]
                         net (fo=1, routed)           0.707     9.871    o/P_0[12]
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.225    10.096 f  o/img_i_96/O
                         net (fo=2, routed)           1.117    11.213    o/o1/o1_addr[12]
    SLICE_X28Y79         LUT5 (Prop_lut5_I0_O)        0.250    11.463 f  o/o1/img_i_20/O
                         net (fo=1, routed)           0.877    12.340    o/o4/I15
    SLICE_X39Y71         LUT5 (Prop_lut5_I0_O)        0.097    12.437 f  o/o4/img_i_2/O
                         net (fo=5, routed)           0.838    13.275    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X55Y74         LUT3 (Prop_lut3_I1_O)        0.097    13.372 r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.970    14.341    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/I1
    RAMB36_X2Y16         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.232    16.618    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y16                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.006    16.624    
                         clock uncertainty           -0.132    16.492    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    16.144    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.144    
                         arrival time                         -14.341    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.863ns  (logic 6.866ns (53.376%)  route 5.997ns (46.624%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 16.550 - 15.385 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.235     1.239    vga1024/clock_65mhz
    SLICE_X31Y73                                                      r  vga1024/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.341     1.580 r  vga1024/vcount_reg[1]/Q
                         net (fo=72, routed)          0.950     2.529    vga1024/vcount[1]
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     3.028 r  vga1024/obstacle_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.028    vga1024/n_2_obstacle_addr1_i_3
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.120 r  vga1024/obstacle_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.120    vga1024/n_2_obstacle_addr1_i_2
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.343 r  vga1024/obstacle_addr1_i_1/O[1]
                         net (fo=1, routed)           0.365     3.708    o/o1/A[9]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.089     6.797 r  o/o1/obstacle_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.799    o/o1/n_108_obstacle_addr1
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.107     7.906 r  o/o1/obstacle_addr0/P[1]
                         net (fo=1, routed)           0.412     8.318    vga1024/I4[1]
    SLICE_X11Y71         LUT2 (Prop_lut2_I1_O)        0.097     8.415 r  vga1024/img_i_522/O
                         net (fo=1, routed)           0.000     8.415    vga1024/n_2_img_i_522
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.827 r  vga1024/img_i_292/CO[3]
                         net (fo=1, routed)           0.000     8.827    vga1024/n_2_img_i_292
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.916 r  vga1024/img_i_274/CO[3]
                         net (fo=1, routed)           0.000     8.916    vga1024/n_2_img_i_274
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.005 r  vga1024/img_i_256/CO[3]
                         net (fo=1, routed)           0.000     9.005    o/o1/CO[0]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.164 f  o/o1/img_i_235/O[0]
                         net (fo=1, routed)           0.707     9.871    o/P_0[12]
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.225    10.096 f  o/img_i_96/O
                         net (fo=2, routed)           1.117    11.213    o/o1/o1_addr[12]
    SLICE_X28Y79         LUT5 (Prop_lut5_I0_O)        0.250    11.463 f  o/o1/img_i_20/O
                         net (fo=1, routed)           0.877    12.340    o/o4/I15
    SLICE_X39Y71         LUT5 (Prop_lut5_I0_O)        0.097    12.437 f  o/o4/img_i_2/O
                         net (fo=5, routed)           0.974    13.411    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X55Y74         LUT3 (Prop_lut3_I0_O)        0.097    13.508 r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.593    14.102    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/I1
    RAMB36_X1Y15         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.164    16.550    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y15                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.006    16.556    
                         clock uncertainty           -0.132    16.424    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    16.076    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.076    
                         arrival time                         -14.102    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.769ns  (logic 6.246ns (48.916%)  route 6.523ns (51.084%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 16.551 - 15.385 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.235     1.239    vga1024/clock_65mhz
    SLICE_X31Y73                                                      r  vga1024/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.341     1.580 r  vga1024/vcount_reg[1]/Q
                         net (fo=72, routed)          0.950     2.529    vga1024/vcount[1]
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     3.028 r  vga1024/obstacle_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.028    vga1024/n_2_obstacle_addr1_i_3
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.120 r  vga1024/obstacle_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.120    vga1024/n_2_obstacle_addr1_i_2
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.343 r  vga1024/obstacle_addr1_i_1/O[1]
                         net (fo=1, routed)           0.365     3.708    o/o1/A[9]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[3])
                                                      2.942     6.650 r  o/o1/obstacle_addr1/P[3]
                         net (fo=3, routed)           0.851     7.501    o/o1/P[1]
    SLICE_X12Y71         LUT4 (Prop_lut4_I0_O)        0.097     7.598 r  o/o1/img_i_698/O
                         net (fo=1, routed)           0.000     7.598    o/o1/n_2_img_i_698
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.977 r  o/o1/img_i_443/CO[3]
                         net (fo=1, routed)           0.000     7.977    o/o1/n_2_img_i_443
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.214 r  o/o1/img_i_362/O[3]
                         net (fo=2, routed)           0.398     8.612    o/n_33_o1
    SLICE_X13Y72         LUT2 (Prop_lut2_I1_O)        0.222     8.834 r  o/img_i_363/O
                         net (fo=1, routed)           0.000     8.834    o/n_2_img_i_363
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.133 r  o/img_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.133    o/n_2_img_i_257
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.363 r  o/img_i_237/O[1]
                         net (fo=1, routed)           0.842    10.205    o/n_8_img_i_237
    SLICE_X14Y78         LUT3 (Prop_lut3_I2_O)        0.241    10.446 r  o/img_i_85/O
                         net (fo=2, routed)           0.921    11.367    o/o2/o1_addr[5]
    SLICE_X29Y79         LUT5 (Prop_lut5_I0_O)        0.250    11.617 r  o/o2/img_i_19/O
                         net (fo=1, routed)           0.852    12.470    o/o4/I14
    SLICE_X47Y71         LUT5 (Prop_lut5_I4_O)        0.097    12.567 r  o/o4/img_i_1/O
                         net (fo=5, routed)           0.659    13.226    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X55Y71         LUT3 (Prop_lut3_I0_O)        0.097    13.323 r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.685    14.007    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ram_ena
    RAMB36_X1Y13         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.165    16.551    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.006    16.557    
                         clock uncertainty           -0.132    16.425    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    16.077    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.077    
                         arrival time                         -14.007    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.726ns  (logic 6.246ns (49.081%)  route 6.480ns (50.919%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 16.563 - 15.385 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.235     1.239    vga1024/clock_65mhz
    SLICE_X31Y73                                                      r  vga1024/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.341     1.580 r  vga1024/vcount_reg[1]/Q
                         net (fo=72, routed)          0.950     2.529    vga1024/vcount[1]
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     3.028 r  vga1024/obstacle_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.028    vga1024/n_2_obstacle_addr1_i_3
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.120 r  vga1024/obstacle_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.120    vga1024/n_2_obstacle_addr1_i_2
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.343 r  vga1024/obstacle_addr1_i_1/O[1]
                         net (fo=1, routed)           0.365     3.708    o/o1/A[9]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[3])
                                                      2.942     6.650 r  o/o1/obstacle_addr1/P[3]
                         net (fo=3, routed)           0.851     7.501    o/o1/P[1]
    SLICE_X12Y71         LUT4 (Prop_lut4_I0_O)        0.097     7.598 r  o/o1/img_i_698/O
                         net (fo=1, routed)           0.000     7.598    o/o1/n_2_img_i_698
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.977 r  o/o1/img_i_443/CO[3]
                         net (fo=1, routed)           0.000     7.977    o/o1/n_2_img_i_443
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.214 r  o/o1/img_i_362/O[3]
                         net (fo=2, routed)           0.398     8.612    o/n_33_o1
    SLICE_X13Y72         LUT2 (Prop_lut2_I1_O)        0.222     8.834 r  o/img_i_363/O
                         net (fo=1, routed)           0.000     8.834    o/n_2_img_i_363
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.133 r  o/img_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.133    o/n_2_img_i_257
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.363 f  o/img_i_237/O[1]
                         net (fo=1, routed)           0.842    10.205    o/n_8_img_i_237
    SLICE_X14Y78         LUT3 (Prop_lut3_I2_O)        0.241    10.446 f  o/img_i_85/O
                         net (fo=2, routed)           0.921    11.367    o/o2/o1_addr[5]
    SLICE_X29Y79         LUT5 (Prop_lut5_I0_O)        0.250    11.617 f  o/o2/img_i_19/O
                         net (fo=1, routed)           0.852    12.470    o/o4/I14
    SLICE_X47Y71         LUT5 (Prop_lut5_I4_O)        0.097    12.567 f  o/o4/img_i_1/O
                         net (fo=5, routed)           0.428    12.995    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X39Y71         LUT3 (Prop_lut3_I0_O)        0.097    13.092 r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.872    13.964    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/I2
    RAMB36_X0Y13         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.177    16.563    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y13                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.060    16.624    
                         clock uncertainty           -0.132    16.492    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    16.144    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.144    
                         arrival time                         -13.964    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.544ns  (logic 6.220ns (49.584%)  route 6.324ns (50.416%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 16.618 - 15.385 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.238     1.242    vga1024/clock_65mhz
    SLICE_X33Y71                                                      r  vga1024/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.313     1.555 f  vga1024/vcount_reg[9]/Q
                         net (fo=61, routed)          1.333     2.887    vga1024/vcount[9]
    SLICE_X11Y83         LUT1 (Prop_lut1_I0_O)        0.211     3.098 r  vga1024/obstacle_addr1_i_4__2/O
                         net (fo=1, routed)           0.000     3.098    vga1024/n_2_obstacle_addr1_i_4__2
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.530 r  vga1024/obstacle_addr1_i_1__1/O[2]
                         net (fo=4, routed)           0.401     3.931    o/o3/I2[10]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      3.103     7.034 r  o/o3/obstacle_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.036    o/o3/n_108_obstacle_addr1
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     8.143 r  o/o3/obstacle_addr0/P[0]
                         net (fo=1, routed)           0.517     8.660    vga1024/I8[0]
    SLICE_X10Y79         LUT2 (Prop_lut2_I1_O)        0.097     8.757 r  vga1024/img_i_541/O
                         net (fo=1, routed)           0.000     8.757    vga1024/n_2_img_i_541
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     9.163 r  vga1024/img_i_296/O[2]
                         net (fo=1, routed)           0.787     9.950    o/I33[2]
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.220    10.170 r  o/img_i_207/O
                         net (fo=2, routed)           0.777    10.947    o/o1/o3_addr[2]
    SLICE_X28Y71         LUT6 (Prop_lut6_I4_O)        0.234    11.181 r  o/o1/img_i_70/O
                         net (fo=1, routed)           0.959    12.140    o/o1/n_2_img_i_70
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.097    12.237 r  o/o1/img_i_12/O
                         net (fo=4, routed)           1.548    13.786    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y16         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.232    16.618    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y16                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.006    16.624    
                         clock uncertainty           -0.132    16.492    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.442    16.050    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.050    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 6.325ns (50.653%)  route 6.162ns (49.347%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 16.618 - 15.385 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.238     1.242    vga1024/clock_65mhz
    SLICE_X33Y71                                                      r  vga1024/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.313     1.555 f  vga1024/vcount_reg[9]/Q
                         net (fo=61, routed)          1.333     2.887    vga1024/vcount[9]
    SLICE_X11Y83         LUT1 (Prop_lut1_I0_O)        0.211     3.098 r  vga1024/obstacle_addr1_i_4__2/O
                         net (fo=1, routed)           0.000     3.098    vga1024/n_2_obstacle_addr1_i_4__2
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.530 r  vga1024/obstacle_addr1_i_1__1/O[2]
                         net (fo=4, routed)           0.401     3.931    o/o3/I2[10]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      3.103     7.034 r  o/o3/obstacle_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.036    o/o3/n_108_obstacle_addr1
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     8.143 r  o/o3/obstacle_addr0/P[0]
                         net (fo=1, routed)           0.517     8.660    vga1024/I8[0]
    SLICE_X10Y79         LUT2 (Prop_lut2_I1_O)        0.097     8.757 r  vga1024/img_i_541/O
                         net (fo=1, routed)           0.000     8.757    vga1024/n_2_img_i_541
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     9.136 r  vga1024/img_i_296/CO[3]
                         net (fo=1, routed)           0.000     9.136    vga1024/n_2_img_i_296
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.228 r  vga1024/img_i_277/CO[3]
                         net (fo=1, routed)           0.000     9.228    vga1024/n_2_img_i_277
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     9.408 r  vga1024/img_i_261/O[2]
                         net (fo=2, routed)           0.613    10.021    o/o3/I33[6]
    SLICE_X15Y78         LUT4 (Prop_lut4_I1_O)        0.217    10.238 r  o/o3/img_i_120/O
                         net (fo=1, routed)           0.671    10.910    o/o1/I31
    SLICE_X28Y76         LUT5 (Prop_lut5_I4_O)        0.097    11.007 r  o/o1/img_i_30/O
                         net (fo=1, routed)           1.130    12.137    o/o1/n_2_img_i_30
    SLICE_X49Y69         LUT5 (Prop_lut5_I0_O)        0.097    12.234 r  o/o1/img_i_4/O
                         net (fo=4, routed)           1.495    13.728    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y16         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.232    16.618    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y16                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.006    16.624    
                         clock uncertainty           -0.132    16.492    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.442    16.050    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.050    
                         arrival time                         -13.728    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.468ns  (logic 6.367ns (51.069%)  route 6.101ns (48.931%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 16.618 - 15.385 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.238     1.242    vga1024/clock_65mhz
    SLICE_X33Y71                                                      r  vga1024/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.313     1.555 f  vga1024/vcount_reg[9]/Q
                         net (fo=61, routed)          1.333     2.887    vga1024/vcount[9]
    SLICE_X11Y83         LUT1 (Prop_lut1_I0_O)        0.211     3.098 r  vga1024/obstacle_addr1_i_4__2/O
                         net (fo=1, routed)           0.000     3.098    vga1024/n_2_obstacle_addr1_i_4__2
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.530 r  vga1024/obstacle_addr1_i_1__1/O[2]
                         net (fo=4, routed)           0.401     3.931    o/o3/I2[10]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      3.103     7.034 r  o/o3/obstacle_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.036    o/o3/n_108_obstacle_addr1
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     8.143 r  o/o3/obstacle_addr0/P[0]
                         net (fo=1, routed)           0.517     8.660    vga1024/I8[0]
    SLICE_X10Y79         LUT2 (Prop_lut2_I1_O)        0.097     8.757 r  vga1024/img_i_541/O
                         net (fo=1, routed)           0.000     8.757    vga1024/n_2_img_i_541
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     9.136 r  vga1024/img_i_296/CO[3]
                         net (fo=1, routed)           0.000     9.136    vga1024/n_2_img_i_296
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.228 r  vga1024/img_i_277/CO[3]
                         net (fo=1, routed)           0.000     9.228    vga1024/n_2_img_i_277
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.451 r  vga1024/img_i_261/O[1]
                         net (fo=2, routed)           0.762    10.213    o/o3/I33[5]
    SLICE_X15Y78         LUT4 (Prop_lut4_I1_O)        0.216    10.429 r  o/o3/img_i_131/O
                         net (fo=1, routed)           0.583    11.012    o/o1/I36
    SLICE_X15Y73         LUT5 (Prop_lut5_I4_O)        0.097    11.109 r  o/o1/img_i_35/O
                         net (fo=1, routed)           1.089    12.197    o/o1/n_2_img_i_35
    SLICE_X44Y67         LUT5 (Prop_lut5_I0_O)        0.097    12.294 r  o/o1/img_i_5/O
                         net (fo=4, routed)           1.415    13.709    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y16         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.232    16.618    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y16                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.006    16.624    
                         clock uncertainty           -0.132    16.492    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.442    16.050    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.050    
                         arrival time                         -13.709    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.429ns  (logic 6.529ns (52.532%)  route 5.900ns (47.468%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 16.618 - 15.385 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.238     1.242    vga1024/clock_65mhz
    SLICE_X32Y71                                                      r  vga1024/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.341     1.583 r  vga1024/vcount_reg[5]/Q
                         net (fo=78, routed)          1.027     2.610    vga1024/vcount[5]
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     3.109 r  vga1024/obstacle_addr1_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.109    vga1024/n_2_obstacle_addr1_i_2__0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     3.289 r  vga1024/obstacle_addr1_i_1__0/O[2]
                         net (fo=4, routed)           0.486     3.775    o/o2/I1[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.090     6.865 r  o/o2/obstacle_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.867    o/o2/n_108_obstacle_addr1
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.107     7.974 r  o/o2/obstacle_addr0/P[1]
                         net (fo=1, routed)           0.412     8.385    vga1024/I6[1]
    SLICE_X11Y76         LUT2 (Prop_lut2_I1_O)        0.097     8.482 r  vga1024/img_i_531/O
                         net (fo=1, routed)           0.000     8.482    vga1024/n_2_img_i_531
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.894 r  vga1024/img_i_294/CO[3]
                         net (fo=1, routed)           0.000     8.894    vga1024/n_2_img_i_294
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.124 r  vga1024/img_i_278/O[1]
                         net (fo=1, routed)           0.819     9.943    o/I20[5]
    SLICE_X12Y75         LUT3 (Prop_lut3_I0_O)        0.226    10.169 r  o/img_i_175/O
                         net (fo=2, routed)           0.786    10.955    o/o1/o2_addr[5]
    SLICE_X28Y75         LUT5 (Prop_lut5_I3_O)        0.250    11.205 r  o/o1/img_i_55/O
                         net (fo=1, routed)           1.027    12.232    o/o4/I24
    SLICE_X49Y69         LUT5 (Prop_lut5_I0_O)        0.097    12.329 r  o/o4/img_i_9/O
                         net (fo=4, routed)           1.341    13.670    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y16         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.232    16.618    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y16                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.006    16.624    
                         clock uncertainty           -0.132    16.492    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.442    16.050    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.050    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.423ns  (logic 6.133ns (49.367%)  route 6.290ns (50.633%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 16.618 - 15.385 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.238     1.242    vga1024/clock_65mhz
    SLICE_X33Y71                                                      r  vga1024/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.313     1.555 f  vga1024/vcount_reg[9]/Q
                         net (fo=61, routed)          1.333     2.887    vga1024/vcount[9]
    SLICE_X11Y83         LUT1 (Prop_lut1_I0_O)        0.211     3.098 r  vga1024/obstacle_addr1_i_4__2/O
                         net (fo=1, routed)           0.000     3.098    vga1024/n_2_obstacle_addr1_i_4__2
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.530 r  vga1024/obstacle_addr1_i_1__1/O[2]
                         net (fo=4, routed)           0.401     3.931    o/o3/I2[10]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      3.103     7.034 r  o/o3/obstacle_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.036    o/o3/n_108_obstacle_addr1
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     8.143 r  o/o3/obstacle_addr0/P[0]
                         net (fo=1, routed)           0.517     8.660    vga1024/I8[0]
    SLICE_X10Y79         LUT2 (Prop_lut2_I1_O)        0.097     8.757 r  vga1024/img_i_541/O
                         net (fo=1, routed)           0.000     8.757    vga1024/n_2_img_i_541
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     9.211 r  vga1024/img_i_296/O[3]
                         net (fo=1, routed)           0.582     9.793    o/I33[3]
    SLICE_X14Y79         LUT3 (Prop_lut3_I0_O)        0.222    10.015 r  o/img_i_197/O
                         net (fo=2, routed)           1.106    11.121    o/o1/o3_addr[3]
    SLICE_X28Y73         LUT6 (Prop_lut6_I5_O)        0.097    11.218 r  o/o1/img_i_69/O
                         net (fo=1, routed)           0.674    11.892    o/o1/n_2_img_i_69
    SLICE_X39Y68         LUT5 (Prop_lut5_I4_O)        0.097    11.989 r  o/o1/img_i_11/O
                         net (fo=4, routed)           1.675    13.665    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y16         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.232    16.618    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y16                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.006    16.624    
                         clock uncertainty           -0.132    16.492    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.442    16.050    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.050    
                         arrival time                         -13.665    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 vga1024/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.344ns  (logic 6.421ns (52.019%)  route 5.923ns (47.981%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=1 LUT5=3)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 16.618 - 15.385 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.235     1.239    vga1024/clock_65mhz
    SLICE_X32Y73                                                      r  vga1024/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.341     1.580 r  vga1024/vcount_reg[2]/Q
                         net (fo=64, routed)          1.340     2.920    vga1024/vcount[2]
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.318 r  vga1024/obstacle_addr1_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     3.318    vga1024/n_2_obstacle_addr1_i_3__7
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.407 r  vga1024/obstacle_addr1_i_2__7/CO[3]
                         net (fo=1, routed)           0.000     3.407    vga1024/n_2_obstacle_addr1_i_2__7
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.637 r  vga1024/obstacle_addr1_i_1__7/O[1]
                         net (fo=1, routed)           0.390     4.027    o/o9/I8[9]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.098     7.125 r  o/o9/obstacle_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.127    o/o9/n_108_obstacle_addr1
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     8.234 r  o/o9/obstacle_addr0/P[0]
                         net (fo=1, routed)           0.964     9.198    vga1024/O17[0]
    SLICE_X28Y61         LUT2 (Prop_lut2_I1_O)        0.097     9.295 r  vga1024/img_i_595/O
                         net (fo=1, routed)           0.000     9.295    vga1024/n_2_img_i_595
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.690 r  vga1024/img_i_308/CO[3]
                         net (fo=1, routed)           0.000     9.690    vga1024/n_2_img_i_308
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.779 r  vga1024/img_i_290/CO[3]
                         net (fo=1, routed)           0.000     9.779    vga1024/n_2_img_i_290
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.938 r  vga1024/img_i_272/O[0]
                         net (fo=1, routed)           0.614    10.551    o/I129[8]
    SLICE_X32Y67         LUT5 (Prop_lut5_I0_O)        0.224    10.775 r  o/img_i_148/O
                         net (fo=1, routed)           0.538    11.313    o/o7/o9_addr[8]
    SLICE_X40Y69         LUT5 (Prop_lut5_I4_O)        0.097    11.410 r  o/o7/img_i_42/O
                         net (fo=1, routed)           0.557    11.967    o/o1/I39
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.097    12.064 r  o/o1/img_i_6/O
                         net (fo=4, routed)           1.518    13.582    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y16         RAMB36E1                                     r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.232    16.618    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y16                                                      r  o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.006    16.624    
                         clock uncertainty           -0.132    16.492    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.442    16.050    o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.050    
                         arrival time                         -13.582    
  -------------------------------------------------------------------
                         slack                                  2.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 control/obstacle_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/hit_x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.706%)  route 0.197ns (58.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.551     0.553    control/clock_65mhz
    SLICE_X49Y74                                                      r  control/obstacle_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  control/obstacle_hit_reg/Q
                         net (fo=13, routed)          0.197     0.891    a/I3[0]
    SLICE_X52Y74         FDRE                                         r  a/hit_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.816     0.818    a/clock_65mhz
    SLICE_X52Y74                                                      r  a/hit_x_reg[0]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X52Y74         FDRE (Hold_fdre_C_CE)       -0.039     0.774    a/hit_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 control/obstacle_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/hit_x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.706%)  route 0.197ns (58.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.551     0.553    control/clock_65mhz
    SLICE_X49Y74                                                      r  control/obstacle_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  control/obstacle_hit_reg/Q
                         net (fo=13, routed)          0.197     0.891    a/I3[0]
    SLICE_X53Y74         FDRE                                         r  a/hit_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.816     0.818    a/clock_65mhz
    SLICE_X53Y74                                                      r  a/hit_x_reg[1]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X53Y74         FDRE (Hold_fdre_C_CE)       -0.039     0.774    a/hit_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 control/obstacle_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/hit_x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.706%)  route 0.197ns (58.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.551     0.553    control/clock_65mhz
    SLICE_X49Y74                                                      r  control/obstacle_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  control/obstacle_hit_reg/Q
                         net (fo=13, routed)          0.197     0.891    a/I3[0]
    SLICE_X52Y74         FDRE                                         r  a/hit_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.816     0.818    a/clock_65mhz
    SLICE_X52Y74                                                      r  a/hit_x_reg[2]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X52Y74         FDRE (Hold_fdre_C_CE)       -0.039     0.774    a/hit_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 control/obstacle_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/hit_x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.706%)  route 0.197ns (58.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.551     0.553    control/clock_65mhz
    SLICE_X49Y74                                                      r  control/obstacle_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  control/obstacle_hit_reg/Q
                         net (fo=13, routed)          0.197     0.891    a/I3[0]
    SLICE_X52Y74         FDRE                                         r  a/hit_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.816     0.818    a/clock_65mhz
    SLICE_X52Y74                                                      r  a/hit_x_reg[3]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X52Y74         FDRE (Hold_fdre_C_CE)       -0.039     0.774    a/hit_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 control/obstacle_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/hit_x_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.706%)  route 0.197ns (58.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.551     0.553    control/clock_65mhz
    SLICE_X49Y74                                                      r  control/obstacle_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  control/obstacle_hit_reg/Q
                         net (fo=13, routed)          0.197     0.891    a/I3[0]
    SLICE_X52Y74         FDRE                                         r  a/hit_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.816     0.818    a/clock_65mhz
    SLICE_X52Y74                                                      r  a/hit_x_reg[4]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X52Y74         FDRE (Hold_fdre_C_CE)       -0.039     0.774    a/hit_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 control/obstacle_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/hit_x_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.706%)  route 0.197ns (58.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.551     0.553    control/clock_65mhz
    SLICE_X49Y74                                                      r  control/obstacle_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  control/obstacle_hit_reg/Q
                         net (fo=13, routed)          0.197     0.891    a/I3[0]
    SLICE_X53Y74         FDRE                                         r  a/hit_x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.816     0.818    a/clock_65mhz
    SLICE_X53Y74                                                      r  a/hit_x_reg[5]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X53Y74         FDRE (Hold_fdre_C_CE)       -0.039     0.774    a/hit_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 control/obstacle_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/hit_x_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.706%)  route 0.197ns (58.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.551     0.553    control/clock_65mhz
    SLICE_X49Y74                                                      r  control/obstacle_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  control/obstacle_hit_reg/Q
                         net (fo=13, routed)          0.197     0.891    a/I3[0]
    SLICE_X53Y74         FDRE                                         r  a/hit_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.816     0.818    a/clock_65mhz
    SLICE_X53Y74                                                      r  a/hit_x_reg[6]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X53Y74         FDRE (Hold_fdre_C_CE)       -0.039     0.774    a/hit_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 control/obstacle_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/hit_x_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.706%)  route 0.197ns (58.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.551     0.553    control/clock_65mhz
    SLICE_X49Y74                                                      r  control/obstacle_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  control/obstacle_hit_reg/Q
                         net (fo=13, routed)          0.197     0.891    a/I3[0]
    SLICE_X53Y74         FDRE                                         r  a/hit_x_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.816     0.818    a/clock_65mhz
    SLICE_X53Y74                                                      r  a/hit_x_reg[7]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X53Y74         FDRE (Hold_fdre_C_CE)       -0.039     0.774    a/hit_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 o/obstacle_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            control/hit_index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.939%)  route 0.111ns (44.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.552     0.554    o/clock_65mhz
    SLICE_X48Y73                                                      r  o/obstacle_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  o/obstacle_index_reg[3]/Q
                         net (fo=1, routed)           0.111     0.806    control/Q[3]
    SLICE_X48Y74         FDRE                                         r  control/hit_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.819     0.821    control/clock_65mhz
    SLICE_X48Y74                                                      r  control/hit_index_reg[3]/C
                         clock pessimism             -0.255     0.566    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.066     0.632    control/hit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 o/obstacle_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            control/hit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.605%)  route 0.117ns (45.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.552     0.554    o/clock_65mhz
    SLICE_X48Y73                                                      r  o/obstacle_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  o/obstacle_index_reg[2]/Q
                         net (fo=1, routed)           0.117     0.812    control/Q[2]
    SLICE_X48Y74         FDRE                                         r  control/hit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.819     0.821    control/clock_65mhz
    SLICE_X48Y74                                                      r  control/hit_index_reg[2]/C
                         clock pessimism             -0.255     0.566    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.070     0.636    control/hit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_clk_wiz_0
Waveform:           { 0 7.69231 }
Period:             15.385
Sources:            { pixelclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                          
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962     15.385  13.423   RAMB36_X2Y16     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962     15.385  13.423   RAMB36_X2Y16     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962     15.385  13.423   RAMB36_X0Y13     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962     15.385  13.423   RAMB36_X0Y13     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962     15.385  13.423   RAMB36_X1Y15     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962     15.385  13.423   RAMB36_X1Y15     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962     15.385  13.423   RAMB36_X1Y13     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962     15.385  13.423   RAMB36_X1Y13     o/img/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962     15.385  13.423   RAMB18_X1Y28     o/pbt/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK    
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962     15.385  13.423   RAMB18_X1Y28     o/pbt/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK    
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   15.385  197.975  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKOUT0                                                                                                                          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X51Y76     a/divider/counter_reg[0]/C                                                                                                                                   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X51Y78     a/divider/counter_reg[10]/C                                                                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X51Y78     a/divider/counter_reg[11]/C                                                                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X51Y79     a/divider/counter_reg[12]/C                                                                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X51Y79     a/divider/counter_reg[13]/C                                                                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X51Y79     a/divider/counter_reg[14]/C                                                                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X51Y79     a/divider/counter_reg[15]/C                                                                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X51Y80     a/divider/counter_reg[16]/C                                                                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X51Y80     a/divider/counter_reg[17]/C                                                                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X51Y80     a/divider/counter_reg[18]/C                                                                                                                                  
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X32Y69     vga1024/hcount_reg[1]/C                                                                                                                                      
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X32Y69     vga1024/hcount_reg[2]/C                                                                                                                                      
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X51Y76     a/divider/counter_reg[0]/C                                                                                                                                   
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X51Y78     a/divider/counter_reg[10]/C                                                                                                                                  
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X51Y78     a/divider/counter_reg[10]/C                                                                                                                                  
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X51Y78     a/divider/counter_reg[11]/C                                                                                                                                  
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X51Y78     a/divider/counter_reg[11]/C                                                                                                                                  
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X51Y79     a/divider/counter_reg[12]/C                                                                                                                                  
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X51Y79     a/divider/counter_reg[13]/C                                                                                                                                  
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X51Y79     a/divider/counter_reg[14]/C                                                                                                                                  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 25 }
Period:             50.000
Sources:            { pixelclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                   
Min Period  n/a     BUFG/I               n/a            1.592     50.000  48.408   BUFGCTRL_X0Y3    pixelclk/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   50.000  50.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   50.000  163.360  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 bg_music/pwm_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/PWM_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 1.037ns (41.637%)  route 1.454ns (58.363%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.317     4.053    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.313     4.366 r  bg_music/pwm_counter_reg[3]/Q
                         net (fo=7, routed)           0.655     5.020    bg_music/pwm_counter_reg[3]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.215     5.235 r  bg_music/PWM_out_i_9/O
                         net (fo=1, routed)           0.000     5.235    bg_music/n_2_PWM_out_i_9
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.647 f  bg_music/PWM_out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.799     6.446    bg_music/n_2_PWM_out_reg_i_2
    SLICE_X0Y71          LUT2 (Prop_lut2_I0_O)        0.097     6.543 r  bg_music/PWM_out_i_1/O
                         net (fo=1, routed)           0.000     6.543    bg_music/n_2_PWM_out_i_1
    SLICE_X0Y71          FDRE                                         r  bg_music/PWM_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.208    13.798    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y71                                                       r  bg_music/PWM_out_reg/C
                         clock pessimism              0.222    14.020    
                         clock uncertainty           -0.035    13.984    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.030    14.014    bg_music/PWM_out_reg
  -------------------------------------------------------------------
                         required time                         14.014    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             8.318ns  (required time - arrival time)
  Source:                 bg_music/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.535ns (32.363%)  route 1.118ns (67.636%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.318     4.054    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y62                                                       r  bg_music/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.341     4.395 r  bg_music/pwm_counter_reg[0]/Q
                         net (fo=10, routed)          0.669     5.063    bg_music/pwm_counter_reg[0]
    SLICE_X0Y62          LUT2 (Prop_lut2_I0_O)        0.097     5.160 r  bg_music/pwm_counter[6]_i_2/O
                         net (fo=1, routed)           0.449     5.610    bg_music/n_2_pwm_counter[6]_i_2
    SLICE_X0Y63          LUT6 (Prop_lut6_I3_O)        0.097     5.707 r  bg_music/pwm_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     5.707    bg_music/p_0_in[6]
    SLICE_X0Y63          FDRE                                         r  bg_music/pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.216    13.806    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[6]/C
                         clock pessimism              0.222    14.028    
                         clock uncertainty           -0.035    13.992    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)        0.032    14.024    bg_music/pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                  8.318    

Slack (MET) :             8.570ns  (required time - arrival time)
  Source:                 bg_music/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.535ns (38.177%)  route 0.866ns (61.823%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.318     4.054    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y62                                                       r  bg_music/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.341     4.395 r  bg_music/pwm_counter_reg[0]/Q
                         net (fo=10, routed)          0.661     5.055    bg_music/pwm_counter_reg[0]
    SLICE_X0Y62          LUT4 (Prop_lut4_I1_O)        0.097     5.152 r  bg_music/pwm_counter[7]_i_2/O
                         net (fo=1, routed)           0.206     5.358    bg_music/n_2_pwm_counter[7]_i_2
    SLICE_X0Y63          LUT5 (Prop_lut5_I1_O)        0.097     5.455 r  bg_music/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     5.455    bg_music/p_0_in[7]
    SLICE_X0Y63          FDRE                                         r  bg_music/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.216    13.806    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[7]/C
                         clock pessimism              0.222    14.028    
                         clock uncertainty           -0.035    13.992    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)        0.033    14.025    bg_music/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                          -5.455    
  -------------------------------------------------------------------
                         slack                                  8.570    

Slack (MET) :             8.774ns  (required time - arrival time)
  Source:                 bg_music/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.438ns (35.892%)  route 0.782ns (64.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.317     4.053    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.341     4.394 r  bg_music/pwm_counter_reg[2]/Q
                         net (fo=8, routed)           0.782     5.176    bg_music/pwm_counter_reg[2]
    SLICE_X0Y63          LUT3 (Prop_lut3_I0_O)        0.097     5.273 r  bg_music/pwm_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     5.273    bg_music/p_0_in[2]
    SLICE_X0Y63          FDRE                                         r  bg_music/pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.216    13.806    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[2]/C
                         clock pessimism              0.247    14.053    
                         clock uncertainty           -0.035    14.017    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)        0.030    14.047    bg_music/pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.047    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  8.774    

Slack (MET) :             8.804ns  (required time - arrival time)
  Source:                 bg_music/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.442ns (36.102%)  route 0.782ns (63.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.317     4.053    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.341     4.394 r  bg_music/pwm_counter_reg[2]/Q
                         net (fo=8, routed)           0.782     5.176    bg_music/pwm_counter_reg[2]
    SLICE_X0Y63          LUT4 (Prop_lut4_I3_O)        0.101     5.277 r  bg_music/pwm_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     5.277    bg_music/p_0_in[3]
    SLICE_X0Y63          FDRE                                         r  bg_music/pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.216    13.806    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[3]/C
                         clock pessimism              0.247    14.053    
                         clock uncertainty           -0.035    14.017    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)        0.064    14.081    bg_music/pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.081    
                         arrival time                          -5.277    
  -------------------------------------------------------------------
                         slack                                  8.804    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/clock_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.528ns (46.542%)  route 0.606ns (53.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.242     3.978    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.313     4.291 r  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.606     4.897    clockgen/counter
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.215     5.112 r  clockgen/clock_25mhz_i_1/O
                         net (fo=1, routed)           0.000     5.112    clockgen/n_2_clock_25mhz_i_1
    SLICE_X52Y96         FDRE                                         r  clockgen/clock_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.138    13.728    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/clock_25mhz_reg/C
                         clock pessimism              0.250    13.978    
                         clock uncertainty           -0.035    13.942    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.030    13.972    clockgen/clock_25mhz_reg
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.894ns  (required time - arrival time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.528ns (46.542%)  route 0.606ns (53.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.242     3.978    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.313     4.291 f  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.606     4.897    clockgen/counter
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.215     5.112 r  clockgen/counter_i_1/O
                         net (fo=1, routed)           0.000     5.112    clockgen/n_2_counter_i_1
    SLICE_X52Y96         FDRE                                         r  clockgen/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.138    13.728    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
                         clock pessimism              0.250    13.978    
                         clock uncertainty           -0.035    13.942    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.064    14.006    clockgen/counter_reg
  -------------------------------------------------------------------
                         required time                         14.006    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  8.894    

Slack (MET) :             8.898ns  (required time - arrival time)
  Source:                 bg_music/pwm_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.544ns (49.903%)  route 0.546ns (50.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 13.807 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.317     4.053    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.313     4.366 r  bg_music/pwm_counter_reg[3]/Q
                         net (fo=7, routed)           0.546     4.912    bg_music/pwm_counter_reg[3]
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.231     5.143 r  bg_music/pwm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     5.143    bg_music/p_0_in[4]
    SLICE_X0Y62          FDRE                                         r  bg_music/pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.217    13.807    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y62                                                       r  bg_music/pwm_counter_reg[4]/C
                         clock pessimism              0.222    14.029    
                         clock uncertainty           -0.035    13.993    
    SLICE_X0Y62          FDRE (Setup_fdre_C_D)        0.047    14.040    bg_music/pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.040    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  8.898    

Slack (MET) :             8.901ns  (required time - arrival time)
  Source:                 bg_music/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.442ns (39.798%)  route 0.669ns (60.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 13.807 - 10.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.318     4.054    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y62                                                       r  bg_music/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.341     4.395 r  bg_music/pwm_counter_reg[0]/Q
                         net (fo=10, routed)          0.669     5.063    bg_music/pwm_counter_reg[0]
    SLICE_X0Y62          LUT2 (Prop_lut2_I0_O)        0.101     5.164 r  bg_music/pwm_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.164    bg_music/p_0_in[1]
    SLICE_X0Y62          FDRE                                         r  bg_music/pwm_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.217    13.807    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y62                                                       r  bg_music/pwm_counter_reg[1]/C
                         clock pessimism              0.247    14.054    
                         clock uncertainty           -0.035    14.018    
    SLICE_X0Y62          FDRE (Setup_fdre_C_D)        0.047    14.065    bg_music/pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.065    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                  8.901    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 bg_music/pwm_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.438ns (41.170%)  route 0.626ns (58.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.318     4.054    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y62                                                       r  bg_music/pwm_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.341     4.395 r  bg_music/pwm_counter_reg[4]/Q
                         net (fo=6, routed)           0.626     5.020    bg_music/pwm_counter_reg[4]
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.097     5.117 r  bg_music/pwm_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     5.117    bg_music/p_0_in[5]
    SLICE_X0Y63          FDRE                                         r  bg_music/pwm_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          1.216    13.806    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[5]/C
                         clock pessimism              0.222    14.028    
                         clock uncertainty           -0.035    13.992    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)        0.032    14.024    bg_music/pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                          -5.117    
  -------------------------------------------------------------------
                         slack                                  8.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bg_music/pwm_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.227ns (69.025%)  route 0.102ns (30.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.600     1.433    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.128     1.561 r  bg_music/pwm_counter_reg[3]/Q
                         net (fo=7, routed)           0.102     1.663    bg_music/pwm_counter_reg[3]
    SLICE_X0Y63          LUT6 (Prop_lut6_I4_O)        0.099     1.762 r  bg_music/pwm_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.762    bg_music/p_0_in[6]
    SLICE_X0Y63          FDRE                                         r  bg_music/pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.872     1.941    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[6]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.092     1.525    bg_music/pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 bg_music/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.190ns (52.594%)  route 0.171ns (47.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.600     1.433    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  bg_music/pwm_counter_reg[2]/Q
                         net (fo=8, routed)           0.171     1.746    bg_music/pwm_counter_reg[2]
    SLICE_X0Y62          LUT5 (Prop_lut5_I1_O)        0.049     1.795 r  bg_music/pwm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.795    bg_music/p_0_in[4]
    SLICE_X0Y62          FDRE                                         r  bg_music/pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.873     1.942    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y62                                                       r  bg_music/pwm_counter_reg[4]/C
                         clock pessimism             -0.492     1.449    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.104     1.553    bg_music/pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 bg_music/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.692%)  route 0.154ns (45.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.600     1.433    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  bg_music/pwm_counter_reg[2]/Q
                         net (fo=8, routed)           0.154     1.728    bg_music/pwm_counter_reg[2]
    SLICE_X0Y63          LUT6 (Prop_lut6_I4_O)        0.045     1.773 r  bg_music/pwm_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.773    bg_music/p_0_in[5]
    SLICE_X0Y63          FDRE                                         r  bg_music/pwm_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.872     1.941    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[5]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.092     1.525    bg_music/pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 bg_music/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.237%)  route 0.181ns (49.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.601     1.434    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y62                                                       r  bg_music/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  bg_music/pwm_counter_reg[1]/Q
                         net (fo=9, routed)           0.181     1.757    bg_music/pwm_counter_reg[1]
    SLICE_X0Y62          LUT2 (Prop_lut2_I1_O)        0.042     1.799 r  bg_music/pwm_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.799    bg_music/p_0_in[1]
    SLICE_X0Y62          FDRE                                         r  bg_music/pwm_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.873     1.942    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y62                                                       r  bg_music/pwm_counter_reg[1]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.105     1.539    bg_music/pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bg_music/pwm_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.297%)  route 0.170ns (47.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.600     1.433    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  bg_music/pwm_counter_reg[7]/Q
                         net (fo=3, routed)           0.170     1.744    bg_music/pwm_counter_reg[7]
    SLICE_X0Y63          LUT5 (Prop_lut5_I0_O)        0.045     1.789 r  bg_music/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.789    bg_music/p_0_in[7]
    SLICE_X0Y63          FDRE                                         r  bg_music/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.872     1.941    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[7]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.092     1.525    bg_music/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clockgen/clock_25mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/clock_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.048%)  route 0.171ns (47.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.564     1.397    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/clock_25mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  clockgen/clock_25mhz_reg/Q
                         net (fo=2, routed)           0.171     1.710    clockgen/JB_IBUF[6]
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.755 r  clockgen/clock_25mhz_i_1/O
                         net (fo=1, routed)           0.000     1.755    clockgen/n_2_clock_25mhz_i_1
    SLICE_X52Y96         FDRE                                         r  clockgen/clock_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.834     1.903    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/clock_25mhz_reg/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.488    clockgen/clock_25mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 bg_music/pwm_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.230ns (54.350%)  route 0.193ns (45.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.600     1.433    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.128     1.561 r  bg_music/pwm_counter_reg[3]/Q
                         net (fo=7, routed)           0.193     1.755    bg_music/pwm_counter_reg[3]
    SLICE_X0Y63          LUT4 (Prop_lut4_I0_O)        0.102     1.857 r  bg_music/pwm_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.857    bg_music/p_0_in[3]
    SLICE_X0Y63          FDRE                                         r  bg_music/pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.872     1.941    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[3]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.107     1.540    bg_music/pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 bg_music/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.953%)  route 0.257ns (58.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.601     1.434    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y62                                                       r  bg_music/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.575 f  bg_music/pwm_counter_reg[0]/Q
                         net (fo=10, routed)          0.257     1.833    bg_music/pwm_counter_reg[0]
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  bg_music/pwm_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.878    bg_music/p_0_in[0]
    SLICE_X0Y62          FDRE                                         r  bg_music/pwm_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.873     1.942    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y62                                                       r  bg_music/pwm_counter_reg[0]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.092     1.526    bg_music/pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 bg_music/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_music/pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.893%)  route 0.280ns (60.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.601     1.434    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y62                                                       r  bg_music/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  bg_music/pwm_counter_reg[1]/Q
                         net (fo=9, routed)           0.280     1.856    bg_music/pwm_counter_reg[1]
    SLICE_X0Y63          LUT3 (Prop_lut3_I1_O)        0.045     1.901 r  bg_music/pwm_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.901    bg_music/p_0_in[2]
    SLICE_X0Y63          FDRE                                         r  bg_music/pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.872     1.941    bg_music/CLK100MHZ_BUFG
    SLICE_X0Y63                                                       r  bg_music/pwm_counter_reg[2]/C
                         clock pessimism             -0.492     1.448    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.091     1.539    bg_music/pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.226ns (44.980%)  route 0.276ns (55.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.564     1.397    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     1.525 f  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.276     1.802    clockgen/counter
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.098     1.900 r  clockgen/counter_i_1/O
                         net (fo=1, routed)           0.000     1.900    clockgen/n_2_counter_i_1
    SLICE_X52Y96         FDRE                                         r  clockgen/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=12, routed)          0.834     1.903    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107     1.504    clockgen/counter_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.395    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin                            
Min Period        n/a     BUFG/I   n/a            1.592     10.000  8.408  BUFGCTRL_X0Y17  CLK100MHZ_BUFG_inst/I          
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y71     bg_music/PWM_out_reg/C         
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y62     bg_music/pwm_counter_reg[0]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y62     bg_music/pwm_counter_reg[1]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y63     bg_music/pwm_counter_reg[2]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y63     bg_music/pwm_counter_reg[3]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y62     bg_music/pwm_counter_reg[4]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y63     bg_music/pwm_counter_reg[5]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y63     bg_music/pwm_counter_reg[6]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y63     bg_music/pwm_counter_reg[7]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/clock_25mhz_reg/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/counter_reg/C         
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y62     bg_music/pwm_counter_reg[0]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y62     bg_music/pwm_counter_reg[1]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y63     bg_music/pwm_counter_reg[2]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y63     bg_music/pwm_counter_reg[3]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y62     bg_music/pwm_counter_reg[4]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y63     bg_music/pwm_counter_reg[5]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y63     bg_music/pwm_counter_reg[6]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y63     bg_music/pwm_counter_reg[7]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y71     bg_music/PWM_out_reg/C         
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y71     bg_music/PWM_out_reg/C         
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y62     bg_music/pwm_counter_reg[0]/C  
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y62     bg_music/pwm_counter_reg[0]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y62     bg_music/pwm_counter_reg[1]/C  
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y62     bg_music/pwm_counter_reg[1]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y63     bg_music/pwm_counter_reg[2]/C  
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y63     bg_music/pwm_counter_reg[2]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y63     bg_music/pwm_counter_reg[3]/C  
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y63     bg_music/pwm_counter_reg[3]/C  



