Time resolution is 1 ps
$finish called at time : 30 ns : File "E:/Codes/verilog-vivado/BCD_adder/BCD_adder.srcs/sim_1/new/bcd_adder_tb.v" Line 36
