<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: DW_axi_x2p_bcm57</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_DW_axi_x2p_bcm57'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_DW_axi_x2p_bcm57')">DW_axi_x2p_bcm57</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.19</td>
<td class="s7 cl rt"><a href="mod11.html#Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod11.html#Toggle" > 60.56</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod11.html#Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/ICer/axi_to_apb_uvm/sim_v1.0/script/../../rtl/DW_axi_x2p_bcm57.v')">/home/ICer/axi_to_apb_uvm/sim_v1.0/script/../../rtl/DW_axi_x2p_bcm57.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod11.html#inst_tag_12"  onclick="showContent('inst_tag_12')">axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_RAM</a></td>
<td class="s5 cl rt"> 59.42</td>
<td class="s7 cl rt"><a href="mod11.html#inst_tag_12_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod11.html#inst_tag_12_Toggle" > 28.26</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod11.html#inst_tag_12_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod11.html#inst_tag_10"  onclick="showContent('inst_tag_10')">axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_RAM</a></td>
<td class="s6 cl rt"> 62.93</td>
<td class="s7 cl rt"><a href="mod11.html#inst_tag_10_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod11.html#inst_tag_10_Toggle" > 38.79</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod11.html#inst_tag_10_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod11.html#inst_tag_13"  onclick="showContent('inst_tag_13')">axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_DATA_FIFO_RAM</a></td>
<td class="s7 cl rt"> 76.97</td>
<td class="s7 cl rt"><a href="mod11.html#inst_tag_13_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod11.html#inst_tag_13_Toggle" > 80.90</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod11.html#inst_tag_13_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod11.html#inst_tag_11"  onclick="showContent('inst_tag_11')">axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_RAM</a></td>
<td class="s8 cl rt"> 81.43</td>
<td class="s7 cl rt"><a href="mod11.html#inst_tag_11_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod11.html#inst_tag_11_Toggle" > 94.30</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod11.html#inst_tag_11_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_12'>
<hr>
<a name="inst_tag_12"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_12" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_RAM</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.42</td>
<td class="s7 cl rt"><a href="mod11.html#inst_tag_12_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod11.html#inst_tag_12_Toggle" > 28.26</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod11.html#inst_tag_12_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.42</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.26</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 35.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod14.html#inst_tag_16" >U_RESP_BUFF</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10'>
<hr>
<a name="inst_tag_10"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_10" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_RAM</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 62.93</td>
<td class="s7 cl rt"><a href="mod11.html#inst_tag_10_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod11.html#inst_tag_10_Toggle" > 38.79</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod11.html#inst_tag_10_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 62.93</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.79</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod4.html#inst_tag_3" >U_CMD_QUEUE</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_13'>
<hr>
<a name="inst_tag_13"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_13" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_DATA_FIFO_RAM</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.97</td>
<td class="s7 cl rt"><a href="mod11.html#inst_tag_13_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod11.html#inst_tag_13_Toggle" > 80.90</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod11.html#inst_tag_13_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.97</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.90</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 80.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod25.html#inst_tag_44" >U_RD_DATA_BUFF</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_11'>
<hr>
<a name="inst_tag_11"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_11" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_RAM</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.43</td>
<td class="s7 cl rt"><a href="mod11.html#inst_tag_11_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod11.html#inst_tag_11_Toggle" > 94.30</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod11.html#inst_tag_11_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.43</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.30</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 92.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod5.html#inst_tag_4" >U_WR_DATA_BUFF</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_DW_axi_x2p_bcm57'>
<a name="Line"></a>
Line Coverage for Module : <a name="1909505676"></a>
<a href="mod11.html" >DW_axi_x2p_bcm57</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>83</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
82                          integer i;
83         1/1              if (rst_n == 1'b0) begin
84         1/1                for (i=0 ; i &lt; DEPTH ; i=i+1)
85         1/1                  mem[i] &lt;= {DATA_WIDTH{1'b0}};
86         1/1              end else if (init_n == 1'b0) begin
87         <font color = "red">0/1     ==>        for (i=0 ; i &lt; DEPTH ; i=i+1)</font>
88         <font color = "red">0/1     ==>          mem[i] &lt;= {DATA_WIDTH{1'b0}};</font>
89                          end else begin
90         1/1                if (write_en_n == 1'b0)
91                      // spyglass disable_block STARC-2.3.4.3
92                      // SMD: A flip-flop should have an asynchronous set or an asynchronous reset
93                      // SJ: This module can be specifically configured/implemented with only a synchronous reset or no resets at all.
94         1/1                  mem[write_addr] &lt;= write_data;
                        MISSING_ELSE
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="20294648"></a>
<a href="mod11.html" >DW_axi_x2p_bcm57 ( parameter DATA_WIDTH=50,DEPTH=4,MEM_MODE=0,ADDR_WIDTH=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 62.93</td>
<td class="s3 cl rt"> 38.79</td>
</tr></table>
<span class=inst><a href="mod11.html#inst_tag_10_Toggle" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_RAM</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">9</td>
<td class="rt">64.29 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">428</td>
<td class="rt">166</td>
<td class="rt">38.79 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">214</td>
<td class="rt">85</td>
<td class="rt">39.72 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">214</td>
<td class="rt">81</td>
<td class="rt">37.85 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">216</td>
<td class="rt">84</td>
<td class="rt">38.89 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">108</td>
<td class="rt">43</td>
<td class="rt">39.81 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">108</td>
<td class="rt">41</td>
<td class="rt">37.96 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>Signal Bits</td>
<td class="rt">212</td>
<td class="rt">82</td>
<td class="rt">38.68 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">106</td>
<td class="rt">42</td>
<td class="rt">39.62 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">106</td>
<td class="rt">40</td>
<td class="rt">37.74 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>init_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[9:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[19:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[29:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[49:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_out[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[10:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[19:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[29:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[49:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>write_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_n_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_en_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_data[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_data[9:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[19:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_data[29:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[49:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>read_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>read_data[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>read_data[10:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[19:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>read_data[29:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[49:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="502629490"></a>
<a href="mod11.html" >DW_axi_x2p_bcm57 ( parameter DATA_WIDTH=37,DEPTH=2,MEM_MODE=0,ADDR_WIDTH=1 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 81.43</td>
<td class="s9 cl rt"> 94.30</td>
</tr></table>
<span class=inst><a href="mod11.html#inst_tag_11_Toggle" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_RAM</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">9</td>
<td class="rt">64.29 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">316</td>
<td class="rt">298</td>
<td class="rt">94.30 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">158</td>
<td class="rt">157</td>
<td class="rt">99.37 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">158</td>
<td class="rt">141</td>
<td class="rt">89.24 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">160</td>
<td class="rt">150</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">80</td>
<td class="rt">79</td>
<td class="rt">98.75 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">80</td>
<td class="rt">71</td>
<td class="rt">88.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">156</td>
<td class="rt">148</td>
<td class="rt">94.87 </td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">78</td>
<td class="rt">78</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">78</td>
<td class="rt">70</td>
<td class="rt">89.74 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>init_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[36:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[36:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>write_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_n_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_en_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[36:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[36:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="929315569"></a>
<a href="mod11.html" >DW_axi_x2p_bcm57 ( parameter DATA_WIDTH=9,DEPTH=2,MEM_MODE=0,ADDR_WIDTH=1 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.42</td>
<td class="s2 cl rt"> 28.26</td>
</tr></table>
<span class=inst><a href="mod11.html#inst_tag_12_Toggle" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_RAM</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">9</td>
<td class="rt">64.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">92</td>
<td class="rt">26</td>
<td class="rt">28.26 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">46</td>
<td class="rt">13</td>
<td class="rt">28.26 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">46</td>
<td class="rt">13</td>
<td class="rt">28.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">24</td>
<td class="rt">7</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">24</td>
<td class="rt">7</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">12</td>
<td class="rt">27.27 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>init_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[8:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[8:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>write_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_n_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_en_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[8:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>read_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[8:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="2053397032"></a>
<a href="mod11.html" >DW_axi_x2p_bcm57 ( parameter DATA_WIDTH=42,DEPTH=2,MEM_MODE=0,ADDR_WIDTH=1 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.97</td>
<td class="s8 cl rt"> 80.90</td>
</tr></table>
<span class=inst><a href="mod11.html#inst_tag_13_Toggle" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_DATA_FIFO_RAM</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">9</td>
<td class="rt">64.29 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">356</td>
<td class="rt">288</td>
<td class="rt">80.90 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">178</td>
<td class="rt">145</td>
<td class="rt">81.46 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">178</td>
<td class="rt">143</td>
<td class="rt">80.34 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">180</td>
<td class="rt">145</td>
<td class="rt">80.56 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">90</td>
<td class="rt">73</td>
<td class="rt">81.11 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">90</td>
<td class="rt">72</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">176</td>
<td class="rt">143</td>
<td class="rt">81.25 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">88</td>
<td class="rt">72</td>
<td class="rt">81.82 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">88</td>
<td class="rt">71</td>
<td class="rt">80.68 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>init_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[33:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[41:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_out[32:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[41:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>write_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_n_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_en_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[33:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[41:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>read_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[32:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[41:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1909505676"></a>
<a href="mod11.html" >DW_axi_x2p_bcm57</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">83</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83             if (rst_n == 1'b0) begin
               <font color = "green">-1-</font>  
84               for (i=0 ; i < DEPTH ; i=i+1)
           <font color = "green">      ==></font>
85                 mem[i] <= {DATA_WIDTH{1'b0}};
86             end else if (init_n == 1'b0) begin
                        <font color = "red">-2-</font>  
87               for (i=0 ; i < DEPTH ; i=i+1)
           <font color = "red">      ==></font>
88                 mem[i] <= {DATA_WIDTH{1'b0}};
89             end else begin
90               if (write_en_n == 1'b0)
                 <font color = "green">-3-</font>  
91         // spyglass disable_block STARC-2.3.4.3
92         // SMD: A flip-flop should have an asynchronous set or an asynchronous reset
93         // SJ: This module can be specifically configured/implemented with only a synchronous reset or no resets at all.
94                 mem[write_addr] <= write_data;
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12'>
<a name="inst_tag_12_Line"></a>
<b>Line Coverage for Instance : <a href="mod11.html#inst_tag_12" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_RAM</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>83</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
82                          integer i;
83         1/1              if (rst_n == 1'b0) begin
84         1/1                for (i=0 ; i &lt; DEPTH ; i=i+1)
85         1/1                  mem[i] &lt;= {DATA_WIDTH{1'b0}};
86         1/1              end else if (init_n == 1'b0) begin
87         <font color = "red">0/1     ==>        for (i=0 ; i &lt; DEPTH ; i=i+1)</font>
88         <font color = "red">0/1     ==>          mem[i] &lt;= {DATA_WIDTH{1'b0}};</font>
89                          end else begin
90         1/1                if (write_en_n == 1'b0)
91                      // spyglass disable_block STARC-2.3.4.3
92                      // SMD: A flip-flop should have an asynchronous set or an asynchronous reset
93                      // SJ: This module can be specifically configured/implemented with only a synchronous reset or no resets at all.
94         1/1                  mem[write_addr] &lt;= write_data;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_12_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod11.html#inst_tag_12" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_RAM</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">9</td>
<td class="rt">64.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">92</td>
<td class="rt">26</td>
<td class="rt">28.26 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">46</td>
<td class="rt">13</td>
<td class="rt">28.26 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">46</td>
<td class="rt">13</td>
<td class="rt">28.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">24</td>
<td class="rt">7</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">24</td>
<td class="rt">7</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">12</td>
<td class="rt">27.27 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>init_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[8:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[8:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>write_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_n_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_en_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[8:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>read_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[8:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_12_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod11.html#inst_tag_12" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_RAM</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">83</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83             if (rst_n == 1'b0) begin
               <font color = "green">-1-</font>  
84               for (i=0 ; i < DEPTH ; i=i+1)
           <font color = "green">      ==></font>
85                 mem[i] <= {DATA_WIDTH{1'b0}};
86             end else if (init_n == 1'b0) begin
                        <font color = "red">-2-</font>  
87               for (i=0 ; i < DEPTH ; i=i+1)
           <font color = "red">      ==></font>
88                 mem[i] <= {DATA_WIDTH{1'b0}};
89             end else begin
90               if (write_en_n == 1'b0)
                 <font color = "green">-3-</font>  
91         // spyglass disable_block STARC-2.3.4.3
92         // SMD: A flip-flop should have an asynchronous set or an asynchronous reset
93         // SJ: This module can be specifically configured/implemented with only a synchronous reset or no resets at all.
94                 mem[write_addr] <= write_data;
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10'>
<a name="inst_tag_10_Line"></a>
<b>Line Coverage for Instance : <a href="mod11.html#inst_tag_10" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_RAM</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>83</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
82                          integer i;
83         1/1              if (rst_n == 1'b0) begin
84         1/1                for (i=0 ; i &lt; DEPTH ; i=i+1)
85         1/1                  mem[i] &lt;= {DATA_WIDTH{1'b0}};
86         1/1              end else if (init_n == 1'b0) begin
87         <font color = "red">0/1     ==>        for (i=0 ; i &lt; DEPTH ; i=i+1)</font>
88         <font color = "red">0/1     ==>          mem[i] &lt;= {DATA_WIDTH{1'b0}};</font>
89                          end else begin
90         1/1                if (write_en_n == 1'b0)
91                      // spyglass disable_block STARC-2.3.4.3
92                      // SMD: A flip-flop should have an asynchronous set or an asynchronous reset
93                      // SJ: This module can be specifically configured/implemented with only a synchronous reset or no resets at all.
94         1/1                  mem[write_addr] &lt;= write_data;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_10_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod11.html#inst_tag_10" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_RAM</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">9</td>
<td class="rt">64.29 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">428</td>
<td class="rt">166</td>
<td class="rt">38.79 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">214</td>
<td class="rt">85</td>
<td class="rt">39.72 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">214</td>
<td class="rt">81</td>
<td class="rt">37.85 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">216</td>
<td class="rt">84</td>
<td class="rt">38.89 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">108</td>
<td class="rt">43</td>
<td class="rt">39.81 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">108</td>
<td class="rt">41</td>
<td class="rt">37.96 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>Signal Bits</td>
<td class="rt">212</td>
<td class="rt">82</td>
<td class="rt">38.68 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">106</td>
<td class="rt">42</td>
<td class="rt">39.62 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">106</td>
<td class="rt">40</td>
<td class="rt">37.74 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>init_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[9:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[19:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[29:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[49:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_out[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[10:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[19:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[29:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[49:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>write_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_n_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_en_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_data[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_data[9:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[19:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_data[29:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[49:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>read_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>read_data[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>read_data[10:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[19:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>read_data[29:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[49:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod11.html#inst_tag_10" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_RAM</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">83</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83             if (rst_n == 1'b0) begin
               <font color = "green">-1-</font>  
84               for (i=0 ; i < DEPTH ; i=i+1)
           <font color = "green">      ==></font>
85                 mem[i] <= {DATA_WIDTH{1'b0}};
86             end else if (init_n == 1'b0) begin
                        <font color = "red">-2-</font>  
87               for (i=0 ; i < DEPTH ; i=i+1)
           <font color = "red">      ==></font>
88                 mem[i] <= {DATA_WIDTH{1'b0}};
89             end else begin
90               if (write_en_n == 1'b0)
                 <font color = "green">-3-</font>  
91         // spyglass disable_block STARC-2.3.4.3
92         // SMD: A flip-flop should have an asynchronous set or an asynchronous reset
93         // SJ: This module can be specifically configured/implemented with only a synchronous reset or no resets at all.
94                 mem[write_addr] <= write_data;
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_13'>
<a name="inst_tag_13_Line"></a>
<b>Line Coverage for Instance : <a href="mod11.html#inst_tag_13" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_DATA_FIFO_RAM</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>83</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
82                          integer i;
83         1/1              if (rst_n == 1'b0) begin
84         1/1                for (i=0 ; i &lt; DEPTH ; i=i+1)
85         1/1                  mem[i] &lt;= {DATA_WIDTH{1'b0}};
86         1/1              end else if (init_n == 1'b0) begin
87         <font color = "red">0/1     ==>        for (i=0 ; i &lt; DEPTH ; i=i+1)</font>
88         <font color = "red">0/1     ==>          mem[i] &lt;= {DATA_WIDTH{1'b0}};</font>
89                          end else begin
90         1/1                if (write_en_n == 1'b0)
91                      // spyglass disable_block STARC-2.3.4.3
92                      // SMD: A flip-flop should have an asynchronous set or an asynchronous reset
93                      // SJ: This module can be specifically configured/implemented with only a synchronous reset or no resets at all.
94         1/1                  mem[write_addr] &lt;= write_data;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_13_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod11.html#inst_tag_13" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_DATA_FIFO_RAM</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">9</td>
<td class="rt">64.29 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">356</td>
<td class="rt">288</td>
<td class="rt">80.90 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">178</td>
<td class="rt">145</td>
<td class="rt">81.46 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">178</td>
<td class="rt">143</td>
<td class="rt">80.34 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">180</td>
<td class="rt">145</td>
<td class="rt">80.56 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">90</td>
<td class="rt">73</td>
<td class="rt">81.11 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">90</td>
<td class="rt">72</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">176</td>
<td class="rt">143</td>
<td class="rt">81.25 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">88</td>
<td class="rt">72</td>
<td class="rt">81.82 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">88</td>
<td class="rt">71</td>
<td class="rt">80.68 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>init_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[33:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[41:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_out[32:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[41:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>write_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_n_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_en_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[33:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[41:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>read_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[32:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[41:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_13_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod11.html#inst_tag_13" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_DATA_FIFO_RAM</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">83</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83             if (rst_n == 1'b0) begin
               <font color = "green">-1-</font>  
84               for (i=0 ; i < DEPTH ; i=i+1)
           <font color = "green">      ==></font>
85                 mem[i] <= {DATA_WIDTH{1'b0}};
86             end else if (init_n == 1'b0) begin
                        <font color = "red">-2-</font>  
87               for (i=0 ; i < DEPTH ; i=i+1)
           <font color = "red">      ==></font>
88                 mem[i] <= {DATA_WIDTH{1'b0}};
89             end else begin
90               if (write_en_n == 1'b0)
                 <font color = "green">-3-</font>  
91         // spyglass disable_block STARC-2.3.4.3
92         // SMD: A flip-flop should have an asynchronous set or an asynchronous reset
93         // SJ: This module can be specifically configured/implemented with only a synchronous reset or no resets at all.
94                 mem[write_addr] <= write_data;
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11'>
<a name="inst_tag_11_Line"></a>
<b>Line Coverage for Instance : <a href="mod11.html#inst_tag_11" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_RAM</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>83</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
82                          integer i;
83         1/1              if (rst_n == 1'b0) begin
84         1/1                for (i=0 ; i &lt; DEPTH ; i=i+1)
85         1/1                  mem[i] &lt;= {DATA_WIDTH{1'b0}};
86         1/1              end else if (init_n == 1'b0) begin
87         <font color = "red">0/1     ==>        for (i=0 ; i &lt; DEPTH ; i=i+1)</font>
88         <font color = "red">0/1     ==>          mem[i] &lt;= {DATA_WIDTH{1'b0}};</font>
89                          end else begin
90         1/1                if (write_en_n == 1'b0)
91                      // spyglass disable_block STARC-2.3.4.3
92                      // SMD: A flip-flop should have an asynchronous set or an asynchronous reset
93                      // SJ: This module can be specifically configured/implemented with only a synchronous reset or no resets at all.
94         1/1                  mem[write_addr] &lt;= write_data;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_11_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod11.html#inst_tag_11" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_RAM</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">9</td>
<td class="rt">64.29 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">316</td>
<td class="rt">298</td>
<td class="rt">94.30 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">158</td>
<td class="rt">157</td>
<td class="rt">99.37 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">158</td>
<td class="rt">141</td>
<td class="rt">89.24 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">160</td>
<td class="rt">150</td>
<td class="rt">93.75 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">80</td>
<td class="rt">79</td>
<td class="rt">98.75 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">80</td>
<td class="rt">71</td>
<td class="rt">88.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">156</td>
<td class="rt">148</td>
<td class="rt">94.87 </td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">78</td>
<td class="rt">78</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">78</td>
<td class="rt">70</td>
<td class="rt">89.74 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>init_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_in[36:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out[36:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>write_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_n_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_en_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_data[36:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_data[36:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod11.html#inst_tag_11" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_RAM</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">83</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83             if (rst_n == 1'b0) begin
               <font color = "green">-1-</font>  
84               for (i=0 ; i < DEPTH ; i=i+1)
           <font color = "green">      ==></font>
85                 mem[i] <= {DATA_WIDTH{1'b0}};
86             end else if (init_n == 1'b0) begin
                        <font color = "red">-2-</font>  
87               for (i=0 ; i < DEPTH ; i=i+1)
           <font color = "red">      ==></font>
88                 mem[i] <= {DATA_WIDTH{1'b0}};
89             end else begin
90               if (write_en_n == 1'b0)
                 <font color = "green">-3-</font>  
91         // spyglass disable_block STARC-2.3.4.3
92         // SMD: A flip-flop should have an asynchronous set or an asynchronous reset
93         // SJ: This module can be specifically configured/implemented with only a synchronous reset or no resets at all.
94                 mem[write_addr] <= write_data;
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_10">
    <li>
      <a href="#inst_tag_10_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_10_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_11">
    <li>
      <a href="#inst_tag_11_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_12">
    <li>
      <a href="#inst_tag_12_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_12_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_12_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_13">
    <li>
      <a href="#inst_tag_13_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_13_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_13_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_DW_axi_x2p_bcm57">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
