
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116564                       # Number of seconds simulated
sim_ticks                                116564303954                       # Number of ticks simulated
final_tick                               1171394922033                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  87297                       # Simulator instruction rate (inst/s)
host_op_rate                                   113187                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3183967                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911208                       # Number of bytes of host memory used
host_seconds                                 36609.78                       # Real time elapsed on the host
sim_insts                                  3195934774                       # Number of instructions simulated
sim_ops                                    4143748675                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1641856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       973952                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3200128                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1338496                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1338496                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12827                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7609                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25001                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10457                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10457                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15373                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4965637                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16472                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14085410                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15373                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8355491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27453756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15373                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16472                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15373                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              47219                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11482898                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11482898                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11482898                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15373                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4965637                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16472                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14085410                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15373                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8355491                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               38936654                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139933139                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23421432                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19003046                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1999838                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9662897                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9019972                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2522782                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92194                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102371289                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128051649                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23421432                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11542754                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28209023                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6516351                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2631947                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11957194                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1571918                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137703240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.138809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109494217     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1986828      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3649423      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3293527      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2101376      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1714370      1.24%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          997821      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1038313      0.75%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13427365      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137703240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167376                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.915092                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101327220                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3994086                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27843063                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        48105                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4490758                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4047464                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155049754                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1302                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4490758                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102145228                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1072962                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1758266                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27055332                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1180686                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153341101                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        225443                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       509812                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216859127                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    714098387                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    714098387                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45154558                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33812                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4240005                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14580054                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7209539                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83073                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1609733                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150458856                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139778738                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       155614                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26403474                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     58092144                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    137703240                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.015072                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560451                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79154638     57.48%     57.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24096894     17.50%     74.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12666251      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7323981      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8106391      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3014871      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2665965      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       512302      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161947      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137703240                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         558965     68.55%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        118561     14.54%     83.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137872     16.91%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117716438     84.22%     84.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1977952      1.42%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12894747      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7172695      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139778738                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.998897                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             815398                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005833                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418231728                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176896349                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136717996                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140594136                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       270272                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3386619                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       118497                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4490758                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         693165                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       107613                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150492668                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62957                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14580054                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7209539                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         93265                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1115801                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1121904                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2237705                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137475067                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12384997                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2303671                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19557359                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19563802                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7172362                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.982434                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136843351                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136717996                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79803889                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224171476                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.977024                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.355995                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27363710                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2024975                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133212482                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.924308                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694511                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82564614     61.98%     61.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23465371     17.61%     79.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11655925      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3957308      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4886337      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1704665      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1208787      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       996924      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2772551      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133212482                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2772551                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280933057                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305477190                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2229899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.399331                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.399331                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.714627                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.714627                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618997840                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191375405                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144395001                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139933139                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20572945                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18034933                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1604136                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10177339                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9936564                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1429239                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        50128                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108530736                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             114355735                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20572945                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11365803                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23264390                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5249988                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1910873                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12370611                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1012556                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137342488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.946952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.315969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       114078098     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1168016      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2143997      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1794906      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3296862      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3564489      2.60%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          777135      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          608614      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9910371      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137342488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.147020                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.817217                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107677154                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2941352                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23069047                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23216                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3631711                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2203729                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4780                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     129046711                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1324                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3631711                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108110310                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1439736                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       727196                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22648101                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       785426                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     128126581                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         81547                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       477464                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    170112059                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    581319475                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    581319475                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    137195548                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32916498                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18249                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9131                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2474532                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21373243                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4134665                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        74822                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       920129                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         126630629                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18249                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        118938514                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        94621                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21030717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     45192122                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137342488                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.865999                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477456                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     87836310     63.95%     63.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20164685     14.68%     78.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10118077      7.37%     86.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6644613      4.84%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6916823      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3585411      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1602501      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       398061      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        76007      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137342488                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         297141     59.69%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        126460     25.40%     85.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        74242     14.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     93871427     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       993996      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9118      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19959594     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4104379      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     118938514                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.849967                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             497843                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004186                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    375811976                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    147679889                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    116256798                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     119436357                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       220418                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3878484                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          294                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       129752                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3631711                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         978088                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        47744                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    126648878                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46061                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21373243                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4134665                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9131                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31125                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          171                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          294                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       776189                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       953895                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1730084                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    117662929                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19652960                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1275581                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23757159                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18128703                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4104199                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.840851                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             116361398                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            116256798                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         67151029                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        159356062                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.830802                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421390                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92216015                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    104724701                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21925089                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18236                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1608496                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    133710777                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.783218                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.659757                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     94827432     70.92%     70.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15082687     11.28%     82.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10913050      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2434951      1.82%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2772506      2.07%     94.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       979934      0.73%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4125827      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       828715      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1745675      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    133710777                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92216015                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     104724701                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21499671                       # Number of memory references committed
system.switch_cpus1.commit.loads             17494758                       # Number of loads committed
system.switch_cpus1.commit.membars               9118                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16403030                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         91409366                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1413043                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1745675                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           258614892                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          256931391                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37605                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2590651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92216015                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            104724701                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92216015                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.517449                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.517449                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.659001                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.659001                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       544408958                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      152690745                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135392209                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18236                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               139933139                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21677651                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17870429                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1929681                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8824352                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8310559                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2271154                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85048                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105522314                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             119081291                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21677651                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10581713                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24878620                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5718218                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3213119                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12239923                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1596851                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    137370447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.064398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.484689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112491827     81.89%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1287871      0.94%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1828910      1.33%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2400002      1.75%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2694916      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2007640      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1160500      0.84%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1699935      1.24%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11798846      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    137370447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.154914                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.850987                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104354881                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4769795                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24432101                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        57510                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3756159                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3462260                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     143687373                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1274                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3756159                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105076742                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1040789                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2427652                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23770455                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1298644                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     142737165                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          995                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        261467                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       537204                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          787                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    199026405                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    666828531                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    666828531                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162594408                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36431970                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37562                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21690                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3906369                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13563575                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7048814                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       116642                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1537699                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         138768936                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        129818955                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25472                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20039845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     47335790                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5776                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    137370447                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.945028                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.505263                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82446936     60.02%     60.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22110969     16.10%     76.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12249369      8.92%     85.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7908824      5.76%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7261466      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2903996      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1745658      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       502848      0.37%     99.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       240381      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    137370447                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          62320     22.61%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         92924     33.72%     56.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       120334     43.67%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    108991854     83.96%     83.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1983092      1.53%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15872      0.01%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11833665      9.12%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6994472      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     129818955                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.927721                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             275578                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002123                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    397309405                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    158846621                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    127360696                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     130094533                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       317052                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2834088                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          320                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       171574                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          104                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3756159                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         785604                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       106530                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    138806456                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1273337                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13563575                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7048814                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21648                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81292                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          320                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1130477                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1095101                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2225578                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128081686                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11673892                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1737267                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18667010                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17945661                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6993118                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.915306                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             127360940                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            127360696                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         74608658                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        202685252                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.910154                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368101                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95223558                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117033602                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21781331                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31744                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1961232                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    133614288                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.875906                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.683244                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86177428     64.50%     64.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22809881     17.07%     81.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8955507      6.70%     88.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4607139      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4024463      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1929468      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1674077      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       788964      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2647361      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    133614288                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95223558                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117033602                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17606723                       # Number of memory references committed
system.switch_cpus2.commit.loads             10729487                       # Number of loads committed
system.switch_cpus2.commit.membars              15872                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16785169                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105490075                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2387966                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2647361                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           269781860                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          281386088                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2562692                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95223558                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117033602                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95223558                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.469522                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.469522                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.680493                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.680493                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       577124692                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      176702207                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      134603159                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31744                       # number of misc regfile writes
system.l20.replacements                          4537                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          370961                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.103945                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          315.761411                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.701751                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2125.156101                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7786.380736                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.030836                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001240                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.207535                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760389                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34324                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34324                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l20.Writeback_hits::total                10353                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34324                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34324                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34324                       # number of overall hits
system.l20.overall_hits::total                  34324                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4522                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4536                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3441554                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1281335110                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1284776664                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3441554                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1281335110                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1284776664                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3441554                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1281335110                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1284776664                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38846                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38860                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38846                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38860                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38846                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38860                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116408                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.116727                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116408                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.116727                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116408                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.116727                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 245825.285714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 283355.840336                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 283240.005291                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 245825.285714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 283355.840336                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 283240.005291                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 245825.285714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 283355.840336                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 283240.005291                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3247                       # number of writebacks
system.l20.writebacks::total                     3247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4522                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4536                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2574717                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1001316667                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1003891384                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2574717                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1001316667                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1003891384                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2574717                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1001316667                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1003891384                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116408                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.116727                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116408                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.116727                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116408                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.116727                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183908.357143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 221432.257187                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 221316.442681                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 183908.357143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 221432.257187                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 221316.442681                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 183908.357143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 221432.257187                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 221316.442681                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12842                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          184751                       # Total number of references to valid blocks.
system.l21.sampled_refs                         23082                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.004116                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          240.612482                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.813703                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5250.648419                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4740.925396                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023497                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000763                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.512759                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.462981                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32673                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32673                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8807                       # number of Writeback hits
system.l21.Writeback_hits::total                 8807                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32673                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32673                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32673                       # number of overall hits
system.l21.overall_hits::total                  32673                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12827                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12842                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12827                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12842                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12827                       # number of overall misses
system.l21.overall_misses::total                12842                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4151112                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3564210998                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3568362110                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4151112                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3564210998                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3568362110                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4151112                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3564210998                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3568362110                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        45500                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              45515                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8807                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8807                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        45500                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               45515                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        45500                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              45515                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.281912                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.282149                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.281912                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.282149                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.281912                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.282149                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 276740.800000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 277867.856709                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 277866.540259                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 276740.800000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 277867.856709                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 277866.540259                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 276740.800000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 277867.856709                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 277866.540259                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2025                       # number of writebacks
system.l21.writebacks::total                     2025                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12827                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12842                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12827                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12842                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12827                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12842                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3221701                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2769797332                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2773019033                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3221701                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2769797332                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2773019033                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3221701                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2769797332                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2773019033                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.281912                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.282149                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.281912                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.282149                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.281912                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.282149                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 214780.066667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 215934.928822                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 215933.579894                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 214780.066667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 215934.928822                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 215933.579894                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 214780.066667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 215934.928822                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 215933.579894                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7623                       # number of replacements
system.l22.tagsinuse                     12287.988575                       # Cycle average of tags in use
system.l22.total_refs                          590624                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19911                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.663201                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          954.585792                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.221546                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3557.393346                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7764.787891                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.077684                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000913                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.289501                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.631900                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        42326                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  42326                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           24708                       # number of Writeback hits
system.l22.Writeback_hits::total                24708                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        42326                       # number of demand (read+write) hits
system.l22.demand_hits::total                   42326                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        42326                       # number of overall hits
system.l22.overall_hits::total                  42326                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7607                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7621                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7609                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7623                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7609                       # number of overall misses
system.l22.overall_misses::total                 7623                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3209553                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2090484423                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2093693976                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       548327                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       548327                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3209553                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2091032750                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2094242303                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3209553                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2091032750                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2094242303                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        49933                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              49947                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        24708                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            24708                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        49935                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               49949                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        49935                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              49949                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.152344                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.152582                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.152378                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.152616                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.152378                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.152616                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 229253.785714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 274810.624819                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 274726.935573                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 274163.500000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 274163.500000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 229253.785714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 274810.454725                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 274726.787748                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 229253.785714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 274810.454725                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 274726.787748                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5185                       # number of writebacks
system.l22.writebacks::total                     5185                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7607                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7621                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7609                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7623                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7609                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7623                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2342948                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1619334508                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1621677456                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       424727                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       424727                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2342948                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1619759235                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1622102183                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2342948                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1619759235                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1622102183                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.152344                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.152582                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.152378                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.152616                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.152378                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.152616                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 167353.428571                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 212874.261601                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 212790.638499                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 212363.500000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 212363.500000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 167353.428571                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 212874.127349                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 212790.526433                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 167353.428571                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 212874.127349                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 212790.526433                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996532                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011964827                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185669.172786                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996532                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11957178                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11957178                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11957178                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11957178                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11957178                       # number of overall hits
system.cpu0.icache.overall_hits::total       11957178                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4133096                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4133096                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4133096                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4133096                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4133096                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4133096                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11957194                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11957194                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11957194                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11957194                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11957194                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11957194                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 258318.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 258318.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 258318.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 258318.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 258318.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 258318.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3557754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3557754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3557754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3557754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3557754                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3557754                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 254125.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 254125.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 254125.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 254125.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 254125.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 254125.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38846                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168055749                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39102                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4297.881157                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.608230                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.391770                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904720                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095280                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9313873                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9313873                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16371650                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16371650                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16371650                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16371650                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117660                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117660                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117660                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117660                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117660                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13919094742                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13919094742                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13919094742                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13919094742                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13919094742                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13919094742                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9431533                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9431533                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16489310                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16489310                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16489310                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16489310                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012475                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012475                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007136                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007136                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007136                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007136                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 118299.292385                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 118299.292385                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 118299.292385                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 118299.292385                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 118299.292385                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 118299.292385                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu0.dcache.writebacks::total            10353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78814                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78814                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78814                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78814                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78814                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78814                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38846                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38846                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38846                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38846                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38846                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38846                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3551128139                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3551128139                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3551128139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3551128139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3551128139                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3551128139                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004119                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004119                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002356                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002356                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91415.541858                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91415.541858                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91415.541858                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91415.541858                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91415.541858                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91415.541858                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.935705                       # Cycle average of tags in use
system.cpu1.icache.total_refs               920640135                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1698598.035055                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.935705                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023935                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868487                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12370594                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12370594                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12370594                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12370594                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12370594                       # number of overall hits
system.cpu1.icache.overall_hits::total       12370594                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4878440                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4878440                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4878440                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4878440                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4878440                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4878440                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12370611                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12370611                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12370611                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12370611                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12370611                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12370611                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 286967.058824                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 286967.058824                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 286967.058824                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 286967.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 286967.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 286967.058824                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4275612                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4275612                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4275612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4275612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4275612                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4275612                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 285040.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 285040.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 285040.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 285040.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 285040.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 285040.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45500                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               226154182                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45756                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4942.612597                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.663587                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.336413                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830717                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169283                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17788453                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17788453                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3986662                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3986662                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9133                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9133                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9118                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9118                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21775115                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21775115                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21775115                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21775115                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       170242                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       170242                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       170242                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        170242                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       170242                       # number of overall misses
system.cpu1.dcache.overall_misses::total       170242                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  26311041655                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26311041655                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  26311041655                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26311041655                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  26311041655                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26311041655                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17958695                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17958695                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3986662                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3986662                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9118                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9118                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21945357                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21945357                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21945357                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21945357                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009480                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009480                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007758                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007758                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007758                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007758                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 154550.825619                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 154550.825619                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 154550.825619                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 154550.825619                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 154550.825619                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 154550.825619                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8807                       # number of writebacks
system.cpu1.dcache.writebacks::total             8807                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       124742                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       124742                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       124742                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       124742                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       124742                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       124742                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45500                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45500                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45500                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45500                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45500                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45500                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5798610491                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5798610491                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5798610491                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5798610491                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5798610491                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5798610491                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002073                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002073                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002073                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002073                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127441.988813                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 127441.988813                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 127441.988813                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 127441.988813                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 127441.988813                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 127441.988813                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.996438                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012505293                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2037233.989940                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996438                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796469                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12239906                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12239906                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12239906                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12239906                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12239906                       # number of overall hits
system.cpu2.icache.overall_hits::total       12239906                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4141517                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4141517                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4141517                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4141517                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4141517                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4141517                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12239923                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12239923                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12239923                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12239923                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12239923                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12239923                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 243618.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 243618.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 243618.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 243618.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 243618.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 243618.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3325753                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3325753                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3325753                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3325753                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3325753                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3325753                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 237553.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 237553.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 237553.785714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 237553.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 237553.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 237553.785714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 49935                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171579838                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 50191                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3418.537945                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.278990                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.721010                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911246                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088754                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8692902                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8692902                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6841455                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6841455                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16720                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16720                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15872                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15872                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15534357                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15534357                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15534357                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15534357                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       143874                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       143874                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3073                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3073                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       146947                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        146947                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       146947                       # number of overall misses
system.cpu2.dcache.overall_misses::total       146947                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17080247892                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17080247892                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    659892398                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    659892398                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17740140290                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17740140290                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17740140290                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17740140290                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8836776                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8836776                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6844528                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6844528                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15872                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15872                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15681304                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15681304                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15681304                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15681304                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016281                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016281                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000449                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000449                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009371                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009371                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009371                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009371                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 118716.709704                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 118716.709704                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 214738.821347                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 214738.821347                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 120724.753074                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 120724.753074                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 120724.753074                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120724.753074                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1510244                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 167804.888889                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24708                       # number of writebacks
system.cpu2.dcache.writebacks::total            24708                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        93941                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        93941                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3071                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3071                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        97012                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        97012                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        97012                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        97012                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        49933                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        49933                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        49935                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        49935                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        49935                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        49935                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4924027367                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4924027367                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       564927                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       564927                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4924592294                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4924592294                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4924592294                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4924592294                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005651                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005651                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003184                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003184                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003184                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003184                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 98612.688342                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98612.688342                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 282463.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 282463.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 98620.051948                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98620.051948                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 98620.051948                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98620.051948                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
