// Seed: 4184404654
module module_0 ();
  id_1 :
  assert property (@(negedge id_1) id_1)
  else begin : LABEL_0
    id_1 <= id_1 / id_1 - 1;
  end
endmodule
module module_1 ();
  wire id_2 = id_1;
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_2;
  assign id_1[1'b0] = 1;
  module_0 modCall_1 ();
  logic [7:0] id_2;
  assign id_1 = id_2;
  always @(negedge 1 or posedge (1));
  wire id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri id_13 = 1 == id_3;
  supply0 id_14 = 1'h0;
  wire id_15;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_16;
endmodule
