// Seed: 888238811
module module_0 (
    output tri0 id_0
);
  module_2();
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    output wire id_3,
    output wand id_4,
    input tri0 id_5
);
  always_latch begin
    id_7(.id_0(id_1), .id_1(1'd0 + id_2));
  end
  module_0(
      id_3
  );
endmodule
module module_2 ();
  reg  id_2 = id_2;
  reg  id_3;
  reg  id_4 = 1;
  wire id_5;
  always begin
    id_3 = id_4;
    id_1 <= 1'b0 - id_4;
    id_3 <= id_2;
  end
endmodule
