<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3477" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3477{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3477{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3477{left:547px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3477{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_3477{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3477{left:70px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t7_3477{left:70px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#t8_3477{left:70px;bottom:1025px;letter-spacing:-0.16px;word-spacing:-0.98px;}
#t9_3477{left:70px;bottom:1008px;letter-spacing:-0.18px;word-spacing:-0.55px;}
#ta_3477{left:70px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#tb_3477{left:70px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tc_3477{left:70px;bottom:907px;letter-spacing:0.16px;}
#td_3477{left:151px;bottom:907px;letter-spacing:0.22px;word-spacing:0.01px;}
#te_3477{left:70px;bottom:881px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#tf_3477{left:70px;bottom:865px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tg_3477{left:70px;bottom:840px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#th_3477{left:70px;bottom:823px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_3477{left:70px;bottom:807px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_3477{left:70px;bottom:782px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#tk_3477{left:252px;bottom:782px;}
#tl_3477{left:264px;bottom:782px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#tm_3477{left:537px;bottom:782px;}
#tn_3477{left:549px;bottom:782px;letter-spacing:-0.2px;word-spacing:-1.04px;}
#to_3477{left:70px;bottom:765px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_3477{left:70px;bottom:749px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_3477{left:70px;bottom:732px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tr_3477{left:70px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_3477{left:70px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#tt_3477{left:70px;bottom:674px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tu_3477{left:70px;bottom:649px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tv_3477{left:70px;bottom:632px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_3477{left:213px;bottom:318px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tx_3477{left:305px;bottom:318px;letter-spacing:0.14px;word-spacing:-0.04px;}
#ty_3477{left:538px;bottom:534px;letter-spacing:0.16px;}
#tz_3477{left:578px;bottom:510px;letter-spacing:0.16px;}
#t10_3477{left:593px;bottom:480px;letter-spacing:0.11px;}
#t11_3477{left:578px;bottom:438px;letter-spacing:0.16px;}
#t12_3477{left:538px;bottom:414px;letter-spacing:0.16px;}
#t13_3477{left:500px;bottom:438px;letter-spacing:0.16px;}
#t14_3477{left:486px;bottom:474px;letter-spacing:0.16px;}
#t15_3477{left:499px;bottom:511px;letter-spacing:0.16px;}
#t16_3477{left:377px;bottom:541px;letter-spacing:0.15px;}
#t17_3477{left:402px;bottom:474px;letter-spacing:0.15px;}
#t18_3477{left:207px;bottom:540px;letter-spacing:0.15px;}
#t19_3477{left:293px;bottom:578px;letter-spacing:0.1px;}
#t1a_3477{left:538px;bottom:579px;letter-spacing:0.1px;}
#t1b_3477{left:628px;bottom:541px;letter-spacing:0.1px;}
#t1c_3477{left:628px;bottom:414px;letter-spacing:0.15px;}
#t1d_3477{left:537px;bottom:476px;letter-spacing:0.14px;}
#t1e_3477{left:292px;bottom:480px;letter-spacing:0.14px;}
#t1f_3477{left:198px;bottom:584px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1g_3477{left:353px;bottom:583px;letter-spacing:0.11px;word-spacing:-0.05px;}
#t1h_3477{left:584px;bottom:588px;letter-spacing:0.1px;}
#t1i_3477{left:657px;bottom:432px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1j_3477{left:181px;bottom:380px;letter-spacing:0.1px;}
#t1k_3477{left:413px;bottom:385px;letter-spacing:0.11px;}
#t1l_3477{left:289px;bottom:533px;letter-spacing:0.16px;}
#t1m_3477{left:329px;bottom:509px;letter-spacing:0.16px;}
#t1n_3477{left:344px;bottom:483px;letter-spacing:0.11px;}
#t1o_3477{left:329px;bottom:437px;letter-spacing:0.16px;}
#t1p_3477{left:289px;bottom:414px;letter-spacing:0.16px;}
#t1q_3477{left:251px;bottom:437px;letter-spacing:0.16px;}
#t1r_3477{left:237px;bottom:474px;letter-spacing:0.16px;}
#t1s_3477{left:251px;bottom:510px;letter-spacing:0.16px;}
#t1t_3477{left:652px;bottom:476px;letter-spacing:0.1px;}
#t1u_3477{left:220px;bottom:362px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t1v_3477{left:220px;bottom:348px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t1w_3477{left:293px;bottom:522px;letter-spacing:0.11px;}
#t1x_3477{left:594px;bottom:468px;letter-spacing:0.08px;}
#t1y_3477{left:345px;bottom:472px;letter-spacing:0.11px;}
#t1z_3477{left:540px;bottom:522px;letter-spacing:0.08px;}

.s1_3477{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3477{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3477{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3477{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3477{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3477{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s7_3477{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3477" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3477Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3477" style="-webkit-user-select: none;"><object width="935" height="1210" data="3477/3477.svg" type="image/svg+xml" id="pdf3477" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3477" class="t s1_3477">Vol. 3A </span><span id="t2_3477" class="t s1_3477">13-5 </span>
<span id="t3_3477" class="t s2_3477">INTEL® MMX™ TECHNOLOGY SYSTEM PROGRAMMING </span>
<span id="t4_3477" class="t s3_3477">13.5.1 </span><span id="t5_3477" class="t s3_3477">Effect of MMX Instructions on Pending x87 Floating-Point Exceptions </span>
<span id="t6_3477" class="t s4_3477">If an x87 FPU floating-point exception is pending and the processor encounters an MMX instruction, the processor </span>
<span id="t7_3477" class="t s4_3477">generates a x87 FPU floating-point error (#MF) prior to executing the MMX instruction, to allow the pending excep- </span>
<span id="t8_3477" class="t s4_3477">tion to be handled by the x87 FPU floating-point error exception handler. While this exception handler is executing, </span>
<span id="t9_3477" class="t s4_3477">the x87 FPU state is maintained and is visible to the handler. Upon returning from the exception handler, the MMX </span>
<span id="ta_3477" class="t s4_3477">instruction is executed, which will alter the x87 FPU state, as described in Section 13.2, “The MMX State and MMX </span>
<span id="tb_3477" class="t s4_3477">Register Aliasing.” </span>
<span id="tc_3477" class="t s5_3477">13.6 </span><span id="td_3477" class="t s5_3477">DEBUGGING MMX CODE </span>
<span id="te_3477" class="t s4_3477">The debug facilities operate in the same manner when executing MMX instructions as when executing other IA-32 </span>
<span id="tf_3477" class="t s4_3477">or Intel 64 architecture instructions. </span>
<span id="tg_3477" class="t s4_3477">To correctly interpret the contents of the MMX or x87 FPU registers from the FSAVE/FNSAVE or FXSAVE image in </span>
<span id="th_3477" class="t s4_3477">memory, a debugger needs to take account of the relationship between the x87 FPU register’s logical locations </span>
<span id="ti_3477" class="t s4_3477">relative to TOS and the MMX register’s physical locations. </span>
<span id="tj_3477" class="t s4_3477">In the x87 FPU context, ST</span><span id="tk_3477" class="t s6_3477">n </span><span id="tl_3477" class="t s4_3477">refers to an x87 FPU register at location </span><span id="tm_3477" class="t s6_3477">n </span><span id="tn_3477" class="t s4_3477">relative to the TOS. However, the tags in the </span>
<span id="to_3477" class="t s4_3477">x87 FPU tag word are associated with the physical locations of the x87 FPU registers (R0 through R7). The MMX </span>
<span id="tp_3477" class="t s4_3477">registers always refer to the physical locations of the registers (with MM0 through MM7 being mapped to R0 </span>
<span id="tq_3477" class="t s4_3477">through R7). Figure 13-2 shows this relationship. Here, the inner circle refers to the physical location of the x87 </span>
<span id="tr_3477" class="t s4_3477">FPU and MMX registers. The outer circle refers to the x87 FPU register’s relative location to the current TOS. </span>
<span id="ts_3477" class="t s4_3477">When the TOS equals 0 (case A in Figure 13-2), ST0 points to the physical location R0 on the floating-point stack. </span>
<span id="tt_3477" class="t s4_3477">MM0 maps to ST0, MM1 maps to ST1, and so on. </span>
<span id="tu_3477" class="t s4_3477">When the TOS equals 2 (case B in Figure 13-2), ST0 points to the physical location R2. MM0 maps to ST6, MM1 </span>
<span id="tv_3477" class="t s4_3477">maps to ST7, MM2 maps to ST0, and so on. </span>
<span id="tw_3477" class="t s7_3477">Figure 13-2. </span><span id="tx_3477" class="t s7_3477">Mapping of MMX Registers to x87 FPU Data Register Stack </span>
<span id="ty_3477" class="t s1_3477">MM0 </span>
<span id="tz_3477" class="t s1_3477">MM1 </span>
<span id="t10_3477" class="t s1_3477">MM2 </span>
<span id="t11_3477" class="t s1_3477">MM3 </span>
<span id="t12_3477" class="t s1_3477">MM4 </span>
<span id="t13_3477" class="t s1_3477">MM5 </span>
<span id="t14_3477" class="t s1_3477">MM6 </span>
<span id="t15_3477" class="t s1_3477">MM7 </span>
<span id="t16_3477" class="t s1_3477">ST1 </span>
<span id="t17_3477" class="t s1_3477">ST2 </span>
<span id="t18_3477" class="t s1_3477">ST7 </span>
<span id="t19_3477" class="t s1_3477">ST0 </span><span id="t1a_3477" class="t s1_3477">ST6 </span>
<span id="t1b_3477" class="t s1_3477">ST7 </span>
<span id="t1c_3477" class="t s1_3477">ST1 </span>
<span id="t1d_3477" class="t s1_3477">TOS </span>
<span id="t1e_3477" class="t s1_3477">TOS </span>
<span id="t1f_3477" class="t s1_3477">x87 FPU “push” </span><span id="t1g_3477" class="t s1_3477">x87 FPU “pop” </span>
<span id="t1h_3477" class="t s1_3477">x87 FPU “push” </span>
<span id="t1i_3477" class="t s1_3477">x87 FPU “pop” </span>
<span id="t1j_3477" class="t s1_3477">Case A: TOS=0 </span>
<span id="t1k_3477" class="t s1_3477">Case B: TOS=2 </span>
<span id="t1l_3477" class="t s1_3477">MM0 </span>
<span id="t1m_3477" class="t s1_3477">MM1 </span>
<span id="t1n_3477" class="t s1_3477">MM2 </span>
<span id="t1o_3477" class="t s1_3477">MM3 </span>
<span id="t1p_3477" class="t s1_3477">MM4 </span>
<span id="t1q_3477" class="t s1_3477">MM5 </span>
<span id="t1r_3477" class="t s1_3477">MM6 </span>
<span id="t1s_3477" class="t s1_3477">MM7 </span>
<span id="t1t_3477" class="t s1_3477">ST0 </span>
<span id="t1u_3477" class="t s1_3477">Outer circle = x87 FPU data register’s logical location relative to TOS </span>
<span id="t1v_3477" class="t s1_3477">Inner circle = x87 FPU tags = MMX register’s location = FP register’s physical location </span>
<span id="t1w_3477" class="t s1_3477">(R0) </span>
<span id="t1x_3477" class="t s1_3477">(R2) </span>
<span id="t1y_3477" class="t s1_3477">(R2) </span>
<span id="t1z_3477" class="t s1_3477">(R0) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
