Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Aug  7 11:19:28 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file kernel_jacobi_2d_imper_timing_summary_routed.rpt -pb kernel_jacobi_2d_imper_timing_summary_routed.pb -rpx kernel_jacobi_2d_imper_timing_summary_routed.rpx -warn_on_violation
| Design       : kernel_jacobi_2d_imper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 132 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.984        0.000                      0                 1907        0.081        0.000                      0                 1907        4.600        0.000                       0                  1060  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.984        0.000                      0                 1907        0.081        0.000                      0                 1907        4.600        0.000                       0                  1060  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 6.707ns (86.429%)  route 1.053ns (13.571%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.672     0.672    kernel_jacobi_2d_cud_U2/ap_clk
    SLICE_X62Y87         FDRE                                         r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.004     1.958    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[5]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.521     5.479 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PCOUT[47]
                         net (fo=1, routed)           0.050     5.528    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP_0[47]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452     6.980 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     6.980    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP_0[47]
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.452     8.432 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[0]
                         net (fo=1, routed)           0.000     8.432    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP_0[0]
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.638    10.638    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.187     9.416    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 6.707ns (86.429%)  route 1.053ns (13.571%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.672     0.672    kernel_jacobi_2d_cud_U2/ap_clk
    SLICE_X62Y87         FDRE                                         r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.004     1.958    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[5]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.521     5.479 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PCOUT[47]
                         net (fo=1, routed)           0.050     5.528    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP_0[47]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452     6.980 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     6.980    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP_0[47]
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.452     8.432 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[10]
                         net (fo=1, routed)           0.000     8.432    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP_0[10]
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.638    10.638    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.187     9.416    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 6.707ns (86.429%)  route 1.053ns (13.571%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.672     0.672    kernel_jacobi_2d_cud_U2/ap_clk
    SLICE_X62Y87         FDRE                                         r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.004     1.958    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[5]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.521     5.479 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PCOUT[47]
                         net (fo=1, routed)           0.050     5.528    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP_0[47]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452     6.980 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     6.980    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP_0[47]
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.452     8.432 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[11]
                         net (fo=1, routed)           0.000     8.432    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP_0[11]
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.638    10.638    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.187     9.416    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 6.707ns (86.429%)  route 1.053ns (13.571%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.672     0.672    kernel_jacobi_2d_cud_U2/ap_clk
    SLICE_X62Y87         FDRE                                         r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.004     1.958    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[5]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.521     5.479 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PCOUT[47]
                         net (fo=1, routed)           0.050     5.528    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP_0[47]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452     6.980 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     6.980    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP_0[47]
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.452     8.432 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[12]
                         net (fo=1, routed)           0.000     8.432    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP_0[12]
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.638    10.638    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.187     9.416    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 6.707ns (86.429%)  route 1.053ns (13.571%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.672     0.672    kernel_jacobi_2d_cud_U2/ap_clk
    SLICE_X62Y87         FDRE                                         r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.004     1.958    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[5]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.521     5.479 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PCOUT[47]
                         net (fo=1, routed)           0.050     5.528    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP_0[47]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452     6.980 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     6.980    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP_0[47]
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.452     8.432 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[13]
                         net (fo=1, routed)           0.000     8.432    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP_0[13]
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.638    10.638    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.187     9.416    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 6.707ns (86.429%)  route 1.053ns (13.571%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.672     0.672    kernel_jacobi_2d_cud_U2/ap_clk
    SLICE_X62Y87         FDRE                                         r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.004     1.958    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[5]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.521     5.479 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PCOUT[47]
                         net (fo=1, routed)           0.050     5.528    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP_0[47]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452     6.980 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     6.980    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP_0[47]
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.452     8.432 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[14]
                         net (fo=1, routed)           0.000     8.432    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP_0[14]
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.638    10.638    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.187     9.416    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 6.707ns (86.429%)  route 1.053ns (13.571%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.672     0.672    kernel_jacobi_2d_cud_U2/ap_clk
    SLICE_X62Y87         FDRE                                         r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.004     1.958    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[5]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.521     5.479 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PCOUT[47]
                         net (fo=1, routed)           0.050     5.528    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP_0[47]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452     6.980 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     6.980    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP_0[47]
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.452     8.432 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[15]
                         net (fo=1, routed)           0.000     8.432    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP_0[15]
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.638    10.638    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.187     9.416    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 6.707ns (86.429%)  route 1.053ns (13.571%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.672     0.672    kernel_jacobi_2d_cud_U2/ap_clk
    SLICE_X62Y87         FDRE                                         r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.004     1.958    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[5]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.521     5.479 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PCOUT[47]
                         net (fo=1, routed)           0.050     5.528    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP_0[47]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452     6.980 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     6.980    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP_0[47]
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.452     8.432 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[16]
                         net (fo=1, routed)           0.000     8.432    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP_0[16]
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.638    10.638    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.187     9.416    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 6.707ns (86.429%)  route 1.053ns (13.571%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.672     0.672    kernel_jacobi_2d_cud_U2/ap_clk
    SLICE_X62Y87         FDRE                                         r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.004     1.958    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[5]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.521     5.479 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PCOUT[47]
                         net (fo=1, routed)           0.050     5.528    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP_0[47]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452     6.980 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     6.980    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP_0[47]
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.452     8.432 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[17]
                         net (fo=1, routed)           0.000     8.432    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP_0[17]
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.638    10.638    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.187     9.416    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 6.707ns (86.429%)  route 1.053ns (13.571%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.672     0.672    kernel_jacobi_2d_cud_U2/ap_clk
    SLICE_X62Y87         FDRE                                         r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.282     0.954 r  kernel_jacobi_2d_cud_U2/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           1.004     1.958    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[5]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.521     5.479 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PCOUT[47]
                         net (fo=1, routed)           0.050     5.528    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP_0[47]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452     6.980 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     6.980    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP_0[47]
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.452     8.432 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[18]
                         net (fo=1, routed)           0.000     8.432    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP_0[18]
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.638    10.638    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
    DSP48_X3Y32          DSP48E1                                      r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.187     9.416    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  0.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 A_load_1_reg_451_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_bkb_U1/din1_buf1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.283     0.283    ap_clk
    SLICE_X65Y93         FDRE                                         r  A_load_1_reg_451_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  A_load_1_reg_451_reg[28]/Q
                         net (fo=1, routed)           0.055     0.439    kernel_jacobi_2d_bkb_U1/A_load_1_reg_451_reg[63][28]
    SLICE_X64Y93         LUT5 (Prop_lut5_I4_O)        0.028     0.467 r  kernel_jacobi_2d_bkb_U1/din1_buf1[28]_i_1/O
                         net (fo=1, routed)           0.000     0.467    kernel_jacobi_2d_bkb_U1/din1[28]
    SLICE_X64Y93         FDRE                                         r  kernel_jacobi_2d_bkb_U1/din1_buf1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.298     0.298    kernel_jacobi_2d_bkb_U1/ap_clk
    SLICE_X64Y93         FDRE                                         r  kernel_jacobi_2d_bkb_U1/din1_buf1_reg[28]/C
                         clock pessimism              0.000     0.298    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.087     0.385    kernel_jacobi_2d_bkb_U1/din1_buf1_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 reg_182_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_bkb_U1/din1_buf1_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.503%)  route 0.067ns (34.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.283     0.283    ap_clk
    SLICE_X63Y99         FDRE                                         r  reg_182_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  reg_182_reg[51]/Q
                         net (fo=2, routed)           0.067     0.451    kernel_jacobi_2d_bkb_U1/reg_182_reg[63][51]
    SLICE_X62Y99         LUT5 (Prop_lut5_I3_O)        0.028     0.479 r  kernel_jacobi_2d_bkb_U1/din1_buf1[51]_i_1/O
                         net (fo=1, routed)           0.000     0.479    kernel_jacobi_2d_bkb_U1/din1[51]
    SLICE_X62Y99         FDRE                                         r  kernel_jacobi_2d_bkb_U1/din1_buf1_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.298     0.298    kernel_jacobi_2d_bkb_U1/ap_clk
    SLICE_X62Y99         FDRE                                         r  kernel_jacobi_2d_bkb_U1/din1_buf1_reg[51]/C
                         clock pessimism              0.000     0.298    
    SLICE_X62Y99         FDRE (Hold_fdre_C_D)         0.087     0.385    kernel_jacobi_2d_bkb_U1/din1_buf1_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 kernel_jacobi_2d_bkb_U1/din1_buf1_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.283     0.283    kernel_jacobi_2d_bkb_U1/ap_clk
    SLICE_X65Y99         FDRE                                         r  kernel_jacobi_2d_bkb_U1/din1_buf1_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_2d_bkb_U1/din1_buf1_reg[63]/Q
                         net (fo=2, routed)           0.055     0.438    kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_SIGN_DELAY/i_pipe/s_axis_b_tdata[0]
    SLICE_X65Y99         FDRE                                         r  kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.298     0.298    kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_SIGN_DELAY/i_pipe/aclk
    SLICE_X65Y99         FDRE                                         r  kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.044     0.342    kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 kernel_jacobi_2d_bkb_U1/din0_buf1_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.989%)  route 0.067ns (40.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.283     0.283    kernel_jacobi_2d_bkb_U1/ap_clk
    SLICE_X65Y99         FDRE                                         r  kernel_jacobi_2d_bkb_U1/din0_buf1_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_2d_bkb_U1/din0_buf1_reg[63]/Q
                         net (fo=2, routed)           0.067     0.450    kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_SIGN_DELAY/i_pipe/s_axis_a_tdata[0]
    SLICE_X65Y99         FDRE                                         r  kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.298     0.298    kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_SIGN_DELAY/i_pipe/aclk
    SLICE_X65Y99         FDRE                                         r  kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.047     0.345    kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 A_load_1_reg_451_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_bkb_U1/din1_buf1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.283     0.283    ap_clk
    SLICE_X63Y101        FDRE                                         r  A_load_1_reg_451_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  A_load_1_reg_451_reg[56]/Q
                         net (fo=1, routed)           0.081     0.465    kernel_jacobi_2d_bkb_U1/A_load_1_reg_451_reg[63][56]
    SLICE_X62Y101        LUT5 (Prop_lut5_I4_O)        0.028     0.493 r  kernel_jacobi_2d_bkb_U1/din1_buf1[56]_i_1/O
                         net (fo=1, routed)           0.000     0.493    kernel_jacobi_2d_bkb_U1/din1[56]
    SLICE_X62Y101        FDRE                                         r  kernel_jacobi_2d_bkb_U1/din1_buf1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.298     0.298    kernel_jacobi_2d_bkb_U1/ap_clk
    SLICE_X62Y101        FDRE                                         r  kernel_jacobi_2d_bkb_U1/din1_buf1_reg[56]/C
                         clock pessimism              0.000     0.298    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.087     0.385    kernel_jacobi_2d_bkb_U1/din1_buf1_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 A_load_1_reg_451_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_bkb_U1/din1_buf1_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.411%)  route 0.056ns (30.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.283     0.283    ap_clk
    SLICE_X61Y103        FDRE                                         r  A_load_1_reg_451_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  A_load_1_reg_451_reg[62]/Q
                         net (fo=1, routed)           0.056     0.440    kernel_jacobi_2d_bkb_U1/A_load_1_reg_451_reg[63][62]
    SLICE_X60Y103        LUT5 (Prop_lut5_I4_O)        0.028     0.468 r  kernel_jacobi_2d_bkb_U1/din1_buf1[62]_i_1/O
                         net (fo=1, routed)           0.000     0.468    kernel_jacobi_2d_bkb_U1/din1[62]
    SLICE_X60Y103        FDRE                                         r  kernel_jacobi_2d_bkb_U1/din1_buf1_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.298     0.298    kernel_jacobi_2d_bkb_U1/ap_clk
    SLICE_X60Y103        FDRE                                         r  kernel_jacobi_2d_bkb_U1/din1_buf1_reg[62]/C
                         clock pessimism              0.000     0.298    
    SLICE_X60Y103        FDRE (Hold_fdre_C_D)         0.061     0.359    kernel_jacobi_2d_bkb_U1/din1_buf1_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 kernel_jacobi_2d_bkb_U1/din1_buf1_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.100ns (59.547%)  route 0.068ns (40.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.283     0.283    kernel_jacobi_2d_bkb_U1/ap_clk
    SLICE_X60Y103        FDRE                                         r  kernel_jacobi_2d_bkb_U1/din1_buf1_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_2d_bkb_U1/din1_buf1_reg[60]/Q
                         net (fo=8, routed)           0.068     0.451    kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/s_axis_b_tdata[8]
    SLICE_X60Y103        FDRE                                         r  kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.298     0.298    kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X60Y103        FDRE                                         r  kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.000     0.298    
    SLICE_X60Y103        FDRE (Hold_fdre_C_D)         0.044     0.342    kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 A_load_1_reg_451_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_bkb_U1/din1_buf1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.583%)  route 0.083ns (39.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.283     0.283    ap_clk
    SLICE_X65Y93         FDRE                                         r  A_load_1_reg_451_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  A_load_1_reg_451_reg[26]/Q
                         net (fo=1, routed)           0.083     0.467    kernel_jacobi_2d_bkb_U1/A_load_1_reg_451_reg[63][26]
    SLICE_X64Y93         LUT5 (Prop_lut5_I4_O)        0.028     0.495 r  kernel_jacobi_2d_bkb_U1/din1_buf1[26]_i_1/O
                         net (fo=1, routed)           0.000     0.495    kernel_jacobi_2d_bkb_U1/din1[26]
    SLICE_X64Y93         FDRE                                         r  kernel_jacobi_2d_bkb_U1/din1_buf1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.298     0.298    kernel_jacobi_2d_bkb_U1/ap_clk
    SLICE_X64Y93         FDRE                                         r  kernel_jacobi_2d_bkb_U1/din1_buf1_reg[26]/C
                         clock pessimism              0.000     0.298    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.087     0.385    kernel_jacobi_2d_bkb_U1/din1_buf1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 t_1_reg_383_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_reg_117_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.539%)  route 0.057ns (36.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.283     0.283    ap_clk
    SLICE_X81Y89         FDRE                                         r  t_1_reg_383_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  t_1_reg_383_reg[0]/Q
                         net (fo=1, routed)           0.057     0.441    t_1_reg_383[0]
    SLICE_X80Y89         FDRE                                         r  t_reg_117_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.298     0.298    ap_clk
    SLICE_X80Y89         FDRE                                         r  t_reg_117_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X80Y89         FDRE (Hold_fdre_C_D)         0.032     0.330    t_reg_117_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.283     0.283    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/aclk
    SLICE_X58Y107        FDRE                                         r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.055     0.456    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/first_q
    SLICE_X58Y107        FDRE                                         r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1069, unset)         0.298     0.298    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/aclk
    SLICE_X58Y107        FDRE                                         r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X58Y107        FDRE (Hold_fdre_C_D)         0.042     0.340    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.124         10.000      6.876      DSP48_X3Y37    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X3Y32    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X4Y34    tmp_4_reg_408_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X3Y38    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X4Y35    tmp_6_reg_484_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X4Y36    tmp_1_reg_391_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X4Y37    tmp_2_reg_403_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X2Y38    kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X66Y100  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X66Y94   kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X66Y100  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X66Y94   kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X66Y94   kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X66Y100  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X64Y88   A_load_1_reg_451_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X64Y88   A_load_1_reg_451_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X64Y96   A_load_1_reg_451_reg[43]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X64Y96   A_load_1_reg_451_reg[48]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X64Y97   A_load_1_reg_451_reg[50]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X66Y104  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[24]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X74Y90   tmp_9_reg_426_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X74Y92   tmp_9_reg_426_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X74Y92   tmp_9_reg_426_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X74Y93   tmp_9_reg_426_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X74Y93   tmp_9_reg_426_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X74Y93   tmp_9_reg_426_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X74Y93   tmp_9_reg_426_reg[15]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X52Y96   kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_0/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X52Y96   kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_0/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X52Y96   kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_0/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C



