
3300Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c904  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0006a6b8  0800caf0  0800caf0  0001caf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080771a8  080771a8  000900b4  2**0
                  CONTENTS
  4 .ARM          00000008  080771a8  080771a8  000871a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080771b0  080771b0  000900b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080771b0  080771b0  000871b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080771b4  080771b4  000871b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  080771b8  00090000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b38  200000b4  0807726c  000900b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bec  0807726c  00090bec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000900b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001742f  00000000  00000000  000900dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b44  00000000  00000000  000a750c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001778  00000000  00000000  000ac050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001410  00000000  00000000  000ad7c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cf83  00000000  00000000  000aebd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d270  00000000  00000000  000cbb5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ad20  00000000  00000000  000e8dcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00173aeb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000645c  00000000  00000000  00173b3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200000b4 	.word	0x200000b4
 8000204:	00000000 	.word	0x00000000
 8000208:	0800cad4 	.word	0x0800cad4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200000b8 	.word	0x200000b8
 8000224:	0800cad4 	.word	0x0800cad4

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_d2iz>:
 8000ae4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aec:	d215      	bcs.n	8000b1a <__aeabi_d2iz+0x36>
 8000aee:	d511      	bpl.n	8000b14 <__aeabi_d2iz+0x30>
 8000af0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000af4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af8:	d912      	bls.n	8000b20 <__aeabi_d2iz+0x3c>
 8000afa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000afe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b02:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b06:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b0e:	bf18      	it	ne
 8000b10:	4240      	negne	r0, r0
 8000b12:	4770      	bx	lr
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b1e:	d105      	bne.n	8000b2c <__aeabi_d2iz+0x48>
 8000b20:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b24:	bf08      	it	eq
 8000b26:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b2a:	4770      	bx	lr
 8000b2c:	f04f 0000 	mov.w	r0, #0
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop

08000b34 <__aeabi_d2uiz>:
 8000b34:	004a      	lsls	r2, r1, #1
 8000b36:	d211      	bcs.n	8000b5c <__aeabi_d2uiz+0x28>
 8000b38:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b3c:	d211      	bcs.n	8000b62 <__aeabi_d2uiz+0x2e>
 8000b3e:	d50d      	bpl.n	8000b5c <__aeabi_d2uiz+0x28>
 8000b40:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b48:	d40e      	bmi.n	8000b68 <__aeabi_d2uiz+0x34>
 8000b4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b56:	fa23 f002 	lsr.w	r0, r3, r2
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d102      	bne.n	8000b6e <__aeabi_d2uiz+0x3a>
 8000b68:	f04f 30ff 	mov.w	r0, #4294967295
 8000b6c:	4770      	bx	lr
 8000b6e:	f04f 0000 	mov.w	r0, #0
 8000b72:	4770      	bx	lr

08000b74 <__aeabi_uldivmod>:
 8000b74:	b953      	cbnz	r3, 8000b8c <__aeabi_uldivmod+0x18>
 8000b76:	b94a      	cbnz	r2, 8000b8c <__aeabi_uldivmod+0x18>
 8000b78:	2900      	cmp	r1, #0
 8000b7a:	bf08      	it	eq
 8000b7c:	2800      	cmpeq	r0, #0
 8000b7e:	bf1c      	itt	ne
 8000b80:	f04f 31ff 	movne.w	r1, #4294967295
 8000b84:	f04f 30ff 	movne.w	r0, #4294967295
 8000b88:	f000 b976 	b.w	8000e78 <__aeabi_idiv0>
 8000b8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b94:	f000 f806 	bl	8000ba4 <__udivmoddi4>
 8000b98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba0:	b004      	add	sp, #16
 8000ba2:	4770      	bx	lr

08000ba4 <__udivmoddi4>:
 8000ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba8:	9e08      	ldr	r6, [sp, #32]
 8000baa:	460d      	mov	r5, r1
 8000bac:	4604      	mov	r4, r0
 8000bae:	4688      	mov	r8, r1
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d14d      	bne.n	8000c50 <__udivmoddi4+0xac>
 8000bb4:	428a      	cmp	r2, r1
 8000bb6:	4694      	mov	ip, r2
 8000bb8:	d968      	bls.n	8000c8c <__udivmoddi4+0xe8>
 8000bba:	fab2 f282 	clz	r2, r2
 8000bbe:	b152      	cbz	r2, 8000bd6 <__udivmoddi4+0x32>
 8000bc0:	fa01 f302 	lsl.w	r3, r1, r2
 8000bc4:	f1c2 0120 	rsb	r1, r2, #32
 8000bc8:	fa20 f101 	lsr.w	r1, r0, r1
 8000bcc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bd0:	ea41 0803 	orr.w	r8, r1, r3
 8000bd4:	4094      	lsls	r4, r2
 8000bd6:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000bda:	fbb8 f7f1 	udiv	r7, r8, r1
 8000bde:	fa1f fe8c 	uxth.w	lr, ip
 8000be2:	fb01 8817 	mls	r8, r1, r7, r8
 8000be6:	fb07 f00e 	mul.w	r0, r7, lr
 8000bea:	0c23      	lsrs	r3, r4, #16
 8000bec:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bf0:	4298      	cmp	r0, r3
 8000bf2:	d90a      	bls.n	8000c0a <__udivmoddi4+0x66>
 8000bf4:	eb1c 0303 	adds.w	r3, ip, r3
 8000bf8:	f107 35ff 	add.w	r5, r7, #4294967295
 8000bfc:	f080 811e 	bcs.w	8000e3c <__udivmoddi4+0x298>
 8000c00:	4298      	cmp	r0, r3
 8000c02:	f240 811b 	bls.w	8000e3c <__udivmoddi4+0x298>
 8000c06:	3f02      	subs	r7, #2
 8000c08:	4463      	add	r3, ip
 8000c0a:	1a1b      	subs	r3, r3, r0
 8000c0c:	fbb3 f0f1 	udiv	r0, r3, r1
 8000c10:	fb01 3310 	mls	r3, r1, r0, r3
 8000c14:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c18:	b2a4      	uxth	r4, r4
 8000c1a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c1e:	45a6      	cmp	lr, r4
 8000c20:	d90a      	bls.n	8000c38 <__udivmoddi4+0x94>
 8000c22:	eb1c 0404 	adds.w	r4, ip, r4
 8000c26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c2a:	f080 8109 	bcs.w	8000e40 <__udivmoddi4+0x29c>
 8000c2e:	45a6      	cmp	lr, r4
 8000c30:	f240 8106 	bls.w	8000e40 <__udivmoddi4+0x29c>
 8000c34:	4464      	add	r4, ip
 8000c36:	3802      	subs	r0, #2
 8000c38:	2100      	movs	r1, #0
 8000c3a:	eba4 040e 	sub.w	r4, r4, lr
 8000c3e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c42:	b11e      	cbz	r6, 8000c4c <__udivmoddi4+0xa8>
 8000c44:	2300      	movs	r3, #0
 8000c46:	40d4      	lsrs	r4, r2
 8000c48:	e9c6 4300 	strd	r4, r3, [r6]
 8000c4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c50:	428b      	cmp	r3, r1
 8000c52:	d908      	bls.n	8000c66 <__udivmoddi4+0xc2>
 8000c54:	2e00      	cmp	r6, #0
 8000c56:	f000 80ee 	beq.w	8000e36 <__udivmoddi4+0x292>
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c60:	4608      	mov	r0, r1
 8000c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c66:	fab3 f183 	clz	r1, r3
 8000c6a:	2900      	cmp	r1, #0
 8000c6c:	d14a      	bne.n	8000d04 <__udivmoddi4+0x160>
 8000c6e:	42ab      	cmp	r3, r5
 8000c70:	d302      	bcc.n	8000c78 <__udivmoddi4+0xd4>
 8000c72:	4282      	cmp	r2, r0
 8000c74:	f200 80fc 	bhi.w	8000e70 <__udivmoddi4+0x2cc>
 8000c78:	1a84      	subs	r4, r0, r2
 8000c7a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c7e:	2001      	movs	r0, #1
 8000c80:	4698      	mov	r8, r3
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	d0e2      	beq.n	8000c4c <__udivmoddi4+0xa8>
 8000c86:	e9c6 4800 	strd	r4, r8, [r6]
 8000c8a:	e7df      	b.n	8000c4c <__udivmoddi4+0xa8>
 8000c8c:	b902      	cbnz	r2, 8000c90 <__udivmoddi4+0xec>
 8000c8e:	deff      	udf	#255	; 0xff
 8000c90:	fab2 f282 	clz	r2, r2
 8000c94:	2a00      	cmp	r2, #0
 8000c96:	f040 8091 	bne.w	8000dbc <__udivmoddi4+0x218>
 8000c9a:	eba1 000c 	sub.w	r0, r1, ip
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ca4:	fa1f fe8c 	uxth.w	lr, ip
 8000ca8:	fbb0 f3f7 	udiv	r3, r0, r7
 8000cac:	fb07 0013 	mls	r0, r7, r3, r0
 8000cb0:	0c25      	lsrs	r5, r4, #16
 8000cb2:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000cb6:	fb0e f003 	mul.w	r0, lr, r3
 8000cba:	42a8      	cmp	r0, r5
 8000cbc:	d908      	bls.n	8000cd0 <__udivmoddi4+0x12c>
 8000cbe:	eb1c 0505 	adds.w	r5, ip, r5
 8000cc2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cc6:	d202      	bcs.n	8000cce <__udivmoddi4+0x12a>
 8000cc8:	42a8      	cmp	r0, r5
 8000cca:	f200 80ce 	bhi.w	8000e6a <__udivmoddi4+0x2c6>
 8000cce:	4643      	mov	r3, r8
 8000cd0:	1a2d      	subs	r5, r5, r0
 8000cd2:	fbb5 f0f7 	udiv	r0, r5, r7
 8000cd6:	fb07 5510 	mls	r5, r7, r0, r5
 8000cda:	fb0e fe00 	mul.w	lr, lr, r0
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ce4:	45a6      	cmp	lr, r4
 8000ce6:	d908      	bls.n	8000cfa <__udivmoddi4+0x156>
 8000ce8:	eb1c 0404 	adds.w	r4, ip, r4
 8000cec:	f100 35ff 	add.w	r5, r0, #4294967295
 8000cf0:	d202      	bcs.n	8000cf8 <__udivmoddi4+0x154>
 8000cf2:	45a6      	cmp	lr, r4
 8000cf4:	f200 80b6 	bhi.w	8000e64 <__udivmoddi4+0x2c0>
 8000cf8:	4628      	mov	r0, r5
 8000cfa:	eba4 040e 	sub.w	r4, r4, lr
 8000cfe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d02:	e79e      	b.n	8000c42 <__udivmoddi4+0x9e>
 8000d04:	f1c1 0720 	rsb	r7, r1, #32
 8000d08:	408b      	lsls	r3, r1
 8000d0a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d0e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d12:	fa25 fa07 	lsr.w	sl, r5, r7
 8000d16:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d1a:	fbba f8f9 	udiv	r8, sl, r9
 8000d1e:	fa20 f307 	lsr.w	r3, r0, r7
 8000d22:	fb09 aa18 	mls	sl, r9, r8, sl
 8000d26:	408d      	lsls	r5, r1
 8000d28:	fa1f fe8c 	uxth.w	lr, ip
 8000d2c:	431d      	orrs	r5, r3
 8000d2e:	fa00 f301 	lsl.w	r3, r0, r1
 8000d32:	fb08 f00e 	mul.w	r0, r8, lr
 8000d36:	0c2c      	lsrs	r4, r5, #16
 8000d38:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000d3c:	42a0      	cmp	r0, r4
 8000d3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d42:	d90b      	bls.n	8000d5c <__udivmoddi4+0x1b8>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d4c:	f080 8088 	bcs.w	8000e60 <__udivmoddi4+0x2bc>
 8000d50:	42a0      	cmp	r0, r4
 8000d52:	f240 8085 	bls.w	8000e60 <__udivmoddi4+0x2bc>
 8000d56:	f1a8 0802 	sub.w	r8, r8, #2
 8000d5a:	4464      	add	r4, ip
 8000d5c:	1a24      	subs	r4, r4, r0
 8000d5e:	fbb4 f0f9 	udiv	r0, r4, r9
 8000d62:	fb09 4410 	mls	r4, r9, r0, r4
 8000d66:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d6a:	b2ad      	uxth	r5, r5
 8000d6c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d70:	45a6      	cmp	lr, r4
 8000d72:	d908      	bls.n	8000d86 <__udivmoddi4+0x1e2>
 8000d74:	eb1c 0404 	adds.w	r4, ip, r4
 8000d78:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d7c:	d26c      	bcs.n	8000e58 <__udivmoddi4+0x2b4>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	d96a      	bls.n	8000e58 <__udivmoddi4+0x2b4>
 8000d82:	3802      	subs	r0, #2
 8000d84:	4464      	add	r4, ip
 8000d86:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d8a:	fba0 9502 	umull	r9, r5, r0, r2
 8000d8e:	eba4 040e 	sub.w	r4, r4, lr
 8000d92:	42ac      	cmp	r4, r5
 8000d94:	46c8      	mov	r8, r9
 8000d96:	46ae      	mov	lr, r5
 8000d98:	d356      	bcc.n	8000e48 <__udivmoddi4+0x2a4>
 8000d9a:	d053      	beq.n	8000e44 <__udivmoddi4+0x2a0>
 8000d9c:	2e00      	cmp	r6, #0
 8000d9e:	d069      	beq.n	8000e74 <__udivmoddi4+0x2d0>
 8000da0:	ebb3 0208 	subs.w	r2, r3, r8
 8000da4:	eb64 040e 	sbc.w	r4, r4, lr
 8000da8:	fa22 f301 	lsr.w	r3, r2, r1
 8000dac:	fa04 f707 	lsl.w	r7, r4, r7
 8000db0:	431f      	orrs	r7, r3
 8000db2:	40cc      	lsrs	r4, r1
 8000db4:	e9c6 7400 	strd	r7, r4, [r6]
 8000db8:	2100      	movs	r1, #0
 8000dba:	e747      	b.n	8000c4c <__udivmoddi4+0xa8>
 8000dbc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dc0:	f1c2 0120 	rsb	r1, r2, #32
 8000dc4:	fa25 f301 	lsr.w	r3, r5, r1
 8000dc8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dcc:	fa20 f101 	lsr.w	r1, r0, r1
 8000dd0:	4095      	lsls	r5, r2
 8000dd2:	430d      	orrs	r5, r1
 8000dd4:	fbb3 f1f7 	udiv	r1, r3, r7
 8000dd8:	fb07 3311 	mls	r3, r7, r1, r3
 8000ddc:	fa1f fe8c 	uxth.w	lr, ip
 8000de0:	0c28      	lsrs	r0, r5, #16
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	fb01 f30e 	mul.w	r3, r1, lr
 8000dea:	4283      	cmp	r3, r0
 8000dec:	fa04 f402 	lsl.w	r4, r4, r2
 8000df0:	d908      	bls.n	8000e04 <__udivmoddi4+0x260>
 8000df2:	eb1c 0000 	adds.w	r0, ip, r0
 8000df6:	f101 38ff 	add.w	r8, r1, #4294967295
 8000dfa:	d22f      	bcs.n	8000e5c <__udivmoddi4+0x2b8>
 8000dfc:	4283      	cmp	r3, r0
 8000dfe:	d92d      	bls.n	8000e5c <__udivmoddi4+0x2b8>
 8000e00:	3902      	subs	r1, #2
 8000e02:	4460      	add	r0, ip
 8000e04:	1ac0      	subs	r0, r0, r3
 8000e06:	fbb0 f3f7 	udiv	r3, r0, r7
 8000e0a:	fb07 0013 	mls	r0, r7, r3, r0
 8000e0e:	b2ad      	uxth	r5, r5
 8000e10:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000e14:	fb03 f00e 	mul.w	r0, r3, lr
 8000e18:	42a8      	cmp	r0, r5
 8000e1a:	d908      	bls.n	8000e2e <__udivmoddi4+0x28a>
 8000e1c:	eb1c 0505 	adds.w	r5, ip, r5
 8000e20:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e24:	d216      	bcs.n	8000e54 <__udivmoddi4+0x2b0>
 8000e26:	42a8      	cmp	r0, r5
 8000e28:	d914      	bls.n	8000e54 <__udivmoddi4+0x2b0>
 8000e2a:	3b02      	subs	r3, #2
 8000e2c:	4465      	add	r5, ip
 8000e2e:	1a28      	subs	r0, r5, r0
 8000e30:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e34:	e738      	b.n	8000ca8 <__udivmoddi4+0x104>
 8000e36:	4631      	mov	r1, r6
 8000e38:	4630      	mov	r0, r6
 8000e3a:	e707      	b.n	8000c4c <__udivmoddi4+0xa8>
 8000e3c:	462f      	mov	r7, r5
 8000e3e:	e6e4      	b.n	8000c0a <__udivmoddi4+0x66>
 8000e40:	4618      	mov	r0, r3
 8000e42:	e6f9      	b.n	8000c38 <__udivmoddi4+0x94>
 8000e44:	454b      	cmp	r3, r9
 8000e46:	d2a9      	bcs.n	8000d9c <__udivmoddi4+0x1f8>
 8000e48:	ebb9 0802 	subs.w	r8, r9, r2
 8000e4c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e50:	3801      	subs	r0, #1
 8000e52:	e7a3      	b.n	8000d9c <__udivmoddi4+0x1f8>
 8000e54:	4643      	mov	r3, r8
 8000e56:	e7ea      	b.n	8000e2e <__udivmoddi4+0x28a>
 8000e58:	4628      	mov	r0, r5
 8000e5a:	e794      	b.n	8000d86 <__udivmoddi4+0x1e2>
 8000e5c:	4641      	mov	r1, r8
 8000e5e:	e7d1      	b.n	8000e04 <__udivmoddi4+0x260>
 8000e60:	46d0      	mov	r8, sl
 8000e62:	e77b      	b.n	8000d5c <__udivmoddi4+0x1b8>
 8000e64:	4464      	add	r4, ip
 8000e66:	3802      	subs	r0, #2
 8000e68:	e747      	b.n	8000cfa <__udivmoddi4+0x156>
 8000e6a:	3b02      	subs	r3, #2
 8000e6c:	4465      	add	r5, ip
 8000e6e:	e72f      	b.n	8000cd0 <__udivmoddi4+0x12c>
 8000e70:	4608      	mov	r0, r1
 8000e72:	e706      	b.n	8000c82 <__udivmoddi4+0xde>
 8000e74:	4631      	mov	r1, r6
 8000e76:	e6e9      	b.n	8000c4c <__udivmoddi4+0xa8>

08000e78 <__aeabi_idiv0>:
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop

08000e7c <Check_touchkey>:
#include "rtc.h"
#include "pet.h"
#include "alarm.h"
#include "esp8266.h"
uint8_t Check_touchkey(const int *constraints,
		strType_XPT2046_Coordinate *pDisplayCoordinate) {
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	6039      	str	r1, [r7, #0]
	uint8_t match = (constraints[0] <= pDisplayCoordinate->x
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	683a      	ldr	r2, [r7, #0]
 8000e8c:	8812      	ldrh	r2, [r2, #0]
			&& constraints[1] >= pDisplayCoordinate->x
			&& constraints[2] <= pDisplayCoordinate->y
			&& constraints[3] >= pDisplayCoordinate->y);
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	dc16      	bgt.n	8000ec0 <Check_touchkey+0x44>
			&& constraints[1] >= pDisplayCoordinate->x
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	3304      	adds	r3, #4
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	683a      	ldr	r2, [r7, #0]
 8000e9a:	8812      	ldrh	r2, [r2, #0]
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	db0f      	blt.n	8000ec0 <Check_touchkey+0x44>
			&& constraints[2] <= pDisplayCoordinate->y
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	3308      	adds	r3, #8
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	683a      	ldr	r2, [r7, #0]
 8000ea8:	8852      	ldrh	r2, [r2, #2]
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	dc08      	bgt.n	8000ec0 <Check_touchkey+0x44>
			&& constraints[3] >= pDisplayCoordinate->y);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	330c      	adds	r3, #12
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	683a      	ldr	r2, [r7, #0]
 8000eb6:	8852      	ldrh	r2, [r2, #2]
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	db01      	blt.n	8000ec0 <Check_touchkey+0x44>
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	e000      	b.n	8000ec2 <Check_touchkey+0x46>
 8000ec0:	2300      	movs	r3, #0
	uint8_t match = (constraints[0] <= pDisplayCoordinate->x
 8000ec2:	73fb      	strb	r3, [r7, #15]
	return match;
 8000ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3714      	adds	r7, #20
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bc80      	pop	{r7}
 8000ece:	4770      	bx	lr

08000ed0 <Render>:

void Render(uint8_t *mode_new, uint8_t *render_status,
		const unsigned char *petStats) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
	//Not Render if done
	if (*render_status == 1)
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	2b01      	cmp	r3, #1
 8000ee2:	d033      	beq.n	8000f4c <Render+0x7c>
		return;

	//Mode 0 = Home, Mode 1 = Drink Water, Mode 2 = Toggle Dark Mode, Mode 3 = Stats,
	switch (*mode_new) {
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	2b06      	cmp	r3, #6
 8000eea:	d82b      	bhi.n	8000f44 <Render+0x74>
 8000eec:	a201      	add	r2, pc, #4	; (adr r2, 8000ef4 <Render+0x24>)
 8000eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ef2:	bf00      	nop
 8000ef4:	08000f11 	.word	0x08000f11
 8000ef8:	08000f17 	.word	0x08000f17
 8000efc:	08000f23 	.word	0x08000f23
 8000f00:	08000f2f 	.word	0x08000f2f
 8000f04:	08000f35 	.word	0x08000f35
 8000f08:	08000f3b 	.word	0x08000f3b
 8000f0c:	08000f41 	.word	0x08000f41
	case (0):
		UI_Home();
 8000f10:	f000 f8d4 	bl	80010bc <UI_Home>
		break;
 8000f14:	e016      	b.n	8000f44 <Render+0x74>
	case (1):
		UI_Drink_Water();
 8000f16:	f000 f81d 	bl	8000f54 <UI_Drink_Water>
		*mode_new = 0;
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	701a      	strb	r2, [r3, #0]
		break;
 8000f20:	e010      	b.n	8000f44 <Render+0x74>
	case (2):
		LCD_Darkmode_Toggle();
 8000f22:	f001 fe31 	bl	8002b88 <LCD_Darkmode_Toggle>
		*mode_new = 0;
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	2200      	movs	r2, #0
 8000f2a:	701a      	strb	r2, [r3, #0]
		break;
 8000f2c:	e00a      	b.n	8000f44 <Render+0x74>
	case (3):
		UI_Stats();
 8000f2e:	f000 fa0b 	bl	8001348 <UI_Stats>
		break;
 8000f32:	e007      	b.n	8000f44 <Render+0x74>
	case (4):
		UI_Config();
 8000f34:	f000 fbbc 	bl	80016b0 <UI_Config>
		break;
 8000f38:	e004      	b.n	8000f44 <Render+0x74>
	case (5):
		UI_Time_set();
 8000f3a:	f000 fbd3 	bl	80016e4 <UI_Time_set>
		break;
 8000f3e:	e001      	b.n	8000f44 <Render+0x74>
	case (6):
		UI_Set();
 8000f40:	f000 fb14 	bl	800156c <UI_Set>
	}
	*render_status = 1;
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	2201      	movs	r2, #1
 8000f48:	701a      	strb	r2, [r3, #0]
 8000f4a:	e000      	b.n	8000f4e <Render+0x7e>
		return;
 8000f4c:	bf00      	nop
}
 8000f4e:	3710      	adds	r7, #16
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <UI_Drink_Water>:

void UI_Drink_Water() {
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
	LCD_Clear(0, 0, 240, 320);
 8000f58:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000f5c:	22f0      	movs	r2, #240	; 0xf0
 8000f5e:	2100      	movs	r1, #0
 8000f60:	2000      	movs	r0, #0
 8000f62:	f001 fae5 	bl	8002530 <LCD_Clear>
	extern uint8_t darkmode_toggle;

	LCD_DrawString(10, 220, "Drinked a glass of water");
 8000f66:	4a2e      	ldr	r2, [pc, #184]	; (8001020 <UI_Drink_Water+0xcc>)
 8000f68:	21dc      	movs	r1, #220	; 0xdc
 8000f6a:	200a      	movs	r0, #10
 8000f6c:	f001 fbd8 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(10, 250, "Return to home in 2s");
 8000f70:	4a2c      	ldr	r2, [pc, #176]	; (8001024 <UI_Drink_Water+0xd0>)
 8000f72:	21fa      	movs	r1, #250	; 0xfa
 8000f74:	200a      	movs	r0, #10
 8000f76:	f001 fbd3 	bl	8002720 <LCD_DrawString>
	if(!darkmode_toggle) UI_Home_Display_Pet(60,70,water1);
 8000f7a:	4b2b      	ldr	r3, [pc, #172]	; (8001028 <UI_Drink_Water+0xd4>)
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d105      	bne.n	8000f8e <UI_Drink_Water+0x3a>
 8000f82:	4a2a      	ldr	r2, [pc, #168]	; (800102c <UI_Drink_Water+0xd8>)
 8000f84:	2146      	movs	r1, #70	; 0x46
 8000f86:	203c      	movs	r0, #60	; 0x3c
 8000f88:	f000 f96e 	bl	8001268 <UI_Home_Display_Pet>
 8000f8c:	e004      	b.n	8000f98 <UI_Drink_Water+0x44>
	else UI_Home_Display_Pet(60,70,water1_night);
 8000f8e:	4a28      	ldr	r2, [pc, #160]	; (8001030 <UI_Drink_Water+0xdc>)
 8000f90:	2146      	movs	r1, #70	; 0x46
 8000f92:	203c      	movs	r0, #60	; 0x3c
 8000f94:	f000 f968 	bl	8001268 <UI_Home_Display_Pet>

	UI_WATER_WIFI_HANDLE(1000);
 8000f98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f9c:	f000 f856 	bl	800104c <UI_WATER_WIFI_HANDLE>

	LCD_Clear(10, 250, 240, 320);
 8000fa0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000fa4:	22f0      	movs	r2, #240	; 0xf0
 8000fa6:	21fa      	movs	r1, #250	; 0xfa
 8000fa8:	200a      	movs	r0, #10
 8000faa:	f001 fac1 	bl	8002530 <LCD_Clear>
	LCD_DrawString(10, 250, "Return to home in 1s");
 8000fae:	4a21      	ldr	r2, [pc, #132]	; (8001034 <UI_Drink_Water+0xe0>)
 8000fb0:	21fa      	movs	r1, #250	; 0xfa
 8000fb2:	200a      	movs	r0, #10
 8000fb4:	f001 fbb4 	bl	8002720 <LCD_DrawString>
	if(!darkmode_toggle) UI_Home_Display_Pet(60,70,water2);
 8000fb8:	4b1b      	ldr	r3, [pc, #108]	; (8001028 <UI_Drink_Water+0xd4>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d105      	bne.n	8000fcc <UI_Drink_Water+0x78>
 8000fc0:	4a1d      	ldr	r2, [pc, #116]	; (8001038 <UI_Drink_Water+0xe4>)
 8000fc2:	2146      	movs	r1, #70	; 0x46
 8000fc4:	203c      	movs	r0, #60	; 0x3c
 8000fc6:	f000 f94f 	bl	8001268 <UI_Home_Display_Pet>
 8000fca:	e004      	b.n	8000fd6 <UI_Drink_Water+0x82>
	else UI_Home_Display_Pet(60,70,water2_night);
 8000fcc:	4a1b      	ldr	r2, [pc, #108]	; (800103c <UI_Drink_Water+0xe8>)
 8000fce:	2146      	movs	r1, #70	; 0x46
 8000fd0:	203c      	movs	r0, #60	; 0x3c
 8000fd2:	f000 f949 	bl	8001268 <UI_Home_Display_Pet>
	UI_WATER_WIFI_HANDLE(1000);
 8000fd6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fda:	f000 f837 	bl	800104c <UI_WATER_WIFI_HANDLE>

	LCD_Clear(10, 250, 240, 320);
 8000fde:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000fe2:	22f0      	movs	r2, #240	; 0xf0
 8000fe4:	21fa      	movs	r1, #250	; 0xfa
 8000fe6:	200a      	movs	r0, #10
 8000fe8:	f001 faa2 	bl	8002530 <LCD_Clear>
	LCD_DrawString(10, 250, "Return to home in 0s");
 8000fec:	4a14      	ldr	r2, [pc, #80]	; (8001040 <UI_Drink_Water+0xec>)
 8000fee:	21fa      	movs	r1, #250	; 0xfa
 8000ff0:	200a      	movs	r0, #10
 8000ff2:	f001 fb95 	bl	8002720 <LCD_DrawString>
	if(!darkmode_toggle) UI_Home_Display_Pet(60,70,water3);
 8000ff6:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <UI_Drink_Water+0xd4>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d105      	bne.n	800100a <UI_Drink_Water+0xb6>
 8000ffe:	4a11      	ldr	r2, [pc, #68]	; (8001044 <UI_Drink_Water+0xf0>)
 8001000:	2146      	movs	r1, #70	; 0x46
 8001002:	203c      	movs	r0, #60	; 0x3c
 8001004:	f000 f930 	bl	8001268 <UI_Home_Display_Pet>
 8001008:	e004      	b.n	8001014 <UI_Drink_Water+0xc0>
	else UI_Home_Display_Pet(60,70,water3_night);
 800100a:	4a0f      	ldr	r2, [pc, #60]	; (8001048 <UI_Drink_Water+0xf4>)
 800100c:	2146      	movs	r1, #70	; 0x46
 800100e:	203c      	movs	r0, #60	; 0x3c
 8001010:	f000 f92a 	bl	8001268 <UI_Home_Display_Pet>
	UI_WATER_WIFI_HANDLE(1000);
 8001014:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001018:	f000 f818 	bl	800104c <UI_WATER_WIFI_HANDLE>

}
 800101c:	bf00      	nop
 800101e:	bd80      	pop	{r7, pc}
 8001020:	0800caf0 	.word	0x0800caf0
 8001024:	0800cb0c 	.word	0x0800cb0c
 8001028:	20000150 	.word	0x20000150
 800102c:	0804cb20 	.word	0x0804cb20
 8001030:	08053ba8 	.word	0x08053ba8
 8001034:	0800cb24 	.word	0x0800cb24
 8001038:	0805ac30 	.word	0x0805ac30
 800103c:	08061cb8 	.word	0x08061cb8
 8001040:	0800cb3c 	.word	0x0800cb3c
 8001044:	08068d40 	.word	0x08068d40
 8001048:	0806fdc8 	.word	0x0806fdc8

0800104c <UI_WATER_WIFI_HANDLE>:

void UI_WATER_WIFI_HANDLE(uint8_t time_delay){
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	71fb      	strb	r3, [r7, #7]
	int i;
	extern uint8_t USART_WATER_FLAG;
	extern uint8_t USART_GET_TIME_FLAG;
	extern uint8_t esp8266_step_flag;
	for(i=0; i< time_delay; ++i){//Don't Waste Time
 8001056:	2300      	movs	r3, #0
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	e020      	b.n	800109e <UI_WATER_WIFI_HANDLE+0x52>
	  if(USART_WATER_FLAG && !USART_GET_TIME_FLAG){
 800105c:	4b14      	ldr	r3, [pc, #80]	; (80010b0 <UI_WATER_WIFI_HANDLE+0x64>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d016      	beq.n	8001092 <UI_WATER_WIFI_HANDLE+0x46>
 8001064:	4b13      	ldr	r3, [pc, #76]	; (80010b4 <UI_WATER_WIFI_HANDLE+0x68>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d112      	bne.n	8001092 <UI_WATER_WIFI_HANDLE+0x46>
		  if(USART_WATER_FLAG==1) {esp8266_step_flag = 0;USART_WATER_FLAG=2;} //Reset Step Flag
 800106c:	4b10      	ldr	r3, [pc, #64]	; (80010b0 <UI_WATER_WIFI_HANDLE+0x64>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	2b01      	cmp	r3, #1
 8001072:	d105      	bne.n	8001080 <UI_WATER_WIFI_HANDLE+0x34>
 8001074:	4b10      	ldr	r3, [pc, #64]	; (80010b8 <UI_WATER_WIFI_HANDLE+0x6c>)
 8001076:	2200      	movs	r2, #0
 8001078:	701a      	strb	r2, [r3, #0]
 800107a:	4b0d      	ldr	r3, [pc, #52]	; (80010b0 <UI_WATER_WIFI_HANDLE+0x64>)
 800107c:	2202      	movs	r2, #2
 800107e:	701a      	strb	r2, [r3, #0]
		  esp8266_update_water();
 8001080:	f000 ffce 	bl	8002020 <esp8266_update_water>
		  if (esp8266_step_flag == 8) USART_WATER_FLAG = 0;//Done
 8001084:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <UI_WATER_WIFI_HANDLE+0x6c>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	2b08      	cmp	r3, #8
 800108a:	d102      	bne.n	8001092 <UI_WATER_WIFI_HANDLE+0x46>
 800108c:	4b08      	ldr	r3, [pc, #32]	; (80010b0 <UI_WATER_WIFI_HANDLE+0x64>)
 800108e:	2200      	movs	r2, #0
 8001090:	701a      	strb	r2, [r3, #0]
	  }
	  HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f006 f8fc 	bl	8007290 <HAL_Delay>
	for(i=0; i< time_delay; ++i){//Don't Waste Time
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	3301      	adds	r3, #1
 800109c:	60fb      	str	r3, [r7, #12]
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	68fa      	ldr	r2, [r7, #12]
 80010a2:	429a      	cmp	r2, r3
 80010a4:	dbda      	blt.n	800105c <UI_WATER_WIFI_HANDLE+0x10>
	}
}
 80010a6:	bf00      	nop
 80010a8:	bf00      	nop
 80010aa:	3710      	adds	r7, #16
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	2000038d 	.word	0x2000038d
 80010b4:	2000038c 	.word	0x2000038c
 80010b8:	20000000 	.word	0x20000000

080010bc <UI_Home>:

void UI_Home() {
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0

	extern const unsigned char *petStats;
	UI_Home_Display_Button();
 80010c0:	f000 f80e 	bl	80010e0 <UI_Home_Display_Button>
	UI_Home_Display_Pet(60, 70, petStats);
 80010c4:	4b05      	ldr	r3, [pc, #20]	; (80010dc <UI_Home+0x20>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	461a      	mov	r2, r3
 80010ca:	2146      	movs	r1, #70	; 0x46
 80010cc:	203c      	movs	r0, #60	; 0x3c
 80010ce:	f000 f8cb 	bl	8001268 <UI_Home_Display_Pet>
	UI_Home_Display_DHT11();
 80010d2:	f000 f8db 	bl	800128c <UI_Home_Display_DHT11>
}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	2000000c 	.word	0x2000000c

080010e0 <UI_Home_Display_Button>:

void UI_Home_Display_Button() {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
	LCD_Clear(0, 0, 240, 320);
 80010e4:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80010e8:	22f0      	movs	r2, #240	; 0xf0
 80010ea:	2100      	movs	r1, #0
 80010ec:	2000      	movs	r0, #0
 80010ee:	f001 fa1f 	bl	8002530 <LCD_Clear>
	LCD_DrawString(2, 10, "Config");
 80010f2:	4a19      	ldr	r2, [pc, #100]	; (8001158 <UI_Home_Display_Button+0x78>)
 80010f4:	210a      	movs	r1, #10
 80010f6:	2002      	movs	r0, #2
 80010f8:	f001 fb12 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(200, 10, "Stats");
 80010fc:	4a17      	ldr	r2, [pc, #92]	; (800115c <UI_Home_Display_Button+0x7c>)
 80010fe:	210a      	movs	r1, #10
 8001100:	20c8      	movs	r0, #200	; 0xc8
 8001102:	f001 fb0d 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(40, 220, "Set");
 8001106:	4a16      	ldr	r2, [pc, #88]	; (8001160 <UI_Home_Display_Button+0x80>)
 8001108:	21dc      	movs	r1, #220	; 0xdc
 800110a:	2028      	movs	r0, #40	; 0x28
 800110c:	f001 fb08 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(40, 240, "Exercise");
 8001110:	4a14      	ldr	r2, [pc, #80]	; (8001164 <UI_Home_Display_Button+0x84>)
 8001112:	21f0      	movs	r1, #240	; 0xf0
 8001114:	2028      	movs	r0, #40	; 0x28
 8001116:	f001 fb03 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(40, 260, "Timer");
 800111a:	4a13      	ldr	r2, [pc, #76]	; (8001168 <UI_Home_Display_Button+0x88>)
 800111c:	f44f 7182 	mov.w	r1, #260	; 0x104
 8001120:	2028      	movs	r0, #40	; 0x28
 8001122:	f001 fafd 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(140, 220, "Drink");
 8001126:	4a11      	ldr	r2, [pc, #68]	; (800116c <UI_Home_Display_Button+0x8c>)
 8001128:	21dc      	movs	r1, #220	; 0xdc
 800112a:	208c      	movs	r0, #140	; 0x8c
 800112c:	f001 faf8 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(140, 240, "water");
 8001130:	4a0f      	ldr	r2, [pc, #60]	; (8001170 <UI_Home_Display_Button+0x90>)
 8001132:	21f0      	movs	r1, #240	; 0xf0
 8001134:	208c      	movs	r0, #140	; 0x8c
 8001136:	f001 faf3 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(200, 260, "Dark");
 800113a:	4a0e      	ldr	r2, [pc, #56]	; (8001174 <UI_Home_Display_Button+0x94>)
 800113c:	f44f 7182 	mov.w	r1, #260	; 0x104
 8001140:	20c8      	movs	r0, #200	; 0xc8
 8001142:	f001 faed 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(200, 280, "mode");
 8001146:	4a0c      	ldr	r2, [pc, #48]	; (8001178 <UI_Home_Display_Button+0x98>)
 8001148:	f44f 718c 	mov.w	r1, #280	; 0x118
 800114c:	20c8      	movs	r0, #200	; 0xc8
 800114e:	f001 fae7 	bl	8002720 <LCD_DrawString>
}
 8001152:	bf00      	nop
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	0800cb54 	.word	0x0800cb54
 800115c:	0800cb5c 	.word	0x0800cb5c
 8001160:	0800cb64 	.word	0x0800cb64
 8001164:	0800cb68 	.word	0x0800cb68
 8001168:	0800cb74 	.word	0x0800cb74
 800116c:	0800cb7c 	.word	0x0800cb7c
 8001170:	0800cb84 	.word	0x0800cb84
 8001174:	0800cb8c 	.word	0x0800cb8c
 8001178:	0800cb94 	.word	0x0800cb94

0800117c <UI_Home_Display_Date>:

void UI_Home_Display_Date(uint16_t year, uint8_t month, uint8_t day) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b086      	sub	sp, #24
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	80fb      	strh	r3, [r7, #6]
 8001186:	460b      	mov	r3, r1
 8001188:	717b      	strb	r3, [r7, #5]
 800118a:	4613      	mov	r3, r2
 800118c:	713b      	strb	r3, [r7, #4]
	char str[10];

	//Draw Year
	sprintf(str, "%04i", year);
 800118e:	88fa      	ldrh	r2, [r7, #6]
 8001190:	f107 030c 	add.w	r3, r7, #12
 8001194:	4915      	ldr	r1, [pc, #84]	; (80011ec <UI_Home_Display_Date+0x70>)
 8001196:	4618      	mov	r0, r3
 8001198:	f004 f98e 	bl	80054b8 <sprintf_>
	LCD_DrawString(86, 10, str);
 800119c:	f107 030c 	add.w	r3, r7, #12
 80011a0:	461a      	mov	r2, r3
 80011a2:	210a      	movs	r1, #10
 80011a4:	2056      	movs	r0, #86	; 0x56
 80011a6:	f001 fabb 	bl	8002720 <LCD_DrawString>

	//Draw Month
	sprintf(str, "%02i", month);
 80011aa:	797a      	ldrb	r2, [r7, #5]
 80011ac:	f107 030c 	add.w	r3, r7, #12
 80011b0:	490f      	ldr	r1, [pc, #60]	; (80011f0 <UI_Home_Display_Date+0x74>)
 80011b2:	4618      	mov	r0, r3
 80011b4:	f004 f980 	bl	80054b8 <sprintf_>
	LCD_DrawString(125, 10, str);
 80011b8:	f107 030c 	add.w	r3, r7, #12
 80011bc:	461a      	mov	r2, r3
 80011be:	210a      	movs	r1, #10
 80011c0:	207d      	movs	r0, #125	; 0x7d
 80011c2:	f001 faad 	bl	8002720 <LCD_DrawString>

	//Draw Day
	sprintf(str, "%02i", day);
 80011c6:	793a      	ldrb	r2, [r7, #4]
 80011c8:	f107 030c 	add.w	r3, r7, #12
 80011cc:	4908      	ldr	r1, [pc, #32]	; (80011f0 <UI_Home_Display_Date+0x74>)
 80011ce:	4618      	mov	r0, r3
 80011d0:	f004 f972 	bl	80054b8 <sprintf_>
	LCD_DrawString(145, 10, str);
 80011d4:	f107 030c 	add.w	r3, r7, #12
 80011d8:	461a      	mov	r2, r3
 80011da:	210a      	movs	r1, #10
 80011dc:	2091      	movs	r0, #145	; 0x91
 80011de:	f001 fa9f 	bl	8002720 <LCD_DrawString>
}
 80011e2:	bf00      	nop
 80011e4:	3718      	adds	r7, #24
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	0800cb9c 	.word	0x0800cb9c
 80011f0:	0800cba4 	.word	0x0800cba4

080011f4 <UI_Home_Display_Time>:

void UI_Home_Display_Time(uint8_t hour, uint8_t minute, uint8_t second) {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	4603      	mov	r3, r0
 80011fc:	71fb      	strb	r3, [r7, #7]
 80011fe:	460b      	mov	r3, r1
 8001200:	71bb      	strb	r3, [r7, #6]
 8001202:	4613      	mov	r3, r2
 8001204:	717b      	strb	r3, [r7, #5]
	char str[10];

	//Draw Hour
	sprintf(str, "%02i", hour);
 8001206:	79fa      	ldrb	r2, [r7, #7]
 8001208:	f107 030c 	add.w	r3, r7, #12
 800120c:	4915      	ldr	r1, [pc, #84]	; (8001264 <UI_Home_Display_Time+0x70>)
 800120e:	4618      	mov	r0, r3
 8001210:	f004 f952 	bl	80054b8 <sprintf_>
	LCD_DrawString(95, 30, str);
 8001214:	f107 030c 	add.w	r3, r7, #12
 8001218:	461a      	mov	r2, r3
 800121a:	211e      	movs	r1, #30
 800121c:	205f      	movs	r0, #95	; 0x5f
 800121e:	f001 fa7f 	bl	8002720 <LCD_DrawString>

	//Draw Minute
	sprintf(str, "%02i", minute);
 8001222:	79ba      	ldrb	r2, [r7, #6]
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	490e      	ldr	r1, [pc, #56]	; (8001264 <UI_Home_Display_Time+0x70>)
 800122a:	4618      	mov	r0, r3
 800122c:	f004 f944 	bl	80054b8 <sprintf_>
	LCD_DrawString(115, 30, str);
 8001230:	f107 030c 	add.w	r3, r7, #12
 8001234:	461a      	mov	r2, r3
 8001236:	211e      	movs	r1, #30
 8001238:	2073      	movs	r0, #115	; 0x73
 800123a:	f001 fa71 	bl	8002720 <LCD_DrawString>

	//Draw Day
	sprintf(str, "%02i", second);
 800123e:	797a      	ldrb	r2, [r7, #5]
 8001240:	f107 030c 	add.w	r3, r7, #12
 8001244:	4907      	ldr	r1, [pc, #28]	; (8001264 <UI_Home_Display_Time+0x70>)
 8001246:	4618      	mov	r0, r3
 8001248:	f004 f936 	bl	80054b8 <sprintf_>
	LCD_DrawString(135, 30, str);
 800124c:	f107 030c 	add.w	r3, r7, #12
 8001250:	461a      	mov	r2, r3
 8001252:	211e      	movs	r1, #30
 8001254:	2087      	movs	r0, #135	; 0x87
 8001256:	f001 fa63 	bl	8002720 <LCD_DrawString>
}
 800125a:	bf00      	nop
 800125c:	3718      	adds	r7, #24
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	0800cba4 	.word	0x0800cba4

08001268 <UI_Home_Display_Pet>:

void UI_Home_Display_Pet(uint16_t StartX, uint16_t StartY, unsigned char *pic) {
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	603a      	str	r2, [r7, #0]
 8001272:	80fb      	strh	r3, [r7, #6]
 8001274:	460b      	mov	r3, r1
 8001276:	80bb      	strh	r3, [r7, #4]

	LCD_DrawPicture(StartX, StartY, pic);
 8001278:	88b9      	ldrh	r1, [r7, #4]
 800127a:	88fb      	ldrh	r3, [r7, #6]
 800127c:	683a      	ldr	r2, [r7, #0]
 800127e:	4618      	mov	r0, r3
 8001280:	f001 fcb8 	bl	8002bf4 <LCD_DrawPicture>
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <UI_Home_Display_DHT11>:

void UI_Home_Display_DHT11() {
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af00      	add	r7, sp, #0
	extern DHT11_datastruct DHT11_data;
	char Stemp[10];
	char Shum[10];
	sprintf(Stemp, "%02i", DHT11_data.temp_int);
 8001292:	4b26      	ldr	r3, [pc, #152]	; (800132c <UI_Home_Display_DHT11+0xa0>)
 8001294:	789b      	ldrb	r3, [r3, #2]
 8001296:	461a      	mov	r2, r3
 8001298:	f107 030c 	add.w	r3, r7, #12
 800129c:	4924      	ldr	r1, [pc, #144]	; (8001330 <UI_Home_Display_DHT11+0xa4>)
 800129e:	4618      	mov	r0, r3
 80012a0:	f004 f90a 	bl	80054b8 <sprintf_>
	LCD_DrawString(10, 50, "T");
 80012a4:	4a23      	ldr	r2, [pc, #140]	; (8001334 <UI_Home_Display_DHT11+0xa8>)
 80012a6:	2132      	movs	r1, #50	; 0x32
 80012a8:	200a      	movs	r0, #10
 80012aa:	f001 fa39 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(0, 70, Stemp);
 80012ae:	f107 030c 	add.w	r3, r7, #12
 80012b2:	461a      	mov	r2, r3
 80012b4:	2146      	movs	r1, #70	; 0x46
 80012b6:	2000      	movs	r0, #0
 80012b8:	f001 fa32 	bl	8002720 <LCD_DrawString>
	if (LCD_GetPointPixel(240, 320) == 0x000000) {
 80012bc:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80012c0:	20f0      	movs	r0, #240	; 0xf0
 80012c2:	f001 f9b9 	bl	8002638 <LCD_GetPointPixel>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d107      	bne.n	80012dc <UI_Home_Display_DHT11+0x50>
		LCD_DrawCircle(17, 72, 2, WHITE);
 80012cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012d0:	2202      	movs	r2, #2
 80012d2:	2148      	movs	r1, #72	; 0x48
 80012d4:	2011      	movs	r0, #17
 80012d6:	f001 fa73 	bl	80027c0 <LCD_DrawCircle>
 80012da:	e005      	b.n	80012e8 <UI_Home_Display_DHT11+0x5c>
	} else {
		LCD_DrawCircle(17, 72, 2, BLACK);
 80012dc:	2300      	movs	r3, #0
 80012de:	2202      	movs	r2, #2
 80012e0:	2148      	movs	r1, #72	; 0x48
 80012e2:	2011      	movs	r0, #17
 80012e4:	f001 fa6c 	bl	80027c0 <LCD_DrawCircle>
	}
	LCD_DrawString(20, 70, "C");
 80012e8:	4a13      	ldr	r2, [pc, #76]	; (8001338 <UI_Home_Display_DHT11+0xac>)
 80012ea:	2146      	movs	r1, #70	; 0x46
 80012ec:	2014      	movs	r0, #20
 80012ee:	f001 fa17 	bl	8002720 <LCD_DrawString>
	sprintf(Shum, "%03i", DHT11_data.humid_int);
 80012f2:	4b0e      	ldr	r3, [pc, #56]	; (800132c <UI_Home_Display_DHT11+0xa0>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	461a      	mov	r2, r3
 80012f8:	463b      	mov	r3, r7
 80012fa:	4910      	ldr	r1, [pc, #64]	; (800133c <UI_Home_Display_DHT11+0xb0>)
 80012fc:	4618      	mov	r0, r3
 80012fe:	f004 f8db 	bl	80054b8 <sprintf_>
	LCD_DrawString(220, 50, "H");
 8001302:	4a0f      	ldr	r2, [pc, #60]	; (8001340 <UI_Home_Display_DHT11+0xb4>)
 8001304:	2132      	movs	r1, #50	; 0x32
 8001306:	20dc      	movs	r0, #220	; 0xdc
 8001308:	f001 fa0a 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(205, 70, Shum);
 800130c:	463b      	mov	r3, r7
 800130e:	461a      	mov	r2, r3
 8001310:	2146      	movs	r1, #70	; 0x46
 8001312:	20cd      	movs	r0, #205	; 0xcd
 8001314:	f001 fa04 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(230, 70, "%");
 8001318:	4a0a      	ldr	r2, [pc, #40]	; (8001344 <UI_Home_Display_DHT11+0xb8>)
 800131a:	2146      	movs	r1, #70	; 0x46
 800131c:	20e6      	movs	r0, #230	; 0xe6
 800131e:	f001 f9ff 	bl	8002720 <LCD_DrawString>

}
 8001322:	bf00      	nop
 8001324:	3718      	adds	r7, #24
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	2000035c 	.word	0x2000035c
 8001330:	0800cba4 	.word	0x0800cba4
 8001334:	0800cbac 	.word	0x0800cbac
 8001338:	0800cbb0 	.word	0x0800cbb0
 800133c:	0800cbb4 	.word	0x0800cbb4
 8001340:	0800cbbc 	.word	0x0800cbbc
 8001344:	0800cbc0 	.word	0x0800cbc0

08001348 <UI_Stats>:

void UI_Stats() {
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
	LCD_Clear(0, 0, 240, 320);
 800134c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001350:	22f0      	movs	r2, #240	; 0xf0
 8001352:	2100      	movs	r1, #0
 8001354:	2000      	movs	r0, #0
 8001356:	f001 f8eb 	bl	8002530 <LCD_Clear>
	LCD_DrawString(40, 50, "Time since last drink");
 800135a:	4a0c      	ldr	r2, [pc, #48]	; (800138c <UI_Stats+0x44>)
 800135c:	2132      	movs	r1, #50	; 0x32
 800135e:	2028      	movs	r0, #40	; 0x28
 8001360:	f001 f9de 	bl	8002720 <LCD_DrawString>

	UI_Stats_Update();
 8001364:	f000 f81a 	bl	800139c <UI_Stats_Update>
	LCD_DrawString(80, 125, "Next drink");
 8001368:	4a09      	ldr	r2, [pc, #36]	; (8001390 <UI_Stats+0x48>)
 800136a:	217d      	movs	r1, #125	; 0x7d
 800136c:	2050      	movs	r0, #80	; 0x50
 800136e:	f001 f9d7 	bl	8002720 <LCD_DrawString>
	//TODO: Time Of Next Water Drinking Event
	LCD_DrawString(70, 190, "Exercise Timer");
 8001372:	4a08      	ldr	r2, [pc, #32]	; (8001394 <UI_Stats+0x4c>)
 8001374:	21be      	movs	r1, #190	; 0xbe
 8001376:	2046      	movs	r0, #70	; 0x46
 8001378:	f001 f9d2 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(70, 280, "Back to home");
 800137c:	4a06      	ldr	r2, [pc, #24]	; (8001398 <UI_Stats+0x50>)
 800137e:	f44f 718c 	mov.w	r1, #280	; 0x118
 8001382:	2046      	movs	r0, #70	; 0x46
 8001384:	f001 f9cc 	bl	8002720 <LCD_DrawString>
}
 8001388:	bf00      	nop
 800138a:	bd80      	pop	{r7, pc}
 800138c:	0800cbc4 	.word	0x0800cbc4
 8001390:	0800cbdc 	.word	0x0800cbdc
 8001394:	0800cbe8 	.word	0x0800cbe8
 8001398:	0800cbf8 	.word	0x0800cbf8

0800139c <UI_Stats_Update>:
void UI_Stats_Update() {
 800139c:	b5b0      	push	{r4, r5, r7, lr}
 800139e:	b08a      	sub	sp, #40	; 0x28
 80013a0:	af02      	add	r7, sp, #8
	extern uint32_t lastupdate_raw, lastdrink_raw;
	uint32_t realtime_raw = RTC_raw();
 80013a2:	f004 fcd7 	bl	8005d54 <RTC_raw>
 80013a6:	61b8      	str	r0, [r7, #24]

	if (realtime_raw == lastupdate_raw)
 80013a8:	4b66      	ldr	r3, [pc, #408]	; (8001544 <UI_Stats_Update+0x1a8>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	f000 80c4 	beq.w	800153c <UI_Stats_Update+0x1a0>
		return;
	uint32_t time_diff = realtime_raw - lastdrink_raw;
 80013b4:	4b64      	ldr	r3, [pc, #400]	; (8001548 <UI_Stats_Update+0x1ac>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	69ba      	ldr	r2, [r7, #24]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	617b      	str	r3, [r7, #20]

	//Update New Last Drink
	lastupdate_raw = realtime_raw;
 80013be:	4a61      	ldr	r2, [pc, #388]	; (8001544 <UI_Stats_Update+0x1a8>)
 80013c0:	69bb      	ldr	r3, [r7, #24]
 80013c2:	6013      	str	r3, [r2, #0]

	char timestr[15];
	sprintf(timestr, "%02d : %02d : %02d", time_diff / 3600,
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	4a61      	ldr	r2, [pc, #388]	; (800154c <UI_Stats_Update+0x1b0>)
 80013c8:	fba2 2303 	umull	r2, r3, r2, r3
 80013cc:	0adc      	lsrs	r4, r3, #11
			(time_diff % 3600) / 60, time_diff % 60);
 80013ce:	697a      	ldr	r2, [r7, #20]
 80013d0:	4b5e      	ldr	r3, [pc, #376]	; (800154c <UI_Stats_Update+0x1b0>)
 80013d2:	fba3 1302 	umull	r1, r3, r3, r2
 80013d6:	0adb      	lsrs	r3, r3, #11
 80013d8:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80013dc:	fb01 f303 	mul.w	r3, r1, r3
 80013e0:	1ad3      	subs	r3, r2, r3
	sprintf(timestr, "%02d : %02d : %02d", time_diff / 3600,
 80013e2:	4a5b      	ldr	r2, [pc, #364]	; (8001550 <UI_Stats_Update+0x1b4>)
 80013e4:	fba2 2303 	umull	r2, r3, r2, r3
 80013e8:	095d      	lsrs	r5, r3, #5
 80013ea:	6979      	ldr	r1, [r7, #20]
 80013ec:	4b58      	ldr	r3, [pc, #352]	; (8001550 <UI_Stats_Update+0x1b4>)
 80013ee:	fba3 2301 	umull	r2, r3, r3, r1
 80013f2:	095a      	lsrs	r2, r3, #5
 80013f4:	4613      	mov	r3, r2
 80013f6:	011b      	lsls	r3, r3, #4
 80013f8:	1a9b      	subs	r3, r3, r2
 80013fa:	009b      	lsls	r3, r3, #2
 80013fc:	1aca      	subs	r2, r1, r3
 80013fe:	1d38      	adds	r0, r7, #4
 8001400:	9200      	str	r2, [sp, #0]
 8001402:	462b      	mov	r3, r5
 8001404:	4622      	mov	r2, r4
 8001406:	4953      	ldr	r1, [pc, #332]	; (8001554 <UI_Stats_Update+0x1b8>)
 8001408:	f004 f856 	bl	80054b8 <sprintf_>
	LCD_DrawString(75, 85, timestr);
 800140c:	1d3b      	adds	r3, r7, #4
 800140e:	461a      	mov	r2, r3
 8001410:	2155      	movs	r1, #85	; 0x55
 8001412:	204b      	movs	r0, #75	; 0x4b
 8001414:	f001 f984 	bl	8002720 <LCD_DrawString>
	extern DHT11_datastruct DHT11_data;
	extern int tilnext; // time till next drink
	extern uint32_t exertimer;
	extern uint8_t EXER_TIMER_SET_FLAG;

	tilnext = next - realtime_raw;
 8001418:	4b4f      	ldr	r3, [pc, #316]	; (8001558 <UI_Stats_Update+0x1bc>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	69bb      	ldr	r3, [r7, #24]
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	461a      	mov	r2, r3
 8001422:	4b4e      	ldr	r3, [pc, #312]	; (800155c <UI_Stats_Update+0x1c0>)
 8001424:	601a      	str	r2, [r3, #0]
	if (tilnext < 0) {
 8001426:	4b4d      	ldr	r3, [pc, #308]	; (800155c <UI_Stats_Update+0x1c0>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	2b00      	cmp	r3, #0
 800142c:	da02      	bge.n	8001434 <UI_Stats_Update+0x98>
		tilnext = 0;
 800142e:	4b4b      	ldr	r3, [pc, #300]	; (800155c <UI_Stats_Update+0x1c0>)
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
	}

	sprintf(timestr, "%02d : %02d : %02d", tilnext / 3600,
 8001434:	4b49      	ldr	r3, [pc, #292]	; (800155c <UI_Stats_Update+0x1c0>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a44      	ldr	r2, [pc, #272]	; (800154c <UI_Stats_Update+0x1b0>)
 800143a:	fb82 1203 	smull	r1, r2, r2, r3
 800143e:	441a      	add	r2, r3
 8001440:	12d2      	asrs	r2, r2, #11
 8001442:	17db      	asrs	r3, r3, #31
 8001444:	1ad4      	subs	r4, r2, r3
			(tilnext % 3600) / 60, tilnext % 60);
 8001446:	4b45      	ldr	r3, [pc, #276]	; (800155c <UI_Stats_Update+0x1c0>)
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	4b40      	ldr	r3, [pc, #256]	; (800154c <UI_Stats_Update+0x1b0>)
 800144c:	fb83 1302 	smull	r1, r3, r3, r2
 8001450:	4413      	add	r3, r2
 8001452:	12d9      	asrs	r1, r3, #11
 8001454:	17d3      	asrs	r3, r2, #31
 8001456:	1acb      	subs	r3, r1, r3
 8001458:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800145c:	fb01 f303 	mul.w	r3, r1, r3
 8001460:	1ad3      	subs	r3, r2, r3
	sprintf(timestr, "%02d : %02d : %02d", tilnext / 3600,
 8001462:	4a3b      	ldr	r2, [pc, #236]	; (8001550 <UI_Stats_Update+0x1b4>)
 8001464:	fb82 1203 	smull	r1, r2, r2, r3
 8001468:	441a      	add	r2, r3
 800146a:	1152      	asrs	r2, r2, #5
 800146c:	17db      	asrs	r3, r3, #31
 800146e:	1ad5      	subs	r5, r2, r3
 8001470:	4b3a      	ldr	r3, [pc, #232]	; (800155c <UI_Stats_Update+0x1c0>)
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	4b36      	ldr	r3, [pc, #216]	; (8001550 <UI_Stats_Update+0x1b4>)
 8001476:	fb83 1302 	smull	r1, r3, r3, r2
 800147a:	4413      	add	r3, r2
 800147c:	1159      	asrs	r1, r3, #5
 800147e:	17d3      	asrs	r3, r2, #31
 8001480:	1ac9      	subs	r1, r1, r3
 8001482:	460b      	mov	r3, r1
 8001484:	011b      	lsls	r3, r3, #4
 8001486:	1a5b      	subs	r3, r3, r1
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	1ad1      	subs	r1, r2, r3
 800148c:	1d38      	adds	r0, r7, #4
 800148e:	9100      	str	r1, [sp, #0]
 8001490:	462b      	mov	r3, r5
 8001492:	4622      	mov	r2, r4
 8001494:	492f      	ldr	r1, [pc, #188]	; (8001554 <UI_Stats_Update+0x1b8>)
 8001496:	f004 f80f 	bl	80054b8 <sprintf_>
	LCD_DrawString(75, 155, timestr);
 800149a:	1d3b      	adds	r3, r7, #4
 800149c:	461a      	mov	r2, r3
 800149e:	219b      	movs	r1, #155	; 0x9b
 80014a0:	204b      	movs	r0, #75	; 0x4b
 80014a2:	f001 f93d 	bl	8002720 <LCD_DrawString>

	//tilexer: when will the clock ring next time
	int tilexer = exertimer - realtime_raw;
 80014a6:	4b2e      	ldr	r3, [pc, #184]	; (8001560 <UI_Stats_Update+0x1c4>)
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	69bb      	ldr	r3, [r7, #24]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	61fb      	str	r3, [r7, #28]
	if (tilexer < 0) {
 80014b0:	69fb      	ldr	r3, [r7, #28]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	da01      	bge.n	80014ba <UI_Stats_Update+0x11e>
			tilexer = 0;
 80014b6:	2300      	movs	r3, #0
 80014b8:	61fb      	str	r3, [r7, #28]
		}
	if(EXER_TIMER_SET_FLAG){
 80014ba:	4b2a      	ldr	r3, [pc, #168]	; (8001564 <UI_Stats_Update+0x1c8>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d036      	beq.n	8001530 <UI_Stats_Update+0x194>
		sprintf(timestr, "%02d : %02d : %02d", tilexer / 3600,
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	4a21      	ldr	r2, [pc, #132]	; (800154c <UI_Stats_Update+0x1b0>)
 80014c6:	fb82 1203 	smull	r1, r2, r2, r3
 80014ca:	441a      	add	r2, r3
 80014cc:	12d2      	asrs	r2, r2, #11
 80014ce:	17db      	asrs	r3, r3, #31
 80014d0:	1ad4      	subs	r4, r2, r3
					(tilexer % 3600) / 60, tilexer % 60);
 80014d2:	69fa      	ldr	r2, [r7, #28]
 80014d4:	4b1d      	ldr	r3, [pc, #116]	; (800154c <UI_Stats_Update+0x1b0>)
 80014d6:	fb83 1302 	smull	r1, r3, r3, r2
 80014da:	4413      	add	r3, r2
 80014dc:	12d9      	asrs	r1, r3, #11
 80014de:	17d3      	asrs	r3, r2, #31
 80014e0:	1acb      	subs	r3, r1, r3
 80014e2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80014e6:	fb01 f303 	mul.w	r3, r1, r3
 80014ea:	1ad3      	subs	r3, r2, r3
		sprintf(timestr, "%02d : %02d : %02d", tilexer / 3600,
 80014ec:	4a18      	ldr	r2, [pc, #96]	; (8001550 <UI_Stats_Update+0x1b4>)
 80014ee:	fb82 1203 	smull	r1, r2, r2, r3
 80014f2:	441a      	add	r2, r3
 80014f4:	1152      	asrs	r2, r2, #5
 80014f6:	17db      	asrs	r3, r3, #31
 80014f8:	1ad5      	subs	r5, r2, r3
 80014fa:	69fa      	ldr	r2, [r7, #28]
 80014fc:	4b14      	ldr	r3, [pc, #80]	; (8001550 <UI_Stats_Update+0x1b4>)
 80014fe:	fb83 1302 	smull	r1, r3, r3, r2
 8001502:	4413      	add	r3, r2
 8001504:	1159      	asrs	r1, r3, #5
 8001506:	17d3      	asrs	r3, r2, #31
 8001508:	1ac9      	subs	r1, r1, r3
 800150a:	460b      	mov	r3, r1
 800150c:	011b      	lsls	r3, r3, #4
 800150e:	1a5b      	subs	r3, r3, r1
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	1ad1      	subs	r1, r2, r3
 8001514:	1d38      	adds	r0, r7, #4
 8001516:	9100      	str	r1, [sp, #0]
 8001518:	462b      	mov	r3, r5
 800151a:	4622      	mov	r2, r4
 800151c:	490d      	ldr	r1, [pc, #52]	; (8001554 <UI_Stats_Update+0x1b8>)
 800151e:	f003 ffcb 	bl	80054b8 <sprintf_>
		LCD_DrawString(75, 205, timestr);
 8001522:	1d3b      	adds	r3, r7, #4
 8001524:	461a      	mov	r2, r3
 8001526:	21cd      	movs	r1, #205	; 0xcd
 8001528:	204b      	movs	r0, #75	; 0x4b
 800152a:	f001 f8f9 	bl	8002720 <LCD_DrawString>
 800152e:	e006      	b.n	800153e <UI_Stats_Update+0x1a2>
	}else{//Timer not set
		LCD_DrawString(75, 205,  "-- : -- : --");
 8001530:	4a0d      	ldr	r2, [pc, #52]	; (8001568 <UI_Stats_Update+0x1cc>)
 8001532:	21cd      	movs	r1, #205	; 0xcd
 8001534:	204b      	movs	r0, #75	; 0x4b
 8001536:	f001 f8f3 	bl	8002720 <LCD_DrawString>
 800153a:	e000      	b.n	800153e <UI_Stats_Update+0x1a2>
		return;
 800153c:	bf00      	nop
	}

}
 800153e:	3720      	adds	r7, #32
 8001540:	46bd      	mov	sp, r7
 8001542:	bdb0      	pop	{r4, r5, r7, pc}
 8001544:	20000370 	.word	0x20000370
 8001548:	20000374 	.word	0x20000374
 800154c:	91a2b3c5 	.word	0x91a2b3c5
 8001550:	88888889 	.word	0x88888889
 8001554:	0800cc08 	.word	0x0800cc08
 8001558:	20000378 	.word	0x20000378
 800155c:	2000037c 	.word	0x2000037c
 8001560:	20000384 	.word	0x20000384
 8001564:	20000390 	.word	0x20000390
 8001568:	0800cc1c 	.word	0x0800cc1c

0800156c <UI_Set>:

void UI_Set() {
 800156c:	b590      	push	{r4, r7, lr}
 800156e:	b085      	sub	sp, #20
 8001570:	af00      	add	r7, sp, #0
	LCD_Clear(0, 0, 240, 320);
 8001572:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001576:	22f0      	movs	r2, #240	; 0xf0
 8001578:	2100      	movs	r1, #0
 800157a:	2000      	movs	r0, #0
 800157c:	f000 ffd8 	bl	8002530 <LCD_Clear>
	extern exertime;
	LCD_DrawString(80, 50, "Hour");
 8001580:	4a25      	ldr	r2, [pc, #148]	; (8001618 <UI_Set+0xac>)
 8001582:	2132      	movs	r1, #50	; 0x32
 8001584:	2050      	movs	r0, #80	; 0x50
 8001586:	f001 f8cb 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(140, 50, "Minute");
 800158a:	4a24      	ldr	r2, [pc, #144]	; (800161c <UI_Set+0xb0>)
 800158c:	2132      	movs	r1, #50	; 0x32
 800158e:	208c      	movs	r0, #140	; 0x8c
 8001590:	f001 f8c6 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(80, 90, " +       + ");
 8001594:	4a22      	ldr	r2, [pc, #136]	; (8001620 <UI_Set+0xb4>)
 8001596:	215a      	movs	r1, #90	; 0x5a
 8001598:	2050      	movs	r0, #80	; 0x50
 800159a:	f001 f8c1 	bl	8002720 <LCD_DrawString>
	char time[16];
	sprintf(time, "%02d : %02d", exertime / 3600, (exertime % 3600) / 60);
 800159e:	4b21      	ldr	r3, [pc, #132]	; (8001624 <UI_Set+0xb8>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a21      	ldr	r2, [pc, #132]	; (8001628 <UI_Set+0xbc>)
 80015a4:	fb82 1203 	smull	r1, r2, r2, r3
 80015a8:	441a      	add	r2, r3
 80015aa:	12d2      	asrs	r2, r2, #11
 80015ac:	17db      	asrs	r3, r3, #31
 80015ae:	1ad4      	subs	r4, r2, r3
 80015b0:	4b1c      	ldr	r3, [pc, #112]	; (8001624 <UI_Set+0xb8>)
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	4b1c      	ldr	r3, [pc, #112]	; (8001628 <UI_Set+0xbc>)
 80015b6:	fb83 1302 	smull	r1, r3, r3, r2
 80015ba:	4413      	add	r3, r2
 80015bc:	12d9      	asrs	r1, r3, #11
 80015be:	17d3      	asrs	r3, r2, #31
 80015c0:	1acb      	subs	r3, r1, r3
 80015c2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80015c6:	fb01 f303 	mul.w	r3, r1, r3
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	4a17      	ldr	r2, [pc, #92]	; (800162c <UI_Set+0xc0>)
 80015ce:	fb82 1203 	smull	r1, r2, r2, r3
 80015d2:	441a      	add	r2, r3
 80015d4:	1152      	asrs	r2, r2, #5
 80015d6:	17db      	asrs	r3, r3, #31
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	4638      	mov	r0, r7
 80015dc:	4622      	mov	r2, r4
 80015de:	4914      	ldr	r1, [pc, #80]	; (8001630 <UI_Set+0xc4>)
 80015e0:	f003 ff6a 	bl	80054b8 <sprintf_>
	LCD_DrawString(90, 130, time);
 80015e4:	463b      	mov	r3, r7
 80015e6:	461a      	mov	r2, r3
 80015e8:	2182      	movs	r1, #130	; 0x82
 80015ea:	205a      	movs	r0, #90	; 0x5a
 80015ec:	f001 f898 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(80, 170, " -       -");
 80015f0:	4a10      	ldr	r2, [pc, #64]	; (8001634 <UI_Set+0xc8>)
 80015f2:	21aa      	movs	r1, #170	; 0xaa
 80015f4:	2050      	movs	r0, #80	; 0x50
 80015f6:	f001 f893 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(100, 240, "Set");
 80015fa:	4a0f      	ldr	r2, [pc, #60]	; (8001638 <UI_Set+0xcc>)
 80015fc:	21f0      	movs	r1, #240	; 0xf0
 80015fe:	2064      	movs	r0, #100	; 0x64
 8001600:	f001 f88e 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(70, 280, "Back to home");
 8001604:	4a0d      	ldr	r2, [pc, #52]	; (800163c <UI_Set+0xd0>)
 8001606:	f44f 718c 	mov.w	r1, #280	; 0x118
 800160a:	2046      	movs	r0, #70	; 0x46
 800160c:	f001 f888 	bl	8002720 <LCD_DrawString>
}
 8001610:	bf00      	nop
 8001612:	3714      	adds	r7, #20
 8001614:	46bd      	mov	sp, r7
 8001616:	bd90      	pop	{r4, r7, pc}
 8001618:	0800cc2c 	.word	0x0800cc2c
 800161c:	0800cc34 	.word	0x0800cc34
 8001620:	0800cc3c 	.word	0x0800cc3c
 8001624:	20000380 	.word	0x20000380
 8001628:	91a2b3c5 	.word	0x91a2b3c5
 800162c:	88888889 	.word	0x88888889
 8001630:	0800cc48 	.word	0x0800cc48
 8001634:	0800cc54 	.word	0x0800cc54
 8001638:	0800cb64 	.word	0x0800cb64
 800163c:	0800cbf8 	.word	0x0800cbf8

08001640 <UI_Set_Update>:
void UI_Set_Update() {
 8001640:	b590      	push	{r4, r7, lr}
 8001642:	b085      	sub	sp, #20
 8001644:	af00      	add	r7, sp, #0
	extern exertime;
	char time[16];
	sprintf(time, "%02d : %02d", exertime / 3600, (exertime % 3600) / 60);
 8001646:	4b16      	ldr	r3, [pc, #88]	; (80016a0 <UI_Set_Update+0x60>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a16      	ldr	r2, [pc, #88]	; (80016a4 <UI_Set_Update+0x64>)
 800164c:	fb82 1203 	smull	r1, r2, r2, r3
 8001650:	441a      	add	r2, r3
 8001652:	12d2      	asrs	r2, r2, #11
 8001654:	17db      	asrs	r3, r3, #31
 8001656:	1ad4      	subs	r4, r2, r3
 8001658:	4b11      	ldr	r3, [pc, #68]	; (80016a0 <UI_Set_Update+0x60>)
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <UI_Set_Update+0x64>)
 800165e:	fb83 1302 	smull	r1, r3, r3, r2
 8001662:	4413      	add	r3, r2
 8001664:	12d9      	asrs	r1, r3, #11
 8001666:	17d3      	asrs	r3, r2, #31
 8001668:	1acb      	subs	r3, r1, r3
 800166a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800166e:	fb01 f303 	mul.w	r3, r1, r3
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	4a0c      	ldr	r2, [pc, #48]	; (80016a8 <UI_Set_Update+0x68>)
 8001676:	fb82 1203 	smull	r1, r2, r2, r3
 800167a:	441a      	add	r2, r3
 800167c:	1152      	asrs	r2, r2, #5
 800167e:	17db      	asrs	r3, r3, #31
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	4638      	mov	r0, r7
 8001684:	4622      	mov	r2, r4
 8001686:	4909      	ldr	r1, [pc, #36]	; (80016ac <UI_Set_Update+0x6c>)
 8001688:	f003 ff16 	bl	80054b8 <sprintf_>
	LCD_DrawString(90, 130, time);
 800168c:	463b      	mov	r3, r7
 800168e:	461a      	mov	r2, r3
 8001690:	2182      	movs	r1, #130	; 0x82
 8001692:	205a      	movs	r0, #90	; 0x5a
 8001694:	f001 f844 	bl	8002720 <LCD_DrawString>
}
 8001698:	bf00      	nop
 800169a:	3714      	adds	r7, #20
 800169c:	46bd      	mov	sp, r7
 800169e:	bd90      	pop	{r4, r7, pc}
 80016a0:	20000380 	.word	0x20000380
 80016a4:	91a2b3c5 	.word	0x91a2b3c5
 80016a8:	88888889 	.word	0x88888889
 80016ac:	0800cc48 	.word	0x0800cc48

080016b0 <UI_Config>:

void UI_Config(){
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
	LCD_Clear(0, 0, 240, 320);
 80016b4:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80016b8:	22f0      	movs	r2, #240	; 0xf0
 80016ba:	2100      	movs	r1, #0
 80016bc:	2000      	movs	r0, #0
 80016be:	f000 ff37 	bl	8002530 <LCD_Clear>
	LCD_DrawString(40, 50, "- Sync Time (Wifi)");
 80016c2:	4a06      	ldr	r2, [pc, #24]	; (80016dc <UI_Config+0x2c>)
 80016c4:	2132      	movs	r1, #50	; 0x32
 80016c6:	2028      	movs	r0, #40	; 0x28
 80016c8:	f001 f82a 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(10, 280, "Back");
 80016cc:	4a04      	ldr	r2, [pc, #16]	; (80016e0 <UI_Config+0x30>)
 80016ce:	f44f 718c 	mov.w	r1, #280	; 0x118
 80016d2:	200a      	movs	r0, #10
 80016d4:	f001 f824 	bl	8002720 <LCD_DrawString>
}
 80016d8:	bf00      	nop
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	0800cc60 	.word	0x0800cc60
 80016e0:	0800cc74 	.word	0x0800cc74

080016e4 <UI_Time_set>:

void UI_Time_set(){
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
	LCD_Clear(0, 0, 240, 320);
 80016e8:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80016ec:	22f0      	movs	r2, #240	; 0xf0
 80016ee:	2100      	movs	r1, #0
 80016f0:	2000      	movs	r0, #0
 80016f2:	f000 ff1d 	bl	8002530 <LCD_Clear>
	LCD_DrawString(90, 50, "Sync Time (Wifi)");
 80016f6:	4a0c      	ldr	r2, [pc, #48]	; (8001728 <UI_Time_set+0x44>)
 80016f8:	2132      	movs	r1, #50	; 0x32
 80016fa:	205a      	movs	r0, #90	; 0x5a
 80016fc:	f001 f810 	bl	8002720 <LCD_DrawString>
	LCD_DrawString(10, 280, "Back");
 8001700:	4a0a      	ldr	r2, [pc, #40]	; (800172c <UI_Time_set+0x48>)
 8001702:	f44f 718c 	mov.w	r1, #280	; 0x118
 8001706:	200a      	movs	r0, #10
 8001708:	f001 f80a 	bl	8002720 <LCD_DrawString>
	//Handle In esp8266.c
	LCD_Clear(0, 100, 250,150);
 800170c:	2396      	movs	r3, #150	; 0x96
 800170e:	22fa      	movs	r2, #250	; 0xfa
 8001710:	2164      	movs	r1, #100	; 0x64
 8001712:	2000      	movs	r0, #0
 8001714:	f000 ff0c 	bl	8002530 <LCD_Clear>
	LCD_DrawString(20, 100, "Resetting...");
 8001718:	4a05      	ldr	r2, [pc, #20]	; (8001730 <UI_Time_set+0x4c>)
 800171a:	2164      	movs	r1, #100	; 0x64
 800171c:	2014      	movs	r0, #20
 800171e:	f000 ffff 	bl	8002720 <LCD_DrawString>
}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	0800cc7c 	.word	0x0800cc7c
 800172c:	0800cc74 	.word	0x0800cc74
 8001730:	0800cc90 	.word	0x0800cc90

08001734 <alarm_update_next>:


/*
 * Call when Initialize or Times up
 */
void alarm_update_next(){
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
	extern uint32_t next;
	extern DHT11_datastruct DHT11_data;

	uint32_t realtime_raw = RTC_raw();
 800173a:	f004 fb0b 	bl	8005d54 <RTC_raw>
 800173e:	6078      	str	r0, [r7, #4]
	uint8_t humid = DHT11_data.humid_int;
 8001740:	4b17      	ldr	r3, [pc, #92]	; (80017a0 <alarm_update_next+0x6c>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	70fb      	strb	r3, [r7, #3]
	uint8_t temp = DHT11_data.temp_int;
 8001746:	4b16      	ldr	r3, [pc, #88]	; (80017a0 <alarm_update_next+0x6c>)
 8001748:	789b      	ldrb	r3, [r3, #2]
 800174a:	70bb      	strb	r3, [r7, #2]

	next = 2400 * (1 + (humid / 100)); //humidity
 800174c:	78fb      	ldrb	r3, [r7, #3]
 800174e:	4a15      	ldr	r2, [pc, #84]	; (80017a4 <alarm_update_next+0x70>)
 8001750:	fba2 2303 	umull	r2, r3, r2, r3
 8001754:	095b      	lsrs	r3, r3, #5
 8001756:	b2db      	uxtb	r3, r3
 8001758:	3301      	adds	r3, #1
 800175a:	f44f 6216 	mov.w	r2, #2400	; 0x960
 800175e:	fb02 f303 	mul.w	r3, r2, r3
 8001762:	461a      	mov	r2, r3
 8001764:	4b10      	ldr	r3, [pc, #64]	; (80017a8 <alarm_update_next+0x74>)
 8001766:	601a      	str	r2, [r3, #0]
	if (temp > 26) {
 8001768:	78bb      	ldrb	r3, [r7, #2]
 800176a:	2b1a      	cmp	r3, #26
 800176c:	d90e      	bls.n	800178c <alarm_update_next+0x58>
		next = next / (1 + (temp - 26) / 10); //temperature
 800176e:	4b0e      	ldr	r3, [pc, #56]	; (80017a8 <alarm_update_next+0x74>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	78bb      	ldrb	r3, [r7, #2]
 8001774:	3b1a      	subs	r3, #26
 8001776:	490d      	ldr	r1, [pc, #52]	; (80017ac <alarm_update_next+0x78>)
 8001778:	fb81 0103 	smull	r0, r1, r1, r3
 800177c:	1089      	asrs	r1, r1, #2
 800177e:	17db      	asrs	r3, r3, #31
 8001780:	1acb      	subs	r3, r1, r3
 8001782:	3301      	adds	r3, #1
 8001784:	fbb2 f3f3 	udiv	r3, r2, r3
 8001788:	4a07      	ldr	r2, [pc, #28]	; (80017a8 <alarm_update_next+0x74>)
 800178a:	6013      	str	r3, [r2, #0]
	}
	next += realtime_raw;
 800178c:	4b06      	ldr	r3, [pc, #24]	; (80017a8 <alarm_update_next+0x74>)
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4413      	add	r3, r2
 8001794:	4a04      	ldr	r2, [pc, #16]	; (80017a8 <alarm_update_next+0x74>)
 8001796:	6013      	str	r3, [r2, #0]
}
 8001798:	bf00      	nop
 800179a:	3708      	adds	r7, #8
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	2000035c 	.word	0x2000035c
 80017a4:	51eb851f 	.word	0x51eb851f
 80017a8:	20000378 	.word	0x20000378
 80017ac:	66666667 	.word	0x66666667

080017b0 <alarm_update_last>:


void alarm_update_last(){
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
	extern uint32_t lastdrink_raw;
	lastdrink_raw = RTC_raw();
 80017b4:	f004 face 	bl	8005d54 <RTC_raw>
 80017b8:	4603      	mov	r3, r0
 80017ba:	4a02      	ldr	r2, [pc, #8]	; (80017c4 <alarm_update_last+0x14>)
 80017bc:	6013      	str	r3, [r2, #0]
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20000374 	.word	0x20000374

080017c8 <alarm_times_up>:

void alarm_times_up(){
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
	extern uint8_t ALARM_TIMES_UP_RENDER_FLAG;
	extern const unsigned char * petStats;
	extern uint8_t darkmode_toggle;
	  ALARM_TIMES_UP_RENDER_FLAG = 1; // Prevent Keep Updating UI
 80017cc:	4b08      	ldr	r3, [pc, #32]	; (80017f0 <alarm_times_up+0x28>)
 80017ce:	2201      	movs	r2, #1
 80017d0:	701a      	strb	r2, [r3, #0]
	  if(!darkmode_toggle) petStats = water1;
 80017d2:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <alarm_times_up+0x2c>)
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d103      	bne.n	80017e2 <alarm_times_up+0x1a>
 80017da:	4b07      	ldr	r3, [pc, #28]	; (80017f8 <alarm_times_up+0x30>)
 80017dc:	4a07      	ldr	r2, [pc, #28]	; (80017fc <alarm_times_up+0x34>)
 80017de:	601a      	str	r2, [r3, #0]
	  else petStats = water1_night;
}
 80017e0:	e002      	b.n	80017e8 <alarm_times_up+0x20>
	  else petStats = water1_night;
 80017e2:	4b05      	ldr	r3, [pc, #20]	; (80017f8 <alarm_times_up+0x30>)
 80017e4:	4a06      	ldr	r2, [pc, #24]	; (8001800 <alarm_times_up+0x38>)
 80017e6:	601a      	str	r2, [r3, #0]
}
 80017e8:	bf00      	nop
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bc80      	pop	{r7}
 80017ee:	4770      	bx	lr
 80017f0:	2000038f 	.word	0x2000038f
 80017f4:	20000150 	.word	0x20000150
 80017f8:	2000000c 	.word	0x2000000c
 80017fc:	0804cb20 	.word	0x0804cb20
 8001800:	08053ba8 	.word	0x08053ba8

08001804 <alarm_release>:

void alarm_release(){ //When User Click Drink Water
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
	alarm_update_next();
 8001808:	f7ff ff94 	bl	8001734 <alarm_update_next>
	alarm_update_last();
 800180c:	f7ff ffd0 	bl	80017b0 <alarm_update_last>
	extern uint8_t ALARM_TIMES_UP_RENDER_FLAG;
	ALARM_TIMES_UP_RENDER_FLAG = 0;
 8001810:	4b03      	ldr	r3, [pc, #12]	; (8001820 <alarm_release+0x1c>)
 8001812:	2200      	movs	r2, #0
 8001814:	701a      	strb	r2, [r3, #0]
	Beep_stop();
 8001816:	f000 f873 	bl	8001900 <Beep_stop>
}
 800181a:	bf00      	nop
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	2000038f 	.word	0x2000038f

08001824 <debug_alarm_set>:

void debug_alarm_set(){ //Alarm rings after 3 second (Pressing K2)
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
	extern uint32_t next;

	uint32_t realtime_raw = RTC_raw();
 800182a:	f004 fa93 	bl	8005d54 <RTC_raw>
 800182e:	6078      	str	r0, [r7, #4]

	next = realtime_raw + 3;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	3303      	adds	r3, #3
 8001834:	4a02      	ldr	r2, [pc, #8]	; (8001840 <debug_alarm_set+0x1c>)
 8001836:	6013      	str	r3, [r2, #0]
}
 8001838:	bf00      	nop
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	20000378 	.word	0x20000378

08001844 <DEBUG_USART_Config>:
//WifiUart
UART_HandleTypeDef WifiUartHandle;

//
void DEBUG_USART_Config()
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
    DebugUartHandle.Instance = DEBUG_USART;
 8001848:	4b11      	ldr	r3, [pc, #68]	; (8001890 <DEBUG_USART_Config+0x4c>)
 800184a:	4a12      	ldr	r2, [pc, #72]	; (8001894 <DEBUG_USART_Config+0x50>)
 800184c:	601a      	str	r2, [r3, #0]

    //81
    DebugUartHandle.Init.BaudRate = DEBUG_USART_BAUDRATE;
 800184e:	4b10      	ldr	r3, [pc, #64]	; (8001890 <DEBUG_USART_Config+0x4c>)
 8001850:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001854:	605a      	str	r2, [r3, #4]
    DebugUartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8001856:	4b0e      	ldr	r3, [pc, #56]	; (8001890 <DEBUG_USART_Config+0x4c>)
 8001858:	2200      	movs	r2, #0
 800185a:	609a      	str	r2, [r3, #8]
    DebugUartHandle.Init.StopBits = UART_STOPBITS_1;//stm32f1xx_hal_uart.h
 800185c:	4b0c      	ldr	r3, [pc, #48]	; (8001890 <DEBUG_USART_Config+0x4c>)
 800185e:	2200      	movs	r2, #0
 8001860:	60da      	str	r2, [r3, #12]
    DebugUartHandle.Init.Parity = UART_PARITY_NONE;
 8001862:	4b0b      	ldr	r3, [pc, #44]	; (8001890 <DEBUG_USART_Config+0x4c>)
 8001864:	2200      	movs	r2, #0
 8001866:	611a      	str	r2, [r3, #16]
    DebugUartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001868:	4b09      	ldr	r3, [pc, #36]	; (8001890 <DEBUG_USART_Config+0x4c>)
 800186a:	2200      	movs	r2, #0
 800186c:	619a      	str	r2, [r3, #24]
    DebugUartHandle.Init.Mode = UART_MODE_TX_RX;
 800186e:	4b08      	ldr	r3, [pc, #32]	; (8001890 <DEBUG_USART_Config+0x4c>)
 8001870:	220c      	movs	r2, #12
 8001872:	615a      	str	r2, [r3, #20]

    HAL_UART_Init(&DebugUartHandle);
 8001874:	4806      	ldr	r0, [pc, #24]	; (8001890 <DEBUG_USART_Config+0x4c>)
 8001876:	f008 fd50 	bl	800a31a <HAL_UART_Init>

    //
    __HAL_UART_ENABLE_IT(&DebugUartHandle,UART_IT_RXNE);
 800187a:	4b05      	ldr	r3, [pc, #20]	; (8001890 <DEBUG_USART_Config+0x4c>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	68da      	ldr	r2, [r3, #12]
 8001880:	4b03      	ldr	r3, [pc, #12]	; (8001890 <DEBUG_USART_Config+0x4c>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f042 0220 	orr.w	r2, r2, #32
 8001888:	60da      	str	r2, [r3, #12]
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	200000d0 	.word	0x200000d0
 8001894:	40013800 	.word	0x40013800

08001898 <WIFI_USART_Config>:

//WiFiuart3
void WIFI_USART_Config()
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
    WifiUartHandle.Instance = WIFI_USART;
 800189c:	4b11      	ldr	r3, [pc, #68]	; (80018e4 <WIFI_USART_Config+0x4c>)
 800189e:	4a12      	ldr	r2, [pc, #72]	; (80018e8 <WIFI_USART_Config+0x50>)
 80018a0:	601a      	str	r2, [r3, #0]

    WifiUartHandle.Init.BaudRate = DEBUG_USART_BAUDRATE;
 80018a2:	4b10      	ldr	r3, [pc, #64]	; (80018e4 <WIFI_USART_Config+0x4c>)
 80018a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018a8:	605a      	str	r2, [r3, #4]
    WifiUartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 80018aa:	4b0e      	ldr	r3, [pc, #56]	; (80018e4 <WIFI_USART_Config+0x4c>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	609a      	str	r2, [r3, #8]
    WifiUartHandle.Init.StopBits = UART_STOPBITS_1;//stm32f1xx_hal_uart.h
 80018b0:	4b0c      	ldr	r3, [pc, #48]	; (80018e4 <WIFI_USART_Config+0x4c>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	60da      	str	r2, [r3, #12]
    WifiUartHandle.Init.Parity = UART_PARITY_NONE;
 80018b6:	4b0b      	ldr	r3, [pc, #44]	; (80018e4 <WIFI_USART_Config+0x4c>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	611a      	str	r2, [r3, #16]
    WifiUartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018bc:	4b09      	ldr	r3, [pc, #36]	; (80018e4 <WIFI_USART_Config+0x4c>)
 80018be:	2200      	movs	r2, #0
 80018c0:	619a      	str	r2, [r3, #24]
    WifiUartHandle.Init.Mode = UART_MODE_TX_RX;
 80018c2:	4b08      	ldr	r3, [pc, #32]	; (80018e4 <WIFI_USART_Config+0x4c>)
 80018c4:	220c      	movs	r2, #12
 80018c6:	615a      	str	r2, [r3, #20]

    HAL_UART_Init(&WifiUartHandle);
 80018c8:	4806      	ldr	r0, [pc, #24]	; (80018e4 <WIFI_USART_Config+0x4c>)
 80018ca:	f008 fd26 	bl	800a31a <HAL_UART_Init>

    //
    __HAL_UART_ENABLE_IT(&WifiUartHandle,UART_IT_RXNE);
 80018ce:	4b05      	ldr	r3, [pc, #20]	; (80018e4 <WIFI_USART_Config+0x4c>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	68da      	ldr	r2, [r3, #12]
 80018d4:	4b03      	ldr	r3, [pc, #12]	; (80018e4 <WIFI_USART_Config+0x4c>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f042 0220 	orr.w	r2, r2, #32
 80018dc:	60da      	str	r2, [r3, #12]
}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	20000110 	.word	0x20000110
 80018e8:	40004800 	.word	0x40004800

080018ec <Beep_start>:

void Buzzer_INIT(){
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,0);
}

void Beep_start(){
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
	extern TIM_HandleTypeDef htim1;

	//Start Beeping
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80018f0:	2100      	movs	r1, #0
 80018f2:	4802      	ldr	r0, [pc, #8]	; (80018fc <Beep_start+0x10>)
 80018f4:	f007 fde8 	bl	80094c8 <HAL_TIM_PWM_Start>
}
 80018f8:	bf00      	nop
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	20000198 	.word	0x20000198

08001900 <Beep_stop>:

void Beep_stop(){
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
	extern TIM_HandleTypeDef htim1;
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001904:	2100      	movs	r1, #0
 8001906:	4802      	ldr	r0, [pc, #8]	; (8001910 <Beep_stop+0x10>)
 8001908:	f007 fe12 	bl	8009530 <HAL_TIM_PWM_Stop>
}
 800190c:	bf00      	nop
 800190e:	bd80      	pop	{r7, pc}
 8001910:	20000198 	.word	0x20000198

08001914 <Beep_set>:

void Beep_set(uint16_t prescaler, uint16_t period, uint16_t pulse){
 8001914:	b580      	push	{r7, lr}
 8001916:	b08a      	sub	sp, #40	; 0x28
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	80fb      	strh	r3, [r7, #6]
 800191e:	460b      	mov	r3, r1
 8001920:	80bb      	strh	r3, [r7, #4]
 8001922:	4613      	mov	r3, r2
 8001924:	807b      	strh	r3, [r7, #2]
	extern TIM_HandleTypeDef htim1;
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001926:	2100      	movs	r1, #0
 8001928:	4812      	ldr	r0, [pc, #72]	; (8001974 <Beep_set+0x60>)
 800192a:	f007 fe01 	bl	8009530 <HAL_TIM_PWM_Stop>

	TIM_OC_InitTypeDef sConfigOC = {0};
 800192e:	f107 030c 	add.w	r3, r7, #12
 8001932:	2200      	movs	r2, #0
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	605a      	str	r2, [r3, #4]
 8001938:	609a      	str	r2, [r3, #8]
 800193a:	60da      	str	r2, [r3, #12]
 800193c:	611a      	str	r2, [r3, #16]
 800193e:	615a      	str	r2, [r3, #20]
 8001940:	619a      	str	r2, [r3, #24]
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001942:	2360      	movs	r3, #96	; 0x60
 8001944:	60fb      	str	r3, [r7, #12]

	//Change Sound (PWM)
	htim1.Init.Prescaler = 63999;// E.g. If Prescaler = 63999,  72M Hz / (63999 + 1) = 1M Hz
 8001946:	4b0b      	ldr	r3, [pc, #44]	; (8001974 <Beep_set+0x60>)
 8001948:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 800194c:	605a      	str	r2, [r3, #4]
	htim1.Init.Period = 1124;// (One Period + 1) Per Second
 800194e:	4b09      	ldr	r3, [pc, #36]	; (8001974 <Beep_set+0x60>)
 8001950:	f240 4264 	movw	r2, #1124	; 0x464
 8001954:	60da      	str	r2, [r3, #12]
	sConfigOC.Pulse = 562;// PWM = Pulse/Period
 8001956:	f240 2332 	movw	r3, #562	; 0x232
 800195a:	613b      	str	r3, [r7, #16]
	HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1);
 800195c:	f107 030c 	add.w	r3, r7, #12
 8001960:	2200      	movs	r2, #0
 8001962:	4619      	mov	r1, r3
 8001964:	4803      	ldr	r0, [pc, #12]	; (8001974 <Beep_set+0x60>)
 8001966:	f007 ff43 	bl	80097f0 <HAL_TIM_PWM_ConfigChannel>
}
 800196a:	bf00      	nop
 800196c:	3728      	adds	r7, #40	; 0x28
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	20000198 	.word	0x20000198

08001978 <DHT11_IO_OUT>:
#include "dht11.h"
#include "printf.h"
#include "timer.h"

void DHT11_IO_OUT(void) //Set Pin As Output
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct ={0};
 800197e:	463b      	mov	r3, r7
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]
 8001984:	605a      	str	r2, [r3, #4]
 8001986:	609a      	str	r2, [r3, #8]
 8001988:	60da      	str	r2, [r3, #12]

	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800198a:	2340      	movs	r3, #64	; 0x40
 800198c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800198e:	2301      	movs	r3, #1
 8001990:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001992:	2300      	movs	r3, #0
 8001994:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001996:	2303      	movs	r3, #3
 8001998:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800199a:	463b      	mov	r3, r7
 800199c:	4619      	mov	r1, r3
 800199e:	4803      	ldr	r0, [pc, #12]	; (80019ac <DHT11_IO_OUT+0x34>)
 80019a0:	f006 fb6a 	bl	8008078 <HAL_GPIO_Init>
}
 80019a4:	bf00      	nop
 80019a6:	3710      	adds	r7, #16
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	40011800 	.word	0x40011800

080019b0 <DHT11_IO_IN>:

void DHT11_IO_IN(void) //Set Pin As Input
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b084      	sub	sp, #16
 80019b4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct ={0};
 80019b6:	463b      	mov	r3, r7
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
 80019be:	609a      	str	r2, [r3, #8]
 80019c0:	60da      	str	r2, [r3, #12]

	GPIO_InitStruct.Pin = GPIO_PIN_6;
 80019c2:	2340      	movs	r3, #64	; 0x40
 80019c4:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019c6:	2300      	movs	r3, #0
 80019c8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019ca:	2301      	movs	r3, #1
 80019cc:	60bb      	str	r3, [r7, #8]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019ce:	463b      	mov	r3, r7
 80019d0:	4619      	mov	r1, r3
 80019d2:	4803      	ldr	r0, [pc, #12]	; (80019e0 <DHT11_IO_IN+0x30>)
 80019d4:	f006 fb50 	bl	8008078 <HAL_GPIO_Init>
}
 80019d8:	bf00      	nop
 80019da:	3710      	adds	r7, #16
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	40011800 	.word	0x40011800

080019e4 <DHT11_RST>:

void DHT11_RST(){
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
	DHT11_IO_OUT();
 80019e8:	f7ff ffc6 	bl	8001978 <DHT11_IO_OUT>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6,GPIO_PIN_RESET);
 80019ec:	2200      	movs	r2, #0
 80019ee:	2140      	movs	r1, #64	; 0x40
 80019f0:	4807      	ldr	r0, [pc, #28]	; (8001a10 <DHT11_RST+0x2c>)
 80019f2:	f006 fcf0 	bl	80083d6 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80019f6:	2014      	movs	r0, #20
 80019f8:	f005 fc4a 	bl	8007290 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6,GPIO_PIN_SET);
 80019fc:	2201      	movs	r2, #1
 80019fe:	2140      	movs	r1, #64	; 0x40
 8001a00:	4803      	ldr	r0, [pc, #12]	; (8001a10 <DHT11_RST+0x2c>)
 8001a02:	f006 fce8 	bl	80083d6 <HAL_GPIO_WritePin>
	delay_us(30);
 8001a06:	201e      	movs	r0, #30
 8001a08:	f004 fd46 	bl	8006498 <delay_us>
}
 8001a0c:	bf00      	nop
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40011800 	.word	0x40011800

08001a14 <Dht11_Check>:

uint8_t Dht11_Check(){
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
	uint8_t retry=0;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	71fb      	strb	r3, [r7, #7]
	DHT11_IO_IN();
 8001a1e:	f7ff ffc7 	bl	80019b0 <DHT11_IO_IN>
	while(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)&&retry<100){
 8001a22:	e005      	b.n	8001a30 <Dht11_Check+0x1c>
		++retry;
 8001a24:	79fb      	ldrb	r3, [r7, #7]
 8001a26:	3301      	adds	r3, #1
 8001a28:	71fb      	strb	r3, [r7, #7]
		delay_us(1);
 8001a2a:	2001      	movs	r0, #1
 8001a2c:	f004 fd34 	bl	8006498 <delay_us>
	while(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)&&retry<100){
 8001a30:	2140      	movs	r1, #64	; 0x40
 8001a32:	4815      	ldr	r0, [pc, #84]	; (8001a88 <Dht11_Check+0x74>)
 8001a34:	f006 fcb8 	bl	80083a8 <HAL_GPIO_ReadPin>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d002      	beq.n	8001a44 <Dht11_Check+0x30>
 8001a3e:	79fb      	ldrb	r3, [r7, #7]
 8001a40:	2b63      	cmp	r3, #99	; 0x63
 8001a42:	d9ef      	bls.n	8001a24 <Dht11_Check+0x10>
	}
	if(retry>=100)return 1; else retry=0;
 8001a44:	79fb      	ldrb	r3, [r7, #7]
 8001a46:	2b63      	cmp	r3, #99	; 0x63
 8001a48:	d901      	bls.n	8001a4e <Dht11_Check+0x3a>
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e018      	b.n	8001a80 <Dht11_Check+0x6c>
 8001a4e:	2300      	movs	r3, #0
 8001a50:	71fb      	strb	r3, [r7, #7]
	while(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)&&retry<100){
 8001a52:	e005      	b.n	8001a60 <Dht11_Check+0x4c>
		++retry;
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	3301      	adds	r3, #1
 8001a58:	71fb      	strb	r3, [r7, #7]
		delay_us(1);
 8001a5a:	2001      	movs	r0, #1
 8001a5c:	f004 fd1c 	bl	8006498 <delay_us>
	while(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)&&retry<100){
 8001a60:	2140      	movs	r1, #64	; 0x40
 8001a62:	4809      	ldr	r0, [pc, #36]	; (8001a88 <Dht11_Check+0x74>)
 8001a64:	f006 fca0 	bl	80083a8 <HAL_GPIO_ReadPin>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d102      	bne.n	8001a74 <Dht11_Check+0x60>
 8001a6e:	79fb      	ldrb	r3, [r7, #7]
 8001a70:	2b63      	cmp	r3, #99	; 0x63
 8001a72:	d9ef      	bls.n	8001a54 <Dht11_Check+0x40>
	}
	if(retry>=100)return 1;
 8001a74:	79fb      	ldrb	r3, [r7, #7]
 8001a76:	2b63      	cmp	r3, #99	; 0x63
 8001a78:	d901      	bls.n	8001a7e <Dht11_Check+0x6a>
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e000      	b.n	8001a80 <Dht11_Check+0x6c>
	return 0;
 8001a7e:	2300      	movs	r3, #0
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40011800 	.word	0x40011800

08001a8c <DHT11_Init>:

uint8_t DHT11_Init(){
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
	DHT11_RST();
 8001a90:	f7ff ffa8 	bl	80019e4 <DHT11_RST>
	return Dht11_Check();
 8001a94:	f7ff ffbe 	bl	8001a14 <Dht11_Check>
 8001a98:	4603      	mov	r3, r0
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	bd80      	pop	{r7, pc}
	...

08001aa0 <DHT11_ReadBit>:

uint8_t DHT11_ReadBit(){
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
	uint8_t retry=0;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	71fb      	strb	r3, [r7, #7]
	//Wait For Last Set signal end
	while(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6) &&retry<100){
 8001aaa:	e005      	b.n	8001ab8 <DHT11_ReadBit+0x18>
		++retry;
 8001aac:	79fb      	ldrb	r3, [r7, #7]
 8001aae:	3301      	adds	r3, #1
 8001ab0:	71fb      	strb	r3, [r7, #7]
		delay_us(1);
 8001ab2:	2001      	movs	r0, #1
 8001ab4:	f004 fcf0 	bl	8006498 <delay_us>
	while(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6) &&retry<100){
 8001ab8:	2140      	movs	r1, #64	; 0x40
 8001aba:	4816      	ldr	r0, [pc, #88]	; (8001b14 <DHT11_ReadBit+0x74>)
 8001abc:	f006 fc74 	bl	80083a8 <HAL_GPIO_ReadPin>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d002      	beq.n	8001acc <DHT11_ReadBit+0x2c>
 8001ac6:	79fb      	ldrb	r3, [r7, #7]
 8001ac8:	2b63      	cmp	r3, #99	; 0x63
 8001aca:	d9ef      	bls.n	8001aac <DHT11_ReadBit+0xc>
	}
	retry = 0;
 8001acc:	2300      	movs	r3, #0
 8001ace:	71fb      	strb	r3, [r7, #7]
	//Wait For New Set Signal Begin
	while(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6) &&retry<100){
 8001ad0:	e005      	b.n	8001ade <DHT11_ReadBit+0x3e>
		++retry;
 8001ad2:	79fb      	ldrb	r3, [r7, #7]
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	71fb      	strb	r3, [r7, #7]
		delay_us(1);
 8001ad8:	2001      	movs	r0, #1
 8001ada:	f004 fcdd 	bl	8006498 <delay_us>
	while(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6) &&retry<100){
 8001ade:	2140      	movs	r1, #64	; 0x40
 8001ae0:	480c      	ldr	r0, [pc, #48]	; (8001b14 <DHT11_ReadBit+0x74>)
 8001ae2:	f006 fc61 	bl	80083a8 <HAL_GPIO_ReadPin>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d102      	bne.n	8001af2 <DHT11_ReadBit+0x52>
 8001aec:	79fb      	ldrb	r3, [r7, #7]
 8001aee:	2b63      	cmp	r3, #99	; 0x63
 8001af0:	d9ef      	bls.n	8001ad2 <DHT11_ReadBit+0x32>
	}
	//0: 26-28us   1:70us
	delay_us(40);
 8001af2:	2028      	movs	r0, #40	; 0x28
 8001af4:	f004 fcd0 	bl	8006498 <delay_us>
	if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)) return 1; else return 0;
 8001af8:	2140      	movs	r1, #64	; 0x40
 8001afa:	4806      	ldr	r0, [pc, #24]	; (8001b14 <DHT11_ReadBit+0x74>)
 8001afc:	f006 fc54 	bl	80083a8 <HAL_GPIO_ReadPin>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <DHT11_ReadBit+0x6a>
 8001b06:	2301      	movs	r3, #1
 8001b08:	e000      	b.n	8001b0c <DHT11_ReadBit+0x6c>
 8001b0a:	2300      	movs	r3, #0
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3708      	adds	r7, #8
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40011800 	.word	0x40011800

08001b18 <DHT11_ReadByte>:

uint8_t DHT11_ReadByte(){
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
	uint8_t i,dat;
	dat=0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	71bb      	strb	r3, [r7, #6]
	for (i=0;i<8;i++){
 8001b22:	2300      	movs	r3, #0
 8001b24:	71fb      	strb	r3, [r7, #7]
 8001b26:	e00c      	b.n	8001b42 <DHT11_ReadByte+0x2a>
		dat<<=1;
 8001b28:	79bb      	ldrb	r3, [r7, #6]
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	71bb      	strb	r3, [r7, #6]
		dat|=DHT11_ReadBit();
 8001b2e:	f7ff ffb7 	bl	8001aa0 <DHT11_ReadBit>
 8001b32:	4603      	mov	r3, r0
 8001b34:	461a      	mov	r2, r3
 8001b36:	79bb      	ldrb	r3, [r7, #6]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	71bb      	strb	r3, [r7, #6]
	for (i=0;i<8;i++){
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	3301      	adds	r3, #1
 8001b40:	71fb      	strb	r3, [r7, #7]
 8001b42:	79fb      	ldrb	r3, [r7, #7]
 8001b44:	2b07      	cmp	r3, #7
 8001b46:	d9ef      	bls.n	8001b28 <DHT11_ReadByte+0x10>
	}
	return dat;
 8001b48:	79bb      	ldrb	r3, [r7, #6]
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}

08001b52 <DHT11_ReadData>:


uint8_t DHT11_ReadData(DHT11_datastruct *ds){
 8001b52:	b590      	push	{r4, r7, lr}
 8001b54:	b085      	sub	sp, #20
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
	uint8_t buf[5];
	uint8_t i;
	//Reset and Check
	if(DHT11_Init()==0){
 8001b5a:	f7ff ff97 	bl	8001a8c <DHT11_Init>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d133      	bne.n	8001bcc <DHT11_ReadData+0x7a>
		for(i=0;i<5;++i){
 8001b64:	2300      	movs	r3, #0
 8001b66:	73fb      	strb	r3, [r7, #15]
 8001b68:	e00c      	b.n	8001b84 <DHT11_ReadData+0x32>
			buf[i]=DHT11_ReadByte();
 8001b6a:	7bfc      	ldrb	r4, [r7, #15]
 8001b6c:	f7ff ffd4 	bl	8001b18 <DHT11_ReadByte>
 8001b70:	4603      	mov	r3, r0
 8001b72:	461a      	mov	r2, r3
 8001b74:	f104 0310 	add.w	r3, r4, #16
 8001b78:	443b      	add	r3, r7
 8001b7a:	f803 2c08 	strb.w	r2, [r3, #-8]
		for(i=0;i<5;++i){
 8001b7e:	7bfb      	ldrb	r3, [r7, #15]
 8001b80:	3301      	adds	r3, #1
 8001b82:	73fb      	strb	r3, [r7, #15]
 8001b84:	7bfb      	ldrb	r3, [r7, #15]
 8001b86:	2b04      	cmp	r3, #4
 8001b88:	d9ef      	bls.n	8001b6a <DHT11_ReadData+0x18>
		}
	//i=0,1  = humidity  00.11
	//i=2,3  = temperature 22.33
	//i=4    = Check Sum 0+1+2+3==4
		ds->humid_int = buf[0];
 8001b8a:	7a3a      	ldrb	r2, [r7, #8]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	701a      	strb	r2, [r3, #0]
		ds->humid_dec = buf[1];
 8001b90:	7a7a      	ldrb	r2, [r7, #9]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	705a      	strb	r2, [r3, #1]
		ds->temp_int = buf[2];
 8001b96:	7aba      	ldrb	r2, [r7, #10]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	709a      	strb	r2, [r3, #2]
		ds->temp_dec = buf[3];
 8001b9c:	7afa      	ldrb	r2, [r7, #11]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	70da      	strb	r2, [r3, #3]
		ds->check_sum = buf[4];
 8001ba2:	7b3a      	ldrb	r2, [r7, #12]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	711a      	strb	r2, [r3, #4]
		if(ds->humid_int + ds->humid_dec + ds->temp_int + ds->temp_dec != ds->check_sum){
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	461a      	mov	r2, r3
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	785b      	ldrb	r3, [r3, #1]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	7892      	ldrb	r2, [r2, #2]
 8001bb8:	4413      	add	r3, r2
 8001bba:	687a      	ldr	r2, [r7, #4]
 8001bbc:	78d2      	ldrb	r2, [r2, #3]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	7912      	ldrb	r2, [r2, #4]
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d003      	beq.n	8001bd0 <DHT11_ReadData+0x7e>
			//Wrong Data
			return 0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	e002      	b.n	8001bd2 <DHT11_ReadData+0x80>
		}
	}else return 1;//Success
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e000      	b.n	8001bd2 <DHT11_ReadData+0x80>
	return 0;//Not Responding
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3714      	adds	r7, #20
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd90      	pop	{r4, r7, pc}
	...

08001bdc <ESP8266_GPIO_Config>:
#include "ring_buffer.h"
#include "rtc.h"
uint8_t esp8266_step_flag = 9;

void ESP8266_GPIO_Config()
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af00      	add	r7, sp, #0
    //GPIO
    GPIO_InitTypeDef  GPIO_InitStruct;
    //
    ESP8266_CH_PD_CLK_ENABLE();
 8001be2:	4b19      	ldr	r3, [pc, #100]	; (8001c48 <ESP8266_GPIO_Config+0x6c>)
 8001be4:	699b      	ldr	r3, [r3, #24]
 8001be6:	4a18      	ldr	r2, [pc, #96]	; (8001c48 <ESP8266_GPIO_Config+0x6c>)
 8001be8:	f043 0308 	orr.w	r3, r3, #8
 8001bec:	6193      	str	r3, [r2, #24]
 8001bee:	4b16      	ldr	r3, [pc, #88]	; (8001c48 <ESP8266_GPIO_Config+0x6c>)
 8001bf0:	699b      	ldr	r3, [r3, #24]
 8001bf2:	f003 0308 	and.w	r3, r3, #8
 8001bf6:	607b      	str	r3, [r7, #4]
 8001bf8:	687b      	ldr	r3, [r7, #4]
    ESP8266_RST_CLK_ENABLE();
 8001bfa:	4b13      	ldr	r3, [pc, #76]	; (8001c48 <ESP8266_GPIO_Config+0x6c>)
 8001bfc:	699b      	ldr	r3, [r3, #24]
 8001bfe:	4a12      	ldr	r2, [pc, #72]	; (8001c48 <ESP8266_GPIO_Config+0x6c>)
 8001c00:	f043 0308 	orr.w	r3, r3, #8
 8001c04:	6193      	str	r3, [r2, #24]
 8001c06:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <ESP8266_GPIO_Config+0x6c>)
 8001c08:	699b      	ldr	r3, [r3, #24]
 8001c0a:	f003 0308 	and.w	r3, r3, #8
 8001c0e:	603b      	str	r3, [r7, #0]
 8001c10:	683b      	ldr	r3, [r7, #0]

    GPIO_InitStruct.Pin = ESP8266_CH_PD_PIN;
 8001c12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c16:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(ESP8266_CH_PD_PORT,&GPIO_InitStruct);
 8001c20:	f107 0308 	add.w	r3, r7, #8
 8001c24:	4619      	mov	r1, r3
 8001c26:	4809      	ldr	r0, [pc, #36]	; (8001c4c <ESP8266_GPIO_Config+0x70>)
 8001c28:	f006 fa26 	bl	8008078 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ESP8266_RST_PIN;
 8001c2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c30:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(ESP8266_RST_PORT,&GPIO_InitStruct);
 8001c32:	f107 0308 	add.w	r3, r7, #8
 8001c36:	4619      	mov	r1, r3
 8001c38:	4804      	ldr	r0, [pc, #16]	; (8001c4c <ESP8266_GPIO_Config+0x70>)
 8001c3a:	f006 fa1d 	bl	8008078 <HAL_GPIO_Init>
}
 8001c3e:	bf00      	nop
 8001c40:	3718      	adds	r7, #24
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	40010c00 	.word	0x40010c00

08001c50 <ESP8266_RESET>:


//esp8266 main
void ESP8266_RESET(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
    ESP8266_GPIO_Config();
 8001c54:	f7ff ffc2 	bl	8001bdc <ESP8266_GPIO_Config>
    WIFI_USART_Config();
 8001c58:	f7ff fe1e 	bl	8001898 <WIFI_USART_Config>

    ESP8266_CH_PD_DISABLE();
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c62:	480d      	ldr	r0, [pc, #52]	; (8001c98 <ESP8266_RESET+0x48>)
 8001c64:	f006 fbb7 	bl	80083d6 <HAL_GPIO_WritePin>
    ESP8266_CH_PD_DISABLE();
 8001c68:	2200      	movs	r2, #0
 8001c6a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c6e:	480a      	ldr	r0, [pc, #40]	; (8001c98 <ESP8266_RESET+0x48>)
 8001c70:	f006 fbb1 	bl	80083d6 <HAL_GPIO_WritePin>

    HAL_Delay(100);
 8001c74:	2064      	movs	r0, #100	; 0x64
 8001c76:	f005 fb0b 	bl	8007290 <HAL_Delay>

    ESP8266_CH_PD_ENABLE();
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c80:	4805      	ldr	r0, [pc, #20]	; (8001c98 <ESP8266_RESET+0x48>)
 8001c82:	f006 fba8 	bl	80083d6 <HAL_GPIO_WritePin>
    ESP8266_RST_ENABLE();
 8001c86:	2201      	movs	r2, #1
 8001c88:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c8c:	4802      	ldr	r0, [pc, #8]	; (8001c98 <ESP8266_RESET+0x48>)
 8001c8e:	f006 fba2 	bl	80083d6 <HAL_GPIO_WritePin>
}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	40010c00 	.word	0x40010c00

08001c9c <esp8266_cmd_reset>:


void esp8266_cmd_reset(){
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
	if(!IsDataAvailable()) return;
 8001ca0:	f003 fc9a 	bl	80055d8 <IsDataAvailable>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d00f      	beq.n	8001cca <esp8266_cmd_reset+0x2e>
	if(!Wait_for("ready")) return;
 8001caa:	480a      	ldr	r0, [pc, #40]	; (8001cd4 <esp8266_cmd_reset+0x38>)
 8001cac:	f003 fcfe 	bl	80056ac <Wait_for>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d00b      	beq.n	8001cce <esp8266_cmd_reset+0x32>
	//HAL_Delay(100);
	printf("AT+RST\r\n");
 8001cb6:	4808      	ldr	r0, [pc, #32]	; (8001cd8 <esp8266_cmd_reset+0x3c>)
 8001cb8:	f003 fbe2 	bl	8005480 <printf_>
	++esp8266_step_flag;
 8001cbc:	4b07      	ldr	r3, [pc, #28]	; (8001cdc <esp8266_cmd_reset+0x40>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	b2da      	uxtb	r2, r3
 8001cc4:	4b05      	ldr	r3, [pc, #20]	; (8001cdc <esp8266_cmd_reset+0x40>)
 8001cc6:	701a      	strb	r2, [r3, #0]
 8001cc8:	e002      	b.n	8001cd0 <esp8266_cmd_reset+0x34>
	if(!IsDataAvailable()) return;
 8001cca:	bf00      	nop
 8001ccc:	e000      	b.n	8001cd0 <esp8266_cmd_reset+0x34>
	if(!Wait_for("ready")) return;
 8001cce:	bf00      	nop
}
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	0800cca0 	.word	0x0800cca0
 8001cd8:	0800cca8 	.word	0x0800cca8
 8001cdc:	20000000 	.word	0x20000000

08001ce0 <esp8266_cmd_set_station>:

void esp8266_cmd_set_station(){
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
	if(!IsDataAvailable()) return;
 8001ce4:	f003 fc78 	bl	80055d8 <IsDataAvailable>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d00f      	beq.n	8001d0e <esp8266_cmd_set_station+0x2e>
	if(!Wait_for("ready")) return;
 8001cee:	480a      	ldr	r0, [pc, #40]	; (8001d18 <esp8266_cmd_set_station+0x38>)
 8001cf0:	f003 fcdc 	bl	80056ac <Wait_for>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d00b      	beq.n	8001d12 <esp8266_cmd_set_station+0x32>
	//HAL_Delay(100);
	printf("AT+CWMODE=1\r\n");
 8001cfa:	4808      	ldr	r0, [pc, #32]	; (8001d1c <esp8266_cmd_set_station+0x3c>)
 8001cfc:	f003 fbc0 	bl	8005480 <printf_>
	++esp8266_step_flag;
 8001d00:	4b07      	ldr	r3, [pc, #28]	; (8001d20 <esp8266_cmd_set_station+0x40>)
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	3301      	adds	r3, #1
 8001d06:	b2da      	uxtb	r2, r3
 8001d08:	4b05      	ldr	r3, [pc, #20]	; (8001d20 <esp8266_cmd_set_station+0x40>)
 8001d0a:	701a      	strb	r2, [r3, #0]
 8001d0c:	e002      	b.n	8001d14 <esp8266_cmd_set_station+0x34>
	if(!IsDataAvailable()) return;
 8001d0e:	bf00      	nop
 8001d10:	e000      	b.n	8001d14 <esp8266_cmd_set_station+0x34>
	if(!Wait_for("ready")) return;
 8001d12:	bf00      	nop
}
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	0800cca0 	.word	0x0800cca0
 8001d1c:	0800ccb4 	.word	0x0800ccb4
 8001d20:	20000000 	.word	0x20000000

08001d24 <esp8266_cmd_connectWifi>:

void esp8266_cmd_connectWifi(){
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
	if(!IsDataAvailable()) return;
 8001d28:	f003 fc56 	bl	80055d8 <IsDataAvailable>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d014      	beq.n	8001d5c <esp8266_cmd_connectWifi+0x38>
	if(!Wait_for("OK")) return;
 8001d32:	480c      	ldr	r0, [pc, #48]	; (8001d64 <esp8266_cmd_connectWifi+0x40>)
 8001d34:	f003 fcba 	bl	80056ac <Wait_for>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d010      	beq.n	8001d60 <esp8266_cmd_connectWifi+0x3c>
	//HAL_Delay(100);
	extern const char* ssid;
    extern const char* wifi_password;
	printf("AT+CWJAP=\"%s\",\"%s\"\r\n",ssid,wifi_password);
 8001d3e:	4b0a      	ldr	r3, [pc, #40]	; (8001d68 <esp8266_cmd_connectWifi+0x44>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a0a      	ldr	r2, [pc, #40]	; (8001d6c <esp8266_cmd_connectWifi+0x48>)
 8001d44:	6812      	ldr	r2, [r2, #0]
 8001d46:	4619      	mov	r1, r3
 8001d48:	4809      	ldr	r0, [pc, #36]	; (8001d70 <esp8266_cmd_connectWifi+0x4c>)
 8001d4a:	f003 fb99 	bl	8005480 <printf_>
	++esp8266_step_flag;
 8001d4e:	4b09      	ldr	r3, [pc, #36]	; (8001d74 <esp8266_cmd_connectWifi+0x50>)
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	3301      	adds	r3, #1
 8001d54:	b2da      	uxtb	r2, r3
 8001d56:	4b07      	ldr	r3, [pc, #28]	; (8001d74 <esp8266_cmd_connectWifi+0x50>)
 8001d58:	701a      	strb	r2, [r3, #0]
 8001d5a:	e002      	b.n	8001d62 <esp8266_cmd_connectWifi+0x3e>
	if(!IsDataAvailable()) return;
 8001d5c:	bf00      	nop
 8001d5e:	e000      	b.n	8001d62 <esp8266_cmd_connectWifi+0x3e>
	if(!Wait_for("OK")) return;
 8001d60:	bf00      	nop
}
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	0800ccc4 	.word	0x0800ccc4
 8001d68:	20000004 	.word	0x20000004
 8001d6c:	20000008 	.word	0x20000008
 8001d70:	0800ccc8 	.word	0x0800ccc8
 8001d74:	20000000 	.word	0x20000000

08001d78 <esp8266_cmd_tcp>:

void esp8266_cmd_tcp(){
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
	if(!IsDataAvailable()) return;
 8001d7c:	f003 fc2c 	bl	80055d8 <IsDataAvailable>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d00f      	beq.n	8001da6 <esp8266_cmd_tcp+0x2e>
	if(!Wait_for("OK")) return;
 8001d86:	480a      	ldr	r0, [pc, #40]	; (8001db0 <esp8266_cmd_tcp+0x38>)
 8001d88:	f003 fc90 	bl	80056ac <Wait_for>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d00b      	beq.n	8001daa <esp8266_cmd_tcp+0x32>
	//HAL_Delay(100);
	printf("AT+CIPSTART=\"TCP\",\"marsohk.pythonanywhere.com\",80\r\n");
 8001d92:	4808      	ldr	r0, [pc, #32]	; (8001db4 <esp8266_cmd_tcp+0x3c>)
 8001d94:	f003 fb74 	bl	8005480 <printf_>
	++esp8266_step_flag;
 8001d98:	4b07      	ldr	r3, [pc, #28]	; (8001db8 <esp8266_cmd_tcp+0x40>)
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	b2da      	uxtb	r2, r3
 8001da0:	4b05      	ldr	r3, [pc, #20]	; (8001db8 <esp8266_cmd_tcp+0x40>)
 8001da2:	701a      	strb	r2, [r3, #0]
 8001da4:	e002      	b.n	8001dac <esp8266_cmd_tcp+0x34>
	if(!IsDataAvailable()) return;
 8001da6:	bf00      	nop
 8001da8:	e000      	b.n	8001dac <esp8266_cmd_tcp+0x34>
	if(!Wait_for("OK")) return;
 8001daa:	bf00      	nop
}
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	0800ccc4 	.word	0x0800ccc4
 8001db4:	0800cce0 	.word	0x0800cce0
 8001db8:	20000000 	.word	0x20000000

08001dbc <esp8266_cmd_trans_mode>:

void esp8266_cmd_trans_mode(){
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
	if(!IsDataAvailable()) return;
 8001dc0:	f003 fc0a 	bl	80055d8 <IsDataAvailable>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d00f      	beq.n	8001dea <esp8266_cmd_trans_mode+0x2e>
	if(!Wait_for("OK")) return;
 8001dca:	480a      	ldr	r0, [pc, #40]	; (8001df4 <esp8266_cmd_trans_mode+0x38>)
 8001dcc:	f003 fc6e 	bl	80056ac <Wait_for>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d00b      	beq.n	8001dee <esp8266_cmd_trans_mode+0x32>
	//HAL_Delay(100);
	printf("AT+CIPMODE=1\r\n");
 8001dd6:	4808      	ldr	r0, [pc, #32]	; (8001df8 <esp8266_cmd_trans_mode+0x3c>)
 8001dd8:	f003 fb52 	bl	8005480 <printf_>
	++esp8266_step_flag;
 8001ddc:	4b07      	ldr	r3, [pc, #28]	; (8001dfc <esp8266_cmd_trans_mode+0x40>)
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	3301      	adds	r3, #1
 8001de2:	b2da      	uxtb	r2, r3
 8001de4:	4b05      	ldr	r3, [pc, #20]	; (8001dfc <esp8266_cmd_trans_mode+0x40>)
 8001de6:	701a      	strb	r2, [r3, #0]
 8001de8:	e002      	b.n	8001df0 <esp8266_cmd_trans_mode+0x34>
	if(!IsDataAvailable()) return;
 8001dea:	bf00      	nop
 8001dec:	e000      	b.n	8001df0 <esp8266_cmd_trans_mode+0x34>
	if(!Wait_for("OK")) return;
 8001dee:	bf00      	nop
}
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	0800ccc4 	.word	0x0800ccc4
 8001df8:	0800cd14 	.word	0x0800cd14
 8001dfc:	20000000 	.word	0x20000000

08001e00 <esp8266_cmd_send_request>:


void esp8266_cmd_send_request(){
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
	if(!IsDataAvailable()) return;
 8001e04:	f003 fbe8 	bl	80055d8 <IsDataAvailable>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d00f      	beq.n	8001e2e <esp8266_cmd_send_request+0x2e>
	if(!Wait_for("OK")) return;
 8001e0e:	480a      	ldr	r0, [pc, #40]	; (8001e38 <esp8266_cmd_send_request+0x38>)
 8001e10:	f003 fc4c 	bl	80056ac <Wait_for>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d00b      	beq.n	8001e32 <esp8266_cmd_send_request+0x32>
	//HAL_Delay(100);
	printf("AT+CIPSEND\r\n");
 8001e1a:	4808      	ldr	r0, [pc, #32]	; (8001e3c <esp8266_cmd_send_request+0x3c>)
 8001e1c:	f003 fb30 	bl	8005480 <printf_>
	++esp8266_step_flag;
 8001e20:	4b07      	ldr	r3, [pc, #28]	; (8001e40 <esp8266_cmd_send_request+0x40>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	3301      	adds	r3, #1
 8001e26:	b2da      	uxtb	r2, r3
 8001e28:	4b05      	ldr	r3, [pc, #20]	; (8001e40 <esp8266_cmd_send_request+0x40>)
 8001e2a:	701a      	strb	r2, [r3, #0]
 8001e2c:	e002      	b.n	8001e34 <esp8266_cmd_send_request+0x34>
	if(!IsDataAvailable()) return;
 8001e2e:	bf00      	nop
 8001e30:	e000      	b.n	8001e34 <esp8266_cmd_send_request+0x34>
	if(!Wait_for("OK")) return;
 8001e32:	bf00      	nop
}
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	0800ccc4 	.word	0x0800ccc4
 8001e3c:	0800cd24 	.word	0x0800cd24
 8001e40:	20000000 	.word	0x20000000

08001e44 <esp8266_cmd_fill_time_request>:

void esp8266_cmd_fill_time_request(){
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
	if(!IsDataAvailable()) return;
 8001e48:	f003 fbc6 	bl	80055d8 <IsDataAvailable>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d00f      	beq.n	8001e72 <esp8266_cmd_fill_time_request+0x2e>
	if(!Wait_for("OK")) return;
 8001e52:	480a      	ldr	r0, [pc, #40]	; (8001e7c <esp8266_cmd_fill_time_request+0x38>)
 8001e54:	f003 fc2a 	bl	80056ac <Wait_for>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d00b      	beq.n	8001e76 <esp8266_cmd_fill_time_request+0x32>
	//HAL_Delay(100);
	printf("GET /date HTTP/1.1\r\nHost: marsohk.pythonanywhere.com\r\n\r\n");
 8001e5e:	4808      	ldr	r0, [pc, #32]	; (8001e80 <esp8266_cmd_fill_time_request+0x3c>)
 8001e60:	f003 fb0e 	bl	8005480 <printf_>
	++esp8266_step_flag;
 8001e64:	4b07      	ldr	r3, [pc, #28]	; (8001e84 <esp8266_cmd_fill_time_request+0x40>)
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	3301      	adds	r3, #1
 8001e6a:	b2da      	uxtb	r2, r3
 8001e6c:	4b05      	ldr	r3, [pc, #20]	; (8001e84 <esp8266_cmd_fill_time_request+0x40>)
 8001e6e:	701a      	strb	r2, [r3, #0]
 8001e70:	e002      	b.n	8001e78 <esp8266_cmd_fill_time_request+0x34>
	if(!IsDataAvailable()) return;
 8001e72:	bf00      	nop
 8001e74:	e000      	b.n	8001e78 <esp8266_cmd_fill_time_request+0x34>
	if(!Wait_for("OK")) return;
 8001e76:	bf00      	nop
}
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	0800ccc4 	.word	0x0800ccc4
 8001e80:	0800cd34 	.word	0x0800cd34
 8001e84:	20000000 	.word	0x20000000

08001e88 <esp8266_cmd_fill_water_request>:

void esp8266_cmd_fill_water_request(){
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
	if(!IsDataAvailable()) return;
 8001e8c:	f003 fba4 	bl	80055d8 <IsDataAvailable>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d00f      	beq.n	8001eb6 <esp8266_cmd_fill_water_request+0x2e>
	if(!Wait_for("OK")) return;
 8001e96:	480a      	ldr	r0, [pc, #40]	; (8001ec0 <esp8266_cmd_fill_water_request+0x38>)
 8001e98:	f003 fc08 	bl	80056ac <Wait_for>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d00b      	beq.n	8001eba <esp8266_cmd_fill_water_request+0x32>
	//HAL_Delay(100);
	printf("GET /water?set=1 HTTP/1.1\r\nHost: marsohk.pythonanywhere.com\r\n\r\n");
 8001ea2:	4808      	ldr	r0, [pc, #32]	; (8001ec4 <esp8266_cmd_fill_water_request+0x3c>)
 8001ea4:	f003 faec 	bl	8005480 <printf_>
	++esp8266_step_flag;
 8001ea8:	4b07      	ldr	r3, [pc, #28]	; (8001ec8 <esp8266_cmd_fill_water_request+0x40>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	3301      	adds	r3, #1
 8001eae:	b2da      	uxtb	r2, r3
 8001eb0:	4b05      	ldr	r3, [pc, #20]	; (8001ec8 <esp8266_cmd_fill_water_request+0x40>)
 8001eb2:	701a      	strb	r2, [r3, #0]
 8001eb4:	e002      	b.n	8001ebc <esp8266_cmd_fill_water_request+0x34>
	if(!IsDataAvailable()) return;
 8001eb6:	bf00      	nop
 8001eb8:	e000      	b.n	8001ebc <esp8266_cmd_fill_water_request+0x34>
	if(!Wait_for("OK")) return;
 8001eba:	bf00      	nop
}
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	0800ccc4 	.word	0x0800ccc4
 8001ec4:	0800cd70 	.word	0x0800cd70
 8001ec8:	20000000 	.word	0x20000000

08001ecc <esp8266_cmd_fill_exercise_request>:

void esp8266_cmd_fill_exercise_request(){
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
	if(!IsDataAvailable()) return;
 8001ed0:	f003 fb82 	bl	80055d8 <IsDataAvailable>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d013      	beq.n	8001f02 <esp8266_cmd_fill_exercise_request+0x36>
	if(!Wait_for("OK")) return;
 8001eda:	480c      	ldr	r0, [pc, #48]	; (8001f0c <esp8266_cmd_fill_exercise_request+0x40>)
 8001edc:	f003 fbe6 	bl	80056ac <Wait_for>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d00f      	beq.n	8001f06 <esp8266_cmd_fill_exercise_request+0x3a>
	//HAL_Delay(100);
	printf("GET /exercise?time=%d HTTP/1.1\r\nHost: marsohk.pythonanywhere.com\r\n\r\n", RTC_raw());
 8001ee6:	f003 ff35 	bl	8005d54 <RTC_raw>
 8001eea:	4603      	mov	r3, r0
 8001eec:	4619      	mov	r1, r3
 8001eee:	4808      	ldr	r0, [pc, #32]	; (8001f10 <esp8266_cmd_fill_exercise_request+0x44>)
 8001ef0:	f003 fac6 	bl	8005480 <printf_>
	++esp8266_step_flag;
 8001ef4:	4b07      	ldr	r3, [pc, #28]	; (8001f14 <esp8266_cmd_fill_exercise_request+0x48>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	3301      	adds	r3, #1
 8001efa:	b2da      	uxtb	r2, r3
 8001efc:	4b05      	ldr	r3, [pc, #20]	; (8001f14 <esp8266_cmd_fill_exercise_request+0x48>)
 8001efe:	701a      	strb	r2, [r3, #0]
 8001f00:	e002      	b.n	8001f08 <esp8266_cmd_fill_exercise_request+0x3c>
	if(!IsDataAvailable()) return;
 8001f02:	bf00      	nop
 8001f04:	e000      	b.n	8001f08 <esp8266_cmd_fill_exercise_request+0x3c>
	if(!Wait_for("OK")) return;
 8001f06:	bf00      	nop
}
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	0800ccc4 	.word	0x0800ccc4
 8001f10:	0800cdb0 	.word	0x0800cdb0
 8001f14:	20000000 	.word	0x20000000

08001f18 <esp8266_get_time_buffer>:

void esp8266_get_time_buffer(){
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
	if(!IsDataAvailable()) return;
 8001f1c:	f003 fb5c 	bl	80055d8 <IsDataAvailable>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d017      	beq.n	8001f56 <esp8266_get_time_buffer+0x3e>
	if(!Wait_for("OK")) return;
 8001f26:	480e      	ldr	r0, [pc, #56]	; (8001f60 <esp8266_get_time_buffer+0x48>)
 8001f28:	f003 fbc0 	bl	80056ac <Wait_for>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d013      	beq.n	8001f5a <esp8266_get_time_buffer+0x42>
	HAL_Delay(100);
 8001f32:	2064      	movs	r0, #100	; 0x64
 8001f34:	f005 f9ac 	bl	8007290 <HAL_Delay>
	extern char USART_DATE_BUFFER[15];

	//LCD_Clear(0, 100, 250,150);
	//LCD_DrawString(20, 100, "Done...");
	Wait_for("DATA:");
 8001f38:	480a      	ldr	r0, [pc, #40]	; (8001f64 <esp8266_get_time_buffer+0x4c>)
 8001f3a:	f003 fbb7 	bl	80056ac <Wait_for>
	Get_after("DATA:",15, USART_DATE_BUFFER);
 8001f3e:	4a0a      	ldr	r2, [pc, #40]	; (8001f68 <esp8266_get_time_buffer+0x50>)
 8001f40:	210f      	movs	r1, #15
 8001f42:	4808      	ldr	r0, [pc, #32]	; (8001f64 <esp8266_get_time_buffer+0x4c>)
 8001f44:	f003 fb7e 	bl	8005644 <Get_after>

    ++esp8266_step_flag;//Done
 8001f48:	4b08      	ldr	r3, [pc, #32]	; (8001f6c <esp8266_get_time_buffer+0x54>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	b2da      	uxtb	r2, r3
 8001f50:	4b06      	ldr	r3, [pc, #24]	; (8001f6c <esp8266_get_time_buffer+0x54>)
 8001f52:	701a      	strb	r2, [r3, #0]
 8001f54:	e002      	b.n	8001f5c <esp8266_get_time_buffer+0x44>
	if(!IsDataAvailable()) return;
 8001f56:	bf00      	nop
 8001f58:	e000      	b.n	8001f5c <esp8266_get_time_buffer+0x44>
	if(!Wait_for("OK")) return;
 8001f5a:	bf00      	nop
}
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	0800ccc4 	.word	0x0800ccc4
 8001f64:	0800cdf8 	.word	0x0800cdf8
 8001f68:	20000394 	.word	0x20000394
 8001f6c:	20000000 	.word	0x20000000

08001f70 <esp8266_get_time>:

void esp8266_get_time(){
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
	switch (esp8266_step_flag){
 8001f74:	4b27      	ldr	r3, [pc, #156]	; (8002014 <esp8266_get_time+0xa4>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	2b08      	cmp	r3, #8
 8001f7a:	d849      	bhi.n	8002010 <esp8266_get_time+0xa0>
 8001f7c:	a201      	add	r2, pc, #4	; (adr r2, 8001f84 <esp8266_get_time+0x14>)
 8001f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f82:	bf00      	nop
 8001f84:	08002005 	.word	0x08002005
 8001f88:	08001fa9 	.word	0x08001fa9
 8001f8c:	08001faf 	.word	0x08001faf
 8001f90:	08001fb5 	.word	0x08001fb5
 8001f94:	08001fd1 	.word	0x08001fd1
 8001f98:	08001fd7 	.word	0x08001fd7
 8001f9c:	08001fdd 	.word	0x08001fdd
 8001fa0:	08001ff9 	.word	0x08001ff9
 8001fa4:	08001fff 	.word	0x08001fff
		case 1://Reset
			esp8266_cmd_reset();
 8001fa8:	f7ff fe78 	bl	8001c9c <esp8266_cmd_reset>
			break;
 8001fac:	e030      	b.n	8002010 <esp8266_get_time+0xa0>
		case 2://Set Station
			esp8266_cmd_set_station();
 8001fae:	f7ff fe97 	bl	8001ce0 <esp8266_cmd_set_station>
			break;
 8001fb2:	e02d      	b.n	8002010 <esp8266_get_time+0xa0>
		case 3://Connect Wifi
			esp8266_cmd_connectWifi();
 8001fb4:	f7ff feb6 	bl	8001d24 <esp8266_cmd_connectWifi>
			LCD_Clear(0, 100, 250,150);
 8001fb8:	2396      	movs	r3, #150	; 0x96
 8001fba:	22fa      	movs	r2, #250	; 0xfa
 8001fbc:	2164      	movs	r1, #100	; 0x64
 8001fbe:	2000      	movs	r0, #0
 8001fc0:	f000 fab6 	bl	8002530 <LCD_Clear>
			LCD_DrawString(20, 100, "Connecting To Wifi...");
 8001fc4:	4a14      	ldr	r2, [pc, #80]	; (8002018 <esp8266_get_time+0xa8>)
 8001fc6:	2164      	movs	r1, #100	; 0x64
 8001fc8:	2014      	movs	r0, #20
 8001fca:	f000 fba9 	bl	8002720 <LCD_DrawString>
			break;
 8001fce:	e01f      	b.n	8002010 <esp8266_get_time+0xa0>
		case 4://Set TCP
			esp8266_cmd_tcp();
 8001fd0:	f7ff fed2 	bl	8001d78 <esp8266_cmd_tcp>
			break;
 8001fd4:	e01c      	b.n	8002010 <esp8266_get_time+0xa0>
		case 5://SET Trans mode
			esp8266_cmd_trans_mode();
 8001fd6:	f7ff fef1 	bl	8001dbc <esp8266_cmd_trans_mode>
			break;
 8001fda:	e019      	b.n	8002010 <esp8266_get_time+0xa0>
		case 6://Send Request
			esp8266_cmd_send_request();
 8001fdc:	f7ff ff10 	bl	8001e00 <esp8266_cmd_send_request>
			LCD_Clear(0, 100, 250,150);
 8001fe0:	2396      	movs	r3, #150	; 0x96
 8001fe2:	22fa      	movs	r2, #250	; 0xfa
 8001fe4:	2164      	movs	r1, #100	; 0x64
 8001fe6:	2000      	movs	r0, #0
 8001fe8:	f000 faa2 	bl	8002530 <LCD_Clear>
			LCD_DrawString(20, 100, "Sending Request To Server..");
 8001fec:	4a0b      	ldr	r2, [pc, #44]	; (800201c <esp8266_get_time+0xac>)
 8001fee:	2164      	movs	r1, #100	; 0x64
 8001ff0:	2014      	movs	r0, #20
 8001ff2:	f000 fb95 	bl	8002720 <LCD_DrawString>
			break;
 8001ff6:	e00b      	b.n	8002010 <esp8266_get_time+0xa0>
		case 7://Fill Request
			esp8266_cmd_fill_time_request();
 8001ff8:	f7ff ff24 	bl	8001e44 <esp8266_cmd_fill_time_request>
			break;
 8001ffc:	e008      	b.n	8002010 <esp8266_get_time+0xa0>
		case 8://Fill Data to buffer
			esp8266_get_time_buffer();
 8001ffe:	f7ff ff8b 	bl	8001f18 <esp8266_get_time_buffer>
			break;
 8002002:	e005      	b.n	8002010 <esp8266_get_time+0xa0>
		case 0:
			esp8266_step_flag = 1;
 8002004:	4b03      	ldr	r3, [pc, #12]	; (8002014 <esp8266_get_time+0xa4>)
 8002006:	2201      	movs	r2, #1
 8002008:	701a      	strb	r2, [r3, #0]
			ESP8266_RESET();
 800200a:	f7ff fe21 	bl	8001c50 <ESP8266_RESET>
			break;
 800200e:	bf00      	nop
	}
}
 8002010:	bf00      	nop
 8002012:	bd80      	pop	{r7, pc}
 8002014:	20000000 	.word	0x20000000
 8002018:	0800ce00 	.word	0x0800ce00
 800201c:	0800ce18 	.word	0x0800ce18

08002020 <esp8266_update_water>:

void esp8266_update_water(){
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
	switch (esp8266_step_flag){
 8002024:	4b1a      	ldr	r3, [pc, #104]	; (8002090 <esp8266_update_water+0x70>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	2b07      	cmp	r3, #7
 800202a:	d82e      	bhi.n	800208a <esp8266_update_water+0x6a>
 800202c:	a201      	add	r2, pc, #4	; (adr r2, 8002034 <esp8266_update_water+0x14>)
 800202e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002032:	bf00      	nop
 8002034:	0800207f 	.word	0x0800207f
 8002038:	08002055 	.word	0x08002055
 800203c:	0800205b 	.word	0x0800205b
 8002040:	08002061 	.word	0x08002061
 8002044:	08002067 	.word	0x08002067
 8002048:	0800206d 	.word	0x0800206d
 800204c:	08002073 	.word	0x08002073
 8002050:	08002079 	.word	0x08002079
		case 1://Reset
			esp8266_cmd_reset();
 8002054:	f7ff fe22 	bl	8001c9c <esp8266_cmd_reset>
			break;
 8002058:	e017      	b.n	800208a <esp8266_update_water+0x6a>
		case 2://Set Station
			esp8266_cmd_set_station();
 800205a:	f7ff fe41 	bl	8001ce0 <esp8266_cmd_set_station>
			break;
 800205e:	e014      	b.n	800208a <esp8266_update_water+0x6a>
		case 3://Connect Wifi
			esp8266_cmd_connectWifi();
 8002060:	f7ff fe60 	bl	8001d24 <esp8266_cmd_connectWifi>
			break;
 8002064:	e011      	b.n	800208a <esp8266_update_water+0x6a>
		case 4://Set TCP
			esp8266_cmd_tcp();
 8002066:	f7ff fe87 	bl	8001d78 <esp8266_cmd_tcp>
			break;
 800206a:	e00e      	b.n	800208a <esp8266_update_water+0x6a>
		case 5://SET Trans mode
			esp8266_cmd_trans_mode();
 800206c:	f7ff fea6 	bl	8001dbc <esp8266_cmd_trans_mode>
			break;
 8002070:	e00b      	b.n	800208a <esp8266_update_water+0x6a>
		case 6://Send Request
			esp8266_cmd_send_request();
 8002072:	f7ff fec5 	bl	8001e00 <esp8266_cmd_send_request>
			break;
 8002076:	e008      	b.n	800208a <esp8266_update_water+0x6a>
		case 7://Fill Request
			esp8266_cmd_fill_water_request();
 8002078:	f7ff ff06 	bl	8001e88 <esp8266_cmd_fill_water_request>
			break;
 800207c:	e005      	b.n	800208a <esp8266_update_water+0x6a>
		case 0:
			esp8266_step_flag = 1;
 800207e:	4b04      	ldr	r3, [pc, #16]	; (8002090 <esp8266_update_water+0x70>)
 8002080:	2201      	movs	r2, #1
 8002082:	701a      	strb	r2, [r3, #0]
			ESP8266_RESET();
 8002084:	f7ff fde4 	bl	8001c50 <ESP8266_RESET>
			break;
 8002088:	bf00      	nop
	}
}
 800208a:	bf00      	nop
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	20000000 	.word	0x20000000

08002094 <esp8266_update_exercise>:


void esp8266_update_exercise(){
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
	switch (esp8266_step_flag){
 8002098:	4b1a      	ldr	r3, [pc, #104]	; (8002104 <esp8266_update_exercise+0x70>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	2b07      	cmp	r3, #7
 800209e:	d82e      	bhi.n	80020fe <esp8266_update_exercise+0x6a>
 80020a0:	a201      	add	r2, pc, #4	; (adr r2, 80020a8 <esp8266_update_exercise+0x14>)
 80020a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020a6:	bf00      	nop
 80020a8:	080020f3 	.word	0x080020f3
 80020ac:	080020c9 	.word	0x080020c9
 80020b0:	080020cf 	.word	0x080020cf
 80020b4:	080020d5 	.word	0x080020d5
 80020b8:	080020db 	.word	0x080020db
 80020bc:	080020e1 	.word	0x080020e1
 80020c0:	080020e7 	.word	0x080020e7
 80020c4:	080020ed 	.word	0x080020ed
		case 1://Reset
			esp8266_cmd_reset();
 80020c8:	f7ff fde8 	bl	8001c9c <esp8266_cmd_reset>
			break;
 80020cc:	e017      	b.n	80020fe <esp8266_update_exercise+0x6a>
		case 2://Set Station
			esp8266_cmd_set_station();
 80020ce:	f7ff fe07 	bl	8001ce0 <esp8266_cmd_set_station>
			break;
 80020d2:	e014      	b.n	80020fe <esp8266_update_exercise+0x6a>
		case 3://Connect Wifi
			esp8266_cmd_connectWifi();
 80020d4:	f7ff fe26 	bl	8001d24 <esp8266_cmd_connectWifi>
			break;
 80020d8:	e011      	b.n	80020fe <esp8266_update_exercise+0x6a>
		case 4://Set TCP
			esp8266_cmd_tcp();
 80020da:	f7ff fe4d 	bl	8001d78 <esp8266_cmd_tcp>
			break;
 80020de:	e00e      	b.n	80020fe <esp8266_update_exercise+0x6a>
		case 5://SET Trans mode
			esp8266_cmd_trans_mode();
 80020e0:	f7ff fe6c 	bl	8001dbc <esp8266_cmd_trans_mode>
			break;
 80020e4:	e00b      	b.n	80020fe <esp8266_update_exercise+0x6a>
		case 6://Send Request
			esp8266_cmd_send_request();
 80020e6:	f7ff fe8b 	bl	8001e00 <esp8266_cmd_send_request>
			break;
 80020ea:	e008      	b.n	80020fe <esp8266_update_exercise+0x6a>
		case 7://Fill Request
			esp8266_cmd_fill_exercise_request();
 80020ec:	f7ff feee 	bl	8001ecc <esp8266_cmd_fill_exercise_request>
			break;
 80020f0:	e005      	b.n	80020fe <esp8266_update_exercise+0x6a>
		case 0:
			esp8266_step_flag = 1;
 80020f2:	4b04      	ldr	r3, [pc, #16]	; (8002104 <esp8266_update_exercise+0x70>)
 80020f4:	2201      	movs	r2, #1
 80020f6:	701a      	strb	r2, [r3, #0]
			ESP8266_RESET();
 80020f8:	f7ff fdaa 	bl	8001c50 <ESP8266_RESET>
			break;
 80020fc:	bf00      	nop
	}
}
 80020fe:	bf00      	nop
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	20000000 	.word	0x20000000

08002108 <Delay>:
void		LCD_REG_Config          ( void );
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );


void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	e002      	b.n	8002118 <Delay+0x10>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	3b01      	subs	r3, #1
 8002116:	607b      	str	r3, [r7, #4]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1f9      	bne.n	8002112 <Delay+0xa>
 800211e:	bf00      	nop
 8002120:	bf00      	nop
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	bc80      	pop	{r7}
 8002128:	4770      	bx	lr

0800212a <LCD_INIT>:
uint8_t darkmode_toggle = 0;


void LCD_INIT ( void )
{
 800212a:	b580      	push	{r7, lr}
 800212c:	af00      	add	r7, sp, #0
	LCD_BackLed_Control(ENABLE);      
 800212e:	2001      	movs	r0, #1
 8002130:	f000 f826 	bl	8002180 <LCD_BackLed_Control>
	LCD_Rst();
 8002134:	f000 f80c 	bl	8002150 <LCD_Rst>
	LCD_REG_Config();
 8002138:	f000 f868 	bl	800220c <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320);
 800213c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002140:	22f0      	movs	r2, #240	; 0xf0
 8002142:	2100      	movs	r1, #0
 8002144:	2000      	movs	r0, #0
 8002146:	f000 f9f3 	bl	8002530 <LCD_Clear>
}
 800214a:	bf00      	nop
 800214c:	bd80      	pop	{r7, pc}
	...

08002150 <LCD_Rst>:


void LCD_Rst ( void )
{			
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 8002154:	2200      	movs	r2, #0
 8002156:	2102      	movs	r1, #2
 8002158:	4807      	ldr	r0, [pc, #28]	; (8002178 <LCD_Rst+0x28>)
 800215a:	f006 f93c 	bl	80083d6 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 800215e:	4807      	ldr	r0, [pc, #28]	; (800217c <LCD_Rst+0x2c>)
 8002160:	f7ff ffd2 	bl	8002108 <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 8002164:	2201      	movs	r2, #1
 8002166:	2102      	movs	r1, #2
 8002168:	4803      	ldr	r0, [pc, #12]	; (8002178 <LCD_Rst+0x28>)
 800216a:	f006 f934 	bl	80083d6 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 800216e:	4803      	ldr	r0, [pc, #12]	; (800217c <LCD_Rst+0x2c>)
 8002170:	f7ff ffca 	bl	8002108 <Delay>
}
 8002174:	bf00      	nop
 8002176:	bd80      	pop	{r7, pc}
 8002178:	40011800 	.word	0x40011800
 800217c:	0002bffc 	.word	0x0002bffc

08002180 <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	4603      	mov	r3, r0
 8002188:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 800218a:	79fb      	ldrb	r3, [r7, #7]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d006      	beq.n	800219e <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 8002190:	2200      	movs	r2, #0
 8002192:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002196:	4807      	ldr	r0, [pc, #28]	; (80021b4 <LCD_BackLed_Control+0x34>)
 8002198:	f006 f91d 	bl	80083d6 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 800219c:	e005      	b.n	80021aa <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 800219e:	2201      	movs	r2, #1
 80021a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021a4:	4803      	ldr	r0, [pc, #12]	; (80021b4 <LCD_BackLed_Control+0x34>)
 80021a6:	f006 f916 	bl	80083d6 <HAL_GPIO_WritePin>
}
 80021aa:	bf00      	nop
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	40011400 	.word	0x40011400

080021b8 <LCD_Write_Cmd>:


void LCD_Write_Cmd ( uint16_t usCmd )
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	4603      	mov	r3, r0
 80021c0:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 80021c2:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80021c6:	88fb      	ldrh	r3, [r7, #6]
 80021c8:	8013      	strh	r3, [r2, #0]
}
 80021ca:	bf00      	nop
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bc80      	pop	{r7}
 80021d2:	4770      	bx	lr

080021d4 <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	4603      	mov	r3, r0
 80021dc:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80021de:	4a04      	ldr	r2, [pc, #16]	; (80021f0 <LCD_Write_Data+0x1c>)
 80021e0:	88fb      	ldrh	r3, [r7, #6]
 80021e2:	8013      	strh	r3, [r2, #0]
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bc80      	pop	{r7}
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	60020000 	.word	0x60020000

080021f4 <LCD_Read_Data>:


uint16_t LCD_Read_Data ( void )
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
 80021f8:	4b03      	ldr	r3, [pc, #12]	; (8002208 <LCD_Read_Data+0x14>)
 80021fa:	881b      	ldrh	r3, [r3, #0]
 80021fc:	b29b      	uxth	r3, r3
}
 80021fe:	4618      	mov	r0, r3
 8002200:	46bd      	mov	sp, r7
 8002202:	bc80      	pop	{r7}
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	60020000 	.word	0x60020000

0800220c <LCD_REG_Config>:


void LCD_REG_Config ( void )
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 8002210:	20cf      	movs	r0, #207	; 0xcf
 8002212:	f7ff ffd1 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 8002216:	2000      	movs	r0, #0
 8002218:	f7ff ffdc 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 800221c:	2081      	movs	r0, #129	; 0x81
 800221e:	f7ff ffd9 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 8002222:	2030      	movs	r0, #48	; 0x30
 8002224:	f7ff ffd6 	bl	80021d4 <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 8002228:	20ed      	movs	r0, #237	; 0xed
 800222a:	f7ff ffc5 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 800222e:	2064      	movs	r0, #100	; 0x64
 8002230:	f7ff ffd0 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8002234:	2003      	movs	r0, #3
 8002236:	f7ff ffcd 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 800223a:	2012      	movs	r0, #18
 800223c:	f7ff ffca 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 8002240:	2081      	movs	r0, #129	; 0x81
 8002242:	f7ff ffc7 	bl	80021d4 <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 8002246:	20e8      	movs	r0, #232	; 0xe8
 8002248:	f7ff ffb6 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 800224c:	2085      	movs	r0, #133	; 0x85
 800224e:	f7ff ffc1 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8002252:	2010      	movs	r0, #16
 8002254:	f7ff ffbe 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 8002258:	2078      	movs	r0, #120	; 0x78
 800225a:	f7ff ffbb 	bl	80021d4 <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 800225e:	20cb      	movs	r0, #203	; 0xcb
 8002260:	f7ff ffaa 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 8002264:	2039      	movs	r0, #57	; 0x39
 8002266:	f7ff ffb5 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 800226a:	202c      	movs	r0, #44	; 0x2c
 800226c:	f7ff ffb2 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8002270:	2000      	movs	r0, #0
 8002272:	f7ff ffaf 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 8002276:	2034      	movs	r0, #52	; 0x34
 8002278:	f7ff ffac 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 800227c:	2002      	movs	r0, #2
 800227e:	f7ff ffa9 	bl	80021d4 <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 8002282:	20f7      	movs	r0, #247	; 0xf7
 8002284:	f7ff ff98 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 8002288:	2020      	movs	r0, #32
 800228a:	f7ff ffa3 	bl	80021d4 <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 800228e:	20ea      	movs	r0, #234	; 0xea
 8002290:	f7ff ff92 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8002294:	2000      	movs	r0, #0
 8002296:	f7ff ff9d 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800229a:	2000      	movs	r0, #0
 800229c:	f7ff ff9a 	bl	80021d4 <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 80022a0:	20b1      	movs	r0, #177	; 0xb1
 80022a2:	f7ff ff89 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80022a6:	2000      	movs	r0, #0
 80022a8:	f7ff ff94 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 80022ac:	201b      	movs	r0, #27
 80022ae:	f7ff ff91 	bl	80021d4 <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 80022b2:	20b6      	movs	r0, #182	; 0xb6
 80022b4:	f7ff ff80 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 80022b8:	200a      	movs	r0, #10
 80022ba:	f7ff ff8b 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 80022be:	20a2      	movs	r0, #162	; 0xa2
 80022c0:	f7ff ff88 	bl	80021d4 <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 80022c4:	20c0      	movs	r0, #192	; 0xc0
 80022c6:	f7ff ff77 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 80022ca:	2035      	movs	r0, #53	; 0x35
 80022cc:	f7ff ff82 	bl	80021d4 <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 80022d0:	20c1      	movs	r0, #193	; 0xc1
 80022d2:	f7ff ff71 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 80022d6:	2011      	movs	r0, #17
 80022d8:	f7ff ff7c 	bl	80021d4 <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 80022dc:	20c5      	movs	r0, #197	; 0xc5
 80022de:	f7ff ff6b 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 80022e2:	2045      	movs	r0, #69	; 0x45
 80022e4:	f7ff ff76 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 80022e8:	2045      	movs	r0, #69	; 0x45
 80022ea:	f7ff ff73 	bl	80021d4 <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 80022ee:	20c7      	movs	r0, #199	; 0xc7
 80022f0:	f7ff ff62 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 80022f4:	20a2      	movs	r0, #162	; 0xa2
 80022f6:	f7ff ff6d 	bl	80021d4 <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 80022fa:	20f2      	movs	r0, #242	; 0xf2
 80022fc:	f7ff ff5c 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8002300:	2000      	movs	r0, #0
 8002302:	f7ff ff67 	bl	80021d4 <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 8002306:	2026      	movs	r0, #38	; 0x26
 8002308:	f7ff ff56 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 800230c:	2001      	movs	r0, #1
 800230e:	f7ff ff61 	bl	80021d4 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 8002312:	20e0      	movs	r0, #224	; 0xe0
 8002314:	f7ff ff50 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 8002318:	200f      	movs	r0, #15
 800231a:	f7ff ff5b 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 800231e:	2026      	movs	r0, #38	; 0x26
 8002320:	f7ff ff58 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 8002324:	2024      	movs	r0, #36	; 0x24
 8002326:	f7ff ff55 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 800232a:	200b      	movs	r0, #11
 800232c:	f7ff ff52 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 8002330:	200e      	movs	r0, #14
 8002332:	f7ff ff4f 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8002336:	2009      	movs	r0, #9
 8002338:	f7ff ff4c 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 800233c:	2054      	movs	r0, #84	; 0x54
 800233e:	f7ff ff49 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 8002342:	20a8      	movs	r0, #168	; 0xa8
 8002344:	f7ff ff46 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 8002348:	2046      	movs	r0, #70	; 0x46
 800234a:	f7ff ff43 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 800234e:	200c      	movs	r0, #12
 8002350:	f7ff ff40 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 8002354:	2017      	movs	r0, #23
 8002356:	f7ff ff3d 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 800235a:	2009      	movs	r0, #9
 800235c:	f7ff ff3a 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8002360:	200f      	movs	r0, #15
 8002362:	f7ff ff37 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8002366:	2007      	movs	r0, #7
 8002368:	f7ff ff34 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800236c:	2000      	movs	r0, #0
 800236e:	f7ff ff31 	bl	80021d4 <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 8002372:	20e1      	movs	r0, #225	; 0xe1
 8002374:	f7ff ff20 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8002378:	2000      	movs	r0, #0
 800237a:	f7ff ff2b 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 800237e:	2019      	movs	r0, #25
 8002380:	f7ff ff28 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8002384:	201b      	movs	r0, #27
 8002386:	f7ff ff25 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 800238a:	2004      	movs	r0, #4
 800238c:	f7ff ff22 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8002390:	2010      	movs	r0, #16
 8002392:	f7ff ff1f 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8002396:	2007      	movs	r0, #7
 8002398:	f7ff ff1c 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 800239c:	202a      	movs	r0, #42	; 0x2a
 800239e:	f7ff ff19 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 80023a2:	2047      	movs	r0, #71	; 0x47
 80023a4:	f7ff ff16 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 80023a8:	2039      	movs	r0, #57	; 0x39
 80023aa:	f7ff ff13 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 80023ae:	2003      	movs	r0, #3
 80023b0:	f7ff ff10 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 80023b4:	2006      	movs	r0, #6
 80023b6:	f7ff ff0d 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 80023ba:	2006      	movs	r0, #6
 80023bc:	f7ff ff0a 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 80023c0:	2030      	movs	r0, #48	; 0x30
 80023c2:	f7ff ff07 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 80023c6:	2038      	movs	r0, #56	; 0x38
 80023c8:	f7ff ff04 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 80023cc:	200f      	movs	r0, #15
 80023ce:	f7ff ff01 	bl	80021d4 <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 80023d2:	2036      	movs	r0, #54	; 0x36
 80023d4:	f7ff fef0 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );    
 80023d8:	20c8      	movs	r0, #200	; 0xc8
 80023da:	f7ff fefb 	bl	80021d4 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 80023de:	202a      	movs	r0, #42	; 0x2a
 80023e0:	f7ff feea 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80023e4:	2000      	movs	r0, #0
 80023e6:	f7ff fef5 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80023ea:	2000      	movs	r0, #0
 80023ec:	f7ff fef2 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80023f0:	2000      	movs	r0, #0
 80023f2:	f7ff feef 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 80023f6:	20ef      	movs	r0, #239	; 0xef
 80023f8:	f7ff feec 	bl	80021d4 <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 80023fc:	202b      	movs	r0, #43	; 0x2b
 80023fe:	f7ff fedb 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8002402:	2000      	movs	r0, #0
 8002404:	f7ff fee6 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8002408:	2000      	movs	r0, #0
 800240a:	f7ff fee3 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 800240e:	2001      	movs	r0, #1
 8002410:	f7ff fee0 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 8002414:	203f      	movs	r0, #63	; 0x3f
 8002416:	f7ff fedd 	bl	80021d4 <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 800241a:	203a      	movs	r0, #58	; 0x3a
 800241c:	f7ff fecc 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 8002420:	2055      	movs	r0, #85	; 0x55
 8002422:	f7ff fed7 	bl	80021d4 <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 8002426:	2011      	movs	r0, #17
 8002428:	f7ff fec6 	bl	80021b8 <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 800242c:	4803      	ldr	r0, [pc, #12]	; (800243c <LCD_REG_Config+0x230>)
 800242e:	f7ff fe6b 	bl	8002108 <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 8002432:	2029      	movs	r0, #41	; 0x29
 8002434:	f7ff fec0 	bl	80021b8 <LCD_Write_Cmd>
	
}
 8002438:	bf00      	nop
 800243a:	bd80      	pop	{r7, pc}
 800243c:	0002bffc 	.word	0x0002bffc

08002440 <LCD_OpenWindow>:


void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 8002440:	b590      	push	{r4, r7, lr}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	4604      	mov	r4, r0
 8002448:	4608      	mov	r0, r1
 800244a:	4611      	mov	r1, r2
 800244c:	461a      	mov	r2, r3
 800244e:	4623      	mov	r3, r4
 8002450:	80fb      	strh	r3, [r7, #6]
 8002452:	4603      	mov	r3, r0
 8002454:	80bb      	strh	r3, [r7, #4]
 8002456:	460b      	mov	r3, r1
 8002458:	807b      	strh	r3, [r7, #2]
 800245a:	4613      	mov	r3, r2
 800245c:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 800245e:	202a      	movs	r0, #42	; 0x2a
 8002460:	f7ff feaa 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 8002464:	88fb      	ldrh	r3, [r7, #6]
 8002466:	0a1b      	lsrs	r3, r3, #8
 8002468:	b29b      	uxth	r3, r3
 800246a:	4618      	mov	r0, r3
 800246c:	f7ff feb2 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 8002470:	88fb      	ldrh	r3, [r7, #6]
 8002472:	b2db      	uxtb	r3, r3
 8002474:	b29b      	uxth	r3, r3
 8002476:	4618      	mov	r0, r3
 8002478:	f7ff feac 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 800247c:	88fa      	ldrh	r2, [r7, #6]
 800247e:	887b      	ldrh	r3, [r7, #2]
 8002480:	4413      	add	r3, r2
 8002482:	3b01      	subs	r3, #1
 8002484:	121b      	asrs	r3, r3, #8
 8002486:	b29b      	uxth	r3, r3
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff fea3 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 800248e:	88fa      	ldrh	r2, [r7, #6]
 8002490:	887b      	ldrh	r3, [r7, #2]
 8002492:	4413      	add	r3, r2
 8002494:	b29b      	uxth	r3, r3
 8002496:	3b01      	subs	r3, #1
 8002498:	b29b      	uxth	r3, r3
 800249a:	b2db      	uxtb	r3, r3
 800249c:	b29b      	uxth	r3, r3
 800249e:	4618      	mov	r0, r3
 80024a0:	f7ff fe98 	bl	80021d4 <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 80024a4:	202b      	movs	r0, #43	; 0x2b
 80024a6:	f7ff fe87 	bl	80021b8 <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 80024aa:	88bb      	ldrh	r3, [r7, #4]
 80024ac:	0a1b      	lsrs	r3, r3, #8
 80024ae:	b29b      	uxth	r3, r3
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff fe8f 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 80024b6:	88bb      	ldrh	r3, [r7, #4]
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	4618      	mov	r0, r3
 80024be:	f7ff fe89 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 80024c2:	88ba      	ldrh	r2, [r7, #4]
 80024c4:	883b      	ldrh	r3, [r7, #0]
 80024c6:	4413      	add	r3, r2
 80024c8:	3b01      	subs	r3, #1
 80024ca:	121b      	asrs	r3, r3, #8
 80024cc:	b29b      	uxth	r3, r3
 80024ce:	4618      	mov	r0, r3
 80024d0:	f7ff fe80 	bl	80021d4 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 80024d4:	88ba      	ldrh	r2, [r7, #4]
 80024d6:	883b      	ldrh	r3, [r7, #0]
 80024d8:	4413      	add	r3, r2
 80024da:	b29b      	uxth	r3, r3
 80024dc:	3b01      	subs	r3, #1
 80024de:	b29b      	uxth	r3, r3
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7ff fe75 	bl	80021d4 <LCD_Write_Data>
	
}
 80024ea:	bf00      	nop
 80024ec:	370c      	adds	r7, #12
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd90      	pop	{r4, r7, pc}

080024f2 <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b084      	sub	sp, #16
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
 80024fa:	460b      	mov	r3, r1
 80024fc:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 80024fe:	2300      	movs	r3, #0
 8002500:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 8002502:	202c      	movs	r0, #44	; 0x2c
 8002504:	f7ff fe58 	bl	80021b8 <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 8002508:	2300      	movs	r3, #0
 800250a:	60fb      	str	r3, [r7, #12]
 800250c:	e006      	b.n	800251c <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 800250e:	887b      	ldrh	r3, [r7, #2]
 8002510:	4618      	mov	r0, r3
 8002512:	f7ff fe5f 	bl	80021d4 <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	3301      	adds	r3, #1
 800251a:	60fb      	str	r3, [r7, #12]
 800251c:	68fa      	ldr	r2, [r7, #12]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	429a      	cmp	r2, r3
 8002522:	d3f4      	bcc.n	800250e <LCD_FillColor+0x1c>
		
}
 8002524:	bf00      	nop
 8002526:	bf00      	nop
 8002528:	3710      	adds	r7, #16
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
	...

08002530 <LCD_Clear>:


void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight)
{
 8002530:	b590      	push	{r4, r7, lr}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	4604      	mov	r4, r0
 8002538:	4608      	mov	r0, r1
 800253a:	4611      	mov	r1, r2
 800253c:	461a      	mov	r2, r3
 800253e:	4623      	mov	r3, r4
 8002540:	80fb      	strh	r3, [r7, #6]
 8002542:	4603      	mov	r3, r0
 8002544:	80bb      	strh	r3, [r7, #4]
 8002546:	460b      	mov	r3, r1
 8002548:	807b      	strh	r3, [r7, #2]
 800254a:	4613      	mov	r3, r2
 800254c:	803b      	strh	r3, [r7, #0]
	//Check Dark Mode Is Toggle
	uint16_t bg_color = darkmode_toggle?BLACK:WHITE;
 800254e:	4b0e      	ldr	r3, [pc, #56]	; (8002588 <LCD_Clear+0x58>)
 8002550:	781b      	ldrb	r3, [r3, #0]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <LCD_Clear+0x2a>
 8002556:	2300      	movs	r3, #0
 8002558:	e001      	b.n	800255e <LCD_Clear+0x2e>
 800255a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800255e:	81fb      	strh	r3, [r7, #14]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 8002560:	883b      	ldrh	r3, [r7, #0]
 8002562:	887a      	ldrh	r2, [r7, #2]
 8002564:	88b9      	ldrh	r1, [r7, #4]
 8002566:	88f8      	ldrh	r0, [r7, #6]
 8002568:	f7ff ff6a 	bl	8002440 <LCD_OpenWindow>

	LCD_FillColor ( usWidth * usHeight, bg_color );
 800256c:	887b      	ldrh	r3, [r7, #2]
 800256e:	883a      	ldrh	r2, [r7, #0]
 8002570:	fb02 f303 	mul.w	r3, r2, r3
 8002574:	461a      	mov	r2, r3
 8002576:	89fb      	ldrh	r3, [r7, #14]
 8002578:	4619      	mov	r1, r3
 800257a:	4610      	mov	r0, r2
 800257c:	f7ff ffb9 	bl	80024f2 <LCD_FillColor>
	
}
 8002580:	bf00      	nop
 8002582:	3714      	adds	r7, #20
 8002584:	46bd      	mov	sp, r7
 8002586:	bd90      	pop	{r4, r7, pc}
 8002588:	20000150 	.word	0x20000150

0800258c <LCD_Clear_Color>:

void LCD_Clear_Color ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor){
 800258c:	b590      	push	{r4, r7, lr}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	4604      	mov	r4, r0
 8002594:	4608      	mov	r0, r1
 8002596:	4611      	mov	r1, r2
 8002598:	461a      	mov	r2, r3
 800259a:	4623      	mov	r3, r4
 800259c:	80fb      	strh	r3, [r7, #6]
 800259e:	4603      	mov	r3, r0
 80025a0:	80bb      	strh	r3, [r7, #4]
 80025a2:	460b      	mov	r3, r1
 80025a4:	807b      	strh	r3, [r7, #2]
 80025a6:	4613      	mov	r3, r2
 80025a8:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 80025aa:	883b      	ldrh	r3, [r7, #0]
 80025ac:	887a      	ldrh	r2, [r7, #2]
 80025ae:	88b9      	ldrh	r1, [r7, #4]
 80025b0:	88f8      	ldrh	r0, [r7, #6]
 80025b2:	f7ff ff45 	bl	8002440 <LCD_OpenWindow>
	LCD_FillColor ( usWidth * usHeight, usColor );
 80025b6:	887b      	ldrh	r3, [r7, #2]
 80025b8:	883a      	ldrh	r2, [r7, #0]
 80025ba:	fb02 f303 	mul.w	r3, r2, r3
 80025be:	461a      	mov	r2, r3
 80025c0:	8b3b      	ldrh	r3, [r7, #24]
 80025c2:	4619      	mov	r1, r3
 80025c4:	4610      	mov	r0, r2
 80025c6:	f7ff ff94 	bl	80024f2 <LCD_FillColor>
}
 80025ca:	bf00      	nop
 80025cc:	370c      	adds	r7, #12
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd90      	pop	{r4, r7, pc}

080025d2 <LCD_Read_PixelData>:

uint16_t LCD_Read_PixelData ( void )	
{	
 80025d2:	b580      	push	{r7, lr}
 80025d4:	b082      	sub	sp, #8
 80025d6:	af00      	add	r7, sp, #0
	uint16_t usR=0, usG=0, usB=0 ;
 80025d8:	2300      	movs	r3, #0
 80025da:	80fb      	strh	r3, [r7, #6]
 80025dc:	2300      	movs	r3, #0
 80025de:	80bb      	strh	r3, [r7, #4]
 80025e0:	2300      	movs	r3, #0
 80025e2:	807b      	strh	r3, [r7, #2]

	
	LCD_Write_Cmd ( 0x2E ); 
 80025e4:	202e      	movs	r0, #46	; 0x2e
 80025e6:	f7ff fde7 	bl	80021b8 <LCD_Write_Cmd>
	
	usR = LCD_Read_Data (); 	/*FIRST READ OUT DUMMY DATA*/
 80025ea:	f7ff fe03 	bl	80021f4 <LCD_Read_Data>
 80025ee:	4603      	mov	r3, r0
 80025f0:	80fb      	strh	r3, [r7, #6]
	
	usR = LCD_Read_Data ();  	/*READ OUT RED DATA  */
 80025f2:	f7ff fdff 	bl	80021f4 <LCD_Read_Data>
 80025f6:	4603      	mov	r3, r0
 80025f8:	80fb      	strh	r3, [r7, #6]
	usB = LCD_Read_Data ();  	/*READ OUT BLUE DATA*/
 80025fa:	f7ff fdfb 	bl	80021f4 <LCD_Read_Data>
 80025fe:	4603      	mov	r3, r0
 8002600:	807b      	strh	r3, [r7, #2]
	usG = LCD_Read_Data ();  	/*READ OUT GREEN DATA*/	
 8002602:	f7ff fdf7 	bl	80021f4 <LCD_Read_Data>
 8002606:	4603      	mov	r3, r0
 8002608:	80bb      	strh	r3, [r7, #4]
	
  return ( ( ( usR >> 11 ) << 11 ) | ( ( usG >> 10 ) << 5 ) | ( usB >> 11 ) );
 800260a:	88fb      	ldrh	r3, [r7, #6]
 800260c:	0adb      	lsrs	r3, r3, #11
 800260e:	b29b      	uxth	r3, r3
 8002610:	02db      	lsls	r3, r3, #11
 8002612:	b21a      	sxth	r2, r3
 8002614:	88bb      	ldrh	r3, [r7, #4]
 8002616:	0a9b      	lsrs	r3, r3, #10
 8002618:	b29b      	uxth	r3, r3
 800261a:	015b      	lsls	r3, r3, #5
 800261c:	b21b      	sxth	r3, r3
 800261e:	4313      	orrs	r3, r2
 8002620:	b21a      	sxth	r2, r3
 8002622:	887b      	ldrh	r3, [r7, #2]
 8002624:	0adb      	lsrs	r3, r3, #11
 8002626:	b29b      	uxth	r3, r3
 8002628:	b21b      	sxth	r3, r3
 800262a:	4313      	orrs	r3, r2
 800262c:	b21b      	sxth	r3, r3
 800262e:	b29b      	uxth	r3, r3
	
}
 8002630:	4618      	mov	r0, r3
 8002632:	3708      	adds	r7, #8
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}

08002638 <LCD_GetPointPixel>:


uint16_t LCD_GetPointPixel ( uint16_t usCOLUMN, uint16_t usPAGE )
{ 
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	4603      	mov	r3, r0
 8002640:	460a      	mov	r2, r1
 8002642:	80fb      	strh	r3, [r7, #6]
 8002644:	4613      	mov	r3, r2
 8002646:	80bb      	strh	r3, [r7, #4]
	uint16_t usPixelData;

	LCD_OpenWindow ( usCOLUMN, usPAGE, 1, 1 );
 8002648:	88b9      	ldrh	r1, [r7, #4]
 800264a:	88f8      	ldrh	r0, [r7, #6]
 800264c:	2301      	movs	r3, #1
 800264e:	2201      	movs	r2, #1
 8002650:	f7ff fef6 	bl	8002440 <LCD_OpenWindow>
	
	usPixelData = LCD_Read_PixelData ();
 8002654:	f7ff ffbd 	bl	80025d2 <LCD_Read_PixelData>
 8002658:	4603      	mov	r3, r0
 800265a:	81fb      	strh	r3, [r7, #14]
	
	return usPixelData;
 800265c:	89fb      	ldrh	r3, [r7, #14]
	
}
 800265e:	4618      	mov	r0, r3
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
	...

08002668 <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b086      	sub	sp, #24
 800266c:	af00      	add	r7, sp, #0
 800266e:	4603      	mov	r3, r0
 8002670:	80fb      	strh	r3, [r7, #6]
 8002672:	460b      	mov	r3, r1
 8002674:	80bb      	strh	r3, [r7, #4]
 8002676:	4613      	mov	r3, r2
 8002678:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	//Invert Color If Darkmode is Toggle
	uint16_t ft_color = darkmode_toggle?WHITE:BLACK;
 800267a:	4b27      	ldr	r3, [pc, #156]	; (8002718 <LCD_DrawChar+0xb0>)
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d002      	beq.n	8002688 <LCD_DrawChar+0x20>
 8002682:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002686:	e000      	b.n	800268a <LCD_DrawChar+0x22>
 8002688:	2300      	movs	r3, #0
 800268a:	827b      	strh	r3, [r7, #18]
	uint16_t bg_color = darkmode_toggle?BLACK:WHITE;
 800268c:	4b22      	ldr	r3, [pc, #136]	; (8002718 <LCD_DrawChar+0xb0>)
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d001      	beq.n	8002698 <LCD_DrawChar+0x30>
 8002694:	2300      	movs	r3, #0
 8002696:	e001      	b.n	800269c <LCD_DrawChar+0x34>
 8002698:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800269c:	823b      	strh	r3, [r7, #16]

	ucRelativePositon = cChar - ' ';
 800269e:	78fb      	ldrb	r3, [r7, #3]
 80026a0:	3b20      	subs	r3, #32
 80026a2:	73fb      	strb	r3, [r7, #15]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 80026a4:	88b9      	ldrh	r1, [r7, #4]
 80026a6:	88f8      	ldrh	r0, [r7, #6]
 80026a8:	2310      	movs	r3, #16
 80026aa:	2208      	movs	r2, #8
 80026ac:	f7ff fec8 	bl	8002440 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 80026b0:	202c      	movs	r0, #44	; 0x2c
 80026b2:	f7ff fd81 	bl	80021b8 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80026b6:	2300      	movs	r3, #0
 80026b8:	75bb      	strb	r3, [r7, #22]
 80026ba:	e024      	b.n	8002706 <LCD_DrawChar+0x9e>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 80026bc:	7bfa      	ldrb	r2, [r7, #15]
 80026be:	7dbb      	ldrb	r3, [r7, #22]
 80026c0:	4916      	ldr	r1, [pc, #88]	; (800271c <LCD_DrawChar+0xb4>)
 80026c2:	0112      	lsls	r2, r2, #4
 80026c4:	440a      	add	r2, r1
 80026c6:	4413      	add	r3, r2
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	75fb      	strb	r3, [r7, #23]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80026cc:	2300      	movs	r3, #0
 80026ce:	757b      	strb	r3, [r7, #21]
 80026d0:	e013      	b.n	80026fa <LCD_DrawChar+0x92>
		{
			if ( ucTemp & 0x01 )
 80026d2:	7dfb      	ldrb	r3, [r7, #23]
 80026d4:	f003 0301 	and.w	r3, r3, #1
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d004      	beq.n	80026e6 <LCD_DrawChar+0x7e>
				LCD_Write_Data ( ft_color );
 80026dc:	8a7b      	ldrh	r3, [r7, #18]
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff fd78 	bl	80021d4 <LCD_Write_Data>
 80026e4:	e003      	b.n	80026ee <LCD_DrawChar+0x86>
			
			else
				LCD_Write_Data (  bg_color );
 80026e6:	8a3b      	ldrh	r3, [r7, #16]
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7ff fd73 	bl	80021d4 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 80026ee:	7dfb      	ldrb	r3, [r7, #23]
 80026f0:	085b      	lsrs	r3, r3, #1
 80026f2:	75fb      	strb	r3, [r7, #23]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80026f4:	7d7b      	ldrb	r3, [r7, #21]
 80026f6:	3301      	adds	r3, #1
 80026f8:	757b      	strb	r3, [r7, #21]
 80026fa:	7d7b      	ldrb	r3, [r7, #21]
 80026fc:	2b07      	cmp	r3, #7
 80026fe:	d9e8      	bls.n	80026d2 <LCD_DrawChar+0x6a>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8002700:	7dbb      	ldrb	r3, [r7, #22]
 8002702:	3301      	adds	r3, #1
 8002704:	75bb      	strb	r3, [r7, #22]
 8002706:	7dbb      	ldrb	r3, [r7, #22]
 8002708:	2b0f      	cmp	r3, #15
 800270a:	d9d7      	bls.n	80026bc <LCD_DrawChar+0x54>
			
		}
		
	}
	
}
 800270c:	bf00      	nop
 800270e:	bf00      	nop
 8002710:	3718      	adds	r7, #24
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	20000150 	.word	0x20000150
 800271c:	0800cef8 	.word	0x0800cef8

08002720 <LCD_DrawString>:



void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	4603      	mov	r3, r0
 8002728:	603a      	str	r2, [r7, #0]
 800272a:	80fb      	strh	r3, [r7, #6]
 800272c:	460b      	mov	r3, r1
 800272e:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 8002730:	e01c      	b.n	800276c <LCD_DrawString+0x4c>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 8002732:	88fb      	ldrh	r3, [r7, #6]
 8002734:	2be8      	cmp	r3, #232	; 0xe8
 8002736:	d904      	bls.n	8002742 <LCD_DrawString+0x22>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8002738:	2300      	movs	r3, #0
 800273a:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 800273c:	88bb      	ldrh	r3, [r7, #4]
 800273e:	3310      	adds	r3, #16
 8002740:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 8002742:	88bb      	ldrh	r3, [r7, #4]
 8002744:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8002748:	d903      	bls.n	8002752 <LCD_DrawString+0x32>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 800274a:	2300      	movs	r3, #0
 800274c:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 800274e:	2300      	movs	r3, #0
 8002750:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr);
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	781a      	ldrb	r2, [r3, #0]
 8002756:	88b9      	ldrh	r1, [r7, #4]
 8002758:	88fb      	ldrh	r3, [r7, #6]
 800275a:	4618      	mov	r0, r3
 800275c:	f7ff ff84 	bl	8002668 <LCD_DrawChar>
		
		pStr ++;
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	3301      	adds	r3, #1
 8002764:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 8002766:	88fb      	ldrh	r3, [r7, #6]
 8002768:	3308      	adds	r3, #8
 800276a:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d1de      	bne.n	8002732 <LCD_DrawString+0x12>
		
	}
	
}
 8002774:	bf00      	nop
 8002776:	bf00      	nop
 8002778:	3708      	adds	r7, #8
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}

0800277e <LCD_DrawDot>:




void LCD_DrawDot(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usColor)	
{	
 800277e:	b580      	push	{r7, lr}
 8002780:	b082      	sub	sp, #8
 8002782:	af00      	add	r7, sp, #0
 8002784:	4603      	mov	r3, r0
 8002786:	80fb      	strh	r3, [r7, #6]
 8002788:	460b      	mov	r3, r1
 800278a:	80bb      	strh	r3, [r7, #4]
 800278c:	4613      	mov	r3, r2
 800278e:	807b      	strh	r3, [r7, #2]
	if (( usCOLUMN < LCD_DispWindow_COLUMN ) && ( usPAGE < LCD_DispWindow_PAGE ))
 8002790:	88fb      	ldrh	r3, [r7, #6]
 8002792:	2bef      	cmp	r3, #239	; 0xef
 8002794:	d809      	bhi.n	80027aa <LCD_DrawDot+0x2c>
 8002796:	88bb      	ldrh	r3, [r7, #4]
 8002798:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800279c:	d205      	bcs.n	80027aa <LCD_DrawDot+0x2c>
	LCD_OpenWindow ( usCOLUMN, usPAGE, 1, 1 );
 800279e:	88b9      	ldrh	r1, [r7, #4]
 80027a0:	88f8      	ldrh	r0, [r7, #6]
 80027a2:	2301      	movs	r3, #1
 80027a4:	2201      	movs	r2, #1
 80027a6:	f7ff fe4b 	bl	8002440 <LCD_OpenWindow>
	LCD_FillColor (1, usColor);
 80027aa:	887b      	ldrh	r3, [r7, #2]
 80027ac:	4619      	mov	r1, r3
 80027ae:	2001      	movs	r0, #1
 80027b0:	f7ff fe9f 	bl	80024f2 <LCD_FillColor>

}
 80027b4:	bf00      	nop
 80027b6:	3708      	adds	r7, #8
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	0000      	movs	r0, r0
	...

080027c0 <LCD_DrawCircle>:

void LCD_DrawCircle ( uint16_t usC, uint16_t usP, uint16_t R, uint16_t usColor)
{	
 80027c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80027c4:	b086      	sub	sp, #24
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	4604      	mov	r4, r0
 80027ca:	4608      	mov	r0, r1
 80027cc:	4611      	mov	r1, r2
 80027ce:	461a      	mov	r2, r3
 80027d0:	4623      	mov	r3, r4
 80027d2:	80fb      	strh	r3, [r7, #6]
 80027d4:	4603      	mov	r3, r0
 80027d6:	80bb      	strh	r3, [r7, #4]
 80027d8:	460b      	mov	r3, r1
 80027da:	807b      	strh	r3, [r7, #2]
 80027dc:	4613      	mov	r3, r2
 80027de:	803b      	strh	r3, [r7, #0]
	for (double i = 0; i < 2*3.14159265358979323846; i = i + 0.01){
 80027e0:	f04f 0200 	mov.w	r2, #0
 80027e4:	f04f 0300 	mov.w	r3, #0
 80027e8:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80027ec:	e05a      	b.n	80028a4 <LCD_DrawCircle+0xe4>
			int x = usC + R*cos(i);
 80027ee:	88fb      	ldrh	r3, [r7, #6]
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7fd fe73 	bl	80004dc <__aeabi_i2d>
 80027f6:	4604      	mov	r4, r0
 80027f8:	460d      	mov	r5, r1
 80027fa:	887b      	ldrh	r3, [r7, #2]
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7fd fe6d 	bl	80004dc <__aeabi_i2d>
 8002802:	4680      	mov	r8, r0
 8002804:	4689      	mov	r9, r1
 8002806:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800280a:	f009 f923 	bl	800ba54 <cos>
 800280e:	4602      	mov	r2, r0
 8002810:	460b      	mov	r3, r1
 8002812:	4640      	mov	r0, r8
 8002814:	4649      	mov	r1, r9
 8002816:	f7fd fecb 	bl	80005b0 <__aeabi_dmul>
 800281a:	4602      	mov	r2, r0
 800281c:	460b      	mov	r3, r1
 800281e:	4620      	mov	r0, r4
 8002820:	4629      	mov	r1, r5
 8002822:	f7fd fd0f 	bl	8000244 <__adddf3>
 8002826:	4602      	mov	r2, r0
 8002828:	460b      	mov	r3, r1
 800282a:	4610      	mov	r0, r2
 800282c:	4619      	mov	r1, r3
 800282e:	f7fe f959 	bl	8000ae4 <__aeabi_d2iz>
 8002832:	4603      	mov	r3, r0
 8002834:	60fb      	str	r3, [r7, #12]
			int y = usP + R*sin(i);
 8002836:	88bb      	ldrh	r3, [r7, #4]
 8002838:	4618      	mov	r0, r3
 800283a:	f7fd fe4f 	bl	80004dc <__aeabi_i2d>
 800283e:	4604      	mov	r4, r0
 8002840:	460d      	mov	r5, r1
 8002842:	887b      	ldrh	r3, [r7, #2]
 8002844:	4618      	mov	r0, r3
 8002846:	f7fd fe49 	bl	80004dc <__aeabi_i2d>
 800284a:	4680      	mov	r8, r0
 800284c:	4689      	mov	r9, r1
 800284e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002852:	f009 f945 	bl	800bae0 <sin>
 8002856:	4602      	mov	r2, r0
 8002858:	460b      	mov	r3, r1
 800285a:	4640      	mov	r0, r8
 800285c:	4649      	mov	r1, r9
 800285e:	f7fd fea7 	bl	80005b0 <__aeabi_dmul>
 8002862:	4602      	mov	r2, r0
 8002864:	460b      	mov	r3, r1
 8002866:	4620      	mov	r0, r4
 8002868:	4629      	mov	r1, r5
 800286a:	f7fd fceb 	bl	8000244 <__adddf3>
 800286e:	4602      	mov	r2, r0
 8002870:	460b      	mov	r3, r1
 8002872:	4610      	mov	r0, r2
 8002874:	4619      	mov	r1, r3
 8002876:	f7fe f935 	bl	8000ae4 <__aeabi_d2iz>
 800287a:	4603      	mov	r3, r0
 800287c:	60bb      	str	r3, [r7, #8]
			LCD_DrawDot(x,y,usColor);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	b29b      	uxth	r3, r3
 8002882:	68ba      	ldr	r2, [r7, #8]
 8002884:	b291      	uxth	r1, r2
 8002886:	883a      	ldrh	r2, [r7, #0]
 8002888:	4618      	mov	r0, r3
 800288a:	f7ff ff78 	bl	800277e <LCD_DrawDot>
	for (double i = 0; i < 2*3.14159265358979323846; i = i + 0.01){
 800288e:	a30e      	add	r3, pc, #56	; (adr r3, 80028c8 <LCD_DrawCircle+0x108>)
 8002890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002894:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002898:	f7fd fcd4 	bl	8000244 <__adddf3>
 800289c:	4602      	mov	r2, r0
 800289e:	460b      	mov	r3, r1
 80028a0:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80028a4:	a30a      	add	r3, pc, #40	; (adr r3, 80028d0 <LCD_DrawCircle+0x110>)
 80028a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028aa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80028ae:	f7fe f8f1 	bl	8000a94 <__aeabi_dcmplt>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d19a      	bne.n	80027ee <LCD_DrawCircle+0x2e>
		}
}
 80028b8:	bf00      	nop
 80028ba:	bf00      	nop
 80028bc:	3718      	adds	r7, #24
 80028be:	46bd      	mov	sp, r7
 80028c0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80028c4:	f3af 8000 	nop.w
 80028c8:	47ae147b 	.word	0x47ae147b
 80028cc:	3f847ae1 	.word	0x3f847ae1
 80028d0:	54442d18 	.word	0x54442d18
 80028d4:	401921fb 	.word	0x401921fb

080028d8 <LCD_DrawChar_Color>:

void LCD_DrawChar_Color ( uint16_t usC, uint16_t usP, const char cChar, uint16_t usColor_Background, uint16_t usColor_Foreground )
{
 80028d8:	b590      	push	{r4, r7, lr}
 80028da:	b085      	sub	sp, #20
 80028dc:	af00      	add	r7, sp, #0
 80028de:	4604      	mov	r4, r0
 80028e0:	4608      	mov	r0, r1
 80028e2:	4611      	mov	r1, r2
 80028e4:	461a      	mov	r2, r3
 80028e6:	4623      	mov	r3, r4
 80028e8:	80fb      	strh	r3, [r7, #6]
 80028ea:	4603      	mov	r3, r0
 80028ec:	80bb      	strh	r3, [r7, #4]
 80028ee:	460b      	mov	r3, r1
 80028f0:	70fb      	strb	r3, [r7, #3]
 80028f2:	4613      	mov	r3, r2
 80028f4:	803b      	strh	r3, [r7, #0]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	ucRelativePositon = cChar - ' ';
 80028f6:	78fb      	ldrb	r3, [r7, #3]
 80028f8:	3b20      	subs	r3, #32
 80028fa:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 80028fc:	88b9      	ldrh	r1, [r7, #4]
 80028fe:	88f8      	ldrh	r0, [r7, #6]
 8002900:	2310      	movs	r3, #16
 8002902:	2208      	movs	r2, #8
 8002904:	f7ff fd9c 	bl	8002440 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 8002908:	202c      	movs	r0, #44	; 0x2c
 800290a:	f7ff fc55 	bl	80021b8 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 800290e:	2300      	movs	r3, #0
 8002910:	73bb      	strb	r3, [r7, #14]
 8002912:	e024      	b.n	800295e <LCD_DrawChar_Color+0x86>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 8002914:	7b3a      	ldrb	r2, [r7, #12]
 8002916:	7bbb      	ldrb	r3, [r7, #14]
 8002918:	4915      	ldr	r1, [pc, #84]	; (8002970 <LCD_DrawChar_Color+0x98>)
 800291a:	0112      	lsls	r2, r2, #4
 800291c:	440a      	add	r2, r1
 800291e:	4413      	add	r3, r2
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8002924:	2300      	movs	r3, #0
 8002926:	737b      	strb	r3, [r7, #13]
 8002928:	e013      	b.n	8002952 <LCD_DrawChar_Color+0x7a>
		{
			if ( ucTemp & 0x01 )
 800292a:	7bfb      	ldrb	r3, [r7, #15]
 800292c:	f003 0301 	and.w	r3, r3, #1
 8002930:	2b00      	cmp	r3, #0
 8002932:	d004      	beq.n	800293e <LCD_DrawChar_Color+0x66>
				LCD_Write_Data ( usColor_Foreground );
 8002934:	8c3b      	ldrh	r3, [r7, #32]
 8002936:	4618      	mov	r0, r3
 8002938:	f7ff fc4c 	bl	80021d4 <LCD_Write_Data>
 800293c:	e003      	b.n	8002946 <LCD_DrawChar_Color+0x6e>
			
			else
				LCD_Write_Data ( usColor_Background );								
 800293e:	883b      	ldrh	r3, [r7, #0]
 8002940:	4618      	mov	r0, r3
 8002942:	f7ff fc47 	bl	80021d4 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 8002946:	7bfb      	ldrb	r3, [r7, #15]
 8002948:	085b      	lsrs	r3, r3, #1
 800294a:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 800294c:	7b7b      	ldrb	r3, [r7, #13]
 800294e:	3301      	adds	r3, #1
 8002950:	737b      	strb	r3, [r7, #13]
 8002952:	7b7b      	ldrb	r3, [r7, #13]
 8002954:	2b07      	cmp	r3, #7
 8002956:	d9e8      	bls.n	800292a <LCD_DrawChar_Color+0x52>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8002958:	7bbb      	ldrb	r3, [r7, #14]
 800295a:	3301      	adds	r3, #1
 800295c:	73bb      	strb	r3, [r7, #14]
 800295e:	7bbb      	ldrb	r3, [r7, #14]
 8002960:	2b0f      	cmp	r3, #15
 8002962:	d9d7      	bls.n	8002914 <LCD_DrawChar_Color+0x3c>
			
		}
		
	}
	
}
 8002964:	bf00      	nop
 8002966:	bf00      	nop
 8002968:	3714      	adds	r7, #20
 800296a:	46bd      	mov	sp, r7
 800296c:	bd90      	pop	{r4, r7, pc}
 800296e:	bf00      	nop
 8002970:	0800cef8 	.word	0x0800cef8

08002974 <LCD_DrawCross>:

void LCD_DrawCross ( uint16_t usX, uint16_t usY )
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af02      	add	r7, sp, #8
 800297a:	4603      	mov	r3, r0
 800297c:	460a      	mov	r2, r1
 800297e:	80fb      	strh	r3, [r7, #6]
 8002980:	4613      	mov	r3, r2
 8002982:	80bb      	strh	r3, [r7, #4]
  LCD_Clear_Color ( usX - 10, usY, 20, 1, RED);
 8002984:	88fb      	ldrh	r3, [r7, #6]
 8002986:	3b0a      	subs	r3, #10
 8002988:	b298      	uxth	r0, r3
 800298a:	88b9      	ldrh	r1, [r7, #4]
 800298c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002990:	9300      	str	r3, [sp, #0]
 8002992:	2301      	movs	r3, #1
 8002994:	2214      	movs	r2, #20
 8002996:	f7ff fdf9 	bl	800258c <LCD_Clear_Color>
  LCD_Clear_Color ( usX, usY - 10, 1, 20, RED);
 800299a:	88bb      	ldrh	r3, [r7, #4]
 800299c:	3b0a      	subs	r3, #10
 800299e:	b299      	uxth	r1, r3
 80029a0:	88f8      	ldrh	r0, [r7, #6]
 80029a2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80029a6:	9300      	str	r3, [sp, #0]
 80029a8:	2314      	movs	r3, #20
 80029aa:	2201      	movs	r2, #1
 80029ac:	f7ff fdee 	bl	800258c <LCD_Clear_Color>
	
}
 80029b0:	bf00      	nop
 80029b2:	3708      	adds	r7, #8
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <LCD_DrawString_Color>:


void LCD_DrawString_Color ( uint16_t usC, uint16_t usP, const char * pStr, uint16_t usColor_Background, uint16_t usColor_Foreground )
{
 80029b8:	b590      	push	{r4, r7, lr}
 80029ba:	b087      	sub	sp, #28
 80029bc:	af02      	add	r7, sp, #8
 80029be:	60ba      	str	r2, [r7, #8]
 80029c0:	461a      	mov	r2, r3
 80029c2:	4603      	mov	r3, r0
 80029c4:	81fb      	strh	r3, [r7, #14]
 80029c6:	460b      	mov	r3, r1
 80029c8:	81bb      	strh	r3, [r7, #12]
 80029ca:	4613      	mov	r3, r2
 80029cc:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 80029ce:	e01f      	b.n	8002a10 <LCD_DrawString_Color+0x58>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 80029d0:	89fb      	ldrh	r3, [r7, #14]
 80029d2:	2be8      	cmp	r3, #232	; 0xe8
 80029d4:	d904      	bls.n	80029e0 <LCD_DrawString_Color+0x28>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80029d6:	2300      	movs	r3, #0
 80029d8:	81fb      	strh	r3, [r7, #14]
			usP += HEIGHT_EN_CHAR;
 80029da:	89bb      	ldrh	r3, [r7, #12]
 80029dc:	3310      	adds	r3, #16
 80029de:	81bb      	strh	r3, [r7, #12]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 80029e0:	89bb      	ldrh	r3, [r7, #12]
 80029e2:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 80029e6:	d903      	bls.n	80029f0 <LCD_DrawString_Color+0x38>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80029e8:	2300      	movs	r3, #0
 80029ea:	81fb      	strh	r3, [r7, #14]
			usP = LCD_DispWindow_Start_PAGE;
 80029ec:	2300      	movs	r3, #0
 80029ee:	81bb      	strh	r3, [r7, #12]
		}
		
		LCD_DrawChar_Color  ( usC, usP, * pStr, usColor_Background, usColor_Foreground );
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	781a      	ldrb	r2, [r3, #0]
 80029f4:	88fc      	ldrh	r4, [r7, #6]
 80029f6:	89b9      	ldrh	r1, [r7, #12]
 80029f8:	89f8      	ldrh	r0, [r7, #14]
 80029fa:	8c3b      	ldrh	r3, [r7, #32]
 80029fc:	9300      	str	r3, [sp, #0]
 80029fe:	4623      	mov	r3, r4
 8002a00:	f7ff ff6a 	bl	80028d8 <LCD_DrawChar_Color>
		
		pStr ++;
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	3301      	adds	r3, #1
 8002a08:	60bb      	str	r3, [r7, #8]
		
		usC += WIDTH_EN_CHAR;
 8002a0a:	89fb      	ldrh	r3, [r7, #14]
 8002a0c:	3308      	adds	r3, #8
 8002a0e:	81fb      	strh	r3, [r7, #14]
	while ( * pStr != '\0' )
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d1db      	bne.n	80029d0 <LCD_DrawString_Color+0x18>
		
	}
	
}
 8002a18:	bf00      	nop
 8002a1a:	bf00      	nop
 8002a1c:	3714      	adds	r7, #20
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd90      	pop	{r4, r7, pc}
	...

08002a24 <LCD_GramScan>:


void LCD_GramScan ( uint8_t ucOption )
{	
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	71fb      	strb	r3, [r7, #7]
	switch ( ucOption )
 8002a2e:	79fb      	ldrb	r3, [r7, #7]
 8002a30:	3b01      	subs	r3, #1
 8002a32:	2b03      	cmp	r3, #3
 8002a34:	f200 80a0 	bhi.w	8002b78 <LCD_GramScan+0x154>
 8002a38:	a201      	add	r2, pc, #4	; (adr r2, 8002a40 <LCD_GramScan+0x1c>)
 8002a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a3e:	bf00      	nop
 8002a40:	08002a51 	.word	0x08002a51
 8002a44:	08002a9b 	.word	0x08002a9b
 8002a48:	08002ae5 	.word	0x08002ae5
 8002a4c:	08002b2f 	.word	0x08002b2f

//		____ x(240)      
//	 |  
//	 |	y(320)        
		  
			LCD_Write_Cmd ( 0x36 ); 
 8002a50:	2036      	movs	r0, #54	; 0x36
 8002a52:	f7ff fbb1 	bl	80021b8 <LCD_Write_Cmd>
			LCD_Write_Data ( 0xC8 );   
 8002a56:	20c8      	movs	r0, #200	; 0xc8
 8002a58:	f7ff fbbc 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 8002a5c:	202a      	movs	r0, #42	; 0x2a
 8002a5e:	f7ff fbab 	bl	80021b8 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );	/* x start */	
 8002a62:	2000      	movs	r0, #0
 8002a64:	f7ff fbb6 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002a68:	2000      	movs	r0, #0
 8002a6a:	f7ff fbb3 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );  /* x end */	
 8002a6e:	2000      	movs	r0, #0
 8002a70:	f7ff fbb0 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );
 8002a74:	20ef      	movs	r0, #239	; 0xef
 8002a76:	f7ff fbad 	bl	80021d4 <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 8002a7a:	202b      	movs	r0, #43	; 0x2b
 8002a7c:	f7ff fb9c 	bl	80021b8 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );	/* y start */  
 8002a80:	2000      	movs	r0, #0
 8002a82:	f7ff fba7 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002a86:	2000      	movs	r0, #0
 8002a88:	f7ff fba4 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );	/* y end */   
 8002a8c:	2001      	movs	r0, #1
 8002a8e:	f7ff fba1 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );
 8002a92:	203f      	movs	r0, #63	; 0x3f
 8002a94:	f7ff fb9e 	bl	80021d4 <LCD_Write_Data>
					
		  break;
 8002a98:	e06e      	b.n	8002b78 <LCD_GramScan+0x154>

//		|x(320)            
//		|
//		|___ y(240)
		  
			LCD_Write_Cmd ( 0x36 ); 
 8002a9a:	2036      	movs	r0, #54	; 0x36
 8002a9c:	f7ff fb8c 	bl	80021b8 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x68 );	
 8002aa0:	2068      	movs	r0, #104	; 0x68
 8002aa2:	f7ff fb97 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 8002aa6:	202a      	movs	r0, #42	; 0x2a
 8002aa8:	f7ff fb86 	bl	80021b8 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8002aac:	2000      	movs	r0, #0
 8002aae:	f7ff fb91 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	f7ff fb8e 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );
 8002ab8:	2001      	movs	r0, #1
 8002aba:	f7ff fb8b 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );	
 8002abe:	203f      	movs	r0, #63	; 0x3f
 8002ac0:	f7ff fb88 	bl	80021d4 <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 8002ac4:	202b      	movs	r0, #43	; 0x2b
 8002ac6:	f7ff fb77 	bl	80021b8 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8002aca:	2000      	movs	r0, #0
 8002acc:	f7ff fb82 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002ad0:	2000      	movs	r0, #0
 8002ad2:	f7ff fb7f 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002ad6:	2000      	movs	r0, #0
 8002ad8:	f7ff fb7c 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );		
 8002adc:	20ef      	movs	r0, #239	; 0xef
 8002ade:	f7ff fb79 	bl	80021d4 <LCD_Write_Data>
		
		  break;
 8002ae2:	e049      	b.n	8002b78 <LCD_GramScan+0x154>

//		           |x(320)   
//		           |           
//		y(240) ____|
		
			LCD_Write_Cmd ( 0x36 ); 
 8002ae4:	2036      	movs	r0, #54	; 0x36
 8002ae6:	f7ff fb67 	bl	80021b8 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x28 );	
 8002aea:	2028      	movs	r0, #40	; 0x28
 8002aec:	f7ff fb72 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 8002af0:	202a      	movs	r0, #42	; 0x2a
 8002af2:	f7ff fb61 	bl	80021b8 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8002af6:	2000      	movs	r0, #0
 8002af8:	f7ff fb6c 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002afc:	2000      	movs	r0, #0
 8002afe:	f7ff fb69 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );
 8002b02:	2001      	movs	r0, #1
 8002b04:	f7ff fb66 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );	
 8002b08:	203f      	movs	r0, #63	; 0x3f
 8002b0a:	f7ff fb63 	bl	80021d4 <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 8002b0e:	202b      	movs	r0, #43	; 0x2b
 8002b10:	f7ff fb52 	bl	80021b8 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8002b14:	2000      	movs	r0, #0
 8002b16:	f7ff fb5d 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002b1a:	2000      	movs	r0, #0
 8002b1c:	f7ff fb5a 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002b20:	2000      	movs	r0, #0
 8002b22:	f7ff fb57 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );			
 8002b26:	20ef      	movs	r0, #239	; 0xef
 8002b28:	f7ff fb54 	bl	80021d4 <LCD_Write_Data>
		  
		  break;
 8002b2c:	e024      	b.n	8002b78 <LCD_GramScan+0x154>

//		|y(320)              
//		|
//		|___ x(240)			
		  
			LCD_Write_Cmd ( 0x36 ); 
 8002b2e:	2036      	movs	r0, #54	; 0x36
 8002b30:	f7ff fb42 	bl	80021b8 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x48 );	
 8002b34:	2048      	movs	r0, #72	; 0x48
 8002b36:	f7ff fb4d 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 8002b3a:	202a      	movs	r0, #42	; 0x2a
 8002b3c:	f7ff fb3c 	bl	80021b8 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8002b40:	2000      	movs	r0, #0
 8002b42:	f7ff fb47 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002b46:	2000      	movs	r0, #0
 8002b48:	f7ff fb44 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002b4c:	2000      	movs	r0, #0
 8002b4e:	f7ff fb41 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );	
 8002b52:	20ef      	movs	r0, #239	; 0xef
 8002b54:	f7ff fb3e 	bl	80021d4 <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 8002b58:	202b      	movs	r0, #43	; 0x2b
 8002b5a:	f7ff fb2d 	bl	80021b8 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8002b5e:	2000      	movs	r0, #0
 8002b60:	f7ff fb38 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002b64:	2000      	movs	r0, #0
 8002b66:	f7ff fb35 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );
 8002b6a:	2001      	movs	r0, #1
 8002b6c:	f7ff fb32 	bl	80021d4 <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );		
 8002b70:	203f      	movs	r0, #63	; 0x3f
 8002b72:	f7ff fb2f 	bl	80021d4 <LCD_Write_Data>
		
	    break;
 8002b76:	bf00      	nop
		
	}
	
	
	/* write gram start */
	LCD_Write_Cmd ( 0x2C );
 8002b78:	202c      	movs	r0, #44	; 0x2c
 8002b7a:	f7ff fb1d 	bl	80021b8 <LCD_Write_Cmd>
	
	
}
 8002b7e:	bf00      	nop
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop

08002b88 <LCD_Darkmode_Toggle>:

void LCD_Darkmode_Toggle(){
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
	extern unsigned char *petStats;
	extern int sec;
	if (!darkmode_toggle) {
 8002b8c:	4b13      	ldr	r3, [pc, #76]	; (8002bdc <LCD_Darkmode_Toggle+0x54>)
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d119      	bne.n	8002bc8 <LCD_Darkmode_Toggle+0x40>
		darkmode_toggle = 1;
 8002b94:	4b11      	ldr	r3, [pc, #68]	; (8002bdc <LCD_Darkmode_Toggle+0x54>)
 8002b96:	2201      	movs	r2, #1
 8002b98:	701a      	strb	r2, [r3, #0]
		if (sec % 2 == 0){
 8002b9a:	4b11      	ldr	r3, [pc, #68]	; (8002be0 <LCD_Darkmode_Toggle+0x58>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d103      	bne.n	8002bae <LCD_Darkmode_Toggle+0x26>
			petStats = sleep1;
 8002ba6:	4b0f      	ldr	r3, [pc, #60]	; (8002be4 <LCD_Darkmode_Toggle+0x5c>)
 8002ba8:	4a0f      	ldr	r2, [pc, #60]	; (8002be8 <LCD_Darkmode_Toggle+0x60>)
 8002baa:	601a      	str	r2, [r3, #0]
	}
	else {
		darkmode_toggle = 0;
		petStats = normal;
	}
}
 8002bac:	e012      	b.n	8002bd4 <LCD_Darkmode_Toggle+0x4c>
		else if (sec % 2 == 1){
 8002bae:	4b0c      	ldr	r3, [pc, #48]	; (8002be0 <LCD_Darkmode_Toggle+0x58>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f003 0301 	and.w	r3, r3, #1
 8002bb8:	bfb8      	it	lt
 8002bba:	425b      	neglt	r3, r3
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d109      	bne.n	8002bd4 <LCD_Darkmode_Toggle+0x4c>
			petStats = sleep2;
 8002bc0:	4b08      	ldr	r3, [pc, #32]	; (8002be4 <LCD_Darkmode_Toggle+0x5c>)
 8002bc2:	4a0a      	ldr	r2, [pc, #40]	; (8002bec <LCD_Darkmode_Toggle+0x64>)
 8002bc4:	601a      	str	r2, [r3, #0]
}
 8002bc6:	e005      	b.n	8002bd4 <LCD_Darkmode_Toggle+0x4c>
		darkmode_toggle = 0;
 8002bc8:	4b04      	ldr	r3, [pc, #16]	; (8002bdc <LCD_Darkmode_Toggle+0x54>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	701a      	strb	r2, [r3, #0]
		petStats = normal;
 8002bce:	4b05      	ldr	r3, [pc, #20]	; (8002be4 <LCD_Darkmode_Toggle+0x5c>)
 8002bd0:	4a07      	ldr	r2, [pc, #28]	; (8002bf0 <LCD_Darkmode_Toggle+0x68>)
 8002bd2:	601a      	str	r2, [r3, #0]
}
 8002bd4:	bf00      	nop
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bc80      	pop	{r7}
 8002bda:	4770      	bx	lr
 8002bdc:	20000150 	.word	0x20000150
 8002be0:	20000388 	.word	0x20000388
 8002be4:	2000000c 	.word	0x2000000c
 8002be8:	08037988 	.word	0x08037988
 8002bec:	0803ea10 	.word	0x0803ea10
 8002bf0:	08030900 	.word	0x08030900

08002bf4 <LCD_DrawPicture>:

void LCD_DrawPicture(uint16_t StartX, uint16_t StartY,unsigned char *pic) {
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	603a      	str	r2, [r7, #0]
 8002bfe:	80fb      	strh	r3, [r7, #6]
 8002c00:	460b      	mov	r3, r1
 8002c02:	80bb      	strh	r3, [r7, #4]
		uint32_t i = 8, len;
 8002c04:	2308      	movs	r3, #8
 8002c06:	617b      	str	r3, [r7, #20]
		uint16_t temp, x, y;

		x = ((uint16_t) (pic[2] << 8) + pic[3]) - 1;	  	//get width
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	3302      	adds	r3, #2
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	021b      	lsls	r3, r3, #8
 8002c12:	b29a      	uxth	r2, r3
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	3303      	adds	r3, #3
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	4413      	add	r3, r2
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	3b01      	subs	r3, #1
 8002c22:	827b      	strh	r3, [r7, #18]
		y = ((uint16_t) (pic[4] << 8) + pic[5]) - 1;	  	//get height
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	3304      	adds	r3, #4
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	021b      	lsls	r3, r3, #8
 8002c2e:	b29a      	uxth	r2, r3
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	3305      	adds	r3, #5
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	4413      	add	r3, r2
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	3b01      	subs	r3, #1
 8002c3e:	823b      	strh	r3, [r7, #16]

		LCD_OpenWindow ( StartX, StartY, 120,120);
 8002c40:	88b9      	ldrh	r1, [r7, #4]
 8002c42:	88f8      	ldrh	r0, [r7, #6]
 8002c44:	2378      	movs	r3, #120	; 0x78
 8002c46:	2278      	movs	r2, #120	; 0x78
 8002c48:	f7ff fbfa 	bl	8002440 <LCD_OpenWindow>
		//LCD_FillColor ( StartX*StartY ,0x01010);
		LCD_Write_Cmd(CMD_SetPixel);					//fillcolor
 8002c4c:	202c      	movs	r0, #44	; 0x2c
 8002c4e:	f7ff fab3 	bl	80021b8 <LCD_Write_Cmd>
		len = 2 * ((uint16_t) (pic[2] << 8) + pic[3])
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	3302      	adds	r3, #2
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	021b      	lsls	r3, r3, #8
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	461a      	mov	r2, r3
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	3303      	adds	r3, #3
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	4413      	add	r3, r2
				* ((uint16_t) (pic[4] << 8) + pic[5]);   	//calculate size
 8002c68:	683a      	ldr	r2, [r7, #0]
 8002c6a:	3204      	adds	r2, #4
 8002c6c:	7812      	ldrb	r2, [r2, #0]
 8002c6e:	b292      	uxth	r2, r2
 8002c70:	0212      	lsls	r2, r2, #8
 8002c72:	b292      	uxth	r2, r2
 8002c74:	4611      	mov	r1, r2
 8002c76:	683a      	ldr	r2, [r7, #0]
 8002c78:	3205      	adds	r2, #5
 8002c7a:	7812      	ldrb	r2, [r2, #0]
 8002c7c:	440a      	add	r2, r1
 8002c7e:	fb02 f303 	mul.w	r3, r2, r3
 8002c82:	005b      	lsls	r3, r3, #1
		len = 2 * ((uint16_t) (pic[2] << 8) + pic[3])
 8002c84:	60fb      	str	r3, [r7, #12]

		while (i < (len + 8)) {							 	//start from the 9th
 8002c86:	e015      	b.n	8002cb4 <LCD_DrawPicture+0xc0>
			temp = (uint16_t) (pic[i] << 8) | pic[i + 1];	//2bits once
 8002c88:	683a      	ldr	r2, [r7, #0]
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	4413      	add	r3, r2
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	021b      	lsls	r3, r3, #8
 8002c94:	b29a      	uxth	r2, r3
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	3301      	adds	r3, #1
 8002c9a:	6839      	ldr	r1, [r7, #0]
 8002c9c:	440b      	add	r3, r1
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	817b      	strh	r3, [r7, #10]
			LCD_Write_Data(temp);
 8002ca6:	897b      	ldrh	r3, [r7, #10]
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f7ff fa93 	bl	80021d4 <LCD_Write_Data>
			i = i + 2;
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	3302      	adds	r3, #2
 8002cb2:	617b      	str	r3, [r7, #20]
		while (i < (len + 8)) {							 	//start from the 9th
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	3308      	adds	r3, #8
 8002cb8:	697a      	ldr	r2, [r7, #20]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d3e4      	bcc.n	8002c88 <LCD_DrawPicture+0x94>
		}
}
 8002cbe:	bf00      	nop
 8002cc0:	bf00      	nop
 8002cc2:	3718      	adds	r7, #24
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}

08002cc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002cc8:	b5b0      	push	{r4, r5, r7, lr}
 8002cca:	b08c      	sub	sp, #48	; 0x30
 8002ccc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002cce:	f004 fa7d 	bl	80071cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002cd2:	f000 fb8d 	bl	80033f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002cd6:	f000 fe1d 	bl	8003914 <MX_GPIO_Init>
  MX_FSMC_Init();
 8002cda:	f000 feff 	bl	8003adc <MX_FSMC_Init>
  MX_USART1_UART_Init();
 8002cde:	f000 fdb5 	bl	800384c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8002ce2:	f000 fccb 	bl	800367c <MX_TIM2_Init>
  MX_TIM3_Init();
 8002ce6:	f000 fd15 	bl	8003714 <MX_TIM3_Init>
  MX_TIM5_Init();
 8002cea:	f000 fd61 	bl	80037b0 <MX_TIM5_Init>
  MX_TIM1_Init();
 8002cee:	f000 fc1f 	bl	8003530 <MX_TIM1_Init>
  MX_ADC1_Init();
 8002cf2:	f000 fbdf 	bl	80034b4 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8002cf6:	f000 fddb 	bl	80038b0 <MX_USART3_UART_Init>
  	 * XPT2046.c
  	 * LCD
  	 * ADC (Photoresistor)
  	 * ESP8266
  	 */
	RTC_Init(&hrtc);
 8002cfa:	489c      	ldr	r0, [pc, #624]	; (8002f6c <main+0x2a4>)
 8002cfc:	f002 fdc2 	bl	8005884 <RTC_Init>
	macXPT2046_CS_DISABLE();
 8002d00:	2200      	movs	r2, #0
 8002d02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002d06:	489a      	ldr	r0, [pc, #616]	; (8002f70 <main+0x2a8>)
 8002d08:	f005 fb65 	bl	80083d6 <HAL_GPIO_WritePin>
	LCD_INIT();
 8002d0c:	f7ff fa0d 	bl	800212a <LCD_INIT>
	HAL_ADCEx_Calibration_Start(&hadc1);
 8002d10:	4898      	ldr	r0, [pc, #608]	; (8002f74 <main+0x2ac>)
 8002d12:	f004 ff03 	bl	8007b1c <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start(&hadc1);
 8002d16:	4897      	ldr	r0, [pc, #604]	; (8002f74 <main+0x2ac>)
 8002d18:	f004 fbc8 	bl	80074ac <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 8002d1c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002d20:	4894      	ldr	r0, [pc, #592]	; (8002f74 <main+0x2ac>)
 8002d22:	f004 fc71 	bl	8007608 <HAL_ADC_PollForConversion>
	uint32_t value = HAL_ADC_GetValue(&hadc1);
 8002d26:	4893      	ldr	r0, [pc, #588]	; (8002f74 <main+0x2ac>)
 8002d28:	f004 fd68 	bl	80077fc <HAL_ADC_GetValue>
 8002d2c:	61b8      	str	r0, [r7, #24]
	DEBUG_USART_Config();
 8002d2e:	f7fe fd89 	bl	8001844 <DEBUG_USART_Config>
	extern uint8_t esp8266_step_flag;
	esp8266_step_flag = 0;
 8002d32:	4b91      	ldr	r3, [pc, #580]	; (8002f78 <main+0x2b0>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	701a      	strb	r2, [r3, #0]
	Ringbuf_init();
 8002d38:	f002 fbda 	bl	80054f0 <Ringbuf_init>
	RTC_Get();
 8002d3c:	f002 fe82 	bl	8005a44 <RTC_Get>
	get_TimeStamp(&real_time);
 8002d40:	488e      	ldr	r0, [pc, #568]	; (8002f7c <main+0x2b4>)
 8002d42:	f003 f81d 	bl	8005d80 <get_TimeStamp>
	sec = real_time.rsec;
 8002d46:	4b8d      	ldr	r3, [pc, #564]	; (8002f7c <main+0x2b4>)
 8002d48:	799b      	ldrb	r3, [r3, #6]
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	4b8c      	ldr	r3, [pc, #560]	; (8002f80 <main+0x2b8>)
 8002d4e:	601a      	str	r2, [r3, #0]
	//Flow control of UI
	uint8_t mode = 0; //Current Mode: Mode 0 = Home, Mode 1 = Drink Water, Mode 3 = Pet
 8002d50:	2300      	movs	r3, #0
 8002d52:	77fb      	strb	r3, [r7, #31]
	uint8_t mode_new = 0; //To Determine Whether A Mode is Updated
 8002d54:	2300      	movs	r3, #0
 8002d56:	74fb      	strb	r3, [r7, #19]
	uint8_t render_done=0;//Set To 1 Whenever Screen Need to Update
 8002d58:	2300      	movs	r3, #0
 8002d5a:	74bb      	strb	r3, [r7, #18]
	uint8_t pet_update=0; //Set To 1 Whenever Pet Image Need to Update
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	77bb      	strb	r3, [r7, #30]


	//Calibration of TouchPad
	while( ! XPT2046_Touch_Calibrate () );
 8002d60:	bf00      	nop
 8002d62:	f003 ff5f 	bl	8006c24 <XPT2046_Touch_Calibrate>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d0fa      	beq.n	8002d62 <main+0x9a>
	alarm_update_next();
 8002d6c:	f7fe fce2 	bl	8001734 <alarm_update_next>
	alarm_update_last();
 8002d70:	f7fe fd1e 	bl	80017b0 <alarm_update_last>
	exertimer = RTC_raw();
 8002d74:	f002 ffee 	bl	8005d54 <RTC_raw>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	4a82      	ldr	r2, [pc, #520]	; (8002f84 <main+0x2bc>)
 8002d7c:	6013      	str	r3, [r2, #0]
	DHT11_ReadData(&DHT11_data);
 8002d7e:	4882      	ldr	r0, [pc, #520]	; (8002f88 <main+0x2c0>)
 8002d80:	f7fe fee7 	bl	8001b52 <DHT11_ReadData>
	/*
	 * Scheduling Event
	 * Tim3: Water Alarm
	 * Tim5: Update Temperature/ Weather Data
	 */
	TIMER_INIT();
 8002d84:	f003 fb76 	bl	8006474 <TIMER_INIT>
	timer_min(1);
 8002d88:	2001      	movs	r0, #1
 8002d8a:	f003 fbbd 	bl	8006508 <timer_min>
  /* USER CODE BEGIN WHILE */

	
  while (1)
  {
	  XPT2046_Get_TouchedPoint(&Coordinate,
 8002d8e:	497f      	ldr	r1, [pc, #508]	; (8002f8c <main+0x2c4>)
 8002d90:	487f      	ldr	r0, [pc, #508]	; (8002f90 <main+0x2c8>)
 8002d92:	f004 f95f 	bl	8007054 <XPT2046_Get_TouchedPoint>
	  			&strXPT2046_TouchPara);
	  HAL_ADC_Start(&hadc1);
 8002d96:	4877      	ldr	r0, [pc, #476]	; (8002f74 <main+0x2ac>)
 8002d98:	f004 fb88 	bl	80074ac <HAL_ADC_Start>
	  value = HAL_ADC_GetValue(&hadc1);
 8002d9c:	4875      	ldr	r0, [pc, #468]	; (8002f74 <main+0x2ac>)
 8002d9e:	f004 fd2d 	bl	80077fc <HAL_ADC_GetValue>
 8002da2:	61b8      	str	r0, [r7, #24]
	  //!!Only For UI that is changing every moment, Just For Testing, Need Refactoring Later
	  if(mode==0) {
 8002da4:	7ffb      	ldrb	r3, [r7, #31]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d114      	bne.n	8002dd4 <main+0x10c>
		  RTC_Get();
 8002daa:	f002 fe4b 	bl	8005a44 <RTC_Get>
		  UI_Home_Display_Date(real_time.ryear, real_time.rmon, real_time.rday);
 8002dae:	4b73      	ldr	r3, [pc, #460]	; (8002f7c <main+0x2b4>)
 8002db0:	881b      	ldrh	r3, [r3, #0]
 8002db2:	4a72      	ldr	r2, [pc, #456]	; (8002f7c <main+0x2b4>)
 8002db4:	7891      	ldrb	r1, [r2, #2]
 8002db6:	4a71      	ldr	r2, [pc, #452]	; (8002f7c <main+0x2b4>)
 8002db8:	78d2      	ldrb	r2, [r2, #3]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7fe f9de 	bl	800117c <UI_Home_Display_Date>
		  UI_Home_Display_Time(real_time.rhour, real_time.rmin, real_time.rsec);
 8002dc0:	4b6e      	ldr	r3, [pc, #440]	; (8002f7c <main+0x2b4>)
 8002dc2:	791b      	ldrb	r3, [r3, #4]
 8002dc4:	4a6d      	ldr	r2, [pc, #436]	; (8002f7c <main+0x2b4>)
 8002dc6:	7951      	ldrb	r1, [r2, #5]
 8002dc8:	4a6c      	ldr	r2, [pc, #432]	; (8002f7c <main+0x2b4>)
 8002dca:	7992      	ldrb	r2, [r2, #6]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7fe fa11 	bl	80011f4 <UI_Home_Display_Time>
 8002dd2:	e00c      	b.n	8002dee <main+0x126>
	  }
	  else if (mode == 3){
 8002dd4:	7ffb      	ldrb	r3, [r7, #31]
 8002dd6:	2b03      	cmp	r3, #3
 8002dd8:	d104      	bne.n	8002de4 <main+0x11c>
		  RTC_Get();
 8002dda:	f002 fe33 	bl	8005a44 <RTC_Get>
		  UI_Stats_Update();
 8002dde:	f7fe fadd 	bl	800139c <UI_Stats_Update>
 8002de2:	e004      	b.n	8002dee <main+0x126>
	  }
	  else if (mode == 6){
 8002de4:	7ffb      	ldrb	r3, [r7, #31]
 8002de6:	2b06      	cmp	r3, #6
 8002de8:	d101      	bne.n	8002dee <main+0x126>
	  		  UI_Set_Update();
 8002dea:	f7fe fc29 	bl	8001640 <UI_Set_Update>
	  	  }
	  get_TimeStamp(&real_time);
 8002dee:	4863      	ldr	r0, [pc, #396]	; (8002f7c <main+0x2b4>)
 8002df0:	f002 ffc6 	bl	8005d80 <get_TimeStamp>
		sec = real_time.rsec;
 8002df4:	4b61      	ldr	r3, [pc, #388]	; (8002f7c <main+0x2b4>)
 8002df6:	799b      	ldrb	r3, [r3, #6]
 8002df8:	461a      	mov	r2, r3
 8002dfa:	4b61      	ldr	r3, [pc, #388]	; (8002f80 <main+0x2b8>)
 8002dfc:	601a      	str	r2, [r3, #0]
	  if (petStats != sleep1 && petStats != sleep2 && mode==0 && next > RTC_raw()){
 8002dfe:	4b65      	ldr	r3, [pc, #404]	; (8002f94 <main+0x2cc>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a65      	ldr	r2, [pc, #404]	; (8002f98 <main+0x2d0>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d03d      	beq.n	8002e84 <main+0x1bc>
 8002e08:	4b62      	ldr	r3, [pc, #392]	; (8002f94 <main+0x2cc>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a63      	ldr	r2, [pc, #396]	; (8002f9c <main+0x2d4>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d038      	beq.n	8002e84 <main+0x1bc>
 8002e12:	7ffb      	ldrb	r3, [r7, #31]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d135      	bne.n	8002e84 <main+0x1bc>
 8002e18:	f002 ff9c 	bl	8005d54 <RTC_raw>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	4b60      	ldr	r3, [pc, #384]	; (8002fa0 <main+0x2d8>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	429a      	cmp	r2, r3
 8002e24:	d22e      	bcs.n	8002e84 <main+0x1bc>
		  if (DHT11_data.temp_int > 27){
 8002e26:	4b58      	ldr	r3, [pc, #352]	; (8002f88 <main+0x2c0>)
 8002e28:	789b      	ldrb	r3, [r3, #2]
 8002e2a:	2b1b      	cmp	r3, #27
 8002e2c:	d910      	bls.n	8002e50 <main+0x188>
			  if (real_time.rsec % 2 == 0){
 8002e2e:	4b53      	ldr	r3, [pc, #332]	; (8002f7c <main+0x2b4>)
 8002e30:	799b      	ldrb	r3, [r3, #6]
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d103      	bne.n	8002e44 <main+0x17c>
				  petStats = hot1;
 8002e3c:	4b55      	ldr	r3, [pc, #340]	; (8002f94 <main+0x2cc>)
 8002e3e:	4a59      	ldr	r2, [pc, #356]	; (8002fa4 <main+0x2dc>)
 8002e40:	601a      	str	r2, [r3, #0]
 8002e42:	e002      	b.n	8002e4a <main+0x182>
			  }
			  else {
				  petStats = hot2;
 8002e44:	4b53      	ldr	r3, [pc, #332]	; (8002f94 <main+0x2cc>)
 8002e46:	4a58      	ldr	r2, [pc, #352]	; (8002fa8 <main+0x2e0>)
 8002e48:	601a      	str	r2, [r3, #0]
			  }
			  pet_update = 1;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	77bb      	strb	r3, [r7, #30]
 8002e4e:	e019      	b.n	8002e84 <main+0x1bc>
		  }
		  else if (DHT11_data.temp_int < 24){
 8002e50:	4b4d      	ldr	r3, [pc, #308]	; (8002f88 <main+0x2c0>)
 8002e52:	789b      	ldrb	r3, [r3, #2]
 8002e54:	2b17      	cmp	r3, #23
 8002e56:	d810      	bhi.n	8002e7a <main+0x1b2>
			  if (real_time.rsec % 2 == 0){
 8002e58:	4b48      	ldr	r3, [pc, #288]	; (8002f7c <main+0x2b4>)
 8002e5a:	799b      	ldrb	r3, [r3, #6]
 8002e5c:	f003 0301 	and.w	r3, r3, #1
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d103      	bne.n	8002e6e <main+0x1a6>
				  petStats = cold1;
 8002e66:	4b4b      	ldr	r3, [pc, #300]	; (8002f94 <main+0x2cc>)
 8002e68:	4a50      	ldr	r2, [pc, #320]	; (8002fac <main+0x2e4>)
 8002e6a:	601a      	str	r2, [r3, #0]
 8002e6c:	e002      	b.n	8002e74 <main+0x1ac>
			  }
			  else {
				  petStats = cold2;
 8002e6e:	4b49      	ldr	r3, [pc, #292]	; (8002f94 <main+0x2cc>)
 8002e70:	4a4f      	ldr	r2, [pc, #316]	; (8002fb0 <main+0x2e8>)
 8002e72:	601a      	str	r2, [r3, #0]
			  }
			  pet_update = 1;
 8002e74:	2301      	movs	r3, #1
 8002e76:	77bb      	strb	r3, [r7, #30]
 8002e78:	e004      	b.n	8002e84 <main+0x1bc>
		  }
		  else {
			  petStats = normal;
 8002e7a:	4b46      	ldr	r3, [pc, #280]	; (8002f94 <main+0x2cc>)
 8002e7c:	4a4d      	ldr	r2, [pc, #308]	; (8002fb4 <main+0x2ec>)
 8002e7e:	601a      	str	r2, [r3, #0]
			  pet_update = 1;
 8002e80:	2301      	movs	r3, #1
 8002e82:	77bb      	strb	r3, [r7, #30]
		  }
	  }
	  do {
		  //Home Buttons
		  if(mode==0){
 8002e84:	7ffb      	ldrb	r3, [r7, #31]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	f040 80df 	bne.w	800304a <main+0x382>
			  if(Check_touchkey(&home_drink_water,&Coordinate)) {alarm_release(); mode_new = 1; USART_WATER_FLAG = 1; break;}
 8002e8c:	4940      	ldr	r1, [pc, #256]	; (8002f90 <main+0x2c8>)
 8002e8e:	484a      	ldr	r0, [pc, #296]	; (8002fb8 <main+0x2f0>)
 8002e90:	f7fd fff4 	bl	8000e7c <Check_touchkey>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d007      	beq.n	8002eaa <main+0x1e2>
 8002e9a:	f7fe fcb3 	bl	8001804 <alarm_release>
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	74fb      	strb	r3, [r7, #19]
 8002ea2:	4b46      	ldr	r3, [pc, #280]	; (8002fbc <main+0x2f4>)
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	701a      	strb	r2, [r3, #0]
 8002ea8:	e1a9      	b.n	80031fe <main+0x536>
			  if(Check_touchkey(&home_dark_mode,&Coordinate)) {mode_new = 2; break;}
 8002eaa:	4939      	ldr	r1, [pc, #228]	; (8002f90 <main+0x2c8>)
 8002eac:	4844      	ldr	r0, [pc, #272]	; (8002fc0 <main+0x2f8>)
 8002eae:	f7fd ffe5 	bl	8000e7c <Check_touchkey>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d002      	beq.n	8002ebe <main+0x1f6>
 8002eb8:	2302      	movs	r3, #2
 8002eba:	74fb      	strb	r3, [r7, #19]
 8002ebc:	e19f      	b.n	80031fe <main+0x536>
			  if(value > 3000 && petStats != sleep1 && petStats != sleep2  && petStats != sleep_water){mode_new = 2; break;}
 8002ebe:	69bb      	ldr	r3, [r7, #24]
 8002ec0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d911      	bls.n	8002eec <main+0x224>
 8002ec8:	4b32      	ldr	r3, [pc, #200]	; (8002f94 <main+0x2cc>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a32      	ldr	r2, [pc, #200]	; (8002f98 <main+0x2d0>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d00c      	beq.n	8002eec <main+0x224>
 8002ed2:	4b30      	ldr	r3, [pc, #192]	; (8002f94 <main+0x2cc>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a31      	ldr	r2, [pc, #196]	; (8002f9c <main+0x2d4>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d007      	beq.n	8002eec <main+0x224>
 8002edc:	4b2d      	ldr	r3, [pc, #180]	; (8002f94 <main+0x2cc>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a38      	ldr	r2, [pc, #224]	; (8002fc4 <main+0x2fc>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d002      	beq.n	8002eec <main+0x224>
 8002ee6:	2302      	movs	r3, #2
 8002ee8:	74fb      	strb	r3, [r7, #19]
 8002eea:	e188      	b.n	80031fe <main+0x536>
			  if(value < 3000 && (petStats == sleep1 || petStats == sleep2  || petStats == sleep_water)){mode_new = 2; break;}
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d811      	bhi.n	8002f1a <main+0x252>
 8002ef6:	4b27      	ldr	r3, [pc, #156]	; (8002f94 <main+0x2cc>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a27      	ldr	r2, [pc, #156]	; (8002f98 <main+0x2d0>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d009      	beq.n	8002f14 <main+0x24c>
 8002f00:	4b24      	ldr	r3, [pc, #144]	; (8002f94 <main+0x2cc>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a25      	ldr	r2, [pc, #148]	; (8002f9c <main+0x2d4>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d004      	beq.n	8002f14 <main+0x24c>
 8002f0a:	4b22      	ldr	r3, [pc, #136]	; (8002f94 <main+0x2cc>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a2d      	ldr	r2, [pc, #180]	; (8002fc4 <main+0x2fc>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d102      	bne.n	8002f1a <main+0x252>
 8002f14:	2302      	movs	r3, #2
 8002f16:	74fb      	strb	r3, [r7, #19]
 8002f18:	e171      	b.n	80031fe <main+0x536>
			  if(Check_touchkey(&home_pet,&Coordinate)) {pet_update = 1;	if (petStats != sleep1 && petStats != sleep2  && petStats != sleep_water) {petStats = happy1;}; break;}
 8002f1a:	491d      	ldr	r1, [pc, #116]	; (8002f90 <main+0x2c8>)
 8002f1c:	482a      	ldr	r0, [pc, #168]	; (8002fc8 <main+0x300>)
 8002f1e:	f7fd ffad 	bl	8000e7c <Check_touchkey>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d017      	beq.n	8002f58 <main+0x290>
 8002f28:	2301      	movs	r3, #1
 8002f2a:	77bb      	strb	r3, [r7, #30]
 8002f2c:	4b19      	ldr	r3, [pc, #100]	; (8002f94 <main+0x2cc>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a19      	ldr	r2, [pc, #100]	; (8002f98 <main+0x2d0>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	f000 8162 	beq.w	80031fc <main+0x534>
 8002f38:	4b16      	ldr	r3, [pc, #88]	; (8002f94 <main+0x2cc>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a17      	ldr	r2, [pc, #92]	; (8002f9c <main+0x2d4>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	f000 815c 	beq.w	80031fc <main+0x534>
 8002f44:	4b13      	ldr	r3, [pc, #76]	; (8002f94 <main+0x2cc>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a1e      	ldr	r2, [pc, #120]	; (8002fc4 <main+0x2fc>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	f000 8156 	beq.w	80031fc <main+0x534>
 8002f50:	4b10      	ldr	r3, [pc, #64]	; (8002f94 <main+0x2cc>)
 8002f52:	4a1e      	ldr	r2, [pc, #120]	; (8002fcc <main+0x304>)
 8002f54:	601a      	str	r2, [r3, #0]
 8002f56:	e151      	b.n	80031fc <main+0x534>
			  if(Check_touchkey(&home_stats,&Coordinate)) {mode_new = 3; break;}
 8002f58:	490d      	ldr	r1, [pc, #52]	; (8002f90 <main+0x2c8>)
 8002f5a:	481d      	ldr	r0, [pc, #116]	; (8002fd0 <main+0x308>)
 8002f5c:	f7fd ff8e 	bl	8000e7c <Check_touchkey>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d036      	beq.n	8002fd4 <main+0x30c>
 8002f66:	2303      	movs	r3, #3
 8002f68:	74fb      	strb	r3, [r7, #19]
 8002f6a:	e148      	b.n	80031fe <main+0x536>
 8002f6c:	20000184 	.word	0x20000184
 8002f70:	40011400 	.word	0x40011400
 8002f74:	20000154 	.word	0x20000154
 8002f78:	20000000 	.word	0x20000000
 8002f7c:	20000368 	.word	0x20000368
 8002f80:	20000388 	.word	0x20000388
 8002f84:	20000384 	.word	0x20000384
 8002f88:	2000035c 	.word	0x2000035c
 8002f8c:	20000018 	.word	0x20000018
 8002f90:	20000364 	.word	0x20000364
 8002f94:	2000000c 	.word	0x2000000c
 8002f98:	08037988 	.word	0x08037988
 8002f9c:	0803ea10 	.word	0x0803ea10
 8002fa0:	20000378 	.word	0x20000378
 8002fa4:	080227f0 	.word	0x080227f0
 8002fa8:	08029878 	.word	0x08029878
 8002fac:	0800d658 	.word	0x0800d658
 8002fb0:	080146e0 	.word	0x080146e0
 8002fb4:	08030900 	.word	0x08030900
 8002fb8:	0800d4e8 	.word	0x0800d4e8
 8002fbc:	2000038d 	.word	0x2000038d
 8002fc0:	0800d4f8 	.word	0x0800d4f8
 8002fc4:	08045a98 	.word	0x08045a98
 8002fc8:	0800d508 	.word	0x0800d508
 8002fcc:	0801b768 	.word	0x0801b768
 8002fd0:	0800d518 	.word	0x0800d518
			  if(Check_touchkey(&home_config,&Coordinate)) {mode_new = 4; break;}
 8002fd4:	4975      	ldr	r1, [pc, #468]	; (80031ac <main+0x4e4>)
 8002fd6:	4876      	ldr	r0, [pc, #472]	; (80031b0 <main+0x4e8>)
 8002fd8:	f7fd ff50 	bl	8000e7c <Check_touchkey>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d002      	beq.n	8002fe8 <main+0x320>
 8002fe2:	2304      	movs	r3, #4
 8002fe4:	74fb      	strb	r3, [r7, #19]
 8002fe6:	e10a      	b.n	80031fe <main+0x536>
			  if (Check_touchkey(&home_set, &Coordinate)) {
 8002fe8:	4970      	ldr	r1, [pc, #448]	; (80031ac <main+0x4e4>)
 8002fea:	4872      	ldr	r0, [pc, #456]	; (80031b4 <main+0x4ec>)
 8002fec:	f7fd ff46 	bl	8000e7c <Check_touchkey>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d002      	beq.n	8002ffc <main+0x334>
			  					mode_new = 6;
 8002ff6:	2306      	movs	r3, #6
 8002ff8:	74fb      	strb	r3, [r7, #19]
			  					break;
 8002ffa:	e100      	b.n	80031fe <main+0x536>
			  				}
			  if (petStats == sleep1 && sec %2 == 0){
 8002ffc:	4b6e      	ldr	r3, [pc, #440]	; (80031b8 <main+0x4f0>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a6e      	ldr	r2, [pc, #440]	; (80031bc <main+0x4f4>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d10b      	bne.n	800301e <main+0x356>
 8003006:	4b6e      	ldr	r3, [pc, #440]	; (80031c0 <main+0x4f8>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0301 	and.w	r3, r3, #1
 800300e:	2b00      	cmp	r3, #0
 8003010:	d105      	bne.n	800301e <main+0x356>
			  		  		petStats = sleep2;
 8003012:	4b69      	ldr	r3, [pc, #420]	; (80031b8 <main+0x4f0>)
 8003014:	4a6b      	ldr	r2, [pc, #428]	; (80031c4 <main+0x4fc>)
 8003016:	601a      	str	r2, [r3, #0]
			  		  		pet_update = 1;
 8003018:	2301      	movs	r3, #1
 800301a:	77bb      	strb	r3, [r7, #30]
 800301c:	e0ef      	b.n	80031fe <main+0x536>
			  		  }
			  else if (petStats == sleep2 && sec %2 == 1){
 800301e:	4b66      	ldr	r3, [pc, #408]	; (80031b8 <main+0x4f0>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a68      	ldr	r2, [pc, #416]	; (80031c4 <main+0x4fc>)
 8003024:	4293      	cmp	r3, r2
 8003026:	f040 80ea 	bne.w	80031fe <main+0x536>
 800302a:	4b65      	ldr	r3, [pc, #404]	; (80031c0 <main+0x4f8>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	2b00      	cmp	r3, #0
 8003030:	f003 0301 	and.w	r3, r3, #1
 8003034:	bfb8      	it	lt
 8003036:	425b      	neglt	r3, r3
 8003038:	2b01      	cmp	r3, #1
 800303a:	f040 80e0 	bne.w	80031fe <main+0x536>
			  		  		petStats = sleep1;
 800303e:	4b5e      	ldr	r3, [pc, #376]	; (80031b8 <main+0x4f0>)
 8003040:	4a5e      	ldr	r2, [pc, #376]	; (80031bc <main+0x4f4>)
 8003042:	601a      	str	r2, [r3, #0]
			  		  		pet_update = 1;
 8003044:	2301      	movs	r3, #1
 8003046:	77bb      	strb	r3, [r7, #30]
 8003048:	e0d9      	b.n	80031fe <main+0x536>
			  		  }
		  }
		  //Other Buttons In Other Screen
		  else if (mode==3){//Statistics
 800304a:	7ffb      	ldrb	r3, [r7, #31]
 800304c:	2b03      	cmp	r3, #3
 800304e:	d10a      	bne.n	8003066 <main+0x39e>
			  if(Check_touchkey(&stats_home,&Coordinate)) {mode_new = 0; break;}
 8003050:	4956      	ldr	r1, [pc, #344]	; (80031ac <main+0x4e4>)
 8003052:	485d      	ldr	r0, [pc, #372]	; (80031c8 <main+0x500>)
 8003054:	f7fd ff12 	bl	8000e7c <Check_touchkey>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	f000 80cf 	beq.w	80031fe <main+0x536>
 8003060:	2300      	movs	r3, #0
 8003062:	74fb      	strb	r3, [r7, #19]
 8003064:	e0cb      	b.n	80031fe <main+0x536>
		  }else if (mode==4){//Configuration
 8003066:	7ffb      	ldrb	r3, [r7, #31]
 8003068:	2b04      	cmp	r3, #4
 800306a:	d117      	bne.n	800309c <main+0x3d4>
			  if(Check_touchkey(&config_home,&Coordinate)) {mode_new = 0; break;}
 800306c:	494f      	ldr	r1, [pc, #316]	; (80031ac <main+0x4e4>)
 800306e:	4857      	ldr	r0, [pc, #348]	; (80031cc <main+0x504>)
 8003070:	f7fd ff04 	bl	8000e7c <Check_touchkey>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d002      	beq.n	8003080 <main+0x3b8>
 800307a:	2300      	movs	r3, #0
 800307c:	74fb      	strb	r3, [r7, #19]
 800307e:	e0be      	b.n	80031fe <main+0x536>
			  if(Check_touchkey(&config_set_time,&Coordinate)) {mode_new = 5; USART_GET_TIME_FLAG = 1; break;}
 8003080:	494a      	ldr	r1, [pc, #296]	; (80031ac <main+0x4e4>)
 8003082:	4853      	ldr	r0, [pc, #332]	; (80031d0 <main+0x508>)
 8003084:	f7fd fefa 	bl	8000e7c <Check_touchkey>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	f000 80b7 	beq.w	80031fe <main+0x536>
 8003090:	2305      	movs	r3, #5
 8003092:	74fb      	strb	r3, [r7, #19]
 8003094:	4b4f      	ldr	r3, [pc, #316]	; (80031d4 <main+0x50c>)
 8003096:	2201      	movs	r2, #1
 8003098:	701a      	strb	r2, [r3, #0]
 800309a:	e0b0      	b.n	80031fe <main+0x536>
		  }else if (mode==5){
 800309c:	7ffb      	ldrb	r3, [r7, #31]
 800309e:	2b05      	cmp	r3, #5
 80030a0:	d10d      	bne.n	80030be <main+0x3f6>
			  if(Check_touchkey(&time_set_back,&Coordinate)) {
 80030a2:	4942      	ldr	r1, [pc, #264]	; (80031ac <main+0x4e4>)
 80030a4:	484c      	ldr	r0, [pc, #304]	; (80031d8 <main+0x510>)
 80030a6:	f7fd fee9 	bl	8000e7c <Check_touchkey>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f000 80a6 	beq.w	80031fe <main+0x536>
				  mode_new = 4;
 80030b2:	2304      	movs	r3, #4
 80030b4:	74fb      	strb	r3, [r7, #19]
				  USART_GET_TIME_FLAG = 0;
 80030b6:	4b47      	ldr	r3, [pc, #284]	; (80031d4 <main+0x50c>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	701a      	strb	r2, [r3, #0]
				  break;
 80030bc:	e09f      	b.n	80031fe <main+0x536>
			  }
		  }
		  else if (mode==6){
 80030be:	7ffb      	ldrb	r3, [r7, #31]
 80030c0:	2b06      	cmp	r3, #6
 80030c2:	f040 809c 	bne.w	80031fe <main+0x536>
			  if (Check_touchkey(&stats_home, &Coordinate)) {
 80030c6:	4939      	ldr	r1, [pc, #228]	; (80031ac <main+0x4e4>)
 80030c8:	483f      	ldr	r0, [pc, #252]	; (80031c8 <main+0x500>)
 80030ca:	f7fd fed7 	bl	8000e7c <Check_touchkey>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d002      	beq.n	80030da <main+0x412>
			  					mode_new = 0;
 80030d4:	2300      	movs	r3, #0
 80030d6:	74fb      	strb	r3, [r7, #19]
			  					break;
 80030d8:	e091      	b.n	80031fe <main+0x536>
			  				}
			  				if (Check_touchkey(&plus_hour, &Coordinate)) {
 80030da:	4934      	ldr	r1, [pc, #208]	; (80031ac <main+0x4e4>)
 80030dc:	483f      	ldr	r0, [pc, #252]	; (80031dc <main+0x514>)
 80030de:	f7fd fecd 	bl	8000e7c <Check_touchkey>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d009      	beq.n	80030fc <main+0x434>
			  					exertime += 3600;
 80030e8:	4b3d      	ldr	r3, [pc, #244]	; (80031e0 <main+0x518>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f503 6361 	add.w	r3, r3, #3600	; 0xe10
 80030f0:	4a3b      	ldr	r2, [pc, #236]	; (80031e0 <main+0x518>)
 80030f2:	6013      	str	r3, [r2, #0]
			  					HAL_Delay(100);
 80030f4:	2064      	movs	r0, #100	; 0x64
 80030f6:	f004 f8cb 	bl	8007290 <HAL_Delay>
			  					break;
 80030fa:	e080      	b.n	80031fe <main+0x536>
			  				} else if (Check_touchkey(&minus_hour, &Coordinate)) {
 80030fc:	492b      	ldr	r1, [pc, #172]	; (80031ac <main+0x4e4>)
 80030fe:	4839      	ldr	r0, [pc, #228]	; (80031e4 <main+0x51c>)
 8003100:	f7fd febc 	bl	8000e7c <Check_touchkey>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d012      	beq.n	8003130 <main+0x468>
			  					if (exertime > 3600) {
 800310a:	4b35      	ldr	r3, [pc, #212]	; (80031e0 <main+0x518>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8003112:	d906      	bls.n	8003122 <main+0x45a>
			  						exertime -= 3600;
 8003114:	4b32      	ldr	r3, [pc, #200]	; (80031e0 <main+0x518>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 800311c:	4a30      	ldr	r2, [pc, #192]	; (80031e0 <main+0x518>)
 800311e:	6013      	str	r3, [r2, #0]
 8003120:	e002      	b.n	8003128 <main+0x460>
			  					} else {
			  						exertime = 0;
 8003122:	4b2f      	ldr	r3, [pc, #188]	; (80031e0 <main+0x518>)
 8003124:	2200      	movs	r2, #0
 8003126:	601a      	str	r2, [r3, #0]
			  					}
			  					HAL_Delay(100);
 8003128:	2064      	movs	r0, #100	; 0x64
 800312a:	f004 f8b1 	bl	8007290 <HAL_Delay>
			  					break;
 800312e:	e066      	b.n	80031fe <main+0x536>
			  				} else if (Check_touchkey(&plus_min, &Coordinate)) {
 8003130:	491e      	ldr	r1, [pc, #120]	; (80031ac <main+0x4e4>)
 8003132:	482d      	ldr	r0, [pc, #180]	; (80031e8 <main+0x520>)
 8003134:	f7fd fea2 	bl	8000e7c <Check_touchkey>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d008      	beq.n	8003150 <main+0x488>
			  					exertime += 60;
 800313e:	4b28      	ldr	r3, [pc, #160]	; (80031e0 <main+0x518>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	333c      	adds	r3, #60	; 0x3c
 8003144:	4a26      	ldr	r2, [pc, #152]	; (80031e0 <main+0x518>)
 8003146:	6013      	str	r3, [r2, #0]
			  					HAL_Delay(100);
 8003148:	2064      	movs	r0, #100	; 0x64
 800314a:	f004 f8a1 	bl	8007290 <HAL_Delay>
			  					break;
 800314e:	e056      	b.n	80031fe <main+0x536>
			  				} else if (Check_touchkey(&minus_min, &Coordinate)) {
 8003150:	4916      	ldr	r1, [pc, #88]	; (80031ac <main+0x4e4>)
 8003152:	4826      	ldr	r0, [pc, #152]	; (80031ec <main+0x524>)
 8003154:	f7fd fe92 	bl	8000e7c <Check_touchkey>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d010      	beq.n	8003180 <main+0x4b8>
			  					if (exertime > 60) {
 800315e:	4b20      	ldr	r3, [pc, #128]	; (80031e0 <main+0x518>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2b3c      	cmp	r3, #60	; 0x3c
 8003164:	d905      	bls.n	8003172 <main+0x4aa>
			  						exertime -= 60;
 8003166:	4b1e      	ldr	r3, [pc, #120]	; (80031e0 <main+0x518>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	3b3c      	subs	r3, #60	; 0x3c
 800316c:	4a1c      	ldr	r2, [pc, #112]	; (80031e0 <main+0x518>)
 800316e:	6013      	str	r3, [r2, #0]
 8003170:	e002      	b.n	8003178 <main+0x4b0>
			  					} else {
			  						exertime = 0;
 8003172:	4b1b      	ldr	r3, [pc, #108]	; (80031e0 <main+0x518>)
 8003174:	2200      	movs	r2, #0
 8003176:	601a      	str	r2, [r3, #0]
			  					}
			  					HAL_Delay(100);
 8003178:	2064      	movs	r0, #100	; 0x64
 800317a:	f004 f889 	bl	8007290 <HAL_Delay>
			  					break;
 800317e:	e03e      	b.n	80031fe <main+0x536>
			  				} else if (Check_touchkey(&set_set, &Coordinate)) {
 8003180:	490a      	ldr	r1, [pc, #40]	; (80031ac <main+0x4e4>)
 8003182:	481b      	ldr	r0, [pc, #108]	; (80031f0 <main+0x528>)
 8003184:	f7fd fe7a 	bl	8000e7c <Check_touchkey>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d037      	beq.n	80031fe <main+0x536>
			  					exertimer = RTC_raw() + exertime;
 800318e:	f002 fde1 	bl	8005d54 <RTC_raw>
 8003192:	4602      	mov	r2, r0
 8003194:	4b12      	ldr	r3, [pc, #72]	; (80031e0 <main+0x518>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4413      	add	r3, r2
 800319a:	4a16      	ldr	r2, [pc, #88]	; (80031f4 <main+0x52c>)
 800319c:	6013      	str	r3, [r2, #0]
			  					EXER_TIMER_SET_FLAG = 1;
 800319e:	4b16      	ldr	r3, [pc, #88]	; (80031f8 <main+0x530>)
 80031a0:	2201      	movs	r2, #1
 80031a2:	701a      	strb	r2, [r3, #0]
			  					HAL_Delay(100);
 80031a4:	2064      	movs	r0, #100	; 0x64
 80031a6:	f004 f873 	bl	8007290 <HAL_Delay>
			  					break;
 80031aa:	e028      	b.n	80031fe <main+0x536>
 80031ac:	20000364 	.word	0x20000364
 80031b0:	0800d528 	.word	0x0800d528
 80031b4:	0800d578 	.word	0x0800d578
 80031b8:	2000000c 	.word	0x2000000c
 80031bc:	08037988 	.word	0x08037988
 80031c0:	20000388 	.word	0x20000388
 80031c4:	0803ea10 	.word	0x0803ea10
 80031c8:	0800d538 	.word	0x0800d538
 80031cc:	0800d558 	.word	0x0800d558
 80031d0:	0800d548 	.word	0x0800d548
 80031d4:	2000038c 	.word	0x2000038c
 80031d8:	0800d568 	.word	0x0800d568
 80031dc:	0800d588 	.word	0x0800d588
 80031e0:	20000380 	.word	0x20000380
 80031e4:	0800d5a8 	.word	0x0800d5a8
 80031e8:	0800d598 	.word	0x0800d598
 80031ec:	0800d5b8 	.word	0x0800d5b8
 80031f0:	0800d5c8 	.word	0x0800d5c8
 80031f4:	20000384 	.word	0x20000384
 80031f8:	20000390 	.word	0x20000390
			  if(Check_touchkey(&home_pet,&Coordinate)) {pet_update = 1;	if (petStats != sleep1 && petStats != sleep2  && petStats != sleep_water) {petStats = happy1;}; break;}
 80031fc:	bf00      	nop


	  } while (0);

	  //Reset Coordinates
	  XPT2046_Reset_TouchPoint(&Coordinate);
 80031fe:	486f      	ldr	r0, [pc, #444]	; (80033bc <main+0x6f4>)
 8003200:	f003 ffaf 	bl	8007162 <XPT2046_Reset_TouchPoint>

	  if(next<= RTC_raw()){ //Overriding Touchscreen Behaviour
 8003204:	f002 fda6 	bl	8005d54 <RTC_raw>
 8003208:	4602      	mov	r2, r0
 800320a:	4b6d      	ldr	r3, [pc, #436]	; (80033c0 <main+0x6f8>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	429a      	cmp	r2, r3
 8003210:	d319      	bcc.n	8003246 <main+0x57e>
		  if(mode != 1) {
 8003212:	7ffb      	ldrb	r3, [r7, #31]
 8003214:	2b01      	cmp	r3, #1
 8003216:	d016      	beq.n	8003246 <main+0x57e>
			  if(!ALARM_TIMES_UP_RENDER_FLAG){
 8003218:	4b6a      	ldr	r3, [pc, #424]	; (80033c4 <main+0x6fc>)
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d110      	bne.n	8003242 <main+0x57a>
				  Beep_set(63999, 1124, 562);//2 Hz
 8003220:	f240 2232 	movw	r2, #562	; 0x232
 8003224:	f240 4164 	movw	r1, #1124	; 0x464
 8003228:	f64f 10ff 	movw	r0, #63999	; 0xf9ff
 800322c:	f7fe fb72 	bl	8001914 <Beep_set>
				  Beep_start();
 8003230:	f7fe fb5c 	bl	80018ec <Beep_start>
				  pet_update = 1;
 8003234:	2301      	movs	r3, #1
 8003236:	77bb      	strb	r3, [r7, #30]
				  mode_new = 0;
 8003238:	2300      	movs	r3, #0
 800323a:	74fb      	strb	r3, [r7, #19]
				  USART_GET_TIME_FLAG = 0; //Prevent Get Time Flag causing Other ESP8266 functions get stuck
 800323c:	4b62      	ldr	r3, [pc, #392]	; (80033c8 <main+0x700>)
 800323e:	2200      	movs	r2, #0
 8003240:	701a      	strb	r2, [r3, #0]
			  }
			  alarm_times_up();
 8003242:	f7fe fac1 	bl	80017c8 <alarm_times_up>
		  }
	  }

	  if(mode != mode_new){
 8003246:	7cfb      	ldrb	r3, [r7, #19]
 8003248:	7ffa      	ldrb	r2, [r7, #31]
 800324a:	429a      	cmp	r2, r3
 800324c:	d003      	beq.n	8003256 <main+0x58e>
		  mode = mode_new;
 800324e:	7cfb      	ldrb	r3, [r7, #19]
 8003250:	77fb      	strb	r3, [r7, #31]
		  render_done = 0;
 8003252:	2300      	movs	r3, #0
 8003254:	74bb      	strb	r3, [r7, #18]
	  }

	  //Render Pet Image If Updated
	  if(pet_update){
 8003256:	7fbb      	ldrb	r3, [r7, #30]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d008      	beq.n	800326e <main+0x5a6>
		  UI_Home_Display_Pet(60,70,petStats);
 800325c:	4b5b      	ldr	r3, [pc, #364]	; (80033cc <main+0x704>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	461a      	mov	r2, r3
 8003262:	2146      	movs	r1, #70	; 0x46
 8003264:	203c      	movs	r0, #60	; 0x3c
 8003266:	f7fd ffff 	bl	8001268 <UI_Home_Display_Pet>
		  pet_update = 0;
 800326a:	2300      	movs	r3, #0
 800326c:	77bb      	strb	r3, [r7, #30]
	  }

	  //Flag Enables Every 30 Seconds
	  if(DHT11_SCHEDULE_FLAG){
 800326e:	4b58      	ldr	r3, [pc, #352]	; (80033d0 <main+0x708>)
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d00a      	beq.n	800328c <main+0x5c4>
		  DHT11_ReadData(&DHT11_data);
 8003276:	4857      	ldr	r0, [pc, #348]	; (80033d4 <main+0x70c>)
 8003278:	f7fe fc6b 	bl	8001b52 <DHT11_ReadData>
		  DHT11_SCHEDULE_FLAG = 0;
 800327c:	4b54      	ldr	r3, [pc, #336]	; (80033d0 <main+0x708>)
 800327e:	2200      	movs	r2, #0
 8003280:	701a      	strb	r2, [r3, #0]
		  if(mode==0) UI_Home_Display_DHT11();
 8003282:	7ffb      	ldrb	r3, [r7, #31]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d101      	bne.n	800328c <main+0x5c4>
 8003288:	f7fe f800 	bl	800128c <UI_Home_Display_DHT11>
	  }



	  //Read Buffer when flag on
	  if(USART_GET_TIME_FLAG && mode==5){
 800328c:	4b4e      	ldr	r3, [pc, #312]	; (80033c8 <main+0x700>)
 800328e:	781b      	ldrb	r3, [r3, #0]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d04e      	beq.n	8003332 <main+0x66a>
 8003294:	7ffb      	ldrb	r3, [r7, #31]
 8003296:	2b05      	cmp	r3, #5
 8003298:	d14b      	bne.n	8003332 <main+0x66a>
		  if(USART_GET_TIME_FLAG==1) {esp8266_step_flag = 0; USART_GET_TIME_FLAG = 2;}
 800329a:	4b4b      	ldr	r3, [pc, #300]	; (80033c8 <main+0x700>)
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d105      	bne.n	80032ae <main+0x5e6>
 80032a2:	4b4d      	ldr	r3, [pc, #308]	; (80033d8 <main+0x710>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	701a      	strb	r2, [r3, #0]
 80032a8:	4b47      	ldr	r3, [pc, #284]	; (80033c8 <main+0x700>)
 80032aa:	2202      	movs	r2, #2
 80032ac:	701a      	strb	r2, [r3, #0]
		  esp8266_get_time(); //Do The Get Time Procedures
 80032ae:	f7fe fe5f 	bl	8001f70 <esp8266_get_time>

		  if (esp8266_step_flag == 9){// Reading Done
 80032b2:	4b49      	ldr	r3, [pc, #292]	; (80033d8 <main+0x710>)
 80032b4:	781b      	ldrb	r3, [r3, #0]
 80032b6:	2b09      	cmp	r3, #9
 80032b8:	d13b      	bne.n	8003332 <main+0x66a>
			  char* t = USART_DATE_BUFFER;
 80032ba:	4b48      	ldr	r3, [pc, #288]	; (80033dc <main+0x714>)
 80032bc:	617b      	str	r3, [r7, #20]
			  uint16_t dt[6];//yearmonth, day, hour, min, sec
			  sscanf(t, "%04d%02d%02d%02d%02d%02d", &dt[0], &dt[1],&dt[2],&dt[3],&dt[4],&dt[5]);
 80032be:	1d3b      	adds	r3, r7, #4
 80032c0:	1c99      	adds	r1, r3, #2
 80032c2:	1d3a      	adds	r2, r7, #4
 80032c4:	1d3b      	adds	r3, r7, #4
 80032c6:	330a      	adds	r3, #10
 80032c8:	9303      	str	r3, [sp, #12]
 80032ca:	1d3b      	adds	r3, r7, #4
 80032cc:	3308      	adds	r3, #8
 80032ce:	9302      	str	r3, [sp, #8]
 80032d0:	1d3b      	adds	r3, r7, #4
 80032d2:	3306      	adds	r3, #6
 80032d4:	9301      	str	r3, [sp, #4]
 80032d6:	1d3b      	adds	r3, r7, #4
 80032d8:	3304      	adds	r3, #4
 80032da:	9300      	str	r3, [sp, #0]
 80032dc:	460b      	mov	r3, r1
 80032de:	4940      	ldr	r1, [pc, #256]	; (80033e0 <main+0x718>)
 80032e0:	6978      	ldr	r0, [r7, #20]
 80032e2:	f007 fdb5 	bl	800ae50 <siscanf>


			  //Update RTC Success
			  if(RTC_Set(dt[0],dt[1],dt[2],dt[3],dt[4],dt[5])==0){
 80032e6:	88b8      	ldrh	r0, [r7, #4]
 80032e8:	88fb      	ldrh	r3, [r7, #6]
 80032ea:	b259      	sxtb	r1, r3
 80032ec:	893b      	ldrh	r3, [r7, #8]
 80032ee:	b2dc      	uxtb	r4, r3
 80032f0:	897b      	ldrh	r3, [r7, #10]
 80032f2:	b2dd      	uxtb	r5, r3
 80032f4:	89bb      	ldrh	r3, [r7, #12]
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	89fa      	ldrh	r2, [r7, #14]
 80032fa:	b2d2      	uxtb	r2, r2
 80032fc:	9201      	str	r2, [sp, #4]
 80032fe:	9300      	str	r3, [sp, #0]
 8003300:	462b      	mov	r3, r5
 8003302:	4622      	mov	r2, r4
 8003304:	f002 faf4 	bl	80058f0 <RTC_Set>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d111      	bne.n	8003332 <main+0x66a>

				  //Update Flag And UI
				  USART_GET_TIME_FLAG = 0;
 800330e:	4b2e      	ldr	r3, [pc, #184]	; (80033c8 <main+0x700>)
 8003310:	2200      	movs	r2, #0
 8003312:	701a      	strb	r2, [r3, #0]
				  LCD_Clear(0, 100, 250,150);
 8003314:	2396      	movs	r3, #150	; 0x96
 8003316:	22fa      	movs	r2, #250	; 0xfa
 8003318:	2164      	movs	r1, #100	; 0x64
 800331a:	2000      	movs	r0, #0
 800331c:	f7ff f908 	bl	8002530 <LCD_Clear>
				  LCD_DrawString(30, 100, "Done...");
 8003320:	4a30      	ldr	r2, [pc, #192]	; (80033e4 <main+0x71c>)
 8003322:	2164      	movs	r1, #100	; 0x64
 8003324:	201e      	movs	r0, #30
 8003326:	f7ff f9fb 	bl	8002720 <LCD_DrawString>
				  alarm_update_last();
 800332a:	f7fe fa41 	bl	80017b0 <alarm_update_last>
				  alarm_update_next();
 800332e:	f7fe fa01 	bl	8001734 <alarm_update_next>
	  	  	  }
		  }
	  }

	  //Upload drink water data
	  if(USART_WATER_FLAG && !USART_GET_TIME_FLAG){
 8003332:	4b2d      	ldr	r3, [pc, #180]	; (80033e8 <main+0x720>)
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d016      	beq.n	8003368 <main+0x6a0>
 800333a:	4b23      	ldr	r3, [pc, #140]	; (80033c8 <main+0x700>)
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d112      	bne.n	8003368 <main+0x6a0>
		  if(USART_WATER_FLAG==1) {esp8266_step_flag = 0;USART_WATER_FLAG=2;} //Reset Step Flag
 8003342:	4b29      	ldr	r3, [pc, #164]	; (80033e8 <main+0x720>)
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	2b01      	cmp	r3, #1
 8003348:	d105      	bne.n	8003356 <main+0x68e>
 800334a:	4b23      	ldr	r3, [pc, #140]	; (80033d8 <main+0x710>)
 800334c:	2200      	movs	r2, #0
 800334e:	701a      	strb	r2, [r3, #0]
 8003350:	4b25      	ldr	r3, [pc, #148]	; (80033e8 <main+0x720>)
 8003352:	2202      	movs	r2, #2
 8003354:	701a      	strb	r2, [r3, #0]
		  esp8266_update_water();
 8003356:	f7fe fe63 	bl	8002020 <esp8266_update_water>
		  if (esp8266_step_flag == 8) USART_WATER_FLAG = 0;//Done
 800335a:	4b1f      	ldr	r3, [pc, #124]	; (80033d8 <main+0x710>)
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	2b08      	cmp	r3, #8
 8003360:	d102      	bne.n	8003368 <main+0x6a0>
 8003362:	4b21      	ldr	r3, [pc, #132]	; (80033e8 <main+0x720>)
 8003364:	2200      	movs	r2, #0
 8003366:	701a      	strb	r2, [r3, #0]
	  }

	  //Upload Exercise Data
	  if(USART_EXERCISE_FLAG && !USART_WATER_FLAG && !USART_GET_TIME_FLAG){
 8003368:	4b20      	ldr	r3, [pc, #128]	; (80033ec <main+0x724>)
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d01a      	beq.n	80033a6 <main+0x6de>
 8003370:	4b1d      	ldr	r3, [pc, #116]	; (80033e8 <main+0x720>)
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d116      	bne.n	80033a6 <main+0x6de>
 8003378:	4b13      	ldr	r3, [pc, #76]	; (80033c8 <main+0x700>)
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d112      	bne.n	80033a6 <main+0x6de>
		  if(USART_EXERCISE_FLAG==1) {esp8266_step_flag = 0; USART_EXERCISE_FLAG=2;} //Reset Step Flag
 8003380:	4b1a      	ldr	r3, [pc, #104]	; (80033ec <main+0x724>)
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	2b01      	cmp	r3, #1
 8003386:	d105      	bne.n	8003394 <main+0x6cc>
 8003388:	4b13      	ldr	r3, [pc, #76]	; (80033d8 <main+0x710>)
 800338a:	2200      	movs	r2, #0
 800338c:	701a      	strb	r2, [r3, #0]
 800338e:	4b17      	ldr	r3, [pc, #92]	; (80033ec <main+0x724>)
 8003390:	2202      	movs	r2, #2
 8003392:	701a      	strb	r2, [r3, #0]
		  esp8266_update_exercise();
 8003394:	f7fe fe7e 	bl	8002094 <esp8266_update_exercise>
		  if (esp8266_step_flag == 8) USART_EXERCISE_FLAG = 0; //Done
 8003398:	4b0f      	ldr	r3, [pc, #60]	; (80033d8 <main+0x710>)
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	2b08      	cmp	r3, #8
 800339e:	d102      	bne.n	80033a6 <main+0x6de>
 80033a0:	4b12      	ldr	r3, [pc, #72]	; (80033ec <main+0x724>)
 80033a2:	2200      	movs	r2, #0
 80033a4:	701a      	strb	r2, [r3, #0]
	  }
	  //Render LCD If Enter New Mode
	  Render(&mode_new, &render_done,petStats);
 80033a6:	4b09      	ldr	r3, [pc, #36]	; (80033cc <main+0x704>)
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	f107 0112 	add.w	r1, r7, #18
 80033ae:	f107 0313 	add.w	r3, r7, #19
 80033b2:	4618      	mov	r0, r3
 80033b4:	f7fd fd8c 	bl	8000ed0 <Render>
	  XPT2046_Get_TouchedPoint(&Coordinate,
 80033b8:	e4e9      	b.n	8002d8e <main+0xc6>
 80033ba:	bf00      	nop
 80033bc:	20000364 	.word	0x20000364
 80033c0:	20000378 	.word	0x20000378
 80033c4:	2000038f 	.word	0x2000038f
 80033c8:	2000038c 	.word	0x2000038c
 80033cc:	2000000c 	.word	0x2000000c
 80033d0:	20000010 	.word	0x20000010
 80033d4:	2000035c 	.word	0x2000035c
 80033d8:	20000000 	.word	0x20000000
 80033dc:	20000394 	.word	0x20000394
 80033e0:	0800ce50 	.word	0x0800ce50
 80033e4:	0800ce6c 	.word	0x0800ce6c
 80033e8:	2000038d 	.word	0x2000038d
 80033ec:	2000038e 	.word	0x2000038e

080033f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b096      	sub	sp, #88	; 0x58
 80033f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80033f6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80033fa:	2228      	movs	r2, #40	; 0x28
 80033fc:	2100      	movs	r1, #0
 80033fe:	4618      	mov	r0, r3
 8003400:	f007 fd1e 	bl	800ae40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003404:	f107 031c 	add.w	r3, r7, #28
 8003408:	2200      	movs	r2, #0
 800340a:	601a      	str	r2, [r3, #0]
 800340c:	605a      	str	r2, [r3, #4]
 800340e:	609a      	str	r2, [r3, #8]
 8003410:	60da      	str	r2, [r3, #12]
 8003412:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003414:	1d3b      	adds	r3, r7, #4
 8003416:	2200      	movs	r2, #0
 8003418:	601a      	str	r2, [r3, #0]
 800341a:	605a      	str	r2, [r3, #4]
 800341c:	609a      	str	r2, [r3, #8]
 800341e:	60da      	str	r2, [r3, #12]
 8003420:	611a      	str	r2, [r3, #16]
 8003422:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8003424:	2305      	movs	r3, #5
 8003426:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003428:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800342c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800342e:	2300      	movs	r3, #0
 8003430:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003432:	2301      	movs	r3, #1
 8003434:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003436:	2301      	movs	r3, #1
 8003438:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800343a:	2302      	movs	r3, #2
 800343c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800343e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003442:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003444:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003448:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800344a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800344e:	4618      	mov	r0, r3
 8003450:	f005 f808 	bl	8008464 <HAL_RCC_OscConfig>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800345a:	f000 fba3 	bl	8003ba4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800345e:	230f      	movs	r3, #15
 8003460:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003462:	2302      	movs	r3, #2
 8003464:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003466:	2300      	movs	r3, #0
 8003468:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800346a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800346e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003470:	2300      	movs	r3, #0
 8003472:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003474:	f107 031c 	add.w	r3, r7, #28
 8003478:	2102      	movs	r1, #2
 800347a:	4618      	mov	r0, r3
 800347c:	f005 fa56 	bl	800892c <HAL_RCC_ClockConfig>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8003486:	f000 fb8d 	bl	8003ba4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 800348a:	2303      	movs	r3, #3
 800348c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800348e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003492:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003494:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003498:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800349a:	1d3b      	adds	r3, r7, #4
 800349c:	4618      	mov	r0, r3
 800349e:	f005 fc01 	bl	8008ca4 <HAL_RCCEx_PeriphCLKConfig>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d001      	beq.n	80034ac <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80034a8:	f000 fb7c 	bl	8003ba4 <Error_Handler>
  }
}
 80034ac:	bf00      	nop
 80034ae:	3758      	adds	r7, #88	; 0x58
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80034ba:	1d3b      	adds	r3, r7, #4
 80034bc:	2200      	movs	r2, #0
 80034be:	601a      	str	r2, [r3, #0]
 80034c0:	605a      	str	r2, [r3, #4]
 80034c2:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80034c4:	4b18      	ldr	r3, [pc, #96]	; (8003528 <MX_ADC1_Init+0x74>)
 80034c6:	4a19      	ldr	r2, [pc, #100]	; (800352c <MX_ADC1_Init+0x78>)
 80034c8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80034ca:	4b17      	ldr	r3, [pc, #92]	; (8003528 <MX_ADC1_Init+0x74>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80034d0:	4b15      	ldr	r3, [pc, #84]	; (8003528 <MX_ADC1_Init+0x74>)
 80034d2:	2201      	movs	r2, #1
 80034d4:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80034d6:	4b14      	ldr	r3, [pc, #80]	; (8003528 <MX_ADC1_Init+0x74>)
 80034d8:	2200      	movs	r2, #0
 80034da:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80034dc:	4b12      	ldr	r3, [pc, #72]	; (8003528 <MX_ADC1_Init+0x74>)
 80034de:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80034e2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80034e4:	4b10      	ldr	r3, [pc, #64]	; (8003528 <MX_ADC1_Init+0x74>)
 80034e6:	2200      	movs	r2, #0
 80034e8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80034ea:	4b0f      	ldr	r3, [pc, #60]	; (8003528 <MX_ADC1_Init+0x74>)
 80034ec:	2201      	movs	r2, #1
 80034ee:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80034f0:	480d      	ldr	r0, [pc, #52]	; (8003528 <MX_ADC1_Init+0x74>)
 80034f2:	f003 fef1 	bl	80072d8 <HAL_ADC_Init>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d001      	beq.n	8003500 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80034fc:	f000 fb52 	bl	8003ba4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8003500:	230c      	movs	r3, #12
 8003502:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003504:	2301      	movs	r3, #1
 8003506:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8003508:	2305      	movs	r3, #5
 800350a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800350c:	1d3b      	adds	r3, r7, #4
 800350e:	4619      	mov	r1, r3
 8003510:	4805      	ldr	r0, [pc, #20]	; (8003528 <MX_ADC1_Init+0x74>)
 8003512:	f004 f97f 	bl	8007814 <HAL_ADC_ConfigChannel>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d001      	beq.n	8003520 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800351c:	f000 fb42 	bl	8003ba4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003520:	bf00      	nop
 8003522:	3710      	adds	r7, #16
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}
 8003528:	20000154 	.word	0x20000154
 800352c:	40012400 	.word	0x40012400

08003530 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b094      	sub	sp, #80	; 0x50
 8003534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003536:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800353a:	2200      	movs	r2, #0
 800353c:	601a      	str	r2, [r3, #0]
 800353e:	605a      	str	r2, [r3, #4]
 8003540:	609a      	str	r2, [r3, #8]
 8003542:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003544:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003548:	2200      	movs	r2, #0
 800354a:	601a      	str	r2, [r3, #0]
 800354c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800354e:	f107 031c 	add.w	r3, r7, #28
 8003552:	2200      	movs	r2, #0
 8003554:	601a      	str	r2, [r3, #0]
 8003556:	605a      	str	r2, [r3, #4]
 8003558:	609a      	str	r2, [r3, #8]
 800355a:	60da      	str	r2, [r3, #12]
 800355c:	611a      	str	r2, [r3, #16]
 800355e:	615a      	str	r2, [r3, #20]
 8003560:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003562:	463b      	mov	r3, r7
 8003564:	2200      	movs	r2, #0
 8003566:	601a      	str	r2, [r3, #0]
 8003568:	605a      	str	r2, [r3, #4]
 800356a:	609a      	str	r2, [r3, #8]
 800356c:	60da      	str	r2, [r3, #12]
 800356e:	611a      	str	r2, [r3, #16]
 8003570:	615a      	str	r2, [r3, #20]
 8003572:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003574:	4b3f      	ldr	r3, [pc, #252]	; (8003674 <MX_TIM1_Init+0x144>)
 8003576:	4a40      	ldr	r2, [pc, #256]	; (8003678 <MX_TIM1_Init+0x148>)
 8003578:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63999;
 800357a:	4b3e      	ldr	r3, [pc, #248]	; (8003674 <MX_TIM1_Init+0x144>)
 800357c:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8003580:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003582:	4b3c      	ldr	r3, [pc, #240]	; (8003674 <MX_TIM1_Init+0x144>)
 8003584:	2200      	movs	r2, #0
 8003586:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1124;
 8003588:	4b3a      	ldr	r3, [pc, #232]	; (8003674 <MX_TIM1_Init+0x144>)
 800358a:	f240 4264 	movw	r2, #1124	; 0x464
 800358e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003590:	4b38      	ldr	r3, [pc, #224]	; (8003674 <MX_TIM1_Init+0x144>)
 8003592:	2200      	movs	r2, #0
 8003594:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003596:	4b37      	ldr	r3, [pc, #220]	; (8003674 <MX_TIM1_Init+0x144>)
 8003598:	2200      	movs	r2, #0
 800359a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800359c:	4b35      	ldr	r3, [pc, #212]	; (8003674 <MX_TIM1_Init+0x144>)
 800359e:	2200      	movs	r2, #0
 80035a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80035a2:	4834      	ldr	r0, [pc, #208]	; (8003674 <MX_TIM1_Init+0x144>)
 80035a4:	f005 fea8 	bl	80092f8 <HAL_TIM_Base_Init>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80035ae:	f000 faf9 	bl	8003ba4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80035b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035b6:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80035b8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80035bc:	4619      	mov	r1, r3
 80035be:	482d      	ldr	r0, [pc, #180]	; (8003674 <MX_TIM1_Init+0x144>)
 80035c0:	f006 f9dc 	bl	800997c <HAL_TIM_ConfigClockSource>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d001      	beq.n	80035ce <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80035ca:	f000 faeb 	bl	8003ba4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80035ce:	4829      	ldr	r0, [pc, #164]	; (8003674 <MX_TIM1_Init+0x144>)
 80035d0:	f005 ff45 	bl	800945e <HAL_TIM_PWM_Init>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d001      	beq.n	80035de <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 80035da:	f000 fae3 	bl	8003ba4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035de:	2300      	movs	r3, #0
 80035e0:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035e2:	2300      	movs	r3, #0
 80035e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80035e6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80035ea:	4619      	mov	r1, r3
 80035ec:	4821      	ldr	r0, [pc, #132]	; (8003674 <MX_TIM1_Init+0x144>)
 80035ee:	f006 fe3e 	bl	800a26e <HAL_TIMEx_MasterConfigSynchronization>
 80035f2:	4603      	mov	r3, r0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d001      	beq.n	80035fc <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 80035f8:	f000 fad4 	bl	8003ba4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80035fc:	2360      	movs	r3, #96	; 0x60
 80035fe:	61fb      	str	r3, [r7, #28]
  sConfigOC.Pulse = 500;
 8003600:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003604:	623b      	str	r3, [r7, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003606:	2300      	movs	r3, #0
 8003608:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800360a:	2300      	movs	r3, #0
 800360c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800360e:	2300      	movs	r3, #0
 8003610:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003612:	2300      	movs	r3, #0
 8003614:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003616:	2300      	movs	r3, #0
 8003618:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800361a:	f107 031c 	add.w	r3, r7, #28
 800361e:	2200      	movs	r2, #0
 8003620:	4619      	mov	r1, r3
 8003622:	4814      	ldr	r0, [pc, #80]	; (8003674 <MX_TIM1_Init+0x144>)
 8003624:	f006 f8e4 	bl	80097f0 <HAL_TIM_PWM_ConfigChannel>
 8003628:	4603      	mov	r3, r0
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 800362e:	f000 fab9 	bl	8003ba4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003632:	2300      	movs	r3, #0
 8003634:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003636:	2300      	movs	r3, #0
 8003638:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800363a:	2300      	movs	r3, #0
 800363c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800363e:	2300      	movs	r3, #0
 8003640:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003642:	2300      	movs	r3, #0
 8003644:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003646:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800364a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800364c:	2300      	movs	r3, #0
 800364e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003650:	463b      	mov	r3, r7
 8003652:	4619      	mov	r1, r3
 8003654:	4807      	ldr	r0, [pc, #28]	; (8003674 <MX_TIM1_Init+0x144>)
 8003656:	f006 fdb2 	bl	800a1be <HAL_TIMEx_ConfigBreakDeadTime>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d001      	beq.n	8003664 <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8003660:	f000 faa0 	bl	8003ba4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003664:	4803      	ldr	r0, [pc, #12]	; (8003674 <MX_TIM1_Init+0x144>)
 8003666:	f002 fcb9 	bl	8005fdc <HAL_TIM_MspPostInit>

}
 800366a:	bf00      	nop
 800366c:	3750      	adds	r7, #80	; 0x50
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	20000198 	.word	0x20000198
 8003678:	40012c00 	.word	0x40012c00

0800367c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003682:	f107 0308 	add.w	r3, r7, #8
 8003686:	2200      	movs	r2, #0
 8003688:	601a      	str	r2, [r3, #0]
 800368a:	605a      	str	r2, [r3, #4]
 800368c:	609a      	str	r2, [r3, #8]
 800368e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003690:	463b      	mov	r3, r7
 8003692:	2200      	movs	r2, #0
 8003694:	601a      	str	r2, [r3, #0]
 8003696:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003698:	4b1d      	ldr	r3, [pc, #116]	; (8003710 <MX_TIM2_Init+0x94>)
 800369a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800369e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80036a0:	4b1b      	ldr	r3, [pc, #108]	; (8003710 <MX_TIM2_Init+0x94>)
 80036a2:	2247      	movs	r2, #71	; 0x47
 80036a4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036a6:	4b1a      	ldr	r3, [pc, #104]	; (8003710 <MX_TIM2_Init+0x94>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80036ac:	4b18      	ldr	r3, [pc, #96]	; (8003710 <MX_TIM2_Init+0x94>)
 80036ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80036b2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036b4:	4b16      	ldr	r3, [pc, #88]	; (8003710 <MX_TIM2_Init+0x94>)
 80036b6:	2200      	movs	r2, #0
 80036b8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036ba:	4b15      	ldr	r3, [pc, #84]	; (8003710 <MX_TIM2_Init+0x94>)
 80036bc:	2200      	movs	r2, #0
 80036be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80036c0:	4813      	ldr	r0, [pc, #76]	; (8003710 <MX_TIM2_Init+0x94>)
 80036c2:	f005 fe19 	bl	80092f8 <HAL_TIM_Base_Init>
 80036c6:	4603      	mov	r3, r0
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d001      	beq.n	80036d0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80036cc:	f000 fa6a 	bl	8003ba4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80036d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80036d6:	f107 0308 	add.w	r3, r7, #8
 80036da:	4619      	mov	r1, r3
 80036dc:	480c      	ldr	r0, [pc, #48]	; (8003710 <MX_TIM2_Init+0x94>)
 80036de:	f006 f94d 	bl	800997c <HAL_TIM_ConfigClockSource>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d001      	beq.n	80036ec <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80036e8:	f000 fa5c 	bl	8003ba4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036ec:	2300      	movs	r3, #0
 80036ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036f0:	2300      	movs	r3, #0
 80036f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80036f4:	463b      	mov	r3, r7
 80036f6:	4619      	mov	r1, r3
 80036f8:	4805      	ldr	r0, [pc, #20]	; (8003710 <MX_TIM2_Init+0x94>)
 80036fa:	f006 fdb8 	bl	800a26e <HAL_TIMEx_MasterConfigSynchronization>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d001      	beq.n	8003708 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8003704:	f000 fa4e 	bl	8003ba4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003708:	bf00      	nop
 800370a:	3718      	adds	r7, #24
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}
 8003710:	200001d8 	.word	0x200001d8

08003714 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b086      	sub	sp, #24
 8003718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800371a:	f107 0308 	add.w	r3, r7, #8
 800371e:	2200      	movs	r2, #0
 8003720:	601a      	str	r2, [r3, #0]
 8003722:	605a      	str	r2, [r3, #4]
 8003724:	609a      	str	r2, [r3, #8]
 8003726:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003728:	463b      	mov	r3, r7
 800372a:	2200      	movs	r2, #0
 800372c:	601a      	str	r2, [r3, #0]
 800372e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003730:	4b1d      	ldr	r3, [pc, #116]	; (80037a8 <MX_TIM3_Init+0x94>)
 8003732:	4a1e      	ldr	r2, [pc, #120]	; (80037ac <MX_TIM3_Init+0x98>)
 8003734:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63999;
 8003736:	4b1c      	ldr	r3, [pc, #112]	; (80037a8 <MX_TIM3_Init+0x94>)
 8003738:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 800373c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800373e:	4b1a      	ldr	r3, [pc, #104]	; (80037a8 <MX_TIM3_Init+0x94>)
 8003740:	2200      	movs	r2, #0
 8003742:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 33749;
 8003744:	4b18      	ldr	r3, [pc, #96]	; (80037a8 <MX_TIM3_Init+0x94>)
 8003746:	f248 32d5 	movw	r2, #33749	; 0x83d5
 800374a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800374c:	4b16      	ldr	r3, [pc, #88]	; (80037a8 <MX_TIM3_Init+0x94>)
 800374e:	2200      	movs	r2, #0
 8003750:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003752:	4b15      	ldr	r3, [pc, #84]	; (80037a8 <MX_TIM3_Init+0x94>)
 8003754:	2280      	movs	r2, #128	; 0x80
 8003756:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003758:	4813      	ldr	r0, [pc, #76]	; (80037a8 <MX_TIM3_Init+0x94>)
 800375a:	f005 fdcd 	bl	80092f8 <HAL_TIM_Base_Init>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d001      	beq.n	8003768 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8003764:	f000 fa1e 	bl	8003ba4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003768:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800376c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800376e:	f107 0308 	add.w	r3, r7, #8
 8003772:	4619      	mov	r1, r3
 8003774:	480c      	ldr	r0, [pc, #48]	; (80037a8 <MX_TIM3_Init+0x94>)
 8003776:	f006 f901 	bl	800997c <HAL_TIM_ConfigClockSource>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d001      	beq.n	8003784 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003780:	f000 fa10 	bl	8003ba4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003784:	2300      	movs	r3, #0
 8003786:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8003788:	2380      	movs	r3, #128	; 0x80
 800378a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800378c:	463b      	mov	r3, r7
 800378e:	4619      	mov	r1, r3
 8003790:	4805      	ldr	r0, [pc, #20]	; (80037a8 <MX_TIM3_Init+0x94>)
 8003792:	f006 fd6c 	bl	800a26e <HAL_TIMEx_MasterConfigSynchronization>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d001      	beq.n	80037a0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800379c:	f000 fa02 	bl	8003ba4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80037a0:	bf00      	nop
 80037a2:	3718      	adds	r7, #24
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	20000218 	.word	0x20000218
 80037ac:	40000400 	.word	0x40000400

080037b0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b086      	sub	sp, #24
 80037b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037b6:	f107 0308 	add.w	r3, r7, #8
 80037ba:	2200      	movs	r2, #0
 80037bc:	601a      	str	r2, [r3, #0]
 80037be:	605a      	str	r2, [r3, #4]
 80037c0:	609a      	str	r2, [r3, #8]
 80037c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037c4:	463b      	mov	r3, r7
 80037c6:	2200      	movs	r2, #0
 80037c8:	601a      	str	r2, [r3, #0]
 80037ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80037cc:	4b1d      	ldr	r3, [pc, #116]	; (8003844 <MX_TIM5_Init+0x94>)
 80037ce:	4a1e      	ldr	r2, [pc, #120]	; (8003848 <MX_TIM5_Init+0x98>)
 80037d0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 63999;
 80037d2:	4b1c      	ldr	r3, [pc, #112]	; (8003844 <MX_TIM5_Init+0x94>)
 80037d4:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 80037d8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037da:	4b1a      	ldr	r3, [pc, #104]	; (8003844 <MX_TIM5_Init+0x94>)
 80037dc:	2200      	movs	r2, #0
 80037de:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 33749;
 80037e0:	4b18      	ldr	r3, [pc, #96]	; (8003844 <MX_TIM5_Init+0x94>)
 80037e2:	f248 32d5 	movw	r2, #33749	; 0x83d5
 80037e6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037e8:	4b16      	ldr	r3, [pc, #88]	; (8003844 <MX_TIM5_Init+0x94>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80037ee:	4b15      	ldr	r3, [pc, #84]	; (8003844 <MX_TIM5_Init+0x94>)
 80037f0:	2280      	movs	r2, #128	; 0x80
 80037f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80037f4:	4813      	ldr	r0, [pc, #76]	; (8003844 <MX_TIM5_Init+0x94>)
 80037f6:	f005 fd7f 	bl	80092f8 <HAL_TIM_Base_Init>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8003800:	f000 f9d0 	bl	8003ba4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003804:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003808:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800380a:	f107 0308 	add.w	r3, r7, #8
 800380e:	4619      	mov	r1, r3
 8003810:	480c      	ldr	r0, [pc, #48]	; (8003844 <MX_TIM5_Init+0x94>)
 8003812:	f006 f8b3 	bl	800997c <HAL_TIM_ConfigClockSource>
 8003816:	4603      	mov	r3, r0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d001      	beq.n	8003820 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800381c:	f000 f9c2 	bl	8003ba4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003820:	2300      	movs	r3, #0
 8003822:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003824:	2300      	movs	r3, #0
 8003826:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003828:	463b      	mov	r3, r7
 800382a:	4619      	mov	r1, r3
 800382c:	4805      	ldr	r0, [pc, #20]	; (8003844 <MX_TIM5_Init+0x94>)
 800382e:	f006 fd1e 	bl	800a26e <HAL_TIMEx_MasterConfigSynchronization>
 8003832:	4603      	mov	r3, r0
 8003834:	2b00      	cmp	r3, #0
 8003836:	d001      	beq.n	800383c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8003838:	f000 f9b4 	bl	8003ba4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800383c:	bf00      	nop
 800383e:	3718      	adds	r7, #24
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}
 8003844:	20000258 	.word	0x20000258
 8003848:	40000c00 	.word	0x40000c00

0800384c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003850:	4b15      	ldr	r3, [pc, #84]	; (80038a8 <MX_USART1_UART_Init+0x5c>)
 8003852:	4a16      	ldr	r2, [pc, #88]	; (80038ac <MX_USART1_UART_Init+0x60>)
 8003854:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003856:	4b14      	ldr	r3, [pc, #80]	; (80038a8 <MX_USART1_UART_Init+0x5c>)
 8003858:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800385c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800385e:	4b12      	ldr	r3, [pc, #72]	; (80038a8 <MX_USART1_UART_Init+0x5c>)
 8003860:	2200      	movs	r2, #0
 8003862:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003864:	4b10      	ldr	r3, [pc, #64]	; (80038a8 <MX_USART1_UART_Init+0x5c>)
 8003866:	2200      	movs	r2, #0
 8003868:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800386a:	4b0f      	ldr	r3, [pc, #60]	; (80038a8 <MX_USART1_UART_Init+0x5c>)
 800386c:	2200      	movs	r2, #0
 800386e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003870:	4b0d      	ldr	r3, [pc, #52]	; (80038a8 <MX_USART1_UART_Init+0x5c>)
 8003872:	220c      	movs	r2, #12
 8003874:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003876:	4b0c      	ldr	r3, [pc, #48]	; (80038a8 <MX_USART1_UART_Init+0x5c>)
 8003878:	2200      	movs	r2, #0
 800387a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800387c:	4b0a      	ldr	r3, [pc, #40]	; (80038a8 <MX_USART1_UART_Init+0x5c>)
 800387e:	2200      	movs	r2, #0
 8003880:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003882:	4809      	ldr	r0, [pc, #36]	; (80038a8 <MX_USART1_UART_Init+0x5c>)
 8003884:	f006 fd49 	bl	800a31a <HAL_UART_Init>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800388e:	f000 f989 	bl	8003ba4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  __HAL_UART_ENABLE_IT(&huart1,UART_IT_RXNE);
 8003892:	4b05      	ldr	r3, [pc, #20]	; (80038a8 <MX_USART1_UART_Init+0x5c>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68da      	ldr	r2, [r3, #12]
 8003898:	4b03      	ldr	r3, [pc, #12]	; (80038a8 <MX_USART1_UART_Init+0x5c>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f042 0220 	orr.w	r2, r2, #32
 80038a0:	60da      	str	r2, [r3, #12]
  /* USER CODE END USART1_Init 2 */

}
 80038a2:	bf00      	nop
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	20000298 	.word	0x20000298
 80038ac:	40013800 	.word	0x40013800

080038b0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80038b4:	4b15      	ldr	r3, [pc, #84]	; (800390c <MX_USART3_UART_Init+0x5c>)
 80038b6:	4a16      	ldr	r2, [pc, #88]	; (8003910 <MX_USART3_UART_Init+0x60>)
 80038b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80038ba:	4b14      	ldr	r3, [pc, #80]	; (800390c <MX_USART3_UART_Init+0x5c>)
 80038bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80038c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80038c2:	4b12      	ldr	r3, [pc, #72]	; (800390c <MX_USART3_UART_Init+0x5c>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80038c8:	4b10      	ldr	r3, [pc, #64]	; (800390c <MX_USART3_UART_Init+0x5c>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80038ce:	4b0f      	ldr	r3, [pc, #60]	; (800390c <MX_USART3_UART_Init+0x5c>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80038d4:	4b0d      	ldr	r3, [pc, #52]	; (800390c <MX_USART3_UART_Init+0x5c>)
 80038d6:	220c      	movs	r2, #12
 80038d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038da:	4b0c      	ldr	r3, [pc, #48]	; (800390c <MX_USART3_UART_Init+0x5c>)
 80038dc:	2200      	movs	r2, #0
 80038de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80038e0:	4b0a      	ldr	r3, [pc, #40]	; (800390c <MX_USART3_UART_Init+0x5c>)
 80038e2:	2200      	movs	r2, #0
 80038e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80038e6:	4809      	ldr	r0, [pc, #36]	; (800390c <MX_USART3_UART_Init+0x5c>)
 80038e8:	f006 fd17 	bl	800a31a <HAL_UART_Init>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d001      	beq.n	80038f6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80038f2:	f000 f957 	bl	8003ba4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  __HAL_UART_ENABLE_IT(&huart3,UART_IT_RXNE);
 80038f6:	4b05      	ldr	r3, [pc, #20]	; (800390c <MX_USART3_UART_Init+0x5c>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	68da      	ldr	r2, [r3, #12]
 80038fc:	4b03      	ldr	r3, [pc, #12]	; (800390c <MX_USART3_UART_Init+0x5c>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f042 0220 	orr.w	r2, r2, #32
 8003904:	60da      	str	r2, [r3, #12]
  /* USER CODE END USART3_Init 2 */

}
 8003906:	bf00      	nop
 8003908:	bd80      	pop	{r7, pc}
 800390a:	bf00      	nop
 800390c:	200002d8 	.word	0x200002d8
 8003910:	40004800 	.word	0x40004800

08003914 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b08a      	sub	sp, #40	; 0x28
 8003918:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800391a:	f107 0318 	add.w	r3, r7, #24
 800391e:	2200      	movs	r2, #0
 8003920:	601a      	str	r2, [r3, #0]
 8003922:	605a      	str	r2, [r3, #4]
 8003924:	609a      	str	r2, [r3, #8]
 8003926:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003928:	4b65      	ldr	r3, [pc, #404]	; (8003ac0 <MX_GPIO_Init+0x1ac>)
 800392a:	699b      	ldr	r3, [r3, #24]
 800392c:	4a64      	ldr	r2, [pc, #400]	; (8003ac0 <MX_GPIO_Init+0x1ac>)
 800392e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003932:	6193      	str	r3, [r2, #24]
 8003934:	4b62      	ldr	r3, [pc, #392]	; (8003ac0 <MX_GPIO_Init+0x1ac>)
 8003936:	699b      	ldr	r3, [r3, #24]
 8003938:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800393c:	617b      	str	r3, [r7, #20]
 800393e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003940:	4b5f      	ldr	r3, [pc, #380]	; (8003ac0 <MX_GPIO_Init+0x1ac>)
 8003942:	699b      	ldr	r3, [r3, #24]
 8003944:	4a5e      	ldr	r2, [pc, #376]	; (8003ac0 <MX_GPIO_Init+0x1ac>)
 8003946:	f043 0310 	orr.w	r3, r3, #16
 800394a:	6193      	str	r3, [r2, #24]
 800394c:	4b5c      	ldr	r3, [pc, #368]	; (8003ac0 <MX_GPIO_Init+0x1ac>)
 800394e:	699b      	ldr	r3, [r3, #24]
 8003950:	f003 0310 	and.w	r3, r3, #16
 8003954:	613b      	str	r3, [r7, #16]
 8003956:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003958:	4b59      	ldr	r3, [pc, #356]	; (8003ac0 <MX_GPIO_Init+0x1ac>)
 800395a:	699b      	ldr	r3, [r3, #24]
 800395c:	4a58      	ldr	r2, [pc, #352]	; (8003ac0 <MX_GPIO_Init+0x1ac>)
 800395e:	f043 0308 	orr.w	r3, r3, #8
 8003962:	6193      	str	r3, [r2, #24]
 8003964:	4b56      	ldr	r3, [pc, #344]	; (8003ac0 <MX_GPIO_Init+0x1ac>)
 8003966:	699b      	ldr	r3, [r3, #24]
 8003968:	f003 0308 	and.w	r3, r3, #8
 800396c:	60fb      	str	r3, [r7, #12]
 800396e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003970:	4b53      	ldr	r3, [pc, #332]	; (8003ac0 <MX_GPIO_Init+0x1ac>)
 8003972:	699b      	ldr	r3, [r3, #24]
 8003974:	4a52      	ldr	r2, [pc, #328]	; (8003ac0 <MX_GPIO_Init+0x1ac>)
 8003976:	f043 0320 	orr.w	r3, r3, #32
 800397a:	6193      	str	r3, [r2, #24]
 800397c:	4b50      	ldr	r3, [pc, #320]	; (8003ac0 <MX_GPIO_Init+0x1ac>)
 800397e:	699b      	ldr	r3, [r3, #24]
 8003980:	f003 0320 	and.w	r3, r3, #32
 8003984:	60bb      	str	r3, [r7, #8]
 8003986:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003988:	4b4d      	ldr	r3, [pc, #308]	; (8003ac0 <MX_GPIO_Init+0x1ac>)
 800398a:	699b      	ldr	r3, [r3, #24]
 800398c:	4a4c      	ldr	r2, [pc, #304]	; (8003ac0 <MX_GPIO_Init+0x1ac>)
 800398e:	f043 0304 	orr.w	r3, r3, #4
 8003992:	6193      	str	r3, [r2, #24]
 8003994:	4b4a      	ldr	r3, [pc, #296]	; (8003ac0 <MX_GPIO_Init+0x1ac>)
 8003996:	699b      	ldr	r3, [r3, #24]
 8003998:	f003 0304 	and.w	r3, r3, #4
 800399c:	607b      	str	r3, [r7, #4]
 800399e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80039a0:	2200      	movs	r2, #0
 80039a2:	2107      	movs	r1, #7
 80039a4:	4847      	ldr	r0, [pc, #284]	; (8003ac4 <MX_GPIO_Init+0x1b0>)
 80039a6:	f004 fd16 	bl	80083d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_SET);
 80039aa:	2201      	movs	r2, #1
 80039ac:	2140      	movs	r1, #64	; 0x40
 80039ae:	4845      	ldr	r0, [pc, #276]	; (8003ac4 <MX_GPIO_Init+0x1b0>)
 80039b0:	f004 fd11 	bl	80083d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5, GPIO_PIN_SET);
 80039b4:	2201      	movs	r2, #1
 80039b6:	2123      	movs	r1, #35	; 0x23
 80039b8:	4843      	ldr	r0, [pc, #268]	; (8003ac8 <MX_GPIO_Init+0x1b4>)
 80039ba:	f004 fd0c 	bl	80083d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80039be:	2200      	movs	r2, #0
 80039c0:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80039c4:	4841      	ldr	r0, [pc, #260]	; (8003acc <MX_GPIO_Init+0x1b8>)
 80039c6:	f004 fd06 	bl	80083d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80039ca:	2200      	movs	r2, #0
 80039cc:	f44f 7140 	mov.w	r1, #768	; 0x300
 80039d0:	483d      	ldr	r0, [pc, #244]	; (8003ac8 <MX_GPIO_Init+0x1b4>)
 80039d2:	f004 fd00 	bl	80083d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 DHT11_Pin PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|DHT11_Pin|GPIO_PIN_0|GPIO_PIN_1;
 80039d6:	2347      	movs	r3, #71	; 0x47
 80039d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039da:	2301      	movs	r3, #1
 80039dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039de:	2300      	movs	r3, #0
 80039e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80039e2:	2303      	movs	r3, #3
 80039e4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80039e6:	f107 0318 	add.w	r3, r7, #24
 80039ea:	4619      	mov	r1, r3
 80039ec:	4835      	ldr	r0, [pc, #212]	; (8003ac4 <MX_GPIO_Init+0x1b0>)
 80039ee:	f004 fb43 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80039f2:	2308      	movs	r3, #8
 80039f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80039f6:	2300      	movs	r3, #0
 80039f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80039fa:	2301      	movs	r3, #1
 80039fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80039fe:	f107 0318 	add.w	r3, r7, #24
 8003a02:	4619      	mov	r1, r3
 8003a04:	482f      	ldr	r0, [pc, #188]	; (8003ac4 <MX_GPIO_Init+0x1b0>)
 8003a06:	f004 fb37 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003a0a:	2310      	movs	r3, #16
 8003a0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003a0e:	4b30      	ldr	r3, [pc, #192]	; (8003ad0 <MX_GPIO_Init+0x1bc>)
 8003a10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a12:	2301      	movs	r3, #1
 8003a14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a16:	f107 0318 	add.w	r3, r7, #24
 8003a1a:	4619      	mov	r1, r3
 8003a1c:	4829      	ldr	r0, [pc, #164]	; (8003ac4 <MX_GPIO_Init+0x1b0>)
 8003a1e:	f004 fb2b 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pin : K2_Pin */
  GPIO_InitStruct.Pin = K2_Pin;
 8003a22:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003a28:	4b2a      	ldr	r3, [pc, #168]	; (8003ad4 <MX_GPIO_Init+0x1c0>)
 8003a2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(K2_GPIO_Port, &GPIO_InitStruct);
 8003a30:	f107 0318 	add.w	r3, r7, #24
 8003a34:	4619      	mov	r1, r3
 8003a36:	4828      	ldr	r0, [pc, #160]	; (8003ad8 <MX_GPIO_Init+0x1c4>)
 8003a38:	f004 fb1e 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB5 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_8;
 8003a3c:	f240 1323 	movw	r3, #291	; 0x123
 8003a40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a42:	2301      	movs	r3, #1
 8003a44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a46:	2300      	movs	r3, #0
 8003a48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a4e:	f107 0318 	add.w	r3, r7, #24
 8003a52:	4619      	mov	r1, r3
 8003a54:	481c      	ldr	r0, [pc, #112]	; (8003ac8 <MX_GPIO_Init+0x1b4>)
 8003a56:	f004 fb0f 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003a5a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003a5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a60:	2301      	movs	r3, #1
 8003a62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a64:	2300      	movs	r3, #0
 8003a66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a68:	2303      	movs	r3, #3
 8003a6a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a6c:	f107 0318 	add.w	r3, r7, #24
 8003a70:	4619      	mov	r1, r3
 8003a72:	4816      	ldr	r0, [pc, #88]	; (8003acc <MX_GPIO_Init+0x1b8>)
 8003a74:	f004 fb00 	bl	8008078 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003a78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a82:	2300      	movs	r3, #0
 8003a84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a86:	2302      	movs	r3, #2
 8003a88:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a8a:	f107 0318 	add.w	r3, r7, #24
 8003a8e:	4619      	mov	r1, r3
 8003a90:	480d      	ldr	r0, [pc, #52]	; (8003ac8 <MX_GPIO_Init+0x1b4>)
 8003a92:	f004 faf1 	bl	8008078 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8003a96:	2200      	movs	r2, #0
 8003a98:	2100      	movs	r1, #0
 8003a9a:	200a      	movs	r0, #10
 8003a9c:	f004 f9ad 	bl	8007dfa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003aa0:	200a      	movs	r0, #10
 8003aa2:	f004 f9c6 	bl	8007e32 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	2028      	movs	r0, #40	; 0x28
 8003aac:	f004 f9a5 	bl	8007dfa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003ab0:	2028      	movs	r0, #40	; 0x28
 8003ab2:	f004 f9be 	bl	8007e32 <HAL_NVIC_EnableIRQ>

}
 8003ab6:	bf00      	nop
 8003ab8:	3728      	adds	r7, #40	; 0x28
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	40021000 	.word	0x40021000
 8003ac4:	40011800 	.word	0x40011800
 8003ac8:	40010c00 	.word	0x40010c00
 8003acc:	40011400 	.word	0x40011400
 8003ad0:	10210000 	.word	0x10210000
 8003ad4:	10110000 	.word	0x10110000
 8003ad8:	40011000 	.word	0x40011000

08003adc <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b088      	sub	sp, #32
 8003ae0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8003ae2:	1d3b      	adds	r3, r7, #4
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	601a      	str	r2, [r3, #0]
 8003ae8:	605a      	str	r2, [r3, #4]
 8003aea:	609a      	str	r2, [r3, #8]
 8003aec:	60da      	str	r2, [r3, #12]
 8003aee:	611a      	str	r2, [r3, #16]
 8003af0:	615a      	str	r2, [r3, #20]
 8003af2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8003af4:	4b28      	ldr	r3, [pc, #160]	; (8003b98 <MX_FSMC_Init+0xbc>)
 8003af6:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8003afa:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8003afc:	4b26      	ldr	r3, [pc, #152]	; (8003b98 <MX_FSMC_Init+0xbc>)
 8003afe:	4a27      	ldr	r2, [pc, #156]	; (8003b9c <MX_FSMC_Init+0xc0>)
 8003b00:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8003b02:	4b25      	ldr	r3, [pc, #148]	; (8003b98 <MX_FSMC_Init+0xbc>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8003b08:	4b23      	ldr	r3, [pc, #140]	; (8003b98 <MX_FSMC_Init+0xbc>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8003b0e:	4b22      	ldr	r3, [pc, #136]	; (8003b98 <MX_FSMC_Init+0xbc>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8003b14:	4b20      	ldr	r3, [pc, #128]	; (8003b98 <MX_FSMC_Init+0xbc>)
 8003b16:	2210      	movs	r2, #16
 8003b18:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8003b1a:	4b1f      	ldr	r3, [pc, #124]	; (8003b98 <MX_FSMC_Init+0xbc>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8003b20:	4b1d      	ldr	r3, [pc, #116]	; (8003b98 <MX_FSMC_Init+0xbc>)
 8003b22:	2200      	movs	r2, #0
 8003b24:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8003b26:	4b1c      	ldr	r3, [pc, #112]	; (8003b98 <MX_FSMC_Init+0xbc>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8003b2c:	4b1a      	ldr	r3, [pc, #104]	; (8003b98 <MX_FSMC_Init+0xbc>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8003b32:	4b19      	ldr	r3, [pc, #100]	; (8003b98 <MX_FSMC_Init+0xbc>)
 8003b34:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003b38:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8003b3a:	4b17      	ldr	r3, [pc, #92]	; (8003b98 <MX_FSMC_Init+0xbc>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8003b40:	4b15      	ldr	r3, [pc, #84]	; (8003b98 <MX_FSMC_Init+0xbc>)
 8003b42:	2200      	movs	r2, #0
 8003b44:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8003b46:	4b14      	ldr	r3, [pc, #80]	; (8003b98 <MX_FSMC_Init+0xbc>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8003b4c:	4b12      	ldr	r3, [pc, #72]	; (8003b98 <MX_FSMC_Init+0xbc>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 8003b52:	230f      	movs	r3, #15
 8003b54:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8003b56:	230f      	movs	r3, #15
 8003b58:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8003b5a:	23ff      	movs	r3, #255	; 0xff
 8003b5c:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8003b5e:	230f      	movs	r3, #15
 8003b60:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8003b62:	2310      	movs	r3, #16
 8003b64:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8003b66:	2311      	movs	r3, #17
 8003b68:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8003b6e:	1d3b      	adds	r3, r7, #4
 8003b70:	2200      	movs	r2, #0
 8003b72:	4619      	mov	r1, r3
 8003b74:	4808      	ldr	r0, [pc, #32]	; (8003b98 <MX_FSMC_Init+0xbc>)
 8003b76:	f005 fb7b 	bl	8009270 <HAL_SRAM_Init>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d001      	beq.n	8003b84 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8003b80:	f000 f810 	bl	8003ba4 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8003b84:	4b06      	ldr	r3, [pc, #24]	; (8003ba0 <MX_FSMC_Init+0xc4>)
 8003b86:	69db      	ldr	r3, [r3, #28]
 8003b88:	4a05      	ldr	r2, [pc, #20]	; (8003ba0 <MX_FSMC_Init+0xc4>)
 8003b8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b8e:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8003b90:	bf00      	nop
 8003b92:	3720      	adds	r7, #32
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	20000318 	.word	0x20000318
 8003b9c:	a0000104 	.word	0xa0000104
 8003ba0:	40010000 	.word	0x40010000

08003ba4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003ba8:	bf00      	nop
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bc80      	pop	{r7}
 8003bae:	4770      	bx	lr

08003bb0 <_putchar>:
#if defined(PRINTF_SUPPORT_FLOAT)
#include <float.h>
#endif

void _putchar(char character)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b082      	sub	sp, #8
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	71fb      	strb	r3, [r7, #7]
	///
    HAL_UART_Transmit(&huart3 ,(uint8_t*)&character, 1, HAL_MAX_DELAY);
 8003bba:	1df9      	adds	r1, r7, #7
 8003bbc:	f04f 33ff 	mov.w	r3, #4294967295
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	4803      	ldr	r0, [pc, #12]	; (8003bd0 <_putchar+0x20>)
 8003bc4:	f006 fbf6 	bl	800a3b4 <HAL_UART_Transmit>
    // send char to console etc.
}
 8003bc8:	bf00      	nop
 8003bca:	3708      	adds	r7, #8
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	200002d8 	.word	0x200002d8

08003bd4 <_out_buffer>:
} out_fct_wrap_type;


// internal buffer output
static inline void _out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b085      	sub	sp, #20
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	60b9      	str	r1, [r7, #8]
 8003bdc:	607a      	str	r2, [r7, #4]
 8003bde:	603b      	str	r3, [r7, #0]
 8003be0:	4603      	mov	r3, r0
 8003be2:	73fb      	strb	r3, [r7, #15]
  if (idx < maxlen) {
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d204      	bcs.n	8003bf6 <_out_buffer+0x22>
    ((char*)buffer)[idx] = character;
 8003bec:	68ba      	ldr	r2, [r7, #8]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4413      	add	r3, r2
 8003bf2:	7bfa      	ldrb	r2, [r7, #15]
 8003bf4:	701a      	strb	r2, [r3, #0]
  }
}
 8003bf6:	bf00      	nop
 8003bf8:	3714      	adds	r7, #20
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bc80      	pop	{r7}
 8003bfe:	4770      	bx	lr

08003c00 <_out_null>:


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b085      	sub	sp, #20
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	60b9      	str	r1, [r7, #8]
 8003c08:	607a      	str	r2, [r7, #4]
 8003c0a:	603b      	str	r3, [r7, #0]
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	73fb      	strb	r3, [r7, #15]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 8003c10:	bf00      	nop
 8003c12:	3714      	adds	r7, #20
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bc80      	pop	{r7}
 8003c18:	4770      	bx	lr

08003c1a <_out_char>:


// internal _putchar wrapper
static inline void _out_char(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003c1a:	b580      	push	{r7, lr}
 8003c1c:	b084      	sub	sp, #16
 8003c1e:	af00      	add	r7, sp, #0
 8003c20:	60b9      	str	r1, [r7, #8]
 8003c22:	607a      	str	r2, [r7, #4]
 8003c24:	603b      	str	r3, [r7, #0]
 8003c26:	4603      	mov	r3, r0
 8003c28:	73fb      	strb	r3, [r7, #15]
  (void)buffer; (void)idx; (void)maxlen;
  if (character) {
 8003c2a:	7bfb      	ldrb	r3, [r7, #15]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d003      	beq.n	8003c38 <_out_char+0x1e>
    _putchar(character);
 8003c30:	7bfb      	ldrb	r3, [r7, #15]
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7ff ffbc 	bl	8003bb0 <_putchar>
  }
}
 8003c38:	bf00      	nop
 8003c3a:	3710      	adds	r7, #16
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b085      	sub	sp, #20
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	60fb      	str	r3, [r7, #12]
 8003c4e:	e002      	b.n	8003c56 <_strnlen_s+0x16>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	3301      	adds	r3, #1
 8003c54:	60fb      	str	r3, [r7, #12]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	781b      	ldrb	r3, [r3, #0]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d004      	beq.n	8003c68 <_strnlen_s+0x28>
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	1e5a      	subs	r2, r3, #1
 8003c62:	603a      	str	r2, [r7, #0]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d1f3      	bne.n	8003c50 <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 8003c68:	68fa      	ldr	r2, [r7, #12]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	1ad3      	subs	r3, r2, r3
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3714      	adds	r7, #20
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bc80      	pop	{r7}
 8003c76:	4770      	bx	lr

08003c78 <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	4603      	mov	r3, r0
 8003c80:	71fb      	strb	r3, [r7, #7]
  return (ch >= '0') && (ch <= '9');
 8003c82:	79fb      	ldrb	r3, [r7, #7]
 8003c84:	2b2f      	cmp	r3, #47	; 0x2f
 8003c86:	d904      	bls.n	8003c92 <_is_digit+0x1a>
 8003c88:	79fb      	ldrb	r3, [r7, #7]
 8003c8a:	2b39      	cmp	r3, #57	; 0x39
 8003c8c:	d801      	bhi.n	8003c92 <_is_digit+0x1a>
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e000      	b.n	8003c94 <_is_digit+0x1c>
 8003c92:	2300      	movs	r3, #0
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	b2db      	uxtb	r3, r3
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bc80      	pop	{r7}
 8003ca2:	4770      	bx	lr

08003ca4 <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 8003cac:	2300      	movs	r3, #0
 8003cae:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8003cb0:	e00e      	b.n	8003cd0 <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8003cb2:	68fa      	ldr	r2, [r7, #12]
 8003cb4:	4613      	mov	r3, r2
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	4413      	add	r3, r2
 8003cba:	005b      	lsls	r3, r3, #1
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	1c59      	adds	r1, r3, #1
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	6011      	str	r1, [r2, #0]
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	4403      	add	r3, r0
 8003ccc:	3b30      	subs	r3, #48	; 0x30
 8003cce:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7ff ffce 	bl	8003c78 <_is_digit>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1e7      	bne.n	8003cb2 <_atoi+0xe>
  }
  return i;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3710      	adds	r7, #16
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}

08003cec <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 8003cec:	b590      	push	{r4, r7, lr}
 8003cee:	b087      	sub	sp, #28
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	60f8      	str	r0, [r7, #12]
 8003cf4:	60b9      	str	r1, [r7, #8]
 8003cf6:	607a      	str	r2, [r7, #4]
 8003cf8:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8003cfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d00:	f003 0302 	and.w	r3, r3, #2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d125      	bne.n	8003d54 <_out_rev+0x68>
 8003d08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d0a:	f003 0301 	and.w	r3, r3, #1
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d120      	bne.n	8003d54 <_out_rev+0x68>
    for (size_t i = len; i < width; i++) {
 8003d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d14:	617b      	str	r3, [r7, #20]
 8003d16:	e00a      	b.n	8003d2e <_out_rev+0x42>
      out(' ', buffer, idx++, maxlen);
 8003d18:	687a      	ldr	r2, [r7, #4]
 8003d1a:	1c53      	adds	r3, r2, #1
 8003d1c:	607b      	str	r3, [r7, #4]
 8003d1e:	68fc      	ldr	r4, [r7, #12]
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	68b9      	ldr	r1, [r7, #8]
 8003d24:	2020      	movs	r0, #32
 8003d26:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	617b      	str	r3, [r7, #20]
 8003d2e:	697a      	ldr	r2, [r7, #20]
 8003d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d3f0      	bcc.n	8003d18 <_out_rev+0x2c>
    }
  }

  // reverse string
  while (len) {
 8003d36:	e00d      	b.n	8003d54 <_out_rev+0x68>
    out(buf[--len], buffer, idx++, maxlen);
 8003d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d3a:	3b01      	subs	r3, #1
 8003d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d42:	4413      	add	r3, r2
 8003d44:	7818      	ldrb	r0, [r3, #0]
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	1c53      	adds	r3, r2, #1
 8003d4a:	607b      	str	r3, [r7, #4]
 8003d4c:	68fc      	ldr	r4, [r7, #12]
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	68b9      	ldr	r1, [r7, #8]
 8003d52:	47a0      	blx	r4
  while (len) {
 8003d54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d1ee      	bne.n	8003d38 <_out_rev+0x4c>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 8003d5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d5c:	f003 0302 	and.w	r3, r3, #2
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d00e      	beq.n	8003d82 <_out_rev+0x96>
    while (idx - start_idx < width) {
 8003d64:	e007      	b.n	8003d76 <_out_rev+0x8a>
      out(' ', buffer, idx++, maxlen);
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	1c53      	adds	r3, r2, #1
 8003d6a:	607b      	str	r3, [r7, #4]
 8003d6c:	68fc      	ldr	r4, [r7, #12]
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	68b9      	ldr	r1, [r7, #8]
 8003d72:	2020      	movs	r0, #32
 8003d74:	47a0      	blx	r4
    while (idx - start_idx < width) {
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d8f1      	bhi.n	8003d66 <_out_rev+0x7a>
    }
  }

  return idx;
 8003d82:	687b      	ldr	r3, [r7, #4]
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	371c      	adds	r7, #28
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd90      	pop	{r4, r7, pc}

08003d8c <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b088      	sub	sp, #32
 8003d90:	af04      	add	r7, sp, #16
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	607a      	str	r2, [r7, #4]
 8003d98:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 8003d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d9c:	f003 0302 	and.w	r3, r3, #2
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d136      	bne.n	8003e12 <_ntoa_format+0x86>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d018      	beq.n	8003ddc <_ntoa_format+0x50>
 8003daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dac:	f003 0301 	and.w	r3, r3, #1
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d013      	beq.n	8003ddc <_ntoa_format+0x50>
 8003db4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d104      	bne.n	8003dc6 <_ntoa_format+0x3a>
 8003dbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dbe:	f003 030c 	and.w	r3, r3, #12
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d00a      	beq.n	8003ddc <_ntoa_format+0x50>
      width--;
 8003dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dc8:	3b01      	subs	r3, #1
 8003dca:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003dcc:	e006      	b.n	8003ddc <_ntoa_format+0x50>
      buf[len++] = '0';
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	1c5a      	adds	r2, r3, #1
 8003dd2:	61fa      	str	r2, [r7, #28]
 8003dd4:	69ba      	ldr	r2, [r7, #24]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	2230      	movs	r2, #48	; 0x30
 8003dda:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003ddc:	69fa      	ldr	r2, [r7, #28]
 8003dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d20a      	bcs.n	8003dfa <_ntoa_format+0x6e>
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	2b1f      	cmp	r3, #31
 8003de8:	d9f1      	bls.n	8003dce <_ntoa_format+0x42>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003dea:	e006      	b.n	8003dfa <_ntoa_format+0x6e>
      buf[len++] = '0';
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	1c5a      	adds	r2, r3, #1
 8003df0:	61fa      	str	r2, [r7, #28]
 8003df2:	69ba      	ldr	r2, [r7, #24]
 8003df4:	4413      	add	r3, r2
 8003df6:	2230      	movs	r2, #48	; 0x30
 8003df8:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dfc:	f003 0301 	and.w	r3, r3, #1
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d006      	beq.n	8003e12 <_ntoa_format+0x86>
 8003e04:	69fa      	ldr	r2, [r7, #28]
 8003e06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d202      	bcs.n	8003e12 <_ntoa_format+0x86>
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	2b1f      	cmp	r3, #31
 8003e10:	d9ec      	bls.n	8003dec <_ntoa_format+0x60>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 8003e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e14:	f003 0310 	and.w	r3, r3, #16
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d058      	beq.n	8003ece <_ntoa_format+0x142>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8003e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d116      	bne.n	8003e54 <_ntoa_format+0xc8>
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d013      	beq.n	8003e54 <_ntoa_format+0xc8>
 8003e2c:	69fa      	ldr	r2, [r7, #28]
 8003e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d003      	beq.n	8003e3c <_ntoa_format+0xb0>
 8003e34:	69fa      	ldr	r2, [r7, #28]
 8003e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d10b      	bne.n	8003e54 <_ntoa_format+0xc8>
      len--;
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	61fb      	str	r3, [r7, #28]
      if (len && (base == 16U)) {
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d005      	beq.n	8003e54 <_ntoa_format+0xc8>
 8003e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e4a:	2b10      	cmp	r3, #16
 8003e4c:	d102      	bne.n	8003e54 <_ntoa_format+0xc8>
        len--;
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	3b01      	subs	r3, #1
 8003e52:	61fb      	str	r3, [r7, #28]
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e56:	2b10      	cmp	r3, #16
 8003e58:	d10f      	bne.n	8003e7a <_ntoa_format+0xee>
 8003e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e5c:	f003 0320 	and.w	r3, r3, #32
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d10a      	bne.n	8003e7a <_ntoa_format+0xee>
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	2b1f      	cmp	r3, #31
 8003e68:	d807      	bhi.n	8003e7a <_ntoa_format+0xee>
      buf[len++] = 'x';
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	1c5a      	adds	r2, r3, #1
 8003e6e:	61fa      	str	r2, [r7, #28]
 8003e70:	69ba      	ldr	r2, [r7, #24]
 8003e72:	4413      	add	r3, r2
 8003e74:	2278      	movs	r2, #120	; 0x78
 8003e76:	701a      	strb	r2, [r3, #0]
 8003e78:	e01f      	b.n	8003eba <_ntoa_format+0x12e>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7c:	2b10      	cmp	r3, #16
 8003e7e:	d10f      	bne.n	8003ea0 <_ntoa_format+0x114>
 8003e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e82:	f003 0320 	and.w	r3, r3, #32
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00a      	beq.n	8003ea0 <_ntoa_format+0x114>
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	2b1f      	cmp	r3, #31
 8003e8e:	d807      	bhi.n	8003ea0 <_ntoa_format+0x114>
      buf[len++] = 'X';
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	1c5a      	adds	r2, r3, #1
 8003e94:	61fa      	str	r2, [r7, #28]
 8003e96:	69ba      	ldr	r2, [r7, #24]
 8003e98:	4413      	add	r3, r2
 8003e9a:	2258      	movs	r2, #88	; 0x58
 8003e9c:	701a      	strb	r2, [r3, #0]
 8003e9e:	e00c      	b.n	8003eba <_ntoa_format+0x12e>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d109      	bne.n	8003eba <_ntoa_format+0x12e>
 8003ea6:	69fb      	ldr	r3, [r7, #28]
 8003ea8:	2b1f      	cmp	r3, #31
 8003eaa:	d806      	bhi.n	8003eba <_ntoa_format+0x12e>
      buf[len++] = 'b';
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	1c5a      	adds	r2, r3, #1
 8003eb0:	61fa      	str	r2, [r7, #28]
 8003eb2:	69ba      	ldr	r2, [r7, #24]
 8003eb4:	4413      	add	r3, r2
 8003eb6:	2262      	movs	r2, #98	; 0x62
 8003eb8:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	2b1f      	cmp	r3, #31
 8003ebe:	d806      	bhi.n	8003ece <_ntoa_format+0x142>
      buf[len++] = '0';
 8003ec0:	69fb      	ldr	r3, [r7, #28]
 8003ec2:	1c5a      	adds	r2, r3, #1
 8003ec4:	61fa      	str	r2, [r7, #28]
 8003ec6:	69ba      	ldr	r2, [r7, #24]
 8003ec8:	4413      	add	r3, r2
 8003eca:	2230      	movs	r2, #48	; 0x30
 8003ecc:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	2b1f      	cmp	r3, #31
 8003ed2:	d824      	bhi.n	8003f1e <_ntoa_format+0x192>
    if (negative) {
 8003ed4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d007      	beq.n	8003eec <_ntoa_format+0x160>
      buf[len++] = '-';
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	1c5a      	adds	r2, r3, #1
 8003ee0:	61fa      	str	r2, [r7, #28]
 8003ee2:	69ba      	ldr	r2, [r7, #24]
 8003ee4:	4413      	add	r3, r2
 8003ee6:	222d      	movs	r2, #45	; 0x2d
 8003ee8:	701a      	strb	r2, [r3, #0]
 8003eea:	e018      	b.n	8003f1e <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_PLUS) {
 8003eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eee:	f003 0304 	and.w	r3, r3, #4
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d007      	beq.n	8003f06 <_ntoa_format+0x17a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	1c5a      	adds	r2, r3, #1
 8003efa:	61fa      	str	r2, [r7, #28]
 8003efc:	69ba      	ldr	r2, [r7, #24]
 8003efe:	4413      	add	r3, r2
 8003f00:	222b      	movs	r2, #43	; 0x2b
 8003f02:	701a      	strb	r2, [r3, #0]
 8003f04:	e00b      	b.n	8003f1e <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_SPACE) {
 8003f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f08:	f003 0308 	and.w	r3, r3, #8
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d006      	beq.n	8003f1e <_ntoa_format+0x192>
      buf[len++] = ' ';
 8003f10:	69fb      	ldr	r3, [r7, #28]
 8003f12:	1c5a      	adds	r2, r3, #1
 8003f14:	61fa      	str	r2, [r7, #28]
 8003f16:	69ba      	ldr	r2, [r7, #24]
 8003f18:	4413      	add	r3, r2
 8003f1a:	2220      	movs	r2, #32
 8003f1c:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8003f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f20:	9303      	str	r3, [sp, #12]
 8003f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f24:	9302      	str	r3, [sp, #8]
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	9301      	str	r3, [sp, #4]
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	9300      	str	r3, [sp, #0]
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	68b9      	ldr	r1, [r7, #8]
 8003f34:	68f8      	ldr	r0, [r7, #12]
 8003f36:	f7ff fed9 	bl	8003cec <_out_rev>
 8003f3a:	4603      	mov	r3, r0
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3710      	adds	r7, #16
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b096      	sub	sp, #88	; 0x58
 8003f48:	af08      	add	r7, sp, #32
 8003f4a:	60f8      	str	r0, [r7, #12]
 8003f4c:	60b9      	str	r1, [r7, #8]
 8003f4e:	607a      	str	r2, [r7, #4]
 8003f50:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8003f52:	2300      	movs	r3, #0
 8003f54:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8003f56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d103      	bne.n	8003f64 <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 8003f5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f5e:	f023 0310 	bic.w	r3, r3, #16
 8003f62:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8003f64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d002      	beq.n	8003f74 <_ntoa_long+0x30>
 8003f6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d032      	beq.n	8003fda <_ntoa_long+0x96>
    do {
      const char digit = (char)(value % base);
 8003f74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f76:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f78:	fbb3 f2f2 	udiv	r2, r3, r2
 8003f7c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003f7e:	fb01 f202 	mul.w	r2, r1, r2
 8003f82:	1a9b      	subs	r3, r3, r2
 8003f84:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8003f88:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003f8c:	2b09      	cmp	r3, #9
 8003f8e:	d804      	bhi.n	8003f9a <_ntoa_long+0x56>
 8003f90:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003f94:	3330      	adds	r3, #48	; 0x30
 8003f96:	b2da      	uxtb	r2, r3
 8003f98:	e00d      	b.n	8003fb6 <_ntoa_long+0x72>
 8003f9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f9c:	f003 0320 	and.w	r3, r3, #32
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d001      	beq.n	8003fa8 <_ntoa_long+0x64>
 8003fa4:	2241      	movs	r2, #65	; 0x41
 8003fa6:	e000      	b.n	8003faa <_ntoa_long+0x66>
 8003fa8:	2261      	movs	r2, #97	; 0x61
 8003faa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003fae:	4413      	add	r3, r2
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	3b0a      	subs	r3, #10
 8003fb4:	b2da      	uxtb	r2, r3
 8003fb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fb8:	1c59      	adds	r1, r3, #1
 8003fba:	6379      	str	r1, [r7, #52]	; 0x34
 8003fbc:	3338      	adds	r3, #56	; 0x38
 8003fbe:	443b      	add	r3, r7
 8003fc0:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8003fc4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003fc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fcc:	643b      	str	r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8003fce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d002      	beq.n	8003fda <_ntoa_long+0x96>
 8003fd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fd6:	2b1f      	cmp	r3, #31
 8003fd8:	d9cc      	bls.n	8003f74 <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8003fda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fdc:	9306      	str	r3, [sp, #24]
 8003fde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003fe0:	9305      	str	r3, [sp, #20]
 8003fe2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fe4:	9304      	str	r3, [sp, #16]
 8003fe6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fe8:	9303      	str	r3, [sp, #12]
 8003fea:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003fee:	9302      	str	r3, [sp, #8]
 8003ff0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ff2:	9301      	str	r3, [sp, #4]
 8003ff4:	f107 0310 	add.w	r3, r7, #16
 8003ff8:	9300      	str	r3, [sp, #0]
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	68b9      	ldr	r1, [r7, #8]
 8004000:	68f8      	ldr	r0, [r7, #12]
 8004002:	f7ff fec3 	bl	8003d8c <_ntoa_format>
 8004006:	4603      	mov	r3, r0
}
 8004008:	4618      	mov	r0, r3
 800400a:	3738      	adds	r7, #56	; 0x38
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b096      	sub	sp, #88	; 0x58
 8004014:	af08      	add	r7, sp, #32
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	60b9      	str	r1, [r7, #8]
 800401a:	607a      	str	r2, [r7, #4]
 800401c:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 800401e:	2300      	movs	r3, #0
 8004020:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8004022:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004026:	4313      	orrs	r3, r2
 8004028:	d103      	bne.n	8004032 <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 800402a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800402c:	f023 0310 	bic.w	r3, r3, #16
 8004030:	663b      	str	r3, [r7, #96]	; 0x60
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8004032:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004034:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004038:	2b00      	cmp	r3, #0
 800403a:	d003      	beq.n	8004044 <_ntoa_long_long+0x34>
 800403c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004040:	4313      	orrs	r3, r2
 8004042:	d037      	beq.n	80040b4 <_ntoa_long_long+0xa4>
    do {
      const char digit = (char)(value % base);
 8004044:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8004048:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800404c:	f7fc fd92 	bl	8000b74 <__aeabi_uldivmod>
 8004050:	4613      	mov	r3, r2
 8004052:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8004056:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800405a:	2b09      	cmp	r3, #9
 800405c:	d804      	bhi.n	8004068 <_ntoa_long_long+0x58>
 800405e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004062:	3330      	adds	r3, #48	; 0x30
 8004064:	b2da      	uxtb	r2, r3
 8004066:	e00d      	b.n	8004084 <_ntoa_long_long+0x74>
 8004068:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800406a:	f003 0320 	and.w	r3, r3, #32
 800406e:	2b00      	cmp	r3, #0
 8004070:	d001      	beq.n	8004076 <_ntoa_long_long+0x66>
 8004072:	2241      	movs	r2, #65	; 0x41
 8004074:	e000      	b.n	8004078 <_ntoa_long_long+0x68>
 8004076:	2261      	movs	r2, #97	; 0x61
 8004078:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800407c:	4413      	add	r3, r2
 800407e:	b2db      	uxtb	r3, r3
 8004080:	3b0a      	subs	r3, #10
 8004082:	b2da      	uxtb	r2, r3
 8004084:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004086:	1c59      	adds	r1, r3, #1
 8004088:	6379      	str	r1, [r7, #52]	; 0x34
 800408a:	3338      	adds	r3, #56	; 0x38
 800408c:	443b      	add	r3, r7
 800408e:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8004092:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004096:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800409a:	f7fc fd6b 	bl	8000b74 <__aeabi_uldivmod>
 800409e:	4602      	mov	r2, r0
 80040a0:	460b      	mov	r3, r1
 80040a2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 80040a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80040aa:	4313      	orrs	r3, r2
 80040ac:	d002      	beq.n	80040b4 <_ntoa_long_long+0xa4>
 80040ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040b0:	2b1f      	cmp	r3, #31
 80040b2:	d9c7      	bls.n	8004044 <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 80040b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80040b6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80040b8:	9206      	str	r2, [sp, #24]
 80040ba:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80040bc:	9205      	str	r2, [sp, #20]
 80040be:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80040c0:	9204      	str	r2, [sp, #16]
 80040c2:	9303      	str	r3, [sp, #12]
 80040c4:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80040c8:	9302      	str	r3, [sp, #8]
 80040ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040cc:	9301      	str	r3, [sp, #4]
 80040ce:	f107 0310 	add.w	r3, r7, #16
 80040d2:	9300      	str	r3, [sp, #0]
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	68b9      	ldr	r1, [r7, #8]
 80040da:	68f8      	ldr	r0, [r7, #12]
 80040dc:	f7ff fe56 	bl	8003d8c <_ntoa_format>
 80040e0:	4603      	mov	r3, r0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3738      	adds	r7, #56	; 0x38
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	0000      	movs	r0, r0
 80040ec:	0000      	movs	r0, r0
	...

080040f0 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 80040f0:	b590      	push	{r4, r7, lr}
 80040f2:	b09d      	sub	sp, #116	; 0x74
 80040f4:	af06      	add	r7, sp, #24
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	60b9      	str	r1, [r7, #8]
 80040fa:	607a      	str	r2, [r7, #4]
 80040fc:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 80040fe:	2300      	movs	r3, #0
 8004100:	657b      	str	r3, [r7, #84]	; 0x54
  double diff = 0.0;
 8004102:	f04f 0200 	mov.w	r2, #0
 8004106:	f04f 0300 	mov.w	r3, #0
 800410a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 800410e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8004112:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004116:	f7fc fcb3 	bl	8000a80 <__aeabi_dcmpeq>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d10f      	bne.n	8004140 <_ftoa+0x50>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8004120:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004122:	9303      	str	r3, [sp, #12]
 8004124:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004126:	9302      	str	r3, [sp, #8]
 8004128:	2303      	movs	r3, #3
 800412a:	9301      	str	r3, [sp, #4]
 800412c:	4b82      	ldr	r3, [pc, #520]	; (8004338 <_ftoa+0x248>)
 800412e:	9300      	str	r3, [sp, #0]
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	68b9      	ldr	r1, [r7, #8]
 8004136:	68f8      	ldr	r0, [r7, #12]
 8004138:	f7ff fdd8 	bl	8003cec <_out_rev>
 800413c:	4603      	mov	r3, r0
 800413e:	e224      	b.n	800458a <_ftoa+0x49a>
  if (value < -DBL_MAX)
 8004140:	f04f 32ff 	mov.w	r2, #4294967295
 8004144:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8004148:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800414c:	f7fc fca2 	bl	8000a94 <__aeabi_dcmplt>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d00f      	beq.n	8004176 <_ftoa+0x86>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8004156:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004158:	9303      	str	r3, [sp, #12]
 800415a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800415c:	9302      	str	r3, [sp, #8]
 800415e:	2304      	movs	r3, #4
 8004160:	9301      	str	r3, [sp, #4]
 8004162:	4b76      	ldr	r3, [pc, #472]	; (800433c <_ftoa+0x24c>)
 8004164:	9300      	str	r3, [sp, #0]
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	68b9      	ldr	r1, [r7, #8]
 800416c:	68f8      	ldr	r0, [r7, #12]
 800416e:	f7ff fdbd 	bl	8003cec <_out_rev>
 8004172:	4603      	mov	r3, r0
 8004174:	e209      	b.n	800458a <_ftoa+0x49a>
  if (value > DBL_MAX)
 8004176:	f04f 32ff 	mov.w	r2, #4294967295
 800417a:	4b71      	ldr	r3, [pc, #452]	; (8004340 <_ftoa+0x250>)
 800417c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004180:	f7fc fca6 	bl	8000ad0 <__aeabi_dcmpgt>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d01d      	beq.n	80041c6 <_ftoa+0xd6>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 800418a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800418c:	f003 0304 	and.w	r3, r3, #4
 8004190:	2b00      	cmp	r3, #0
 8004192:	d001      	beq.n	8004198 <_ftoa+0xa8>
 8004194:	4b6b      	ldr	r3, [pc, #428]	; (8004344 <_ftoa+0x254>)
 8004196:	e000      	b.n	800419a <_ftoa+0xaa>
 8004198:	4b6b      	ldr	r3, [pc, #428]	; (8004348 <_ftoa+0x258>)
 800419a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800419c:	f002 0204 	and.w	r2, r2, #4
 80041a0:	2a00      	cmp	r2, #0
 80041a2:	d001      	beq.n	80041a8 <_ftoa+0xb8>
 80041a4:	2204      	movs	r2, #4
 80041a6:	e000      	b.n	80041aa <_ftoa+0xba>
 80041a8:	2203      	movs	r2, #3
 80041aa:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80041ac:	9103      	str	r1, [sp, #12]
 80041ae:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80041b0:	9102      	str	r1, [sp, #8]
 80041b2:	9201      	str	r2, [sp, #4]
 80041b4:	9300      	str	r3, [sp, #0]
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	687a      	ldr	r2, [r7, #4]
 80041ba:	68b9      	ldr	r1, [r7, #8]
 80041bc:	68f8      	ldr	r0, [r7, #12]
 80041be:	f7ff fd95 	bl	8003cec <_out_rev>
 80041c2:	4603      	mov	r3, r0
 80041c4:	e1e1      	b.n	800458a <_ftoa+0x49a>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 80041c6:	a358      	add	r3, pc, #352	; (adr r3, 8004328 <_ftoa+0x238>)
 80041c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041cc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80041d0:	f7fc fc7e 	bl	8000ad0 <__aeabi_dcmpgt>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d109      	bne.n	80041ee <_ftoa+0xfe>
 80041da:	a355      	add	r3, pc, #340	; (adr r3, 8004330 <_ftoa+0x240>)
 80041dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80041e4:	f7fc fc56 	bl	8000a94 <__aeabi_dcmplt>
 80041e8:	4603      	mov	r3, r0
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d011      	beq.n	8004212 <_ftoa+0x122>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 80041ee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041f0:	9304      	str	r3, [sp, #16]
 80041f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041f4:	9303      	str	r3, [sp, #12]
 80041f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80041f8:	9302      	str	r3, [sp, #8]
 80041fa:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80041fe:	e9cd 2300 	strd	r2, r3, [sp]
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	68b9      	ldr	r1, [r7, #8]
 8004208:	68f8      	ldr	r0, [r7, #12]
 800420a:	f000 f9c9 	bl	80045a0 <_etoa>
 800420e:	4603      	mov	r3, r0
 8004210:	e1bb      	b.n	800458a <_ftoa+0x49a>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 8004212:	2300      	movs	r3, #0
 8004214:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  if (value < 0) {
 8004218:	f04f 0200 	mov.w	r2, #0
 800421c:	f04f 0300 	mov.w	r3, #0
 8004220:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004224:	f7fc fc36 	bl	8000a94 <__aeabi_dcmplt>
 8004228:	4603      	mov	r3, r0
 800422a:	2b00      	cmp	r3, #0
 800422c:	d00e      	beq.n	800424c <_ftoa+0x15c>
    negative = true;
 800422e:	2301      	movs	r3, #1
 8004230:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    value = 0 - value;
 8004234:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8004238:	f04f 0000 	mov.w	r0, #0
 800423c:	f04f 0100 	mov.w	r1, #0
 8004240:	f7fb fffe 	bl	8000240 <__aeabi_dsub>
 8004244:	4602      	mov	r2, r0
 8004246:	460b      	mov	r3, r1
 8004248:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 800424c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800424e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004252:	2b00      	cmp	r3, #0
 8004254:	d10d      	bne.n	8004272 <_ftoa+0x182>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8004256:	2306      	movs	r3, #6
 8004258:	673b      	str	r3, [r7, #112]	; 0x70
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 800425a:	e00a      	b.n	8004272 <_ftoa+0x182>
    buf[len++] = '0';
 800425c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800425e:	1c5a      	adds	r2, r3, #1
 8004260:	657a      	str	r2, [r7, #84]	; 0x54
 8004262:	3358      	adds	r3, #88	; 0x58
 8004264:	443b      	add	r3, r7
 8004266:	2230      	movs	r2, #48	; 0x30
 8004268:	f803 2c48 	strb.w	r2, [r3, #-72]
    prec--;
 800426c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800426e:	3b01      	subs	r3, #1
 8004270:	673b      	str	r3, [r7, #112]	; 0x70
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8004272:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004274:	2b1f      	cmp	r3, #31
 8004276:	d802      	bhi.n	800427e <_ftoa+0x18e>
 8004278:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800427a:	2b09      	cmp	r3, #9
 800427c:	d8ee      	bhi.n	800425c <_ftoa+0x16c>
  }

  int whole = (int)value;
 800427e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004282:	f7fc fc2f 	bl	8000ae4 <__aeabi_d2iz>
 8004286:	4603      	mov	r3, r0
 8004288:	64fb      	str	r3, [r7, #76]	; 0x4c
  double tmp = (value - whole) * pow10[prec];
 800428a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800428c:	f7fc f926 	bl	80004dc <__aeabi_i2d>
 8004290:	4602      	mov	r2, r0
 8004292:	460b      	mov	r3, r1
 8004294:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004298:	f7fb ffd2 	bl	8000240 <__aeabi_dsub>
 800429c:	4602      	mov	r2, r0
 800429e:	460b      	mov	r3, r1
 80042a0:	4610      	mov	r0, r2
 80042a2:	4619      	mov	r1, r3
 80042a4:	4a29      	ldr	r2, [pc, #164]	; (800434c <_ftoa+0x25c>)
 80042a6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80042a8:	00db      	lsls	r3, r3, #3
 80042aa:	4413      	add	r3, r2
 80042ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b0:	f7fc f97e 	bl	80005b0 <__aeabi_dmul>
 80042b4:	4602      	mov	r2, r0
 80042b6:	460b      	mov	r3, r1
 80042b8:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  unsigned long frac = (unsigned long)tmp;
 80042bc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80042c0:	f7fc fc38 	bl	8000b34 <__aeabi_d2uiz>
 80042c4:	4603      	mov	r3, r0
 80042c6:	64bb      	str	r3, [r7, #72]	; 0x48
  diff = tmp - frac;
 80042c8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80042ca:	f7fc f8f7 	bl	80004bc <__aeabi_ui2d>
 80042ce:	4602      	mov	r2, r0
 80042d0:	460b      	mov	r3, r1
 80042d2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80042d6:	f7fb ffb3 	bl	8000240 <__aeabi_dsub>
 80042da:	4602      	mov	r2, r0
 80042dc:	460b      	mov	r3, r1
 80042de:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

  if (diff > 0.5) {
 80042e2:	f04f 0200 	mov.w	r2, #0
 80042e6:	4b1a      	ldr	r3, [pc, #104]	; (8004350 <_ftoa+0x260>)
 80042e8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80042ec:	f7fc fbf0 	bl	8000ad0 <__aeabi_dcmpgt>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d02e      	beq.n	8004354 <_ftoa+0x264>
    ++frac;
 80042f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042f8:	3301      	adds	r3, #1
 80042fa:	64bb      	str	r3, [r7, #72]	; 0x48
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 80042fc:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80042fe:	f7fc f8dd 	bl	80004bc <__aeabi_ui2d>
 8004302:	4a12      	ldr	r2, [pc, #72]	; (800434c <_ftoa+0x25c>)
 8004304:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004306:	00db      	lsls	r3, r3, #3
 8004308:	4413      	add	r3, r2
 800430a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800430e:	f7fc fbd5 	bl	8000abc <__aeabi_dcmpge>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d032      	beq.n	800437e <_ftoa+0x28e>
      frac = 0;
 8004318:	2300      	movs	r3, #0
 800431a:	64bb      	str	r3, [r7, #72]	; 0x48
      ++whole;
 800431c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800431e:	3301      	adds	r3, #1
 8004320:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004322:	e02c      	b.n	800437e <_ftoa+0x28e>
 8004324:	f3af 8000 	nop.w
 8004328:	00000000 	.word	0x00000000
 800432c:	41cdcd65 	.word	0x41cdcd65
 8004330:	00000000 	.word	0x00000000
 8004334:	c1cdcd65 	.word	0xc1cdcd65
 8004338:	0800ce74 	.word	0x0800ce74
 800433c:	0800ce78 	.word	0x0800ce78
 8004340:	7fefffff 	.word	0x7fefffff
 8004344:	0800ce80 	.word	0x0800ce80
 8004348:	0800ce88 	.word	0x0800ce88
 800434c:	0800d5d8 	.word	0x0800d5d8
 8004350:	3fe00000 	.word	0x3fe00000
    }
  }
  else if (diff < 0.5) {
 8004354:	f04f 0200 	mov.w	r2, #0
 8004358:	4b8e      	ldr	r3, [pc, #568]	; (8004594 <_ftoa+0x4a4>)
 800435a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800435e:	f7fc fb99 	bl	8000a94 <__aeabi_dcmplt>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d10a      	bne.n	800437e <_ftoa+0x28e>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 8004368:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800436a:	2b00      	cmp	r3, #0
 800436c:	d004      	beq.n	8004378 <_ftoa+0x288>
 800436e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	2b00      	cmp	r3, #0
 8004376:	d002      	beq.n	800437e <_ftoa+0x28e>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 8004378:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800437a:	3301      	adds	r3, #1
 800437c:	64bb      	str	r3, [r7, #72]	; 0x48
  }

  if (prec == 0U) {
 800437e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004380:	2b00      	cmp	r3, #0
 8004382:	d133      	bne.n	80043ec <_ftoa+0x2fc>
    diff = value - (double)whole;
 8004384:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8004386:	f7fc f8a9 	bl	80004dc <__aeabi_i2d>
 800438a:	4602      	mov	r2, r0
 800438c:	460b      	mov	r3, r1
 800438e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004392:	f7fb ff55 	bl	8000240 <__aeabi_dsub>
 8004396:	4602      	mov	r2, r0
 8004398:	460b      	mov	r3, r1
 800439a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 800439e:	2301      	movs	r3, #1
 80043a0:	461c      	mov	r4, r3
 80043a2:	f04f 0200 	mov.w	r2, #0
 80043a6:	4b7b      	ldr	r3, [pc, #492]	; (8004594 <_ftoa+0x4a4>)
 80043a8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80043ac:	f7fc fb72 	bl	8000a94 <__aeabi_dcmplt>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d101      	bne.n	80043ba <_ftoa+0x2ca>
 80043b6:	2300      	movs	r3, #0
 80043b8:	461c      	mov	r4, r3
 80043ba:	b2e3      	uxtb	r3, r4
 80043bc:	f083 0301 	eor.w	r3, r3, #1
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d109      	bne.n	80043da <_ftoa+0x2ea>
 80043c6:	f04f 0200 	mov.w	r2, #0
 80043ca:	4b72      	ldr	r3, [pc, #456]	; (8004594 <_ftoa+0x4a4>)
 80043cc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80043d0:	f7fc fb7e 	bl	8000ad0 <__aeabi_dcmpgt>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d04c      	beq.n	8004474 <_ftoa+0x384>
 80043da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043dc:	f003 0301 	and.w	r3, r3, #1
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d069      	beq.n	80044b8 <_ftoa+0x3c8>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 80043e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043e6:	3301      	adds	r3, #1
 80043e8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80043ea:	e065      	b.n	80044b8 <_ftoa+0x3c8>
    }
  }
  else {
    unsigned int count = prec;
 80043ec:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80043ee:	647b      	str	r3, [r7, #68]	; 0x44
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80043f0:	e01f      	b.n	8004432 <_ftoa+0x342>
      --count;
 80043f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043f4:	3b01      	subs	r3, #1
 80043f6:	647b      	str	r3, [r7, #68]	; 0x44
      buf[len++] = (char)(48U + (frac % 10U));
 80043f8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80043fa:	4b67      	ldr	r3, [pc, #412]	; (8004598 <_ftoa+0x4a8>)
 80043fc:	fba3 2301 	umull	r2, r3, r3, r1
 8004400:	08da      	lsrs	r2, r3, #3
 8004402:	4613      	mov	r3, r2
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	4413      	add	r3, r2
 8004408:	005b      	lsls	r3, r3, #1
 800440a:	1aca      	subs	r2, r1, r3
 800440c:	b2d2      	uxtb	r2, r2
 800440e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004410:	1c59      	adds	r1, r3, #1
 8004412:	6579      	str	r1, [r7, #84]	; 0x54
 8004414:	3230      	adds	r2, #48	; 0x30
 8004416:	b2d2      	uxtb	r2, r2
 8004418:	3358      	adds	r3, #88	; 0x58
 800441a:	443b      	add	r3, r7
 800441c:	f803 2c48 	strb.w	r2, [r3, #-72]
      if (!(frac /= 10U)) {
 8004420:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004422:	4a5d      	ldr	r2, [pc, #372]	; (8004598 <_ftoa+0x4a8>)
 8004424:	fba2 2303 	umull	r2, r3, r2, r3
 8004428:	08db      	lsrs	r3, r3, #3
 800442a:	64bb      	str	r3, [r7, #72]	; 0x48
 800442c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800442e:	2b00      	cmp	r3, #0
 8004430:	d003      	beq.n	800443a <_ftoa+0x34a>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004432:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004434:	2b1f      	cmp	r3, #31
 8004436:	d9dc      	bls.n	80043f2 <_ftoa+0x302>
 8004438:	e009      	b.n	800444e <_ftoa+0x35e>
        break;
 800443a:	bf00      	nop
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800443c:	e007      	b.n	800444e <_ftoa+0x35e>
      buf[len++] = '0';
 800443e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004440:	1c5a      	adds	r2, r3, #1
 8004442:	657a      	str	r2, [r7, #84]	; 0x54
 8004444:	3358      	adds	r3, #88	; 0x58
 8004446:	443b      	add	r3, r7
 8004448:	2230      	movs	r2, #48	; 0x30
 800444a:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800444e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004450:	2b1f      	cmp	r3, #31
 8004452:	d804      	bhi.n	800445e <_ftoa+0x36e>
 8004454:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004456:	1e5a      	subs	r2, r3, #1
 8004458:	647a      	str	r2, [r7, #68]	; 0x44
 800445a:	2b00      	cmp	r3, #0
 800445c:	d1ef      	bne.n	800443e <_ftoa+0x34e>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 800445e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004460:	2b1f      	cmp	r3, #31
 8004462:	d829      	bhi.n	80044b8 <_ftoa+0x3c8>
      // add decimal
      buf[len++] = '.';
 8004464:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004466:	1c5a      	adds	r2, r3, #1
 8004468:	657a      	str	r2, [r7, #84]	; 0x54
 800446a:	3358      	adds	r3, #88	; 0x58
 800446c:	443b      	add	r3, r7
 800446e:	222e      	movs	r2, #46	; 0x2e
 8004470:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004474:	e020      	b.n	80044b8 <_ftoa+0x3c8>
    buf[len++] = (char)(48 + (whole % 10));
 8004476:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004478:	4b48      	ldr	r3, [pc, #288]	; (800459c <_ftoa+0x4ac>)
 800447a:	fb83 1302 	smull	r1, r3, r3, r2
 800447e:	1099      	asrs	r1, r3, #2
 8004480:	17d3      	asrs	r3, r2, #31
 8004482:	1ac9      	subs	r1, r1, r3
 8004484:	460b      	mov	r3, r1
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	440b      	add	r3, r1
 800448a:	005b      	lsls	r3, r3, #1
 800448c:	1ad1      	subs	r1, r2, r3
 800448e:	b2ca      	uxtb	r2, r1
 8004490:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004492:	1c59      	adds	r1, r3, #1
 8004494:	6579      	str	r1, [r7, #84]	; 0x54
 8004496:	3230      	adds	r2, #48	; 0x30
 8004498:	b2d2      	uxtb	r2, r2
 800449a:	3358      	adds	r3, #88	; 0x58
 800449c:	443b      	add	r3, r7
 800449e:	f803 2c48 	strb.w	r2, [r3, #-72]
    if (!(whole /= 10)) {
 80044a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044a4:	4a3d      	ldr	r2, [pc, #244]	; (800459c <_ftoa+0x4ac>)
 80044a6:	fb82 1203 	smull	r1, r2, r2, r3
 80044aa:	1092      	asrs	r2, r2, #2
 80044ac:	17db      	asrs	r3, r3, #31
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d003      	beq.n	80044c0 <_ftoa+0x3d0>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80044b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044ba:	2b1f      	cmp	r3, #31
 80044bc:	d9db      	bls.n	8004476 <_ftoa+0x386>
 80044be:	e000      	b.n	80044c2 <_ftoa+0x3d2>
      break;
 80044c0:	bf00      	nop
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 80044c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d123      	bne.n	8004514 <_ftoa+0x424>
 80044cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044ce:	f003 0301 	and.w	r3, r3, #1
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d01e      	beq.n	8004514 <_ftoa+0x424>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 80044d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d014      	beq.n	8004506 <_ftoa+0x416>
 80044dc:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d104      	bne.n	80044ee <_ftoa+0x3fe>
 80044e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044e6:	f003 030c 	and.w	r3, r3, #12
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d00b      	beq.n	8004506 <_ftoa+0x416>
      width--;
 80044ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044f0:	3b01      	subs	r3, #1
 80044f2:	677b      	str	r3, [r7, #116]	; 0x74
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 80044f4:	e007      	b.n	8004506 <_ftoa+0x416>
      buf[len++] = '0';
 80044f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044f8:	1c5a      	adds	r2, r3, #1
 80044fa:	657a      	str	r2, [r7, #84]	; 0x54
 80044fc:	3358      	adds	r3, #88	; 0x58
 80044fe:	443b      	add	r3, r7
 8004500:	2230      	movs	r2, #48	; 0x30
 8004502:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8004506:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004508:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800450a:	429a      	cmp	r2, r3
 800450c:	d202      	bcs.n	8004514 <_ftoa+0x424>
 800450e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004510:	2b1f      	cmp	r3, #31
 8004512:	d9f0      	bls.n	80044f6 <_ftoa+0x406>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004514:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004516:	2b1f      	cmp	r3, #31
 8004518:	d827      	bhi.n	800456a <_ftoa+0x47a>
    if (negative) {
 800451a:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800451e:	2b00      	cmp	r3, #0
 8004520:	d008      	beq.n	8004534 <_ftoa+0x444>
      buf[len++] = '-';
 8004522:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004524:	1c5a      	adds	r2, r3, #1
 8004526:	657a      	str	r2, [r7, #84]	; 0x54
 8004528:	3358      	adds	r3, #88	; 0x58
 800452a:	443b      	add	r3, r7
 800452c:	222d      	movs	r2, #45	; 0x2d
 800452e:	f803 2c48 	strb.w	r2, [r3, #-72]
 8004532:	e01a      	b.n	800456a <_ftoa+0x47a>
    }
    else if (flags & FLAGS_PLUS) {
 8004534:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004536:	f003 0304 	and.w	r3, r3, #4
 800453a:	2b00      	cmp	r3, #0
 800453c:	d008      	beq.n	8004550 <_ftoa+0x460>
      buf[len++] = '+';  // ignore the space if the '+' exists
 800453e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004540:	1c5a      	adds	r2, r3, #1
 8004542:	657a      	str	r2, [r7, #84]	; 0x54
 8004544:	3358      	adds	r3, #88	; 0x58
 8004546:	443b      	add	r3, r7
 8004548:	222b      	movs	r2, #43	; 0x2b
 800454a:	f803 2c48 	strb.w	r2, [r3, #-72]
 800454e:	e00c      	b.n	800456a <_ftoa+0x47a>
    }
    else if (flags & FLAGS_SPACE) {
 8004550:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004552:	f003 0308 	and.w	r3, r3, #8
 8004556:	2b00      	cmp	r3, #0
 8004558:	d007      	beq.n	800456a <_ftoa+0x47a>
      buf[len++] = ' ';
 800455a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800455c:	1c5a      	adds	r2, r3, #1
 800455e:	657a      	str	r2, [r7, #84]	; 0x54
 8004560:	3358      	adds	r3, #88	; 0x58
 8004562:	443b      	add	r3, r7
 8004564:	2220      	movs	r2, #32
 8004566:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 800456a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800456c:	9303      	str	r3, [sp, #12]
 800456e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004570:	9302      	str	r3, [sp, #8]
 8004572:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004574:	9301      	str	r3, [sp, #4]
 8004576:	f107 0310 	add.w	r3, r7, #16
 800457a:	9300      	str	r3, [sp, #0]
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	68b9      	ldr	r1, [r7, #8]
 8004582:	68f8      	ldr	r0, [r7, #12]
 8004584:	f7ff fbb2 	bl	8003cec <_out_rev>
 8004588:	4603      	mov	r3, r0
}
 800458a:	4618      	mov	r0, r3
 800458c:	375c      	adds	r7, #92	; 0x5c
 800458e:	46bd      	mov	sp, r7
 8004590:	bd90      	pop	{r4, r7, pc}
 8004592:	bf00      	nop
 8004594:	3fe00000 	.word	0x3fe00000
 8004598:	cccccccd 	.word	0xcccccccd
 800459c:	66666667 	.word	0x66666667

080045a0 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 80045a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045a4:	b09d      	sub	sp, #116	; 0x74
 80045a6:	af06      	add	r7, sp, #24
 80045a8:	61f8      	str	r0, [r7, #28]
 80045aa:	61b9      	str	r1, [r7, #24]
 80045ac:	617a      	str	r2, [r7, #20]
 80045ae:	613b      	str	r3, [r7, #16]
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 80045b0:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80045b4:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80045b8:	f7fc fa62 	bl	8000a80 <__aeabi_dcmpeq>
 80045bc:	4603      	mov	r3, r0
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d014      	beq.n	80045ec <_etoa+0x4c>
 80045c2:	f04f 32ff 	mov.w	r2, #4294967295
 80045c6:	4bc4      	ldr	r3, [pc, #784]	; (80048d8 <_etoa+0x338>)
 80045c8:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80045cc:	f7fc fa80 	bl	8000ad0 <__aeabi_dcmpgt>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d10a      	bne.n	80045ec <_etoa+0x4c>
 80045d6:	f04f 32ff 	mov.w	r2, #4294967295
 80045da:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 80045de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80045e2:	f7fc fa57 	bl	8000a94 <__aeabi_dcmplt>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d014      	beq.n	8004616 <_etoa+0x76>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 80045ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80045f0:	9304      	str	r3, [sp, #16]
 80045f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80045f6:	9303      	str	r3, [sp, #12]
 80045f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80045fc:	9302      	str	r3, [sp, #8]
 80045fe:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8004602:	e9cd 2300 	strd	r2, r3, [sp]
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	697a      	ldr	r2, [r7, #20]
 800460a:	69b9      	ldr	r1, [r7, #24]
 800460c:	69f8      	ldr	r0, [r7, #28]
 800460e:	f7ff fd6f 	bl	80040f0 <_ftoa>
 8004612:	4603      	mov	r3, r0
 8004614:	e247      	b.n	8004aa6 <_etoa+0x506>
  }

  // determine the sign
  const bool negative = value < 0;
 8004616:	2301      	movs	r3, #1
 8004618:	461e      	mov	r6, r3
 800461a:	f04f 0200 	mov.w	r2, #0
 800461e:	f04f 0300 	mov.w	r3, #0
 8004622:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004626:	f7fc fa35 	bl	8000a94 <__aeabi_dcmplt>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d101      	bne.n	8004634 <_etoa+0x94>
 8004630:	2300      	movs	r3, #0
 8004632:	461e      	mov	r6, r3
 8004634:	f887 604b 	strb.w	r6, [r7, #75]	; 0x4b
  if (negative) {
 8004638:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800463c:	2b00      	cmp	r3, #0
 800463e:	d00b      	beq.n	8004658 <_etoa+0xb8>
    value = -value;
 8004640:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004644:	603b      	str	r3, [r7, #0]
 8004646:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800464a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800464e:	607b      	str	r3, [r7, #4]
 8004650:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004654:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 8004658:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800465c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004660:	2b00      	cmp	r3, #0
 8004662:	d102      	bne.n	800466a <_etoa+0xca>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8004664:	2306      	movs	r3, #6
 8004666:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 800466a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800466e:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 8004672:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004676:	f04f 0200 	mov.w	r2, #0
 800467a:	f04f 0300 	mov.w	r3, #0
 800467e:	0d0a      	lsrs	r2, r1, #20
 8004680:	2300      	movs	r3, #0
 8004682:	4613      	mov	r3, r2
 8004684:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004688:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800468c:	647b      	str	r3, [r7, #68]	; 0x44
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 800468e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004692:	4690      	mov	r8, r2
 8004694:	f3c3 0913 	ubfx	r9, r3, #0, #20
 8004698:	4644      	mov	r4, r8
 800469a:	f049 557f 	orr.w	r5, r9, #1069547520	; 0x3fc00000
 800469e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80046a2:	e9c7 4508 	strd	r4, r5, [r7, #32]
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 80046a6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80046a8:	f7fb ff18 	bl	80004dc <__aeabi_i2d>
 80046ac:	a37e      	add	r3, pc, #504	; (adr r3, 80048a8 <_etoa+0x308>)
 80046ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b2:	f7fb ff7d 	bl	80005b0 <__aeabi_dmul>
 80046b6:	4602      	mov	r2, r0
 80046b8:	460b      	mov	r3, r1
 80046ba:	4610      	mov	r0, r2
 80046bc:	4619      	mov	r1, r3
 80046be:	a37c      	add	r3, pc, #496	; (adr r3, 80048b0 <_etoa+0x310>)
 80046c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c4:	f7fb fdbe 	bl	8000244 <__adddf3>
 80046c8:	4602      	mov	r2, r0
 80046ca:	460b      	mov	r3, r1
 80046cc:	4614      	mov	r4, r2
 80046ce:	461d      	mov	r5, r3
 80046d0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80046d4:	f04f 0200 	mov.w	r2, #0
 80046d8:	4b80      	ldr	r3, [pc, #512]	; (80048dc <_etoa+0x33c>)
 80046da:	f7fb fdb1 	bl	8000240 <__aeabi_dsub>
 80046de:	4602      	mov	r2, r0
 80046e0:	460b      	mov	r3, r1
 80046e2:	4610      	mov	r0, r2
 80046e4:	4619      	mov	r1, r3
 80046e6:	a374      	add	r3, pc, #464	; (adr r3, 80048b8 <_etoa+0x318>)
 80046e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ec:	f7fb ff60 	bl	80005b0 <__aeabi_dmul>
 80046f0:	4602      	mov	r2, r0
 80046f2:	460b      	mov	r3, r1
 80046f4:	4620      	mov	r0, r4
 80046f6:	4629      	mov	r1, r5
 80046f8:	f7fb fda4 	bl	8000244 <__adddf3>
 80046fc:	4602      	mov	r2, r0
 80046fe:	460b      	mov	r3, r1
 8004700:	4610      	mov	r0, r2
 8004702:	4619      	mov	r1, r3
 8004704:	f7fc f9ee 	bl	8000ae4 <__aeabi_d2iz>
 8004708:	4603      	mov	r3, r0
 800470a:	657b      	str	r3, [r7, #84]	; 0x54
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 800470c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800470e:	f7fb fee5 	bl	80004dc <__aeabi_i2d>
 8004712:	a36b      	add	r3, pc, #428	; (adr r3, 80048c0 <_etoa+0x320>)
 8004714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004718:	f7fb ff4a 	bl	80005b0 <__aeabi_dmul>
 800471c:	4602      	mov	r2, r0
 800471e:	460b      	mov	r3, r1
 8004720:	4610      	mov	r0, r2
 8004722:	4619      	mov	r1, r3
 8004724:	f04f 0200 	mov.w	r2, #0
 8004728:	4b6d      	ldr	r3, [pc, #436]	; (80048e0 <_etoa+0x340>)
 800472a:	f7fb fd8b 	bl	8000244 <__adddf3>
 800472e:	4602      	mov	r2, r0
 8004730:	460b      	mov	r3, r1
 8004732:	4610      	mov	r0, r2
 8004734:	4619      	mov	r1, r3
 8004736:	f7fc f9d5 	bl	8000ae4 <__aeabi_d2iz>
 800473a:	4603      	mov	r3, r0
 800473c:	647b      	str	r3, [r7, #68]	; 0x44
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 800473e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004740:	f7fb fecc 	bl	80004dc <__aeabi_i2d>
 8004744:	a360      	add	r3, pc, #384	; (adr r3, 80048c8 <_etoa+0x328>)
 8004746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800474a:	f7fb ff31 	bl	80005b0 <__aeabi_dmul>
 800474e:	4602      	mov	r2, r0
 8004750:	460b      	mov	r3, r1
 8004752:	4614      	mov	r4, r2
 8004754:	461d      	mov	r5, r3
 8004756:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8004758:	f7fb fec0 	bl	80004dc <__aeabi_i2d>
 800475c:	a35c      	add	r3, pc, #368	; (adr r3, 80048d0 <_etoa+0x330>)
 800475e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004762:	f7fb ff25 	bl	80005b0 <__aeabi_dmul>
 8004766:	4602      	mov	r2, r0
 8004768:	460b      	mov	r3, r1
 800476a:	4620      	mov	r0, r4
 800476c:	4629      	mov	r1, r5
 800476e:	f7fb fd67 	bl	8000240 <__aeabi_dsub>
 8004772:	4602      	mov	r2, r0
 8004774:	460b      	mov	r3, r1
 8004776:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  const double z2 = z * z;
 800477a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800477e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8004782:	f7fb ff15 	bl	80005b0 <__aeabi_dmul>
 8004786:	4602      	mov	r2, r0
 8004788:	460b      	mov	r3, r1
 800478a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 800478e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004790:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8004794:	17da      	asrs	r2, r3, #31
 8004796:	469a      	mov	sl, r3
 8004798:	4693      	mov	fp, r2
 800479a:	f04f 0200 	mov.w	r2, #0
 800479e:	f04f 0300 	mov.w	r3, #0
 80047a2:	ea4f 530a 	mov.w	r3, sl, lsl #20
 80047a6:	2200      	movs	r2, #0
 80047a8:	e9c7 2308 	strd	r2, r3, [r7, #32]
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 80047ac:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80047b0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80047b4:	4602      	mov	r2, r0
 80047b6:	460b      	mov	r3, r1
 80047b8:	f7fb fd44 	bl	8000244 <__adddf3>
 80047bc:	4602      	mov	r2, r0
 80047be:	460b      	mov	r3, r1
 80047c0:	4690      	mov	r8, r2
 80047c2:	4699      	mov	r9, r3
 80047c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80047c8:	f04f 0000 	mov.w	r0, #0
 80047cc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80047d0:	f7fb fd36 	bl	8000240 <__aeabi_dsub>
 80047d4:	4602      	mov	r2, r0
 80047d6:	460b      	mov	r3, r1
 80047d8:	4692      	mov	sl, r2
 80047da:	469b      	mov	fp, r3
 80047dc:	f04f 0200 	mov.w	r2, #0
 80047e0:	4b40      	ldr	r3, [pc, #256]	; (80048e4 <_etoa+0x344>)
 80047e2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80047e6:	f7fc f80d 	bl	8000804 <__aeabi_ddiv>
 80047ea:	4602      	mov	r2, r0
 80047ec:	460b      	mov	r3, r1
 80047ee:	4610      	mov	r0, r2
 80047f0:	4619      	mov	r1, r3
 80047f2:	f04f 0200 	mov.w	r2, #0
 80047f6:	4b3c      	ldr	r3, [pc, #240]	; (80048e8 <_etoa+0x348>)
 80047f8:	f7fb fd24 	bl	8000244 <__adddf3>
 80047fc:	4602      	mov	r2, r0
 80047fe:	460b      	mov	r3, r1
 8004800:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8004804:	f7fb fffe 	bl	8000804 <__aeabi_ddiv>
 8004808:	4602      	mov	r2, r0
 800480a:	460b      	mov	r3, r1
 800480c:	4610      	mov	r0, r2
 800480e:	4619      	mov	r1, r3
 8004810:	f04f 0200 	mov.w	r2, #0
 8004814:	4b35      	ldr	r3, [pc, #212]	; (80048ec <_etoa+0x34c>)
 8004816:	f7fb fd15 	bl	8000244 <__adddf3>
 800481a:	4602      	mov	r2, r0
 800481c:	460b      	mov	r3, r1
 800481e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8004822:	f7fb ffef 	bl	8000804 <__aeabi_ddiv>
 8004826:	4602      	mov	r2, r0
 8004828:	460b      	mov	r3, r1
 800482a:	4650      	mov	r0, sl
 800482c:	4659      	mov	r1, fp
 800482e:	f7fb fd09 	bl	8000244 <__adddf3>
 8004832:	4602      	mov	r2, r0
 8004834:	460b      	mov	r3, r1
 8004836:	4640      	mov	r0, r8
 8004838:	4649      	mov	r1, r9
 800483a:	f7fb ffe3 	bl	8000804 <__aeabi_ddiv>
 800483e:	4602      	mov	r2, r0
 8004840:	460b      	mov	r3, r1
 8004842:	4610      	mov	r0, r2
 8004844:	4619      	mov	r1, r3
 8004846:	f04f 0200 	mov.w	r2, #0
 800484a:	4b29      	ldr	r3, [pc, #164]	; (80048f0 <_etoa+0x350>)
 800484c:	f7fb fcfa 	bl	8000244 <__adddf3>
 8004850:	4602      	mov	r2, r0
 8004852:	460b      	mov	r3, r1
 8004854:	4620      	mov	r0, r4
 8004856:	4629      	mov	r1, r5
 8004858:	f7fb feaa 	bl	80005b0 <__aeabi_dmul>
 800485c:	4602      	mov	r2, r0
 800485e:	460b      	mov	r3, r1
 8004860:	e9c7 2308 	strd	r2, r3, [r7, #32]
  // correct for rounding errors
  if (value < conv.F) {
 8004864:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004868:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800486c:	f7fc f912 	bl	8000a94 <__aeabi_dcmplt>
 8004870:	4603      	mov	r3, r0
 8004872:	2b00      	cmp	r3, #0
 8004874:	d00d      	beq.n	8004892 <_etoa+0x2f2>
    expval--;
 8004876:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004878:	3b01      	subs	r3, #1
 800487a:	657b      	str	r3, [r7, #84]	; 0x54
    conv.F /= 10;
 800487c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004880:	f04f 0200 	mov.w	r2, #0
 8004884:	4b18      	ldr	r3, [pc, #96]	; (80048e8 <_etoa+0x348>)
 8004886:	f7fb ffbd 	bl	8000804 <__aeabi_ddiv>
 800488a:	4602      	mov	r2, r0
 800488c:	460b      	mov	r3, r1
 800488e:	e9c7 2308 	strd	r2, r3, [r7, #32]
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 8004892:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004894:	2b63      	cmp	r3, #99	; 0x63
 8004896:	dc2d      	bgt.n	80048f4 <_etoa+0x354>
 8004898:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800489a:	f113 0f63 	cmn.w	r3, #99	; 0x63
 800489e:	db29      	blt.n	80048f4 <_etoa+0x354>
 80048a0:	2304      	movs	r3, #4
 80048a2:	e028      	b.n	80048f6 <_etoa+0x356>
 80048a4:	f3af 8000 	nop.w
 80048a8:	509f79fb 	.word	0x509f79fb
 80048ac:	3fd34413 	.word	0x3fd34413
 80048b0:	8b60c8b3 	.word	0x8b60c8b3
 80048b4:	3fc68a28 	.word	0x3fc68a28
 80048b8:	636f4361 	.word	0x636f4361
 80048bc:	3fd287a7 	.word	0x3fd287a7
 80048c0:	0979a371 	.word	0x0979a371
 80048c4:	400a934f 	.word	0x400a934f
 80048c8:	bbb55516 	.word	0xbbb55516
 80048cc:	40026bb1 	.word	0x40026bb1
 80048d0:	fefa39ef 	.word	0xfefa39ef
 80048d4:	3fe62e42 	.word	0x3fe62e42
 80048d8:	7fefffff 	.word	0x7fefffff
 80048dc:	3ff80000 	.word	0x3ff80000
 80048e0:	3fe00000 	.word	0x3fe00000
 80048e4:	402c0000 	.word	0x402c0000
 80048e8:	40240000 	.word	0x40240000
 80048ec:	40180000 	.word	0x40180000
 80048f0:	3ff00000 	.word	0x3ff00000
 80048f4:	2305      	movs	r3, #5
 80048f6:	653b      	str	r3, [r7, #80]	; 0x50

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 80048f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80048fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004900:	2b00      	cmp	r3, #0
 8004902:	d03d      	beq.n	8004980 <_etoa+0x3e0>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 8004904:	a36a      	add	r3, pc, #424	; (adr r3, 8004ab0 <_etoa+0x510>)
 8004906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800490a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800490e:	f7fc f8d5 	bl	8000abc <__aeabi_dcmpge>
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d024      	beq.n	8004962 <_etoa+0x3c2>
 8004918:	a367      	add	r3, pc, #412	; (adr r3, 8004ab8 <_etoa+0x518>)
 800491a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800491e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004922:	f7fc f8b7 	bl	8000a94 <__aeabi_dcmplt>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d01a      	beq.n	8004962 <_etoa+0x3c2>
      if ((int)prec > expval) {
 800492c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004930:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004932:	429a      	cmp	r2, r3
 8004934:	da07      	bge.n	8004946 <_etoa+0x3a6>
        prec = (unsigned)((int)prec - expval - 1);
 8004936:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800493a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	3b01      	subs	r3, #1
 8004940:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004944:	e002      	b.n	800494c <_etoa+0x3ac>
      }
      else {
        prec = 0;
 8004946:	2300      	movs	r3, #0
 8004948:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 800494c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004950:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004954:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      // no characters in exponent
      minwidth = 0U;
 8004958:	2300      	movs	r3, #0
 800495a:	653b      	str	r3, [r7, #80]	; 0x50
      expval   = 0;
 800495c:	2300      	movs	r3, #0
 800495e:	657b      	str	r3, [r7, #84]	; 0x54
 8004960:	e00e      	b.n	8004980 <_etoa+0x3e0>
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 8004962:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004966:	2b00      	cmp	r3, #0
 8004968:	d00a      	beq.n	8004980 <_etoa+0x3e0>
 800496a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800496e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004972:	2b00      	cmp	r3, #0
 8004974:	d004      	beq.n	8004980 <_etoa+0x3e0>
        --prec;
 8004976:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800497a:	3b01      	subs	r3, #1
 800497c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 8004980:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004984:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (width > minwidth) {
 8004986:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800498a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800498c:	429a      	cmp	r2, r3
 800498e:	d904      	bls.n	800499a <_etoa+0x3fa>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 8004990:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004992:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004998:	e001      	b.n	800499e <_etoa+0x3fe>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 800499a:	2300      	movs	r3, #0
 800499c:	64fb      	str	r3, [r7, #76]	; 0x4c
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 800499e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d004      	beq.n	80049b4 <_etoa+0x414>
 80049aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d001      	beq.n	80049b4 <_etoa+0x414>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 80049b0:	2300      	movs	r3, #0
 80049b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  }

  // rescale the float value
  if (expval) {
 80049b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d009      	beq.n	80049ce <_etoa+0x42e>
    value /= conv.F;
 80049ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80049be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80049c2:	f7fb ff1f 	bl	8000804 <__aeabi_ddiv>
 80049c6:	4602      	mov	r2, r0
 80049c8:	460b      	mov	r3, r1
 80049ca:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
  }

  // output the floating part
  const size_t start_idx = idx;
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 80049d2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d008      	beq.n	80049ec <_etoa+0x44c>
 80049da:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80049de:	60bb      	str	r3, [r7, #8]
 80049e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80049e4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80049e8:	60fb      	str	r3, [r7, #12]
 80049ea:	e003      	b.n	80049f4 <_etoa+0x454>
 80049ec:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 80049f0:	e9c7 3402 	strd	r3, r4, [r7, #8]
 80049f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80049f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80049fc:	9304      	str	r3, [sp, #16]
 80049fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a00:	9303      	str	r3, [sp, #12]
 8004a02:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a06:	9302      	str	r3, [sp, #8]
 8004a08:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004a0c:	e9cd 3400 	strd	r3, r4, [sp]
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	697a      	ldr	r2, [r7, #20]
 8004a14:	69b9      	ldr	r1, [r7, #24]
 8004a16:	69f8      	ldr	r0, [r7, #28]
 8004a18:	f7ff fb6a 	bl	80040f0 <_ftoa>
 8004a1c:	6178      	str	r0, [r7, #20]

  // output the exponent part
  if (minwidth) {
 8004a1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d03f      	beq.n	8004aa4 <_etoa+0x504>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 8004a24:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004a28:	f003 0320 	and.w	r3, r3, #32
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d001      	beq.n	8004a34 <_etoa+0x494>
 8004a30:	2045      	movs	r0, #69	; 0x45
 8004a32:	e000      	b.n	8004a36 <_etoa+0x496>
 8004a34:	2065      	movs	r0, #101	; 0x65
 8004a36:	697a      	ldr	r2, [r7, #20]
 8004a38:	1c53      	adds	r3, r2, #1
 8004a3a:	617b      	str	r3, [r7, #20]
 8004a3c:	69fc      	ldr	r4, [r7, #28]
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	69b9      	ldr	r1, [r7, #24]
 8004a42:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 8004a44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	bfb8      	it	lt
 8004a4a:	425b      	neglt	r3, r3
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a50:	0fdb      	lsrs	r3, r3, #31
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004a56:	3a01      	subs	r2, #1
 8004a58:	2105      	movs	r1, #5
 8004a5a:	9105      	str	r1, [sp, #20]
 8004a5c:	9204      	str	r2, [sp, #16]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	9203      	str	r2, [sp, #12]
 8004a62:	220a      	movs	r2, #10
 8004a64:	9202      	str	r2, [sp, #8]
 8004a66:	9301      	str	r3, [sp, #4]
 8004a68:	9000      	str	r0, [sp, #0]
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	697a      	ldr	r2, [r7, #20]
 8004a6e:	69b9      	ldr	r1, [r7, #24]
 8004a70:	69f8      	ldr	r0, [r7, #28]
 8004a72:	f7ff fa67 	bl	8003f44 <_ntoa_long>
 8004a76:	6178      	str	r0, [r7, #20]
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 8004a78:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004a7c:	f003 0302 	and.w	r3, r3, #2
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d00f      	beq.n	8004aa4 <_etoa+0x504>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 8004a84:	e007      	b.n	8004a96 <_etoa+0x4f6>
 8004a86:	697a      	ldr	r2, [r7, #20]
 8004a88:	1c53      	adds	r3, r2, #1
 8004a8a:	617b      	str	r3, [r7, #20]
 8004a8c:	69fc      	ldr	r4, [r7, #28]
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	69b9      	ldr	r1, [r7, #24]
 8004a92:	2020      	movs	r0, #32
 8004a94:	47a0      	blx	r4
 8004a96:	697a      	ldr	r2, [r7, #20]
 8004a98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d8f0      	bhi.n	8004a86 <_etoa+0x4e6>
    }
  }
  return idx;
 8004aa4:	697b      	ldr	r3, [r7, #20]
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	375c      	adds	r7, #92	; 0x5c
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ab0:	eb1c432d 	.word	0xeb1c432d
 8004ab4:	3f1a36e2 	.word	0x3f1a36e2
 8004ab8:	00000000 	.word	0x00000000
 8004abc:	412e8480 	.word	0x412e8480

08004ac0 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 8004ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ac4:	b0a3      	sub	sp, #140	; 0x8c
 8004ac6:	af0a      	add	r7, sp, #40	; 0x28
 8004ac8:	6178      	str	r0, [r7, #20]
 8004aca:	6139      	str	r1, [r7, #16]
 8004acc:	60fa      	str	r2, [r7, #12]
 8004ace:	60bb      	str	r3, [r7, #8]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!buffer) {
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	f040 84ba 	bne.w	8005450 <_vsnprintf+0x990>
    // use null output function
    out = _out_null;
 8004adc:	4ba3      	ldr	r3, [pc, #652]	; (8004d6c <_vsnprintf+0x2ac>)
 8004ade:	617b      	str	r3, [r7, #20]
  }

  while (*format)
 8004ae0:	f000 bcb6 	b.w	8005450 <_vsnprintf+0x990>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	781b      	ldrb	r3, [r3, #0]
 8004ae8:	2b25      	cmp	r3, #37	; 0x25
 8004aea:	d00d      	beq.n	8004b08 <_vsnprintf+0x48>
      // no
      out(*format, buffer, idx++, maxlen);
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	7818      	ldrb	r0, [r3, #0]
 8004af0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004af2:	1c53      	adds	r3, r2, #1
 8004af4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004af6:	697c      	ldr	r4, [r7, #20]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6939      	ldr	r1, [r7, #16]
 8004afc:	47a0      	blx	r4
      format++;
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	3301      	adds	r3, #1
 8004b02:	60bb      	str	r3, [r7, #8]
      continue;
 8004b04:	f000 bca4 	b.w	8005450 <_vsnprintf+0x990>
    }
    else {
      // yes, evaluate it
      format++;
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	60bb      	str	r3, [r7, #8]
    }

    // evaluate flags
    flags = 0U;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	65fb      	str	r3, [r7, #92]	; 0x5c
    do {
      switch (*format) {
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	3b20      	subs	r3, #32
 8004b18:	2b10      	cmp	r3, #16
 8004b1a:	d857      	bhi.n	8004bcc <_vsnprintf+0x10c>
 8004b1c:	a201      	add	r2, pc, #4	; (adr r2, 8004b24 <_vsnprintf+0x64>)
 8004b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b22:	bf00      	nop
 8004b24:	08004ba5 	.word	0x08004ba5
 8004b28:	08004bcd 	.word	0x08004bcd
 8004b2c:	08004bcd 	.word	0x08004bcd
 8004b30:	08004bb9 	.word	0x08004bb9
 8004b34:	08004bcd 	.word	0x08004bcd
 8004b38:	08004bcd 	.word	0x08004bcd
 8004b3c:	08004bcd 	.word	0x08004bcd
 8004b40:	08004bcd 	.word	0x08004bcd
 8004b44:	08004bcd 	.word	0x08004bcd
 8004b48:	08004bcd 	.word	0x08004bcd
 8004b4c:	08004bcd 	.word	0x08004bcd
 8004b50:	08004b91 	.word	0x08004b91
 8004b54:	08004bcd 	.word	0x08004bcd
 8004b58:	08004b7d 	.word	0x08004b7d
 8004b5c:	08004bcd 	.word	0x08004bcd
 8004b60:	08004bcd 	.word	0x08004bcd
 8004b64:	08004b69 	.word	0x08004b69
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 8004b68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b6a:	f043 0301 	orr.w	r3, r3, #1
 8004b6e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	3301      	adds	r3, #1
 8004b74:	60bb      	str	r3, [r7, #8]
 8004b76:	2301      	movs	r3, #1
 8004b78:	653b      	str	r3, [r7, #80]	; 0x50
 8004b7a:	e02a      	b.n	8004bd2 <_vsnprintf+0x112>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8004b7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b7e:	f043 0302 	orr.w	r3, r3, #2
 8004b82:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	3301      	adds	r3, #1
 8004b88:	60bb      	str	r3, [r7, #8]
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	653b      	str	r3, [r7, #80]	; 0x50
 8004b8e:	e020      	b.n	8004bd2 <_vsnprintf+0x112>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8004b90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b92:	f043 0304 	orr.w	r3, r3, #4
 8004b96:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	60bb      	str	r3, [r7, #8]
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	653b      	str	r3, [r7, #80]	; 0x50
 8004ba2:	e016      	b.n	8004bd2 <_vsnprintf+0x112>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 8004ba4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ba6:	f043 0308 	orr.w	r3, r3, #8
 8004baa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	3301      	adds	r3, #1
 8004bb0:	60bb      	str	r3, [r7, #8]
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	653b      	str	r3, [r7, #80]	; 0x50
 8004bb6:	e00c      	b.n	8004bd2 <_vsnprintf+0x112>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8004bb8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bba:	f043 0310 	orr.w	r3, r3, #16
 8004bbe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	60bb      	str	r3, [r7, #8]
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	653b      	str	r3, [r7, #80]	; 0x50
 8004bca:	e002      	b.n	8004bd2 <_vsnprintf+0x112>
        default :                                   n = 0U; break;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	653b      	str	r3, [r7, #80]	; 0x50
 8004bd0:	bf00      	nop
      }
    } while (n);
 8004bd2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d19c      	bne.n	8004b12 <_vsnprintf+0x52>

    // evaluate width field
    width = 0U;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	65bb      	str	r3, [r7, #88]	; 0x58
    if (_is_digit(*format)) {
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	781b      	ldrb	r3, [r3, #0]
 8004be0:	4618      	mov	r0, r3
 8004be2:	f7ff f849 	bl	8003c78 <_is_digit>
 8004be6:	4603      	mov	r3, r0
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d006      	beq.n	8004bfa <_vsnprintf+0x13a>
      width = _atoi(&format);
 8004bec:	f107 0308 	add.w	r3, r7, #8
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f7ff f857 	bl	8003ca4 <_atoi>
 8004bf6:	65b8      	str	r0, [r7, #88]	; 0x58
 8004bf8:	e01a      	b.n	8004c30 <_vsnprintf+0x170>
    }
    else if (*format == '*') {
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	781b      	ldrb	r3, [r3, #0]
 8004bfe:	2b2a      	cmp	r3, #42	; 0x2a
 8004c00:	d116      	bne.n	8004c30 <_vsnprintf+0x170>
      const int w = va_arg(va, int);
 8004c02:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c06:	1d1a      	adds	r2, r3, #4
 8004c08:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	63bb      	str	r3, [r7, #56]	; 0x38
      if (w < 0) {
 8004c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	da07      	bge.n	8004c26 <_vsnprintf+0x166>
        flags |= FLAGS_LEFT;    // reverse padding
 8004c16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c18:	f043 0302 	orr.w	r3, r3, #2
 8004c1c:	65fb      	str	r3, [r7, #92]	; 0x5c
        width = (unsigned int)-w;
 8004c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c20:	425b      	negs	r3, r3
 8004c22:	65bb      	str	r3, [r7, #88]	; 0x58
 8004c24:	e001      	b.n	8004c2a <_vsnprintf+0x16a>
      }
      else {
        width = (unsigned int)w;
 8004c26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c28:	65bb      	str	r3, [r7, #88]	; 0x58
      }
      format++;
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	3301      	adds	r3, #1
 8004c2e:	60bb      	str	r3, [r7, #8]
    }

    // evaluate precision field
    precision = 0U;
 8004c30:	2300      	movs	r3, #0
 8004c32:	657b      	str	r3, [r7, #84]	; 0x54
    if (*format == '.') {
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	781b      	ldrb	r3, [r3, #0]
 8004c38:	2b2e      	cmp	r3, #46	; 0x2e
 8004c3a:	d127      	bne.n	8004c8c <_vsnprintf+0x1cc>
      flags |= FLAGS_PRECISION;
 8004c3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c42:	65fb      	str	r3, [r7, #92]	; 0x5c
      format++;
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	3301      	adds	r3, #1
 8004c48:	60bb      	str	r3, [r7, #8]
      if (_is_digit(*format)) {
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	781b      	ldrb	r3, [r3, #0]
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f7ff f812 	bl	8003c78 <_is_digit>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d006      	beq.n	8004c68 <_vsnprintf+0x1a8>
        precision = _atoi(&format);
 8004c5a:	f107 0308 	add.w	r3, r7, #8
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f7ff f820 	bl	8003ca4 <_atoi>
 8004c64:	6578      	str	r0, [r7, #84]	; 0x54
 8004c66:	e011      	b.n	8004c8c <_vsnprintf+0x1cc>
      }
      else if (*format == '*') {
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	781b      	ldrb	r3, [r3, #0]
 8004c6c:	2b2a      	cmp	r3, #42	; 0x2a
 8004c6e:	d10d      	bne.n	8004c8c <_vsnprintf+0x1cc>
        const int prec = (int)va_arg(va, int);
 8004c70:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c74:	1d1a      	adds	r2, r3, #4
 8004c76:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	637b      	str	r3, [r7, #52]	; 0x34
        precision = prec > 0 ? (unsigned int)prec : 0U;
 8004c7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c80:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004c84:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	3301      	adds	r3, #1
 8004c8a:	60bb      	str	r3, [r7, #8]
      }
    }

    // evaluate length field
    switch (*format) {
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	781b      	ldrb	r3, [r3, #0]
 8004c90:	3b68      	subs	r3, #104	; 0x68
 8004c92:	2b12      	cmp	r3, #18
 8004c94:	d866      	bhi.n	8004d64 <_vsnprintf+0x2a4>
 8004c96:	a201      	add	r2, pc, #4	; (adr r2, 8004c9c <_vsnprintf+0x1dc>)
 8004c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c9c:	08004d0f 	.word	0x08004d0f
 8004ca0:	08004d65 	.word	0x08004d65
 8004ca4:	08004d45 	.word	0x08004d45
 8004ca8:	08004d65 	.word	0x08004d65
 8004cac:	08004ce9 	.word	0x08004ce9
 8004cb0:	08004d65 	.word	0x08004d65
 8004cb4:	08004d65 	.word	0x08004d65
 8004cb8:	08004d65 	.word	0x08004d65
 8004cbc:	08004d65 	.word	0x08004d65
 8004cc0:	08004d65 	.word	0x08004d65
 8004cc4:	08004d65 	.word	0x08004d65
 8004cc8:	08004d65 	.word	0x08004d65
 8004ccc:	08004d35 	.word	0x08004d35
 8004cd0:	08004d65 	.word	0x08004d65
 8004cd4:	08004d65 	.word	0x08004d65
 8004cd8:	08004d65 	.word	0x08004d65
 8004cdc:	08004d65 	.word	0x08004d65
 8004ce0:	08004d65 	.word	0x08004d65
 8004ce4:	08004d55 	.word	0x08004d55
      case 'l' :
        flags |= FLAGS_LONG;
 8004ce8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cee:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	3301      	adds	r3, #1
 8004cf4:	60bb      	str	r3, [r7, #8]
        if (*format == 'l') {
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	781b      	ldrb	r3, [r3, #0]
 8004cfa:	2b6c      	cmp	r3, #108	; 0x6c
 8004cfc:	d134      	bne.n	8004d68 <_vsnprintf+0x2a8>
          flags |= FLAGS_LONG_LONG;
 8004cfe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d00:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d04:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	3301      	adds	r3, #1
 8004d0a:	60bb      	str	r3, [r7, #8]
        }
        break;
 8004d0c:	e02c      	b.n	8004d68 <_vsnprintf+0x2a8>
      case 'h' :
        flags |= FLAGS_SHORT;
 8004d0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d14:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	3301      	adds	r3, #1
 8004d1a:	60bb      	str	r3, [r7, #8]
        if (*format == 'h') {
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	781b      	ldrb	r3, [r3, #0]
 8004d20:	2b68      	cmp	r3, #104	; 0x68
 8004d22:	d125      	bne.n	8004d70 <_vsnprintf+0x2b0>
          flags |= FLAGS_CHAR;
 8004d24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d2a:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	3301      	adds	r3, #1
 8004d30:	60bb      	str	r3, [r7, #8]
        }
        break;
 8004d32:	e01d      	b.n	8004d70 <_vsnprintf+0x2b0>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004d34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d3a:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	3301      	adds	r3, #1
 8004d40:	60bb      	str	r3, [r7, #8]
        break;
 8004d42:	e016      	b.n	8004d72 <_vsnprintf+0x2b2>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004d44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d4a:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	3301      	adds	r3, #1
 8004d50:	60bb      	str	r3, [r7, #8]
        break;
 8004d52:	e00e      	b.n	8004d72 <_vsnprintf+0x2b2>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004d54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d5a:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	3301      	adds	r3, #1
 8004d60:	60bb      	str	r3, [r7, #8]
        break;
 8004d62:	e006      	b.n	8004d72 <_vsnprintf+0x2b2>
      default :
        break;
 8004d64:	bf00      	nop
 8004d66:	e004      	b.n	8004d72 <_vsnprintf+0x2b2>
        break;
 8004d68:	bf00      	nop
 8004d6a:	e002      	b.n	8004d72 <_vsnprintf+0x2b2>
 8004d6c:	08003c01 	.word	0x08003c01
        break;
 8004d70:	bf00      	nop
    }

    // evaluate specifier
    switch (*format) {
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	3b25      	subs	r3, #37	; 0x25
 8004d78:	2b53      	cmp	r3, #83	; 0x53
 8004d7a:	f200 835c 	bhi.w	8005436 <_vsnprintf+0x976>
 8004d7e:	a201      	add	r2, pc, #4	; (adr r2, 8004d84 <_vsnprintf+0x2c4>)
 8004d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d84:	0800541f 	.word	0x0800541f
 8004d88:	08005437 	.word	0x08005437
 8004d8c:	08005437 	.word	0x08005437
 8004d90:	08005437 	.word	0x08005437
 8004d94:	08005437 	.word	0x08005437
 8004d98:	08005437 	.word	0x08005437
 8004d9c:	08005437 	.word	0x08005437
 8004da0:	08005437 	.word	0x08005437
 8004da4:	08005437 	.word	0x08005437
 8004da8:	08005437 	.word	0x08005437
 8004dac:	08005437 	.word	0x08005437
 8004db0:	08005437 	.word	0x08005437
 8004db4:	08005437 	.word	0x08005437
 8004db8:	08005437 	.word	0x08005437
 8004dbc:	08005437 	.word	0x08005437
 8004dc0:	08005437 	.word	0x08005437
 8004dc4:	08005437 	.word	0x08005437
 8004dc8:	08005437 	.word	0x08005437
 8004dcc:	08005437 	.word	0x08005437
 8004dd0:	08005437 	.word	0x08005437
 8004dd4:	08005437 	.word	0x08005437
 8004dd8:	08005437 	.word	0x08005437
 8004ddc:	08005437 	.word	0x08005437
 8004de0:	08005437 	.word	0x08005437
 8004de4:	08005437 	.word	0x08005437
 8004de8:	08005437 	.word	0x08005437
 8004dec:	08005437 	.word	0x08005437
 8004df0:	08005437 	.word	0x08005437
 8004df4:	08005437 	.word	0x08005437
 8004df8:	08005437 	.word	0x08005437
 8004dfc:	08005437 	.word	0x08005437
 8004e00:	08005437 	.word	0x08005437
 8004e04:	080051d7 	.word	0x080051d7
 8004e08:	0800518b 	.word	0x0800518b
 8004e0c:	080051d7 	.word	0x080051d7
 8004e10:	08005437 	.word	0x08005437
 8004e14:	08005437 	.word	0x08005437
 8004e18:	08005437 	.word	0x08005437
 8004e1c:	08005437 	.word	0x08005437
 8004e20:	08005437 	.word	0x08005437
 8004e24:	08005437 	.word	0x08005437
 8004e28:	08005437 	.word	0x08005437
 8004e2c:	08005437 	.word	0x08005437
 8004e30:	08005437 	.word	0x08005437
 8004e34:	08005437 	.word	0x08005437
 8004e38:	08005437 	.word	0x08005437
 8004e3c:	08005437 	.word	0x08005437
 8004e40:	08005437 	.word	0x08005437
 8004e44:	08005437 	.word	0x08005437
 8004e48:	08005437 	.word	0x08005437
 8004e4c:	08005437 	.word	0x08005437
 8004e50:	08004ed5 	.word	0x08004ed5
 8004e54:	08005437 	.word	0x08005437
 8004e58:	08005437 	.word	0x08005437
 8004e5c:	08005437 	.word	0x08005437
 8004e60:	08005437 	.word	0x08005437
 8004e64:	08005437 	.word	0x08005437
 8004e68:	08005437 	.word	0x08005437
 8004e6c:	08005437 	.word	0x08005437
 8004e70:	08005437 	.word	0x08005437
 8004e74:	08005437 	.word	0x08005437
 8004e78:	08004ed5 	.word	0x08004ed5
 8004e7c:	08005243 	.word	0x08005243
 8004e80:	08004ed5 	.word	0x08004ed5
 8004e84:	080051d7 	.word	0x080051d7
 8004e88:	0800518b 	.word	0x0800518b
 8004e8c:	080051d7 	.word	0x080051d7
 8004e90:	08005437 	.word	0x08005437
 8004e94:	08004ed5 	.word	0x08004ed5
 8004e98:	08005437 	.word	0x08005437
 8004e9c:	08005437 	.word	0x08005437
 8004ea0:	08005437 	.word	0x08005437
 8004ea4:	08005437 	.word	0x08005437
 8004ea8:	08005437 	.word	0x08005437
 8004eac:	08004ed5 	.word	0x08004ed5
 8004eb0:	08005383 	.word	0x08005383
 8004eb4:	08005437 	.word	0x08005437
 8004eb8:	08005437 	.word	0x08005437
 8004ebc:	080052bb 	.word	0x080052bb
 8004ec0:	08005437 	.word	0x08005437
 8004ec4:	08004ed5 	.word	0x08004ed5
 8004ec8:	08005437 	.word	0x08005437
 8004ecc:	08005437 	.word	0x08005437
 8004ed0:	08004ed5 	.word	0x08004ed5
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	2b78      	cmp	r3, #120	; 0x78
 8004eda:	d003      	beq.n	8004ee4 <_vsnprintf+0x424>
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	781b      	ldrb	r3, [r3, #0]
 8004ee0:	2b58      	cmp	r3, #88	; 0x58
 8004ee2:	d102      	bne.n	8004eea <_vsnprintf+0x42a>
          base = 16U;
 8004ee4:	2310      	movs	r3, #16
 8004ee6:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ee8:	e013      	b.n	8004f12 <_vsnprintf+0x452>
        }
        else if (*format == 'o') {
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	781b      	ldrb	r3, [r3, #0]
 8004eee:	2b6f      	cmp	r3, #111	; 0x6f
 8004ef0:	d102      	bne.n	8004ef8 <_vsnprintf+0x438>
          base =  8U;
 8004ef2:	2308      	movs	r3, #8
 8004ef4:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ef6:	e00c      	b.n	8004f12 <_vsnprintf+0x452>
        }
        else if (*format == 'b') {
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	781b      	ldrb	r3, [r3, #0]
 8004efc:	2b62      	cmp	r3, #98	; 0x62
 8004efe:	d102      	bne.n	8004f06 <_vsnprintf+0x446>
          base =  2U;
 8004f00:	2302      	movs	r3, #2
 8004f02:	64bb      	str	r3, [r7, #72]	; 0x48
 8004f04:	e005      	b.n	8004f12 <_vsnprintf+0x452>
        }
        else {
          base = 10U;
 8004f06:	230a      	movs	r3, #10
 8004f08:	64bb      	str	r3, [r7, #72]	; 0x48
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8004f0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f0c:	f023 0310 	bic.w	r3, r3, #16
 8004f10:	65fb      	str	r3, [r7, #92]	; 0x5c
        }
        // uppercase
        if (*format == 'X') {
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	781b      	ldrb	r3, [r3, #0]
 8004f16:	2b58      	cmp	r3, #88	; 0x58
 8004f18:	d103      	bne.n	8004f22 <_vsnprintf+0x462>
          flags |= FLAGS_UPPERCASE;
 8004f1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f1c:	f043 0320 	orr.w	r3, r3, #32
 8004f20:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	781b      	ldrb	r3, [r3, #0]
 8004f26:	2b69      	cmp	r3, #105	; 0x69
 8004f28:	d007      	beq.n	8004f3a <_vsnprintf+0x47a>
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	781b      	ldrb	r3, [r3, #0]
 8004f2e:	2b64      	cmp	r3, #100	; 0x64
 8004f30:	d003      	beq.n	8004f3a <_vsnprintf+0x47a>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8004f32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f34:	f023 030c 	bic.w	r3, r3, #12
 8004f38:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 8004f3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d003      	beq.n	8004f4c <_vsnprintf+0x48c>
          flags &= ~FLAGS_ZEROPAD;
 8004f44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f46:	f023 0301 	bic.w	r3, r3, #1
 8004f4a:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	781b      	ldrb	r3, [r3, #0]
 8004f50:	2b69      	cmp	r3, #105	; 0x69
 8004f52:	d004      	beq.n	8004f5e <_vsnprintf+0x49e>
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	2b64      	cmp	r3, #100	; 0x64
 8004f5a:	f040 8098 	bne.w	800508e <_vsnprintf+0x5ce>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 8004f5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d031      	beq.n	8004fcc <_vsnprintf+0x50c>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 8004f68:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004f6c:	3307      	adds	r3, #7
 8004f6e:	f023 0307 	bic.w	r3, r3, #7
 8004f72:	f103 0208 	add.w	r2, r3, #8
 8004f76:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f7e:	e9c7 2306 	strd	r2, r3, [r7, #24]
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004f82:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	da06      	bge.n	8004f98 <_vsnprintf+0x4d8>
 8004f8a:	2100      	movs	r1, #0
 8004f8c:	f1d2 0800 	rsbs	r8, r2, #0
 8004f90:	eb61 0903 	sbc.w	r9, r1, r3
 8004f94:	4642      	mov	r2, r8
 8004f96:	464b      	mov	r3, r9
 8004f98:	69f9      	ldr	r1, [r7, #28]
 8004f9a:	0fc9      	lsrs	r1, r1, #31
 8004f9c:	b2c9      	uxtb	r1, r1
 8004f9e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8004fa0:	2400      	movs	r4, #0
 8004fa2:	4682      	mov	sl, r0
 8004fa4:	46a3      	mov	fp, r4
 8004fa6:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004fa8:	9008      	str	r0, [sp, #32]
 8004faa:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8004fac:	9007      	str	r0, [sp, #28]
 8004fae:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004fb0:	9006      	str	r0, [sp, #24]
 8004fb2:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8004fb6:	9102      	str	r1, [sp, #8]
 8004fb8:	e9cd 2300 	strd	r2, r3, [sp]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004fc0:	6939      	ldr	r1, [r7, #16]
 8004fc2:	6978      	ldr	r0, [r7, #20]
 8004fc4:	f7ff f824 	bl	8004010 <_ntoa_long_long>
 8004fc8:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004fca:	e0da      	b.n	8005182 <_vsnprintf+0x6c2>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8004fcc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d020      	beq.n	8005018 <_vsnprintf+0x558>
            const long value = va_arg(va, long);
 8004fd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004fda:	1d1a      	adds	r2, r3, #4
 8004fdc:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	627b      	str	r3, [r7, #36]	; 0x24
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	bfb8      	it	lt
 8004fea:	425b      	neglt	r3, r3
 8004fec:	4619      	mov	r1, r3
 8004fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff0:	0fdb      	lsrs	r3, r3, #31
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004ff6:	9205      	str	r2, [sp, #20]
 8004ff8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004ffa:	9204      	str	r2, [sp, #16]
 8004ffc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004ffe:	9203      	str	r2, [sp, #12]
 8005000:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005002:	9202      	str	r2, [sp, #8]
 8005004:	9301      	str	r3, [sp, #4]
 8005006:	9100      	str	r1, [sp, #0]
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800500c:	6939      	ldr	r1, [r7, #16]
 800500e:	6978      	ldr	r0, [r7, #20]
 8005010:	f7fe ff98 	bl	8003f44 <_ntoa_long>
 8005014:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8005016:	e0b4      	b.n	8005182 <_vsnprintf+0x6c2>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8005018:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800501a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800501e:	2b00      	cmp	r3, #0
 8005020:	d007      	beq.n	8005032 <_vsnprintf+0x572>
 8005022:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005026:	1d1a      	adds	r2, r3, #4
 8005028:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	b2db      	uxtb	r3, r3
 8005030:	e012      	b.n	8005058 <_vsnprintf+0x598>
 8005032:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005034:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005038:	2b00      	cmp	r3, #0
 800503a:	d007      	beq.n	800504c <_vsnprintf+0x58c>
 800503c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005040:	1d1a      	adds	r2, r3, #4
 8005042:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	b21b      	sxth	r3, r3
 800504a:	e005      	b.n	8005058 <_vsnprintf+0x598>
 800504c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005050:	1d1a      	adds	r2, r3, #4
 8005052:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	62bb      	str	r3, [r7, #40]	; 0x28
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 800505a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800505c:	2b00      	cmp	r3, #0
 800505e:	bfb8      	it	lt
 8005060:	425b      	neglt	r3, r3
 8005062:	4619      	mov	r1, r3
 8005064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005066:	0fdb      	lsrs	r3, r3, #31
 8005068:	b2db      	uxtb	r3, r3
 800506a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800506c:	9205      	str	r2, [sp, #20]
 800506e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005070:	9204      	str	r2, [sp, #16]
 8005072:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005074:	9203      	str	r2, [sp, #12]
 8005076:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005078:	9202      	str	r2, [sp, #8]
 800507a:	9301      	str	r3, [sp, #4]
 800507c:	9100      	str	r1, [sp, #0]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005082:	6939      	ldr	r1, [r7, #16]
 8005084:	6978      	ldr	r0, [r7, #20]
 8005086:	f7fe ff5d 	bl	8003f44 <_ntoa_long>
 800508a:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 800508c:	e079      	b.n	8005182 <_vsnprintf+0x6c2>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 800508e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005090:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005094:	2b00      	cmp	r3, #0
 8005096:	d022      	beq.n	80050de <_vsnprintf+0x61e>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8005098:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800509c:	3307      	adds	r3, #7
 800509e:	f023 0307 	bic.w	r3, r3, #7
 80050a2:	f103 0208 	add.w	r2, r3, #8
 80050a6:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80050aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ae:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80050b0:	2000      	movs	r0, #0
 80050b2:	460d      	mov	r5, r1
 80050b4:	4606      	mov	r6, r0
 80050b6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80050b8:	9108      	str	r1, [sp, #32]
 80050ba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80050bc:	9107      	str	r1, [sp, #28]
 80050be:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80050c0:	9106      	str	r1, [sp, #24]
 80050c2:	e9cd 5604 	strd	r5, r6, [sp, #16]
 80050c6:	2100      	movs	r1, #0
 80050c8:	9102      	str	r1, [sp, #8]
 80050ca:	e9cd 2300 	strd	r2, r3, [sp]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80050d2:	6939      	ldr	r1, [r7, #16]
 80050d4:	6978      	ldr	r0, [r7, #20]
 80050d6:	f7fe ff9b 	bl	8004010 <_ntoa_long_long>
 80050da:	64f8      	str	r0, [r7, #76]	; 0x4c
 80050dc:	e051      	b.n	8005182 <_vsnprintf+0x6c2>
#endif
          }
          else if (flags & FLAGS_LONG) {
 80050de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d018      	beq.n	800511a <_vsnprintf+0x65a>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 80050e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80050ec:	1d1a      	adds	r2, r3, #4
 80050ee:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80050f6:	9205      	str	r2, [sp, #20]
 80050f8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80050fa:	9204      	str	r2, [sp, #16]
 80050fc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80050fe:	9203      	str	r2, [sp, #12]
 8005100:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005102:	9202      	str	r2, [sp, #8]
 8005104:	2200      	movs	r2, #0
 8005106:	9201      	str	r2, [sp, #4]
 8005108:	9300      	str	r3, [sp, #0]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800510e:	6939      	ldr	r1, [r7, #16]
 8005110:	6978      	ldr	r0, [r7, #20]
 8005112:	f7fe ff17 	bl	8003f44 <_ntoa_long>
 8005116:	64f8      	str	r0, [r7, #76]	; 0x4c
 8005118:	e033      	b.n	8005182 <_vsnprintf+0x6c2>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 800511a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800511c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005120:	2b00      	cmp	r3, #0
 8005122:	d007      	beq.n	8005134 <_vsnprintf+0x674>
 8005124:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005128:	1d1a      	adds	r2, r3, #4
 800512a:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	b2db      	uxtb	r3, r3
 8005132:	e012      	b.n	800515a <_vsnprintf+0x69a>
 8005134:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005136:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800513a:	2b00      	cmp	r3, #0
 800513c:	d007      	beq.n	800514e <_vsnprintf+0x68e>
 800513e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005142:	1d1a      	adds	r2, r3, #4
 8005144:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	b29b      	uxth	r3, r3
 800514c:	e005      	b.n	800515a <_vsnprintf+0x69a>
 800514e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005152:	1d1a      	adds	r2, r3, #4
 8005154:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	62fb      	str	r3, [r7, #44]	; 0x2c
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 800515c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800515e:	9305      	str	r3, [sp, #20]
 8005160:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005162:	9304      	str	r3, [sp, #16]
 8005164:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005166:	9303      	str	r3, [sp, #12]
 8005168:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800516a:	9302      	str	r3, [sp, #8]
 800516c:	2300      	movs	r3, #0
 800516e:	9301      	str	r3, [sp, #4]
 8005170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005172:	9300      	str	r3, [sp, #0]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005178:	6939      	ldr	r1, [r7, #16]
 800517a:	6978      	ldr	r0, [r7, #20]
 800517c:	f7fe fee2 	bl	8003f44 <_ntoa_long>
 8005180:	64f8      	str	r0, [r7, #76]	; 0x4c
          }
        }
        format++;
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	3301      	adds	r3, #1
 8005186:	60bb      	str	r3, [r7, #8]
        break;
 8005188:	e162      	b.n	8005450 <_vsnprintf+0x990>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	781b      	ldrb	r3, [r3, #0]
 800518e:	2b46      	cmp	r3, #70	; 0x46
 8005190:	d103      	bne.n	800519a <_vsnprintf+0x6da>
 8005192:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005194:	f043 0320 	orr.w	r3, r3, #32
 8005198:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 800519a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800519e:	3307      	adds	r3, #7
 80051a0:	f023 0307 	bic.w	r3, r3, #7
 80051a4:	f103 0208 	add.w	r2, r3, #8
 80051a8:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80051ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b0:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80051b2:	9104      	str	r1, [sp, #16]
 80051b4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80051b6:	9103      	str	r1, [sp, #12]
 80051b8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80051ba:	9102      	str	r1, [sp, #8]
 80051bc:	e9cd 2300 	strd	r2, r3, [sp]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80051c4:	6939      	ldr	r1, [r7, #16]
 80051c6:	6978      	ldr	r0, [r7, #20]
 80051c8:	f7fe ff92 	bl	80040f0 <_ftoa>
 80051cc:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	3301      	adds	r3, #1
 80051d2:	60bb      	str	r3, [r7, #8]
        break;
 80051d4:	e13c      	b.n	8005450 <_vsnprintf+0x990>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	781b      	ldrb	r3, [r3, #0]
 80051da:	2b67      	cmp	r3, #103	; 0x67
 80051dc:	d003      	beq.n	80051e6 <_vsnprintf+0x726>
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	781b      	ldrb	r3, [r3, #0]
 80051e2:	2b47      	cmp	r3, #71	; 0x47
 80051e4:	d103      	bne.n	80051ee <_vsnprintf+0x72e>
 80051e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80051ec:	65fb      	str	r3, [r7, #92]	; 0x5c
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	2b45      	cmp	r3, #69	; 0x45
 80051f4:	d003      	beq.n	80051fe <_vsnprintf+0x73e>
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	781b      	ldrb	r3, [r3, #0]
 80051fa:	2b47      	cmp	r3, #71	; 0x47
 80051fc:	d103      	bne.n	8005206 <_vsnprintf+0x746>
 80051fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005200:	f043 0320 	orr.w	r3, r3, #32
 8005204:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8005206:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800520a:	3307      	adds	r3, #7
 800520c:	f023 0307 	bic.w	r3, r3, #7
 8005210:	f103 0208 	add.w	r2, r3, #8
 8005214:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8005218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800521c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800521e:	9104      	str	r1, [sp, #16]
 8005220:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005222:	9103      	str	r1, [sp, #12]
 8005224:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005226:	9102      	str	r1, [sp, #8]
 8005228:	e9cd 2300 	strd	r2, r3, [sp]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005230:	6939      	ldr	r1, [r7, #16]
 8005232:	6978      	ldr	r0, [r7, #20]
 8005234:	f7ff f9b4 	bl	80045a0 <_etoa>
 8005238:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	3301      	adds	r3, #1
 800523e:	60bb      	str	r3, [r7, #8]
        break;
 8005240:	e106      	b.n	8005450 <_vsnprintf+0x990>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 8005242:	2301      	movs	r3, #1
 8005244:	647b      	str	r3, [r7, #68]	; 0x44
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 8005246:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005248:	f003 0302 	and.w	r3, r3, #2
 800524c:	2b00      	cmp	r3, #0
 800524e:	d10e      	bne.n	800526e <_vsnprintf+0x7ae>
          while (l++ < width) {
 8005250:	e007      	b.n	8005262 <_vsnprintf+0x7a2>
            out(' ', buffer, idx++, maxlen);
 8005252:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005254:	1c53      	adds	r3, r2, #1
 8005256:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005258:	697c      	ldr	r4, [r7, #20]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6939      	ldr	r1, [r7, #16]
 800525e:	2020      	movs	r0, #32
 8005260:	47a0      	blx	r4
          while (l++ < width) {
 8005262:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005264:	1c5a      	adds	r2, r3, #1
 8005266:	647a      	str	r2, [r7, #68]	; 0x44
 8005268:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800526a:	429a      	cmp	r2, r3
 800526c:	d8f1      	bhi.n	8005252 <_vsnprintf+0x792>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 800526e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005272:	1d1a      	adds	r2, r3, #4
 8005274:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	b2d8      	uxtb	r0, r3
 800527c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800527e:	1c53      	adds	r3, r2, #1
 8005280:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005282:	697c      	ldr	r4, [r7, #20]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6939      	ldr	r1, [r7, #16]
 8005288:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 800528a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800528c:	f003 0302 	and.w	r3, r3, #2
 8005290:	2b00      	cmp	r3, #0
 8005292:	d00e      	beq.n	80052b2 <_vsnprintf+0x7f2>
          while (l++ < width) {
 8005294:	e007      	b.n	80052a6 <_vsnprintf+0x7e6>
            out(' ', buffer, idx++, maxlen);
 8005296:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005298:	1c53      	adds	r3, r2, #1
 800529a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800529c:	697c      	ldr	r4, [r7, #20]
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	6939      	ldr	r1, [r7, #16]
 80052a2:	2020      	movs	r0, #32
 80052a4:	47a0      	blx	r4
          while (l++ < width) {
 80052a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052a8:	1c5a      	adds	r2, r3, #1
 80052aa:	647a      	str	r2, [r7, #68]	; 0x44
 80052ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80052ae:	429a      	cmp	r2, r3
 80052b0:	d8f1      	bhi.n	8005296 <_vsnprintf+0x7d6>
          }
        }
        format++;
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	3301      	adds	r3, #1
 80052b6:	60bb      	str	r3, [r7, #8]
        break;
 80052b8:	e0ca      	b.n	8005450 <_vsnprintf+0x990>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 80052ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80052be:	1d1a      	adds	r2, r3, #4
 80052c0:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	643b      	str	r3, [r7, #64]	; 0x40
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 80052c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d001      	beq.n	80052d2 <_vsnprintf+0x812>
 80052ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80052d0:	e001      	b.n	80052d6 <_vsnprintf+0x816>
 80052d2:	f04f 33ff 	mov.w	r3, #4294967295
 80052d6:	4619      	mov	r1, r3
 80052d8:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80052da:	f7fe fcb1 	bl	8003c40 <_strnlen_s>
 80052de:	63f8      	str	r0, [r7, #60]	; 0x3c
        // pre padding
        if (flags & FLAGS_PRECISION) {
 80052e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d005      	beq.n	80052f6 <_vsnprintf+0x836>
          l = (l < precision ? l : precision);
 80052ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80052ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80052ee:	4293      	cmp	r3, r2
 80052f0:	bf28      	it	cs
 80052f2:	4613      	movcs	r3, r2
 80052f4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        if (!(flags & FLAGS_LEFT)) {
 80052f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052f8:	f003 0302 	and.w	r3, r3, #2
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d11a      	bne.n	8005336 <_vsnprintf+0x876>
          while (l++ < width) {
 8005300:	e007      	b.n	8005312 <_vsnprintf+0x852>
            out(' ', buffer, idx++, maxlen);
 8005302:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005304:	1c53      	adds	r3, r2, #1
 8005306:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005308:	697c      	ldr	r4, [r7, #20]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	6939      	ldr	r1, [r7, #16]
 800530e:	2020      	movs	r0, #32
 8005310:	47a0      	blx	r4
          while (l++ < width) {
 8005312:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005314:	1c5a      	adds	r2, r3, #1
 8005316:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005318:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800531a:	429a      	cmp	r2, r3
 800531c:	d8f1      	bhi.n	8005302 <_vsnprintf+0x842>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 800531e:	e00a      	b.n	8005336 <_vsnprintf+0x876>
          out(*(p++), buffer, idx++, maxlen);
 8005320:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005322:	1c5a      	adds	r2, r3, #1
 8005324:	643a      	str	r2, [r7, #64]	; 0x40
 8005326:	7818      	ldrb	r0, [r3, #0]
 8005328:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800532a:	1c53      	adds	r3, r2, #1
 800532c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800532e:	697c      	ldr	r4, [r7, #20]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	6939      	ldr	r1, [r7, #16]
 8005334:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8005336:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005338:	781b      	ldrb	r3, [r3, #0]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d009      	beq.n	8005352 <_vsnprintf+0x892>
 800533e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005340:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005344:	2b00      	cmp	r3, #0
 8005346:	d0eb      	beq.n	8005320 <_vsnprintf+0x860>
 8005348:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800534a:	1e5a      	subs	r2, r3, #1
 800534c:	657a      	str	r2, [r7, #84]	; 0x54
 800534e:	2b00      	cmp	r3, #0
 8005350:	d1e6      	bne.n	8005320 <_vsnprintf+0x860>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 8005352:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005354:	f003 0302 	and.w	r3, r3, #2
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00e      	beq.n	800537a <_vsnprintf+0x8ba>
          while (l++ < width) {
 800535c:	e007      	b.n	800536e <_vsnprintf+0x8ae>
            out(' ', buffer, idx++, maxlen);
 800535e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005360:	1c53      	adds	r3, r2, #1
 8005362:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005364:	697c      	ldr	r4, [r7, #20]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6939      	ldr	r1, [r7, #16]
 800536a:	2020      	movs	r0, #32
 800536c:	47a0      	blx	r4
          while (l++ < width) {
 800536e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005370:	1c5a      	adds	r2, r3, #1
 8005372:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005374:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005376:	429a      	cmp	r2, r3
 8005378:	d8f1      	bhi.n	800535e <_vsnprintf+0x89e>
          }
        }
        format++;
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	3301      	adds	r3, #1
 800537e:	60bb      	str	r3, [r7, #8]
        break;
 8005380:	e066      	b.n	8005450 <_vsnprintf+0x990>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 8005382:	2308      	movs	r3, #8
 8005384:	65bb      	str	r3, [r7, #88]	; 0x58
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 8005386:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005388:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 800538c:	65fb      	str	r3, [r7, #92]	; 0x5c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 800538e:	2300      	movs	r3, #0
 8005390:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (is_ll) {
 8005394:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005398:	2b00      	cmp	r3, #0
 800539a:	d023      	beq.n	80053e4 <_vsnprintf+0x924>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 800539c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80053a0:	1d1a      	adds	r2, r3, #4
 80053a2:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	461a      	mov	r2, r3
 80053aa:	2300      	movs	r3, #0
 80053ac:	603a      	str	r2, [r7, #0]
 80053ae:	607b      	str	r3, [r7, #4]
 80053b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80053b2:	9308      	str	r3, [sp, #32]
 80053b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80053b6:	9307      	str	r3, [sp, #28]
 80053b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80053ba:	9306      	str	r3, [sp, #24]
 80053bc:	f04f 0210 	mov.w	r2, #16
 80053c0:	f04f 0300 	mov.w	r3, #0
 80053c4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80053c8:	2300      	movs	r3, #0
 80053ca:	9302      	str	r3, [sp, #8]
 80053cc:	e9d7 3400 	ldrd	r3, r4, [r7]
 80053d0:	e9cd 3400 	strd	r3, r4, [sp]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80053d8:	6939      	ldr	r1, [r7, #16]
 80053da:	6978      	ldr	r0, [r7, #20]
 80053dc:	f7fe fe18 	bl	8004010 <_ntoa_long_long>
 80053e0:	64f8      	str	r0, [r7, #76]	; 0x4c
 80053e2:	e018      	b.n	8005416 <_vsnprintf+0x956>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 80053e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80053e8:	1d1a      	adds	r2, r3, #4
 80053ea:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	461a      	mov	r2, r3
 80053f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80053f4:	9305      	str	r3, [sp, #20]
 80053f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80053f8:	9304      	str	r3, [sp, #16]
 80053fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80053fc:	9303      	str	r3, [sp, #12]
 80053fe:	2310      	movs	r3, #16
 8005400:	9302      	str	r3, [sp, #8]
 8005402:	2300      	movs	r3, #0
 8005404:	9301      	str	r3, [sp, #4]
 8005406:	9200      	str	r2, [sp, #0]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800540c:	6939      	ldr	r1, [r7, #16]
 800540e:	6978      	ldr	r0, [r7, #20]
 8005410:	f7fe fd98 	bl	8003f44 <_ntoa_long>
 8005414:	64f8      	str	r0, [r7, #76]	; 0x4c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	3301      	adds	r3, #1
 800541a:	60bb      	str	r3, [r7, #8]
        break;
 800541c:	e018      	b.n	8005450 <_vsnprintf+0x990>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 800541e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005420:	1c53      	adds	r3, r2, #1
 8005422:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005424:	697c      	ldr	r4, [r7, #20]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	6939      	ldr	r1, [r7, #16]
 800542a:	2025      	movs	r0, #37	; 0x25
 800542c:	47a0      	blx	r4
        format++;
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	3301      	adds	r3, #1
 8005432:	60bb      	str	r3, [r7, #8]
        break;
 8005434:	e00c      	b.n	8005450 <_vsnprintf+0x990>

      default :
        out(*format, buffer, idx++, maxlen);
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	7818      	ldrb	r0, [r3, #0]
 800543a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800543c:	1c53      	adds	r3, r2, #1
 800543e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005440:	697c      	ldr	r4, [r7, #20]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	6939      	ldr	r1, [r7, #16]
 8005446:	47a0      	blx	r4
        format++;
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	3301      	adds	r3, #1
 800544c:	60bb      	str	r3, [r7, #8]
        break;
 800544e:	bf00      	nop
  while (*format)
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	781b      	ldrb	r3, [r3, #0]
 8005454:	2b00      	cmp	r3, #0
 8005456:	f47f ab45 	bne.w	8004ae4 <_vsnprintf+0x24>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 800545a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	429a      	cmp	r2, r3
 8005460:	d302      	bcc.n	8005468 <_vsnprintf+0x9a8>
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	1e5a      	subs	r2, r3, #1
 8005466:	e000      	b.n	800546a <_vsnprintf+0x9aa>
 8005468:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800546a:	697c      	ldr	r4, [r7, #20]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6939      	ldr	r1, [r7, #16]
 8005470:	2000      	movs	r0, #0
 8005472:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 8005474:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8005476:	4618      	mov	r0, r3
 8005478:	3764      	adds	r7, #100	; 0x64
 800547a:	46bd      	mov	sp, r7
 800547c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005480 <printf_>:


///

int printf_(const char* format, ...)
{
 8005480:	b40f      	push	{r0, r1, r2, r3}
 8005482:	b580      	push	{r7, lr}
 8005484:	b086      	sub	sp, #24
 8005486:	af02      	add	r7, sp, #8
  va_list va;
  va_start(va, format);
 8005488:	f107 031c 	add.w	r3, r7, #28
 800548c:	60bb      	str	r3, [r7, #8]
  char buffer[1];
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 800548e:	1d39      	adds	r1, r7, #4
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	9300      	str	r3, [sp, #0]
 8005494:	69bb      	ldr	r3, [r7, #24]
 8005496:	f04f 32ff 	mov.w	r2, #4294967295
 800549a:	4806      	ldr	r0, [pc, #24]	; (80054b4 <printf_+0x34>)
 800549c:	f7ff fb10 	bl	8004ac0 <_vsnprintf>
 80054a0:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 80054a2:	68fb      	ldr	r3, [r7, #12]
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3710      	adds	r7, #16
 80054a8:	46bd      	mov	sp, r7
 80054aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80054ae:	b004      	add	sp, #16
 80054b0:	4770      	bx	lr
 80054b2:	bf00      	nop
 80054b4:	08003c1b 	.word	0x08003c1b

080054b8 <sprintf_>:


int sprintf_(char* buffer, const char* format, ...)
{
 80054b8:	b40e      	push	{r1, r2, r3}
 80054ba:	b580      	push	{r7, lr}
 80054bc:	b087      	sub	sp, #28
 80054be:	af02      	add	r7, sp, #8
 80054c0:	6078      	str	r0, [r7, #4]
  va_list va;
  va_start(va, format);
 80054c2:	f107 0320 	add.w	r3, r7, #32
 80054c6:	60bb      	str	r3, [r7, #8]
  const int ret = _vsnprintf(_out_buffer, buffer, (size_t)-1, format, va);
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	9300      	str	r3, [sp, #0]
 80054cc:	69fb      	ldr	r3, [r7, #28]
 80054ce:	f04f 32ff 	mov.w	r2, #4294967295
 80054d2:	6879      	ldr	r1, [r7, #4]
 80054d4:	4805      	ldr	r0, [pc, #20]	; (80054ec <sprintf_+0x34>)
 80054d6:	f7ff faf3 	bl	8004ac0 <_vsnprintf>
 80054da:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 80054dc:	68fb      	ldr	r3, [r7, #12]
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3714      	adds	r7, #20
 80054e2:	46bd      	mov	sp, r7
 80054e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80054e8:	b003      	add	sp, #12
 80054ea:	4770      	bx	lr
 80054ec:	08003bd5 	.word	0x08003bd5

080054f0 <Ringbuf_init>:

void store_char(unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 80054f0:	b480      	push	{r7}
 80054f2:	af00      	add	r7, sp, #0
  _rx_buffer = &rx_buffer;
 80054f4:	4b0c      	ldr	r3, [pc, #48]	; (8005528 <Ringbuf_init+0x38>)
 80054f6:	4a0d      	ldr	r2, [pc, #52]	; (800552c <Ringbuf_init+0x3c>)
 80054f8:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 80054fa:	4b0d      	ldr	r3, [pc, #52]	; (8005530 <Ringbuf_init+0x40>)
 80054fc:	4a0d      	ldr	r2, [pc, #52]	; (8005534 <Ringbuf_init+0x44>)
 80054fe:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(uart, UART_IT_ERR);
 8005500:	4b0d      	ldr	r3, [pc, #52]	; (8005538 <Ringbuf_init+0x48>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	695a      	ldr	r2, [r3, #20]
 8005506:	4b0c      	ldr	r3, [pc, #48]	; (8005538 <Ringbuf_init+0x48>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f042 0201 	orr.w	r2, r2, #1
 800550e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
 8005510:	4b09      	ldr	r3, [pc, #36]	; (8005538 <Ringbuf_init+0x48>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	68da      	ldr	r2, [r3, #12]
 8005516:	4b08      	ldr	r3, [pc, #32]	; (8005538 <Ringbuf_init+0x48>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f042 0220 	orr.w	r2, r2, #32
 800551e:	60da      	str	r2, [r3, #12]
}
 8005520:	bf00      	nop
 8005522:	46bd      	mov	sp, r7
 8005524:	bc80      	pop	{r7}
 8005526:	4770      	bx	lr
 8005528:	20000bb8 	.word	0x20000bb8
 800552c:	200003a8 	.word	0x200003a8
 8005530:	20000bbc 	.word	0x20000bbc
 8005534:	200007b0 	.word	0x200007b0
 8005538:	200002d8 	.word	0x200002d8

0800553c <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 800553c:	b480      	push	{r7}
 800553e:	b085      	sub	sp, #20
 8005540:	af00      	add	r7, sp, #0
 8005542:	4603      	mov	r3, r0
 8005544:	6039      	str	r1, [r7, #0]
 8005546:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800554e:	3301      	adds	r3, #1
 8005550:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005554:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	429a      	cmp	r2, r3
 8005560:	d009      	beq.n	8005576 <store_char+0x3a>
    buffer->buffer[buffer->head] = c;
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8005568:	683a      	ldr	r2, [r7, #0]
 800556a:	79f9      	ldrb	r1, [r7, #7]
 800556c:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 800556e:	68fa      	ldr	r2, [r7, #12]
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  }
}
 8005576:	bf00      	nop
 8005578:	3714      	adds	r7, #20
 800557a:	46bd      	mov	sp, r7
 800557c:	bc80      	pop	{r7}
 800557e:	4770      	bx	lr

08005580 <Uart_read>:
	if (so_far == stringlength) return 1;
	else return -1;
}

int Uart_read(void)
{
 8005580:	b480      	push	{r7}
 8005582:	b083      	sub	sp, #12
 8005584:	af00      	add	r7, sp, #0
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer->head == _rx_buffer->tail)
 8005586:	4b13      	ldr	r3, [pc, #76]	; (80055d4 <Uart_read+0x54>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 800558e:	4b11      	ldr	r3, [pc, #68]	; (80055d4 <Uart_read+0x54>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8005596:	429a      	cmp	r2, r3
 8005598:	d102      	bne.n	80055a0 <Uart_read+0x20>
  {
    return -1;
 800559a:	f04f 33ff 	mov.w	r3, #4294967295
 800559e:	e013      	b.n	80055c8 <Uart_read+0x48>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 80055a0:	4b0c      	ldr	r3, [pc, #48]	; (80055d4 <Uart_read+0x54>)
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	4b0b      	ldr	r3, [pc, #44]	; (80055d4 <Uart_read+0x54>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80055ac:	5cd3      	ldrb	r3, [r2, r3]
 80055ae:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 80055b0:	4b08      	ldr	r3, [pc, #32]	; (80055d4 <Uart_read+0x54>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80055b8:	1c5a      	adds	r2, r3, #1
 80055ba:	4b06      	ldr	r3, [pc, #24]	; (80055d4 <Uart_read+0x54>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80055c2:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    return c;
 80055c6:	79fb      	ldrb	r3, [r7, #7]
  }
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	370c      	adds	r7, #12
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bc80      	pop	{r7}
 80055d0:	4770      	bx	lr
 80055d2:	bf00      	nop
 80055d4:	20000bb8 	.word	0x20000bb8

080055d8 <IsDataAvailable>:
}

/* checks if the new data is available in the incoming buffer
 */
int IsDataAvailable(void)
{
 80055d8:	b480      	push	{r7}
 80055da:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 80055dc:	4b0a      	ldr	r3, [pc, #40]	; (8005608 <IsDataAvailable+0x30>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80055e4:	b29a      	uxth	r2, r3
 80055e6:	4b08      	ldr	r3, [pc, #32]	; (8005608 <IsDataAvailable+0x30>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	b29b      	uxth	r3, r3
 80055f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80055f8:	b29b      	uxth	r3, r3
 80055fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
}
 80055fe:	4618      	mov	r0, r3
 8005600:	46bd      	mov	sp, r7
 8005602:	bc80      	pop	{r7}
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop
 8005608:	20000bb8 	.word	0x20000bb8

0800560c <Uart_peek>:
	_rx_buffer->head = 0;
	_rx_buffer->tail = 0;
}

int Uart_peek()
{
 800560c:	b480      	push	{r7}
 800560e:	af00      	add	r7, sp, #0
  if(_rx_buffer->head == _rx_buffer->tail)
 8005610:	4b0b      	ldr	r3, [pc, #44]	; (8005640 <Uart_peek+0x34>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8005618:	4b09      	ldr	r3, [pc, #36]	; (8005640 <Uart_peek+0x34>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8005620:	429a      	cmp	r2, r3
 8005622:	d102      	bne.n	800562a <Uart_peek+0x1e>
  {
    return -1;
 8005624:	f04f 33ff 	mov.w	r3, #4294967295
 8005628:	e006      	b.n	8005638 <Uart_peek+0x2c>
  }
  else
  {
    return _rx_buffer->buffer[_rx_buffer->tail];
 800562a:	4b05      	ldr	r3, [pc, #20]	; (8005640 <Uart_peek+0x34>)
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	4b04      	ldr	r3, [pc, #16]	; (8005640 <Uart_peek+0x34>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8005636:	5cd3      	ldrb	r3, [r2, r3]
  }
}
 8005638:	4618      	mov	r0, r3
 800563a:	46bd      	mov	sp, r7
 800563c:	bc80      	pop	{r7}
 800563e:	4770      	bx	lr
 8005640:	20000bb8 	.word	0x20000bb8

08005644 <Get_after>:

/* must be used after wait_for function
 * get the entered number of characters after the entered string
 */
int Get_after (char *string, uint8_t numberofchars, char *buffertosave)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b086      	sub	sp, #24
 8005648:	af00      	add	r7, sp, #0
 800564a:	60f8      	str	r0, [r7, #12]
 800564c:	460b      	mov	r3, r1
 800564e:	607a      	str	r2, [r7, #4]
 8005650:	72fb      	strb	r3, [r7, #11]
	for (int indx=0; indx<numberofchars; indx++)
 8005652:	2300      	movs	r3, #0
 8005654:	617b      	str	r3, [r7, #20]
 8005656:	e01e      	b.n	8005696 <Get_after+0x52>
	{
		timeout_rb = TIMEOUT_DEF;
 8005658:	4b13      	ldr	r3, [pc, #76]	; (80056a8 <Get_after+0x64>)
 800565a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800565e:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable())&&timeout_rb);  // wait until some data is available
 8005660:	bf00      	nop
 8005662:	f7ff ffb9 	bl	80055d8 <IsDataAvailable>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	d103      	bne.n	8005674 <Get_after+0x30>
 800566c:	4b0e      	ldr	r3, [pc, #56]	; (80056a8 <Get_after+0x64>)
 800566e:	881b      	ldrh	r3, [r3, #0]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d1f6      	bne.n	8005662 <Get_after+0x1e>
		if (timeout_rb == 0) return 0;  // if data isn't available within time, then return 0
 8005674:	4b0c      	ldr	r3, [pc, #48]	; (80056a8 <Get_after+0x64>)
 8005676:	881b      	ldrh	r3, [r3, #0]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d101      	bne.n	8005680 <Get_after+0x3c>
 800567c:	2300      	movs	r3, #0
 800567e:	e00f      	b.n	80056a0 <Get_after+0x5c>
		buffertosave[indx] = Uart_read();  // save the data into the buffer... increments the tail
 8005680:	f7ff ff7e 	bl	8005580 <Uart_read>
 8005684:	4601      	mov	r1, r0
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	687a      	ldr	r2, [r7, #4]
 800568a:	4413      	add	r3, r2
 800568c:	b2ca      	uxtb	r2, r1
 800568e:	701a      	strb	r2, [r3, #0]
	for (int indx=0; indx<numberofchars; indx++)
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	3301      	adds	r3, #1
 8005694:	617b      	str	r3, [r7, #20]
 8005696:	7afb      	ldrb	r3, [r7, #11]
 8005698:	697a      	ldr	r2, [r7, #20]
 800569a:	429a      	cmp	r2, r3
 800569c:	dbdc      	blt.n	8005658 <Get_after+0x14>
	}
	return 1;
 800569e:	2301      	movs	r3, #1
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3718      	adds	r7, #24
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}
 80056a8:	200003a4 	.word	0x200003a4

080056ac <Wait_for>:
/* Waits for a particular string to arrive in the incoming buffer... It also increments the tail
 * returns 1, if the string is detected
 */
// added timeout feature so the function won't block the processing of the other functions
int Wait_for (char *string)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b084      	sub	sp, #16
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
	int so_far =0;
 80056b4:	2300      	movs	r3, #0
 80056b6:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f7fa fdb5 	bl	8000228 <strlen>
 80056be:	4603      	mov	r3, r0
 80056c0:	60bb      	str	r3, [r7, #8]

again:
	timeout_rb = TIMEOUT_DEF;
 80056c2:	4b3c      	ldr	r3, [pc, #240]	; (80057b4 <Wait_for+0x108>)
 80056c4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80056c8:	801a      	strh	r2, [r3, #0]
	while ((!IsDataAvailable())&&timeout_rb);  // let's wait for the data to show up
 80056ca:	bf00      	nop
 80056cc:	f7ff ff84 	bl	80055d8 <IsDataAvailable>
 80056d0:	4603      	mov	r3, r0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d103      	bne.n	80056de <Wait_for+0x32>
 80056d6:	4b37      	ldr	r3, [pc, #220]	; (80057b4 <Wait_for+0x108>)
 80056d8:	881b      	ldrh	r3, [r3, #0]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1f6      	bne.n	80056cc <Wait_for+0x20>
	if (timeout_rb == 0) return 0;
 80056de:	4b35      	ldr	r3, [pc, #212]	; (80057b4 <Wait_for+0x108>)
 80056e0:	881b      	ldrh	r3, [r3, #0]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d119      	bne.n	800571a <Wait_for+0x6e>
 80056e6:	2300      	movs	r3, #0
 80056e8:	e060      	b.n	80057ac <Wait_for+0x100>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
	{
		if (_rx_buffer->tail != _rx_buffer->head)
 80056ea:	4b33      	ldr	r3, [pc, #204]	; (80057b8 <Wait_for+0x10c>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80056f2:	4b31      	ldr	r3, [pc, #196]	; (80057b8 <Wait_for+0x10c>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d00b      	beq.n	8005716 <Wait_for+0x6a>
		{
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 80056fe:	4b2e      	ldr	r3, [pc, #184]	; (80057b8 <Wait_for+0x10c>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8005706:	1c5a      	adds	r2, r3, #1
 8005708:	4b2b      	ldr	r3, [pc, #172]	; (80057b8 <Wait_for+0x10c>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005710:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8005714:	e001      	b.n	800571a <Wait_for+0x6e>
		}

		else
		{
			return 0;
 8005716:	2300      	movs	r3, #0
 8005718:	e048      	b.n	80057ac <Wait_for+0x100>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
 800571a:	f7ff ff77 	bl	800560c <Uart_peek>
 800571e:	4601      	mov	r1, r0
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	4413      	add	r3, r2
 8005726:	781b      	ldrb	r3, [r3, #0]
 8005728:	4299      	cmp	r1, r3
 800572a:	d1de      	bne.n	80056ea <Wait_for+0x3e>
		}
	}
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 800572c:	e027      	b.n	800577e <Wait_for+0xd2>
	{
		// now we will peek for the other letters too
		so_far++;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	3301      	adds	r3, #1
 8005732:	60fb      	str	r3, [r7, #12]
		_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 8005734:	4b20      	ldr	r3, [pc, #128]	; (80057b8 <Wait_for+0x10c>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800573c:	1c5a      	adds	r2, r3, #1
 800573e:	4b1e      	ldr	r3, [pc, #120]	; (80057b8 <Wait_for+0x10c>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005746:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
		if (so_far == len) return 1;
 800574a:	68fa      	ldr	r2, [r7, #12]
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	429a      	cmp	r2, r3
 8005750:	d101      	bne.n	8005756 <Wait_for+0xaa>
 8005752:	2301      	movs	r3, #1
 8005754:	e02a      	b.n	80057ac <Wait_for+0x100>
		timeout_rb = TIMEOUT_DEF;
 8005756:	4b17      	ldr	r3, [pc, #92]	; (80057b4 <Wait_for+0x108>)
 8005758:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800575c:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable())&&timeout_rb);
 800575e:	bf00      	nop
 8005760:	f7ff ff3a 	bl	80055d8 <IsDataAvailable>
 8005764:	4603      	mov	r3, r0
 8005766:	2b00      	cmp	r3, #0
 8005768:	d103      	bne.n	8005772 <Wait_for+0xc6>
 800576a:	4b12      	ldr	r3, [pc, #72]	; (80057b4 <Wait_for+0x108>)
 800576c:	881b      	ldrh	r3, [r3, #0]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d1f6      	bne.n	8005760 <Wait_for+0xb4>
		if (timeout_rb == 0) return 0;
 8005772:	4b10      	ldr	r3, [pc, #64]	; (80057b4 <Wait_for+0x108>)
 8005774:	881b      	ldrh	r3, [r3, #0]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d101      	bne.n	800577e <Wait_for+0xd2>
 800577a:	2300      	movs	r3, #0
 800577c:	e016      	b.n	80057ac <Wait_for+0x100>
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 800577e:	f7ff ff45 	bl	800560c <Uart_peek>
 8005782:	4601      	mov	r1, r0
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	4413      	add	r3, r2
 800578a:	781b      	ldrb	r3, [r3, #0]
 800578c:	4299      	cmp	r1, r3
 800578e:	d0ce      	beq.n	800572e <Wait_for+0x82>
	}

	if (so_far != len)
 8005790:	68fa      	ldr	r2, [r7, #12]
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	429a      	cmp	r2, r3
 8005796:	d002      	beq.n	800579e <Wait_for+0xf2>
	{
		so_far = 0;
 8005798:	2300      	movs	r3, #0
 800579a:	60fb      	str	r3, [r7, #12]
		goto again;
 800579c:	e791      	b.n	80056c2 <Wait_for+0x16>
	}

	if (so_far == len) return 1;
 800579e:	68fa      	ldr	r2, [r7, #12]
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d101      	bne.n	80057aa <Wait_for+0xfe>
 80057a6:	2301      	movs	r3, #1
 80057a8:	e000      	b.n	80057ac <Wait_for+0x100>
	else return 0;
 80057aa:	2300      	movs	r3, #0
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3710      	adds	r7, #16
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	200003a4 	.word	0x200003a4
 80057b8:	20000bb8 	.word	0x20000bb8

080057bc <Uart_isr>:




void Uart_isr (UART_HandleTypeDef *huart)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b086      	sub	sp, #24
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	f003 0320 	and.w	r3, r3, #32
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d017      	beq.n	800580e <Uart_isr+0x52>
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	f003 0320 	and.w	r3, r3, #32
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d012      	beq.n	800580e <Uart_isr+0x52>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 80057f6:	4b20      	ldr	r3, [pc, #128]	; (8005878 <Uart_isr+0xbc>)
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	7bfb      	ldrb	r3, [r7, #15]
 80057fc:	4611      	mov	r1, r2
 80057fe:	4618      	mov	r0, r3
 8005800:	f7ff fe9c 	bl	800553c <store_char>

        extern UART_HandleTypeDef DebugUartHandle;
        WRITE_REG ( DebugUartHandle.Instance->DR,c);
 8005804:	4b1d      	ldr	r3, [pc, #116]	; (800587c <Uart_isr+0xc0>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	7bfa      	ldrb	r2, [r7, #15]
 800580a:	605a      	str	r2, [r3, #4]
        return;
 800580c:	e031      	b.n	8005872 <Uart_isr+0xb6>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005814:	2b00      	cmp	r3, #0
 8005816:	d02c      	beq.n	8005872 <Uart_isr+0xb6>
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800581e:	2b00      	cmp	r3, #0
 8005820:	d027      	beq.n	8005872 <Uart_isr+0xb6>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 8005822:	4b17      	ldr	r3, [pc, #92]	; (8005880 <Uart_isr+0xc4>)
 8005824:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8005828:	4b15      	ldr	r3, [pc, #84]	; (8005880 <Uart_isr+0xc4>)
 800582a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800582e:	429a      	cmp	r2, r3
 8005830:	d108      	bne.n	8005844 <Uart_isr+0x88>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	68da      	ldr	r2, [r3, #12]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005840:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 8005842:	e015      	b.n	8005870 <Uart_isr+0xb4>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 8005844:	4b0e      	ldr	r3, [pc, #56]	; (8005880 <Uart_isr+0xc4>)
 8005846:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800584a:	4a0d      	ldr	r2, [pc, #52]	; (8005880 <Uart_isr+0xc4>)
 800584c:	5cd3      	ldrb	r3, [r2, r3]
 800584e:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 8005850:	4b0b      	ldr	r3, [pc, #44]	; (8005880 <Uart_isr+0xc4>)
 8005852:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8005856:	3301      	adds	r3, #1
 8005858:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800585c:	4a08      	ldr	r2, [pc, #32]	; (8005880 <Uart_isr+0xc4>)
 800585e:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
    	      huart->Instance->SR;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	7bba      	ldrb	r2, [r7, #14]
 800586e:	605a      	str	r2, [r3, #4]
    	return;
 8005870:	bf00      	nop
    }
}
 8005872:	3718      	adds	r7, #24
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}
 8005878:	20000bb8 	.word	0x20000bb8
 800587c:	200000d0 	.word	0x200000d0
 8005880:	200007b0 	.word	0x200007b0

08005884 <RTC_Init>:
uint8_t rmon,rday,rhour,rmin,rsec,rweek;
uint8_t const table_week[12]={0,3,3,6,1,4,6,2,5,0,3,5};
uint8_t const mon_table[12]={31,28,31,30,31,30,31,31,30,31,30,31};

void RTC_Init(RTC_HandleTypeDef* hrtc)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b084      	sub	sp, #16
 8005888:	af02      	add	r7, sp, #8
 800588a:	6078      	str	r0, [r7, #4]
	hrtc->Instance = RTC;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	4a17      	ldr	r2, [pc, #92]	; (80058ec <RTC_Init+0x68>)
 8005890:	601a      	str	r2, [r3, #0]
	hrtc->Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f04f 32ff 	mov.w	r2, #4294967295
 8005898:	605a      	str	r2, [r3, #4]
	hrtc->Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	609a      	str	r2, [r3, #8]
	if (HAL_RTC_Init(hrtc) != HAL_OK)
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	f003 fb9b 	bl	8008fdc <HAL_RTC_Init>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d001      	beq.n	80058b0 <RTC_Init+0x2c>
	{
		Error_Handler();
 80058ac:	f7fe f97a 	bl	8003ba4 <Error_Handler>
	}
	//Check If first time connect to power source
	if(HAL_RTCEx_BKUPRead(hrtc,RTC_BKP_DR1)!=0x5050){//Deafult Value should be 0xffff
 80058b0:	2101      	movs	r1, #1
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f003 fcc0 	bl	8009238 <HAL_RTCEx_BKUPRead>
 80058b8:	4603      	mov	r3, r0
 80058ba:	f245 0250 	movw	r2, #20560	; 0x5050
 80058be:	4293      	cmp	r3, r2
 80058c0:	d010      	beq.n	80058e4 <RTC_Init+0x60>
		HAL_RTCEx_BKUPWrite(hrtc,RTC_BKP_DR1,0x5050);
 80058c2:	f245 0250 	movw	r2, #20560	; 0x5050
 80058c6:	2101      	movs	r1, #1
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f003 fc9b 	bl	8009204 <HAL_RTCEx_BKUPWrite>
		RTC_Set(2022,1,1,0,0,0);
 80058ce:	2300      	movs	r3, #0
 80058d0:	9301      	str	r3, [sp, #4]
 80058d2:	2300      	movs	r3, #0
 80058d4:	9300      	str	r3, [sp, #0]
 80058d6:	2300      	movs	r3, #0
 80058d8:	2201      	movs	r2, #1
 80058da:	2101      	movs	r1, #1
 80058dc:	f240 70e6 	movw	r0, #2022	; 0x7e6
 80058e0:	f000 f806 	bl	80058f0 <RTC_Set>
	}
}
 80058e4:	bf00      	nop
 80058e6:	3708      	adds	r7, #8
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}
 80058ec:	40002800 	.word	0x40002800

080058f0 <RTC_Set>:

uint8_t RTC_Set(uint16_t syear, int8_t smon, uint8_t sday,uint8_t rhour,uint8_t rmin,uint8_t rsec){
 80058f0:	b590      	push	{r4, r7, lr}
 80058f2:	b085      	sub	sp, #20
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	4604      	mov	r4, r0
 80058f8:	4608      	mov	r0, r1
 80058fa:	4611      	mov	r1, r2
 80058fc:	461a      	mov	r2, r3
 80058fe:	4623      	mov	r3, r4
 8005900:	80fb      	strh	r3, [r7, #6]
 8005902:	4603      	mov	r3, r0
 8005904:	717b      	strb	r3, [r7, #5]
 8005906:	460b      	mov	r3, r1
 8005908:	713b      	strb	r3, [r7, #4]
 800590a:	4613      	mov	r3, r2
 800590c:	70fb      	strb	r3, [r7, #3]
	/*
	 * Set Time According To Parameters (Be Done Later Using USART)
	 */
	uint16_t t;
	uint32_t seccount=0;
 800590e:	2300      	movs	r3, #0
 8005910:	60bb      	str	r3, [r7, #8]
	if(syear<2000||syear>2099)return 1;// Range: 1970-2099
 8005912:	88fb      	ldrh	r3, [r7, #6]
 8005914:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005918:	d304      	bcc.n	8005924 <RTC_Set+0x34>
 800591a:	88fb      	ldrh	r3, [r7, #6]
 800591c:	f640 0233 	movw	r2, #2099	; 0x833
 8005920:	4293      	cmp	r3, r2
 8005922:	d901      	bls.n	8005928 <RTC_Set+0x38>
 8005924:	2301      	movs	r3, #1
 8005926:	e081      	b.n	8005a2c <RTC_Set+0x13c>
	for(t=1970;t<syear;++t){
 8005928:	f240 73b2 	movw	r3, #1970	; 0x7b2
 800592c:	81fb      	strh	r3, [r7, #14]
 800592e:	e014      	b.n	800595a <RTC_Set+0x6a>
		if(Is_Leap_Year(t))seccount+=31622400;
 8005930:	89fb      	ldrh	r3, [r7, #14]
 8005932:	4618      	mov	r0, r3
 8005934:	f000 f9dc 	bl	8005cf0 <Is_Leap_Year>
 8005938:	4603      	mov	r3, r0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d006      	beq.n	800594c <RTC_Set+0x5c>
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	f103 73f1 	add.w	r3, r3, #31588352	; 0x1e20000
 8005944:	f503 4305 	add.w	r3, r3, #34048	; 0x8500
 8005948:	60bb      	str	r3, [r7, #8]
 800594a:	e003      	b.n	8005954 <RTC_Set+0x64>
		else seccount+=31536000;
 800594c:	68ba      	ldr	r2, [r7, #8]
 800594e:	4b39      	ldr	r3, [pc, #228]	; (8005a34 <RTC_Set+0x144>)
 8005950:	4413      	add	r3, r2
 8005952:	60bb      	str	r3, [r7, #8]
	for(t=1970;t<syear;++t){
 8005954:	89fb      	ldrh	r3, [r7, #14]
 8005956:	3301      	adds	r3, #1
 8005958:	81fb      	strh	r3, [r7, #14]
 800595a:	89fa      	ldrh	r2, [r7, #14]
 800595c:	88fb      	ldrh	r3, [r7, #6]
 800595e:	429a      	cmp	r2, r3
 8005960:	d3e6      	bcc.n	8005930 <RTC_Set+0x40>
	}
	smon-=1;
 8005962:	797b      	ldrb	r3, [r7, #5]
 8005964:	3b01      	subs	r3, #1
 8005966:	b2db      	uxtb	r3, r3
 8005968:	717b      	strb	r3, [r7, #5]
	for(t=0;t<smon;t++){
 800596a:	2300      	movs	r3, #0
 800596c:	81fb      	strh	r3, [r7, #14]
 800596e:	e01c      	b.n	80059aa <RTC_Set+0xba>
		seccount+=(uint32_t)mon_table[t]*86400;
 8005970:	89fb      	ldrh	r3, [r7, #14]
 8005972:	4a31      	ldr	r2, [pc, #196]	; (8005a38 <RTC_Set+0x148>)
 8005974:	5cd3      	ldrb	r3, [r2, r3]
 8005976:	461a      	mov	r2, r3
 8005978:	4b30      	ldr	r3, [pc, #192]	; (8005a3c <RTC_Set+0x14c>)
 800597a:	fb02 f303 	mul.w	r3, r2, r3
 800597e:	68ba      	ldr	r2, [r7, #8]
 8005980:	4413      	add	r3, r2
 8005982:	60bb      	str	r3, [r7, #8]
		if(Is_Leap_Year(syear)&&t==1)seccount+=86400;
 8005984:	88fb      	ldrh	r3, [r7, #6]
 8005986:	4618      	mov	r0, r3
 8005988:	f000 f9b2 	bl	8005cf0 <Is_Leap_Year>
 800598c:	4603      	mov	r3, r0
 800598e:	2b00      	cmp	r3, #0
 8005990:	d008      	beq.n	80059a4 <RTC_Set+0xb4>
 8005992:	89fb      	ldrh	r3, [r7, #14]
 8005994:	2b01      	cmp	r3, #1
 8005996:	d105      	bne.n	80059a4 <RTC_Set+0xb4>
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800599e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80059a2:	60bb      	str	r3, [r7, #8]
	for(t=0;t<smon;t++){
 80059a4:	89fb      	ldrh	r3, [r7, #14]
 80059a6:	3301      	adds	r3, #1
 80059a8:	81fb      	strh	r3, [r7, #14]
 80059aa:	89fa      	ldrh	r2, [r7, #14]
 80059ac:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80059b0:	429a      	cmp	r2, r3
 80059b2:	dbdd      	blt.n	8005970 <RTC_Set+0x80>
	}
	seccount+=(uint32_t)(sday-1)*86400;
 80059b4:	793b      	ldrb	r3, [r7, #4]
 80059b6:	3b01      	subs	r3, #1
 80059b8:	461a      	mov	r2, r3
 80059ba:	4b20      	ldr	r3, [pc, #128]	; (8005a3c <RTC_Set+0x14c>)
 80059bc:	fb02 f303 	mul.w	r3, r2, r3
 80059c0:	68ba      	ldr	r2, [r7, #8]
 80059c2:	4413      	add	r3, r2
 80059c4:	60bb      	str	r3, [r7, #8]
	seccount += (uint32_t)rhour*3600;
 80059c6:	78fb      	ldrb	r3, [r7, #3]
 80059c8:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 80059cc:	fb02 f303 	mul.w	r3, r2, r3
 80059d0:	68ba      	ldr	r2, [r7, #8]
 80059d2:	4413      	add	r3, r2
 80059d4:	60bb      	str	r3, [r7, #8]
	seccount += (uint32_t)rmin*60;
 80059d6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80059da:	4613      	mov	r3, r2
 80059dc:	011b      	lsls	r3, r3, #4
 80059de:	1a9b      	subs	r3, r3, r2
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	461a      	mov	r2, r3
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	4413      	add	r3, r2
 80059e8:	60bb      	str	r3, [r7, #8]
	seccount += rsec;
 80059ea:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80059ee:	68ba      	ldr	r2, [r7, #8]
 80059f0:	4413      	add	r3, r2
 80059f2:	60bb      	str	r3, [r7, #8]

	RTC->CRL|=1<<4;
 80059f4:	4b12      	ldr	r3, [pc, #72]	; (8005a40 <RTC_Set+0x150>)
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	4a11      	ldr	r2, [pc, #68]	; (8005a40 <RTC_Set+0x150>)
 80059fa:	f043 0310 	orr.w	r3, r3, #16
 80059fe:	6053      	str	r3, [r2, #4]
	RTC->CNTL=seccount&0xffff;
 8005a00:	4a0f      	ldr	r2, [pc, #60]	; (8005a40 <RTC_Set+0x150>)
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	b29b      	uxth	r3, r3
 8005a06:	61d3      	str	r3, [r2, #28]
	RTC->CNTH=seccount>>16;
 8005a08:	4a0d      	ldr	r2, [pc, #52]	; (8005a40 <RTC_Set+0x150>)
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	0c1b      	lsrs	r3, r3, #16
 8005a0e:	6193      	str	r3, [r2, #24]
	RTC->CRL&=~(1<<4);
 8005a10:	4b0b      	ldr	r3, [pc, #44]	; (8005a40 <RTC_Set+0x150>)
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	4a0a      	ldr	r2, [pc, #40]	; (8005a40 <RTC_Set+0x150>)
 8005a16:	f023 0310 	bic.w	r3, r3, #16
 8005a1a:	6053      	str	r3, [r2, #4]
	while(!(RTC->CRL&(1<<5)));
 8005a1c:	bf00      	nop
 8005a1e:	4b08      	ldr	r3, [pc, #32]	; (8005a40 <RTC_Set+0x150>)
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	f003 0320 	and.w	r3, r3, #32
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d0f9      	beq.n	8005a1e <RTC_Set+0x12e>

	return 0;
 8005a2a:	2300      	movs	r3, #0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3714      	adds	r7, #20
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd90      	pop	{r4, r7, pc}
 8005a34:	01e13380 	.word	0x01e13380
 8005a38:	0800d634 	.word	0x0800d634
 8005a3c:	00015180 	.word	0x00015180
 8005a40:	40002800 	.word	0x40002800

08005a44 <RTC_Get>:

uint8_t RTC_Get(void){
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b084      	sub	sp, #16
 8005a48:	af00      	add	r7, sp, #0
	/*
	 * Refresh Time variables in rtc.c
	 */
	static uint16_t daycnt=0;
	uint32_t timecount=0;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	607b      	str	r3, [r7, #4]
	uint32_t temp=0;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	60fb      	str	r3, [r7, #12]
	uint32_t temp1=0;
 8005a52:	2300      	movs	r3, #0
 8005a54:	60bb      	str	r3, [r7, #8]

	timecount=RTC->CNTH;
 8005a56:	4b65      	ldr	r3, [pc, #404]	; (8005bec <RTC_Get+0x1a8>)
 8005a58:	699b      	ldr	r3, [r3, #24]
 8005a5a:	607b      	str	r3, [r7, #4]
	timecount<<=16;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	041b      	lsls	r3, r3, #16
 8005a60:	607b      	str	r3, [r7, #4]
	timecount+=RTC->CNTL;
 8005a62:	4b62      	ldr	r3, [pc, #392]	; (8005bec <RTC_Get+0x1a8>)
 8005a64:	69db      	ldr	r3, [r3, #28]
 8005a66:	687a      	ldr	r2, [r7, #4]
 8005a68:	4413      	add	r3, r2
 8005a6a:	607b      	str	r3, [r7, #4]

	temp=timecount/86400;//Day
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4a60      	ldr	r2, [pc, #384]	; (8005bf0 <RTC_Get+0x1ac>)
 8005a70:	fba2 2303 	umull	r2, r3, r2, r3
 8005a74:	0c1b      	lsrs	r3, r3, #16
 8005a76:	60fb      	str	r3, [r7, #12]
	if(daycnt!=temp){//New Day
 8005a78:	4b5e      	ldr	r3, [pc, #376]	; (8005bf4 <RTC_Get+0x1b0>)
 8005a7a:	881b      	ldrh	r3, [r3, #0]
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d066      	beq.n	8005b52 <RTC_Get+0x10e>
		daycnt=temp;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	b29a      	uxth	r2, r3
 8005a88:	4b5a      	ldr	r3, [pc, #360]	; (8005bf4 <RTC_Get+0x1b0>)
 8005a8a:	801a      	strh	r2, [r3, #0]
		temp1=1970;
 8005a8c:	f240 73b2 	movw	r3, #1970	; 0x7b2
 8005a90:	60bb      	str	r3, [r7, #8]
		while(temp>=365){
 8005a92:	e01b      	b.n	8005acc <RTC_Get+0x88>
			if(Is_Leap_Year(temp1)){
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f000 f929 	bl	8005cf0 <Is_Leap_Year>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d00c      	beq.n	8005abe <RTC_Get+0x7a>
				if(temp>=366)temp-=366;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f5b3 7fb7 	cmp.w	r3, #366	; 0x16e
 8005aaa:	d304      	bcc.n	8005ab6 <RTC_Get+0x72>
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f5a3 73b7 	sub.w	r3, r3, #366	; 0x16e
 8005ab2:	60fb      	str	r3, [r7, #12]
 8005ab4:	e007      	b.n	8005ac6 <RTC_Get+0x82>
				else{temp1++; break;}
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	3301      	adds	r3, #1
 8005aba:	60bb      	str	r3, [r7, #8]
 8005abc:	e00a      	b.n	8005ad4 <RTC_Get+0x90>
			}
			else temp-=365;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f2a3 136d 	subw	r3, r3, #365	; 0x16d
 8005ac4:	60fb      	str	r3, [r7, #12]
			temp1++;
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	3301      	adds	r3, #1
 8005aca:	60bb      	str	r3, [r7, #8]
		while(temp>=365){
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f5b3 7fb6 	cmp.w	r3, #364	; 0x16c
 8005ad2:	d8df      	bhi.n	8005a94 <RTC_Get+0x50>
		}
		ryear=temp1;//Year
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	b29a      	uxth	r2, r3
 8005ad8:	4b47      	ldr	r3, [pc, #284]	; (8005bf8 <RTC_Get+0x1b4>)
 8005ada:	801a      	strh	r2, [r3, #0]
		temp1=0;
 8005adc:	2300      	movs	r3, #0
 8005ade:	60bb      	str	r3, [r7, #8]
		while(temp>=28){
 8005ae0:	e024      	b.n	8005b2c <RTC_Get+0xe8>
			if(Is_Leap_Year(ryear)&&temp1==1){
 8005ae2:	4b45      	ldr	r3, [pc, #276]	; (8005bf8 <RTC_Get+0x1b4>)
 8005ae4:	881b      	ldrh	r3, [r3, #0]
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f000 f902 	bl	8005cf0 <Is_Leap_Year>
 8005aec:	4603      	mov	r3, r0
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d009      	beq.n	8005b06 <RTC_Get+0xc2>
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d106      	bne.n	8005b06 <RTC_Get+0xc2>
				if(temp>=29)temp-=29;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2b1c      	cmp	r3, #28
 8005afc:	d91a      	bls.n	8005b34 <RTC_Get+0xf0>
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	3b1d      	subs	r3, #29
 8005b02:	60fb      	str	r3, [r7, #12]
 8005b04:	e00f      	b.n	8005b26 <RTC_Get+0xe2>
				else break;
			}else{
			if(temp>=mon_table[temp1])temp-=mon_table[temp1];
 8005b06:	4a3d      	ldr	r2, [pc, #244]	; (8005bfc <RTC_Get+0x1b8>)
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	4413      	add	r3, r2
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	461a      	mov	r2, r3
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d310      	bcc.n	8005b38 <RTC_Get+0xf4>
 8005b16:	4a39      	ldr	r2, [pc, #228]	; (8005bfc <RTC_Get+0x1b8>)
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	4413      	add	r3, r2
 8005b1c:	781b      	ldrb	r3, [r3, #0]
 8005b1e:	461a      	mov	r2, r3
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	1a9b      	subs	r3, r3, r2
 8005b24:	60fb      	str	r3, [r7, #12]
			else break;
			}
			temp1++;
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	3301      	adds	r3, #1
 8005b2a:	60bb      	str	r3, [r7, #8]
		while(temp>=28){
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2b1b      	cmp	r3, #27
 8005b30:	d8d7      	bhi.n	8005ae2 <RTC_Get+0x9e>
 8005b32:	e002      	b.n	8005b3a <RTC_Get+0xf6>
				else break;
 8005b34:	bf00      	nop
 8005b36:	e000      	b.n	8005b3a <RTC_Get+0xf6>
			else break;
 8005b38:	bf00      	nop
		}
		rmon=temp1+1;
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	3301      	adds	r3, #1
 8005b40:	b2da      	uxtb	r2, r3
 8005b42:	4b2f      	ldr	r3, [pc, #188]	; (8005c00 <RTC_Get+0x1bc>)
 8005b44:	701a      	strb	r2, [r3, #0]
		rday=temp+1;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	b2da      	uxtb	r2, r3
 8005b4e:	4b2d      	ldr	r3, [pc, #180]	; (8005c04 <RTC_Get+0x1c0>)
 8005b50:	701a      	strb	r2, [r3, #0]
	}
	temp=timecount%86400;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	4a26      	ldr	r2, [pc, #152]	; (8005bf0 <RTC_Get+0x1ac>)
 8005b56:	fba2 1203 	umull	r1, r2, r2, r3
 8005b5a:	0c12      	lsrs	r2, r2, #16
 8005b5c:	492a      	ldr	r1, [pc, #168]	; (8005c08 <RTC_Get+0x1c4>)
 8005b5e:	fb01 f202 	mul.w	r2, r1, r2
 8005b62:	1a9b      	subs	r3, r3, r2
 8005b64:	60fb      	str	r3, [r7, #12]
	rhour=temp/3600;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	4a28      	ldr	r2, [pc, #160]	; (8005c0c <RTC_Get+0x1c8>)
 8005b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b6e:	0adb      	lsrs	r3, r3, #11
 8005b70:	b2da      	uxtb	r2, r3
 8005b72:	4b27      	ldr	r3, [pc, #156]	; (8005c10 <RTC_Get+0x1cc>)
 8005b74:	701a      	strb	r2, [r3, #0]
	rmin=(temp%3600)/60;
 8005b76:	68fa      	ldr	r2, [r7, #12]
 8005b78:	4b24      	ldr	r3, [pc, #144]	; (8005c0c <RTC_Get+0x1c8>)
 8005b7a:	fba3 1302 	umull	r1, r3, r3, r2
 8005b7e:	0adb      	lsrs	r3, r3, #11
 8005b80:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8005b84:	fb01 f303 	mul.w	r3, r1, r3
 8005b88:	1ad3      	subs	r3, r2, r3
 8005b8a:	4a22      	ldr	r2, [pc, #136]	; (8005c14 <RTC_Get+0x1d0>)
 8005b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b90:	095b      	lsrs	r3, r3, #5
 8005b92:	b2da      	uxtb	r2, r3
 8005b94:	4b20      	ldr	r3, [pc, #128]	; (8005c18 <RTC_Get+0x1d4>)
 8005b96:	701a      	strb	r2, [r3, #0]
	rsec=(temp%3600)%60;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	4a1c      	ldr	r2, [pc, #112]	; (8005c0c <RTC_Get+0x1c8>)
 8005b9c:	fba2 1203 	umull	r1, r2, r2, r3
 8005ba0:	0ad2      	lsrs	r2, r2, #11
 8005ba2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8005ba6:	fb01 f202 	mul.w	r2, r1, r2
 8005baa:	1a9a      	subs	r2, r3, r2
 8005bac:	4b19      	ldr	r3, [pc, #100]	; (8005c14 <RTC_Get+0x1d0>)
 8005bae:	fba3 1302 	umull	r1, r3, r3, r2
 8005bb2:	0959      	lsrs	r1, r3, #5
 8005bb4:	460b      	mov	r3, r1
 8005bb6:	011b      	lsls	r3, r3, #4
 8005bb8:	1a5b      	subs	r3, r3, r1
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	1ad1      	subs	r1, r2, r3
 8005bbe:	b2ca      	uxtb	r2, r1
 8005bc0:	4b16      	ldr	r3, [pc, #88]	; (8005c1c <RTC_Get+0x1d8>)
 8005bc2:	701a      	strb	r2, [r3, #0]
	rweek=RTC_Get_Week(ryear,rmon,rday);
 8005bc4:	4b0c      	ldr	r3, [pc, #48]	; (8005bf8 <RTC_Get+0x1b4>)
 8005bc6:	881b      	ldrh	r3, [r3, #0]
 8005bc8:	4a0d      	ldr	r2, [pc, #52]	; (8005c00 <RTC_Get+0x1bc>)
 8005bca:	7812      	ldrb	r2, [r2, #0]
 8005bcc:	b291      	uxth	r1, r2
 8005bce:	4a0d      	ldr	r2, [pc, #52]	; (8005c04 <RTC_Get+0x1c0>)
 8005bd0:	7812      	ldrb	r2, [r2, #0]
 8005bd2:	b292      	uxth	r2, r2
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	f000 f825 	bl	8005c24 <RTC_Get_Week>
 8005bda:	4603      	mov	r3, r0
 8005bdc:	461a      	mov	r2, r3
 8005bde:	4b10      	ldr	r3, [pc, #64]	; (8005c20 <RTC_Get+0x1dc>)
 8005be0:	701a      	strb	r2, [r3, #0]
	return 0;
 8005be2:	2300      	movs	r3, #0
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3710      	adds	r7, #16
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}
 8005bec:	40002800 	.word	0x40002800
 8005bf0:	c22e4507 	.word	0xc22e4507
 8005bf4:	20000bc8 	.word	0x20000bc8
 8005bf8:	20000bc0 	.word	0x20000bc0
 8005bfc:	0800d634 	.word	0x0800d634
 8005c00:	20000bc2 	.word	0x20000bc2
 8005c04:	20000bc3 	.word	0x20000bc3
 8005c08:	00015180 	.word	0x00015180
 8005c0c:	91a2b3c5 	.word	0x91a2b3c5
 8005c10:	20000bc4 	.word	0x20000bc4
 8005c14:	88888889 	.word	0x88888889
 8005c18:	20000bc5 	.word	0x20000bc5
 8005c1c:	20000bc6 	.word	0x20000bc6
 8005c20:	20000bc7 	.word	0x20000bc7

08005c24 <RTC_Get_Week>:

uint8_t RTC_Get_Week(uint16_t year, uint16_t month, uint16_t day){
 8005c24:	b480      	push	{r7}
 8005c26:	b085      	sub	sp, #20
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	80fb      	strh	r3, [r7, #6]
 8005c2e:	460b      	mov	r3, r1
 8005c30:	80bb      	strh	r3, [r7, #4]
 8005c32:	4613      	mov	r3, r2
 8005c34:	807b      	strh	r3, [r7, #2]
	uint16_t temp2;
	uint8_t yearH,yearL;
	yearH=year/100;
 8005c36:	88fb      	ldrh	r3, [r7, #6]
 8005c38:	4a2a      	ldr	r2, [pc, #168]	; (8005ce4 <RTC_Get_Week+0xc0>)
 8005c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c3e:	095b      	lsrs	r3, r3, #5
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	733b      	strb	r3, [r7, #12]
	yearL=year%100;
 8005c44:	88fb      	ldrh	r3, [r7, #6]
 8005c46:	4a27      	ldr	r2, [pc, #156]	; (8005ce4 <RTC_Get_Week+0xc0>)
 8005c48:	fba2 1203 	umull	r1, r2, r2, r3
 8005c4c:	0952      	lsrs	r2, r2, #5
 8005c4e:	2164      	movs	r1, #100	; 0x64
 8005c50:	fb01 f202 	mul.w	r2, r1, r2
 8005c54:	1a9b      	subs	r3, r3, r2
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	737b      	strb	r3, [r7, #13]
	if (yearH>19)yearL+=100;
 8005c5a:	7b3b      	ldrb	r3, [r7, #12]
 8005c5c:	2b13      	cmp	r3, #19
 8005c5e:	d902      	bls.n	8005c66 <RTC_Get_Week+0x42>
 8005c60:	7b7b      	ldrb	r3, [r7, #13]
 8005c62:	3364      	adds	r3, #100	; 0x64
 8005c64:	737b      	strb	r3, [r7, #13]
	temp2=yearL+yearL/4;
 8005c66:	7b7b      	ldrb	r3, [r7, #13]
 8005c68:	b29a      	uxth	r2, r3
 8005c6a:	7b7b      	ldrb	r3, [r7, #13]
 8005c6c:	089b      	lsrs	r3, r3, #2
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	b29b      	uxth	r3, r3
 8005c72:	4413      	add	r3, r2
 8005c74:	81fb      	strh	r3, [r7, #14]
	temp2=temp2%7;
 8005c76:	89fa      	ldrh	r2, [r7, #14]
 8005c78:	4b1b      	ldr	r3, [pc, #108]	; (8005ce8 <RTC_Get_Week+0xc4>)
 8005c7a:	fba3 1302 	umull	r1, r3, r3, r2
 8005c7e:	1ad1      	subs	r1, r2, r3
 8005c80:	0849      	lsrs	r1, r1, #1
 8005c82:	440b      	add	r3, r1
 8005c84:	0899      	lsrs	r1, r3, #2
 8005c86:	460b      	mov	r3, r1
 8005c88:	00db      	lsls	r3, r3, #3
 8005c8a:	1a5b      	subs	r3, r3, r1
 8005c8c:	1ad3      	subs	r3, r2, r3
 8005c8e:	81fb      	strh	r3, [r7, #14]
	temp2=temp2+day+table_week[month-1];
 8005c90:	89fa      	ldrh	r2, [r7, #14]
 8005c92:	887b      	ldrh	r3, [r7, #2]
 8005c94:	4413      	add	r3, r2
 8005c96:	b29a      	uxth	r2, r3
 8005c98:	88bb      	ldrh	r3, [r7, #4]
 8005c9a:	3b01      	subs	r3, #1
 8005c9c:	4913      	ldr	r1, [pc, #76]	; (8005cec <RTC_Get_Week+0xc8>)
 8005c9e:	5ccb      	ldrb	r3, [r1, r3]
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	4413      	add	r3, r2
 8005ca4:	81fb      	strh	r3, [r7, #14]
	if (yearL%4==0&&month<3)temp2--;
 8005ca6:	7b7b      	ldrb	r3, [r7, #13]
 8005ca8:	f003 0303 	and.w	r3, r3, #3
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d105      	bne.n	8005cbe <RTC_Get_Week+0x9a>
 8005cb2:	88bb      	ldrh	r3, [r7, #4]
 8005cb4:	2b02      	cmp	r3, #2
 8005cb6:	d802      	bhi.n	8005cbe <RTC_Get_Week+0x9a>
 8005cb8:	89fb      	ldrh	r3, [r7, #14]
 8005cba:	3b01      	subs	r3, #1
 8005cbc:	81fb      	strh	r3, [r7, #14]
	return(temp2%7);
 8005cbe:	89fa      	ldrh	r2, [r7, #14]
 8005cc0:	4b09      	ldr	r3, [pc, #36]	; (8005ce8 <RTC_Get_Week+0xc4>)
 8005cc2:	fba3 1302 	umull	r1, r3, r3, r2
 8005cc6:	1ad1      	subs	r1, r2, r3
 8005cc8:	0849      	lsrs	r1, r1, #1
 8005cca:	440b      	add	r3, r1
 8005ccc:	0899      	lsrs	r1, r3, #2
 8005cce:	460b      	mov	r3, r1
 8005cd0:	00db      	lsls	r3, r3, #3
 8005cd2:	1a5b      	subs	r3, r3, r1
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	b2db      	uxtb	r3, r3
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3714      	adds	r7, #20
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bc80      	pop	{r7}
 8005ce2:	4770      	bx	lr
 8005ce4:	51eb851f 	.word	0x51eb851f
 8005ce8:	24924925 	.word	0x24924925
 8005cec:	0800d628 	.word	0x0800d628

08005cf0 <Is_Leap_Year>:

uint8_t Is_Leap_Year(uint16_t year){
 8005cf0:	b480      	push	{r7}
 8005cf2:	b083      	sub	sp, #12
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	80fb      	strh	r3, [r7, #6]
	if(year%4==0){
 8005cfa:	88fb      	ldrh	r3, [r7, #6]
 8005cfc:	f003 0303 	and.w	r3, r3, #3
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d11e      	bne.n	8005d44 <Is_Leap_Year+0x54>
		if(year%100==0){
 8005d06:	88fb      	ldrh	r3, [r7, #6]
 8005d08:	4a11      	ldr	r2, [pc, #68]	; (8005d50 <Is_Leap_Year+0x60>)
 8005d0a:	fba2 1203 	umull	r1, r2, r2, r3
 8005d0e:	0952      	lsrs	r2, r2, #5
 8005d10:	2164      	movs	r1, #100	; 0x64
 8005d12:	fb01 f202 	mul.w	r2, r1, r2
 8005d16:	1a9b      	subs	r3, r3, r2
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d110      	bne.n	8005d40 <Is_Leap_Year+0x50>
			if(year%400==0)return 1;
 8005d1e:	88fb      	ldrh	r3, [r7, #6]
 8005d20:	4a0b      	ldr	r2, [pc, #44]	; (8005d50 <Is_Leap_Year+0x60>)
 8005d22:	fba2 1203 	umull	r1, r2, r2, r3
 8005d26:	09d2      	lsrs	r2, r2, #7
 8005d28:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8005d2c:	fb01 f202 	mul.w	r2, r1, r2
 8005d30:	1a9b      	subs	r3, r3, r2
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d101      	bne.n	8005d3c <Is_Leap_Year+0x4c>
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e004      	b.n	8005d46 <Is_Leap_Year+0x56>
			else return 0;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	e002      	b.n	8005d46 <Is_Leap_Year+0x56>
		}else return 1;
 8005d40:	2301      	movs	r3, #1
 8005d42:	e000      	b.n	8005d46 <Is_Leap_Year+0x56>
	}else return 0;
 8005d44:	2300      	movs	r3, #0
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	370c      	adds	r7, #12
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bc80      	pop	{r7}
 8005d4e:	4770      	bx	lr
 8005d50:	51eb851f 	.word	0x51eb851f

08005d54 <RTC_raw>:

uint32_t RTC_raw(){
 8005d54:	b480      	push	{r7}
 8005d56:	b083      	sub	sp, #12
 8005d58:	af00      	add	r7, sp, #0
	uint32_t time;
	time=RTC->CNTH;
 8005d5a:	4b08      	ldr	r3, [pc, #32]	; (8005d7c <RTC_raw+0x28>)
 8005d5c:	699b      	ldr	r3, [r3, #24]
 8005d5e:	607b      	str	r3, [r7, #4]
	time<<=16;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	041b      	lsls	r3, r3, #16
 8005d64:	607b      	str	r3, [r7, #4]
	time+=RTC->CNTL;
 8005d66:	4b05      	ldr	r3, [pc, #20]	; (8005d7c <RTC_raw+0x28>)
 8005d68:	69db      	ldr	r3, [r3, #28]
 8005d6a:	687a      	ldr	r2, [r7, #4]
 8005d6c:	4413      	add	r3, r2
 8005d6e:	607b      	str	r3, [r7, #4]

	return time;
 8005d70:	687b      	ldr	r3, [r7, #4]
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	370c      	adds	r7, #12
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bc80      	pop	{r7}
 8005d7a:	4770      	bx	lr
 8005d7c:	40002800 	.word	0x40002800

08005d80 <get_TimeStamp>:


void get_TimeStamp(TimeStamp* t){
 8005d80:	b480      	push	{r7}
 8005d82:	b083      	sub	sp, #12
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
	/*
	 * Store Updated Values By a TimeStamp Pointer
	 */
	t->ryear = ryear;
 8005d88:	4b10      	ldr	r3, [pc, #64]	; (8005dcc <get_TimeStamp+0x4c>)
 8005d8a:	881a      	ldrh	r2, [r3, #0]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	801a      	strh	r2, [r3, #0]
	t->rmon = rmon;
 8005d90:	4b0f      	ldr	r3, [pc, #60]	; (8005dd0 <get_TimeStamp+0x50>)
 8005d92:	781a      	ldrb	r2, [r3, #0]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	709a      	strb	r2, [r3, #2]
	t->rday = rday;
 8005d98:	4b0e      	ldr	r3, [pc, #56]	; (8005dd4 <get_TimeStamp+0x54>)
 8005d9a:	781a      	ldrb	r2, [r3, #0]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	70da      	strb	r2, [r3, #3]
	t->rhour = rhour;
 8005da0:	4b0d      	ldr	r3, [pc, #52]	; (8005dd8 <get_TimeStamp+0x58>)
 8005da2:	781a      	ldrb	r2, [r3, #0]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	711a      	strb	r2, [r3, #4]
	t->rmin = rmin;
 8005da8:	4b0c      	ldr	r3, [pc, #48]	; (8005ddc <get_TimeStamp+0x5c>)
 8005daa:	781a      	ldrb	r2, [r3, #0]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	715a      	strb	r2, [r3, #5]
	t->rsec = rsec;
 8005db0:	4b0b      	ldr	r3, [pc, #44]	; (8005de0 <get_TimeStamp+0x60>)
 8005db2:	781a      	ldrb	r2, [r3, #0]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	719a      	strb	r2, [r3, #6]
	t->rweek = rweek;
 8005db8:	4b0a      	ldr	r3, [pc, #40]	; (8005de4 <get_TimeStamp+0x64>)
 8005dba:	781a      	ldrb	r2, [r3, #0]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	71da      	strb	r2, [r3, #7]
}
 8005dc0:	bf00      	nop
 8005dc2:	370c      	adds	r7, #12
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bc80      	pop	{r7}
 8005dc8:	4770      	bx	lr
 8005dca:	bf00      	nop
 8005dcc:	20000bc0 	.word	0x20000bc0
 8005dd0:	20000bc2 	.word	0x20000bc2
 8005dd4:	20000bc3 	.word	0x20000bc3
 8005dd8:	20000bc4 	.word	0x20000bc4
 8005ddc:	20000bc5 	.word	0x20000bc5
 8005de0:	20000bc6 	.word	0x20000bc6
 8005de4:	20000bc7 	.word	0x20000bc7

08005de8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b085      	sub	sp, #20
 8005dec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005dee:	4b15      	ldr	r3, [pc, #84]	; (8005e44 <HAL_MspInit+0x5c>)
 8005df0:	699b      	ldr	r3, [r3, #24]
 8005df2:	4a14      	ldr	r2, [pc, #80]	; (8005e44 <HAL_MspInit+0x5c>)
 8005df4:	f043 0301 	orr.w	r3, r3, #1
 8005df8:	6193      	str	r3, [r2, #24]
 8005dfa:	4b12      	ldr	r3, [pc, #72]	; (8005e44 <HAL_MspInit+0x5c>)
 8005dfc:	699b      	ldr	r3, [r3, #24]
 8005dfe:	f003 0301 	and.w	r3, r3, #1
 8005e02:	60bb      	str	r3, [r7, #8]
 8005e04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005e06:	4b0f      	ldr	r3, [pc, #60]	; (8005e44 <HAL_MspInit+0x5c>)
 8005e08:	69db      	ldr	r3, [r3, #28]
 8005e0a:	4a0e      	ldr	r2, [pc, #56]	; (8005e44 <HAL_MspInit+0x5c>)
 8005e0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e10:	61d3      	str	r3, [r2, #28]
 8005e12:	4b0c      	ldr	r3, [pc, #48]	; (8005e44 <HAL_MspInit+0x5c>)
 8005e14:	69db      	ldr	r3, [r3, #28]
 8005e16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e1a:	607b      	str	r3, [r7, #4]
 8005e1c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8005e1e:	4b0a      	ldr	r3, [pc, #40]	; (8005e48 <HAL_MspInit+0x60>)
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	60fb      	str	r3, [r7, #12]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8005e2a:	60fb      	str	r3, [r7, #12]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005e32:	60fb      	str	r3, [r7, #12]
 8005e34:	4a04      	ldr	r2, [pc, #16]	; (8005e48 <HAL_MspInit+0x60>)
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005e3a:	bf00      	nop
 8005e3c:	3714      	adds	r7, #20
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bc80      	pop	{r7}
 8005e42:	4770      	bx	lr
 8005e44:	40021000 	.word	0x40021000
 8005e48:	40010000 	.word	0x40010000

08005e4c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b088      	sub	sp, #32
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e54:	f107 0310 	add.w	r3, r7, #16
 8005e58:	2200      	movs	r2, #0
 8005e5a:	601a      	str	r2, [r3, #0]
 8005e5c:	605a      	str	r2, [r3, #4]
 8005e5e:	609a      	str	r2, [r3, #8]
 8005e60:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a14      	ldr	r2, [pc, #80]	; (8005eb8 <HAL_ADC_MspInit+0x6c>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d121      	bne.n	8005eb0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005e6c:	4b13      	ldr	r3, [pc, #76]	; (8005ebc <HAL_ADC_MspInit+0x70>)
 8005e6e:	699b      	ldr	r3, [r3, #24]
 8005e70:	4a12      	ldr	r2, [pc, #72]	; (8005ebc <HAL_ADC_MspInit+0x70>)
 8005e72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005e76:	6193      	str	r3, [r2, #24]
 8005e78:	4b10      	ldr	r3, [pc, #64]	; (8005ebc <HAL_ADC_MspInit+0x70>)
 8005e7a:	699b      	ldr	r3, [r3, #24]
 8005e7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e80:	60fb      	str	r3, [r7, #12]
 8005e82:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005e84:	4b0d      	ldr	r3, [pc, #52]	; (8005ebc <HAL_ADC_MspInit+0x70>)
 8005e86:	699b      	ldr	r3, [r3, #24]
 8005e88:	4a0c      	ldr	r2, [pc, #48]	; (8005ebc <HAL_ADC_MspInit+0x70>)
 8005e8a:	f043 0310 	orr.w	r3, r3, #16
 8005e8e:	6193      	str	r3, [r2, #24]
 8005e90:	4b0a      	ldr	r3, [pc, #40]	; (8005ebc <HAL_ADC_MspInit+0x70>)
 8005e92:	699b      	ldr	r3, [r3, #24]
 8005e94:	f003 0310 	and.w	r3, r3, #16
 8005e98:	60bb      	str	r3, [r7, #8]
 8005e9a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005e9c:	2304      	movs	r3, #4
 8005e9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005ea0:	2303      	movs	r3, #3
 8005ea2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ea4:	f107 0310 	add.w	r3, r7, #16
 8005ea8:	4619      	mov	r1, r3
 8005eaa:	4805      	ldr	r0, [pc, #20]	; (8005ec0 <HAL_ADC_MspInit+0x74>)
 8005eac:	f002 f8e4 	bl	8008078 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8005eb0:	bf00      	nop
 8005eb2:	3720      	adds	r7, #32
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}
 8005eb8:	40012400 	.word	0x40012400
 8005ebc:	40021000 	.word	0x40021000
 8005ec0:	40011000 	.word	0x40011000

08005ec4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b084      	sub	sp, #16
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a0b      	ldr	r2, [pc, #44]	; (8005f00 <HAL_RTC_MspInit+0x3c>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d110      	bne.n	8005ef8 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8005ed6:	f002 fab9 	bl	800844c <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8005eda:	4b0a      	ldr	r3, [pc, #40]	; (8005f04 <HAL_RTC_MspInit+0x40>)
 8005edc:	69db      	ldr	r3, [r3, #28]
 8005ede:	4a09      	ldr	r2, [pc, #36]	; (8005f04 <HAL_RTC_MspInit+0x40>)
 8005ee0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005ee4:	61d3      	str	r3, [r2, #28]
 8005ee6:	4b07      	ldr	r3, [pc, #28]	; (8005f04 <HAL_RTC_MspInit+0x40>)
 8005ee8:	69db      	ldr	r3, [r3, #28]
 8005eea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005eee:	60fb      	str	r3, [r7, #12]
 8005ef0:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8005ef2:	4b05      	ldr	r3, [pc, #20]	; (8005f08 <HAL_RTC_MspInit+0x44>)
 8005ef4:	2201      	movs	r2, #1
 8005ef6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8005ef8:	bf00      	nop
 8005efa:	3710      	adds	r7, #16
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}
 8005f00:	40002800 	.word	0x40002800
 8005f04:	40021000 	.word	0x40021000
 8005f08:	4242043c 	.word	0x4242043c

08005f0c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b086      	sub	sp, #24
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a2c      	ldr	r2, [pc, #176]	; (8005fcc <HAL_TIM_Base_MspInit+0xc0>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d10c      	bne.n	8005f38 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005f1e:	4b2c      	ldr	r3, [pc, #176]	; (8005fd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005f20:	699b      	ldr	r3, [r3, #24]
 8005f22:	4a2b      	ldr	r2, [pc, #172]	; (8005fd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005f24:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005f28:	6193      	str	r3, [r2, #24]
 8005f2a:	4b29      	ldr	r3, [pc, #164]	; (8005fd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005f2c:	699b      	ldr	r3, [r3, #24]
 8005f2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f32:	617b      	str	r3, [r7, #20]
 8005f34:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8005f36:	e044      	b.n	8005fc2 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM2)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f40:	d10c      	bne.n	8005f5c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005f42:	4b23      	ldr	r3, [pc, #140]	; (8005fd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005f44:	69db      	ldr	r3, [r3, #28]
 8005f46:	4a22      	ldr	r2, [pc, #136]	; (8005fd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005f48:	f043 0301 	orr.w	r3, r3, #1
 8005f4c:	61d3      	str	r3, [r2, #28]
 8005f4e:	4b20      	ldr	r3, [pc, #128]	; (8005fd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005f50:	69db      	ldr	r3, [r3, #28]
 8005f52:	f003 0301 	and.w	r3, r3, #1
 8005f56:	613b      	str	r3, [r7, #16]
 8005f58:	693b      	ldr	r3, [r7, #16]
}
 8005f5a:	e032      	b.n	8005fc2 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM3)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a1c      	ldr	r2, [pc, #112]	; (8005fd4 <HAL_TIM_Base_MspInit+0xc8>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d114      	bne.n	8005f90 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005f66:	4b1a      	ldr	r3, [pc, #104]	; (8005fd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005f68:	69db      	ldr	r3, [r3, #28]
 8005f6a:	4a19      	ldr	r2, [pc, #100]	; (8005fd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005f6c:	f043 0302 	orr.w	r3, r3, #2
 8005f70:	61d3      	str	r3, [r2, #28]
 8005f72:	4b17      	ldr	r3, [pc, #92]	; (8005fd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005f74:	69db      	ldr	r3, [r3, #28]
 8005f76:	f003 0302 	and.w	r3, r3, #2
 8005f7a:	60fb      	str	r3, [r7, #12]
 8005f7c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005f7e:	2200      	movs	r2, #0
 8005f80:	2100      	movs	r1, #0
 8005f82:	201d      	movs	r0, #29
 8005f84:	f001 ff39 	bl	8007dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005f88:	201d      	movs	r0, #29
 8005f8a:	f001 ff52 	bl	8007e32 <HAL_NVIC_EnableIRQ>
}
 8005f8e:	e018      	b.n	8005fc2 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM5)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a10      	ldr	r2, [pc, #64]	; (8005fd8 <HAL_TIM_Base_MspInit+0xcc>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d113      	bne.n	8005fc2 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005f9a:	4b0d      	ldr	r3, [pc, #52]	; (8005fd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005f9c:	69db      	ldr	r3, [r3, #28]
 8005f9e:	4a0c      	ldr	r2, [pc, #48]	; (8005fd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005fa0:	f043 0308 	orr.w	r3, r3, #8
 8005fa4:	61d3      	str	r3, [r2, #28]
 8005fa6:	4b0a      	ldr	r3, [pc, #40]	; (8005fd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005fa8:	69db      	ldr	r3, [r3, #28]
 8005faa:	f003 0308 	and.w	r3, r3, #8
 8005fae:	60bb      	str	r3, [r7, #8]
 8005fb0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	2100      	movs	r1, #0
 8005fb6:	2032      	movs	r0, #50	; 0x32
 8005fb8:	f001 ff1f 	bl	8007dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8005fbc:	2032      	movs	r0, #50	; 0x32
 8005fbe:	f001 ff38 	bl	8007e32 <HAL_NVIC_EnableIRQ>
}
 8005fc2:	bf00      	nop
 8005fc4:	3718      	adds	r7, #24
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}
 8005fca:	bf00      	nop
 8005fcc:	40012c00 	.word	0x40012c00
 8005fd0:	40021000 	.word	0x40021000
 8005fd4:	40000400 	.word	0x40000400
 8005fd8:	40000c00 	.word	0x40000c00

08005fdc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b088      	sub	sp, #32
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fe4:	f107 0310 	add.w	r3, r7, #16
 8005fe8:	2200      	movs	r2, #0
 8005fea:	601a      	str	r2, [r3, #0]
 8005fec:	605a      	str	r2, [r3, #4]
 8005fee:	609a      	str	r2, [r3, #8]
 8005ff0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a10      	ldr	r2, [pc, #64]	; (8006038 <HAL_TIM_MspPostInit+0x5c>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d118      	bne.n	800602e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ffc:	4b0f      	ldr	r3, [pc, #60]	; (800603c <HAL_TIM_MspPostInit+0x60>)
 8005ffe:	699b      	ldr	r3, [r3, #24]
 8006000:	4a0e      	ldr	r2, [pc, #56]	; (800603c <HAL_TIM_MspPostInit+0x60>)
 8006002:	f043 0304 	orr.w	r3, r3, #4
 8006006:	6193      	str	r3, [r2, #24]
 8006008:	4b0c      	ldr	r3, [pc, #48]	; (800603c <HAL_TIM_MspPostInit+0x60>)
 800600a:	699b      	ldr	r3, [r3, #24]
 800600c:	f003 0304 	and.w	r3, r3, #4
 8006010:	60fb      	str	r3, [r7, #12]
 8006012:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006014:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006018:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800601a:	2302      	movs	r3, #2
 800601c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800601e:	2302      	movs	r3, #2
 8006020:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006022:	f107 0310 	add.w	r3, r7, #16
 8006026:	4619      	mov	r1, r3
 8006028:	4805      	ldr	r0, [pc, #20]	; (8006040 <HAL_TIM_MspPostInit+0x64>)
 800602a:	f002 f825 	bl	8008078 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800602e:	bf00      	nop
 8006030:	3720      	adds	r7, #32
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
 8006036:	bf00      	nop
 8006038:	40012c00 	.word	0x40012c00
 800603c:	40021000 	.word	0x40021000
 8006040:	40010800 	.word	0x40010800

08006044 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b08a      	sub	sp, #40	; 0x28
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800604c:	f107 0318 	add.w	r3, r7, #24
 8006050:	2200      	movs	r2, #0
 8006052:	601a      	str	r2, [r3, #0]
 8006054:	605a      	str	r2, [r3, #4]
 8006056:	609a      	str	r2, [r3, #8]
 8006058:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a40      	ldr	r2, [pc, #256]	; (8006160 <HAL_UART_MspInit+0x11c>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d13a      	bne.n	80060da <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006064:	4b3f      	ldr	r3, [pc, #252]	; (8006164 <HAL_UART_MspInit+0x120>)
 8006066:	699b      	ldr	r3, [r3, #24]
 8006068:	4a3e      	ldr	r2, [pc, #248]	; (8006164 <HAL_UART_MspInit+0x120>)
 800606a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800606e:	6193      	str	r3, [r2, #24]
 8006070:	4b3c      	ldr	r3, [pc, #240]	; (8006164 <HAL_UART_MspInit+0x120>)
 8006072:	699b      	ldr	r3, [r3, #24]
 8006074:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006078:	617b      	str	r3, [r7, #20]
 800607a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800607c:	4b39      	ldr	r3, [pc, #228]	; (8006164 <HAL_UART_MspInit+0x120>)
 800607e:	699b      	ldr	r3, [r3, #24]
 8006080:	4a38      	ldr	r2, [pc, #224]	; (8006164 <HAL_UART_MspInit+0x120>)
 8006082:	f043 0304 	orr.w	r3, r3, #4
 8006086:	6193      	str	r3, [r2, #24]
 8006088:	4b36      	ldr	r3, [pc, #216]	; (8006164 <HAL_UART_MspInit+0x120>)
 800608a:	699b      	ldr	r3, [r3, #24]
 800608c:	f003 0304 	and.w	r3, r3, #4
 8006090:	613b      	str	r3, [r7, #16]
 8006092:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006094:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006098:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800609a:	2302      	movs	r3, #2
 800609c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800609e:	2303      	movs	r3, #3
 80060a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060a2:	f107 0318 	add.w	r3, r7, #24
 80060a6:	4619      	mov	r1, r3
 80060a8:	482f      	ldr	r0, [pc, #188]	; (8006168 <HAL_UART_MspInit+0x124>)
 80060aa:	f001 ffe5 	bl	8008078 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80060ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80060b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80060b4:	2300      	movs	r3, #0
 80060b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060b8:	2300      	movs	r3, #0
 80060ba:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060bc:	f107 0318 	add.w	r3, r7, #24
 80060c0:	4619      	mov	r1, r3
 80060c2:	4829      	ldr	r0, [pc, #164]	; (8006168 <HAL_UART_MspInit+0x124>)
 80060c4:	f001 ffd8 	bl	8008078 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80060c8:	2200      	movs	r2, #0
 80060ca:	2100      	movs	r1, #0
 80060cc:	2025      	movs	r0, #37	; 0x25
 80060ce:	f001 fe94 	bl	8007dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80060d2:	2025      	movs	r0, #37	; 0x25
 80060d4:	f001 fead 	bl	8007e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80060d8:	e03e      	b.n	8006158 <HAL_UART_MspInit+0x114>
  else if(huart->Instance==USART3)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a23      	ldr	r2, [pc, #140]	; (800616c <HAL_UART_MspInit+0x128>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d139      	bne.n	8006158 <HAL_UART_MspInit+0x114>
    __HAL_RCC_USART3_CLK_ENABLE();
 80060e4:	4b1f      	ldr	r3, [pc, #124]	; (8006164 <HAL_UART_MspInit+0x120>)
 80060e6:	69db      	ldr	r3, [r3, #28]
 80060e8:	4a1e      	ldr	r2, [pc, #120]	; (8006164 <HAL_UART_MspInit+0x120>)
 80060ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80060ee:	61d3      	str	r3, [r2, #28]
 80060f0:	4b1c      	ldr	r3, [pc, #112]	; (8006164 <HAL_UART_MspInit+0x120>)
 80060f2:	69db      	ldr	r3, [r3, #28]
 80060f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80060f8:	60fb      	str	r3, [r7, #12]
 80060fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80060fc:	4b19      	ldr	r3, [pc, #100]	; (8006164 <HAL_UART_MspInit+0x120>)
 80060fe:	699b      	ldr	r3, [r3, #24]
 8006100:	4a18      	ldr	r2, [pc, #96]	; (8006164 <HAL_UART_MspInit+0x120>)
 8006102:	f043 0308 	orr.w	r3, r3, #8
 8006106:	6193      	str	r3, [r2, #24]
 8006108:	4b16      	ldr	r3, [pc, #88]	; (8006164 <HAL_UART_MspInit+0x120>)
 800610a:	699b      	ldr	r3, [r3, #24]
 800610c:	f003 0308 	and.w	r3, r3, #8
 8006110:	60bb      	str	r3, [r7, #8]
 8006112:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006114:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006118:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800611a:	2302      	movs	r3, #2
 800611c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800611e:	2303      	movs	r3, #3
 8006120:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006122:	f107 0318 	add.w	r3, r7, #24
 8006126:	4619      	mov	r1, r3
 8006128:	4811      	ldr	r0, [pc, #68]	; (8006170 <HAL_UART_MspInit+0x12c>)
 800612a:	f001 ffa5 	bl	8008078 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800612e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006132:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006134:	2300      	movs	r3, #0
 8006136:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006138:	2300      	movs	r3, #0
 800613a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800613c:	f107 0318 	add.w	r3, r7, #24
 8006140:	4619      	mov	r1, r3
 8006142:	480b      	ldr	r0, [pc, #44]	; (8006170 <HAL_UART_MspInit+0x12c>)
 8006144:	f001 ff98 	bl	8008078 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8006148:	2200      	movs	r2, #0
 800614a:	2100      	movs	r1, #0
 800614c:	2027      	movs	r0, #39	; 0x27
 800614e:	f001 fe54 	bl	8007dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006152:	2027      	movs	r0, #39	; 0x27
 8006154:	f001 fe6d 	bl	8007e32 <HAL_NVIC_EnableIRQ>
}
 8006158:	bf00      	nop
 800615a:	3728      	adds	r7, #40	; 0x28
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}
 8006160:	40013800 	.word	0x40013800
 8006164:	40021000 	.word	0x40021000
 8006168:	40010800 	.word	0x40010800
 800616c:	40004800 	.word	0x40004800
 8006170:	40010c00 	.word	0x40010c00

08006174 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8006174:	b580      	push	{r7, lr}
 8006176:	b086      	sub	sp, #24
 8006178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800617a:	f107 0308 	add.w	r3, r7, #8
 800617e:	2200      	movs	r2, #0
 8006180:	601a      	str	r2, [r3, #0]
 8006182:	605a      	str	r2, [r3, #4]
 8006184:	609a      	str	r2, [r3, #8]
 8006186:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8006188:	4b18      	ldr	r3, [pc, #96]	; (80061ec <HAL_FSMC_MspInit+0x78>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d129      	bne.n	80061e4 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8006190:	4b16      	ldr	r3, [pc, #88]	; (80061ec <HAL_FSMC_MspInit+0x78>)
 8006192:	2201      	movs	r2, #1
 8006194:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8006196:	4b16      	ldr	r3, [pc, #88]	; (80061f0 <HAL_FSMC_MspInit+0x7c>)
 8006198:	695b      	ldr	r3, [r3, #20]
 800619a:	4a15      	ldr	r2, [pc, #84]	; (80061f0 <HAL_FSMC_MspInit+0x7c>)
 800619c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061a0:	6153      	str	r3, [r2, #20]
 80061a2:	4b13      	ldr	r3, [pc, #76]	; (80061f0 <HAL_FSMC_MspInit+0x7c>)
 80061a4:	695b      	ldr	r3, [r3, #20]
 80061a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061aa:	607b      	str	r3, [r7, #4]
 80061ac:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80061ae:	f64f 7380 	movw	r3, #65408	; 0xff80
 80061b2:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061b4:	2302      	movs	r3, #2
 80061b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80061b8:	2303      	movs	r3, #3
 80061ba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80061bc:	f107 0308 	add.w	r3, r7, #8
 80061c0:	4619      	mov	r1, r3
 80061c2:	480c      	ldr	r0, [pc, #48]	; (80061f4 <HAL_FSMC_MspInit+0x80>)
 80061c4:	f001 ff58 	bl	8008078 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80061c8:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 80061cc:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061ce:	2302      	movs	r3, #2
 80061d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80061d2:	2303      	movs	r3, #3
 80061d4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80061d6:	f107 0308 	add.w	r3, r7, #8
 80061da:	4619      	mov	r1, r3
 80061dc:	4806      	ldr	r0, [pc, #24]	; (80061f8 <HAL_FSMC_MspInit+0x84>)
 80061de:	f001 ff4b 	bl	8008078 <HAL_GPIO_Init>
 80061e2:	e000      	b.n	80061e6 <HAL_FSMC_MspInit+0x72>
    return;
 80061e4:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80061e6:	3718      	adds	r7, #24
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	20000bcc 	.word	0x20000bcc
 80061f0:	40021000 	.word	0x40021000
 80061f4:	40011800 	.word	0x40011800
 80061f8:	40011400 	.word	0x40011400

080061fc <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b082      	sub	sp, #8
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8006204:	f7ff ffb6 	bl	8006174 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8006208:	bf00      	nop
 800620a:	3708      	adds	r7, #8
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}

08006210 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006210:	b480      	push	{r7}
 8006212:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006214:	bf00      	nop
 8006216:	46bd      	mov	sp, r7
 8006218:	bc80      	pop	{r7}
 800621a:	4770      	bx	lr

0800621c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800621c:	b480      	push	{r7}
 800621e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006220:	e7fe      	b.n	8006220 <HardFault_Handler+0x4>

08006222 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006222:	b480      	push	{r7}
 8006224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006226:	e7fe      	b.n	8006226 <MemManage_Handler+0x4>

08006228 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006228:	b480      	push	{r7}
 800622a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800622c:	e7fe      	b.n	800622c <BusFault_Handler+0x4>

0800622e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800622e:	b480      	push	{r7}
 8006230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006232:	e7fe      	b.n	8006232 <UsageFault_Handler+0x4>

08006234 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006234:	b480      	push	{r7}
 8006236:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006238:	bf00      	nop
 800623a:	46bd      	mov	sp, r7
 800623c:	bc80      	pop	{r7}
 800623e:	4770      	bx	lr

08006240 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006240:	b480      	push	{r7}
 8006242:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006244:	bf00      	nop
 8006246:	46bd      	mov	sp, r7
 8006248:	bc80      	pop	{r7}
 800624a:	4770      	bx	lr

0800624c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800624c:	b480      	push	{r7}
 800624e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006250:	bf00      	nop
 8006252:	46bd      	mov	sp, r7
 8006254:	bc80      	pop	{r7}
 8006256:	4770      	bx	lr

08006258 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	af00      	add	r7, sp, #0
  extern uint16_t timeout_rb;
  /* USER CODE BEGIN SysTick_IRQn 0 */
  if(timeout_rb >0)  timeout_rb--;
 800625c:	4b06      	ldr	r3, [pc, #24]	; (8006278 <SysTick_Handler+0x20>)
 800625e:	881b      	ldrh	r3, [r3, #0]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d005      	beq.n	8006270 <SysTick_Handler+0x18>
 8006264:	4b04      	ldr	r3, [pc, #16]	; (8006278 <SysTick_Handler+0x20>)
 8006266:	881b      	ldrh	r3, [r3, #0]
 8006268:	3b01      	subs	r3, #1
 800626a:	b29a      	uxth	r2, r3
 800626c:	4b02      	ldr	r3, [pc, #8]	; (8006278 <SysTick_Handler+0x20>)
 800626e:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006270:	f000 fff2 	bl	8007258 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006274:	bf00      	nop
 8006276:	bd80      	pop	{r7, pc}
 8006278:	200003a4 	.word	0x200003a4

0800627c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_4) != RESET)
 8006280:	4b09      	ldr	r3, [pc, #36]	; (80062a8 <EXTI4_IRQHandler+0x2c>)
 8006282:	695b      	ldr	r3, [r3, #20]
 8006284:	f003 0310 	and.w	r3, r3, #16
 8006288:	2b00      	cmp	r3, #0
 800628a:	d008      	beq.n	800629e <EXTI4_IRQHandler+0x22>
  {
		  ucXPT2046_TouchFlag = 1;
 800628c:	4b07      	ldr	r3, [pc, #28]	; (80062ac <EXTI4_IRQHandler+0x30>)
 800628e:	2201      	movs	r2, #1
 8006290:	701a      	strb	r2, [r3, #0]
		
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);
 8006292:	4b05      	ldr	r3, [pc, #20]	; (80062a8 <EXTI4_IRQHandler+0x2c>)
 8006294:	2210      	movs	r2, #16
 8006296:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_PIN_4);
 8006298:	2010      	movs	r0, #16
 800629a:	f002 f8cd 	bl	8008438 <HAL_GPIO_EXTI_Callback>
  }
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800629e:	2010      	movs	r0, #16
 80062a0:	f002 f8b2 	bl	8008408 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80062a4:	bf00      	nop
 80062a6:	bd80      	pop	{r7, pc}
 80062a8:	40010400 	.word	0x40010400
 80062ac:	20000bd6 	.word	0x20000bd6

080062b0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	extern uint8_t timer_left, start_counting;
	--timer_left;
 80062b4:	4b0d      	ldr	r3, [pc, #52]	; (80062ec <TIM3_IRQHandler+0x3c>)
 80062b6:	781b      	ldrb	r3, [r3, #0]
 80062b8:	3b01      	subs	r3, #1
 80062ba:	b2da      	uxtb	r2, r3
 80062bc:	4b0b      	ldr	r3, [pc, #44]	; (80062ec <TIM3_IRQHandler+0x3c>)
 80062be:	701a      	strb	r2, [r3, #0]
	if(timer_left==0 && start_counting==1){
 80062c0:	4b0a      	ldr	r3, [pc, #40]	; (80062ec <TIM3_IRQHandler+0x3c>)
 80062c2:	781b      	ldrb	r3, [r3, #0]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d10c      	bne.n	80062e2 <TIM3_IRQHandler+0x32>
 80062c8:	4b09      	ldr	r3, [pc, #36]	; (80062f0 <TIM3_IRQHandler+0x40>)
 80062ca:	781b      	ldrb	r3, [r3, #0]
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d108      	bne.n	80062e2 <TIM3_IRQHandler+0x32>
		//LCD_DrawString(5,5,"Hi");



		/* End of Line */
		HAL_TIM_Base_Stop(&htim3);
 80062d0:	4808      	ldr	r0, [pc, #32]	; (80062f4 <TIM3_IRQHandler+0x44>)
 80062d2:	f003 f856 	bl	8009382 <HAL_TIM_Base_Stop>
		HAL_TIM_Base_Stop_IT(&htim3);
 80062d6:	4807      	ldr	r0, [pc, #28]	; (80062f4 <TIM3_IRQHandler+0x44>)
 80062d8:	f003 f897 	bl	800940a <HAL_TIM_Base_Stop_IT>
		start_counting = 0;
 80062dc:	4b04      	ldr	r3, [pc, #16]	; (80062f0 <TIM3_IRQHandler+0x40>)
 80062de:	2200      	movs	r2, #0
 80062e0:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80062e2:	4804      	ldr	r0, [pc, #16]	; (80062f4 <TIM3_IRQHandler+0x44>)
 80062e4:	f003 f97c 	bl	80095e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80062e8:	bf00      	nop
 80062ea:	bd80      	pop	{r7, pc}
 80062ec:	20000bd4 	.word	0x20000bd4
 80062f0:	20000bd5 	.word	0x20000bd5
 80062f4:	20000218 	.word	0x20000218

080062f8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b082      	sub	sp, #8
 80062fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
    uint8_t ch = 1;
 80062fe:	2301      	movs	r3, #1
 8006300:	71fb      	strb	r3, [r7, #7]
    if (__HAL_UART_GET_FLAG( &DebugUartHandle, UART_FLAG_RXNE ) != RESET)
 8006302:	4b0b      	ldr	r3, [pc, #44]	; (8006330 <USART1_IRQHandler+0x38>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 0320 	and.w	r3, r3, #32
 800630c:	2b20      	cmp	r3, #32
 800630e:	d107      	bne.n	8006320 <USART1_IRQHandler+0x28>
    {
        ch=( uint16_t)READ_REG(DebugUartHandle.Instance->DR);
 8006310:	4b07      	ldr	r3, [pc, #28]	; (8006330 <USART1_IRQHandler+0x38>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	71fb      	strb	r3, [r7, #7]

        WRITE_REG ( WifiUartHandle.Instance->DR,ch);
 8006318:	4b06      	ldr	r3, [pc, #24]	; (8006334 <USART1_IRQHandler+0x3c>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	79fa      	ldrb	r2, [r7, #7]
 800631e:	605a      	str	r2, [r3, #4]
    }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006320:	4805      	ldr	r0, [pc, #20]	; (8006338 <USART1_IRQHandler+0x40>)
 8006322:	f004 f8e1 	bl	800a4e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8006326:	bf00      	nop
 8006328:	3708      	adds	r7, #8
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
 800632e:	bf00      	nop
 8006330:	200000d0 	.word	0x200000d0
 8006334:	20000110 	.word	0x20000110
 8006338:	20000298 	.word	0x20000298

0800633c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	extern void Uart_isr (UART_HandleTypeDef *huart);
	Uart_isr (&huart3);
 8006340:	4802      	ldr	r0, [pc, #8]	; (800634c <USART3_IRQHandler+0x10>)
 8006342:	f7ff fa3b 	bl	80057bc <Uart_isr>
  /* USER CODE END USART3_IRQn 0 */
  //HAL_UART_IRQHandler(&huart3);
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8006346:	bf00      	nop
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	200002d8 	.word	0x200002d8

08006350 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_13) != RESET)
 8006354:	4b0a      	ldr	r3, [pc, #40]	; (8006380 <EXTI15_10_IRQHandler+0x30>)
 8006356:	695b      	ldr	r3, [r3, #20]
 8006358:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800635c:	2b00      	cmp	r3, #0
 800635e:	d009      	beq.n	8006374 <EXTI15_10_IRQHandler+0x24>
	{
		extern void debug_alarm_set();
		debug_alarm_set();
 8006360:	f7fb fa60 	bl	8001824 <debug_alarm_set>
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 8006364:	4b06      	ldr	r3, [pc, #24]	; (8006380 <EXTI15_10_IRQHandler+0x30>)
 8006366:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800636a:	615a      	str	r2, [r3, #20]
	HAL_GPIO_EXTI_Callback(GPIO_PIN_13);
 800636c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006370:	f002 f862 	bl	8008438 <HAL_GPIO_EXTI_Callback>
	}
	/* USER
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8006374:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006378:	f002 f846 	bl	8008408 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800637c:	bf00      	nop
 800637e:	bd80      	pop	{r7, pc}
 8006380:	40010400 	.word	0x40010400

08006384 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	extern uint8_t DHT11_SCHEDULE_FLAG;
	DHT11_SCHEDULE_FLAG = 1;
 8006388:	4b03      	ldr	r3, [pc, #12]	; (8006398 <TIM5_IRQHandler+0x14>)
 800638a:	2201      	movs	r2, #1
 800638c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800638e:	4803      	ldr	r0, [pc, #12]	; (800639c <TIM5_IRQHandler+0x18>)
 8006390:	f003 f926 	bl	80095e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8006394:	bf00      	nop
 8006396:	bd80      	pop	{r7, pc}
 8006398:	20000010 	.word	0x20000010
 800639c:	20000258 	.word	0x20000258

080063a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b086      	sub	sp, #24
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80063a8:	4a14      	ldr	r2, [pc, #80]	; (80063fc <_sbrk+0x5c>)
 80063aa:	4b15      	ldr	r3, [pc, #84]	; (8006400 <_sbrk+0x60>)
 80063ac:	1ad3      	subs	r3, r2, r3
 80063ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80063b4:	4b13      	ldr	r3, [pc, #76]	; (8006404 <_sbrk+0x64>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d102      	bne.n	80063c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80063bc:	4b11      	ldr	r3, [pc, #68]	; (8006404 <_sbrk+0x64>)
 80063be:	4a12      	ldr	r2, [pc, #72]	; (8006408 <_sbrk+0x68>)
 80063c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80063c2:	4b10      	ldr	r3, [pc, #64]	; (8006404 <_sbrk+0x64>)
 80063c4:	681a      	ldr	r2, [r3, #0]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	4413      	add	r3, r2
 80063ca:	693a      	ldr	r2, [r7, #16]
 80063cc:	429a      	cmp	r2, r3
 80063ce:	d207      	bcs.n	80063e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80063d0:	f004 fd0c 	bl	800adec <__errno>
 80063d4:	4603      	mov	r3, r0
 80063d6:	220c      	movs	r2, #12
 80063d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80063da:	f04f 33ff 	mov.w	r3, #4294967295
 80063de:	e009      	b.n	80063f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80063e0:	4b08      	ldr	r3, [pc, #32]	; (8006404 <_sbrk+0x64>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80063e6:	4b07      	ldr	r3, [pc, #28]	; (8006404 <_sbrk+0x64>)
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4413      	add	r3, r2
 80063ee:	4a05      	ldr	r2, [pc, #20]	; (8006404 <_sbrk+0x64>)
 80063f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80063f2:	68fb      	ldr	r3, [r7, #12]
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3718      	adds	r7, #24
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}
 80063fc:	20010000 	.word	0x20010000
 8006400:	00000400 	.word	0x00000400
 8006404:	20000bd0 	.word	0x20000bd0
 8006408:	20000bf0 	.word	0x20000bf0

0800640c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800640c:	b480      	push	{r7}
 800640e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8006410:	4b15      	ldr	r3, [pc, #84]	; (8006468 <SystemInit+0x5c>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a14      	ldr	r2, [pc, #80]	; (8006468 <SystemInit+0x5c>)
 8006416:	f043 0301 	orr.w	r3, r3, #1
 800641a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800641c:	4b12      	ldr	r3, [pc, #72]	; (8006468 <SystemInit+0x5c>)
 800641e:	685a      	ldr	r2, [r3, #4]
 8006420:	4911      	ldr	r1, [pc, #68]	; (8006468 <SystemInit+0x5c>)
 8006422:	4b12      	ldr	r3, [pc, #72]	; (800646c <SystemInit+0x60>)
 8006424:	4013      	ands	r3, r2
 8006426:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8006428:	4b0f      	ldr	r3, [pc, #60]	; (8006468 <SystemInit+0x5c>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a0e      	ldr	r2, [pc, #56]	; (8006468 <SystemInit+0x5c>)
 800642e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8006432:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006436:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006438:	4b0b      	ldr	r3, [pc, #44]	; (8006468 <SystemInit+0x5c>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a0a      	ldr	r2, [pc, #40]	; (8006468 <SystemInit+0x5c>)
 800643e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006442:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8006444:	4b08      	ldr	r3, [pc, #32]	; (8006468 <SystemInit+0x5c>)
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	4a07      	ldr	r2, [pc, #28]	; (8006468 <SystemInit+0x5c>)
 800644a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800644e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8006450:	4b05      	ldr	r3, [pc, #20]	; (8006468 <SystemInit+0x5c>)
 8006452:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8006456:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8006458:	4b05      	ldr	r3, [pc, #20]	; (8006470 <SystemInit+0x64>)
 800645a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800645e:	609a      	str	r2, [r3, #8]
#endif 
}
 8006460:	bf00      	nop
 8006462:	46bd      	mov	sp, r7
 8006464:	bc80      	pop	{r7}
 8006466:	4770      	bx	lr
 8006468:	40021000 	.word	0x40021000
 800646c:	f8ff0000 	.word	0xf8ff0000
 8006470:	e000ed00 	.word	0xe000ed00

08006474 <TIMER_INIT>:
#include "timer.h"

uint8_t timer_left = 0;//30 sec for each count
uint8_t start_counting = 0;

void TIMER_INIT(){
 8006474:	b580      	push	{r7, lr}
 8006476:	af00      	add	r7, sp, #0
	__HAL_TIM_CLEAR_FLAG(&htim5, TIM_FLAG_UPDATE);
 8006478:	4b06      	ldr	r3, [pc, #24]	; (8006494 <TIMER_INIT+0x20>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f06f 0201 	mvn.w	r2, #1
 8006480:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Start(&htim5);
 8006482:	4804      	ldr	r0, [pc, #16]	; (8006494 <TIMER_INIT+0x20>)
 8006484:	f002 ff63 	bl	800934e <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim5);
 8006488:	4802      	ldr	r0, [pc, #8]	; (8006494 <TIMER_INIT+0x20>)
 800648a:	f002 ffa4 	bl	80093d6 <HAL_TIM_Base_Start_IT>
}
 800648e:	bf00      	nop
 8006490:	bd80      	pop	{r7, pc}
 8006492:	bf00      	nop
 8006494:	20000258 	.word	0x20000258

08006498 <delay_us>:

void delay_us(uint16_t nus)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	4603      	mov	r3, r0
 80064a0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80064a2:	4b18      	ldr	r3, [pc, #96]	; (8006504 <delay_us+0x6c>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2200      	movs	r2, #0
 80064a8:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_ENABLE(&htim2);
 80064aa:	4b16      	ldr	r3, [pc, #88]	; (8006504 <delay_us+0x6c>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	681a      	ldr	r2, [r3, #0]
 80064b0:	4b14      	ldr	r3, [pc, #80]	; (8006504 <delay_us+0x6c>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f042 0201 	orr.w	r2, r2, #1
 80064b8:	601a      	str	r2, [r3, #0]
	while (__HAL_TIM_GET_COUNTER(&htim2) < nus)
 80064ba:	bf00      	nop
 80064bc:	4b11      	ldr	r3, [pc, #68]	; (8006504 <delay_us+0x6c>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80064c2:	88fb      	ldrh	r3, [r7, #6]
 80064c4:	429a      	cmp	r2, r3
 80064c6:	d3f9      	bcc.n	80064bc <delay_us+0x24>
	{
	}
	__HAL_TIM_DISABLE(&htim2);
 80064c8:	4b0e      	ldr	r3, [pc, #56]	; (8006504 <delay_us+0x6c>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	6a1a      	ldr	r2, [r3, #32]
 80064ce:	f241 1311 	movw	r3, #4369	; 0x1111
 80064d2:	4013      	ands	r3, r2
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d10f      	bne.n	80064f8 <delay_us+0x60>
 80064d8:	4b0a      	ldr	r3, [pc, #40]	; (8006504 <delay_us+0x6c>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	6a1a      	ldr	r2, [r3, #32]
 80064de:	f240 4344 	movw	r3, #1092	; 0x444
 80064e2:	4013      	ands	r3, r2
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d107      	bne.n	80064f8 <delay_us+0x60>
 80064e8:	4b06      	ldr	r3, [pc, #24]	; (8006504 <delay_us+0x6c>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681a      	ldr	r2, [r3, #0]
 80064ee:	4b05      	ldr	r3, [pc, #20]	; (8006504 <delay_us+0x6c>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f022 0201 	bic.w	r2, r2, #1
 80064f6:	601a      	str	r2, [r3, #0]
}
 80064f8:	bf00      	nop
 80064fa:	370c      	adds	r7, #12
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bc80      	pop	{r7}
 8006500:	4770      	bx	lr
 8006502:	bf00      	nop
 8006504:	200001d8 	.word	0x200001d8

08006508 <timer_min>:

void timer_min(uint8_t min)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b082      	sub	sp, #8
 800650c:	af00      	add	r7, sp, #0
 800650e:	4603      	mov	r3, r0
 8006510:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);
 8006512:	4b0b      	ldr	r3, [pc, #44]	; (8006540 <timer_min+0x38>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f06f 0201 	mvn.w	r2, #1
 800651a:	611a      	str	r2, [r3, #16]
	timer_left = min*2;
 800651c:	79fb      	ldrb	r3, [r7, #7]
 800651e:	005b      	lsls	r3, r3, #1
 8006520:	b2da      	uxtb	r2, r3
 8006522:	4b08      	ldr	r3, [pc, #32]	; (8006544 <timer_min+0x3c>)
 8006524:	701a      	strb	r2, [r3, #0]
	start_counting = 1;
 8006526:	4b08      	ldr	r3, [pc, #32]	; (8006548 <timer_min+0x40>)
 8006528:	2201      	movs	r2, #1
 800652a:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start(&htim3);
 800652c:	4804      	ldr	r0, [pc, #16]	; (8006540 <timer_min+0x38>)
 800652e:	f002 ff0e 	bl	800934e <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim3);
 8006532:	4803      	ldr	r0, [pc, #12]	; (8006540 <timer_min+0x38>)
 8006534:	f002 ff4f 	bl	80093d6 <HAL_TIM_Base_Start_IT>
}
 8006538:	bf00      	nop
 800653a:	3708      	adds	r7, #8
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}
 8006540:	20000218 	.word	0x20000218
 8006544:	20000bd4 	.word	0x20000bd4
 8006548:	20000bd5 	.word	0x20000bd5

0800654c <XPT2046_DelayUS>:
		-4.979353, -0.001750, 0.065168, -13.318824 };
// { 0.001030, 0.064188, -10.804098, -0.085584, 0.001420, 324.127036 };

volatile uint8_t ucXPT2046_TouchFlag = 0;

static void XPT2046_DelayUS( __IO uint32_t ulCount) {
 800654c:	b480      	push	{r7}
 800654e:	b085      	sub	sp, #20
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
	uint32_t i;

	for (i = 0; i < ulCount; i++) {
 8006554:	2300      	movs	r3, #0
 8006556:	60fb      	str	r3, [r7, #12]
 8006558:	e00a      	b.n	8006570 <XPT2046_DelayUS+0x24>
		uint8_t uc = 12;
 800655a:	230c      	movs	r3, #12
 800655c:	72fb      	strb	r3, [r7, #11]

		while (uc--)
 800655e:	bf00      	nop
 8006560:	7afb      	ldrb	r3, [r7, #11]
 8006562:	1e5a      	subs	r2, r3, #1
 8006564:	72fa      	strb	r2, [r7, #11]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d1fa      	bne.n	8006560 <XPT2046_DelayUS+0x14>
	for (i = 0; i < ulCount; i++) {
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	3301      	adds	r3, #1
 800656e:	60fb      	str	r3, [r7, #12]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	429a      	cmp	r2, r3
 8006576:	d3f0      	bcc.n	800655a <XPT2046_DelayUS+0xe>
			;

	}

}
 8006578:	bf00      	nop
 800657a:	bf00      	nop
 800657c:	3714      	adds	r7, #20
 800657e:	46bd      	mov	sp, r7
 8006580:	bc80      	pop	{r7}
 8006582:	4770      	bx	lr

08006584 <XPT2046_WriteCMD>:

static void XPT2046_WriteCMD(uint8_t ucCmd) {
 8006584:	b580      	push	{r7, lr}
 8006586:	b084      	sub	sp, #16
 8006588:	af00      	add	r7, sp, #0
 800658a:	4603      	mov	r3, r0
 800658c:	71fb      	strb	r3, [r7, #7]
	uint8_t i;

	macXPT2046_MOSI_0();
 800658e:	2200      	movs	r2, #0
 8006590:	2104      	movs	r1, #4
 8006592:	481d      	ldr	r0, [pc, #116]	; (8006608 <XPT2046_WriteCMD+0x84>)
 8006594:	f001 ff1f 	bl	80083d6 <HAL_GPIO_WritePin>

	macXPT2046_CLK_LOW();
 8006598:	2200      	movs	r2, #0
 800659a:	2101      	movs	r1, #1
 800659c:	481a      	ldr	r0, [pc, #104]	; (8006608 <XPT2046_WriteCMD+0x84>)
 800659e:	f001 ff1a 	bl	80083d6 <HAL_GPIO_WritePin>

	for (i = 0; i < 8; i++) {
 80065a2:	2300      	movs	r3, #0
 80065a4:	73fb      	strb	r3, [r7, #15]
 80065a6:	e027      	b.n	80065f8 <XPT2046_WriteCMD+0x74>
		((ucCmd >> (7 - i)) & 0x01) ? macXPT2046_MOSI_1() : macXPT2046_MOSI_0();
 80065a8:	79fa      	ldrb	r2, [r7, #7]
 80065aa:	7bfb      	ldrb	r3, [r7, #15]
 80065ac:	f1c3 0307 	rsb	r3, r3, #7
 80065b0:	fa42 f303 	asr.w	r3, r2, r3
 80065b4:	f003 0301 	and.w	r3, r3, #1
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d005      	beq.n	80065c8 <XPT2046_WriteCMD+0x44>
 80065bc:	2201      	movs	r2, #1
 80065be:	2104      	movs	r1, #4
 80065c0:	4811      	ldr	r0, [pc, #68]	; (8006608 <XPT2046_WriteCMD+0x84>)
 80065c2:	f001 ff08 	bl	80083d6 <HAL_GPIO_WritePin>
 80065c6:	e004      	b.n	80065d2 <XPT2046_WriteCMD+0x4e>
 80065c8:	2200      	movs	r2, #0
 80065ca:	2104      	movs	r1, #4
 80065cc:	480e      	ldr	r0, [pc, #56]	; (8006608 <XPT2046_WriteCMD+0x84>)
 80065ce:	f001 ff02 	bl	80083d6 <HAL_GPIO_WritePin>

		XPT2046_DelayUS(5);
 80065d2:	2005      	movs	r0, #5
 80065d4:	f7ff ffba 	bl	800654c <XPT2046_DelayUS>

		macXPT2046_CLK_HIGH();
 80065d8:	2201      	movs	r2, #1
 80065da:	2101      	movs	r1, #1
 80065dc:	480a      	ldr	r0, [pc, #40]	; (8006608 <XPT2046_WriteCMD+0x84>)
 80065de:	f001 fefa 	bl	80083d6 <HAL_GPIO_WritePin>

		XPT2046_DelayUS(5);
 80065e2:	2005      	movs	r0, #5
 80065e4:	f7ff ffb2 	bl	800654c <XPT2046_DelayUS>

		macXPT2046_CLK_LOW();
 80065e8:	2200      	movs	r2, #0
 80065ea:	2101      	movs	r1, #1
 80065ec:	4806      	ldr	r0, [pc, #24]	; (8006608 <XPT2046_WriteCMD+0x84>)
 80065ee:	f001 fef2 	bl	80083d6 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++) {
 80065f2:	7bfb      	ldrb	r3, [r7, #15]
 80065f4:	3301      	adds	r3, #1
 80065f6:	73fb      	strb	r3, [r7, #15]
 80065f8:	7bfb      	ldrb	r3, [r7, #15]
 80065fa:	2b07      	cmp	r3, #7
 80065fc:	d9d4      	bls.n	80065a8 <XPT2046_WriteCMD+0x24>
	}

}
 80065fe:	bf00      	nop
 8006600:	bf00      	nop
 8006602:	3710      	adds	r7, #16
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}
 8006608:	40011800 	.word	0x40011800

0800660c <XPT2046_ReadCMD>:

static uint16_t XPT2046_ReadCMD(void) {
 800660c:	b580      	push	{r7, lr}
 800660e:	b082      	sub	sp, #8
 8006610:	af00      	add	r7, sp, #0
	uint8_t i;
	uint16_t usBuf = 0, usTemp;
 8006612:	2300      	movs	r3, #0
 8006614:	80bb      	strh	r3, [r7, #4]

	macXPT2046_MOSI_0();
 8006616:	2200      	movs	r2, #0
 8006618:	2104      	movs	r1, #4
 800661a:	4819      	ldr	r0, [pc, #100]	; (8006680 <XPT2046_ReadCMD+0x74>)
 800661c:	f001 fedb 	bl	80083d6 <HAL_GPIO_WritePin>

	macXPT2046_CLK_HIGH();
 8006620:	2201      	movs	r2, #1
 8006622:	2101      	movs	r1, #1
 8006624:	4816      	ldr	r0, [pc, #88]	; (8006680 <XPT2046_ReadCMD+0x74>)
 8006626:	f001 fed6 	bl	80083d6 <HAL_GPIO_WritePin>

	for (i = 0; i < 12; i++) {
 800662a:	2300      	movs	r3, #0
 800662c:	71fb      	strb	r3, [r7, #7]
 800662e:	e01e      	b.n	800666e <XPT2046_ReadCMD+0x62>
		macXPT2046_CLK_LOW();
 8006630:	2200      	movs	r2, #0
 8006632:	2101      	movs	r1, #1
 8006634:	4812      	ldr	r0, [pc, #72]	; (8006680 <XPT2046_ReadCMD+0x74>)
 8006636:	f001 fece 	bl	80083d6 <HAL_GPIO_WritePin>

		usTemp = macXPT2046_MISO();
 800663a:	2108      	movs	r1, #8
 800663c:	4810      	ldr	r0, [pc, #64]	; (8006680 <XPT2046_ReadCMD+0x74>)
 800663e:	f001 feb3 	bl	80083a8 <HAL_GPIO_ReadPin>
 8006642:	4603      	mov	r3, r0
 8006644:	807b      	strh	r3, [r7, #2]

		usBuf |= usTemp << (11 - i);
 8006646:	887a      	ldrh	r2, [r7, #2]
 8006648:	79fb      	ldrb	r3, [r7, #7]
 800664a:	f1c3 030b 	rsb	r3, r3, #11
 800664e:	fa02 f303 	lsl.w	r3, r2, r3
 8006652:	b21a      	sxth	r2, r3
 8006654:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006658:	4313      	orrs	r3, r2
 800665a:	b21b      	sxth	r3, r3
 800665c:	80bb      	strh	r3, [r7, #4]

		macXPT2046_CLK_HIGH();
 800665e:	2201      	movs	r2, #1
 8006660:	2101      	movs	r1, #1
 8006662:	4807      	ldr	r0, [pc, #28]	; (8006680 <XPT2046_ReadCMD+0x74>)
 8006664:	f001 feb7 	bl	80083d6 <HAL_GPIO_WritePin>
	for (i = 0; i < 12; i++) {
 8006668:	79fb      	ldrb	r3, [r7, #7]
 800666a:	3301      	adds	r3, #1
 800666c:	71fb      	strb	r3, [r7, #7]
 800666e:	79fb      	ldrb	r3, [r7, #7]
 8006670:	2b0b      	cmp	r3, #11
 8006672:	d9dd      	bls.n	8006630 <XPT2046_ReadCMD+0x24>

	}

	return usBuf;
 8006674:	88bb      	ldrh	r3, [r7, #4]

}
 8006676:	4618      	mov	r0, r3
 8006678:	3708      	adds	r7, #8
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
 800667e:	bf00      	nop
 8006680:	40011800 	.word	0x40011800

08006684 <XPT2046_ReadAdc>:

static uint16_t XPT2046_ReadAdc(uint8_t ucChannel) {
 8006684:	b580      	push	{r7, lr}
 8006686:	b082      	sub	sp, #8
 8006688:	af00      	add	r7, sp, #0
 800668a:	4603      	mov	r3, r0
 800668c:	71fb      	strb	r3, [r7, #7]
	XPT2046_WriteCMD(ucChannel);
 800668e:	79fb      	ldrb	r3, [r7, #7]
 8006690:	4618      	mov	r0, r3
 8006692:	f7ff ff77 	bl	8006584 <XPT2046_WriteCMD>

	return XPT2046_ReadCMD();
 8006696:	f7ff ffb9 	bl	800660c <XPT2046_ReadCMD>
 800669a:	4603      	mov	r3, r0

}
 800669c:	4618      	mov	r0, r3
 800669e:	3708      	adds	r7, #8
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}

080066a4 <XPT2046_ReadAdc_XY>:

static void XPT2046_ReadAdc_XY(int16_t *sX_Ad, int16_t *sY_Ad) {
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b084      	sub	sp, #16
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
	int16_t sX_Ad_Temp, sY_Ad_Temp;

	sX_Ad_Temp = XPT2046_ReadAdc( macXPT2046_CHANNEL_X);
 80066ae:	2090      	movs	r0, #144	; 0x90
 80066b0:	f7ff ffe8 	bl	8006684 <XPT2046_ReadAdc>
 80066b4:	4603      	mov	r3, r0
 80066b6:	81fb      	strh	r3, [r7, #14]

	XPT2046_DelayUS(1);
 80066b8:	2001      	movs	r0, #1
 80066ba:	f7ff ff47 	bl	800654c <XPT2046_DelayUS>

	sY_Ad_Temp = XPT2046_ReadAdc( macXPT2046_CHANNEL_Y);
 80066be:	20d0      	movs	r0, #208	; 0xd0
 80066c0:	f7ff ffe0 	bl	8006684 <XPT2046_ReadAdc>
 80066c4:	4603      	mov	r3, r0
 80066c6:	81bb      	strh	r3, [r7, #12]

	*sX_Ad = sX_Ad_Temp;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	89fa      	ldrh	r2, [r7, #14]
 80066cc:	801a      	strh	r2, [r3, #0]
	*sY_Ad = sY_Ad_Temp;
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	89ba      	ldrh	r2, [r7, #12]
 80066d2:	801a      	strh	r2, [r3, #0]

}
 80066d4:	bf00      	nop
 80066d6:	3710      	adds	r7, #16
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}

080066dc <XPT2046_ReadAdc_Smooth_XY>:
}


#else     
static uint8_t XPT2046_ReadAdc_Smooth_XY(
		strType_XPT2046_Coordinate *pScreenCoordinate) {
 80066dc:	b580      	push	{r7, lr}
 80066de:	b092      	sub	sp, #72	; 0x48
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
	uint8_t ucCount = 0, i;
 80066e4:	2300      	movs	r3, #0
 80066e6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	int16_t sAD_X, sAD_Y;
	int16_t sBufferArray[2][10] = { { 0 }, { 0 } };
 80066ea:	f107 0308 	add.w	r3, r7, #8
 80066ee:	2228      	movs	r2, #40	; 0x28
 80066f0:	2100      	movs	r1, #0
 80066f2:	4618      	mov	r0, r3
 80066f4:	f004 fba4 	bl	800ae40 <memset>

	int32_t lX_Min, lX_Max, lY_Min, lY_Max;

	do {
		XPT2046_ReadAdc_XY(&sAD_X, &sAD_Y);
 80066f8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80066fc:	f107 0332 	add.w	r3, r7, #50	; 0x32
 8006700:	4611      	mov	r1, r2
 8006702:	4618      	mov	r0, r3
 8006704:	f7ff ffce 	bl	80066a4 <XPT2046_ReadAdc_XY>

		sBufferArray[0][ucCount] = sAD_X;
 8006708:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800670c:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 8006710:	005b      	lsls	r3, r3, #1
 8006712:	3348      	adds	r3, #72	; 0x48
 8006714:	443b      	add	r3, r7
 8006716:	f823 2c40 	strh.w	r2, [r3, #-64]
		sBufferArray[1][ucCount] = sAD_Y;
 800671a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800671e:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	; 0x30
 8006722:	330a      	adds	r3, #10
 8006724:	005b      	lsls	r3, r3, #1
 8006726:	3348      	adds	r3, #72	; 0x48
 8006728:	443b      	add	r3, r7
 800672a:	f823 2c40 	strh.w	r2, [r3, #-64]

		ucCount++;
 800672e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006732:	3301      	adds	r3, #1
 8006734:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	} while (( macXPT2046_EXTI_Read() == macXPT2046_EXTI_ActiveLevel)
 8006738:	2110      	movs	r1, #16
 800673a:	4871      	ldr	r0, [pc, #452]	; (8006900 <XPT2046_ReadAdc_Smooth_XY+0x224>)
 800673c:	f001 fe34 	bl	80083a8 <HAL_GPIO_ReadPin>
 8006740:	4603      	mov	r3, r0
			&& (ucCount < 10));
 8006742:	2b00      	cmp	r3, #0
 8006744:	d103      	bne.n	800674e <XPT2046_ReadAdc_Smooth_XY+0x72>
 8006746:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800674a:	2b09      	cmp	r3, #9
 800674c:	d9d4      	bls.n	80066f8 <XPT2046_ReadAdc_Smooth_XY+0x1c>

	if ( macXPT2046_EXTI_Read() != macXPT2046_EXTI_ActiveLevel)
 800674e:	2110      	movs	r1, #16
 8006750:	486b      	ldr	r0, [pc, #428]	; (8006900 <XPT2046_ReadAdc_Smooth_XY+0x224>)
 8006752:	f001 fe29 	bl	80083a8 <HAL_GPIO_ReadPin>
 8006756:	4603      	mov	r3, r0
 8006758:	2b00      	cmp	r3, #0
 800675a:	d002      	beq.n	8006762 <XPT2046_ReadAdc_Smooth_XY+0x86>
		ucXPT2046_TouchFlag = 0;
 800675c:	4b69      	ldr	r3, [pc, #420]	; (8006904 <XPT2046_ReadAdc_Smooth_XY+0x228>)
 800675e:	2200      	movs	r2, #0
 8006760:	701a      	strb	r2, [r3, #0]

	if (ucCount == 10) {
 8006762:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006766:	2b0a      	cmp	r3, #10
 8006768:	f040 80c4 	bne.w	80068f4 <XPT2046_ReadAdc_Smooth_XY+0x218>
		lX_Max = lX_Min = sBufferArray[0][0];
 800676c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8006770:	643b      	str	r3, [r7, #64]	; 0x40
 8006772:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006774:	63fb      	str	r3, [r7, #60]	; 0x3c
		lY_Max = lY_Min = sBufferArray[1][0];
 8006776:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800677a:	63bb      	str	r3, [r7, #56]	; 0x38
 800677c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800677e:	637b      	str	r3, [r7, #52]	; 0x34

		for (i = 1; i < 10; i++) {
 8006780:	2301      	movs	r3, #1
 8006782:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8006786:	e02b      	b.n	80067e0 <XPT2046_ReadAdc_Smooth_XY+0x104>
			if (sBufferArray[0][i] < lX_Min)
 8006788:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800678c:	005b      	lsls	r3, r3, #1
 800678e:	3348      	adds	r3, #72	; 0x48
 8006790:	443b      	add	r3, r7
 8006792:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8006796:	461a      	mov	r2, r3
 8006798:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800679a:	4293      	cmp	r3, r2
 800679c:	dd08      	ble.n	80067b0 <XPT2046_ReadAdc_Smooth_XY+0xd4>
				lX_Min = sBufferArray[0][i];
 800679e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80067a2:	005b      	lsls	r3, r3, #1
 80067a4:	3348      	adds	r3, #72	; 0x48
 80067a6:	443b      	add	r3, r7
 80067a8:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80067ac:	643b      	str	r3, [r7, #64]	; 0x40
 80067ae:	e012      	b.n	80067d6 <XPT2046_ReadAdc_Smooth_XY+0xfa>

			else if (sBufferArray[0][i] > lX_Max)
 80067b0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80067b4:	005b      	lsls	r3, r3, #1
 80067b6:	3348      	adds	r3, #72	; 0x48
 80067b8:	443b      	add	r3, r7
 80067ba:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80067be:	461a      	mov	r2, r3
 80067c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067c2:	4293      	cmp	r3, r2
 80067c4:	da07      	bge.n	80067d6 <XPT2046_ReadAdc_Smooth_XY+0xfa>
				lX_Max = sBufferArray[0][i];
 80067c6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80067ca:	005b      	lsls	r3, r3, #1
 80067cc:	3348      	adds	r3, #72	; 0x48
 80067ce:	443b      	add	r3, r7
 80067d0:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80067d4:	63fb      	str	r3, [r7, #60]	; 0x3c
		for (i = 1; i < 10; i++) {
 80067d6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80067da:	3301      	adds	r3, #1
 80067dc:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80067e0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80067e4:	2b09      	cmp	r3, #9
 80067e6:	d9cf      	bls.n	8006788 <XPT2046_ReadAdc_Smooth_XY+0xac>

		}

		for (i = 1; i < 10; i++) {
 80067e8:	2301      	movs	r3, #1
 80067ea:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80067ee:	e02f      	b.n	8006850 <XPT2046_ReadAdc_Smooth_XY+0x174>
			if (sBufferArray[1][i] < lY_Min)
 80067f0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80067f4:	330a      	adds	r3, #10
 80067f6:	005b      	lsls	r3, r3, #1
 80067f8:	3348      	adds	r3, #72	; 0x48
 80067fa:	443b      	add	r3, r7
 80067fc:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8006800:	461a      	mov	r2, r3
 8006802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006804:	4293      	cmp	r3, r2
 8006806:	dd09      	ble.n	800681c <XPT2046_ReadAdc_Smooth_XY+0x140>
				lY_Min = sBufferArray[1][i];
 8006808:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800680c:	330a      	adds	r3, #10
 800680e:	005b      	lsls	r3, r3, #1
 8006810:	3348      	adds	r3, #72	; 0x48
 8006812:	443b      	add	r3, r7
 8006814:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8006818:	63bb      	str	r3, [r7, #56]	; 0x38
 800681a:	e014      	b.n	8006846 <XPT2046_ReadAdc_Smooth_XY+0x16a>

			else if (sBufferArray[1][i] > lY_Max)
 800681c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006820:	330a      	adds	r3, #10
 8006822:	005b      	lsls	r3, r3, #1
 8006824:	3348      	adds	r3, #72	; 0x48
 8006826:	443b      	add	r3, r7
 8006828:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 800682c:	461a      	mov	r2, r3
 800682e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006830:	4293      	cmp	r3, r2
 8006832:	da08      	bge.n	8006846 <XPT2046_ReadAdc_Smooth_XY+0x16a>
				lY_Max = sBufferArray[1][i];
 8006834:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006838:	330a      	adds	r3, #10
 800683a:	005b      	lsls	r3, r3, #1
 800683c:	3348      	adds	r3, #72	; 0x48
 800683e:	443b      	add	r3, r7
 8006840:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8006844:	637b      	str	r3, [r7, #52]	; 0x34
		for (i = 1; i < 10; i++) {
 8006846:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800684a:	3301      	adds	r3, #1
 800684c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8006850:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006854:	2b09      	cmp	r3, #9
 8006856:	d9cb      	bls.n	80067f0 <XPT2046_ReadAdc_Smooth_XY+0x114>

		}

		pScreenCoordinate->x = (sBufferArray[0][0] + sBufferArray[0][1]
 8006858:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800685c:	461a      	mov	r2, r3
 800685e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8006862:	4413      	add	r3, r2
				+ sBufferArray[0][2] + sBufferArray[0][3] + sBufferArray[0][4]
 8006864:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006868:	4413      	add	r3, r2
 800686a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800686e:	4413      	add	r3, r2
 8006870:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8006874:	4413      	add	r3, r2
				+ sBufferArray[0][5] + sBufferArray[0][6] + sBufferArray[0][7]
 8006876:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800687a:	4413      	add	r3, r2
 800687c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8006880:	4413      	add	r3, r2
 8006882:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8006886:	4413      	add	r3, r2
				+ sBufferArray[0][8] + sBufferArray[0][9] - lX_Min - lX_Max)
 8006888:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800688c:	4413      	add	r3, r2
 800688e:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8006892:	441a      	add	r2, r3
 8006894:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006896:	1ad2      	subs	r2, r2, r3
 8006898:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800689a:	1ad3      	subs	r3, r2, r3
				>> 3;
 800689c:	10db      	asrs	r3, r3, #3
		pScreenCoordinate->x = (sBufferArray[0][0] + sBufferArray[0][1]
 800689e:	b29a      	uxth	r2, r3
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	801a      	strh	r2, [r3, #0]

		pScreenCoordinate->y = (sBufferArray[1][0] + sBufferArray[1][1]
 80068a4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80068a8:	461a      	mov	r2, r3
 80068aa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80068ae:	4413      	add	r3, r2
				+ sBufferArray[1][2] + sBufferArray[1][3] + sBufferArray[1][4]
 80068b0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80068b4:	4413      	add	r3, r2
 80068b6:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 80068ba:	4413      	add	r3, r2
 80068bc:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 80068c0:	4413      	add	r3, r2
				+ sBufferArray[1][5] + sBufferArray[1][6] + sBufferArray[1][7]
 80068c2:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 80068c6:	4413      	add	r3, r2
 80068c8:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	; 0x28
 80068cc:	4413      	add	r3, r2
 80068ce:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 80068d2:	4413      	add	r3, r2
				+ sBufferArray[1][8] + sBufferArray[1][9] - lY_Min - lY_Max)
 80068d4:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	; 0x2c
 80068d8:	4413      	add	r3, r2
 80068da:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80068de:	441a      	add	r2, r3
 80068e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068e2:	1ad2      	subs	r2, r2, r3
 80068e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068e6:	1ad3      	subs	r3, r2, r3
				>> 3;
 80068e8:	10db      	asrs	r3, r3, #3
		pScreenCoordinate->y = (sBufferArray[1][0] + sBufferArray[1][1]
 80068ea:	b29a      	uxth	r2, r3
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	805a      	strh	r2, [r3, #2]

		return 1;
 80068f0:	2301      	movs	r3, #1
 80068f2:	e000      	b.n	80068f6 <XPT2046_ReadAdc_Smooth_XY+0x21a>

	}

	return 0;
 80068f4:	2300      	movs	r3, #0

}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3748      	adds	r7, #72	; 0x48
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}
 80068fe:	bf00      	nop
 8006900:	40011800 	.word	0x40011800
 8006904:	20000bd6 	.word	0x20000bd6

08006908 <XPT2046_Calculate_CalibrationFactor>:
#endif

static uint8_t XPT2046_Calculate_CalibrationFactor(
		strType_XPT2046_Coordinate *pDisplayCoordinate,
		strType_XPT2046_Coordinate *pScreenSample,
		strType_XPT2046_Calibration *pCalibrationFactor) {
 8006908:	b580      	push	{r7, lr}
 800690a:	b086      	sub	sp, #24
 800690c:	af00      	add	r7, sp, #0
 800690e:	60f8      	str	r0, [r7, #12]
 8006910:	60b9      	str	r1, [r7, #8]
 8006912:	607a      	str	r2, [r7, #4]
	uint8_t ucRet = 1;
 8006914:	2301      	movs	r3, #1
 8006916:	75fb      	strb	r3, [r7, #23]

	pCalibrationFactor->Divider = ((pScreenSample[0].x - pScreenSample[2].x)
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	881b      	ldrh	r3, [r3, #0]
 800691c:	461a      	mov	r2, r3
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	3308      	adds	r3, #8
 8006922:	881b      	ldrh	r3, [r3, #0]
 8006924:	1ad3      	subs	r3, r2, r3
			* (pScreenSample[1].y - pScreenSample[2].y))
 8006926:	68ba      	ldr	r2, [r7, #8]
 8006928:	3204      	adds	r2, #4
 800692a:	8852      	ldrh	r2, [r2, #2]
 800692c:	4611      	mov	r1, r2
 800692e:	68ba      	ldr	r2, [r7, #8]
 8006930:	3208      	adds	r2, #8
 8006932:	8852      	ldrh	r2, [r2, #2]
 8006934:	1a8a      	subs	r2, r1, r2
 8006936:	fb03 f202 	mul.w	r2, r3, r2
			- ((pScreenSample[1].x - pScreenSample[2].x)
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	3304      	adds	r3, #4
 800693e:	881b      	ldrh	r3, [r3, #0]
 8006940:	4619      	mov	r1, r3
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	3308      	adds	r3, #8
 8006946:	881b      	ldrh	r3, [r3, #0]
 8006948:	1acb      	subs	r3, r1, r3
					* (pScreenSample[0].y - pScreenSample[2].y));
 800694a:	68b9      	ldr	r1, [r7, #8]
 800694c:	8849      	ldrh	r1, [r1, #2]
 800694e:	4608      	mov	r0, r1
 8006950:	68b9      	ldr	r1, [r7, #8]
 8006952:	3108      	adds	r1, #8
 8006954:	8849      	ldrh	r1, [r1, #2]
 8006956:	1a41      	subs	r1, r0, r1
 8006958:	fb01 f303 	mul.w	r3, r1, r3
			- ((pScreenSample[1].x - pScreenSample[2].x)
 800695c:	1ad3      	subs	r3, r2, r3
	pCalibrationFactor->Divider = ((pScreenSample[0].x - pScreenSample[2].x)
 800695e:	4618      	mov	r0, r3
 8006960:	f7f9 fdbc 	bl	80004dc <__aeabi_i2d>
 8006964:	4602      	mov	r2, r0
 8006966:	460b      	mov	r3, r1
 8006968:	6879      	ldr	r1, [r7, #4]
 800696a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

	if (pCalibrationFactor->Divider == 0)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8006974:	f04f 0200 	mov.w	r2, #0
 8006978:	f04f 0300 	mov.w	r3, #0
 800697c:	f7fa f880 	bl	8000a80 <__aeabi_dcmpeq>
 8006980:	4603      	mov	r3, r0
 8006982:	2b00      	cmp	r3, #0
 8006984:	d002      	beq.n	800698c <XPT2046_Calculate_CalibrationFactor+0x84>
		ucRet = 0;
 8006986:	2300      	movs	r3, #0
 8006988:	75fb      	strb	r3, [r7, #23]
 800698a:	e145      	b.n	8006c18 <XPT2046_Calculate_CalibrationFactor+0x310>

	else {

		pCalibrationFactor->An = ((pDisplayCoordinate[0].x
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	881b      	ldrh	r3, [r3, #0]
 8006990:	461a      	mov	r2, r3
				- pDisplayCoordinate[2].x)
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	3308      	adds	r3, #8
 8006996:	881b      	ldrh	r3, [r3, #0]
 8006998:	1ad3      	subs	r3, r2, r3
				* (pScreenSample[1].y - pScreenSample[2].y))
 800699a:	68ba      	ldr	r2, [r7, #8]
 800699c:	3204      	adds	r2, #4
 800699e:	8852      	ldrh	r2, [r2, #2]
 80069a0:	4611      	mov	r1, r2
 80069a2:	68ba      	ldr	r2, [r7, #8]
 80069a4:	3208      	adds	r2, #8
 80069a6:	8852      	ldrh	r2, [r2, #2]
 80069a8:	1a8a      	subs	r2, r1, r2
 80069aa:	fb03 f202 	mul.w	r2, r3, r2
				- ((pDisplayCoordinate[1].x - pDisplayCoordinate[2].x)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	3304      	adds	r3, #4
 80069b2:	881b      	ldrh	r3, [r3, #0]
 80069b4:	4619      	mov	r1, r3
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	3308      	adds	r3, #8
 80069ba:	881b      	ldrh	r3, [r3, #0]
 80069bc:	1acb      	subs	r3, r1, r3
						* (pScreenSample[0].y - pScreenSample[2].y));
 80069be:	68b9      	ldr	r1, [r7, #8]
 80069c0:	8849      	ldrh	r1, [r1, #2]
 80069c2:	4608      	mov	r0, r1
 80069c4:	68b9      	ldr	r1, [r7, #8]
 80069c6:	3108      	adds	r1, #8
 80069c8:	8849      	ldrh	r1, [r1, #2]
 80069ca:	1a41      	subs	r1, r0, r1
 80069cc:	fb01 f303 	mul.w	r3, r1, r3
				- ((pDisplayCoordinate[1].x - pDisplayCoordinate[2].x)
 80069d0:	1ad3      	subs	r3, r2, r3
		pCalibrationFactor->An = ((pDisplayCoordinate[0].x
 80069d2:	4618      	mov	r0, r3
 80069d4:	f7f9 fd82 	bl	80004dc <__aeabi_i2d>
 80069d8:	4602      	mov	r2, r0
 80069da:	460b      	mov	r3, r1
 80069dc:	6879      	ldr	r1, [r7, #4]
 80069de:	e9c1 2300 	strd	r2, r3, [r1]

		pCalibrationFactor->Bn = ((pScreenSample[0].x - pScreenSample[2].x)
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	881b      	ldrh	r3, [r3, #0]
 80069e6:	461a      	mov	r2, r3
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	3308      	adds	r3, #8
 80069ec:	881b      	ldrh	r3, [r3, #0]
 80069ee:	1ad3      	subs	r3, r2, r3
				* (pDisplayCoordinate[1].x - pDisplayCoordinate[2].x))
 80069f0:	68fa      	ldr	r2, [r7, #12]
 80069f2:	3204      	adds	r2, #4
 80069f4:	8812      	ldrh	r2, [r2, #0]
 80069f6:	4611      	mov	r1, r2
 80069f8:	68fa      	ldr	r2, [r7, #12]
 80069fa:	3208      	adds	r2, #8
 80069fc:	8812      	ldrh	r2, [r2, #0]
 80069fe:	1a8a      	subs	r2, r1, r2
 8006a00:	fb03 f202 	mul.w	r2, r3, r2
				- ((pDisplayCoordinate[0].x - pDisplayCoordinate[2].x)
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	881b      	ldrh	r3, [r3, #0]
 8006a08:	4619      	mov	r1, r3
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	3308      	adds	r3, #8
 8006a0e:	881b      	ldrh	r3, [r3, #0]
 8006a10:	1acb      	subs	r3, r1, r3
						* (pScreenSample[1].x - pScreenSample[2].x));
 8006a12:	68b9      	ldr	r1, [r7, #8]
 8006a14:	3104      	adds	r1, #4
 8006a16:	8809      	ldrh	r1, [r1, #0]
 8006a18:	4608      	mov	r0, r1
 8006a1a:	68b9      	ldr	r1, [r7, #8]
 8006a1c:	3108      	adds	r1, #8
 8006a1e:	8809      	ldrh	r1, [r1, #0]
 8006a20:	1a41      	subs	r1, r0, r1
 8006a22:	fb01 f303 	mul.w	r3, r1, r3
				- ((pDisplayCoordinate[0].x - pDisplayCoordinate[2].x)
 8006a26:	1ad3      	subs	r3, r2, r3
		pCalibrationFactor->Bn = ((pScreenSample[0].x - pScreenSample[2].x)
 8006a28:	4618      	mov	r0, r3
 8006a2a:	f7f9 fd57 	bl	80004dc <__aeabi_i2d>
 8006a2e:	4602      	mov	r2, r0
 8006a30:	460b      	mov	r3, r1
 8006a32:	6879      	ldr	r1, [r7, #4]
 8006a34:	e9c1 2302 	strd	r2, r3, [r1, #8]

		pCalibrationFactor->Cn = (pScreenSample[2].x * pDisplayCoordinate[1].x
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	3308      	adds	r3, #8
 8006a3c:	881b      	ldrh	r3, [r3, #0]
 8006a3e:	461a      	mov	r2, r3
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	3304      	adds	r3, #4
 8006a44:	881b      	ldrh	r3, [r3, #0]
 8006a46:	fb03 f202 	mul.w	r2, r3, r2
				- pScreenSample[1].x * pDisplayCoordinate[2].x)
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	3304      	adds	r3, #4
 8006a4e:	881b      	ldrh	r3, [r3, #0]
 8006a50:	4619      	mov	r1, r3
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	3308      	adds	r3, #8
 8006a56:	881b      	ldrh	r3, [r3, #0]
 8006a58:	fb01 f303 	mul.w	r3, r1, r3
 8006a5c:	1ad3      	subs	r3, r2, r3
				* pScreenSample[0].y
 8006a5e:	68ba      	ldr	r2, [r7, #8]
 8006a60:	8852      	ldrh	r2, [r2, #2]
 8006a62:	fb03 f202 	mul.w	r2, r3, r2
				+ (pScreenSample[0].x * pDisplayCoordinate[2].x
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	881b      	ldrh	r3, [r3, #0]
 8006a6a:	4619      	mov	r1, r3
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	3308      	adds	r3, #8
 8006a70:	881b      	ldrh	r3, [r3, #0]
 8006a72:	fb03 f101 	mul.w	r1, r3, r1
						- pScreenSample[2].x * pDisplayCoordinate[0].x)
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	3308      	adds	r3, #8
 8006a7a:	881b      	ldrh	r3, [r3, #0]
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	881b      	ldrh	r3, [r3, #0]
 8006a82:	fb00 f303 	mul.w	r3, r0, r3
 8006a86:	1acb      	subs	r3, r1, r3
						* pScreenSample[1].y
 8006a88:	68b9      	ldr	r1, [r7, #8]
 8006a8a:	3104      	adds	r1, #4
 8006a8c:	8849      	ldrh	r1, [r1, #2]
 8006a8e:	fb01 f303 	mul.w	r3, r1, r3
				+ (pScreenSample[0].x * pDisplayCoordinate[2].x
 8006a92:	441a      	add	r2, r3
				+ (pScreenSample[1].x * pDisplayCoordinate[0].x
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	3304      	adds	r3, #4
 8006a98:	881b      	ldrh	r3, [r3, #0]
 8006a9a:	4619      	mov	r1, r3
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	881b      	ldrh	r3, [r3, #0]
 8006aa0:	fb03 f101 	mul.w	r1, r3, r1
						- pScreenSample[0].x * pDisplayCoordinate[1].x)
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	881b      	ldrh	r3, [r3, #0]
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	3304      	adds	r3, #4
 8006aae:	881b      	ldrh	r3, [r3, #0]
 8006ab0:	fb00 f303 	mul.w	r3, r0, r3
 8006ab4:	1acb      	subs	r3, r1, r3
						* pScreenSample[2].y;
 8006ab6:	68b9      	ldr	r1, [r7, #8]
 8006ab8:	3108      	adds	r1, #8
 8006aba:	8849      	ldrh	r1, [r1, #2]
 8006abc:	fb01 f303 	mul.w	r3, r1, r3
				+ (pScreenSample[1].x * pDisplayCoordinate[0].x
 8006ac0:	4413      	add	r3, r2
		pCalibrationFactor->Cn = (pScreenSample[2].x * pDisplayCoordinate[1].x
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	f7f9 fd0a 	bl	80004dc <__aeabi_i2d>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	460b      	mov	r3, r1
 8006acc:	6879      	ldr	r1, [r7, #4]
 8006ace:	e9c1 2304 	strd	r2, r3, [r1, #16]

		pCalibrationFactor->Dn = ((pDisplayCoordinate[0].y
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	885b      	ldrh	r3, [r3, #2]
 8006ad6:	461a      	mov	r2, r3
				- pDisplayCoordinate[2].y)
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	3308      	adds	r3, #8
 8006adc:	885b      	ldrh	r3, [r3, #2]
 8006ade:	1ad3      	subs	r3, r2, r3
				* (pScreenSample[1].y - pScreenSample[2].y))
 8006ae0:	68ba      	ldr	r2, [r7, #8]
 8006ae2:	3204      	adds	r2, #4
 8006ae4:	8852      	ldrh	r2, [r2, #2]
 8006ae6:	4611      	mov	r1, r2
 8006ae8:	68ba      	ldr	r2, [r7, #8]
 8006aea:	3208      	adds	r2, #8
 8006aec:	8852      	ldrh	r2, [r2, #2]
 8006aee:	1a8a      	subs	r2, r1, r2
 8006af0:	fb03 f202 	mul.w	r2, r3, r2
				- ((pDisplayCoordinate[1].y - pDisplayCoordinate[2].y)
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	3304      	adds	r3, #4
 8006af8:	885b      	ldrh	r3, [r3, #2]
 8006afa:	4619      	mov	r1, r3
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	3308      	adds	r3, #8
 8006b00:	885b      	ldrh	r3, [r3, #2]
 8006b02:	1acb      	subs	r3, r1, r3
						* (pScreenSample[0].y - pScreenSample[2].y));
 8006b04:	68b9      	ldr	r1, [r7, #8]
 8006b06:	8849      	ldrh	r1, [r1, #2]
 8006b08:	4608      	mov	r0, r1
 8006b0a:	68b9      	ldr	r1, [r7, #8]
 8006b0c:	3108      	adds	r1, #8
 8006b0e:	8849      	ldrh	r1, [r1, #2]
 8006b10:	1a41      	subs	r1, r0, r1
 8006b12:	fb01 f303 	mul.w	r3, r1, r3
				- ((pDisplayCoordinate[1].y - pDisplayCoordinate[2].y)
 8006b16:	1ad3      	subs	r3, r2, r3
		pCalibrationFactor->Dn = ((pDisplayCoordinate[0].y
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f7f9 fcdf 	bl	80004dc <__aeabi_i2d>
 8006b1e:	4602      	mov	r2, r0
 8006b20:	460b      	mov	r3, r1
 8006b22:	6879      	ldr	r1, [r7, #4]
 8006b24:	e9c1 2306 	strd	r2, r3, [r1, #24]

		pCalibrationFactor->En = ((pScreenSample[0].x - pScreenSample[2].x)
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	881b      	ldrh	r3, [r3, #0]
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	3308      	adds	r3, #8
 8006b32:	881b      	ldrh	r3, [r3, #0]
 8006b34:	1ad3      	subs	r3, r2, r3
				* (pDisplayCoordinate[1].y - pDisplayCoordinate[2].y))
 8006b36:	68fa      	ldr	r2, [r7, #12]
 8006b38:	3204      	adds	r2, #4
 8006b3a:	8852      	ldrh	r2, [r2, #2]
 8006b3c:	4611      	mov	r1, r2
 8006b3e:	68fa      	ldr	r2, [r7, #12]
 8006b40:	3208      	adds	r2, #8
 8006b42:	8852      	ldrh	r2, [r2, #2]
 8006b44:	1a8a      	subs	r2, r1, r2
 8006b46:	fb03 f202 	mul.w	r2, r3, r2
				- ((pDisplayCoordinate[0].y - pDisplayCoordinate[2].y)
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	885b      	ldrh	r3, [r3, #2]
 8006b4e:	4619      	mov	r1, r3
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	3308      	adds	r3, #8
 8006b54:	885b      	ldrh	r3, [r3, #2]
 8006b56:	1acb      	subs	r3, r1, r3
						* (pScreenSample[1].x - pScreenSample[2].x));
 8006b58:	68b9      	ldr	r1, [r7, #8]
 8006b5a:	3104      	adds	r1, #4
 8006b5c:	8809      	ldrh	r1, [r1, #0]
 8006b5e:	4608      	mov	r0, r1
 8006b60:	68b9      	ldr	r1, [r7, #8]
 8006b62:	3108      	adds	r1, #8
 8006b64:	8809      	ldrh	r1, [r1, #0]
 8006b66:	1a41      	subs	r1, r0, r1
 8006b68:	fb01 f303 	mul.w	r3, r1, r3
				- ((pDisplayCoordinate[0].y - pDisplayCoordinate[2].y)
 8006b6c:	1ad3      	subs	r3, r2, r3
		pCalibrationFactor->En = ((pScreenSample[0].x - pScreenSample[2].x)
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f7f9 fcb4 	bl	80004dc <__aeabi_i2d>
 8006b74:	4602      	mov	r2, r0
 8006b76:	460b      	mov	r3, r1
 8006b78:	6879      	ldr	r1, [r7, #4]
 8006b7a:	e9c1 2308 	strd	r2, r3, [r1, #32]

		pCalibrationFactor->Fn = (pScreenSample[2].x * pDisplayCoordinate[1].y
 8006b7e:	68bb      	ldr	r3, [r7, #8]
 8006b80:	3308      	adds	r3, #8
 8006b82:	881b      	ldrh	r3, [r3, #0]
 8006b84:	461a      	mov	r2, r3
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	3304      	adds	r3, #4
 8006b8a:	885b      	ldrh	r3, [r3, #2]
 8006b8c:	fb03 f202 	mul.w	r2, r3, r2
				- pScreenSample[1].x * pDisplayCoordinate[2].y)
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	3304      	adds	r3, #4
 8006b94:	881b      	ldrh	r3, [r3, #0]
 8006b96:	4619      	mov	r1, r3
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	3308      	adds	r3, #8
 8006b9c:	885b      	ldrh	r3, [r3, #2]
 8006b9e:	fb01 f303 	mul.w	r3, r1, r3
 8006ba2:	1ad3      	subs	r3, r2, r3
				* pScreenSample[0].y
 8006ba4:	68ba      	ldr	r2, [r7, #8]
 8006ba6:	8852      	ldrh	r2, [r2, #2]
 8006ba8:	fb03 f202 	mul.w	r2, r3, r2
				+ (pScreenSample[0].x * pDisplayCoordinate[2].y
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	881b      	ldrh	r3, [r3, #0]
 8006bb0:	4619      	mov	r1, r3
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	3308      	adds	r3, #8
 8006bb6:	885b      	ldrh	r3, [r3, #2]
 8006bb8:	fb03 f101 	mul.w	r1, r3, r1
						- pScreenSample[2].x * pDisplayCoordinate[0].y)
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	3308      	adds	r3, #8
 8006bc0:	881b      	ldrh	r3, [r3, #0]
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	885b      	ldrh	r3, [r3, #2]
 8006bc8:	fb00 f303 	mul.w	r3, r0, r3
 8006bcc:	1acb      	subs	r3, r1, r3
						* pScreenSample[1].y
 8006bce:	68b9      	ldr	r1, [r7, #8]
 8006bd0:	3104      	adds	r1, #4
 8006bd2:	8849      	ldrh	r1, [r1, #2]
 8006bd4:	fb01 f303 	mul.w	r3, r1, r3
				+ (pScreenSample[0].x * pDisplayCoordinate[2].y
 8006bd8:	441a      	add	r2, r3
				+ (pScreenSample[1].x * pDisplayCoordinate[0].y
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	3304      	adds	r3, #4
 8006bde:	881b      	ldrh	r3, [r3, #0]
 8006be0:	4619      	mov	r1, r3
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	885b      	ldrh	r3, [r3, #2]
 8006be6:	fb03 f101 	mul.w	r1, r3, r1
						- pScreenSample[0].x * pDisplayCoordinate[1].y)
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	881b      	ldrh	r3, [r3, #0]
 8006bee:	4618      	mov	r0, r3
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	3304      	adds	r3, #4
 8006bf4:	885b      	ldrh	r3, [r3, #2]
 8006bf6:	fb00 f303 	mul.w	r3, r0, r3
 8006bfa:	1acb      	subs	r3, r1, r3
						* pScreenSample[2].y;
 8006bfc:	68b9      	ldr	r1, [r7, #8]
 8006bfe:	3108      	adds	r1, #8
 8006c00:	8849      	ldrh	r1, [r1, #2]
 8006c02:	fb01 f303 	mul.w	r3, r1, r3
				+ (pScreenSample[1].x * pDisplayCoordinate[0].y
 8006c06:	4413      	add	r3, r2
		pCalibrationFactor->Fn = (pScreenSample[2].x * pDisplayCoordinate[1].y
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f7f9 fc67 	bl	80004dc <__aeabi_i2d>
 8006c0e:	4602      	mov	r2, r0
 8006c10:	460b      	mov	r3, r1
 8006c12:	6879      	ldr	r1, [r7, #4]
 8006c14:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

	}

	return ucRet;
 8006c18:	7dfb      	ldrb	r3, [r7, #23]

}
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	3718      	adds	r7, #24
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}
	...

08006c24 <XPT2046_Touch_Calibrate>:

uint8_t XPT2046_Touch_Calibrate(void) {
 8006c24:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006c28:	b0a0      	sub	sp, #128	; 0x80
 8006c2a:	af02      	add	r7, sp, #8
	uint8_t i;

	char cStr[10];

	uint16_t usScreenWidth, usScreenHeigth;
	uint16_t usTest_x = 0, usTest_y = 0, usGap_x = 0, usGap_y = 0;
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8006c32:	2300      	movs	r3, #0
 8006c34:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 8006c38:	2300      	movs	r3, #0
 8006c3a:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8006c3e:	2300      	movs	r3, #0
 8006c40:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

	char *pStr = 0;
 8006c44:	2300      	movs	r3, #0
 8006c46:	66bb      	str	r3, [r7, #104]	; 0x68
	strType_XPT2046_Coordinate strCrossCoordinate[4], strScreenSample[4];

	strType_XPT2046_Calibration CalibrationFactor;

#if ( macXPT2046_Coordinate_GramScan == 1 ) || ( macXPT2046_Coordinate_GramScan == 4 )
	usScreenWidth = LCD_Default_Max_Width;
 8006c48:	23f0      	movs	r3, #240	; 0xf0
 8006c4a:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	usScreenHeigth = LCD_Default_Max_Heigth;
 8006c4e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8006c52:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	    usScreenWidth = LCD_Default_Max_Heigth;
	    usScreenHeigth = LCD_Default_Max_Width;
	
	  #endif

	strCrossCoordinate[0].x = usScreenWidth >> 2;
 8006c56:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8006c5a:	089b      	lsrs	r3, r3, #2
 8006c5c:	b29b      	uxth	r3, r3
 8006c5e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	strCrossCoordinate[0].y = usScreenHeigth >> 2;
 8006c62:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006c66:	089b      	lsrs	r3, r3, #2
 8006c68:	b29b      	uxth	r3, r3
 8006c6a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

	strCrossCoordinate[1].x = strCrossCoordinate[0].x;
 8006c6e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006c72:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	strCrossCoordinate[1].y = (usScreenHeigth * 3) >> 2;
 8006c76:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
 8006c7a:	4613      	mov	r3, r2
 8006c7c:	005b      	lsls	r3, r3, #1
 8006c7e:	4413      	add	r3, r2
 8006c80:	109b      	asrs	r3, r3, #2
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

	strCrossCoordinate[2].x = (usScreenWidth * 3) >> 2;
 8006c88:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8006c8c:	4613      	mov	r3, r2
 8006c8e:	005b      	lsls	r3, r3, #1
 8006c90:	4413      	add	r3, r2
 8006c92:	109b      	asrs	r3, r3, #2
 8006c94:	b29b      	uxth	r3, r3
 8006c96:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	strCrossCoordinate[2].y = strCrossCoordinate[1].y;
 8006c9a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006c9e:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

	strCrossCoordinate[3].x = strCrossCoordinate[2].x;
 8006ca2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006ca6:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	strCrossCoordinate[3].y = strCrossCoordinate[0].y;
 8006caa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006cae:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

	LCD_GramScan(1);
 8006cb2:	2001      	movs	r0, #1
 8006cb4:	f7fb feb6 	bl	8002a24 <LCD_GramScan>

	for (i = 0; i < 4; i++) {
 8006cb8:	2300      	movs	r3, #0
 8006cba:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8006cbe:	e047      	b.n	8006d50 <XPT2046_Touch_Calibrate+0x12c>
		LCD_Clear(0, 0, usScreenWidth, usScreenHeigth);
 8006cc0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006cc4:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8006cc8:	2100      	movs	r1, #0
 8006cca:	2000      	movs	r0, #0
 8006ccc:	f7fb fc30 	bl	8002530 <LCD_Clear>

		pStr = "Touch Calibrate ......";
 8006cd0:	4bb6      	ldr	r3, [pc, #728]	; (8006fac <XPT2046_Touch_Calibrate+0x388>)
 8006cd2:	66bb      	str	r3, [r7, #104]	; 0x68
		LCD_DrawString_Color(
				(usScreenWidth - (strlen(pStr) - 7) * WIDTH_EN_CHAR) >> 1,
 8006cd4:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 8006cd8:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8006cda:	f7f9 faa5 	bl	8000228 <strlen>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	3b07      	subs	r3, #7
 8006ce2:	00db      	lsls	r3, r3, #3
 8006ce4:	1ae3      	subs	r3, r4, r3
 8006ce6:	085b      	lsrs	r3, r3, #1
		LCD_DrawString_Color(
 8006ce8:	b298      	uxth	r0, r3
 8006cea:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006cee:	085b      	lsrs	r3, r3, #1
 8006cf0:	b299      	uxth	r1, r3
 8006cf2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8006cf6:	9300      	str	r3, [sp, #0]
 8006cf8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006cfc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006cfe:	f7fb fe5b 	bl	80029b8 <LCD_DrawString_Color>
		/*
		sprintf(cStr, "%d", i + 1);
		LCD_DrawString_Color(usScreenWidth >> 1,
				(usScreenHeigth >> 1) - HEIGHT_EN_CHAR, cStr, BACKGROUND, RED);
		*/
		XPT2046_DelayUS(100000);
 8006d02:	48ab      	ldr	r0, [pc, #684]	; (8006fb0 <XPT2046_Touch_Calibrate+0x38c>)
 8006d04:	f7ff fc22 	bl	800654c <XPT2046_DelayUS>

		LCD_DrawCross(strCrossCoordinate[i].x, strCrossCoordinate[i].y);
 8006d08:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	3378      	adds	r3, #120	; 0x78
 8006d10:	443b      	add	r3, r7
 8006d12:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8006d16:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8006d1a:	009b      	lsls	r3, r3, #2
 8006d1c:	3378      	adds	r3, #120	; 0x78
 8006d1e:	443b      	add	r3, r7
 8006d20:	f833 3c2e 	ldrh.w	r3, [r3, #-46]
 8006d24:	4619      	mov	r1, r3
 8006d26:	4610      	mov	r0, r2
 8006d28:	f7fb fe24 	bl	8002974 <LCD_DrawCross>

		while (!XPT2046_ReadAdc_Smooth_XY(&strScreenSample[i]))
 8006d2c:	bf00      	nop
 8006d2e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8006d32:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006d36:	009b      	lsls	r3, r3, #2
 8006d38:	4413      	add	r3, r2
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	f7ff fcce 	bl	80066dc <XPT2046_ReadAdc_Smooth_XY>
 8006d40:	4603      	mov	r3, r0
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d0f3      	beq.n	8006d2e <XPT2046_Touch_Calibrate+0x10a>
	for (i = 0; i < 4; i++) {
 8006d46:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8006d4a:	3301      	adds	r3, #1
 8006d4c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8006d50:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8006d54:	2b03      	cmp	r3, #3
 8006d56:	d9b3      	bls.n	8006cc0 <XPT2046_Touch_Calibrate+0x9c>
			;

	}

	XPT2046_Calculate_CalibrationFactor(strCrossCoordinate, strScreenSample,
 8006d58:	463a      	mov	r2, r7
 8006d5a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8006d5e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006d62:	4618      	mov	r0, r3
 8006d64:	f7ff fdd0 	bl	8006908 <XPT2046_Calculate_CalibrationFactor>
			&CalibrationFactor);

	if (CalibrationFactor.Divider == 0)
 8006d68:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8006d6c:	f04f 0200 	mov.w	r2, #0
 8006d70:	f04f 0300 	mov.w	r3, #0
 8006d74:	f7f9 fe84 	bl	8000a80 <__aeabi_dcmpeq>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	f040 8113 	bne.w	8006fa6 <XPT2046_Touch_Calibrate+0x382>
		goto Failure;

	usTest_x = ((CalibrationFactor.An * strScreenSample[3].x)
 8006d80:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006d84:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f7f9 fba7 	bl	80004dc <__aeabi_i2d>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	460b      	mov	r3, r1
 8006d92:	4620      	mov	r0, r4
 8006d94:	4629      	mov	r1, r5
 8006d96:	f7f9 fc0b 	bl	80005b0 <__aeabi_dmul>
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	460b      	mov	r3, r1
 8006d9e:	4690      	mov	r8, r2
 8006da0:	4699      	mov	r9, r3
			+ (CalibrationFactor.Bn * strScreenSample[3].y)
 8006da2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006da6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8006daa:	4618      	mov	r0, r3
 8006dac:	f7f9 fb96 	bl	80004dc <__aeabi_i2d>
 8006db0:	4602      	mov	r2, r0
 8006db2:	460b      	mov	r3, r1
 8006db4:	4620      	mov	r0, r4
 8006db6:	4629      	mov	r1, r5
 8006db8:	f7f9 fbfa 	bl	80005b0 <__aeabi_dmul>
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	460b      	mov	r3, r1
 8006dc0:	4640      	mov	r0, r8
 8006dc2:	4649      	mov	r1, r9
 8006dc4:	f7f9 fa3e 	bl	8000244 <__adddf3>
 8006dc8:	4602      	mov	r2, r0
 8006dca:	460b      	mov	r3, r1
 8006dcc:	4610      	mov	r0, r2
 8006dce:	4619      	mov	r1, r3
			+ CalibrationFactor.Cn) / CalibrationFactor.Divider;
 8006dd0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006dd4:	f7f9 fa36 	bl	8000244 <__adddf3>
 8006dd8:	4602      	mov	r2, r0
 8006dda:	460b      	mov	r3, r1
 8006ddc:	4610      	mov	r0, r2
 8006dde:	4619      	mov	r1, r3
 8006de0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006de4:	f7f9 fd0e 	bl	8000804 <__aeabi_ddiv>
 8006de8:	4602      	mov	r2, r0
 8006dea:	460b      	mov	r3, r1
	usTest_x = ((CalibrationFactor.An * strScreenSample[3].x)
 8006dec:	4610      	mov	r0, r2
 8006dee:	4619      	mov	r1, r3
 8006df0:	f7f9 fea0 	bl	8000b34 <__aeabi_d2uiz>
 8006df4:	4603      	mov	r3, r0
 8006df6:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
	usTest_y = ((CalibrationFactor.Dn * strScreenSample[3].x)
 8006dfa:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8006dfe:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8006e02:	4618      	mov	r0, r3
 8006e04:	f7f9 fb6a 	bl	80004dc <__aeabi_i2d>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	460b      	mov	r3, r1
 8006e0c:	4620      	mov	r0, r4
 8006e0e:	4629      	mov	r1, r5
 8006e10:	f7f9 fbce 	bl	80005b0 <__aeabi_dmul>
 8006e14:	4602      	mov	r2, r0
 8006e16:	460b      	mov	r3, r1
 8006e18:	4690      	mov	r8, r2
 8006e1a:	4699      	mov	r9, r3
			+ (CalibrationFactor.En * strScreenSample[3].y)
 8006e1c:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8006e20:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8006e24:	4618      	mov	r0, r3
 8006e26:	f7f9 fb59 	bl	80004dc <__aeabi_i2d>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	4620      	mov	r0, r4
 8006e30:	4629      	mov	r1, r5
 8006e32:	f7f9 fbbd 	bl	80005b0 <__aeabi_dmul>
 8006e36:	4602      	mov	r2, r0
 8006e38:	460b      	mov	r3, r1
 8006e3a:	4640      	mov	r0, r8
 8006e3c:	4649      	mov	r1, r9
 8006e3e:	f7f9 fa01 	bl	8000244 <__adddf3>
 8006e42:	4602      	mov	r2, r0
 8006e44:	460b      	mov	r3, r1
 8006e46:	4610      	mov	r0, r2
 8006e48:	4619      	mov	r1, r3
			+ CalibrationFactor.Fn) / CalibrationFactor.Divider;
 8006e4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e4e:	f7f9 f9f9 	bl	8000244 <__adddf3>
 8006e52:	4602      	mov	r2, r0
 8006e54:	460b      	mov	r3, r1
 8006e56:	4610      	mov	r0, r2
 8006e58:	4619      	mov	r1, r3
 8006e5a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006e5e:	f7f9 fcd1 	bl	8000804 <__aeabi_ddiv>
 8006e62:	4602      	mov	r2, r0
 8006e64:	460b      	mov	r3, r1
	usTest_y = ((CalibrationFactor.Dn * strScreenSample[3].x)
 8006e66:	4610      	mov	r0, r2
 8006e68:	4619      	mov	r1, r3
 8006e6a:	f7f9 fe63 	bl	8000b34 <__aeabi_d2uiz>
 8006e6e:	4603      	mov	r3, r0
 8006e70:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72

	usGap_x =
			(usTest_x > strCrossCoordinate[3].x) ?
 8006e74:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
	usGap_x =
 8006e78:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8006e7c:	429a      	cmp	r2, r3
 8006e7e:	d906      	bls.n	8006e8e <XPT2046_Touch_Calibrate+0x26a>
					(usTest_x - strCrossCoordinate[3].x) :
 8006e80:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
	usGap_x =
 8006e84:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8006e88:	1ad3      	subs	r3, r2, r3
 8006e8a:	b29b      	uxth	r3, r3
 8006e8c:	e005      	b.n	8006e9a <XPT2046_Touch_Calibrate+0x276>
					(strCrossCoordinate[3].x - usTest_x);
 8006e8e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
	usGap_x =
 8006e92:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8006e96:	1ad3      	subs	r3, r2, r3
 8006e98:	b29b      	uxth	r3, r3
 8006e9a:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
	usGap_y =
			(usTest_y > strCrossCoordinate[3].y) ?
 8006e9e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
	usGap_y =
 8006ea2:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 8006ea6:	429a      	cmp	r2, r3
 8006ea8:	d906      	bls.n	8006eb8 <XPT2046_Touch_Calibrate+0x294>
					(usTest_y - strCrossCoordinate[3].y) :
 8006eaa:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
	usGap_y =
 8006eae:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 8006eb2:	1ad3      	subs	r3, r2, r3
 8006eb4:	b29b      	uxth	r3, r3
 8006eb6:	e005      	b.n	8006ec4 <XPT2046_Touch_Calibrate+0x2a0>
					(strCrossCoordinate[3].y - usTest_y);
 8006eb8:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
	usGap_y =
 8006ebc:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8006ec0:	1ad3      	subs	r3, r2, r3
 8006ec2:	b29b      	uxth	r3, r3
 8006ec4:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

	if ((usGap_x > 10) || (usGap_y > 10))
 8006ec8:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8006ecc:	2b0a      	cmp	r3, #10
 8006ece:	d877      	bhi.n	8006fc0 <XPT2046_Touch_Calibrate+0x39c>
 8006ed0:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8006ed4:	2b0a      	cmp	r3, #10
 8006ed6:	d873      	bhi.n	8006fc0 <XPT2046_Touch_Calibrate+0x39c>
		goto Failure;

	strXPT2046_TouchPara.dX_X = (CalibrationFactor.An * 1.0)
 8006ed8:	e9d7 0100 	ldrd	r0, r1, [r7]
			/ CalibrationFactor.Divider;
 8006edc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006ee0:	f7f9 fc90 	bl	8000804 <__aeabi_ddiv>
 8006ee4:	4602      	mov	r2, r0
 8006ee6:	460b      	mov	r3, r1
	strXPT2046_TouchPara.dX_X = (CalibrationFactor.An * 1.0)
 8006ee8:	4932      	ldr	r1, [pc, #200]	; (8006fb4 <XPT2046_Touch_Calibrate+0x390>)
 8006eea:	e9c1 2300 	strd	r2, r3, [r1]
	strXPT2046_TouchPara.dX_Y = (CalibrationFactor.Bn * 1.0)
 8006eee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
			/ CalibrationFactor.Divider;
 8006ef2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006ef6:	f7f9 fc85 	bl	8000804 <__aeabi_ddiv>
 8006efa:	4602      	mov	r2, r0
 8006efc:	460b      	mov	r3, r1
	strXPT2046_TouchPara.dX_Y = (CalibrationFactor.Bn * 1.0)
 8006efe:	492d      	ldr	r1, [pc, #180]	; (8006fb4 <XPT2046_Touch_Calibrate+0x390>)
 8006f00:	e9c1 2302 	strd	r2, r3, [r1, #8]
	strXPT2046_TouchPara.dX = (CalibrationFactor.Cn * 1.0)
 8006f04:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
			/ CalibrationFactor.Divider;
 8006f08:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006f0c:	f7f9 fc7a 	bl	8000804 <__aeabi_ddiv>
 8006f10:	4602      	mov	r2, r0
 8006f12:	460b      	mov	r3, r1
	strXPT2046_TouchPara.dX = (CalibrationFactor.Cn * 1.0)
 8006f14:	4927      	ldr	r1, [pc, #156]	; (8006fb4 <XPT2046_Touch_Calibrate+0x390>)
 8006f16:	e9c1 2304 	strd	r2, r3, [r1, #16]

	strXPT2046_TouchPara.dY_X = (CalibrationFactor.Dn * 1.0)
 8006f1a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
			/ CalibrationFactor.Divider;
 8006f1e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006f22:	f7f9 fc6f 	bl	8000804 <__aeabi_ddiv>
 8006f26:	4602      	mov	r2, r0
 8006f28:	460b      	mov	r3, r1
	strXPT2046_TouchPara.dY_X = (CalibrationFactor.Dn * 1.0)
 8006f2a:	4922      	ldr	r1, [pc, #136]	; (8006fb4 <XPT2046_Touch_Calibrate+0x390>)
 8006f2c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	strXPT2046_TouchPara.dY_Y = (CalibrationFactor.En * 1.0)
 8006f30:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
			/ CalibrationFactor.Divider;
 8006f34:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006f38:	f7f9 fc64 	bl	8000804 <__aeabi_ddiv>
 8006f3c:	4602      	mov	r2, r0
 8006f3e:	460b      	mov	r3, r1
	strXPT2046_TouchPara.dY_Y = (CalibrationFactor.En * 1.0)
 8006f40:	491c      	ldr	r1, [pc, #112]	; (8006fb4 <XPT2046_Touch_Calibrate+0x390>)
 8006f42:	e9c1 2308 	strd	r2, r3, [r1, #32]
	strXPT2046_TouchPara.dY = (CalibrationFactor.Fn * 1.0)
 8006f46:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
			/ CalibrationFactor.Divider;
 8006f4a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006f4e:	f7f9 fc59 	bl	8000804 <__aeabi_ddiv>
 8006f52:	4602      	mov	r2, r0
 8006f54:	460b      	mov	r3, r1
	strXPT2046_TouchPara.dY = (CalibrationFactor.Fn * 1.0)
 8006f56:	4917      	ldr	r1, [pc, #92]	; (8006fb4 <XPT2046_Touch_Calibrate+0x390>)
 8006f58:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

#endif

	LCD_Clear(0, 0, usScreenWidth, usScreenHeigth);
 8006f5c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006f60:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8006f64:	2100      	movs	r1, #0
 8006f66:	2000      	movs	r0, #0
 8006f68:	f7fb fae2 	bl	8002530 <LCD_Clear>

	pStr = "Welcome !";
 8006f6c:	4b12      	ldr	r3, [pc, #72]	; (8006fb8 <XPT2046_Touch_Calibrate+0x394>)
 8006f6e:	66bb      	str	r3, [r7, #104]	; 0x68
	LCD_DrawString_Color((usScreenWidth - strlen(pStr) * WIDTH_EN_CHAR) >> 1,
 8006f70:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 8006f74:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8006f76:	f7f9 f957 	bl	8000228 <strlen>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	00db      	lsls	r3, r3, #3
 8006f7e:	1ae3      	subs	r3, r4, r3
 8006f80:	085b      	lsrs	r3, r3, #1
 8006f82:	b298      	uxth	r0, r3
 8006f84:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006f88:	085b      	lsrs	r3, r3, #1
 8006f8a:	b299      	uxth	r1, r3
 8006f8c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8006f90:	9300      	str	r3, [sp, #0]
 8006f92:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006f96:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006f98:	f7fb fd0e 	bl	80029b8 <LCD_DrawString_Color>
			usScreenHeigth >> 1, pStr, BACKGROUND, RED);

	XPT2046_DelayUS(200000);
 8006f9c:	4807      	ldr	r0, [pc, #28]	; (8006fbc <XPT2046_Touch_Calibrate+0x398>)
 8006f9e:	f7ff fad5 	bl	800654c <XPT2046_DelayUS>

	return 1;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	e04b      	b.n	800703e <XPT2046_Touch_Calibrate+0x41a>
		goto Failure;
 8006fa6:	bf00      	nop
 8006fa8:	e00b      	b.n	8006fc2 <XPT2046_Touch_Calibrate+0x39e>
 8006faa:	bf00      	nop
 8006fac:	0800ce8c 	.word	0x0800ce8c
 8006fb0:	000186a0 	.word	0x000186a0
 8006fb4:	20000018 	.word	0x20000018
 8006fb8:	0800cea4 	.word	0x0800cea4
 8006fbc:	00030d40 	.word	0x00030d40
		goto Failure;
 8006fc0:	bf00      	nop

	Failure:

	LCD_Clear(0, 0, usScreenWidth, usScreenHeigth);
 8006fc2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006fc6:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8006fca:	2100      	movs	r1, #0
 8006fcc:	2000      	movs	r0, #0
 8006fce:	f7fb faaf 	bl	8002530 <LCD_Clear>

	pStr = "Calibrate fail";
 8006fd2:	4b1d      	ldr	r3, [pc, #116]	; (8007048 <XPT2046_Touch_Calibrate+0x424>)
 8006fd4:	66bb      	str	r3, [r7, #104]	; 0x68
	LCD_DrawString_Color((usScreenWidth - strlen(pStr) * WIDTH_EN_CHAR) >> 1,
 8006fd6:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 8006fda:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8006fdc:	f7f9 f924 	bl	8000228 <strlen>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	00db      	lsls	r3, r3, #3
 8006fe4:	1ae3      	subs	r3, r4, r3
 8006fe6:	085b      	lsrs	r3, r3, #1
 8006fe8:	b298      	uxth	r0, r3
 8006fea:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006fee:	085b      	lsrs	r3, r3, #1
 8006ff0:	b299      	uxth	r1, r3
 8006ff2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8006ff6:	9300      	str	r3, [sp, #0]
 8006ff8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006ffc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006ffe:	f7fb fcdb 	bl	80029b8 <LCD_DrawString_Color>
			usScreenHeigth >> 1, pStr, BACKGROUND, RED);

	pStr = "try again";
 8007002:	4b12      	ldr	r3, [pc, #72]	; (800704c <XPT2046_Touch_Calibrate+0x428>)
 8007004:	66bb      	str	r3, [r7, #104]	; 0x68
	LCD_DrawString_Color((usScreenWidth - strlen(pStr) * WIDTH_EN_CHAR) >> 1,
 8007006:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 800700a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800700c:	f7f9 f90c 	bl	8000228 <strlen>
 8007010:	4603      	mov	r3, r0
 8007012:	00db      	lsls	r3, r3, #3
 8007014:	1ae3      	subs	r3, r4, r3
 8007016:	085b      	lsrs	r3, r3, #1
 8007018:	b298      	uxth	r0, r3
 800701a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800701e:	085b      	lsrs	r3, r3, #1
 8007020:	b29b      	uxth	r3, r3
 8007022:	3310      	adds	r3, #16
 8007024:	b299      	uxth	r1, r3
 8007026:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800702a:	9300      	str	r3, [sp, #0]
 800702c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007030:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007032:	f7fb fcc1 	bl	80029b8 <LCD_DrawString_Color>
			(usScreenHeigth >> 1) + HEIGHT_EN_CHAR, pStr, BACKGROUND, RED);

	XPT2046_DelayUS(1000000);
 8007036:	4806      	ldr	r0, [pc, #24]	; (8007050 <XPT2046_Touch_Calibrate+0x42c>)
 8007038:	f7ff fa88 	bl	800654c <XPT2046_DelayUS>

	return 0;
 800703c:	2300      	movs	r3, #0

}
 800703e:	4618      	mov	r0, r3
 8007040:	3778      	adds	r7, #120	; 0x78
 8007042:	46bd      	mov	sp, r7
 8007044:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007048:	0800ceb0 	.word	0x0800ceb0
 800704c:	0800cec0 	.word	0x0800cec0
 8007050:	000f4240 	.word	0x000f4240

08007054 <XPT2046_Get_TouchedPoint>:

uint8_t XPT2046_Get_TouchedPoint(strType_XPT2046_Coordinate *pDisplayCoordinate,
		strType_XPT2046_TouchPara *pTouchPara) {
 8007054:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007058:	b084      	sub	sp, #16
 800705a:	af00      	add	r7, sp, #0
 800705c:	6078      	str	r0, [r7, #4]
 800705e:	6039      	str	r1, [r7, #0]
	uint8_t ucRet = 1;
 8007060:	2301      	movs	r3, #1
 8007062:	73fb      	strb	r3, [r7, #15]

	strType_XPT2046_Coordinate strScreenCoordinate;

	if (XPT2046_ReadAdc_Smooth_XY(&strScreenCoordinate)) {
 8007064:	f107 0308 	add.w	r3, r7, #8
 8007068:	4618      	mov	r0, r3
 800706a:	f7ff fb37 	bl	80066dc <XPT2046_ReadAdc_Smooth_XY>
 800706e:	4603      	mov	r3, r0
 8007070:	2b00      	cmp	r3, #0
 8007072:	d06e      	beq.n	8007152 <XPT2046_Get_TouchedPoint+0xfe>
		pDisplayCoordinate->x = ((pTouchPara->dX_X * strScreenCoordinate.x)
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	e9d3 4500 	ldrd	r4, r5, [r3]
 800707a:	893b      	ldrh	r3, [r7, #8]
 800707c:	4618      	mov	r0, r3
 800707e:	f7f9 fa2d 	bl	80004dc <__aeabi_i2d>
 8007082:	4602      	mov	r2, r0
 8007084:	460b      	mov	r3, r1
 8007086:	4620      	mov	r0, r4
 8007088:	4629      	mov	r1, r5
 800708a:	f7f9 fa91 	bl	80005b0 <__aeabi_dmul>
 800708e:	4602      	mov	r2, r0
 8007090:	460b      	mov	r3, r1
 8007092:	4690      	mov	r8, r2
 8007094:	4699      	mov	r9, r3
				+ (pTouchPara->dX_Y * strScreenCoordinate.y) + pTouchPara->dX);
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 800709c:	897b      	ldrh	r3, [r7, #10]
 800709e:	4618      	mov	r0, r3
 80070a0:	f7f9 fa1c 	bl	80004dc <__aeabi_i2d>
 80070a4:	4602      	mov	r2, r0
 80070a6:	460b      	mov	r3, r1
 80070a8:	4620      	mov	r0, r4
 80070aa:	4629      	mov	r1, r5
 80070ac:	f7f9 fa80 	bl	80005b0 <__aeabi_dmul>
 80070b0:	4602      	mov	r2, r0
 80070b2:	460b      	mov	r3, r1
 80070b4:	4640      	mov	r0, r8
 80070b6:	4649      	mov	r1, r9
 80070b8:	f7f9 f8c4 	bl	8000244 <__adddf3>
 80070bc:	4602      	mov	r2, r0
 80070be:	460b      	mov	r3, r1
 80070c0:	4610      	mov	r0, r2
 80070c2:	4619      	mov	r1, r3
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80070ca:	f7f9 f8bb 	bl	8000244 <__adddf3>
 80070ce:	4602      	mov	r2, r0
 80070d0:	460b      	mov	r3, r1
		pDisplayCoordinate->x = ((pTouchPara->dX_X * strScreenCoordinate.x)
 80070d2:	4610      	mov	r0, r2
 80070d4:	4619      	mov	r1, r3
 80070d6:	f7f9 fd2d 	bl	8000b34 <__aeabi_d2uiz>
 80070da:	4603      	mov	r3, r0
 80070dc:	b29a      	uxth	r2, r3
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	801a      	strh	r2, [r3, #0]
		pDisplayCoordinate->y = ((pTouchPara->dY_X * strScreenCoordinate.x)
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80070e8:	893b      	ldrh	r3, [r7, #8]
 80070ea:	4618      	mov	r0, r3
 80070ec:	f7f9 f9f6 	bl	80004dc <__aeabi_i2d>
 80070f0:	4602      	mov	r2, r0
 80070f2:	460b      	mov	r3, r1
 80070f4:	4620      	mov	r0, r4
 80070f6:	4629      	mov	r1, r5
 80070f8:	f7f9 fa5a 	bl	80005b0 <__aeabi_dmul>
 80070fc:	4602      	mov	r2, r0
 80070fe:	460b      	mov	r3, r1
 8007100:	4690      	mov	r8, r2
 8007102:	4699      	mov	r9, r3
				+ (pTouchPara->dY_Y * strScreenCoordinate.y) + pTouchPara->dY);
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800710a:	897b      	ldrh	r3, [r7, #10]
 800710c:	4618      	mov	r0, r3
 800710e:	f7f9 f9e5 	bl	80004dc <__aeabi_i2d>
 8007112:	4602      	mov	r2, r0
 8007114:	460b      	mov	r3, r1
 8007116:	4620      	mov	r0, r4
 8007118:	4629      	mov	r1, r5
 800711a:	f7f9 fa49 	bl	80005b0 <__aeabi_dmul>
 800711e:	4602      	mov	r2, r0
 8007120:	460b      	mov	r3, r1
 8007122:	4640      	mov	r0, r8
 8007124:	4649      	mov	r1, r9
 8007126:	f7f9 f88d 	bl	8000244 <__adddf3>
 800712a:	4602      	mov	r2, r0
 800712c:	460b      	mov	r3, r1
 800712e:	4610      	mov	r0, r2
 8007130:	4619      	mov	r1, r3
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8007138:	f7f9 f884 	bl	8000244 <__adddf3>
 800713c:	4602      	mov	r2, r0
 800713e:	460b      	mov	r3, r1
		pDisplayCoordinate->y = ((pTouchPara->dY_X * strScreenCoordinate.x)
 8007140:	4610      	mov	r0, r2
 8007142:	4619      	mov	r1, r3
 8007144:	f7f9 fcf6 	bl	8000b34 <__aeabi_d2uiz>
 8007148:	4603      	mov	r3, r0
 800714a:	b29a      	uxth	r2, r3
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	805a      	strh	r2, [r3, #2]
 8007150:	e001      	b.n	8007156 <XPT2046_Get_TouchedPoint+0x102>

	}

	else
		ucRet = 0;
 8007152:	2300      	movs	r3, #0
 8007154:	73fb      	strb	r3, [r7, #15]

	return ucRet;
 8007156:	7bfb      	ldrb	r3, [r7, #15]

}
 8007158:	4618      	mov	r0, r3
 800715a:	3710      	adds	r7, #16
 800715c:	46bd      	mov	sp, r7
 800715e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08007162 <XPT2046_Reset_TouchPoint>:

void XPT2046_Reset_TouchPoint(strType_XPT2046_Coordinate *pDisplayCoordinate){
 8007162:	b480      	push	{r7}
 8007164:	b083      	sub	sp, #12
 8007166:	af00      	add	r7, sp, #0
 8007168:	6078      	str	r0, [r7, #4]
	//Reset X and Y
	pDisplayCoordinate->x = 0;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2200      	movs	r2, #0
 800716e:	801a      	strh	r2, [r3, #0]
	pDisplayCoordinate->y = 0;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	805a      	strh	r2, [r3, #2]
}
 8007176:	bf00      	nop
 8007178:	370c      	adds	r7, #12
 800717a:	46bd      	mov	sp, r7
 800717c:	bc80      	pop	{r7}
 800717e:	4770      	bx	lr

08007180 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8007180:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8007182:	e003      	b.n	800718c <LoopCopyDataInit>

08007184 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8007184:	4b0b      	ldr	r3, [pc, #44]	; (80071b4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8007186:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8007188:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800718a:	3104      	adds	r1, #4

0800718c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800718c:	480a      	ldr	r0, [pc, #40]	; (80071b8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800718e:	4b0b      	ldr	r3, [pc, #44]	; (80071bc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8007190:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8007192:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8007194:	d3f6      	bcc.n	8007184 <CopyDataInit>
  ldr r2, =_sbss
 8007196:	4a0a      	ldr	r2, [pc, #40]	; (80071c0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8007198:	e002      	b.n	80071a0 <LoopFillZerobss>

0800719a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800719a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800719c:	f842 3b04 	str.w	r3, [r2], #4

080071a0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80071a0:	4b08      	ldr	r3, [pc, #32]	; (80071c4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80071a2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80071a4:	d3f9      	bcc.n	800719a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80071a6:	f7ff f931 	bl	800640c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80071aa:	f003 fe25 	bl	800adf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80071ae:	f7fb fd8b 	bl	8002cc8 <main>
  bx lr
 80071b2:	4770      	bx	lr
  ldr r3, =_sidata
 80071b4:	080771b8 	.word	0x080771b8
  ldr r0, =_sdata
 80071b8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80071bc:	200000b4 	.word	0x200000b4
  ldr r2, =_sbss
 80071c0:	200000b4 	.word	0x200000b4
  ldr r3, = _ebss
 80071c4:	20000bec 	.word	0x20000bec

080071c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80071c8:	e7fe      	b.n	80071c8 <ADC1_2_IRQHandler>
	...

080071cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80071d0:	4b08      	ldr	r3, [pc, #32]	; (80071f4 <HAL_Init+0x28>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a07      	ldr	r2, [pc, #28]	; (80071f4 <HAL_Init+0x28>)
 80071d6:	f043 0310 	orr.w	r3, r3, #16
 80071da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80071dc:	2003      	movs	r0, #3
 80071de:	f000 fe01 	bl	8007de4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80071e2:	2000      	movs	r0, #0
 80071e4:	f000 f808 	bl	80071f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80071e8:	f7fe fdfe 	bl	8005de8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80071ec:	2300      	movs	r3, #0
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	bd80      	pop	{r7, pc}
 80071f2:	bf00      	nop
 80071f4:	40022000 	.word	0x40022000

080071f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b082      	sub	sp, #8
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007200:	4b12      	ldr	r3, [pc, #72]	; (800724c <HAL_InitTick+0x54>)
 8007202:	681a      	ldr	r2, [r3, #0]
 8007204:	4b12      	ldr	r3, [pc, #72]	; (8007250 <HAL_InitTick+0x58>)
 8007206:	781b      	ldrb	r3, [r3, #0]
 8007208:	4619      	mov	r1, r3
 800720a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800720e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007212:	fbb2 f3f3 	udiv	r3, r2, r3
 8007216:	4618      	mov	r0, r3
 8007218:	f000 fe19 	bl	8007e4e <HAL_SYSTICK_Config>
 800721c:	4603      	mov	r3, r0
 800721e:	2b00      	cmp	r3, #0
 8007220:	d001      	beq.n	8007226 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007222:	2301      	movs	r3, #1
 8007224:	e00e      	b.n	8007244 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2b0f      	cmp	r3, #15
 800722a:	d80a      	bhi.n	8007242 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800722c:	2200      	movs	r2, #0
 800722e:	6879      	ldr	r1, [r7, #4]
 8007230:	f04f 30ff 	mov.w	r0, #4294967295
 8007234:	f000 fde1 	bl	8007dfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007238:	4a06      	ldr	r2, [pc, #24]	; (8007254 <HAL_InitTick+0x5c>)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800723e:	2300      	movs	r3, #0
 8007240:	e000      	b.n	8007244 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007242:	2301      	movs	r3, #1
}
 8007244:	4618      	mov	r0, r3
 8007246:	3708      	adds	r7, #8
 8007248:	46bd      	mov	sp, r7
 800724a:	bd80      	pop	{r7, pc}
 800724c:	20000014 	.word	0x20000014
 8007250:	2000004c 	.word	0x2000004c
 8007254:	20000048 	.word	0x20000048

08007258 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007258:	b480      	push	{r7}
 800725a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800725c:	4b05      	ldr	r3, [pc, #20]	; (8007274 <HAL_IncTick+0x1c>)
 800725e:	781b      	ldrb	r3, [r3, #0]
 8007260:	461a      	mov	r2, r3
 8007262:	4b05      	ldr	r3, [pc, #20]	; (8007278 <HAL_IncTick+0x20>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4413      	add	r3, r2
 8007268:	4a03      	ldr	r2, [pc, #12]	; (8007278 <HAL_IncTick+0x20>)
 800726a:	6013      	str	r3, [r2, #0]
}
 800726c:	bf00      	nop
 800726e:	46bd      	mov	sp, r7
 8007270:	bc80      	pop	{r7}
 8007272:	4770      	bx	lr
 8007274:	2000004c 	.word	0x2000004c
 8007278:	20000bd8 	.word	0x20000bd8

0800727c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800727c:	b480      	push	{r7}
 800727e:	af00      	add	r7, sp, #0
  return uwTick;
 8007280:	4b02      	ldr	r3, [pc, #8]	; (800728c <HAL_GetTick+0x10>)
 8007282:	681b      	ldr	r3, [r3, #0]
}
 8007284:	4618      	mov	r0, r3
 8007286:	46bd      	mov	sp, r7
 8007288:	bc80      	pop	{r7}
 800728a:	4770      	bx	lr
 800728c:	20000bd8 	.word	0x20000bd8

08007290 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b084      	sub	sp, #16
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007298:	f7ff fff0 	bl	800727c <HAL_GetTick>
 800729c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072a8:	d005      	beq.n	80072b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80072aa:	4b0a      	ldr	r3, [pc, #40]	; (80072d4 <HAL_Delay+0x44>)
 80072ac:	781b      	ldrb	r3, [r3, #0]
 80072ae:	461a      	mov	r2, r3
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	4413      	add	r3, r2
 80072b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80072b6:	bf00      	nop
 80072b8:	f7ff ffe0 	bl	800727c <HAL_GetTick>
 80072bc:	4602      	mov	r2, r0
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	1ad3      	subs	r3, r2, r3
 80072c2:	68fa      	ldr	r2, [r7, #12]
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d8f7      	bhi.n	80072b8 <HAL_Delay+0x28>
  {
  }
}
 80072c8:	bf00      	nop
 80072ca:	bf00      	nop
 80072cc:	3710      	adds	r7, #16
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}
 80072d2:	bf00      	nop
 80072d4:	2000004c 	.word	0x2000004c

080072d8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b086      	sub	sp, #24
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80072e0:	2300      	movs	r3, #0
 80072e2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80072e4:	2300      	movs	r3, #0
 80072e6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80072e8:	2300      	movs	r3, #0
 80072ea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80072ec:	2300      	movs	r3, #0
 80072ee:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d101      	bne.n	80072fa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80072f6:	2301      	movs	r3, #1
 80072f8:	e0ce      	b.n	8007498 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007304:	2b00      	cmp	r3, #0
 8007306:	d109      	bne.n	800731c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2200      	movs	r2, #0
 800730c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2200      	movs	r2, #0
 8007312:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f7fe fd98 	bl	8005e4c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f000 fbc3 	bl	8007aa8 <ADC_ConversionStop_Disable>
 8007322:	4603      	mov	r3, r0
 8007324:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800732a:	f003 0310 	and.w	r3, r3, #16
 800732e:	2b00      	cmp	r3, #0
 8007330:	f040 80a9 	bne.w	8007486 <HAL_ADC_Init+0x1ae>
 8007334:	7dfb      	ldrb	r3, [r7, #23]
 8007336:	2b00      	cmp	r3, #0
 8007338:	f040 80a5 	bne.w	8007486 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007340:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007344:	f023 0302 	bic.w	r3, r3, #2
 8007348:	f043 0202 	orr.w	r2, r3, #2
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4951      	ldr	r1, [pc, #324]	; (80074a0 <HAL_ADC_Init+0x1c8>)
 800735a:	428b      	cmp	r3, r1
 800735c:	d10a      	bne.n	8007374 <HAL_ADC_Init+0x9c>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	69db      	ldr	r3, [r3, #28]
 8007362:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007366:	d002      	beq.n	800736e <HAL_ADC_Init+0x96>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	69db      	ldr	r3, [r3, #28]
 800736c:	e004      	b.n	8007378 <HAL_ADC_Init+0xa0>
 800736e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007372:	e001      	b.n	8007378 <HAL_ADC_Init+0xa0>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8007378:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	68db      	ldr	r3, [r3, #12]
 800737e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8007380:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8007382:	68ba      	ldr	r2, [r7, #8]
 8007384:	4313      	orrs	r3, r2
 8007386:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007390:	d003      	beq.n	800739a <HAL_ADC_Init+0xc2>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	689b      	ldr	r3, [r3, #8]
 8007396:	2b01      	cmp	r3, #1
 8007398:	d102      	bne.n	80073a0 <HAL_ADC_Init+0xc8>
 800739a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800739e:	e000      	b.n	80073a2 <HAL_ADC_Init+0xca>
 80073a0:	2300      	movs	r3, #0
 80073a2:	693a      	ldr	r2, [r7, #16]
 80073a4:	4313      	orrs	r3, r2
 80073a6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	695b      	ldr	r3, [r3, #20]
 80073ac:	2b01      	cmp	r3, #1
 80073ae:	d119      	bne.n	80073e4 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	68db      	ldr	r3, [r3, #12]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d109      	bne.n	80073cc <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	699b      	ldr	r3, [r3, #24]
 80073bc:	3b01      	subs	r3, #1
 80073be:	035a      	lsls	r2, r3, #13
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	4313      	orrs	r3, r2
 80073c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80073c8:	613b      	str	r3, [r7, #16]
 80073ca:	e00b      	b.n	80073e4 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073d0:	f043 0220 	orr.w	r2, r3, #32
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073dc:	f043 0201 	orr.w	r2, r3, #1
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	693a      	ldr	r2, [r7, #16]
 80073f4:	430a      	orrs	r2, r1
 80073f6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	689a      	ldr	r2, [r3, #8]
 80073fe:	4b29      	ldr	r3, [pc, #164]	; (80074a4 <HAL_ADC_Init+0x1cc>)
 8007400:	4013      	ands	r3, r2
 8007402:	687a      	ldr	r2, [r7, #4]
 8007404:	6812      	ldr	r2, [r2, #0]
 8007406:	68b9      	ldr	r1, [r7, #8]
 8007408:	430b      	orrs	r3, r1
 800740a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	689b      	ldr	r3, [r3, #8]
 8007410:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007414:	d003      	beq.n	800741e <HAL_ADC_Init+0x146>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	689b      	ldr	r3, [r3, #8]
 800741a:	2b01      	cmp	r3, #1
 800741c:	d104      	bne.n	8007428 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	3b01      	subs	r3, #1
 8007424:	051b      	lsls	r3, r3, #20
 8007426:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800742e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	68fa      	ldr	r2, [r7, #12]
 8007438:	430a      	orrs	r2, r1
 800743a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	689a      	ldr	r2, [r3, #8]
 8007442:	4b19      	ldr	r3, [pc, #100]	; (80074a8 <HAL_ADC_Init+0x1d0>)
 8007444:	4013      	ands	r3, r2
 8007446:	68ba      	ldr	r2, [r7, #8]
 8007448:	429a      	cmp	r2, r3
 800744a:	d10b      	bne.n	8007464 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2200      	movs	r2, #0
 8007450:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007456:	f023 0303 	bic.w	r3, r3, #3
 800745a:	f043 0201 	orr.w	r2, r3, #1
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8007462:	e018      	b.n	8007496 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007468:	f023 0312 	bic.w	r3, r3, #18
 800746c:	f043 0210 	orr.w	r2, r3, #16
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007478:	f043 0201 	orr.w	r2, r3, #1
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8007480:	2301      	movs	r3, #1
 8007482:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8007484:	e007      	b.n	8007496 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800748a:	f043 0210 	orr.w	r2, r3, #16
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8007496:	7dfb      	ldrb	r3, [r7, #23]
}
 8007498:	4618      	mov	r0, r3
 800749a:	3718      	adds	r7, #24
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}
 80074a0:	40013c00 	.word	0x40013c00
 80074a4:	ffe1f7fd 	.word	0xffe1f7fd
 80074a8:	ff1f0efe 	.word	0xff1f0efe

080074ac <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b084      	sub	sp, #16
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80074b4:	2300      	movs	r3, #0
 80074b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80074be:	2b01      	cmp	r3, #1
 80074c0:	d101      	bne.n	80074c6 <HAL_ADC_Start+0x1a>
 80074c2:	2302      	movs	r3, #2
 80074c4:	e098      	b.n	80075f8 <HAL_ADC_Start+0x14c>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2201      	movs	r2, #1
 80074ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f000 fa98 	bl	8007a04 <ADC_Enable>
 80074d4:	4603      	mov	r3, r0
 80074d6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80074d8:	7bfb      	ldrb	r3, [r7, #15]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	f040 8087 	bne.w	80075ee <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074e8:	f023 0301 	bic.w	r3, r3, #1
 80074ec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a41      	ldr	r2, [pc, #260]	; (8007600 <HAL_ADC_Start+0x154>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d105      	bne.n	800750a <HAL_ADC_Start+0x5e>
 80074fe:	4b41      	ldr	r3, [pc, #260]	; (8007604 <HAL_ADC_Start+0x158>)
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8007506:	2b00      	cmp	r3, #0
 8007508:	d115      	bne.n	8007536 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800750e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007520:	2b00      	cmp	r3, #0
 8007522:	d026      	beq.n	8007572 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007528:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800752c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007534:	e01d      	b.n	8007572 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800753a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	4a2f      	ldr	r2, [pc, #188]	; (8007604 <HAL_ADC_Start+0x158>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d004      	beq.n	8007556 <HAL_ADC_Start+0xaa>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a2b      	ldr	r2, [pc, #172]	; (8007600 <HAL_ADC_Start+0x154>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d10d      	bne.n	8007572 <HAL_ADC_Start+0xc6>
 8007556:	4b2b      	ldr	r3, [pc, #172]	; (8007604 <HAL_ADC_Start+0x158>)
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800755e:	2b00      	cmp	r3, #0
 8007560:	d007      	beq.n	8007572 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007566:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800756a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007576:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800757a:	2b00      	cmp	r3, #0
 800757c:	d006      	beq.n	800758c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007582:	f023 0206 	bic.w	r2, r3, #6
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	62da      	str	r2, [r3, #44]	; 0x2c
 800758a:	e002      	b.n	8007592 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2200      	movs	r2, #0
 8007590:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2200      	movs	r2, #0
 8007596:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f06f 0202 	mvn.w	r2, #2
 80075a2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	689b      	ldr	r3, [r3, #8]
 80075aa:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80075ae:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80075b2:	d113      	bne.n	80075dc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80075b8:	4a11      	ldr	r2, [pc, #68]	; (8007600 <HAL_ADC_Start+0x154>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d105      	bne.n	80075ca <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80075be:	4b11      	ldr	r3, [pc, #68]	; (8007604 <HAL_ADC_Start+0x158>)
 80075c0:	685b      	ldr	r3, [r3, #4]
 80075c2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d108      	bne.n	80075dc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	689a      	ldr	r2, [r3, #8]
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80075d8:	609a      	str	r2, [r3, #8]
 80075da:	e00c      	b.n	80075f6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	689a      	ldr	r2, [r3, #8]
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80075ea:	609a      	str	r2, [r3, #8]
 80075ec:	e003      	b.n	80075f6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2200      	movs	r2, #0
 80075f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80075f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3710      	adds	r7, #16
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}
 8007600:	40012800 	.word	0x40012800
 8007604:	40012400 	.word	0x40012400

08007608 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8007608:	b590      	push	{r4, r7, lr}
 800760a:	b087      	sub	sp, #28
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8007612:	2300      	movs	r3, #0
 8007614:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8007616:	2300      	movs	r3, #0
 8007618:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800761a:	2300      	movs	r3, #0
 800761c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800761e:	f7ff fe2d 	bl	800727c <HAL_GetTick>
 8007622:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	689b      	ldr	r3, [r3, #8]
 800762a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800762e:	2b00      	cmp	r3, #0
 8007630:	d00b      	beq.n	800764a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007636:	f043 0220 	orr.w	r2, r3, #32
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2200      	movs	r2, #0
 8007642:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8007646:	2301      	movs	r3, #1
 8007648:	e0c8      	b.n	80077dc <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007654:	2b00      	cmp	r3, #0
 8007656:	d12a      	bne.n	80076ae <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800765e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8007662:	2b00      	cmp	r3, #0
 8007664:	d123      	bne.n	80076ae <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8007666:	e01a      	b.n	800769e <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800766e:	d016      	beq.n	800769e <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d007      	beq.n	8007686 <HAL_ADC_PollForConversion+0x7e>
 8007676:	f7ff fe01 	bl	800727c <HAL_GetTick>
 800767a:	4602      	mov	r2, r0
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	1ad3      	subs	r3, r2, r3
 8007680:	683a      	ldr	r2, [r7, #0]
 8007682:	429a      	cmp	r2, r3
 8007684:	d20b      	bcs.n	800769e <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800768a:	f043 0204 	orr.w	r2, r3, #4
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 800769a:	2303      	movs	r3, #3
 800769c:	e09e      	b.n	80077dc <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f003 0302 	and.w	r3, r3, #2
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d0dd      	beq.n	8007668 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80076ac:	e06c      	b.n	8007788 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80076ae:	4b4d      	ldr	r3, [pc, #308]	; (80077e4 <HAL_ADC_PollForConversion+0x1dc>)
 80076b0:	681c      	ldr	r4, [r3, #0]
 80076b2:	2002      	movs	r0, #2
 80076b4:	f001 fbac 	bl	8008e10 <HAL_RCCEx_GetPeriphCLKFreq>
 80076b8:	4603      	mov	r3, r0
 80076ba:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	6919      	ldr	r1, [r3, #16]
 80076c4:	4b48      	ldr	r3, [pc, #288]	; (80077e8 <HAL_ADC_PollForConversion+0x1e0>)
 80076c6:	400b      	ands	r3, r1
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d118      	bne.n	80076fe <HAL_ADC_PollForConversion+0xf6>
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	68d9      	ldr	r1, [r3, #12]
 80076d2:	4b46      	ldr	r3, [pc, #280]	; (80077ec <HAL_ADC_PollForConversion+0x1e4>)
 80076d4:	400b      	ands	r3, r1
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d111      	bne.n	80076fe <HAL_ADC_PollForConversion+0xf6>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	6919      	ldr	r1, [r3, #16]
 80076e0:	4b43      	ldr	r3, [pc, #268]	; (80077f0 <HAL_ADC_PollForConversion+0x1e8>)
 80076e2:	400b      	ands	r3, r1
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d108      	bne.n	80076fa <HAL_ADC_PollForConversion+0xf2>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	68d9      	ldr	r1, [r3, #12]
 80076ee:	4b41      	ldr	r3, [pc, #260]	; (80077f4 <HAL_ADC_PollForConversion+0x1ec>)
 80076f0:	400b      	ands	r3, r1
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d101      	bne.n	80076fa <HAL_ADC_PollForConversion+0xf2>
 80076f6:	2314      	movs	r3, #20
 80076f8:	e020      	b.n	800773c <HAL_ADC_PollForConversion+0x134>
 80076fa:	2329      	movs	r3, #41	; 0x29
 80076fc:	e01e      	b.n	800773c <HAL_ADC_PollForConversion+0x134>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	6919      	ldr	r1, [r3, #16]
 8007704:	4b3a      	ldr	r3, [pc, #232]	; (80077f0 <HAL_ADC_PollForConversion+0x1e8>)
 8007706:	400b      	ands	r3, r1
 8007708:	2b00      	cmp	r3, #0
 800770a:	d106      	bne.n	800771a <HAL_ADC_PollForConversion+0x112>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	68d9      	ldr	r1, [r3, #12]
 8007712:	4b38      	ldr	r3, [pc, #224]	; (80077f4 <HAL_ADC_PollForConversion+0x1ec>)
 8007714:	400b      	ands	r3, r1
 8007716:	2b00      	cmp	r3, #0
 8007718:	d00d      	beq.n	8007736 <HAL_ADC_PollForConversion+0x12e>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	6919      	ldr	r1, [r3, #16]
 8007720:	4b35      	ldr	r3, [pc, #212]	; (80077f8 <HAL_ADC_PollForConversion+0x1f0>)
 8007722:	400b      	ands	r3, r1
 8007724:	2b00      	cmp	r3, #0
 8007726:	d108      	bne.n	800773a <HAL_ADC_PollForConversion+0x132>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	68d9      	ldr	r1, [r3, #12]
 800772e:	4b32      	ldr	r3, [pc, #200]	; (80077f8 <HAL_ADC_PollForConversion+0x1f0>)
 8007730:	400b      	ands	r3, r1
 8007732:	2b00      	cmp	r3, #0
 8007734:	d101      	bne.n	800773a <HAL_ADC_PollForConversion+0x132>
 8007736:	2354      	movs	r3, #84	; 0x54
 8007738:	e000      	b.n	800773c <HAL_ADC_PollForConversion+0x134>
 800773a:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800773c:	fb02 f303 	mul.w	r3, r2, r3
 8007740:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8007742:	e01d      	b.n	8007780 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800774a:	d016      	beq.n	800777a <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d007      	beq.n	8007762 <HAL_ADC_PollForConversion+0x15a>
 8007752:	f7ff fd93 	bl	800727c <HAL_GetTick>
 8007756:	4602      	mov	r2, r0
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	1ad3      	subs	r3, r2, r3
 800775c:	683a      	ldr	r2, [r7, #0]
 800775e:	429a      	cmp	r2, r3
 8007760:	d20b      	bcs.n	800777a <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007766:	f043 0204 	orr.w	r2, r3, #4
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2200      	movs	r2, #0
 8007772:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8007776:	2303      	movs	r3, #3
 8007778:	e030      	b.n	80077dc <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	3301      	adds	r3, #1
 800777e:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	693a      	ldr	r2, [r7, #16]
 8007784:	429a      	cmp	r2, r3
 8007786:	d8dd      	bhi.n	8007744 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f06f 0212 	mvn.w	r2, #18
 8007790:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007796:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80077a8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80077ac:	d115      	bne.n	80077da <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	68db      	ldr	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d111      	bne.n	80077da <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d105      	bne.n	80077da <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077d2:	f043 0201 	orr.w	r2, r3, #1
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80077da:	2300      	movs	r3, #0
}
 80077dc:	4618      	mov	r0, r3
 80077de:	371c      	adds	r7, #28
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd90      	pop	{r4, r7, pc}
 80077e4:	20000014 	.word	0x20000014
 80077e8:	24924924 	.word	0x24924924
 80077ec:	00924924 	.word	0x00924924
 80077f0:	12492492 	.word	0x12492492
 80077f4:	00492492 	.word	0x00492492
 80077f8:	00249249 	.word	0x00249249

080077fc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b083      	sub	sp, #12
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800780a:	4618      	mov	r0, r3
 800780c:	370c      	adds	r7, #12
 800780e:	46bd      	mov	sp, r7
 8007810:	bc80      	pop	{r7}
 8007812:	4770      	bx	lr

08007814 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8007814:	b480      	push	{r7}
 8007816:	b085      	sub	sp, #20
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800781e:	2300      	movs	r3, #0
 8007820:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8007822:	2300      	movs	r3, #0
 8007824:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800782c:	2b01      	cmp	r3, #1
 800782e:	d101      	bne.n	8007834 <HAL_ADC_ConfigChannel+0x20>
 8007830:	2302      	movs	r3, #2
 8007832:	e0dc      	b.n	80079ee <HAL_ADC_ConfigChannel+0x1da>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2201      	movs	r2, #1
 8007838:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	685b      	ldr	r3, [r3, #4]
 8007840:	2b06      	cmp	r3, #6
 8007842:	d81c      	bhi.n	800787e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	685a      	ldr	r2, [r3, #4]
 800784e:	4613      	mov	r3, r2
 8007850:	009b      	lsls	r3, r3, #2
 8007852:	4413      	add	r3, r2
 8007854:	3b05      	subs	r3, #5
 8007856:	221f      	movs	r2, #31
 8007858:	fa02 f303 	lsl.w	r3, r2, r3
 800785c:	43db      	mvns	r3, r3
 800785e:	4019      	ands	r1, r3
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	6818      	ldr	r0, [r3, #0]
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	685a      	ldr	r2, [r3, #4]
 8007868:	4613      	mov	r3, r2
 800786a:	009b      	lsls	r3, r3, #2
 800786c:	4413      	add	r3, r2
 800786e:	3b05      	subs	r3, #5
 8007870:	fa00 f203 	lsl.w	r2, r0, r3
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	430a      	orrs	r2, r1
 800787a:	635a      	str	r2, [r3, #52]	; 0x34
 800787c:	e03c      	b.n	80078f8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	685b      	ldr	r3, [r3, #4]
 8007882:	2b0c      	cmp	r3, #12
 8007884:	d81c      	bhi.n	80078c0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	685a      	ldr	r2, [r3, #4]
 8007890:	4613      	mov	r3, r2
 8007892:	009b      	lsls	r3, r3, #2
 8007894:	4413      	add	r3, r2
 8007896:	3b23      	subs	r3, #35	; 0x23
 8007898:	221f      	movs	r2, #31
 800789a:	fa02 f303 	lsl.w	r3, r2, r3
 800789e:	43db      	mvns	r3, r3
 80078a0:	4019      	ands	r1, r3
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	6818      	ldr	r0, [r3, #0]
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	685a      	ldr	r2, [r3, #4]
 80078aa:	4613      	mov	r3, r2
 80078ac:	009b      	lsls	r3, r3, #2
 80078ae:	4413      	add	r3, r2
 80078b0:	3b23      	subs	r3, #35	; 0x23
 80078b2:	fa00 f203 	lsl.w	r2, r0, r3
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	430a      	orrs	r2, r1
 80078bc:	631a      	str	r2, [r3, #48]	; 0x30
 80078be:	e01b      	b.n	80078f8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	685a      	ldr	r2, [r3, #4]
 80078ca:	4613      	mov	r3, r2
 80078cc:	009b      	lsls	r3, r3, #2
 80078ce:	4413      	add	r3, r2
 80078d0:	3b41      	subs	r3, #65	; 0x41
 80078d2:	221f      	movs	r2, #31
 80078d4:	fa02 f303 	lsl.w	r3, r2, r3
 80078d8:	43db      	mvns	r3, r3
 80078da:	4019      	ands	r1, r3
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	6818      	ldr	r0, [r3, #0]
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	685a      	ldr	r2, [r3, #4]
 80078e4:	4613      	mov	r3, r2
 80078e6:	009b      	lsls	r3, r3, #2
 80078e8:	4413      	add	r3, r2
 80078ea:	3b41      	subs	r3, #65	; 0x41
 80078ec:	fa00 f203 	lsl.w	r2, r0, r3
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	430a      	orrs	r2, r1
 80078f6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	2b09      	cmp	r3, #9
 80078fe:	d91c      	bls.n	800793a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	68d9      	ldr	r1, [r3, #12]
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	4613      	mov	r3, r2
 800790c:	005b      	lsls	r3, r3, #1
 800790e:	4413      	add	r3, r2
 8007910:	3b1e      	subs	r3, #30
 8007912:	2207      	movs	r2, #7
 8007914:	fa02 f303 	lsl.w	r3, r2, r3
 8007918:	43db      	mvns	r3, r3
 800791a:	4019      	ands	r1, r3
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	6898      	ldr	r0, [r3, #8]
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	681a      	ldr	r2, [r3, #0]
 8007924:	4613      	mov	r3, r2
 8007926:	005b      	lsls	r3, r3, #1
 8007928:	4413      	add	r3, r2
 800792a:	3b1e      	subs	r3, #30
 800792c:	fa00 f203 	lsl.w	r2, r0, r3
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	430a      	orrs	r2, r1
 8007936:	60da      	str	r2, [r3, #12]
 8007938:	e019      	b.n	800796e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	6919      	ldr	r1, [r3, #16]
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	681a      	ldr	r2, [r3, #0]
 8007944:	4613      	mov	r3, r2
 8007946:	005b      	lsls	r3, r3, #1
 8007948:	4413      	add	r3, r2
 800794a:	2207      	movs	r2, #7
 800794c:	fa02 f303 	lsl.w	r3, r2, r3
 8007950:	43db      	mvns	r3, r3
 8007952:	4019      	ands	r1, r3
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	6898      	ldr	r0, [r3, #8]
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	4613      	mov	r3, r2
 800795e:	005b      	lsls	r3, r3, #1
 8007960:	4413      	add	r3, r2
 8007962:	fa00 f203 	lsl.w	r2, r0, r3
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	430a      	orrs	r2, r1
 800796c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	2b10      	cmp	r3, #16
 8007974:	d003      	beq.n	800797e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800797a:	2b11      	cmp	r3, #17
 800797c:	d132      	bne.n	80079e4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	4a1d      	ldr	r2, [pc, #116]	; (80079f8 <HAL_ADC_ConfigChannel+0x1e4>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d125      	bne.n	80079d4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	689b      	ldr	r3, [r3, #8]
 800798e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007992:	2b00      	cmp	r3, #0
 8007994:	d126      	bne.n	80079e4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	689a      	ldr	r2, [r3, #8]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80079a4:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	2b10      	cmp	r3, #16
 80079ac:	d11a      	bne.n	80079e4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80079ae:	4b13      	ldr	r3, [pc, #76]	; (80079fc <HAL_ADC_ConfigChannel+0x1e8>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	4a13      	ldr	r2, [pc, #76]	; (8007a00 <HAL_ADC_ConfigChannel+0x1ec>)
 80079b4:	fba2 2303 	umull	r2, r3, r2, r3
 80079b8:	0c9a      	lsrs	r2, r3, #18
 80079ba:	4613      	mov	r3, r2
 80079bc:	009b      	lsls	r3, r3, #2
 80079be:	4413      	add	r3, r2
 80079c0:	005b      	lsls	r3, r3, #1
 80079c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80079c4:	e002      	b.n	80079cc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	3b01      	subs	r3, #1
 80079ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d1f9      	bne.n	80079c6 <HAL_ADC_ConfigChannel+0x1b2>
 80079d2:	e007      	b.n	80079e4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079d8:	f043 0220 	orr.w	r2, r3, #32
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80079e0:	2301      	movs	r3, #1
 80079e2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2200      	movs	r2, #0
 80079e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80079ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3714      	adds	r7, #20
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bc80      	pop	{r7}
 80079f6:	4770      	bx	lr
 80079f8:	40012400 	.word	0x40012400
 80079fc:	20000014 	.word	0x20000014
 8007a00:	431bde83 	.word	0x431bde83

08007a04 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b084      	sub	sp, #16
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8007a10:	2300      	movs	r3, #0
 8007a12:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	689b      	ldr	r3, [r3, #8]
 8007a1a:	f003 0301 	and.w	r3, r3, #1
 8007a1e:	2b01      	cmp	r3, #1
 8007a20:	d039      	beq.n	8007a96 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	689a      	ldr	r2, [r3, #8]
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f042 0201 	orr.w	r2, r2, #1
 8007a30:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007a32:	4b1b      	ldr	r3, [pc, #108]	; (8007aa0 <ADC_Enable+0x9c>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4a1b      	ldr	r2, [pc, #108]	; (8007aa4 <ADC_Enable+0xa0>)
 8007a38:	fba2 2303 	umull	r2, r3, r2, r3
 8007a3c:	0c9b      	lsrs	r3, r3, #18
 8007a3e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8007a40:	e002      	b.n	8007a48 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	3b01      	subs	r3, #1
 8007a46:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d1f9      	bne.n	8007a42 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007a4e:	f7ff fc15 	bl	800727c <HAL_GetTick>
 8007a52:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8007a54:	e018      	b.n	8007a88 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007a56:	f7ff fc11 	bl	800727c <HAL_GetTick>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	1ad3      	subs	r3, r2, r3
 8007a60:	2b02      	cmp	r3, #2
 8007a62:	d911      	bls.n	8007a88 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a68:	f043 0210 	orr.w	r2, r3, #16
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a74:	f043 0201 	orr.w	r2, r3, #1
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8007a84:	2301      	movs	r3, #1
 8007a86:	e007      	b.n	8007a98 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	689b      	ldr	r3, [r3, #8]
 8007a8e:	f003 0301 	and.w	r3, r3, #1
 8007a92:	2b01      	cmp	r3, #1
 8007a94:	d1df      	bne.n	8007a56 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8007a96:	2300      	movs	r3, #0
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3710      	adds	r7, #16
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd80      	pop	{r7, pc}
 8007aa0:	20000014 	.word	0x20000014
 8007aa4:	431bde83 	.word	0x431bde83

08007aa8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b084      	sub	sp, #16
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	689b      	ldr	r3, [r3, #8]
 8007aba:	f003 0301 	and.w	r3, r3, #1
 8007abe:	2b01      	cmp	r3, #1
 8007ac0:	d127      	bne.n	8007b12 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	689a      	ldr	r2, [r3, #8]
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f022 0201 	bic.w	r2, r2, #1
 8007ad0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007ad2:	f7ff fbd3 	bl	800727c <HAL_GetTick>
 8007ad6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8007ad8:	e014      	b.n	8007b04 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007ada:	f7ff fbcf 	bl	800727c <HAL_GetTick>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	1ad3      	subs	r3, r2, r3
 8007ae4:	2b02      	cmp	r3, #2
 8007ae6:	d90d      	bls.n	8007b04 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007aec:	f043 0210 	orr.w	r2, r3, #16
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007af8:	f043 0201 	orr.w	r2, r3, #1
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8007b00:	2301      	movs	r3, #1
 8007b02:	e007      	b.n	8007b14 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	689b      	ldr	r3, [r3, #8]
 8007b0a:	f003 0301 	and.w	r3, r3, #1
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d0e3      	beq.n	8007ada <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8007b12:	2300      	movs	r3, #0
}
 8007b14:	4618      	mov	r0, r3
 8007b16:	3710      	adds	r7, #16
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}

08007b1c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8007b1c:	b590      	push	{r4, r7, lr}
 8007b1e:	b087      	sub	sp, #28
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007b24:	2300      	movs	r3, #0
 8007b26:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	d101      	bne.n	8007b3a <HAL_ADCEx_Calibration_Start+0x1e>
 8007b36:	2302      	movs	r3, #2
 8007b38:	e086      	b.n	8007c48 <HAL_ADCEx_Calibration_Start+0x12c>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2201      	movs	r2, #1
 8007b3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f7ff ffb0 	bl	8007aa8 <ADC_ConversionStop_Disable>
 8007b48:	4603      	mov	r3, r0
 8007b4a:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8007b4c:	7dfb      	ldrb	r3, [r7, #23]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d175      	bne.n	8007c3e <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b56:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007b5a:	f023 0302 	bic.w	r3, r3, #2
 8007b5e:	f043 0202 	orr.w	r2, r3, #2
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8007b66:	4b3a      	ldr	r3, [pc, #232]	; (8007c50 <HAL_ADCEx_Calibration_Start+0x134>)
 8007b68:	681c      	ldr	r4, [r3, #0]
 8007b6a:	2002      	movs	r0, #2
 8007b6c:	f001 f950 	bl	8008e10 <HAL_RCCEx_GetPeriphCLKFreq>
 8007b70:	4603      	mov	r3, r0
 8007b72:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8007b76:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8007b78:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8007b7a:	e002      	b.n	8007b82 <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d1f9      	bne.n	8007b7c <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f7ff ff3b 	bl	8007a04 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	689a      	ldr	r2, [r3, #8]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f042 0208 	orr.w	r2, r2, #8
 8007b9c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8007b9e:	f7ff fb6d 	bl	800727c <HAL_GetTick>
 8007ba2:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8007ba4:	e014      	b.n	8007bd0 <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8007ba6:	f7ff fb69 	bl	800727c <HAL_GetTick>
 8007baa:	4602      	mov	r2, r0
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	1ad3      	subs	r3, r2, r3
 8007bb0:	2b0a      	cmp	r3, #10
 8007bb2:	d90d      	bls.n	8007bd0 <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bb8:	f023 0312 	bic.w	r3, r3, #18
 8007bbc:	f043 0210 	orr.w	r2, r3, #16
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8007bcc:	2301      	movs	r3, #1
 8007bce:	e03b      	b.n	8007c48 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	689b      	ldr	r3, [r3, #8]
 8007bd6:	f003 0308 	and.w	r3, r3, #8
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d1e3      	bne.n	8007ba6 <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	689a      	ldr	r2, [r3, #8]
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f042 0204 	orr.w	r2, r2, #4
 8007bec:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8007bee:	f7ff fb45 	bl	800727c <HAL_GetTick>
 8007bf2:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8007bf4:	e014      	b.n	8007c20 <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8007bf6:	f7ff fb41 	bl	800727c <HAL_GetTick>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	693b      	ldr	r3, [r7, #16]
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	2b0a      	cmp	r3, #10
 8007c02:	d90d      	bls.n	8007c20 <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c08:	f023 0312 	bic.w	r3, r3, #18
 8007c0c:	f043 0210 	orr.w	r2, r3, #16
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2200      	movs	r2, #0
 8007c18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	e013      	b.n	8007c48 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	689b      	ldr	r3, [r3, #8]
 8007c26:	f003 0304 	and.w	r3, r3, #4
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d1e3      	bne.n	8007bf6 <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c32:	f023 0303 	bic.w	r3, r3, #3
 8007c36:	f043 0201 	orr.w	r2, r3, #1
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2200      	movs	r2, #0
 8007c42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8007c46:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c48:	4618      	mov	r0, r3
 8007c4a:	371c      	adds	r7, #28
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd90      	pop	{r4, r7, pc}
 8007c50:	20000014 	.word	0x20000014

08007c54 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b085      	sub	sp, #20
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f003 0307 	and.w	r3, r3, #7
 8007c62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007c64:	4b0c      	ldr	r3, [pc, #48]	; (8007c98 <NVIC_SetPriorityGrouping+0x44>)
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007c6a:	68ba      	ldr	r2, [r7, #8]
 8007c6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007c70:	4013      	ands	r3, r2
 8007c72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007c7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007c80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007c84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007c86:	4a04      	ldr	r2, [pc, #16]	; (8007c98 <NVIC_SetPriorityGrouping+0x44>)
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	60d3      	str	r3, [r2, #12]
}
 8007c8c:	bf00      	nop
 8007c8e:	3714      	adds	r7, #20
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bc80      	pop	{r7}
 8007c94:	4770      	bx	lr
 8007c96:	bf00      	nop
 8007c98:	e000ed00 	.word	0xe000ed00

08007c9c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007ca0:	4b04      	ldr	r3, [pc, #16]	; (8007cb4 <NVIC_GetPriorityGrouping+0x18>)
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	0a1b      	lsrs	r3, r3, #8
 8007ca6:	f003 0307 	and.w	r3, r3, #7
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bc80      	pop	{r7}
 8007cb0:	4770      	bx	lr
 8007cb2:	bf00      	nop
 8007cb4:	e000ed00 	.word	0xe000ed00

08007cb8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8007cc2:	79fb      	ldrb	r3, [r7, #7]
 8007cc4:	f003 021f 	and.w	r2, r3, #31
 8007cc8:	4906      	ldr	r1, [pc, #24]	; (8007ce4 <NVIC_EnableIRQ+0x2c>)
 8007cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cce:	095b      	lsrs	r3, r3, #5
 8007cd0:	2001      	movs	r0, #1
 8007cd2:	fa00 f202 	lsl.w	r2, r0, r2
 8007cd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007cda:	bf00      	nop
 8007cdc:	370c      	adds	r7, #12
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bc80      	pop	{r7}
 8007ce2:	4770      	bx	lr
 8007ce4:	e000e100 	.word	0xe000e100

08007ce8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b083      	sub	sp, #12
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	4603      	mov	r3, r0
 8007cf0:	6039      	str	r1, [r7, #0]
 8007cf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8007cf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	da0b      	bge.n	8007d14 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	b2da      	uxtb	r2, r3
 8007d00:	490c      	ldr	r1, [pc, #48]	; (8007d34 <NVIC_SetPriority+0x4c>)
 8007d02:	79fb      	ldrb	r3, [r7, #7]
 8007d04:	f003 030f 	and.w	r3, r3, #15
 8007d08:	3b04      	subs	r3, #4
 8007d0a:	0112      	lsls	r2, r2, #4
 8007d0c:	b2d2      	uxtb	r2, r2
 8007d0e:	440b      	add	r3, r1
 8007d10:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007d12:	e009      	b.n	8007d28 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	b2da      	uxtb	r2, r3
 8007d18:	4907      	ldr	r1, [pc, #28]	; (8007d38 <NVIC_SetPriority+0x50>)
 8007d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d1e:	0112      	lsls	r2, r2, #4
 8007d20:	b2d2      	uxtb	r2, r2
 8007d22:	440b      	add	r3, r1
 8007d24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007d28:	bf00      	nop
 8007d2a:	370c      	adds	r7, #12
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bc80      	pop	{r7}
 8007d30:	4770      	bx	lr
 8007d32:	bf00      	nop
 8007d34:	e000ed00 	.word	0xe000ed00
 8007d38:	e000e100 	.word	0xe000e100

08007d3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b089      	sub	sp, #36	; 0x24
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	60f8      	str	r0, [r7, #12]
 8007d44:	60b9      	str	r1, [r7, #8]
 8007d46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	f003 0307 	and.w	r3, r3, #7
 8007d4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007d50:	69fb      	ldr	r3, [r7, #28]
 8007d52:	f1c3 0307 	rsb	r3, r3, #7
 8007d56:	2b04      	cmp	r3, #4
 8007d58:	bf28      	it	cs
 8007d5a:	2304      	movcs	r3, #4
 8007d5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007d5e:	69fb      	ldr	r3, [r7, #28]
 8007d60:	3304      	adds	r3, #4
 8007d62:	2b06      	cmp	r3, #6
 8007d64:	d902      	bls.n	8007d6c <NVIC_EncodePriority+0x30>
 8007d66:	69fb      	ldr	r3, [r7, #28]
 8007d68:	3b03      	subs	r3, #3
 8007d6a:	e000      	b.n	8007d6e <NVIC_EncodePriority+0x32>
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007d70:	f04f 32ff 	mov.w	r2, #4294967295
 8007d74:	69bb      	ldr	r3, [r7, #24]
 8007d76:	fa02 f303 	lsl.w	r3, r2, r3
 8007d7a:	43da      	mvns	r2, r3
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	401a      	ands	r2, r3
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007d84:	f04f 31ff 	mov.w	r1, #4294967295
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8007d8e:	43d9      	mvns	r1, r3
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007d94:	4313      	orrs	r3, r2
         );
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3724      	adds	r7, #36	; 0x24
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bc80      	pop	{r7}
 8007d9e:	4770      	bx	lr

08007da0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b082      	sub	sp, #8
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	3b01      	subs	r3, #1
 8007dac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007db0:	d301      	bcc.n	8007db6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007db2:	2301      	movs	r3, #1
 8007db4:	e00f      	b.n	8007dd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007db6:	4a0a      	ldr	r2, [pc, #40]	; (8007de0 <SysTick_Config+0x40>)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	3b01      	subs	r3, #1
 8007dbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007dbe:	210f      	movs	r1, #15
 8007dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8007dc4:	f7ff ff90 	bl	8007ce8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007dc8:	4b05      	ldr	r3, [pc, #20]	; (8007de0 <SysTick_Config+0x40>)
 8007dca:	2200      	movs	r2, #0
 8007dcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007dce:	4b04      	ldr	r3, [pc, #16]	; (8007de0 <SysTick_Config+0x40>)
 8007dd0:	2207      	movs	r2, #7
 8007dd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007dd4:	2300      	movs	r3, #0
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3708      	adds	r7, #8
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}
 8007dde:	bf00      	nop
 8007de0:	e000e010 	.word	0xe000e010

08007de4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b082      	sub	sp, #8
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007dec:	6878      	ldr	r0, [r7, #4]
 8007dee:	f7ff ff31 	bl	8007c54 <NVIC_SetPriorityGrouping>
}
 8007df2:	bf00      	nop
 8007df4:	3708      	adds	r7, #8
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}

08007dfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007dfa:	b580      	push	{r7, lr}
 8007dfc:	b086      	sub	sp, #24
 8007dfe:	af00      	add	r7, sp, #0
 8007e00:	4603      	mov	r3, r0
 8007e02:	60b9      	str	r1, [r7, #8]
 8007e04:	607a      	str	r2, [r7, #4]
 8007e06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007e0c:	f7ff ff46 	bl	8007c9c <NVIC_GetPriorityGrouping>
 8007e10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007e12:	687a      	ldr	r2, [r7, #4]
 8007e14:	68b9      	ldr	r1, [r7, #8]
 8007e16:	6978      	ldr	r0, [r7, #20]
 8007e18:	f7ff ff90 	bl	8007d3c <NVIC_EncodePriority>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007e22:	4611      	mov	r1, r2
 8007e24:	4618      	mov	r0, r3
 8007e26:	f7ff ff5f 	bl	8007ce8 <NVIC_SetPriority>
}
 8007e2a:	bf00      	nop
 8007e2c:	3718      	adds	r7, #24
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}

08007e32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007e32:	b580      	push	{r7, lr}
 8007e34:	b082      	sub	sp, #8
 8007e36:	af00      	add	r7, sp, #0
 8007e38:	4603      	mov	r3, r0
 8007e3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e40:	4618      	mov	r0, r3
 8007e42:	f7ff ff39 	bl	8007cb8 <NVIC_EnableIRQ>
}
 8007e46:	bf00      	nop
 8007e48:	3708      	adds	r7, #8
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}

08007e4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007e4e:	b580      	push	{r7, lr}
 8007e50:	b082      	sub	sp, #8
 8007e52:	af00      	add	r7, sp, #0
 8007e54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007e56:	6878      	ldr	r0, [r7, #4]
 8007e58:	f7ff ffa2 	bl	8007da0 <SysTick_Config>
 8007e5c:	4603      	mov	r3, r0
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3708      	adds	r7, #8
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
	...

08007e68 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b084      	sub	sp, #16
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e70:	2300      	movs	r3, #0
 8007e72:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8007e7a:	2b02      	cmp	r3, #2
 8007e7c:	d005      	beq.n	8007e8a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2204      	movs	r2, #4
 8007e82:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
 8007e86:	73fb      	strb	r3, [r7, #15]
 8007e88:	e0d6      	b.n	8008038 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	681a      	ldr	r2, [r3, #0]
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f022 020e 	bic.w	r2, r2, #14
 8007e98:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	681a      	ldr	r2, [r3, #0]
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f022 0201 	bic.w	r2, r2, #1
 8007ea8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	461a      	mov	r2, r3
 8007eb0:	4b64      	ldr	r3, [pc, #400]	; (8008044 <HAL_DMA_Abort_IT+0x1dc>)
 8007eb2:	429a      	cmp	r2, r3
 8007eb4:	d958      	bls.n	8007f68 <HAL_DMA_Abort_IT+0x100>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	4a63      	ldr	r2, [pc, #396]	; (8008048 <HAL_DMA_Abort_IT+0x1e0>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d04f      	beq.n	8007f60 <HAL_DMA_Abort_IT+0xf8>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	4a61      	ldr	r2, [pc, #388]	; (800804c <HAL_DMA_Abort_IT+0x1e4>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d048      	beq.n	8007f5c <HAL_DMA_Abort_IT+0xf4>
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	4a60      	ldr	r2, [pc, #384]	; (8008050 <HAL_DMA_Abort_IT+0x1e8>)
 8007ed0:	4293      	cmp	r3, r2
 8007ed2:	d040      	beq.n	8007f56 <HAL_DMA_Abort_IT+0xee>
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4a5e      	ldr	r2, [pc, #376]	; (8008054 <HAL_DMA_Abort_IT+0x1ec>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d038      	beq.n	8007f50 <HAL_DMA_Abort_IT+0xe8>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	4a5d      	ldr	r2, [pc, #372]	; (8008058 <HAL_DMA_Abort_IT+0x1f0>)
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	d030      	beq.n	8007f4a <HAL_DMA_Abort_IT+0xe2>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4a5b      	ldr	r2, [pc, #364]	; (800805c <HAL_DMA_Abort_IT+0x1f4>)
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d028      	beq.n	8007f44 <HAL_DMA_Abort_IT+0xdc>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	4a53      	ldr	r2, [pc, #332]	; (8008044 <HAL_DMA_Abort_IT+0x1dc>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d020      	beq.n	8007f3e <HAL_DMA_Abort_IT+0xd6>
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	4a57      	ldr	r2, [pc, #348]	; (8008060 <HAL_DMA_Abort_IT+0x1f8>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d019      	beq.n	8007f3a <HAL_DMA_Abort_IT+0xd2>
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4a56      	ldr	r2, [pc, #344]	; (8008064 <HAL_DMA_Abort_IT+0x1fc>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d012      	beq.n	8007f36 <HAL_DMA_Abort_IT+0xce>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4a54      	ldr	r2, [pc, #336]	; (8008068 <HAL_DMA_Abort_IT+0x200>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d00a      	beq.n	8007f30 <HAL_DMA_Abort_IT+0xc8>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a53      	ldr	r2, [pc, #332]	; (800806c <HAL_DMA_Abort_IT+0x204>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d102      	bne.n	8007f2a <HAL_DMA_Abort_IT+0xc2>
 8007f24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007f28:	e01b      	b.n	8007f62 <HAL_DMA_Abort_IT+0xfa>
 8007f2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007f2e:	e018      	b.n	8007f62 <HAL_DMA_Abort_IT+0xfa>
 8007f30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007f34:	e015      	b.n	8007f62 <HAL_DMA_Abort_IT+0xfa>
 8007f36:	2310      	movs	r3, #16
 8007f38:	e013      	b.n	8007f62 <HAL_DMA_Abort_IT+0xfa>
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	e011      	b.n	8007f62 <HAL_DMA_Abort_IT+0xfa>
 8007f3e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007f42:	e00e      	b.n	8007f62 <HAL_DMA_Abort_IT+0xfa>
 8007f44:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007f48:	e00b      	b.n	8007f62 <HAL_DMA_Abort_IT+0xfa>
 8007f4a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007f4e:	e008      	b.n	8007f62 <HAL_DMA_Abort_IT+0xfa>
 8007f50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007f54:	e005      	b.n	8007f62 <HAL_DMA_Abort_IT+0xfa>
 8007f56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007f5a:	e002      	b.n	8007f62 <HAL_DMA_Abort_IT+0xfa>
 8007f5c:	2310      	movs	r3, #16
 8007f5e:	e000      	b.n	8007f62 <HAL_DMA_Abort_IT+0xfa>
 8007f60:	2301      	movs	r3, #1
 8007f62:	4a43      	ldr	r2, [pc, #268]	; (8008070 <HAL_DMA_Abort_IT+0x208>)
 8007f64:	6053      	str	r3, [r2, #4]
 8007f66:	e057      	b.n	8008018 <HAL_DMA_Abort_IT+0x1b0>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a36      	ldr	r2, [pc, #216]	; (8008048 <HAL_DMA_Abort_IT+0x1e0>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d04f      	beq.n	8008012 <HAL_DMA_Abort_IT+0x1aa>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	4a35      	ldr	r2, [pc, #212]	; (800804c <HAL_DMA_Abort_IT+0x1e4>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d048      	beq.n	800800e <HAL_DMA_Abort_IT+0x1a6>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4a33      	ldr	r2, [pc, #204]	; (8008050 <HAL_DMA_Abort_IT+0x1e8>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d040      	beq.n	8008008 <HAL_DMA_Abort_IT+0x1a0>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4a32      	ldr	r2, [pc, #200]	; (8008054 <HAL_DMA_Abort_IT+0x1ec>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d038      	beq.n	8008002 <HAL_DMA_Abort_IT+0x19a>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4a30      	ldr	r2, [pc, #192]	; (8008058 <HAL_DMA_Abort_IT+0x1f0>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d030      	beq.n	8007ffc <HAL_DMA_Abort_IT+0x194>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4a2f      	ldr	r2, [pc, #188]	; (800805c <HAL_DMA_Abort_IT+0x1f4>)
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d028      	beq.n	8007ff6 <HAL_DMA_Abort_IT+0x18e>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	4a26      	ldr	r2, [pc, #152]	; (8008044 <HAL_DMA_Abort_IT+0x1dc>)
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d020      	beq.n	8007ff0 <HAL_DMA_Abort_IT+0x188>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4a2b      	ldr	r2, [pc, #172]	; (8008060 <HAL_DMA_Abort_IT+0x1f8>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d019      	beq.n	8007fec <HAL_DMA_Abort_IT+0x184>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4a29      	ldr	r2, [pc, #164]	; (8008064 <HAL_DMA_Abort_IT+0x1fc>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d012      	beq.n	8007fe8 <HAL_DMA_Abort_IT+0x180>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a28      	ldr	r2, [pc, #160]	; (8008068 <HAL_DMA_Abort_IT+0x200>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d00a      	beq.n	8007fe2 <HAL_DMA_Abort_IT+0x17a>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a26      	ldr	r2, [pc, #152]	; (800806c <HAL_DMA_Abort_IT+0x204>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d102      	bne.n	8007fdc <HAL_DMA_Abort_IT+0x174>
 8007fd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007fda:	e01b      	b.n	8008014 <HAL_DMA_Abort_IT+0x1ac>
 8007fdc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007fe0:	e018      	b.n	8008014 <HAL_DMA_Abort_IT+0x1ac>
 8007fe2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007fe6:	e015      	b.n	8008014 <HAL_DMA_Abort_IT+0x1ac>
 8007fe8:	2310      	movs	r3, #16
 8007fea:	e013      	b.n	8008014 <HAL_DMA_Abort_IT+0x1ac>
 8007fec:	2301      	movs	r3, #1
 8007fee:	e011      	b.n	8008014 <HAL_DMA_Abort_IT+0x1ac>
 8007ff0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007ff4:	e00e      	b.n	8008014 <HAL_DMA_Abort_IT+0x1ac>
 8007ff6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007ffa:	e00b      	b.n	8008014 <HAL_DMA_Abort_IT+0x1ac>
 8007ffc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008000:	e008      	b.n	8008014 <HAL_DMA_Abort_IT+0x1ac>
 8008002:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008006:	e005      	b.n	8008014 <HAL_DMA_Abort_IT+0x1ac>
 8008008:	f44f 7380 	mov.w	r3, #256	; 0x100
 800800c:	e002      	b.n	8008014 <HAL_DMA_Abort_IT+0x1ac>
 800800e:	2310      	movs	r3, #16
 8008010:	e000      	b.n	8008014 <HAL_DMA_Abort_IT+0x1ac>
 8008012:	2301      	movs	r3, #1
 8008014:	4a17      	ldr	r2, [pc, #92]	; (8008074 <HAL_DMA_Abort_IT+0x20c>)
 8008016:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2201      	movs	r2, #1
 800801c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2200      	movs	r2, #0
 8008024:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800802c:	2b00      	cmp	r3, #0
 800802e:	d003      	beq.n	8008038 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	4798      	blx	r3
    } 
  }
  return status;
 8008038:	7bfb      	ldrb	r3, [r7, #15]
}
 800803a:	4618      	mov	r0, r3
 800803c:	3710      	adds	r7, #16
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}
 8008042:	bf00      	nop
 8008044:	40020080 	.word	0x40020080
 8008048:	40020008 	.word	0x40020008
 800804c:	4002001c 	.word	0x4002001c
 8008050:	40020030 	.word	0x40020030
 8008054:	40020044 	.word	0x40020044
 8008058:	40020058 	.word	0x40020058
 800805c:	4002006c 	.word	0x4002006c
 8008060:	40020408 	.word	0x40020408
 8008064:	4002041c 	.word	0x4002041c
 8008068:	40020430 	.word	0x40020430
 800806c:	40020444 	.word	0x40020444
 8008070:	40020400 	.word	0x40020400
 8008074:	40020000 	.word	0x40020000

08008078 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008078:	b480      	push	{r7}
 800807a:	b08b      	sub	sp, #44	; 0x2c
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
 8008080:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008082:	2300      	movs	r3, #0
 8008084:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8008086:	2300      	movs	r3, #0
 8008088:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 800808a:	2300      	movs	r3, #0
 800808c:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 800808e:	2300      	movs	r3, #0
 8008090:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8008092:	2300      	movs	r3, #0
 8008094:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8008096:	2300      	movs	r3, #0
 8008098:	627b      	str	r3, [r7, #36]	; 0x24
 800809a:	e179      	b.n	8008390 <HAL_GPIO_Init+0x318>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 800809c:	2201      	movs	r2, #1
 800809e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080a0:	fa02 f303 	lsl.w	r3, r2, r3
 80080a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	69fa      	ldr	r2, [r7, #28]
 80080ac:	4013      	ands	r3, r2
 80080ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80080b0:	69ba      	ldr	r2, [r7, #24]
 80080b2:	69fb      	ldr	r3, [r7, #28]
 80080b4:	429a      	cmp	r2, r3
 80080b6:	f040 8168 	bne.w	800838a <HAL_GPIO_Init+0x312>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	685b      	ldr	r3, [r3, #4]
 80080be:	4a96      	ldr	r2, [pc, #600]	; (8008318 <HAL_GPIO_Init+0x2a0>)
 80080c0:	4293      	cmp	r3, r2
 80080c2:	d05e      	beq.n	8008182 <HAL_GPIO_Init+0x10a>
 80080c4:	4a94      	ldr	r2, [pc, #592]	; (8008318 <HAL_GPIO_Init+0x2a0>)
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d875      	bhi.n	80081b6 <HAL_GPIO_Init+0x13e>
 80080ca:	4a94      	ldr	r2, [pc, #592]	; (800831c <HAL_GPIO_Init+0x2a4>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d058      	beq.n	8008182 <HAL_GPIO_Init+0x10a>
 80080d0:	4a92      	ldr	r2, [pc, #584]	; (800831c <HAL_GPIO_Init+0x2a4>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d86f      	bhi.n	80081b6 <HAL_GPIO_Init+0x13e>
 80080d6:	4a92      	ldr	r2, [pc, #584]	; (8008320 <HAL_GPIO_Init+0x2a8>)
 80080d8:	4293      	cmp	r3, r2
 80080da:	d052      	beq.n	8008182 <HAL_GPIO_Init+0x10a>
 80080dc:	4a90      	ldr	r2, [pc, #576]	; (8008320 <HAL_GPIO_Init+0x2a8>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d869      	bhi.n	80081b6 <HAL_GPIO_Init+0x13e>
 80080e2:	4a90      	ldr	r2, [pc, #576]	; (8008324 <HAL_GPIO_Init+0x2ac>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d04c      	beq.n	8008182 <HAL_GPIO_Init+0x10a>
 80080e8:	4a8e      	ldr	r2, [pc, #568]	; (8008324 <HAL_GPIO_Init+0x2ac>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d863      	bhi.n	80081b6 <HAL_GPIO_Init+0x13e>
 80080ee:	4a8e      	ldr	r2, [pc, #568]	; (8008328 <HAL_GPIO_Init+0x2b0>)
 80080f0:	4293      	cmp	r3, r2
 80080f2:	d046      	beq.n	8008182 <HAL_GPIO_Init+0x10a>
 80080f4:	4a8c      	ldr	r2, [pc, #560]	; (8008328 <HAL_GPIO_Init+0x2b0>)
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d85d      	bhi.n	80081b6 <HAL_GPIO_Init+0x13e>
 80080fa:	2b12      	cmp	r3, #18
 80080fc:	d82a      	bhi.n	8008154 <HAL_GPIO_Init+0xdc>
 80080fe:	2b12      	cmp	r3, #18
 8008100:	d859      	bhi.n	80081b6 <HAL_GPIO_Init+0x13e>
 8008102:	a201      	add	r2, pc, #4	; (adr r2, 8008108 <HAL_GPIO_Init+0x90>)
 8008104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008108:	08008183 	.word	0x08008183
 800810c:	0800815d 	.word	0x0800815d
 8008110:	0800816f 	.word	0x0800816f
 8008114:	080081b1 	.word	0x080081b1
 8008118:	080081b7 	.word	0x080081b7
 800811c:	080081b7 	.word	0x080081b7
 8008120:	080081b7 	.word	0x080081b7
 8008124:	080081b7 	.word	0x080081b7
 8008128:	080081b7 	.word	0x080081b7
 800812c:	080081b7 	.word	0x080081b7
 8008130:	080081b7 	.word	0x080081b7
 8008134:	080081b7 	.word	0x080081b7
 8008138:	080081b7 	.word	0x080081b7
 800813c:	080081b7 	.word	0x080081b7
 8008140:	080081b7 	.word	0x080081b7
 8008144:	080081b7 	.word	0x080081b7
 8008148:	080081b7 	.word	0x080081b7
 800814c:	08008165 	.word	0x08008165
 8008150:	08008179 	.word	0x08008179
 8008154:	4a75      	ldr	r2, [pc, #468]	; (800832c <HAL_GPIO_Init+0x2b4>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d013      	beq.n	8008182 <HAL_GPIO_Init+0x10a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800815a:	e02c      	b.n	80081b6 <HAL_GPIO_Init+0x13e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	68db      	ldr	r3, [r3, #12]
 8008160:	623b      	str	r3, [r7, #32]
          break;
 8008162:	e029      	b.n	80081b8 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	68db      	ldr	r3, [r3, #12]
 8008168:	3304      	adds	r3, #4
 800816a:	623b      	str	r3, [r7, #32]
          break;
 800816c:	e024      	b.n	80081b8 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	68db      	ldr	r3, [r3, #12]
 8008172:	3308      	adds	r3, #8
 8008174:	623b      	str	r3, [r7, #32]
          break;
 8008176:	e01f      	b.n	80081b8 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	68db      	ldr	r3, [r3, #12]
 800817c:	330c      	adds	r3, #12
 800817e:	623b      	str	r3, [r7, #32]
          break;
 8008180:	e01a      	b.n	80081b8 <HAL_GPIO_Init+0x140>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	689b      	ldr	r3, [r3, #8]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d102      	bne.n	8008190 <HAL_GPIO_Init+0x118>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800818a:	2304      	movs	r3, #4
 800818c:	623b      	str	r3, [r7, #32]
          break;
 800818e:	e013      	b.n	80081b8 <HAL_GPIO_Init+0x140>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	689b      	ldr	r3, [r3, #8]
 8008194:	2b01      	cmp	r3, #1
 8008196:	d105      	bne.n	80081a4 <HAL_GPIO_Init+0x12c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8008198:	2308      	movs	r3, #8
 800819a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	69fa      	ldr	r2, [r7, #28]
 80081a0:	611a      	str	r2, [r3, #16]
          break;
 80081a2:	e009      	b.n	80081b8 <HAL_GPIO_Init+0x140>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80081a4:	2308      	movs	r3, #8
 80081a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	69fa      	ldr	r2, [r7, #28]
 80081ac:	615a      	str	r2, [r3, #20]
          break;
 80081ae:	e003      	b.n	80081b8 <HAL_GPIO_Init+0x140>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80081b0:	2300      	movs	r3, #0
 80081b2:	623b      	str	r3, [r7, #32]
          break;
 80081b4:	e000      	b.n	80081b8 <HAL_GPIO_Init+0x140>
          break;
 80081b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80081b8:	69bb      	ldr	r3, [r7, #24]
 80081ba:	2bff      	cmp	r3, #255	; 0xff
 80081bc:	d801      	bhi.n	80081c2 <HAL_GPIO_Init+0x14a>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	e001      	b.n	80081c6 <HAL_GPIO_Init+0x14e>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	3304      	adds	r3, #4
 80081c6:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80081c8:	69bb      	ldr	r3, [r7, #24]
 80081ca:	2bff      	cmp	r3, #255	; 0xff
 80081cc:	d802      	bhi.n	80081d4 <HAL_GPIO_Init+0x15c>
 80081ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081d0:	009b      	lsls	r3, r3, #2
 80081d2:	e002      	b.n	80081da <HAL_GPIO_Init+0x162>
 80081d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081d6:	3b08      	subs	r3, #8
 80081d8:	009b      	lsls	r3, r3, #2
 80081da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	210f      	movs	r1, #15
 80081e2:	693b      	ldr	r3, [r7, #16]
 80081e4:	fa01 f303 	lsl.w	r3, r1, r3
 80081e8:	43db      	mvns	r3, r3
 80081ea:	401a      	ands	r2, r3
 80081ec:	6a39      	ldr	r1, [r7, #32]
 80081ee:	693b      	ldr	r3, [r7, #16]
 80081f0:	fa01 f303 	lsl.w	r3, r1, r3
 80081f4:	431a      	orrs	r2, r3
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	685b      	ldr	r3, [r3, #4]
 80081fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008202:	2b00      	cmp	r3, #0
 8008204:	f000 80c1 	beq.w	800838a <HAL_GPIO_Init+0x312>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8008208:	4b49      	ldr	r3, [pc, #292]	; (8008330 <HAL_GPIO_Init+0x2b8>)
 800820a:	699b      	ldr	r3, [r3, #24]
 800820c:	4a48      	ldr	r2, [pc, #288]	; (8008330 <HAL_GPIO_Init+0x2b8>)
 800820e:	f043 0301 	orr.w	r3, r3, #1
 8008212:	6193      	str	r3, [r2, #24]
 8008214:	4b46      	ldr	r3, [pc, #280]	; (8008330 <HAL_GPIO_Init+0x2b8>)
 8008216:	699b      	ldr	r3, [r3, #24]
 8008218:	f003 0301 	and.w	r3, r3, #1
 800821c:	60bb      	str	r3, [r7, #8]
 800821e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8008220:	4a44      	ldr	r2, [pc, #272]	; (8008334 <HAL_GPIO_Init+0x2bc>)
 8008222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008224:	089b      	lsrs	r3, r3, #2
 8008226:	3302      	adds	r3, #2
 8008228:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800822c:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800822e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008230:	f003 0303 	and.w	r3, r3, #3
 8008234:	009b      	lsls	r3, r3, #2
 8008236:	220f      	movs	r2, #15
 8008238:	fa02 f303 	lsl.w	r3, r2, r3
 800823c:	43db      	mvns	r3, r3
 800823e:	697a      	ldr	r2, [r7, #20]
 8008240:	4013      	ands	r3, r2
 8008242:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	4a3c      	ldr	r2, [pc, #240]	; (8008338 <HAL_GPIO_Init+0x2c0>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d01f      	beq.n	800828c <HAL_GPIO_Init+0x214>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	4a3b      	ldr	r2, [pc, #236]	; (800833c <HAL_GPIO_Init+0x2c4>)
 8008250:	4293      	cmp	r3, r2
 8008252:	d019      	beq.n	8008288 <HAL_GPIO_Init+0x210>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	4a3a      	ldr	r2, [pc, #232]	; (8008340 <HAL_GPIO_Init+0x2c8>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d013      	beq.n	8008284 <HAL_GPIO_Init+0x20c>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	4a39      	ldr	r2, [pc, #228]	; (8008344 <HAL_GPIO_Init+0x2cc>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d00d      	beq.n	8008280 <HAL_GPIO_Init+0x208>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	4a38      	ldr	r2, [pc, #224]	; (8008348 <HAL_GPIO_Init+0x2d0>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d007      	beq.n	800827c <HAL_GPIO_Init+0x204>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	4a37      	ldr	r2, [pc, #220]	; (800834c <HAL_GPIO_Init+0x2d4>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d101      	bne.n	8008278 <HAL_GPIO_Init+0x200>
 8008274:	2305      	movs	r3, #5
 8008276:	e00a      	b.n	800828e <HAL_GPIO_Init+0x216>
 8008278:	2306      	movs	r3, #6
 800827a:	e008      	b.n	800828e <HAL_GPIO_Init+0x216>
 800827c:	2304      	movs	r3, #4
 800827e:	e006      	b.n	800828e <HAL_GPIO_Init+0x216>
 8008280:	2303      	movs	r3, #3
 8008282:	e004      	b.n	800828e <HAL_GPIO_Init+0x216>
 8008284:	2302      	movs	r3, #2
 8008286:	e002      	b.n	800828e <HAL_GPIO_Init+0x216>
 8008288:	2301      	movs	r3, #1
 800828a:	e000      	b.n	800828e <HAL_GPIO_Init+0x216>
 800828c:	2300      	movs	r3, #0
 800828e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008290:	f002 0203 	and.w	r2, r2, #3
 8008294:	0092      	lsls	r2, r2, #2
 8008296:	4093      	lsls	r3, r2
 8008298:	697a      	ldr	r2, [r7, #20]
 800829a:	4313      	orrs	r3, r2
 800829c:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 800829e:	4925      	ldr	r1, [pc, #148]	; (8008334 <HAL_GPIO_Init+0x2bc>)
 80082a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082a2:	089b      	lsrs	r3, r3, #2
 80082a4:	3302      	adds	r3, #2
 80082a6:	697a      	ldr	r2, [r7, #20]
 80082a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	685b      	ldr	r3, [r3, #4]
 80082b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d006      	beq.n	80082c6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80082b8:	4b25      	ldr	r3, [pc, #148]	; (8008350 <HAL_GPIO_Init+0x2d8>)
 80082ba:	681a      	ldr	r2, [r3, #0]
 80082bc:	4924      	ldr	r1, [pc, #144]	; (8008350 <HAL_GPIO_Init+0x2d8>)
 80082be:	69bb      	ldr	r3, [r7, #24]
 80082c0:	4313      	orrs	r3, r2
 80082c2:	600b      	str	r3, [r1, #0]
 80082c4:	e006      	b.n	80082d4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80082c6:	4b22      	ldr	r3, [pc, #136]	; (8008350 <HAL_GPIO_Init+0x2d8>)
 80082c8:	681a      	ldr	r2, [r3, #0]
 80082ca:	69bb      	ldr	r3, [r7, #24]
 80082cc:	43db      	mvns	r3, r3
 80082ce:	4920      	ldr	r1, [pc, #128]	; (8008350 <HAL_GPIO_Init+0x2d8>)
 80082d0:	4013      	ands	r3, r2
 80082d2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	685b      	ldr	r3, [r3, #4]
 80082d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d006      	beq.n	80082ee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80082e0:	4b1b      	ldr	r3, [pc, #108]	; (8008350 <HAL_GPIO_Init+0x2d8>)
 80082e2:	685a      	ldr	r2, [r3, #4]
 80082e4:	491a      	ldr	r1, [pc, #104]	; (8008350 <HAL_GPIO_Init+0x2d8>)
 80082e6:	69bb      	ldr	r3, [r7, #24]
 80082e8:	4313      	orrs	r3, r2
 80082ea:	604b      	str	r3, [r1, #4]
 80082ec:	e006      	b.n	80082fc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80082ee:	4b18      	ldr	r3, [pc, #96]	; (8008350 <HAL_GPIO_Init+0x2d8>)
 80082f0:	685a      	ldr	r2, [r3, #4]
 80082f2:	69bb      	ldr	r3, [r7, #24]
 80082f4:	43db      	mvns	r3, r3
 80082f6:	4916      	ldr	r1, [pc, #88]	; (8008350 <HAL_GPIO_Init+0x2d8>)
 80082f8:	4013      	ands	r3, r2
 80082fa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008304:	2b00      	cmp	r3, #0
 8008306:	d025      	beq.n	8008354 <HAL_GPIO_Init+0x2dc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8008308:	4b11      	ldr	r3, [pc, #68]	; (8008350 <HAL_GPIO_Init+0x2d8>)
 800830a:	689a      	ldr	r2, [r3, #8]
 800830c:	4910      	ldr	r1, [pc, #64]	; (8008350 <HAL_GPIO_Init+0x2d8>)
 800830e:	69bb      	ldr	r3, [r7, #24]
 8008310:	4313      	orrs	r3, r2
 8008312:	608b      	str	r3, [r1, #8]
 8008314:	e025      	b.n	8008362 <HAL_GPIO_Init+0x2ea>
 8008316:	bf00      	nop
 8008318:	10320000 	.word	0x10320000
 800831c:	10310000 	.word	0x10310000
 8008320:	10220000 	.word	0x10220000
 8008324:	10210000 	.word	0x10210000
 8008328:	10120000 	.word	0x10120000
 800832c:	10110000 	.word	0x10110000
 8008330:	40021000 	.word	0x40021000
 8008334:	40010000 	.word	0x40010000
 8008338:	40010800 	.word	0x40010800
 800833c:	40010c00 	.word	0x40010c00
 8008340:	40011000 	.word	0x40011000
 8008344:	40011400 	.word	0x40011400
 8008348:	40011800 	.word	0x40011800
 800834c:	40011c00 	.word	0x40011c00
 8008350:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8008354:	4b13      	ldr	r3, [pc, #76]	; (80083a4 <HAL_GPIO_Init+0x32c>)
 8008356:	689a      	ldr	r2, [r3, #8]
 8008358:	69bb      	ldr	r3, [r7, #24]
 800835a:	43db      	mvns	r3, r3
 800835c:	4911      	ldr	r1, [pc, #68]	; (80083a4 <HAL_GPIO_Init+0x32c>)
 800835e:	4013      	ands	r3, r2
 8008360:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	685b      	ldr	r3, [r3, #4]
 8008366:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800836a:	2b00      	cmp	r3, #0
 800836c:	d006      	beq.n	800837c <HAL_GPIO_Init+0x304>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800836e:	4b0d      	ldr	r3, [pc, #52]	; (80083a4 <HAL_GPIO_Init+0x32c>)
 8008370:	68da      	ldr	r2, [r3, #12]
 8008372:	490c      	ldr	r1, [pc, #48]	; (80083a4 <HAL_GPIO_Init+0x32c>)
 8008374:	69bb      	ldr	r3, [r7, #24]
 8008376:	4313      	orrs	r3, r2
 8008378:	60cb      	str	r3, [r1, #12]
 800837a:	e006      	b.n	800838a <HAL_GPIO_Init+0x312>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800837c:	4b09      	ldr	r3, [pc, #36]	; (80083a4 <HAL_GPIO_Init+0x32c>)
 800837e:	68da      	ldr	r2, [r3, #12]
 8008380:	69bb      	ldr	r3, [r7, #24]
 8008382:	43db      	mvns	r3, r3
 8008384:	4907      	ldr	r1, [pc, #28]	; (80083a4 <HAL_GPIO_Init+0x32c>)
 8008386:	4013      	ands	r3, r2
 8008388:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800838a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800838c:	3301      	adds	r3, #1
 800838e:	627b      	str	r3, [r7, #36]	; 0x24
 8008390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008392:	2b0f      	cmp	r3, #15
 8008394:	f67f ae82 	bls.w	800809c <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8008398:	bf00      	nop
 800839a:	bf00      	nop
 800839c:	372c      	adds	r7, #44	; 0x2c
 800839e:	46bd      	mov	sp, r7
 80083a0:	bc80      	pop	{r7}
 80083a2:	4770      	bx	lr
 80083a4:	40010400 	.word	0x40010400

080083a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80083a8:	b480      	push	{r7}
 80083aa:	b085      	sub	sp, #20
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
 80083b0:	460b      	mov	r3, r1
 80083b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	689a      	ldr	r2, [r3, #8]
 80083b8:	887b      	ldrh	r3, [r7, #2]
 80083ba:	4013      	ands	r3, r2
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d002      	beq.n	80083c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80083c0:	2301      	movs	r3, #1
 80083c2:	73fb      	strb	r3, [r7, #15]
 80083c4:	e001      	b.n	80083ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80083c6:	2300      	movs	r3, #0
 80083c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80083ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	3714      	adds	r7, #20
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bc80      	pop	{r7}
 80083d4:	4770      	bx	lr

080083d6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80083d6:	b480      	push	{r7}
 80083d8:	b083      	sub	sp, #12
 80083da:	af00      	add	r7, sp, #0
 80083dc:	6078      	str	r0, [r7, #4]
 80083de:	460b      	mov	r3, r1
 80083e0:	807b      	strh	r3, [r7, #2]
 80083e2:	4613      	mov	r3, r2
 80083e4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80083e6:	787b      	ldrb	r3, [r7, #1]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d003      	beq.n	80083f4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80083ec:	887a      	ldrh	r2, [r7, #2]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80083f2:	e003      	b.n	80083fc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80083f4:	887b      	ldrh	r3, [r7, #2]
 80083f6:	041a      	lsls	r2, r3, #16
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	611a      	str	r2, [r3, #16]
}
 80083fc:	bf00      	nop
 80083fe:	370c      	adds	r7, #12
 8008400:	46bd      	mov	sp, r7
 8008402:	bc80      	pop	{r7}
 8008404:	4770      	bx	lr
	...

08008408 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b082      	sub	sp, #8
 800840c:	af00      	add	r7, sp, #0
 800840e:	4603      	mov	r3, r0
 8008410:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008412:	4b08      	ldr	r3, [pc, #32]	; (8008434 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008414:	695a      	ldr	r2, [r3, #20]
 8008416:	88fb      	ldrh	r3, [r7, #6]
 8008418:	4013      	ands	r3, r2
 800841a:	2b00      	cmp	r3, #0
 800841c:	d006      	beq.n	800842c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800841e:	4a05      	ldr	r2, [pc, #20]	; (8008434 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008420:	88fb      	ldrh	r3, [r7, #6]
 8008422:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008424:	88fb      	ldrh	r3, [r7, #6]
 8008426:	4618      	mov	r0, r3
 8008428:	f000 f806 	bl	8008438 <HAL_GPIO_EXTI_Callback>
  }
}
 800842c:	bf00      	nop
 800842e:	3708      	adds	r7, #8
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}
 8008434:	40010400 	.word	0x40010400

08008438 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8008438:	b480      	push	{r7}
 800843a:	b083      	sub	sp, #12
 800843c:	af00      	add	r7, sp, #0
 800843e:	4603      	mov	r3, r0
 8008440:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8008442:	bf00      	nop
 8008444:	370c      	adds	r7, #12
 8008446:	46bd      	mov	sp, r7
 8008448:	bc80      	pop	{r7}
 800844a:	4770      	bx	lr

0800844c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800844c:	b480      	push	{r7}
 800844e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8008450:	4b03      	ldr	r3, [pc, #12]	; (8008460 <HAL_PWR_EnableBkUpAccess+0x14>)
 8008452:	2201      	movs	r2, #1
 8008454:	601a      	str	r2, [r3, #0]
}
 8008456:	bf00      	nop
 8008458:	46bd      	mov	sp, r7
 800845a:	bc80      	pop	{r7}
 800845c:	4770      	bx	lr
 800845e:	bf00      	nop
 8008460:	420e0020 	.word	0x420e0020

08008464 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b086      	sub	sp, #24
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 800846c:	2300      	movs	r3, #0
 800846e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f003 0301 	and.w	r3, r3, #1
 8008478:	2b00      	cmp	r3, #0
 800847a:	f000 8087 	beq.w	800858c <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800847e:	4b92      	ldr	r3, [pc, #584]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 8008480:	685b      	ldr	r3, [r3, #4]
 8008482:	f003 030c 	and.w	r3, r3, #12
 8008486:	2b04      	cmp	r3, #4
 8008488:	d00c      	beq.n	80084a4 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800848a:	4b8f      	ldr	r3, [pc, #572]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 800848c:	685b      	ldr	r3, [r3, #4]
 800848e:	f003 030c 	and.w	r3, r3, #12
 8008492:	2b08      	cmp	r3, #8
 8008494:	d112      	bne.n	80084bc <HAL_RCC_OscConfig+0x58>
 8008496:	4b8c      	ldr	r3, [pc, #560]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800849e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80084a2:	d10b      	bne.n	80084bc <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80084a4:	4b88      	ldr	r3, [pc, #544]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d06c      	beq.n	800858a <HAL_RCC_OscConfig+0x126>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	685b      	ldr	r3, [r3, #4]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d168      	bne.n	800858a <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 80084b8:	2301      	movs	r3, #1
 80084ba:	e22d      	b.n	8008918 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	685b      	ldr	r3, [r3, #4]
 80084c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80084c4:	d106      	bne.n	80084d4 <HAL_RCC_OscConfig+0x70>
 80084c6:	4b80      	ldr	r3, [pc, #512]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a7f      	ldr	r2, [pc, #508]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 80084cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80084d0:	6013      	str	r3, [r2, #0]
 80084d2:	e02e      	b.n	8008532 <HAL_RCC_OscConfig+0xce>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d10c      	bne.n	80084f6 <HAL_RCC_OscConfig+0x92>
 80084dc:	4b7a      	ldr	r3, [pc, #488]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	4a79      	ldr	r2, [pc, #484]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 80084e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80084e6:	6013      	str	r3, [r2, #0]
 80084e8:	4b77      	ldr	r3, [pc, #476]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a76      	ldr	r2, [pc, #472]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 80084ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80084f2:	6013      	str	r3, [r2, #0]
 80084f4:	e01d      	b.n	8008532 <HAL_RCC_OscConfig+0xce>
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	685b      	ldr	r3, [r3, #4]
 80084fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80084fe:	d10c      	bne.n	800851a <HAL_RCC_OscConfig+0xb6>
 8008500:	4b71      	ldr	r3, [pc, #452]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	4a70      	ldr	r2, [pc, #448]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 8008506:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800850a:	6013      	str	r3, [r2, #0]
 800850c:	4b6e      	ldr	r3, [pc, #440]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4a6d      	ldr	r2, [pc, #436]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 8008512:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008516:	6013      	str	r3, [r2, #0]
 8008518:	e00b      	b.n	8008532 <HAL_RCC_OscConfig+0xce>
 800851a:	4b6b      	ldr	r3, [pc, #428]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	4a6a      	ldr	r2, [pc, #424]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 8008520:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008524:	6013      	str	r3, [r2, #0]
 8008526:	4b68      	ldr	r3, [pc, #416]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a67      	ldr	r2, [pc, #412]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 800852c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008530:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	685b      	ldr	r3, [r3, #4]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d013      	beq.n	8008562 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800853a:	f7fe fe9f 	bl	800727c <HAL_GetTick>
 800853e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008540:	e008      	b.n	8008554 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008542:	f7fe fe9b 	bl	800727c <HAL_GetTick>
 8008546:	4602      	mov	r2, r0
 8008548:	693b      	ldr	r3, [r7, #16]
 800854a:	1ad3      	subs	r3, r2, r3
 800854c:	2b64      	cmp	r3, #100	; 0x64
 800854e:	d901      	bls.n	8008554 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8008550:	2303      	movs	r3, #3
 8008552:	e1e1      	b.n	8008918 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008554:	4b5c      	ldr	r3, [pc, #368]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800855c:	2b00      	cmp	r3, #0
 800855e:	d0f0      	beq.n	8008542 <HAL_RCC_OscConfig+0xde>
 8008560:	e014      	b.n	800858c <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008562:	f7fe fe8b 	bl	800727c <HAL_GetTick>
 8008566:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008568:	e008      	b.n	800857c <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800856a:	f7fe fe87 	bl	800727c <HAL_GetTick>
 800856e:	4602      	mov	r2, r0
 8008570:	693b      	ldr	r3, [r7, #16]
 8008572:	1ad3      	subs	r3, r2, r3
 8008574:	2b64      	cmp	r3, #100	; 0x64
 8008576:	d901      	bls.n	800857c <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8008578:	2303      	movs	r3, #3
 800857a:	e1cd      	b.n	8008918 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800857c:	4b52      	ldr	r3, [pc, #328]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008584:	2b00      	cmp	r3, #0
 8008586:	d1f0      	bne.n	800856a <HAL_RCC_OscConfig+0x106>
 8008588:	e000      	b.n	800858c <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800858a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f003 0302 	and.w	r3, r3, #2
 8008594:	2b00      	cmp	r3, #0
 8008596:	d063      	beq.n	8008660 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8008598:	4b4b      	ldr	r3, [pc, #300]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 800859a:	685b      	ldr	r3, [r3, #4]
 800859c:	f003 030c 	and.w	r3, r3, #12
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d00b      	beq.n	80085bc <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80085a4:	4b48      	ldr	r3, [pc, #288]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 80085a6:	685b      	ldr	r3, [r3, #4]
 80085a8:	f003 030c 	and.w	r3, r3, #12
 80085ac:	2b08      	cmp	r3, #8
 80085ae:	d11c      	bne.n	80085ea <HAL_RCC_OscConfig+0x186>
 80085b0:	4b45      	ldr	r3, [pc, #276]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d116      	bne.n	80085ea <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80085bc:	4b42      	ldr	r3, [pc, #264]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f003 0302 	and.w	r3, r3, #2
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d005      	beq.n	80085d4 <HAL_RCC_OscConfig+0x170>
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	691b      	ldr	r3, [r3, #16]
 80085cc:	2b01      	cmp	r3, #1
 80085ce:	d001      	beq.n	80085d4 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 80085d0:	2301      	movs	r3, #1
 80085d2:	e1a1      	b.n	8008918 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80085d4:	4b3c      	ldr	r3, [pc, #240]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	695b      	ldr	r3, [r3, #20]
 80085e0:	00db      	lsls	r3, r3, #3
 80085e2:	4939      	ldr	r1, [pc, #228]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 80085e4:	4313      	orrs	r3, r2
 80085e6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80085e8:	e03a      	b.n	8008660 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	691b      	ldr	r3, [r3, #16]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d020      	beq.n	8008634 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80085f2:	4b36      	ldr	r3, [pc, #216]	; (80086cc <HAL_RCC_OscConfig+0x268>)
 80085f4:	2201      	movs	r2, #1
 80085f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80085f8:	f7fe fe40 	bl	800727c <HAL_GetTick>
 80085fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80085fe:	e008      	b.n	8008612 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008600:	f7fe fe3c 	bl	800727c <HAL_GetTick>
 8008604:	4602      	mov	r2, r0
 8008606:	693b      	ldr	r3, [r7, #16]
 8008608:	1ad3      	subs	r3, r2, r3
 800860a:	2b02      	cmp	r3, #2
 800860c:	d901      	bls.n	8008612 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 800860e:	2303      	movs	r3, #3
 8008610:	e182      	b.n	8008918 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008612:	4b2d      	ldr	r3, [pc, #180]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f003 0302 	and.w	r3, r3, #2
 800861a:	2b00      	cmp	r3, #0
 800861c:	d0f0      	beq.n	8008600 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800861e:	4b2a      	ldr	r3, [pc, #168]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	695b      	ldr	r3, [r3, #20]
 800862a:	00db      	lsls	r3, r3, #3
 800862c:	4926      	ldr	r1, [pc, #152]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 800862e:	4313      	orrs	r3, r2
 8008630:	600b      	str	r3, [r1, #0]
 8008632:	e015      	b.n	8008660 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008634:	4b25      	ldr	r3, [pc, #148]	; (80086cc <HAL_RCC_OscConfig+0x268>)
 8008636:	2200      	movs	r2, #0
 8008638:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800863a:	f7fe fe1f 	bl	800727c <HAL_GetTick>
 800863e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008640:	e008      	b.n	8008654 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008642:	f7fe fe1b 	bl	800727c <HAL_GetTick>
 8008646:	4602      	mov	r2, r0
 8008648:	693b      	ldr	r3, [r7, #16]
 800864a:	1ad3      	subs	r3, r2, r3
 800864c:	2b02      	cmp	r3, #2
 800864e:	d901      	bls.n	8008654 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8008650:	2303      	movs	r3, #3
 8008652:	e161      	b.n	8008918 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008654:	4b1c      	ldr	r3, [pc, #112]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f003 0302 	and.w	r3, r3, #2
 800865c:	2b00      	cmp	r3, #0
 800865e:	d1f0      	bne.n	8008642 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f003 0308 	and.w	r3, r3, #8
 8008668:	2b00      	cmp	r3, #0
 800866a:	d039      	beq.n	80086e0 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	699b      	ldr	r3, [r3, #24]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d019      	beq.n	80086a8 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008674:	4b16      	ldr	r3, [pc, #88]	; (80086d0 <HAL_RCC_OscConfig+0x26c>)
 8008676:	2201      	movs	r2, #1
 8008678:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800867a:	f7fe fdff 	bl	800727c <HAL_GetTick>
 800867e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008680:	e008      	b.n	8008694 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008682:	f7fe fdfb 	bl	800727c <HAL_GetTick>
 8008686:	4602      	mov	r2, r0
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	1ad3      	subs	r3, r2, r3
 800868c:	2b02      	cmp	r3, #2
 800868e:	d901      	bls.n	8008694 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8008690:	2303      	movs	r3, #3
 8008692:	e141      	b.n	8008918 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008694:	4b0c      	ldr	r3, [pc, #48]	; (80086c8 <HAL_RCC_OscConfig+0x264>)
 8008696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008698:	f003 0302 	and.w	r3, r3, #2
 800869c:	2b00      	cmp	r3, #0
 800869e:	d0f0      	beq.n	8008682 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 80086a0:	2001      	movs	r0, #1
 80086a2:	f000 fadf 	bl	8008c64 <RCC_Delay>
 80086a6:	e01b      	b.n	80086e0 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80086a8:	4b09      	ldr	r3, [pc, #36]	; (80086d0 <HAL_RCC_OscConfig+0x26c>)
 80086aa:	2200      	movs	r2, #0
 80086ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80086ae:	f7fe fde5 	bl	800727c <HAL_GetTick>
 80086b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80086b4:	e00e      	b.n	80086d4 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80086b6:	f7fe fde1 	bl	800727c <HAL_GetTick>
 80086ba:	4602      	mov	r2, r0
 80086bc:	693b      	ldr	r3, [r7, #16]
 80086be:	1ad3      	subs	r3, r2, r3
 80086c0:	2b02      	cmp	r3, #2
 80086c2:	d907      	bls.n	80086d4 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 80086c4:	2303      	movs	r3, #3
 80086c6:	e127      	b.n	8008918 <HAL_RCC_OscConfig+0x4b4>
 80086c8:	40021000 	.word	0x40021000
 80086cc:	42420000 	.word	0x42420000
 80086d0:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80086d4:	4b92      	ldr	r3, [pc, #584]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 80086d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086d8:	f003 0302 	and.w	r3, r3, #2
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d1ea      	bne.n	80086b6 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f003 0304 	and.w	r3, r3, #4
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	f000 80a6 	beq.w	800883a <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 80086ee:	2300      	movs	r3, #0
 80086f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80086f2:	4b8b      	ldr	r3, [pc, #556]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 80086f4:	69db      	ldr	r3, [r3, #28]
 80086f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d10d      	bne.n	800871a <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80086fe:	4b88      	ldr	r3, [pc, #544]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 8008700:	69db      	ldr	r3, [r3, #28]
 8008702:	4a87      	ldr	r2, [pc, #540]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 8008704:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008708:	61d3      	str	r3, [r2, #28]
 800870a:	4b85      	ldr	r3, [pc, #532]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 800870c:	69db      	ldr	r3, [r3, #28]
 800870e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008712:	60fb      	str	r3, [r7, #12]
 8008714:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008716:	2301      	movs	r3, #1
 8008718:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800871a:	4b82      	ldr	r3, [pc, #520]	; (8008924 <HAL_RCC_OscConfig+0x4c0>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008722:	2b00      	cmp	r3, #0
 8008724:	d118      	bne.n	8008758 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008726:	4b7f      	ldr	r3, [pc, #508]	; (8008924 <HAL_RCC_OscConfig+0x4c0>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4a7e      	ldr	r2, [pc, #504]	; (8008924 <HAL_RCC_OscConfig+0x4c0>)
 800872c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008730:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008732:	f7fe fda3 	bl	800727c <HAL_GetTick>
 8008736:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008738:	e008      	b.n	800874c <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800873a:	f7fe fd9f 	bl	800727c <HAL_GetTick>
 800873e:	4602      	mov	r2, r0
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	1ad3      	subs	r3, r2, r3
 8008744:	2b64      	cmp	r3, #100	; 0x64
 8008746:	d901      	bls.n	800874c <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8008748:	2303      	movs	r3, #3
 800874a:	e0e5      	b.n	8008918 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800874c:	4b75      	ldr	r3, [pc, #468]	; (8008924 <HAL_RCC_OscConfig+0x4c0>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008754:	2b00      	cmp	r3, #0
 8008756:	d0f0      	beq.n	800873a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	68db      	ldr	r3, [r3, #12]
 800875c:	2b01      	cmp	r3, #1
 800875e:	d106      	bne.n	800876e <HAL_RCC_OscConfig+0x30a>
 8008760:	4b6f      	ldr	r3, [pc, #444]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 8008762:	6a1b      	ldr	r3, [r3, #32]
 8008764:	4a6e      	ldr	r2, [pc, #440]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 8008766:	f043 0301 	orr.w	r3, r3, #1
 800876a:	6213      	str	r3, [r2, #32]
 800876c:	e02d      	b.n	80087ca <HAL_RCC_OscConfig+0x366>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	68db      	ldr	r3, [r3, #12]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d10c      	bne.n	8008790 <HAL_RCC_OscConfig+0x32c>
 8008776:	4b6a      	ldr	r3, [pc, #424]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 8008778:	6a1b      	ldr	r3, [r3, #32]
 800877a:	4a69      	ldr	r2, [pc, #420]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 800877c:	f023 0301 	bic.w	r3, r3, #1
 8008780:	6213      	str	r3, [r2, #32]
 8008782:	4b67      	ldr	r3, [pc, #412]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 8008784:	6a1b      	ldr	r3, [r3, #32]
 8008786:	4a66      	ldr	r2, [pc, #408]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 8008788:	f023 0304 	bic.w	r3, r3, #4
 800878c:	6213      	str	r3, [r2, #32]
 800878e:	e01c      	b.n	80087ca <HAL_RCC_OscConfig+0x366>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	68db      	ldr	r3, [r3, #12]
 8008794:	2b05      	cmp	r3, #5
 8008796:	d10c      	bne.n	80087b2 <HAL_RCC_OscConfig+0x34e>
 8008798:	4b61      	ldr	r3, [pc, #388]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 800879a:	6a1b      	ldr	r3, [r3, #32]
 800879c:	4a60      	ldr	r2, [pc, #384]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 800879e:	f043 0304 	orr.w	r3, r3, #4
 80087a2:	6213      	str	r3, [r2, #32]
 80087a4:	4b5e      	ldr	r3, [pc, #376]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 80087a6:	6a1b      	ldr	r3, [r3, #32]
 80087a8:	4a5d      	ldr	r2, [pc, #372]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 80087aa:	f043 0301 	orr.w	r3, r3, #1
 80087ae:	6213      	str	r3, [r2, #32]
 80087b0:	e00b      	b.n	80087ca <HAL_RCC_OscConfig+0x366>
 80087b2:	4b5b      	ldr	r3, [pc, #364]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 80087b4:	6a1b      	ldr	r3, [r3, #32]
 80087b6:	4a5a      	ldr	r2, [pc, #360]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 80087b8:	f023 0301 	bic.w	r3, r3, #1
 80087bc:	6213      	str	r3, [r2, #32]
 80087be:	4b58      	ldr	r3, [pc, #352]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 80087c0:	6a1b      	ldr	r3, [r3, #32]
 80087c2:	4a57      	ldr	r2, [pc, #348]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 80087c4:	f023 0304 	bic.w	r3, r3, #4
 80087c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	68db      	ldr	r3, [r3, #12]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d015      	beq.n	80087fe <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80087d2:	f7fe fd53 	bl	800727c <HAL_GetTick>
 80087d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80087d8:	e00a      	b.n	80087f0 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80087da:	f7fe fd4f 	bl	800727c <HAL_GetTick>
 80087de:	4602      	mov	r2, r0
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	1ad3      	subs	r3, r2, r3
 80087e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d901      	bls.n	80087f0 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 80087ec:	2303      	movs	r3, #3
 80087ee:	e093      	b.n	8008918 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80087f0:	4b4b      	ldr	r3, [pc, #300]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 80087f2:	6a1b      	ldr	r3, [r3, #32]
 80087f4:	f003 0302 	and.w	r3, r3, #2
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d0ee      	beq.n	80087da <HAL_RCC_OscConfig+0x376>
 80087fc:	e014      	b.n	8008828 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80087fe:	f7fe fd3d 	bl	800727c <HAL_GetTick>
 8008802:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008804:	e00a      	b.n	800881c <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008806:	f7fe fd39 	bl	800727c <HAL_GetTick>
 800880a:	4602      	mov	r2, r0
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	1ad3      	subs	r3, r2, r3
 8008810:	f241 3288 	movw	r2, #5000	; 0x1388
 8008814:	4293      	cmp	r3, r2
 8008816:	d901      	bls.n	800881c <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8008818:	2303      	movs	r3, #3
 800881a:	e07d      	b.n	8008918 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800881c:	4b40      	ldr	r3, [pc, #256]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 800881e:	6a1b      	ldr	r3, [r3, #32]
 8008820:	f003 0302 	and.w	r3, r3, #2
 8008824:	2b00      	cmp	r3, #0
 8008826:	d1ee      	bne.n	8008806 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008828:	7dfb      	ldrb	r3, [r7, #23]
 800882a:	2b01      	cmp	r3, #1
 800882c:	d105      	bne.n	800883a <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800882e:	4b3c      	ldr	r3, [pc, #240]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 8008830:	69db      	ldr	r3, [r3, #28]
 8008832:	4a3b      	ldr	r2, [pc, #236]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 8008834:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008838:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	69db      	ldr	r3, [r3, #28]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d069      	beq.n	8008916 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008842:	4b37      	ldr	r3, [pc, #220]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 8008844:	685b      	ldr	r3, [r3, #4]
 8008846:	f003 030c 	and.w	r3, r3, #12
 800884a:	2b08      	cmp	r3, #8
 800884c:	d061      	beq.n	8008912 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	69db      	ldr	r3, [r3, #28]
 8008852:	2b02      	cmp	r3, #2
 8008854:	d146      	bne.n	80088e4 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008856:	4b34      	ldr	r3, [pc, #208]	; (8008928 <HAL_RCC_OscConfig+0x4c4>)
 8008858:	2200      	movs	r2, #0
 800885a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800885c:	f7fe fd0e 	bl	800727c <HAL_GetTick>
 8008860:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008862:	e008      	b.n	8008876 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008864:	f7fe fd0a 	bl	800727c <HAL_GetTick>
 8008868:	4602      	mov	r2, r0
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	1ad3      	subs	r3, r2, r3
 800886e:	2b02      	cmp	r3, #2
 8008870:	d901      	bls.n	8008876 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8008872:	2303      	movs	r3, #3
 8008874:	e050      	b.n	8008918 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008876:	4b2a      	ldr	r3, [pc, #168]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800887e:	2b00      	cmp	r3, #0
 8008880:	d1f0      	bne.n	8008864 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6a1b      	ldr	r3, [r3, #32]
 8008886:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800888a:	d108      	bne.n	800889e <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800888c:	4b24      	ldr	r3, [pc, #144]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	689b      	ldr	r3, [r3, #8]
 8008898:	4921      	ldr	r1, [pc, #132]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 800889a:	4313      	orrs	r3, r2
 800889c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800889e:	4b20      	ldr	r3, [pc, #128]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 80088a0:	685b      	ldr	r3, [r3, #4]
 80088a2:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6a19      	ldr	r1, [r3, #32]
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ae:	430b      	orrs	r3, r1
 80088b0:	491b      	ldr	r1, [pc, #108]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 80088b2:	4313      	orrs	r3, r2
 80088b4:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80088b6:	4b1c      	ldr	r3, [pc, #112]	; (8008928 <HAL_RCC_OscConfig+0x4c4>)
 80088b8:	2201      	movs	r2, #1
 80088ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80088bc:	f7fe fcde 	bl	800727c <HAL_GetTick>
 80088c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80088c2:	e008      	b.n	80088d6 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80088c4:	f7fe fcda 	bl	800727c <HAL_GetTick>
 80088c8:	4602      	mov	r2, r0
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	1ad3      	subs	r3, r2, r3
 80088ce:	2b02      	cmp	r3, #2
 80088d0:	d901      	bls.n	80088d6 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 80088d2:	2303      	movs	r3, #3
 80088d4:	e020      	b.n	8008918 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80088d6:	4b12      	ldr	r3, [pc, #72]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d0f0      	beq.n	80088c4 <HAL_RCC_OscConfig+0x460>
 80088e2:	e018      	b.n	8008916 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80088e4:	4b10      	ldr	r3, [pc, #64]	; (8008928 <HAL_RCC_OscConfig+0x4c4>)
 80088e6:	2200      	movs	r2, #0
 80088e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80088ea:	f7fe fcc7 	bl	800727c <HAL_GetTick>
 80088ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80088f0:	e008      	b.n	8008904 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80088f2:	f7fe fcc3 	bl	800727c <HAL_GetTick>
 80088f6:	4602      	mov	r2, r0
 80088f8:	693b      	ldr	r3, [r7, #16]
 80088fa:	1ad3      	subs	r3, r2, r3
 80088fc:	2b02      	cmp	r3, #2
 80088fe:	d901      	bls.n	8008904 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8008900:	2303      	movs	r3, #3
 8008902:	e009      	b.n	8008918 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008904:	4b06      	ldr	r3, [pc, #24]	; (8008920 <HAL_RCC_OscConfig+0x4bc>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800890c:	2b00      	cmp	r3, #0
 800890e:	d1f0      	bne.n	80088f2 <HAL_RCC_OscConfig+0x48e>
 8008910:	e001      	b.n	8008916 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8008912:	2301      	movs	r3, #1
 8008914:	e000      	b.n	8008918 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8008916:	2300      	movs	r3, #0
}
 8008918:	4618      	mov	r0, r3
 800891a:	3718      	adds	r7, #24
 800891c:	46bd      	mov	sp, r7
 800891e:	bd80      	pop	{r7, pc}
 8008920:	40021000 	.word	0x40021000
 8008924:	40007000 	.word	0x40007000
 8008928:	42420060 	.word	0x42420060

0800892c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b084      	sub	sp, #16
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
 8008934:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8008936:	2300      	movs	r3, #0
 8008938:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800893a:	4b7e      	ldr	r3, [pc, #504]	; (8008b34 <HAL_RCC_ClockConfig+0x208>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f003 0307 	and.w	r3, r3, #7
 8008942:	683a      	ldr	r2, [r7, #0]
 8008944:	429a      	cmp	r2, r3
 8008946:	d910      	bls.n	800896a <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008948:	4b7a      	ldr	r3, [pc, #488]	; (8008b34 <HAL_RCC_ClockConfig+0x208>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f023 0207 	bic.w	r2, r3, #7
 8008950:	4978      	ldr	r1, [pc, #480]	; (8008b34 <HAL_RCC_ClockConfig+0x208>)
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	4313      	orrs	r3, r2
 8008956:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008958:	4b76      	ldr	r3, [pc, #472]	; (8008b34 <HAL_RCC_ClockConfig+0x208>)
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	f003 0307 	and.w	r3, r3, #7
 8008960:	683a      	ldr	r2, [r7, #0]
 8008962:	429a      	cmp	r2, r3
 8008964:	d001      	beq.n	800896a <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8008966:	2301      	movs	r3, #1
 8008968:	e0e0      	b.n	8008b2c <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f003 0302 	and.w	r3, r3, #2
 8008972:	2b00      	cmp	r3, #0
 8008974:	d020      	beq.n	80089b8 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f003 0304 	and.w	r3, r3, #4
 800897e:	2b00      	cmp	r3, #0
 8008980:	d005      	beq.n	800898e <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008982:	4b6d      	ldr	r3, [pc, #436]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 8008984:	685b      	ldr	r3, [r3, #4]
 8008986:	4a6c      	ldr	r2, [pc, #432]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 8008988:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800898c:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f003 0308 	and.w	r3, r3, #8
 8008996:	2b00      	cmp	r3, #0
 8008998:	d005      	beq.n	80089a6 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800899a:	4b67      	ldr	r3, [pc, #412]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 800899c:	685b      	ldr	r3, [r3, #4]
 800899e:	4a66      	ldr	r2, [pc, #408]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 80089a0:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80089a4:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80089a6:	4b64      	ldr	r3, [pc, #400]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 80089a8:	685b      	ldr	r3, [r3, #4]
 80089aa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	689b      	ldr	r3, [r3, #8]
 80089b2:	4961      	ldr	r1, [pc, #388]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 80089b4:	4313      	orrs	r3, r2
 80089b6:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f003 0301 	and.w	r3, r3, #1
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d06a      	beq.n	8008a9a <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	685b      	ldr	r3, [r3, #4]
 80089c8:	2b01      	cmp	r3, #1
 80089ca:	d107      	bne.n	80089dc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80089cc:	4b5a      	ldr	r3, [pc, #360]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d115      	bne.n	8008a04 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 80089d8:	2301      	movs	r3, #1
 80089da:	e0a7      	b.n	8008b2c <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	2b02      	cmp	r3, #2
 80089e2:	d107      	bne.n	80089f4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80089e4:	4b54      	ldr	r3, [pc, #336]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d109      	bne.n	8008a04 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 80089f0:	2301      	movs	r3, #1
 80089f2:	e09b      	b.n	8008b2c <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80089f4:	4b50      	ldr	r3, [pc, #320]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f003 0302 	and.w	r3, r3, #2
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d101      	bne.n	8008a04 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8008a00:	2301      	movs	r3, #1
 8008a02:	e093      	b.n	8008b2c <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008a04:	4b4c      	ldr	r3, [pc, #304]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	f023 0203 	bic.w	r2, r3, #3
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	685b      	ldr	r3, [r3, #4]
 8008a10:	4949      	ldr	r1, [pc, #292]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 8008a12:	4313      	orrs	r3, r2
 8008a14:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008a16:	f7fe fc31 	bl	800727c <HAL_GetTick>
 8008a1a:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	2b01      	cmp	r3, #1
 8008a22:	d112      	bne.n	8008a4a <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008a24:	e00a      	b.n	8008a3c <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008a26:	f7fe fc29 	bl	800727c <HAL_GetTick>
 8008a2a:	4602      	mov	r2, r0
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	1ad3      	subs	r3, r2, r3
 8008a30:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d901      	bls.n	8008a3c <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8008a38:	2303      	movs	r3, #3
 8008a3a:	e077      	b.n	8008b2c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008a3c:	4b3e      	ldr	r3, [pc, #248]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 8008a3e:	685b      	ldr	r3, [r3, #4]
 8008a40:	f003 030c 	and.w	r3, r3, #12
 8008a44:	2b04      	cmp	r3, #4
 8008a46:	d1ee      	bne.n	8008a26 <HAL_RCC_ClockConfig+0xfa>
 8008a48:	e027      	b.n	8008a9a <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	2b02      	cmp	r3, #2
 8008a50:	d11d      	bne.n	8008a8e <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008a52:	e00a      	b.n	8008a6a <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008a54:	f7fe fc12 	bl	800727c <HAL_GetTick>
 8008a58:	4602      	mov	r2, r0
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	1ad3      	subs	r3, r2, r3
 8008a5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d901      	bls.n	8008a6a <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8008a66:	2303      	movs	r3, #3
 8008a68:	e060      	b.n	8008b2c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008a6a:	4b33      	ldr	r3, [pc, #204]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	f003 030c 	and.w	r3, r3, #12
 8008a72:	2b08      	cmp	r3, #8
 8008a74:	d1ee      	bne.n	8008a54 <HAL_RCC_ClockConfig+0x128>
 8008a76:	e010      	b.n	8008a9a <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008a78:	f7fe fc00 	bl	800727c <HAL_GetTick>
 8008a7c:	4602      	mov	r2, r0
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	1ad3      	subs	r3, r2, r3
 8008a82:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d901      	bls.n	8008a8e <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8008a8a:	2303      	movs	r3, #3
 8008a8c:	e04e      	b.n	8008b2c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8008a8e:	4b2a      	ldr	r3, [pc, #168]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	f003 030c 	and.w	r3, r3, #12
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d1ee      	bne.n	8008a78 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8008a9a:	4b26      	ldr	r3, [pc, #152]	; (8008b34 <HAL_RCC_ClockConfig+0x208>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f003 0307 	and.w	r3, r3, #7
 8008aa2:	683a      	ldr	r2, [r7, #0]
 8008aa4:	429a      	cmp	r2, r3
 8008aa6:	d210      	bcs.n	8008aca <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008aa8:	4b22      	ldr	r3, [pc, #136]	; (8008b34 <HAL_RCC_ClockConfig+0x208>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f023 0207 	bic.w	r2, r3, #7
 8008ab0:	4920      	ldr	r1, [pc, #128]	; (8008b34 <HAL_RCC_ClockConfig+0x208>)
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	4313      	orrs	r3, r2
 8008ab6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008ab8:	4b1e      	ldr	r3, [pc, #120]	; (8008b34 <HAL_RCC_ClockConfig+0x208>)
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f003 0307 	and.w	r3, r3, #7
 8008ac0:	683a      	ldr	r2, [r7, #0]
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	d001      	beq.n	8008aca <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8008ac6:	2301      	movs	r3, #1
 8008ac8:	e030      	b.n	8008b2c <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f003 0304 	and.w	r3, r3, #4
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d008      	beq.n	8008ae8 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008ad6:	4b18      	ldr	r3, [pc, #96]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 8008ad8:	685b      	ldr	r3, [r3, #4]
 8008ada:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	68db      	ldr	r3, [r3, #12]
 8008ae2:	4915      	ldr	r1, [pc, #84]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 8008ae4:	4313      	orrs	r3, r2
 8008ae6:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	f003 0308 	and.w	r3, r3, #8
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d009      	beq.n	8008b08 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008af4:	4b10      	ldr	r3, [pc, #64]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 8008af6:	685b      	ldr	r3, [r3, #4]
 8008af8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	691b      	ldr	r3, [r3, #16]
 8008b00:	00db      	lsls	r3, r3, #3
 8008b02:	490d      	ldr	r1, [pc, #52]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 8008b04:	4313      	orrs	r3, r2
 8008b06:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008b08:	f000 f81c 	bl	8008b44 <HAL_RCC_GetSysClockFreq>
 8008b0c:	4602      	mov	r2, r0
 8008b0e:	4b0a      	ldr	r3, [pc, #40]	; (8008b38 <HAL_RCC_ClockConfig+0x20c>)
 8008b10:	685b      	ldr	r3, [r3, #4]
 8008b12:	091b      	lsrs	r3, r3, #4
 8008b14:	f003 030f 	and.w	r3, r3, #15
 8008b18:	4908      	ldr	r1, [pc, #32]	; (8008b3c <HAL_RCC_ClockConfig+0x210>)
 8008b1a:	5ccb      	ldrb	r3, [r1, r3]
 8008b1c:	fa22 f303 	lsr.w	r3, r2, r3
 8008b20:	4a07      	ldr	r2, [pc, #28]	; (8008b40 <HAL_RCC_ClockConfig+0x214>)
 8008b22:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8008b24:	2000      	movs	r0, #0
 8008b26:	f7fe fb67 	bl	80071f8 <HAL_InitTick>
  
  return HAL_OK;
 8008b2a:	2300      	movs	r3, #0
}
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	3710      	adds	r7, #16
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}
 8008b34:	40022000 	.word	0x40022000
 8008b38:	40021000 	.word	0x40021000
 8008b3c:	0800d640 	.word	0x0800d640
 8008b40:	20000014 	.word	0x20000014

08008b44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008b44:	b490      	push	{r4, r7}
 8008b46:	b08a      	sub	sp, #40	; 0x28
 8008b48:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8008b4a:	4b29      	ldr	r3, [pc, #164]	; (8008bf0 <HAL_RCC_GetSysClockFreq+0xac>)
 8008b4c:	1d3c      	adds	r4, r7, #4
 8008b4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008b50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008b54:	f240 2301 	movw	r3, #513	; 0x201
 8008b58:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	61fb      	str	r3, [r7, #28]
 8008b5e:	2300      	movs	r3, #0
 8008b60:	61bb      	str	r3, [r7, #24]
 8008b62:	2300      	movs	r3, #0
 8008b64:	627b      	str	r3, [r7, #36]	; 0x24
 8008b66:	2300      	movs	r3, #0
 8008b68:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8008b6e:	4b21      	ldr	r3, [pc, #132]	; (8008bf4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8008b70:	685b      	ldr	r3, [r3, #4]
 8008b72:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008b74:	69fb      	ldr	r3, [r7, #28]
 8008b76:	f003 030c 	and.w	r3, r3, #12
 8008b7a:	2b04      	cmp	r3, #4
 8008b7c:	d002      	beq.n	8008b84 <HAL_RCC_GetSysClockFreq+0x40>
 8008b7e:	2b08      	cmp	r3, #8
 8008b80:	d003      	beq.n	8008b8a <HAL_RCC_GetSysClockFreq+0x46>
 8008b82:	e02b      	b.n	8008bdc <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008b84:	4b1c      	ldr	r3, [pc, #112]	; (8008bf8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8008b86:	623b      	str	r3, [r7, #32]
      break;
 8008b88:	e02b      	b.n	8008be2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008b8a:	69fb      	ldr	r3, [r7, #28]
 8008b8c:	0c9b      	lsrs	r3, r3, #18
 8008b8e:	f003 030f 	and.w	r3, r3, #15
 8008b92:	3328      	adds	r3, #40	; 0x28
 8008b94:	443b      	add	r3, r7
 8008b96:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8008b9a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008b9c:	69fb      	ldr	r3, [r7, #28]
 8008b9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d012      	beq.n	8008bcc <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008ba6:	4b13      	ldr	r3, [pc, #76]	; (8008bf4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	0c5b      	lsrs	r3, r3, #17
 8008bac:	f003 0301 	and.w	r3, r3, #1
 8008bb0:	3328      	adds	r3, #40	; 0x28
 8008bb2:	443b      	add	r3, r7
 8008bb4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8008bb8:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8008bba:	697b      	ldr	r3, [r7, #20]
 8008bbc:	4a0e      	ldr	r2, [pc, #56]	; (8008bf8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8008bbe:	fb03 f202 	mul.w	r2, r3, r2
 8008bc2:	69bb      	ldr	r3, [r7, #24]
 8008bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bc8:	627b      	str	r3, [r7, #36]	; 0x24
 8008bca:	e004      	b.n	8008bd6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008bcc:	697b      	ldr	r3, [r7, #20]
 8008bce:	4a0b      	ldr	r2, [pc, #44]	; (8008bfc <HAL_RCC_GetSysClockFreq+0xb8>)
 8008bd0:	fb02 f303 	mul.w	r3, r2, r3
 8008bd4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8008bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd8:	623b      	str	r3, [r7, #32]
      break;
 8008bda:	e002      	b.n	8008be2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008bdc:	4b06      	ldr	r3, [pc, #24]	; (8008bf8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8008bde:	623b      	str	r3, [r7, #32]
      break;
 8008be0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008be2:	6a3b      	ldr	r3, [r7, #32]
}
 8008be4:	4618      	mov	r0, r3
 8008be6:	3728      	adds	r7, #40	; 0x28
 8008be8:	46bd      	mov	sp, r7
 8008bea:	bc90      	pop	{r4, r7}
 8008bec:	4770      	bx	lr
 8008bee:	bf00      	nop
 8008bf0:	0800cecc 	.word	0x0800cecc
 8008bf4:	40021000 	.word	0x40021000
 8008bf8:	007a1200 	.word	0x007a1200
 8008bfc:	003d0900 	.word	0x003d0900

08008c00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008c00:	b480      	push	{r7}
 8008c02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008c04:	4b02      	ldr	r3, [pc, #8]	; (8008c10 <HAL_RCC_GetHCLKFreq+0x10>)
 8008c06:	681b      	ldr	r3, [r3, #0]
}
 8008c08:	4618      	mov	r0, r3
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bc80      	pop	{r7}
 8008c0e:	4770      	bx	lr
 8008c10:	20000014 	.word	0x20000014

08008c14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008c18:	f7ff fff2 	bl	8008c00 <HAL_RCC_GetHCLKFreq>
 8008c1c:	4602      	mov	r2, r0
 8008c1e:	4b05      	ldr	r3, [pc, #20]	; (8008c34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008c20:	685b      	ldr	r3, [r3, #4]
 8008c22:	0a1b      	lsrs	r3, r3, #8
 8008c24:	f003 0307 	and.w	r3, r3, #7
 8008c28:	4903      	ldr	r1, [pc, #12]	; (8008c38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008c2a:	5ccb      	ldrb	r3, [r1, r3]
 8008c2c:	fa22 f303 	lsr.w	r3, r2, r3
}    
 8008c30:	4618      	mov	r0, r3
 8008c32:	bd80      	pop	{r7, pc}
 8008c34:	40021000 	.word	0x40021000
 8008c38:	0800d650 	.word	0x0800d650

08008c3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008c40:	f7ff ffde 	bl	8008c00 <HAL_RCC_GetHCLKFreq>
 8008c44:	4602      	mov	r2, r0
 8008c46:	4b05      	ldr	r3, [pc, #20]	; (8008c5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008c48:	685b      	ldr	r3, [r3, #4]
 8008c4a:	0adb      	lsrs	r3, r3, #11
 8008c4c:	f003 0307 	and.w	r3, r3, #7
 8008c50:	4903      	ldr	r1, [pc, #12]	; (8008c60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008c52:	5ccb      	ldrb	r3, [r1, r3]
 8008c54:	fa22 f303 	lsr.w	r3, r2, r3
} 
 8008c58:	4618      	mov	r0, r3
 8008c5a:	bd80      	pop	{r7, pc}
 8008c5c:	40021000 	.word	0x40021000
 8008c60:	0800d650 	.word	0x0800d650

08008c64 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008c64:	b480      	push	{r7}
 8008c66:	b085      	sub	sp, #20
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8008c6c:	4b0b      	ldr	r3, [pc, #44]	; (8008c9c <RCC_Delay+0x38>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	4a0b      	ldr	r2, [pc, #44]	; (8008ca0 <RCC_Delay+0x3c>)
 8008c72:	fba2 2303 	umull	r2, r3, r2, r3
 8008c76:	0a5b      	lsrs	r3, r3, #9
 8008c78:	687a      	ldr	r2, [r7, #4]
 8008c7a:	fb02 f303 	mul.w	r3, r2, r3
 8008c7e:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8008c80:	bf00      	nop
}
 8008c82:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	1e5a      	subs	r2, r3, #1
 8008c88:	60fa      	str	r2, [r7, #12]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d1f8      	bne.n	8008c80 <RCC_Delay+0x1c>
}
 8008c8e:	bf00      	nop
 8008c90:	bf00      	nop
 8008c92:	3714      	adds	r7, #20
 8008c94:	46bd      	mov	sp, r7
 8008c96:	bc80      	pop	{r7}
 8008c98:	4770      	bx	lr
 8008c9a:	bf00      	nop
 8008c9c:	20000014 	.word	0x20000014
 8008ca0:	10624dd3 	.word	0x10624dd3

08008ca4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b086      	sub	sp, #24
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8008cac:	2300      	movs	r3, #0
 8008cae:	613b      	str	r3, [r7, #16]
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f003 0301 	and.w	r3, r3, #1
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d07d      	beq.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008cc4:	4b4f      	ldr	r3, [pc, #316]	; (8008e04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008cc6:	69db      	ldr	r3, [r3, #28]
 8008cc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d10d      	bne.n	8008cec <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008cd0:	4b4c      	ldr	r3, [pc, #304]	; (8008e04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008cd2:	69db      	ldr	r3, [r3, #28]
 8008cd4:	4a4b      	ldr	r2, [pc, #300]	; (8008e04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008cd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008cda:	61d3      	str	r3, [r2, #28]
 8008cdc:	4b49      	ldr	r3, [pc, #292]	; (8008e04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008cde:	69db      	ldr	r3, [r3, #28]
 8008ce0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008ce4:	60bb      	str	r3, [r7, #8]
 8008ce6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008ce8:	2301      	movs	r3, #1
 8008cea:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008cec:	4b46      	ldr	r3, [pc, #280]	; (8008e08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d118      	bne.n	8008d2a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008cf8:	4b43      	ldr	r3, [pc, #268]	; (8008e08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	4a42      	ldr	r2, [pc, #264]	; (8008e08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008cfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d02:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008d04:	f7fe faba 	bl	800727c <HAL_GetTick>
 8008d08:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008d0a:	e008      	b.n	8008d1e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008d0c:	f7fe fab6 	bl	800727c <HAL_GetTick>
 8008d10:	4602      	mov	r2, r0
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	1ad3      	subs	r3, r2, r3
 8008d16:	2b64      	cmp	r3, #100	; 0x64
 8008d18:	d901      	bls.n	8008d1e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8008d1a:	2303      	movs	r3, #3
 8008d1c:	e06d      	b.n	8008dfa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008d1e:	4b3a      	ldr	r3, [pc, #232]	; (8008e08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d0f0      	beq.n	8008d0c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008d2a:	4b36      	ldr	r3, [pc, #216]	; (8008e04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008d2c:	6a1b      	ldr	r3, [r3, #32]
 8008d2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d32:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d02e      	beq.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	685b      	ldr	r3, [r3, #4]
 8008d3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d42:	68fa      	ldr	r2, [r7, #12]
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d027      	beq.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008d48:	4b2e      	ldr	r3, [pc, #184]	; (8008e04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008d4a:	6a1b      	ldr	r3, [r3, #32]
 8008d4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d50:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008d52:	4b2e      	ldr	r3, [pc, #184]	; (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008d54:	2201      	movs	r2, #1
 8008d56:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008d58:	4b2c      	ldr	r3, [pc, #176]	; (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8008d5e:	4a29      	ldr	r2, [pc, #164]	; (8008e04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	f003 0301 	and.w	r3, r3, #1
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d014      	beq.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d6e:	f7fe fa85 	bl	800727c <HAL_GetTick>
 8008d72:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008d74:	e00a      	b.n	8008d8c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008d76:	f7fe fa81 	bl	800727c <HAL_GetTick>
 8008d7a:	4602      	mov	r2, r0
 8008d7c:	693b      	ldr	r3, [r7, #16]
 8008d7e:	1ad3      	subs	r3, r2, r3
 8008d80:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d901      	bls.n	8008d8c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8008d88:	2303      	movs	r3, #3
 8008d8a:	e036      	b.n	8008dfa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008d8c:	4b1d      	ldr	r3, [pc, #116]	; (8008e04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008d8e:	6a1b      	ldr	r3, [r3, #32]
 8008d90:	f003 0302 	and.w	r3, r3, #2
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d0ee      	beq.n	8008d76 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8008d98:	4b1a      	ldr	r3, [pc, #104]	; (8008e04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008d9a:	6a1b      	ldr	r3, [r3, #32]
 8008d9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	685b      	ldr	r3, [r3, #4]
 8008da4:	4917      	ldr	r1, [pc, #92]	; (8008e04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008da6:	4313      	orrs	r3, r2
 8008da8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008daa:	7dfb      	ldrb	r3, [r7, #23]
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	d105      	bne.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008db0:	4b14      	ldr	r3, [pc, #80]	; (8008e04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008db2:	69db      	ldr	r3, [r3, #28]
 8008db4:	4a13      	ldr	r2, [pc, #76]	; (8008e04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008db6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008dba:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f003 0302 	and.w	r3, r3, #2
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d008      	beq.n	8008dda <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008dc8:	4b0e      	ldr	r3, [pc, #56]	; (8008e04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008dca:	685b      	ldr	r3, [r3, #4]
 8008dcc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	689b      	ldr	r3, [r3, #8]
 8008dd4:	490b      	ldr	r1, [pc, #44]	; (8008e04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f003 0310 	and.w	r3, r3, #16
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d008      	beq.n	8008df8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008de6:	4b07      	ldr	r3, [pc, #28]	; (8008e04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008de8:	685b      	ldr	r3, [r3, #4]
 8008dea:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	695b      	ldr	r3, [r3, #20]
 8008df2:	4904      	ldr	r1, [pc, #16]	; (8008e04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008df4:	4313      	orrs	r3, r2
 8008df6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8008df8:	2300      	movs	r3, #0
}
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	3718      	adds	r7, #24
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	bd80      	pop	{r7, pc}
 8008e02:	bf00      	nop
 8008e04:	40021000 	.word	0x40021000
 8008e08:	40007000 	.word	0x40007000
 8008e0c:	42420440 	.word	0x42420440

08008e10 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008e10:	b590      	push	{r4, r7, lr}
 8008e12:	b08d      	sub	sp, #52	; 0x34
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8008e18:	4b6b      	ldr	r3, [pc, #428]	; (8008fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8008e1a:	f107 040c 	add.w	r4, r7, #12
 8008e1e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008e20:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008e24:	f240 2301 	movw	r3, #513	; 0x201
 8008e28:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	627b      	str	r3, [r7, #36]	; 0x24
 8008e2e:	2300      	movs	r3, #0
 8008e30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008e32:	2300      	movs	r3, #0
 8008e34:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8008e36:	2300      	movs	r3, #0
 8008e38:	61fb      	str	r3, [r7, #28]
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	3b01      	subs	r3, #1
 8008e42:	2b0f      	cmp	r3, #15
 8008e44:	f200 80b7 	bhi.w	8008fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 8008e48:	a201      	add	r2, pc, #4	; (adr r2, 8008e50 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 8008e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e4e:	bf00      	nop
 8008e50:	08008f2f 	.word	0x08008f2f
 8008e54:	08008f9b 	.word	0x08008f9b
 8008e58:	08008fb7 	.word	0x08008fb7
 8008e5c:	08008f1f 	.word	0x08008f1f
 8008e60:	08008fb7 	.word	0x08008fb7
 8008e64:	08008fb7 	.word	0x08008fb7
 8008e68:	08008fb7 	.word	0x08008fb7
 8008e6c:	08008f27 	.word	0x08008f27
 8008e70:	08008fb7 	.word	0x08008fb7
 8008e74:	08008fb7 	.word	0x08008fb7
 8008e78:	08008fb7 	.word	0x08008fb7
 8008e7c:	08008fb7 	.word	0x08008fb7
 8008e80:	08008fb7 	.word	0x08008fb7
 8008e84:	08008fb7 	.word	0x08008fb7
 8008e88:	08008fb7 	.word	0x08008fb7
 8008e8c:	08008e91 	.word	0x08008e91
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8008e90:	4b4e      	ldr	r3, [pc, #312]	; (8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8008e92:	685b      	ldr	r3, [r3, #4]
 8008e94:	61fb      	str	r3, [r7, #28]
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 8008e96:	4b4d      	ldr	r3, [pc, #308]	; (8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	f000 808b 	beq.w	8008fba <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008ea4:	69fb      	ldr	r3, [r7, #28]
 8008ea6:	0c9b      	lsrs	r3, r3, #18
 8008ea8:	f003 030f 	and.w	r3, r3, #15
 8008eac:	3330      	adds	r3, #48	; 0x30
 8008eae:	443b      	add	r3, r7
 8008eb0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8008eb4:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008eb6:	69fb      	ldr	r3, [r7, #28]
 8008eb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d017      	beq.n	8008ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008ec0:	4b42      	ldr	r3, [pc, #264]	; (8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8008ec2:	685b      	ldr	r3, [r3, #4]
 8008ec4:	0c5b      	lsrs	r3, r3, #17
 8008ec6:	f003 0301 	and.w	r3, r3, #1
 8008eca:	3330      	adds	r3, #48	; 0x30
 8008ecc:	443b      	add	r3, r7
 8008ece:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8008ed2:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
              pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008ed4:	69fb      	ldr	r3, [r7, #28]
 8008ed6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d00d      	beq.n	8008efa <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8008ede:	4a3c      	ldr	r2, [pc, #240]	; (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8008ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ee2:	fbb2 f2f3 	udiv	r2, r2, r3
 8008ee6:	6a3b      	ldr	r3, [r7, #32]
 8008ee8:	fb02 f303 	mul.w	r3, r2, r3
 8008eec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008eee:	e004      	b.n	8008efa <HAL_RCCEx_GetPeriphCLKFreq+0xea>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008ef0:	6a3b      	ldr	r3, [r7, #32]
 8008ef2:	4a38      	ldr	r2, [pc, #224]	; (8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8008ef4:	fb02 f303 	mul.w	r3, r2, r3
 8008ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */ 
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8008efa:	4b34      	ldr	r3, [pc, #208]	; (8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8008efc:	685b      	ldr	r3, [r3, #4]
 8008efe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008f06:	d102      	bne.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8008f08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f0a:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8008f0c:	e055      	b.n	8008fba <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
          frequency = (pllclk * 2) / 3;
 8008f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f10:	005b      	lsls	r3, r3, #1
 8008f12:	4a31      	ldr	r2, [pc, #196]	; (8008fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 8008f14:	fba2 2303 	umull	r2, r3, r2, r3
 8008f18:	085b      	lsrs	r3, r3, #1
 8008f1a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8008f1c:	e04d      	b.n	8008fba <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_I2S2:  
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8008f1e:	f7ff fe11 	bl	8008b44 <HAL_RCC_GetSysClockFreq>
 8008f22:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8008f24:	e04a      	b.n	8008fbc <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
  case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8008f26:	f7ff fe0d 	bl	8008b44 <HAL_RCC_GetSysClockFreq>
 8008f2a:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8008f2c:	e046      	b.n	8008fbc <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
  case RCC_PERIPHCLK_RTC:  
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8008f2e:	4b27      	ldr	r3, [pc, #156]	; (8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8008f30:	6a1b      	ldr	r3, [r3, #32]
 8008f32:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8008f34:	69fb      	ldr	r3, [r7, #28]
 8008f36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f3e:	d108      	bne.n	8008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 8008f40:	69fb      	ldr	r3, [r7, #28]
 8008f42:	f003 0302 	and.w	r3, r3, #2
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d003      	beq.n	8008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      {
        frequency = LSE_VALUE;
 8008f4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008f4e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008f50:	e022      	b.n	8008f98 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8008f52:	69fb      	ldr	r3, [r7, #28]
 8008f54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f5c:	d109      	bne.n	8008f72 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 8008f5e:	4b1b      	ldr	r3, [pc, #108]	; (8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8008f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f62:	f003 0302 	and.w	r3, r3, #2
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d003      	beq.n	8008f72 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      {
        frequency = LSI_VALUE;
 8008f6a:	f649 4340 	movw	r3, #40000	; 0x9c40
 8008f6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008f70:	e012      	b.n	8008f98 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8008f72:	69fb      	ldr	r3, [r7, #28]
 8008f74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f78:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008f7c:	d109      	bne.n	8008f92 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 8008f7e:	4b13      	ldr	r3, [pc, #76]	; (8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d003      	beq.n	8008f92 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
      {
        frequency = HSE_VALUE / 128U;
 8008f8a:	f24f 4324 	movw	r3, #62500	; 0xf424
 8008f8e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008f90:	e002      	b.n	8008f98 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      }
      /* Clock not enabled for RTC*/
      else
      {
        frequency = 0U;
 8008f92:	2300      	movs	r3, #0
 8008f94:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 8008f96:	e011      	b.n	8008fbc <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8008f98:	e010      	b.n	8008fbc <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
  case RCC_PERIPHCLK_ADC:  
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8008f9a:	f7ff fe4f 	bl	8008c3c <HAL_RCC_GetPCLK2Freq>
 8008f9e:	4602      	mov	r2, r0
 8008fa0:	4b0a      	ldr	r3, [pc, #40]	; (8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8008fa2:	685b      	ldr	r3, [r3, #4]
 8008fa4:	0b9b      	lsrs	r3, r3, #14
 8008fa6:	f003 0303 	and.w	r3, r3, #3
 8008faa:	3301      	adds	r3, #1
 8008fac:	005b      	lsls	r3, r3, #1
 8008fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fb2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8008fb4:	e002      	b.n	8008fbc <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
  default: 
    {
      break;
 8008fb6:	bf00      	nop
 8008fb8:	e000      	b.n	8008fbc <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      break;
 8008fba:	bf00      	nop
    }
  }
  return(frequency);
 8008fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	3734      	adds	r7, #52	; 0x34
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd90      	pop	{r4, r7, pc}
 8008fc6:	bf00      	nop
 8008fc8:	0800cedc 	.word	0x0800cedc
 8008fcc:	40021000 	.word	0x40021000
 8008fd0:	007a1200 	.word	0x007a1200
 8008fd4:	003d0900 	.word	0x003d0900
 8008fd8:	aaaaaaab 	.word	0xaaaaaaab

08008fdc <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b084      	sub	sp, #16
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if(hrtc == NULL)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d101      	bne.n	8008ff2 <HAL_RTC_Init+0x16>
  {
     return HAL_ERROR;
 8008fee:	2301      	movs	r3, #1
 8008ff0:	e084      	b.n	80090fc <HAL_RTC_Init+0x120>
  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	7c5b      	ldrb	r3, [r3, #17]
 8008ff6:	b2db      	uxtb	r3, r3
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d105      	bne.n	8009008 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2200      	movs	r2, #0
 8009000:	741a      	strb	r2, [r3, #16]
    
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f7fc ff5e 	bl	8005ec4 <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2202      	movs	r2, #2
 800900c:	745a      	strb	r2, [r3, #17]
       
  /* Waiting for synchro */
  if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f000 f87a 	bl	8009108 <HAL_RTC_WaitForSynchro>
 8009014:	4603      	mov	r3, r0
 8009016:	2b00      	cmp	r3, #0
 8009018:	d004      	beq.n	8009024 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2204      	movs	r2, #4
 800901e:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 8009020:	2301      	movs	r3, #1
 8009022:	e06b      	b.n	80090fc <HAL_RTC_Init+0x120>
  } 

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	f000 f89c 	bl	8009162 <RTC_EnterInitMode>
 800902a:	4603      	mov	r3, r0
 800902c:	2b00      	cmp	r3, #0
 800902e:	d004      	beq.n	800903a <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2204      	movs	r2, #4
 8009034:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 8009036:	2301      	movs	r3, #1
 8009038:	e060      	b.n	80090fc <HAL_RTC_Init+0x120>
  } 
  else
  { 
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	685a      	ldr	r2, [r3, #4]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f022 0207 	bic.w	r2, r2, #7
 8009048:	605a      	str	r2, [r3, #4]
    
    if(hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	689b      	ldr	r3, [r3, #8]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d005      	beq.n	800905e <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8009052:	4b2c      	ldr	r3, [pc, #176]	; (8009104 <HAL_RTC_Init+0x128>)
 8009054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009056:	4a2b      	ldr	r2, [pc, #172]	; (8009104 <HAL_RTC_Init+0x128>)
 8009058:	f023 0301 	bic.w	r3, r3, #1
 800905c:	6313      	str	r3, [r2, #48]	; 0x30
    }
    
    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800905e:	4b29      	ldr	r3, [pc, #164]	; (8009104 <HAL_RTC_Init+0x128>)
 8009060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009062:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	689b      	ldr	r3, [r3, #8]
 800906a:	4926      	ldr	r1, [pc, #152]	; (8009104 <HAL_RTC_Init+0x128>)
 800906c:	4313      	orrs	r3, r2
 800906e:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	685b      	ldr	r3, [r3, #4]
 8009074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009078:	d003      	beq.n	8009082 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	685b      	ldr	r3, [r3, #4]
 800907e:	60fb      	str	r3, [r7, #12]
 8009080:	e00e      	b.n	80090a0 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8009082:	2001      	movs	r0, #1
 8009084:	f7ff fec4 	bl	8008e10 <HAL_RCCEx_GetPeriphCLKFreq>
 8009088:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d104      	bne.n	800909a <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2204      	movs	r2, #4
 8009094:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8009096:	2301      	movs	r3, #1
 8009098:	e030      	b.n	80090fc <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	3b01      	subs	r3, #1
 800909e:	60fb      	str	r3, [r7, #12]
      }
    }
    
    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	689b      	ldr	r3, [r3, #8]
 80090a6:	f023 010f 	bic.w	r1, r3, #15
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	0c1a      	lsrs	r2, r3, #16
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	430a      	orrs	r2, r1
 80090b4:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	68db      	ldr	r3, [r3, #12]
 80090bc:	0c1b      	lsrs	r3, r3, #16
 80090be:	041b      	lsls	r3, r3, #16
 80090c0:	68fa      	ldr	r2, [r7, #12]
 80090c2:	b291      	uxth	r1, r2
 80090c4:	687a      	ldr	r2, [r7, #4]
 80090c6:	6812      	ldr	r2, [r2, #0]
 80090c8:	430b      	orrs	r3, r1
 80090ca:	60d3      	str	r3, [r2, #12]
      
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 80090cc:	6878      	ldr	r0, [r7, #4]
 80090ce:	f000 f870 	bl	80091b2 <RTC_ExitInitMode>
 80090d2:	4603      	mov	r3, r0
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d004      	beq.n	80090e2 <HAL_RTC_Init+0x106>
    {       
      hrtc->State = HAL_RTC_STATE_ERROR;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2204      	movs	r2, #4
 80090dc:	745a      	strb	r2, [r3, #17]
      
      return HAL_ERROR;
 80090de:	2301      	movs	r3, #1
 80090e0:	e00c      	b.n	80090fc <HAL_RTC_Init+0x120>
    }
    
    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2200      	movs	r2, #0
 80090e6:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2201      	movs	r2, #1
 80090ec:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2201      	movs	r2, #1
 80090f2:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2201      	movs	r2, #1
 80090f8:	745a      	strb	r2, [r3, #17]
    
    return HAL_OK;
 80090fa:	2300      	movs	r3, #0
  }
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	3710      	adds	r7, #16
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}
 8009104:	40006c00 	.word	0x40006c00

08009108 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b084      	sub	sp, #16
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009110:	2300      	movs	r3, #0
 8009112:	60fb      	str	r3, [r7, #12]
  
  /* Check input parameters */
  if(hrtc == NULL)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d101      	bne.n	800911e <HAL_RTC_WaitForSynchro+0x16>
  {
     return HAL_ERROR;
 800911a:	2301      	movs	r3, #1
 800911c:	e01d      	b.n	800915a <HAL_RTC_WaitForSynchro+0x52>
  }
  
  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	685a      	ldr	r2, [r3, #4]
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f022 0208 	bic.w	r2, r2, #8
 800912c:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 800912e:	f7fe f8a5 	bl	800727c <HAL_GetTick>
 8009132:	60f8      	str	r0, [r7, #12]
  
  /* Wait the registers to be synchronised */
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8009134:	e009      	b.n	800914a <HAL_RTC_WaitForSynchro+0x42>
  {
    if((HAL_GetTick() - tickstart ) >  RTC_TIMEOUT_VALUE)
 8009136:	f7fe f8a1 	bl	800727c <HAL_GetTick>
 800913a:	4602      	mov	r2, r0
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	1ad3      	subs	r3, r2, r3
 8009140:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009144:	d901      	bls.n	800914a <HAL_RTC_WaitForSynchro+0x42>
    {       
      return HAL_TIMEOUT;
 8009146:	2303      	movs	r3, #3
 8009148:	e007      	b.n	800915a <HAL_RTC_WaitForSynchro+0x52>
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	685b      	ldr	r3, [r3, #4]
 8009150:	f003 0308 	and.w	r3, r3, #8
 8009154:	2b00      	cmp	r3, #0
 8009156:	d0ee      	beq.n	8009136 <HAL_RTC_WaitForSynchro+0x2e>
    } 
  }
  
  return HAL_OK;
 8009158:	2300      	movs	r3, #0
}
 800915a:	4618      	mov	r0, r3
 800915c:	3710      	adds	r7, #16
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}

08009162 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8009162:	b580      	push	{r7, lr}
 8009164:	b084      	sub	sp, #16
 8009166:	af00      	add	r7, sp, #0
 8009168:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800916a:	2300      	movs	r3, #0
 800916c:	60fb      	str	r3, [r7, #12]
  
  tickstart = HAL_GetTick();
 800916e:	f7fe f885 	bl	800727c <HAL_GetTick>
 8009172:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8009174:	e009      	b.n	800918a <RTC_EnterInitMode+0x28>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8009176:	f7fe f881 	bl	800727c <HAL_GetTick>
 800917a:	4602      	mov	r2, r0
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	1ad3      	subs	r3, r2, r3
 8009180:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009184:	d901      	bls.n	800918a <RTC_EnterInitMode+0x28>
    {       
      return HAL_TIMEOUT;
 8009186:	2303      	movs	r3, #3
 8009188:	e00f      	b.n	80091aa <RTC_EnterInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	685b      	ldr	r3, [r3, #4]
 8009190:	f003 0320 	and.w	r3, r3, #32
 8009194:	2b00      	cmp	r3, #0
 8009196:	d0ee      	beq.n	8009176 <RTC_EnterInitMode+0x14>
    } 
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	685a      	ldr	r2, [r3, #4]
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	f042 0210 	orr.w	r2, r2, #16
 80091a6:	605a      	str	r2, [r3, #4]
  
  
  return HAL_OK;  
 80091a8:	2300      	movs	r3, #0
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	3710      	adds	r7, #16
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}

080091b2 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef* hrtc)
{
 80091b2:	b580      	push	{r7, lr}
 80091b4:	b084      	sub	sp, #16
 80091b6:	af00      	add	r7, sp, #0
 80091b8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80091ba:	2300      	movs	r3, #0
 80091bc:	60fb      	str	r3, [r7, #12]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	685a      	ldr	r2, [r3, #4]
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f022 0210 	bic.w	r2, r2, #16
 80091cc:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 80091ce:	f7fe f855 	bl	800727c <HAL_GetTick>
 80091d2:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80091d4:	e009      	b.n	80091ea <RTC_ExitInitMode+0x38>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80091d6:	f7fe f851 	bl	800727c <HAL_GetTick>
 80091da:	4602      	mov	r2, r0
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	1ad3      	subs	r3, r2, r3
 80091e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80091e4:	d901      	bls.n	80091ea <RTC_ExitInitMode+0x38>
    {       
      return HAL_TIMEOUT;
 80091e6:	2303      	movs	r3, #3
 80091e8:	e007      	b.n	80091fa <RTC_ExitInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	685b      	ldr	r3, [r3, #4]
 80091f0:	f003 0320 	and.w	r3, r3, #32
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d0ee      	beq.n	80091d6 <RTC_ExitInitMode+0x24>
    } 
  }
  
  return HAL_OK;  
 80091f8:	2300      	movs	r3, #0
}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3710      	adds	r7, #16
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}
	...

08009204 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8009204:	b480      	push	{r7}
 8009206:	b087      	sub	sp, #28
 8009208:	af00      	add	r7, sp, #0
 800920a:	60f8      	str	r0, [r7, #12]
 800920c:	60b9      	str	r1, [r7, #8]
 800920e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8009210:	2300      	movs	r3, #0
 8009212:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));
  
  tmp = (uint32_t)BKP_BASE; 
 8009214:	4b07      	ldr	r3, [pc, #28]	; (8009234 <HAL_RTCEx_BKUPWrite+0x30>)
 8009216:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	009b      	lsls	r3, r3, #2
 800921c:	697a      	ldr	r2, [r7, #20]
 800921e:	4413      	add	r3, r2
 8009220:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8009222:	697b      	ldr	r3, [r7, #20]
 8009224:	687a      	ldr	r2, [r7, #4]
 8009226:	b292      	uxth	r2, r2
 8009228:	601a      	str	r2, [r3, #0]
}
 800922a:	bf00      	nop
 800922c:	371c      	adds	r7, #28
 800922e:	46bd      	mov	sp, r7
 8009230:	bc80      	pop	{r7}
 8009232:	4770      	bx	lr
 8009234:	40006c00 	.word	0x40006c00

08009238 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to 
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8009238:	b480      	push	{r7}
 800923a:	b085      	sub	sp, #20
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
 8009240:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 8009242:	2300      	movs	r3, #0
 8009244:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 8009246:	2300      	movs	r3, #0
 8009248:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE; 
 800924a:	4b08      	ldr	r3, [pc, #32]	; (800926c <HAL_RTCEx_BKUPRead+0x34>)
 800924c:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	009b      	lsls	r3, r3, #2
 8009252:	68fa      	ldr	r2, [r7, #12]
 8009254:	4413      	add	r3, r2
 8009256:	60fb      	str	r3, [r7, #12]
  
  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	b29b      	uxth	r3, r3
 800925e:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 8009260:	68bb      	ldr	r3, [r7, #8]
}
 8009262:	4618      	mov	r0, r3
 8009264:	3714      	adds	r7, #20
 8009266:	46bd      	mov	sp, r7
 8009268:	bc80      	pop	{r7}
 800926a:	4770      	bx	lr
 800926c:	40006c00 	.word	0x40006c00

08009270 <HAL_SRAM_Init>:
  * @param  Timing: Pointer to SRAM control timing structure 
  * @param  ExtTiming: Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing, FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8009270:	b580      	push	{r7, lr}
 8009272:	b084      	sub	sp, #16
 8009274:	af00      	add	r7, sp, #0
 8009276:	60f8      	str	r0, [r7, #12]
 8009278:	60b9      	str	r1, [r7, #8]
 800927a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d101      	bne.n	8009286 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8009282:	2301      	movs	r3, #1
 8009284:	e034      	b.n	80092f0 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800928c:	b2db      	uxtb	r3, r3
 800928e:	2b00      	cmp	r3, #0
 8009290:	d106      	bne.n	80092a0 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	2200      	movs	r2, #0
 8009296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800929a:	68f8      	ldr	r0, [r7, #12]
 800929c:	f7fc ffae 	bl	80061fc <HAL_SRAM_MspInit>
  }
  
  /* Initialize SRAM control Interface */
  FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681a      	ldr	r2, [r3, #0]
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	3308      	adds	r3, #8
 80092a8:	4619      	mov	r1, r3
 80092aa:	4610      	mov	r0, r2
 80092ac:	f001 fcb2 	bl	800ac14 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	6818      	ldr	r0, [r3, #0]
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	689b      	ldr	r3, [r3, #8]
 80092b8:	461a      	mov	r2, r3
 80092ba:	68b9      	ldr	r1, [r7, #8]
 80092bc:	f001 fd2a 	bl	800ad14 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	6858      	ldr	r0, [r3, #4]
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	689a      	ldr	r2, [r3, #8]
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092cc:	6879      	ldr	r1, [r7, #4]
 80092ce:	f001 fd55 	bl	800ad7c <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	68fa      	ldr	r2, [r7, #12]
 80092d8:	6892      	ldr	r2, [r2, #8]
 80092da:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	68fa      	ldr	r2, [r7, #12]
 80092e4:	6892      	ldr	r2, [r2, #8]
 80092e6:	f041 0101 	orr.w	r1, r1, #1
 80092ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80092ee:	2300      	movs	r3, #0
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	3710      	adds	r7, #16
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}

080092f8 <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b082      	sub	sp, #8
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d101      	bne.n	800930a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009306:	2301      	movs	r3, #1
 8009308:	e01d      	b.n	8009346 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009310:	b2db      	uxtb	r3, r3
 8009312:	2b00      	cmp	r3, #0
 8009314:	d106      	bne.n	8009324 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2200      	movs	r2, #0
 800931a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f7fc fdf4 	bl	8005f0c <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2202      	movs	r2, #2
 8009328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681a      	ldr	r2, [r3, #0]
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	3304      	adds	r3, #4
 8009334:	4619      	mov	r1, r3
 8009336:	4610      	mov	r0, r2
 8009338:	f000 fc38 	bl	8009bac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2201      	movs	r2, #1
 8009340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009344:	2300      	movs	r3, #0
}
 8009346:	4618      	mov	r0, r3
 8009348:	3708      	adds	r7, #8
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}

0800934e <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800934e:	b480      	push	{r7}
 8009350:	b083      	sub	sp, #12
 8009352:	af00      	add	r7, sp, #0
 8009354:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2202      	movs	r2, #2
 800935a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	681a      	ldr	r2, [r3, #0]
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f042 0201 	orr.w	r2, r2, #1
 800936c:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2201      	movs	r2, #1
 8009372:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8009376:	2300      	movs	r3, #0
}
 8009378:	4618      	mov	r0, r3
 800937a:	370c      	adds	r7, #12
 800937c:	46bd      	mov	sp, r7
 800937e:	bc80      	pop	{r7}
 8009380:	4770      	bx	lr

08009382 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8009382:	b480      	push	{r7}
 8009384:	b083      	sub	sp, #12
 8009386:	af00      	add	r7, sp, #0
 8009388:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2202      	movs	r2, #2
 800938e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	6a1a      	ldr	r2, [r3, #32]
 8009398:	f241 1311 	movw	r3, #4369	; 0x1111
 800939c:	4013      	ands	r3, r2
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d10f      	bne.n	80093c2 <HAL_TIM_Base_Stop+0x40>
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	6a1a      	ldr	r2, [r3, #32]
 80093a8:	f240 4344 	movw	r3, #1092	; 0x444
 80093ac:	4013      	ands	r3, r2
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d107      	bne.n	80093c2 <HAL_TIM_Base_Stop+0x40>
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	681a      	ldr	r2, [r3, #0]
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	f022 0201 	bic.w	r2, r2, #1
 80093c0:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2201      	movs	r2, #1
 80093c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80093ca:	2300      	movs	r3, #0
}
 80093cc:	4618      	mov	r0, r3
 80093ce:	370c      	adds	r7, #12
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bc80      	pop	{r7}
 80093d4:	4770      	bx	lr

080093d6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80093d6:	b480      	push	{r7}
 80093d8:	b083      	sub	sp, #12
 80093da:	af00      	add	r7, sp, #0
 80093dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	68da      	ldr	r2, [r3, #12]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	f042 0201 	orr.w	r2, r2, #1
 80093ec:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	681a      	ldr	r2, [r3, #0]
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	f042 0201 	orr.w	r2, r2, #1
 80093fc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80093fe:	2300      	movs	r3, #0
}
 8009400:	4618      	mov	r0, r3
 8009402:	370c      	adds	r7, #12
 8009404:	46bd      	mov	sp, r7
 8009406:	bc80      	pop	{r7}
 8009408:	4770      	bx	lr

0800940a <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800940a:	b480      	push	{r7}
 800940c:	b083      	sub	sp, #12
 800940e:	af00      	add	r7, sp, #0
 8009410:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	68da      	ldr	r2, [r3, #12]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f022 0201 	bic.w	r2, r2, #1
 8009420:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	6a1a      	ldr	r2, [r3, #32]
 8009428:	f241 1311 	movw	r3, #4369	; 0x1111
 800942c:	4013      	ands	r3, r2
 800942e:	2b00      	cmp	r3, #0
 8009430:	d10f      	bne.n	8009452 <HAL_TIM_Base_Stop_IT+0x48>
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	6a1a      	ldr	r2, [r3, #32]
 8009438:	f240 4344 	movw	r3, #1092	; 0x444
 800943c:	4013      	ands	r3, r2
 800943e:	2b00      	cmp	r3, #0
 8009440:	d107      	bne.n	8009452 <HAL_TIM_Base_Stop_IT+0x48>
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	681a      	ldr	r2, [r3, #0]
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f022 0201 	bic.w	r2, r2, #1
 8009450:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009452:	2300      	movs	r3, #0
}
 8009454:	4618      	mov	r0, r3
 8009456:	370c      	adds	r7, #12
 8009458:	46bd      	mov	sp, r7
 800945a:	bc80      	pop	{r7}
 800945c:	4770      	bx	lr

0800945e <HAL_TIM_PWM_Init>:
  *       Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800945e:	b580      	push	{r7, lr}
 8009460:	b082      	sub	sp, #8
 8009462:	af00      	add	r7, sp, #0
 8009464:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d101      	bne.n	8009470 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800946c:	2301      	movs	r3, #1
 800946e:	e01d      	b.n	80094ac <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009476:	b2db      	uxtb	r3, r3
 8009478:	2b00      	cmp	r3, #0
 800947a:	d106      	bne.n	800948a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	2200      	movs	r2, #0
 8009480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f000 f815 	bl	80094b4 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	2202      	movs	r2, #2
 800948e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681a      	ldr	r2, [r3, #0]
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	3304      	adds	r3, #4
 800949a:	4619      	mov	r1, r3
 800949c:	4610      	mov	r0, r2
 800949e:	f000 fb85 	bl	8009bac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	2201      	movs	r2, #1
 80094a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80094aa:	2300      	movs	r3, #0
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3708      	adds	r7, #8
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}

080094b4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80094b4:	b480      	push	{r7}
 80094b6:	b083      	sub	sp, #12
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80094bc:	bf00      	nop
 80094be:	370c      	adds	r7, #12
 80094c0:	46bd      	mov	sp, r7
 80094c2:	bc80      	pop	{r7}
 80094c4:	4770      	bx	lr
	...

080094c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b082      	sub	sp, #8
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
 80094d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	2201      	movs	r2, #1
 80094d8:	6839      	ldr	r1, [r7, #0]
 80094da:	4618      	mov	r0, r3
 80094dc:	f000 fe4d 	bl	800a17a <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	4a10      	ldr	r2, [pc, #64]	; (8009528 <HAL_TIM_PWM_Start+0x60>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d004      	beq.n	80094f4 <HAL_TIM_PWM_Start+0x2c>
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4a0f      	ldr	r2, [pc, #60]	; (800952c <HAL_TIM_PWM_Start+0x64>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d101      	bne.n	80094f8 <HAL_TIM_PWM_Start+0x30>
 80094f4:	2301      	movs	r3, #1
 80094f6:	e000      	b.n	80094fa <HAL_TIM_PWM_Start+0x32>
 80094f8:	2300      	movs	r3, #0
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d007      	beq.n	800950e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800950c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	681a      	ldr	r2, [r3, #0]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f042 0201 	orr.w	r2, r2, #1
 800951c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800951e:	2300      	movs	r3, #0
}
 8009520:	4618      	mov	r0, r3
 8009522:	3708      	adds	r7, #8
 8009524:	46bd      	mov	sp, r7
 8009526:	bd80      	pop	{r7, pc}
 8009528:	40012c00 	.word	0x40012c00
 800952c:	40013400 	.word	0x40013400

08009530 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b082      	sub	sp, #8
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
 8009538:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	2200      	movs	r2, #0
 8009540:	6839      	ldr	r1, [r7, #0]
 8009542:	4618      	mov	r0, r3
 8009544:	f000 fe19 	bl	800a17a <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a22      	ldr	r2, [pc, #136]	; (80095d8 <HAL_TIM_PWM_Stop+0xa8>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d004      	beq.n	800955c <HAL_TIM_PWM_Stop+0x2c>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a21      	ldr	r2, [pc, #132]	; (80095dc <HAL_TIM_PWM_Stop+0xac>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d101      	bne.n	8009560 <HAL_TIM_PWM_Stop+0x30>
 800955c:	2301      	movs	r3, #1
 800955e:	e000      	b.n	8009562 <HAL_TIM_PWM_Stop+0x32>
 8009560:	2300      	movs	r3, #0
 8009562:	2b00      	cmp	r3, #0
 8009564:	d017      	beq.n	8009596 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	6a1a      	ldr	r2, [r3, #32]
 800956c:	f241 1311 	movw	r3, #4369	; 0x1111
 8009570:	4013      	ands	r3, r2
 8009572:	2b00      	cmp	r3, #0
 8009574:	d10f      	bne.n	8009596 <HAL_TIM_PWM_Stop+0x66>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	6a1a      	ldr	r2, [r3, #32]
 800957c:	f240 4344 	movw	r3, #1092	; 0x444
 8009580:	4013      	ands	r3, r2
 8009582:	2b00      	cmp	r3, #0
 8009584:	d107      	bne.n	8009596 <HAL_TIM_PWM_Stop+0x66>
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009594:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	6a1a      	ldr	r2, [r3, #32]
 800959c:	f241 1311 	movw	r3, #4369	; 0x1111
 80095a0:	4013      	ands	r3, r2
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d10f      	bne.n	80095c6 <HAL_TIM_PWM_Stop+0x96>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	6a1a      	ldr	r2, [r3, #32]
 80095ac:	f240 4344 	movw	r3, #1092	; 0x444
 80095b0:	4013      	ands	r3, r2
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d107      	bne.n	80095c6 <HAL_TIM_PWM_Stop+0x96>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f022 0201 	bic.w	r2, r2, #1
 80095c4:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	2201      	movs	r2, #1
 80095ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80095ce:	2300      	movs	r3, #0
}
 80095d0:	4618      	mov	r0, r3
 80095d2:	3708      	adds	r7, #8
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}
 80095d8:	40012c00 	.word	0x40012c00
 80095dc:	40013400 	.word	0x40013400

080095e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b082      	sub	sp, #8
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	691b      	ldr	r3, [r3, #16]
 80095ee:	f003 0302 	and.w	r3, r3, #2
 80095f2:	2b02      	cmp	r3, #2
 80095f4:	d122      	bne.n	800963c <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	68db      	ldr	r3, [r3, #12]
 80095fc:	f003 0302 	and.w	r3, r3, #2
 8009600:	2b02      	cmp	r3, #2
 8009602:	d11b      	bne.n	800963c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f06f 0202 	mvn.w	r2, #2
 800960c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	2201      	movs	r2, #1
 8009612:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	699b      	ldr	r3, [r3, #24]
 800961a:	f003 0303 	and.w	r3, r3, #3
 800961e:	2b00      	cmp	r3, #0
 8009620:	d003      	beq.n	800962a <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8009622:	6878      	ldr	r0, [r7, #4]
 8009624:	f000 faa7 	bl	8009b76 <HAL_TIM_IC_CaptureCallback>
 8009628:	e005      	b.n	8009636 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f000 fa9a 	bl	8009b64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	f000 faa9 	bl	8009b88 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2200      	movs	r2, #0
 800963a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	691b      	ldr	r3, [r3, #16]
 8009642:	f003 0304 	and.w	r3, r3, #4
 8009646:	2b04      	cmp	r3, #4
 8009648:	d122      	bne.n	8009690 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	68db      	ldr	r3, [r3, #12]
 8009650:	f003 0304 	and.w	r3, r3, #4
 8009654:	2b04      	cmp	r3, #4
 8009656:	d11b      	bne.n	8009690 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f06f 0204 	mvn.w	r2, #4
 8009660:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2202      	movs	r2, #2
 8009666:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	699b      	ldr	r3, [r3, #24]
 800966e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009672:	2b00      	cmp	r3, #0
 8009674:	d003      	beq.n	800967e <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8009676:	6878      	ldr	r0, [r7, #4]
 8009678:	f000 fa7d 	bl	8009b76 <HAL_TIM_IC_CaptureCallback>
 800967c:	e005      	b.n	800968a <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800967e:	6878      	ldr	r0, [r7, #4]
 8009680:	f000 fa70 	bl	8009b64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f000 fa7f 	bl	8009b88 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2200      	movs	r2, #0
 800968e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	691b      	ldr	r3, [r3, #16]
 8009696:	f003 0308 	and.w	r3, r3, #8
 800969a:	2b08      	cmp	r3, #8
 800969c:	d122      	bne.n	80096e4 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	68db      	ldr	r3, [r3, #12]
 80096a4:	f003 0308 	and.w	r3, r3, #8
 80096a8:	2b08      	cmp	r3, #8
 80096aa:	d11b      	bne.n	80096e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	f06f 0208 	mvn.w	r2, #8
 80096b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	2204      	movs	r2, #4
 80096ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	69db      	ldr	r3, [r3, #28]
 80096c2:	f003 0303 	and.w	r3, r3, #3
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d003      	beq.n	80096d2 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80096ca:	6878      	ldr	r0, [r7, #4]
 80096cc:	f000 fa53 	bl	8009b76 <HAL_TIM_IC_CaptureCallback>
 80096d0:	e005      	b.n	80096de <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80096d2:	6878      	ldr	r0, [r7, #4]
 80096d4:	f000 fa46 	bl	8009b64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f000 fa55 	bl	8009b88 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2200      	movs	r2, #0
 80096e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	691b      	ldr	r3, [r3, #16]
 80096ea:	f003 0310 	and.w	r3, r3, #16
 80096ee:	2b10      	cmp	r3, #16
 80096f0:	d122      	bne.n	8009738 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	68db      	ldr	r3, [r3, #12]
 80096f8:	f003 0310 	and.w	r3, r3, #16
 80096fc:	2b10      	cmp	r3, #16
 80096fe:	d11b      	bne.n	8009738 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	f06f 0210 	mvn.w	r2, #16
 8009708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2208      	movs	r2, #8
 800970e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	69db      	ldr	r3, [r3, #28]
 8009716:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800971a:	2b00      	cmp	r3, #0
 800971c:	d003      	beq.n	8009726 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	f000 fa29 	bl	8009b76 <HAL_TIM_IC_CaptureCallback>
 8009724:	e005      	b.n	8009732 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f000 fa1c 	bl	8009b64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800972c:	6878      	ldr	r0, [r7, #4]
 800972e:	f000 fa2b 	bl	8009b88 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2200      	movs	r2, #0
 8009736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	691b      	ldr	r3, [r3, #16]
 800973e:	f003 0301 	and.w	r3, r3, #1
 8009742:	2b01      	cmp	r3, #1
 8009744:	d10e      	bne.n	8009764 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	68db      	ldr	r3, [r3, #12]
 800974c:	f003 0301 	and.w	r3, r3, #1
 8009750:	2b01      	cmp	r3, #1
 8009752:	d107      	bne.n	8009764 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	f06f 0201 	mvn.w	r2, #1
 800975c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f000 f9f7 	bl	8009b52 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	691b      	ldr	r3, [r3, #16]
 800976a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800976e:	2b80      	cmp	r3, #128	; 0x80
 8009770:	d10e      	bne.n	8009790 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	68db      	ldr	r3, [r3, #12]
 8009778:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800977c:	2b80      	cmp	r3, #128	; 0x80
 800977e:	d107      	bne.n	8009790 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009788:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f000 fdbc 	bl	800a308 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	691b      	ldr	r3, [r3, #16]
 8009796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800979a:	2b40      	cmp	r3, #64	; 0x40
 800979c:	d10e      	bne.n	80097bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	68db      	ldr	r3, [r3, #12]
 80097a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097a8:	2b40      	cmp	r3, #64	; 0x40
 80097aa:	d107      	bne.n	80097bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80097b4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80097b6:	6878      	ldr	r0, [r7, #4]
 80097b8:	f000 f9ef 	bl	8009b9a <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	691b      	ldr	r3, [r3, #16]
 80097c2:	f003 0320 	and.w	r3, r3, #32
 80097c6:	2b20      	cmp	r3, #32
 80097c8:	d10e      	bne.n	80097e8 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	68db      	ldr	r3, [r3, #12]
 80097d0:	f003 0320 	and.w	r3, r3, #32
 80097d4:	2b20      	cmp	r3, #32
 80097d6:	d107      	bne.n	80097e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f06f 0220 	mvn.w	r2, #32
 80097e0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80097e2:	6878      	ldr	r0, [r7, #4]
 80097e4:	f000 fd87 	bl	800a2f6 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80097e8:	bf00      	nop
 80097ea:	3708      	adds	r7, #8
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}

080097f0 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b084      	sub	sp, #16
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	60f8      	str	r0, [r7, #12]
 80097f8:	60b9      	str	r1, [r7, #8]
 80097fa:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009802:	2b01      	cmp	r3, #1
 8009804:	d101      	bne.n	800980a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009806:	2302      	movs	r3, #2
 8009808:	e0b4      	b.n	8009974 <HAL_TIM_PWM_ConfigChannel+0x184>
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	2201      	movs	r2, #1
 800980e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	2202      	movs	r2, #2
 8009816:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	2b0c      	cmp	r3, #12
 800981e:	f200 809f 	bhi.w	8009960 <HAL_TIM_PWM_ConfigChannel+0x170>
 8009822:	a201      	add	r2, pc, #4	; (adr r2, 8009828 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8009824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009828:	0800985d 	.word	0x0800985d
 800982c:	08009961 	.word	0x08009961
 8009830:	08009961 	.word	0x08009961
 8009834:	08009961 	.word	0x08009961
 8009838:	0800989d 	.word	0x0800989d
 800983c:	08009961 	.word	0x08009961
 8009840:	08009961 	.word	0x08009961
 8009844:	08009961 	.word	0x08009961
 8009848:	080098df 	.word	0x080098df
 800984c:	08009961 	.word	0x08009961
 8009850:	08009961 	.word	0x08009961
 8009854:	08009961 	.word	0x08009961
 8009858:	0800991f 	.word	0x0800991f
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	68b9      	ldr	r1, [r7, #8]
 8009862:	4618      	mov	r0, r3
 8009864:	f000 fa20 	bl	8009ca8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	699a      	ldr	r2, [r3, #24]
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f042 0208 	orr.w	r2, r2, #8
 8009876:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	699a      	ldr	r2, [r3, #24]
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	f022 0204 	bic.w	r2, r2, #4
 8009886:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	6999      	ldr	r1, [r3, #24]
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	691a      	ldr	r2, [r3, #16]
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	430a      	orrs	r2, r1
 8009898:	619a      	str	r2, [r3, #24]
    }
    break;
 800989a:	e062      	b.n	8009962 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	68b9      	ldr	r1, [r7, #8]
 80098a2:	4618      	mov	r0, r3
 80098a4:	f000 fa76 	bl	8009d94 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	699a      	ldr	r2, [r3, #24]
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80098b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	699a      	ldr	r2, [r3, #24]
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80098c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	6999      	ldr	r1, [r3, #24]
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	691b      	ldr	r3, [r3, #16]
 80098d2:	021a      	lsls	r2, r3, #8
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	430a      	orrs	r2, r1
 80098da:	619a      	str	r2, [r3, #24]
    }
    break;
 80098dc:	e041      	b.n	8009962 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	68b9      	ldr	r1, [r7, #8]
 80098e4:	4618      	mov	r0, r3
 80098e6:	f000 facf 	bl	8009e88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	69da      	ldr	r2, [r3, #28]
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f042 0208 	orr.w	r2, r2, #8
 80098f8:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	69da      	ldr	r2, [r3, #28]
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	f022 0204 	bic.w	r2, r2, #4
 8009908:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	69d9      	ldr	r1, [r3, #28]
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	691a      	ldr	r2, [r3, #16]
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	430a      	orrs	r2, r1
 800991a:	61da      	str	r2, [r3, #28]
    }
    break;
 800991c:	e021      	b.n	8009962 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	68b9      	ldr	r1, [r7, #8]
 8009924:	4618      	mov	r0, r3
 8009926:	f000 fb29 	bl	8009f7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	69da      	ldr	r2, [r3, #28]
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009938:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	69da      	ldr	r2, [r3, #28]
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009948:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	69d9      	ldr	r1, [r3, #28]
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	691b      	ldr	r3, [r3, #16]
 8009954:	021a      	lsls	r2, r3, #8
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	430a      	orrs	r2, r1
 800995c:	61da      	str	r2, [r3, #28]
    }
    break;
 800995e:	e000      	b.n	8009962 <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 8009960:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	2201      	movs	r2, #1
 8009966:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	2200      	movs	r2, #0
 800996e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009972:	2300      	movs	r3, #0
}
 8009974:	4618      	mov	r0, r3
 8009976:	3710      	adds	r7, #16
 8009978:	46bd      	mov	sp, r7
 800997a:	bd80      	pop	{r7, pc}

0800997c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b084      	sub	sp, #16
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
 8009984:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8009986:	2300      	movs	r3, #0
 8009988:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009990:	2b01      	cmp	r3, #1
 8009992:	d101      	bne.n	8009998 <HAL_TIM_ConfigClockSource+0x1c>
 8009994:	2302      	movs	r3, #2
 8009996:	e0d8      	b.n	8009b4a <HAL_TIM_ConfigClockSource+0x1ce>
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2201      	movs	r2, #1
 800999c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2202      	movs	r2, #2
 80099a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	689b      	ldr	r3, [r3, #8]
 80099ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80099b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80099be:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	68fa      	ldr	r2, [r7, #12]
 80099c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80099d0:	d052      	beq.n	8009a78 <HAL_TIM_ConfigClockSource+0xfc>
 80099d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80099d6:	f200 80ae 	bhi.w	8009b36 <HAL_TIM_ConfigClockSource+0x1ba>
 80099da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099de:	d027      	beq.n	8009a30 <HAL_TIM_ConfigClockSource+0xb4>
 80099e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099e4:	f200 80a7 	bhi.w	8009b36 <HAL_TIM_ConfigClockSource+0x1ba>
 80099e8:	2b70      	cmp	r3, #112	; 0x70
 80099ea:	d02a      	beq.n	8009a42 <HAL_TIM_ConfigClockSource+0xc6>
 80099ec:	2b70      	cmp	r3, #112	; 0x70
 80099ee:	f200 80a2 	bhi.w	8009b36 <HAL_TIM_ConfigClockSource+0x1ba>
 80099f2:	2b60      	cmp	r3, #96	; 0x60
 80099f4:	d063      	beq.n	8009abe <HAL_TIM_ConfigClockSource+0x142>
 80099f6:	2b60      	cmp	r3, #96	; 0x60
 80099f8:	f200 809d 	bhi.w	8009b36 <HAL_TIM_ConfigClockSource+0x1ba>
 80099fc:	2b50      	cmp	r3, #80	; 0x50
 80099fe:	d04e      	beq.n	8009a9e <HAL_TIM_ConfigClockSource+0x122>
 8009a00:	2b50      	cmp	r3, #80	; 0x50
 8009a02:	f200 8098 	bhi.w	8009b36 <HAL_TIM_ConfigClockSource+0x1ba>
 8009a06:	2b40      	cmp	r3, #64	; 0x40
 8009a08:	d069      	beq.n	8009ade <HAL_TIM_ConfigClockSource+0x162>
 8009a0a:	2b40      	cmp	r3, #64	; 0x40
 8009a0c:	f200 8093 	bhi.w	8009b36 <HAL_TIM_ConfigClockSource+0x1ba>
 8009a10:	2b30      	cmp	r3, #48	; 0x30
 8009a12:	f000 8089 	beq.w	8009b28 <HAL_TIM_ConfigClockSource+0x1ac>
 8009a16:	2b30      	cmp	r3, #48	; 0x30
 8009a18:	f200 808d 	bhi.w	8009b36 <HAL_TIM_ConfigClockSource+0x1ba>
 8009a1c:	2b20      	cmp	r3, #32
 8009a1e:	d07c      	beq.n	8009b1a <HAL_TIM_ConfigClockSource+0x19e>
 8009a20:	2b20      	cmp	r3, #32
 8009a22:	f200 8088 	bhi.w	8009b36 <HAL_TIM_ConfigClockSource+0x1ba>
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d069      	beq.n	8009afe <HAL_TIM_ConfigClockSource+0x182>
 8009a2a:	2b10      	cmp	r3, #16
 8009a2c:	d06e      	beq.n	8009b0c <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 8009a2e:	e082      	b.n	8009b36 <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	689a      	ldr	r2, [r3, #8]
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	f022 0207 	bic.w	r2, r2, #7
 8009a3e:	609a      	str	r2, [r3, #8]
    break;
 8009a40:	e07a      	b.n	8009b38 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6818      	ldr	r0, [r3, #0]
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	6899      	ldr	r1, [r3, #8]
 8009a4a:	683b      	ldr	r3, [r7, #0]
 8009a4c:	685a      	ldr	r2, [r3, #4]
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	68db      	ldr	r3, [r3, #12]
 8009a52:	f000 fb71 	bl	800a138 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	689b      	ldr	r3, [r3, #8]
 8009a5c:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009a64:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009a6c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	68fa      	ldr	r2, [r7, #12]
 8009a74:	609a      	str	r2, [r3, #8]
    break;
 8009a76:	e05f      	b.n	8009b38 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6818      	ldr	r0, [r3, #0]
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	6899      	ldr	r1, [r3, #8]
 8009a80:	683b      	ldr	r3, [r7, #0]
 8009a82:	685a      	ldr	r2, [r3, #4]
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	68db      	ldr	r3, [r3, #12]
 8009a88:	f000 fb56 	bl	800a138 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	689a      	ldr	r2, [r3, #8]
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009a9a:	609a      	str	r2, [r3, #8]
    break;
 8009a9c:	e04c      	b.n	8009b38 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	6818      	ldr	r0, [r3, #0]
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	6859      	ldr	r1, [r3, #4]
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	68db      	ldr	r3, [r3, #12]
 8009aaa:	461a      	mov	r2, r3
 8009aac:	f000 fac0 	bl	800a030 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	2150      	movs	r1, #80	; 0x50
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	f000 fb1f 	bl	800a0fa <TIM_ITRx_SetConfig>
    break;
 8009abc:	e03c      	b.n	8009b38 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6818      	ldr	r0, [r3, #0]
 8009ac2:	683b      	ldr	r3, [r7, #0]
 8009ac4:	6859      	ldr	r1, [r3, #4]
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	68db      	ldr	r3, [r3, #12]
 8009aca:	461a      	mov	r2, r3
 8009acc:	f000 fae2 	bl	800a094 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	2160      	movs	r1, #96	; 0x60
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	f000 fb0f 	bl	800a0fa <TIM_ITRx_SetConfig>
    break;
 8009adc:	e02c      	b.n	8009b38 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6818      	ldr	r0, [r3, #0]
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	6859      	ldr	r1, [r3, #4]
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	68db      	ldr	r3, [r3, #12]
 8009aea:	461a      	mov	r2, r3
 8009aec:	f000 faa0 	bl	800a030 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	2140      	movs	r1, #64	; 0x40
 8009af6:	4618      	mov	r0, r3
 8009af8:	f000 faff 	bl	800a0fa <TIM_ITRx_SetConfig>
    break;
 8009afc:	e01c      	b.n	8009b38 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	2100      	movs	r1, #0
 8009b04:	4618      	mov	r0, r3
 8009b06:	f000 faf8 	bl	800a0fa <TIM_ITRx_SetConfig>
    break;
 8009b0a:	e015      	b.n	8009b38 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	2110      	movs	r1, #16
 8009b12:	4618      	mov	r0, r3
 8009b14:	f000 faf1 	bl	800a0fa <TIM_ITRx_SetConfig>
    break;
 8009b18:	e00e      	b.n	8009b38 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	2120      	movs	r1, #32
 8009b20:	4618      	mov	r0, r3
 8009b22:	f000 faea 	bl	800a0fa <TIM_ITRx_SetConfig>
    break;
 8009b26:	e007      	b.n	8009b38 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	2130      	movs	r1, #48	; 0x30
 8009b2e:	4618      	mov	r0, r3
 8009b30:	f000 fae3 	bl	800a0fa <TIM_ITRx_SetConfig>
    break;
 8009b34:	e000      	b.n	8009b38 <HAL_TIM_ConfigClockSource+0x1bc>
    break;
 8009b36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2200      	movs	r2, #0
 8009b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009b48:	2300      	movs	r3, #0
}
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	3710      	adds	r7, #16
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}

08009b52 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009b52:	b480      	push	{r7}
 8009b54:	b083      	sub	sp, #12
 8009b56:	af00      	add	r7, sp, #0
 8009b58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */

}
 8009b5a:	bf00      	nop
 8009b5c:	370c      	adds	r7, #12
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	bc80      	pop	{r7}
 8009b62:	4770      	bx	lr

08009b64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009b64:	b480      	push	{r7}
 8009b66:	b083      	sub	sp, #12
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009b6c:	bf00      	nop
 8009b6e:	370c      	adds	r7, #12
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bc80      	pop	{r7}
 8009b74:	4770      	bx	lr

08009b76 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009b76:	b480      	push	{r7}
 8009b78:	b083      	sub	sp, #12
 8009b7a:	af00      	add	r7, sp, #0
 8009b7c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009b7e:	bf00      	nop
 8009b80:	370c      	adds	r7, #12
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bc80      	pop	{r7}
 8009b86:	4770      	bx	lr

08009b88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b083      	sub	sp, #12
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009b90:	bf00      	nop
 8009b92:	370c      	adds	r7, #12
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bc80      	pop	{r7}
 8009b98:	4770      	bx	lr

08009b9a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009b9a:	b480      	push	{r7}
 8009b9c:	b083      	sub	sp, #12
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009ba2:	bf00      	nop
 8009ba4:	370c      	adds	r7, #12
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bc80      	pop	{r7}
 8009baa:	4770      	bx	lr

08009bac <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009bac:	b480      	push	{r7}
 8009bae:	b085      	sub	sp, #20
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
 8009bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	4a34      	ldr	r2, [pc, #208]	; (8009c94 <TIM_Base_SetConfig+0xe8>)
 8009bc4:	4293      	cmp	r3, r2
 8009bc6:	d013      	beq.n	8009bf0 <TIM_Base_SetConfig+0x44>
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	4a33      	ldr	r2, [pc, #204]	; (8009c98 <TIM_Base_SetConfig+0xec>)
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d00f      	beq.n	8009bf0 <TIM_Base_SetConfig+0x44>
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009bd6:	d00b      	beq.n	8009bf0 <TIM_Base_SetConfig+0x44>
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	4a30      	ldr	r2, [pc, #192]	; (8009c9c <TIM_Base_SetConfig+0xf0>)
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	d007      	beq.n	8009bf0 <TIM_Base_SetConfig+0x44>
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	4a2f      	ldr	r2, [pc, #188]	; (8009ca0 <TIM_Base_SetConfig+0xf4>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d003      	beq.n	8009bf0 <TIM_Base_SetConfig+0x44>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	4a2e      	ldr	r2, [pc, #184]	; (8009ca4 <TIM_Base_SetConfig+0xf8>)
 8009bec:	4293      	cmp	r3, r2
 8009bee:	d108      	bne.n	8009c02 <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bf6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	685b      	ldr	r3, [r3, #4]
 8009bfc:	68fa      	ldr	r2, [r7, #12]
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	4a23      	ldr	r2, [pc, #140]	; (8009c94 <TIM_Base_SetConfig+0xe8>)
 8009c06:	4293      	cmp	r3, r2
 8009c08:	d013      	beq.n	8009c32 <TIM_Base_SetConfig+0x86>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	4a22      	ldr	r2, [pc, #136]	; (8009c98 <TIM_Base_SetConfig+0xec>)
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	d00f      	beq.n	8009c32 <TIM_Base_SetConfig+0x86>
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c18:	d00b      	beq.n	8009c32 <TIM_Base_SetConfig+0x86>
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	4a1f      	ldr	r2, [pc, #124]	; (8009c9c <TIM_Base_SetConfig+0xf0>)
 8009c1e:	4293      	cmp	r3, r2
 8009c20:	d007      	beq.n	8009c32 <TIM_Base_SetConfig+0x86>
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	4a1e      	ldr	r2, [pc, #120]	; (8009ca0 <TIM_Base_SetConfig+0xf4>)
 8009c26:	4293      	cmp	r3, r2
 8009c28:	d003      	beq.n	8009c32 <TIM_Base_SetConfig+0x86>
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	4a1d      	ldr	r2, [pc, #116]	; (8009ca4 <TIM_Base_SetConfig+0xf8>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d108      	bne.n	8009c44 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	68db      	ldr	r3, [r3, #12]
 8009c3e:	68fa      	ldr	r2, [r7, #12]
 8009c40:	4313      	orrs	r3, r2
 8009c42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009c4a:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	695b      	ldr	r3, [r3, #20]
 8009c50:	68fa      	ldr	r2, [r7, #12]
 8009c52:	4313      	orrs	r3, r2
 8009c54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	68fa      	ldr	r2, [r7, #12]
 8009c5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c5c:	683b      	ldr	r3, [r7, #0]
 8009c5e:	689a      	ldr	r2, [r3, #8]
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	681a      	ldr	r2, [r3, #0]
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	4a09      	ldr	r2, [pc, #36]	; (8009c94 <TIM_Base_SetConfig+0xe8>)
 8009c70:	4293      	cmp	r3, r2
 8009c72:	d003      	beq.n	8009c7c <TIM_Base_SetConfig+0xd0>
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	4a08      	ldr	r2, [pc, #32]	; (8009c98 <TIM_Base_SetConfig+0xec>)
 8009c78:	4293      	cmp	r3, r2
 8009c7a:	d103      	bne.n	8009c84 <TIM_Base_SetConfig+0xd8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	691a      	ldr	r2, [r3, #16]
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2201      	movs	r2, #1
 8009c88:	615a      	str	r2, [r3, #20]
}
 8009c8a:	bf00      	nop
 8009c8c:	3714      	adds	r7, #20
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bc80      	pop	{r7}
 8009c92:	4770      	bx	lr
 8009c94:	40012c00 	.word	0x40012c00
 8009c98:	40013400 	.word	0x40013400
 8009c9c:	40000400 	.word	0x40000400
 8009ca0:	40000800 	.word	0x40000800
 8009ca4:	40000c00 	.word	0x40000c00

08009ca8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009ca8:	b480      	push	{r7}
 8009caa:	b087      	sub	sp, #28
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
 8009cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8009cba:	2300      	movs	r3, #0
 8009cbc:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6a1b      	ldr	r3, [r3, #32]
 8009cc2:	f023 0201 	bic.w	r2, r3, #1
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6a1b      	ldr	r3, [r3, #32]
 8009cce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	685b      	ldr	r3, [r3, #4]
 8009cd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	699b      	ldr	r3, [r3, #24]
 8009cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ce2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	f023 0303 	bic.w	r3, r3, #3
 8009cea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	68fa      	ldr	r2, [r7, #12]
 8009cf2:	4313      	orrs	r3, r2
 8009cf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009cf6:	697b      	ldr	r3, [r7, #20]
 8009cf8:	f023 0302 	bic.w	r3, r3, #2
 8009cfc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	689b      	ldr	r3, [r3, #8]
 8009d02:	697a      	ldr	r2, [r7, #20]
 8009d04:	4313      	orrs	r3, r2
 8009d06:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	4a20      	ldr	r2, [pc, #128]	; (8009d8c <TIM_OC1_SetConfig+0xe4>)
 8009d0c:	4293      	cmp	r3, r2
 8009d0e:	d003      	beq.n	8009d18 <TIM_OC1_SetConfig+0x70>
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	4a1f      	ldr	r2, [pc, #124]	; (8009d90 <TIM_OC1_SetConfig+0xe8>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d10c      	bne.n	8009d32 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009d18:	697b      	ldr	r3, [r7, #20]
 8009d1a:	f023 0308 	bic.w	r3, r3, #8
 8009d1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	68db      	ldr	r3, [r3, #12]
 8009d24:	697a      	ldr	r2, [r7, #20]
 8009d26:	4313      	orrs	r3, r2
 8009d28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009d2a:	697b      	ldr	r3, [r7, #20]
 8009d2c:	f023 0304 	bic.w	r3, r3, #4
 8009d30:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	4a15      	ldr	r2, [pc, #84]	; (8009d8c <TIM_OC1_SetConfig+0xe4>)
 8009d36:	4293      	cmp	r3, r2
 8009d38:	d003      	beq.n	8009d42 <TIM_OC1_SetConfig+0x9a>
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	4a14      	ldr	r2, [pc, #80]	; (8009d90 <TIM_OC1_SetConfig+0xe8>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d111      	bne.n	8009d66 <TIM_OC1_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009d42:	693b      	ldr	r3, [r7, #16]
 8009d44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009d48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009d4a:	693b      	ldr	r3, [r7, #16]
 8009d4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009d50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009d52:	683b      	ldr	r3, [r7, #0]
 8009d54:	695b      	ldr	r3, [r3, #20]
 8009d56:	693a      	ldr	r2, [r7, #16]
 8009d58:	4313      	orrs	r3, r2
 8009d5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	699b      	ldr	r3, [r3, #24]
 8009d60:	693a      	ldr	r2, [r7, #16]
 8009d62:	4313      	orrs	r3, r2
 8009d64:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	693a      	ldr	r2, [r7, #16]
 8009d6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	68fa      	ldr	r2, [r7, #12]
 8009d70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009d72:	683b      	ldr	r3, [r7, #0]
 8009d74:	685a      	ldr	r2, [r3, #4]
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	697a      	ldr	r2, [r7, #20]
 8009d7e:	621a      	str	r2, [r3, #32]
}
 8009d80:	bf00      	nop
 8009d82:	371c      	adds	r7, #28
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bc80      	pop	{r7}
 8009d88:	4770      	bx	lr
 8009d8a:	bf00      	nop
 8009d8c:	40012c00 	.word	0x40012c00
 8009d90:	40013400 	.word	0x40013400

08009d94 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009d94:	b480      	push	{r7}
 8009d96:	b087      	sub	sp, #28
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
 8009d9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8009da2:	2300      	movs	r3, #0
 8009da4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8009da6:	2300      	movs	r3, #0
 8009da8:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6a1b      	ldr	r3, [r3, #32]
 8009dae:	f023 0210 	bic.w	r2, r3, #16
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	6a1b      	ldr	r3, [r3, #32]
 8009dba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	685b      	ldr	r3, [r3, #4]
 8009dc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	699b      	ldr	r3, [r3, #24]
 8009dc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009dce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009dd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	021b      	lsls	r3, r3, #8
 8009dde:	68fa      	ldr	r2, [r7, #12]
 8009de0:	4313      	orrs	r3, r2
 8009de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	f023 0320 	bic.w	r3, r3, #32
 8009dea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	689b      	ldr	r3, [r3, #8]
 8009df0:	011b      	lsls	r3, r3, #4
 8009df2:	697a      	ldr	r2, [r7, #20]
 8009df4:	4313      	orrs	r3, r2
 8009df6:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	4a21      	ldr	r2, [pc, #132]	; (8009e80 <TIM_OC2_SetConfig+0xec>)
 8009dfc:	4293      	cmp	r3, r2
 8009dfe:	d003      	beq.n	8009e08 <TIM_OC2_SetConfig+0x74>
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	4a20      	ldr	r2, [pc, #128]	; (8009e84 <TIM_OC2_SetConfig+0xf0>)
 8009e04:	4293      	cmp	r3, r2
 8009e06:	d10d      	bne.n	8009e24 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009e08:	697b      	ldr	r3, [r7, #20]
 8009e0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	68db      	ldr	r3, [r3, #12]
 8009e14:	011b      	lsls	r3, r3, #4
 8009e16:	697a      	ldr	r2, [r7, #20]
 8009e18:	4313      	orrs	r3, r2
 8009e1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009e1c:	697b      	ldr	r3, [r7, #20]
 8009e1e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009e22:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	4a16      	ldr	r2, [pc, #88]	; (8009e80 <TIM_OC2_SetConfig+0xec>)
 8009e28:	4293      	cmp	r3, r2
 8009e2a:	d003      	beq.n	8009e34 <TIM_OC2_SetConfig+0xa0>
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	4a15      	ldr	r2, [pc, #84]	; (8009e84 <TIM_OC2_SetConfig+0xf0>)
 8009e30:	4293      	cmp	r3, r2
 8009e32:	d113      	bne.n	8009e5c <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009e34:	693b      	ldr	r3, [r7, #16]
 8009e36:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009e3a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009e3c:	693b      	ldr	r3, [r7, #16]
 8009e3e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009e42:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8009e44:	683b      	ldr	r3, [r7, #0]
 8009e46:	695b      	ldr	r3, [r3, #20]
 8009e48:	009b      	lsls	r3, r3, #2
 8009e4a:	693a      	ldr	r2, [r7, #16]
 8009e4c:	4313      	orrs	r3, r2
 8009e4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	699b      	ldr	r3, [r3, #24]
 8009e54:	009b      	lsls	r3, r3, #2
 8009e56:	693a      	ldr	r2, [r7, #16]
 8009e58:	4313      	orrs	r3, r2
 8009e5a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	693a      	ldr	r2, [r7, #16]
 8009e60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	68fa      	ldr	r2, [r7, #12]
 8009e66:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	685a      	ldr	r2, [r3, #4]
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	697a      	ldr	r2, [r7, #20]
 8009e74:	621a      	str	r2, [r3, #32]
}
 8009e76:	bf00      	nop
 8009e78:	371c      	adds	r7, #28
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bc80      	pop	{r7}
 8009e7e:	4770      	bx	lr
 8009e80:	40012c00 	.word	0x40012c00
 8009e84:	40013400 	.word	0x40013400

08009e88 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009e88:	b480      	push	{r7}
 8009e8a:	b087      	sub	sp, #28
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
 8009e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8009e92:	2300      	movs	r3, #0
 8009e94:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8009e96:	2300      	movs	r3, #0
 8009e98:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	6a1b      	ldr	r3, [r3, #32]
 8009ea2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	6a1b      	ldr	r3, [r3, #32]
 8009eae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	685b      	ldr	r3, [r3, #4]
 8009eb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	69db      	ldr	r3, [r3, #28]
 8009eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ec2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	f023 0303 	bic.w	r3, r3, #3
 8009eca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	68fa      	ldr	r2, [r7, #12]
 8009ed2:	4313      	orrs	r3, r2
 8009ed4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009ed6:	697b      	ldr	r3, [r7, #20]
 8009ed8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009edc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	689b      	ldr	r3, [r3, #8]
 8009ee2:	021b      	lsls	r3, r3, #8
 8009ee4:	697a      	ldr	r2, [r7, #20]
 8009ee6:	4313      	orrs	r3, r2
 8009ee8:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	4a21      	ldr	r2, [pc, #132]	; (8009f74 <TIM_OC3_SetConfig+0xec>)
 8009eee:	4293      	cmp	r3, r2
 8009ef0:	d003      	beq.n	8009efa <TIM_OC3_SetConfig+0x72>
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	4a20      	ldr	r2, [pc, #128]	; (8009f78 <TIM_OC3_SetConfig+0xf0>)
 8009ef6:	4293      	cmp	r3, r2
 8009ef8:	d10d      	bne.n	8009f16 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009efa:	697b      	ldr	r3, [r7, #20]
 8009efc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009f00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	68db      	ldr	r3, [r3, #12]
 8009f06:	021b      	lsls	r3, r3, #8
 8009f08:	697a      	ldr	r2, [r7, #20]
 8009f0a:	4313      	orrs	r3, r2
 8009f0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009f0e:	697b      	ldr	r3, [r7, #20]
 8009f10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009f14:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	4a16      	ldr	r2, [pc, #88]	; (8009f74 <TIM_OC3_SetConfig+0xec>)
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	d003      	beq.n	8009f26 <TIM_OC3_SetConfig+0x9e>
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	4a15      	ldr	r2, [pc, #84]	; (8009f78 <TIM_OC3_SetConfig+0xf0>)
 8009f22:	4293      	cmp	r3, r2
 8009f24:	d113      	bne.n	8009f4e <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009f26:	693b      	ldr	r3, [r7, #16]
 8009f28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009f2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009f2e:	693b      	ldr	r3, [r7, #16]
 8009f30:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009f34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	695b      	ldr	r3, [r3, #20]
 8009f3a:	011b      	lsls	r3, r3, #4
 8009f3c:	693a      	ldr	r2, [r7, #16]
 8009f3e:	4313      	orrs	r3, r2
 8009f40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	699b      	ldr	r3, [r3, #24]
 8009f46:	011b      	lsls	r3, r3, #4
 8009f48:	693a      	ldr	r2, [r7, #16]
 8009f4a:	4313      	orrs	r3, r2
 8009f4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	693a      	ldr	r2, [r7, #16]
 8009f52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	68fa      	ldr	r2, [r7, #12]
 8009f58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	685a      	ldr	r2, [r3, #4]
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	697a      	ldr	r2, [r7, #20]
 8009f66:	621a      	str	r2, [r3, #32]
}
 8009f68:	bf00      	nop
 8009f6a:	371c      	adds	r7, #28
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	bc80      	pop	{r7}
 8009f70:	4770      	bx	lr
 8009f72:	bf00      	nop
 8009f74:	40012c00 	.word	0x40012c00
 8009f78:	40013400 	.word	0x40013400

08009f7c <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009f7c:	b480      	push	{r7}
 8009f7e:	b087      	sub	sp, #28
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
 8009f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8009f86:	2300      	movs	r3, #0
 8009f88:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8009f8e:	2300      	movs	r3, #0
 8009f90:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	6a1b      	ldr	r3, [r3, #32]
 8009f96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6a1b      	ldr	r3, [r3, #32]
 8009fa2:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	685b      	ldr	r3, [r3, #4]
 8009fa8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	69db      	ldr	r3, [r3, #28]
 8009fae:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009fb0:	693b      	ldr	r3, [r7, #16]
 8009fb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009fb6:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009fb8:	693b      	ldr	r3, [r7, #16]
 8009fba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009fbe:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	021b      	lsls	r3, r3, #8
 8009fc6:	693a      	ldr	r2, [r7, #16]
 8009fc8:	4313      	orrs	r3, r2
 8009fca:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009fd2:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	689b      	ldr	r3, [r3, #8]
 8009fd8:	031b      	lsls	r3, r3, #12
 8009fda:	68fa      	ldr	r2, [r7, #12]
 8009fdc:	4313      	orrs	r3, r2
 8009fde:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	4a11      	ldr	r2, [pc, #68]	; (800a028 <TIM_OC4_SetConfig+0xac>)
 8009fe4:	4293      	cmp	r3, r2
 8009fe6:	d003      	beq.n	8009ff0 <TIM_OC4_SetConfig+0x74>
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	4a10      	ldr	r2, [pc, #64]	; (800a02c <TIM_OC4_SetConfig+0xb0>)
 8009fec:	4293      	cmp	r3, r2
 8009fee:	d109      	bne.n	800a004 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009ff0:	697b      	ldr	r3, [r7, #20]
 8009ff2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009ff6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	695b      	ldr	r3, [r3, #20]
 8009ffc:	019b      	lsls	r3, r3, #6
 8009ffe:	697a      	ldr	r2, [r7, #20]
 800a000:	4313      	orrs	r3, r2
 800a002:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	697a      	ldr	r2, [r7, #20]
 800a008:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	693a      	ldr	r2, [r7, #16]
 800a00e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	685a      	ldr	r2, [r3, #4]
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	68fa      	ldr	r2, [r7, #12]
 800a01c:	621a      	str	r2, [r3, #32]
}
 800a01e:	bf00      	nop
 800a020:	371c      	adds	r7, #28
 800a022:	46bd      	mov	sp, r7
 800a024:	bc80      	pop	{r7}
 800a026:	4770      	bx	lr
 800a028:	40012c00 	.word	0x40012c00
 800a02c:	40013400 	.word	0x40013400

0800a030 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a030:	b480      	push	{r7}
 800a032:	b087      	sub	sp, #28
 800a034:	af00      	add	r7, sp, #0
 800a036:	60f8      	str	r0, [r7, #12]
 800a038:	60b9      	str	r1, [r7, #8]
 800a03a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800a03c:	2300      	movs	r3, #0
 800a03e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800a040:	2300      	movs	r3, #0
 800a042:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	6a1b      	ldr	r3, [r3, #32]
 800a048:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	6a1b      	ldr	r3, [r3, #32]
 800a04e:	f023 0201 	bic.w	r2, r3, #1
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	699b      	ldr	r3, [r3, #24]
 800a05a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a05c:	697b      	ldr	r3, [r7, #20]
 800a05e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a062:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	011b      	lsls	r3, r3, #4
 800a068:	697a      	ldr	r2, [r7, #20]
 800a06a:	4313      	orrs	r3, r2
 800a06c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	f023 030a 	bic.w	r3, r3, #10
 800a074:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 800a076:	693a      	ldr	r2, [r7, #16]
 800a078:	68bb      	ldr	r3, [r7, #8]
 800a07a:	4313      	orrs	r3, r2
 800a07c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	697a      	ldr	r2, [r7, #20]
 800a082:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	693a      	ldr	r2, [r7, #16]
 800a088:	621a      	str	r2, [r3, #32]
}
 800a08a:	bf00      	nop
 800a08c:	371c      	adds	r7, #28
 800a08e:	46bd      	mov	sp, r7
 800a090:	bc80      	pop	{r7}
 800a092:	4770      	bx	lr

0800a094 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a094:	b480      	push	{r7}
 800a096:	b087      	sub	sp, #28
 800a098:	af00      	add	r7, sp, #0
 800a09a:	60f8      	str	r0, [r7, #12]
 800a09c:	60b9      	str	r1, [r7, #8]
 800a09e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	6a1b      	ldr	r3, [r3, #32]
 800a0ac:	f023 0210 	bic.w	r2, r3, #16
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	699b      	ldr	r3, [r3, #24]
 800a0b8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	6a1b      	ldr	r3, [r3, #32]
 800a0be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a0c0:	697b      	ldr	r3, [r7, #20]
 800a0c2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a0c6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	031b      	lsls	r3, r3, #12
 800a0cc:	697a      	ldr	r2, [r7, #20]
 800a0ce:	4313      	orrs	r3, r2
 800a0d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a0d8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a0da:	68bb      	ldr	r3, [r7, #8]
 800a0dc:	011b      	lsls	r3, r3, #4
 800a0de:	693a      	ldr	r2, [r7, #16]
 800a0e0:	4313      	orrs	r3, r2
 800a0e2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	697a      	ldr	r2, [r7, #20]
 800a0e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	693a      	ldr	r2, [r7, #16]
 800a0ee:	621a      	str	r2, [r3, #32]
}
 800a0f0:	bf00      	nop
 800a0f2:	371c      	adds	r7, #28
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	bc80      	pop	{r7}
 800a0f8:	4770      	bx	lr

0800a0fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 800a0fa:	b480      	push	{r7}
 800a0fc:	b085      	sub	sp, #20
 800a0fe:	af00      	add	r7, sp, #0
 800a100:	6078      	str	r0, [r7, #4]
 800a102:	460b      	mov	r3, r1
 800a104:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 800a106:	2300      	movs	r3, #0
 800a108:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	689b      	ldr	r3, [r3, #8]
 800a10e:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a116:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800a118:	887b      	ldrh	r3, [r7, #2]
 800a11a:	f043 0307 	orr.w	r3, r3, #7
 800a11e:	b29b      	uxth	r3, r3
 800a120:	461a      	mov	r2, r3
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	4313      	orrs	r3, r2
 800a126:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	68fa      	ldr	r2, [r7, #12]
 800a12c:	609a      	str	r2, [r3, #8]
}
 800a12e:	bf00      	nop
 800a130:	3714      	adds	r7, #20
 800a132:	46bd      	mov	sp, r7
 800a134:	bc80      	pop	{r7}
 800a136:	4770      	bx	lr

0800a138 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a138:	b480      	push	{r7}
 800a13a:	b087      	sub	sp, #28
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	60f8      	str	r0, [r7, #12]
 800a140:	60b9      	str	r1, [r7, #8]
 800a142:	607a      	str	r2, [r7, #4]
 800a144:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800a146:	2300      	movs	r3, #0
 800a148:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	689b      	ldr	r3, [r3, #8]
 800a14e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a150:	697b      	ldr	r3, [r7, #20]
 800a152:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a156:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	021a      	lsls	r2, r3, #8
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	431a      	orrs	r2, r3
 800a160:	68bb      	ldr	r3, [r7, #8]
 800a162:	4313      	orrs	r3, r2
 800a164:	697a      	ldr	r2, [r7, #20]
 800a166:	4313      	orrs	r3, r2
 800a168:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	697a      	ldr	r2, [r7, #20]
 800a16e:	609a      	str	r2, [r3, #8]
}
 800a170:	bf00      	nop
 800a172:	371c      	adds	r7, #28
 800a174:	46bd      	mov	sp, r7
 800a176:	bc80      	pop	{r7}
 800a178:	4770      	bx	lr

0800a17a <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a17a:	b480      	push	{r7}
 800a17c:	b087      	sub	sp, #28
 800a17e:	af00      	add	r7, sp, #0
 800a180:	60f8      	str	r0, [r7, #12]
 800a182:	60b9      	str	r1, [r7, #8]
 800a184:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800a186:	2300      	movs	r3, #0
 800a188:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800a18a:	2201      	movs	r2, #1
 800a18c:	68bb      	ldr	r3, [r7, #8]
 800a18e:	fa02 f303 	lsl.w	r3, r2, r3
 800a192:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	6a1a      	ldr	r2, [r3, #32]
 800a198:	697b      	ldr	r3, [r7, #20]
 800a19a:	43db      	mvns	r3, r3
 800a19c:	401a      	ands	r2, r3
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	6a1a      	ldr	r2, [r3, #32]
 800a1a6:	6879      	ldr	r1, [r7, #4]
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	fa01 f303 	lsl.w	r3, r1, r3
 800a1ae:	431a      	orrs	r2, r3
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	621a      	str	r2, [r3, #32]
}
 800a1b4:	bf00      	nop
 800a1b6:	371c      	adds	r7, #28
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bc80      	pop	{r7}
 800a1bc:	4770      	bx	lr

0800a1be <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a1be:	b480      	push	{r7}
 800a1c0:	b085      	sub	sp, #20
 800a1c2:	af00      	add	r7, sp, #0
 800a1c4:	6078      	str	r0, [r7, #4]
 800a1c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a1d2:	2b01      	cmp	r3, #1
 800a1d4:	d101      	bne.n	800a1da <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a1d6:	2302      	movs	r3, #2
 800a1d8:	e044      	b.n	800a264 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2201      	movs	r2, #1
 800a1de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	68db      	ldr	r3, [r3, #12]
 800a1ec:	4313      	orrs	r3, r2
 800a1ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	689b      	ldr	r3, [r3, #8]
 800a1fa:	4313      	orrs	r3, r2
 800a1fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	685b      	ldr	r3, [r3, #4]
 800a208:	4313      	orrs	r3, r2
 800a20a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	4313      	orrs	r3, r2
 800a218:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a220:	683b      	ldr	r3, [r7, #0]
 800a222:	691b      	ldr	r3, [r3, #16]
 800a224:	4313      	orrs	r3, r2
 800a226:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	695b      	ldr	r3, [r3, #20]
 800a232:	4313      	orrs	r3, r2
 800a234:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	699b      	ldr	r3, [r3, #24]
 800a240:	4313      	orrs	r3, r2
 800a242:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	699b      	ldr	r3, [r3, #24]
 800a24e:	4313      	orrs	r3, r2
 800a250:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	68fa      	ldr	r2, [r7, #12]
 800a258:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2200      	movs	r2, #0
 800a25e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a262:	2300      	movs	r3, #0
}
 800a264:	4618      	mov	r0, r3
 800a266:	3714      	adds	r7, #20
 800a268:	46bd      	mov	sp, r7
 800a26a:	bc80      	pop	{r7}
 800a26c:	4770      	bx	lr

0800a26e <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800a26e:	b480      	push	{r7}
 800a270:	b083      	sub	sp, #12
 800a272:	af00      	add	r7, sp, #0
 800a274:	6078      	str	r0, [r7, #4]
 800a276:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a27e:	2b01      	cmp	r3, #1
 800a280:	d101      	bne.n	800a286 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a282:	2302      	movs	r3, #2
 800a284:	e032      	b.n	800a2ec <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2201      	movs	r2, #1
 800a28a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2202      	movs	r2, #2
 800a292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	685a      	ldr	r2, [r3, #4]
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800a2a4:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	6859      	ldr	r1, [r3, #4]
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	681a      	ldr	r2, [r3, #0]
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	430a      	orrs	r2, r1
 800a2b6:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	689a      	ldr	r2, [r3, #8]
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a2c6:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	6899      	ldr	r1, [r3, #8]
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	685a      	ldr	r2, [r3, #4]
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	430a      	orrs	r2, r1
 800a2d8:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	2201      	movs	r2, #1
 800a2de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a2ea:	2300      	movs	r3, #0
}
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	370c      	adds	r7, #12
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bc80      	pop	{r7}
 800a2f4:	4770      	bx	lr

0800a2f6 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 800a2f6:	b480      	push	{r7}
 800a2f8:	b083      	sub	sp, #12
 800a2fa:	af00      	add	r7, sp, #0
 800a2fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 800a2fe:	bf00      	nop
 800a300:	370c      	adds	r7, #12
 800a302:	46bd      	mov	sp, r7
 800a304:	bc80      	pop	{r7}
 800a306:	4770      	bx	lr

0800a308 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a308:	b480      	push	{r7}
 800a30a:	b083      	sub	sp, #12
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a310:	bf00      	nop
 800a312:	370c      	adds	r7, #12
 800a314:	46bd      	mov	sp, r7
 800a316:	bc80      	pop	{r7}
 800a318:	4770      	bx	lr

0800a31a <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a31a:	b580      	push	{r7, lr}
 800a31c:	b082      	sub	sp, #8
 800a31e:	af00      	add	r7, sp, #0
 800a320:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d101      	bne.n	800a32c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a328:	2301      	movs	r3, #1
 800a32a:	e03f      	b.n	800a3ac <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a332:	b2db      	uxtb	r3, r3
 800a334:	2b00      	cmp	r3, #0
 800a336:	d106      	bne.n	800a346 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	2200      	movs	r2, #0
 800a33c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800a340:	6878      	ldr	r0, [r7, #4]
 800a342:	f7fb fe7f 	bl	8006044 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2224      	movs	r2, #36	; 0x24
 800a34a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	68da      	ldr	r2, [r3, #12]
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a35c:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a35e:	6878      	ldr	r0, [r7, #4]
 800a360:	f000 fb40 	bl	800a9e4 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	691a      	ldr	r2, [r3, #16]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a372:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	695a      	ldr	r2, [r3, #20]
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a382:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	68da      	ldr	r2, [r3, #12]
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a392:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2200      	movs	r2, #0
 800a398:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	2220      	movs	r2, #32
 800a39e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2220      	movs	r2, #32
 800a3a6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800a3aa:	2300      	movs	r3, #0
}
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	3708      	adds	r7, #8
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	bd80      	pop	{r7, pc}

0800a3b4 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b088      	sub	sp, #32
 800a3b8:	af02      	add	r7, sp, #8
 800a3ba:	60f8      	str	r0, [r7, #12]
 800a3bc:	60b9      	str	r1, [r7, #8]
 800a3be:	603b      	str	r3, [r7, #0]
 800a3c0:	4613      	mov	r3, r2
 800a3c2:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a3ce:	b2db      	uxtb	r3, r3
 800a3d0:	2b20      	cmp	r3, #32
 800a3d2:	f040 8083 	bne.w	800a4dc <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL) || (Size == 0U))
 800a3d6:	68bb      	ldr	r3, [r7, #8]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d002      	beq.n	800a3e2 <HAL_UART_Transmit+0x2e>
 800a3dc:	88fb      	ldrh	r3, [r7, #6]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d101      	bne.n	800a3e6 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	e07b      	b.n	800a4de <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a3ec:	2b01      	cmp	r3, #1
 800a3ee:	d101      	bne.n	800a3f4 <HAL_UART_Transmit+0x40>
 800a3f0:	2302      	movs	r3, #2
 800a3f2:	e074      	b.n	800a4de <HAL_UART_Transmit+0x12a>
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	2201      	movs	r2, #1
 800a3f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	2200      	movs	r2, #0
 800a400:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	2221      	movs	r2, #33	; 0x21
 800a406:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800a40a:	f7fc ff37 	bl	800727c <HAL_GetTick>
 800a40e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	88fa      	ldrh	r2, [r7, #6]
 800a414:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	88fa      	ldrh	r2, [r7, #6]
 800a41a:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800a41c:	e042      	b.n	800a4a4 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a422:	b29b      	uxth	r3, r3
 800a424:	3b01      	subs	r3, #1
 800a426:	b29a      	uxth	r2, r3
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	689b      	ldr	r3, [r3, #8]
 800a430:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a434:	d122      	bne.n	800a47c <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a436:	683b      	ldr	r3, [r7, #0]
 800a438:	9300      	str	r3, [sp, #0]
 800a43a:	697b      	ldr	r3, [r7, #20]
 800a43c:	2200      	movs	r2, #0
 800a43e:	2180      	movs	r1, #128	; 0x80
 800a440:	68f8      	ldr	r0, [r7, #12]
 800a442:	f000 f966 	bl	800a712 <UART_WaitOnFlagUntilTimeout>
 800a446:	4603      	mov	r3, r0
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d001      	beq.n	800a450 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800a44c:	2303      	movs	r3, #3
 800a44e:	e046      	b.n	800a4de <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 800a450:	68bb      	ldr	r3, [r7, #8]
 800a452:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	881b      	ldrh	r3, [r3, #0]
 800a458:	461a      	mov	r2, r3
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a462:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	691b      	ldr	r3, [r3, #16]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d103      	bne.n	800a474 <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 800a46c:	68bb      	ldr	r3, [r7, #8]
 800a46e:	3302      	adds	r3, #2
 800a470:	60bb      	str	r3, [r7, #8]
 800a472:	e017      	b.n	800a4a4 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData +=1U;
 800a474:	68bb      	ldr	r3, [r7, #8]
 800a476:	3301      	adds	r3, #1
 800a478:	60bb      	str	r3, [r7, #8]
 800a47a:	e013      	b.n	800a4a4 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	9300      	str	r3, [sp, #0]
 800a480:	697b      	ldr	r3, [r7, #20]
 800a482:	2200      	movs	r2, #0
 800a484:	2180      	movs	r1, #128	; 0x80
 800a486:	68f8      	ldr	r0, [r7, #12]
 800a488:	f000 f943 	bl	800a712 <UART_WaitOnFlagUntilTimeout>
 800a48c:	4603      	mov	r3, r0
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d001      	beq.n	800a496 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 800a492:	2303      	movs	r3, #3
 800a494:	e023      	b.n	800a4de <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800a496:	68bb      	ldr	r3, [r7, #8]
 800a498:	1c5a      	adds	r2, r3, #1
 800a49a:	60ba      	str	r2, [r7, #8]
 800a49c:	781a      	ldrb	r2, [r3, #0]
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a4a8:	b29b      	uxth	r3, r3
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d1b7      	bne.n	800a41e <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a4ae:	683b      	ldr	r3, [r7, #0]
 800a4b0:	9300      	str	r3, [sp, #0]
 800a4b2:	697b      	ldr	r3, [r7, #20]
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	2140      	movs	r1, #64	; 0x40
 800a4b8:	68f8      	ldr	r0, [r7, #12]
 800a4ba:	f000 f92a 	bl	800a712 <UART_WaitOnFlagUntilTimeout>
 800a4be:	4603      	mov	r3, r0
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d001      	beq.n	800a4c8 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800a4c4:	2303      	movs	r3, #3
 800a4c6:	e00a      	b.n	800a4de <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	2220      	movs	r2, #32
 800a4cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800a4d8:	2300      	movs	r3, #0
 800a4da:	e000      	b.n	800a4de <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800a4dc:	2302      	movs	r3, #2
  }
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	3718      	adds	r7, #24
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	bd80      	pop	{r7, pc}
	...

0800a4e8 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b088      	sub	sp, #32
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	68db      	ldr	r3, [r3, #12]
 800a4fe:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	695b      	ldr	r3, [r3, #20]
 800a506:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 800a508:	2300      	movs	r3, #0
 800a50a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 800a50c:	2300      	movs	r3, #0
 800a50e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a510:	69fb      	ldr	r3, [r7, #28]
 800a512:	f003 030f 	and.w	r3, r3, #15
 800a516:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 800a518:	693b      	ldr	r3, [r7, #16]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d10d      	bne.n	800a53a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a51e:	69fb      	ldr	r3, [r7, #28]
 800a520:	f003 0320 	and.w	r3, r3, #32
 800a524:	2b00      	cmp	r3, #0
 800a526:	d008      	beq.n	800a53a <HAL_UART_IRQHandler+0x52>
 800a528:	69bb      	ldr	r3, [r7, #24]
 800a52a:	f003 0320 	and.w	r3, r3, #32
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d003      	beq.n	800a53a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f000 f9d5 	bl	800a8e2 <UART_Receive_IT>
      return;
 800a538:	e0cb      	b.n	800a6d2 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a53a:	693b      	ldr	r3, [r7, #16]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	f000 80ab 	beq.w	800a698 <HAL_UART_IRQHandler+0x1b0>
 800a542:	697b      	ldr	r3, [r7, #20]
 800a544:	f003 0301 	and.w	r3, r3, #1
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d105      	bne.n	800a558 <HAL_UART_IRQHandler+0x70>
 800a54c:	69bb      	ldr	r3, [r7, #24]
 800a54e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a552:	2b00      	cmp	r3, #0
 800a554:	f000 80a0 	beq.w	800a698 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a558:	69fb      	ldr	r3, [r7, #28]
 800a55a:	f003 0301 	and.w	r3, r3, #1
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d00a      	beq.n	800a578 <HAL_UART_IRQHandler+0x90>
 800a562:	69bb      	ldr	r3, [r7, #24]
 800a564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d005      	beq.n	800a578 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a570:	f043 0201 	orr.w	r2, r3, #1
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a578:	69fb      	ldr	r3, [r7, #28]
 800a57a:	f003 0304 	and.w	r3, r3, #4
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d00a      	beq.n	800a598 <HAL_UART_IRQHandler+0xb0>
 800a582:	697b      	ldr	r3, [r7, #20]
 800a584:	f003 0301 	and.w	r3, r3, #1
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d005      	beq.n	800a598 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a590:	f043 0202 	orr.w	r2, r3, #2
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a598:	69fb      	ldr	r3, [r7, #28]
 800a59a:	f003 0302 	and.w	r3, r3, #2
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d00a      	beq.n	800a5b8 <HAL_UART_IRQHandler+0xd0>
 800a5a2:	697b      	ldr	r3, [r7, #20]
 800a5a4:	f003 0301 	and.w	r3, r3, #1
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d005      	beq.n	800a5b8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5b0:	f043 0204 	orr.w	r2, r3, #4
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a5b8:	69fb      	ldr	r3, [r7, #28]
 800a5ba:	f003 0308 	and.w	r3, r3, #8
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d00a      	beq.n	800a5d8 <HAL_UART_IRQHandler+0xf0>
 800a5c2:	697b      	ldr	r3, [r7, #20]
 800a5c4:	f003 0301 	and.w	r3, r3, #1
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d005      	beq.n	800a5d8 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5d0:	f043 0208 	orr.w	r2, r3, #8
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d077      	beq.n	800a6d0 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a5e0:	69fb      	ldr	r3, [r7, #28]
 800a5e2:	f003 0320 	and.w	r3, r3, #32
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d007      	beq.n	800a5fa <HAL_UART_IRQHandler+0x112>
 800a5ea:	69bb      	ldr	r3, [r7, #24]
 800a5ec:	f003 0320 	and.w	r3, r3, #32
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d002      	beq.n	800a5fa <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f000 f974 	bl	800a8e2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	695b      	ldr	r3, [r3, #20]
 800a600:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a604:	2b00      	cmp	r3, #0
 800a606:	bf14      	ite	ne
 800a608:	2301      	movne	r3, #1
 800a60a:	2300      	moveq	r3, #0
 800a60c:	b2db      	uxtb	r3, r3
 800a60e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a614:	f003 0308 	and.w	r3, r3, #8
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d102      	bne.n	800a622 <HAL_UART_IRQHandler+0x13a>
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d031      	beq.n	800a686 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f000 f8bf 	bl	800a7a6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	695b      	ldr	r3, [r3, #20]
 800a62e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a632:	2b00      	cmp	r3, #0
 800a634:	d023      	beq.n	800a67e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	695a      	ldr	r2, [r3, #20]
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a644:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d013      	beq.n	800a676 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a652:	4a21      	ldr	r2, [pc, #132]	; (800a6d8 <HAL_UART_IRQHandler+0x1f0>)
 800a654:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a65a:	4618      	mov	r0, r3
 800a65c:	f7fd fc04 	bl	8007e68 <HAL_DMA_Abort_IT>
 800a660:	4603      	mov	r3, r0
 800a662:	2b00      	cmp	r3, #0
 800a664:	d016      	beq.n	800a694 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a66a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a66c:	687a      	ldr	r2, [r7, #4]
 800a66e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a670:	4610      	mov	r0, r2
 800a672:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a674:	e00e      	b.n	800a694 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800a676:	6878      	ldr	r0, [r7, #4]
 800a678:	f000 f842 	bl	800a700 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a67c:	e00a      	b.n	800a694 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800a67e:	6878      	ldr	r0, [r7, #4]
 800a680:	f000 f83e 	bl	800a700 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a684:	e006      	b.n	800a694 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f000 f83a 	bl	800a700 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2200      	movs	r2, #0
 800a690:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800a692:	e01d      	b.n	800a6d0 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a694:	bf00      	nop
    return;
 800a696:	e01b      	b.n	800a6d0 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a698:	69fb      	ldr	r3, [r7, #28]
 800a69a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d008      	beq.n	800a6b4 <HAL_UART_IRQHandler+0x1cc>
 800a6a2:	69bb      	ldr	r3, [r7, #24]
 800a6a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d003      	beq.n	800a6b4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800a6ac:	6878      	ldr	r0, [r7, #4]
 800a6ae:	f000 f8ab 	bl	800a808 <UART_Transmit_IT>
    return;
 800a6b2:	e00e      	b.n	800a6d2 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a6b4:	69fb      	ldr	r3, [r7, #28]
 800a6b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d009      	beq.n	800a6d2 <HAL_UART_IRQHandler+0x1ea>
 800a6be:	69bb      	ldr	r3, [r7, #24]
 800a6c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d004      	beq.n	800a6d2 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f000 f8f2 	bl	800a8b2 <UART_EndTransmit_IT>
    return;
 800a6ce:	e000      	b.n	800a6d2 <HAL_UART_IRQHandler+0x1ea>
    return;
 800a6d0:	bf00      	nop
  }
}
 800a6d2:	3720      	adds	r7, #32
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	bd80      	pop	{r7, pc}
 800a6d8:	0800a7e1 	.word	0x0800a7e1

0800a6dc <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a6dc:	b480      	push	{r7}
 800a6de:	b083      	sub	sp, #12
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 800a6e4:	bf00      	nop
 800a6e6:	370c      	adds	r7, #12
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	bc80      	pop	{r7}
 800a6ec:	4770      	bx	lr

0800a6ee <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a6ee:	b480      	push	{r7}
 800a6f0:	b083      	sub	sp, #12
 800a6f2:	af00      	add	r7, sp, #0
 800a6f4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a6f6:	bf00      	nop
 800a6f8:	370c      	adds	r7, #12
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	bc80      	pop	{r7}
 800a6fe:	4770      	bx	lr

0800a700 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a700:	b480      	push	{r7}
 800a702:	b083      	sub	sp, #12
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 800a708:	bf00      	nop
 800a70a:	370c      	adds	r7, #12
 800a70c:	46bd      	mov	sp, r7
 800a70e:	bc80      	pop	{r7}
 800a710:	4770      	bx	lr

0800a712 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800a712:	b580      	push	{r7, lr}
 800a714:	b084      	sub	sp, #16
 800a716:	af00      	add	r7, sp, #0
 800a718:	60f8      	str	r0, [r7, #12]
 800a71a:	60b9      	str	r1, [r7, #8]
 800a71c:	603b      	str	r3, [r7, #0]
 800a71e:	4613      	mov	r3, r2
 800a720:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800a722:	e02c      	b.n	800a77e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800a724:	69bb      	ldr	r3, [r7, #24]
 800a726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a72a:	d028      	beq.n	800a77e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800a72c:	69bb      	ldr	r3, [r7, #24]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d007      	beq.n	800a742 <UART_WaitOnFlagUntilTimeout+0x30>
 800a732:	f7fc fda3 	bl	800727c <HAL_GetTick>
 800a736:	4602      	mov	r2, r0
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	1ad3      	subs	r3, r2, r3
 800a73c:	69ba      	ldr	r2, [r7, #24]
 800a73e:	429a      	cmp	r2, r3
 800a740:	d21d      	bcs.n	800a77e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	68da      	ldr	r2, [r3, #12]
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a750:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	695a      	ldr	r2, [r3, #20]
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	f022 0201 	bic.w	r2, r2, #1
 800a760:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	2220      	movs	r2, #32
 800a766:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	2220      	movs	r2, #32
 800a76e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	2200      	movs	r2, #0
 800a776:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 800a77a:	2303      	movs	r3, #3
 800a77c:	e00f      	b.n	800a79e <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	681a      	ldr	r2, [r3, #0]
 800a784:	68bb      	ldr	r3, [r7, #8]
 800a786:	4013      	ands	r3, r2
 800a788:	68ba      	ldr	r2, [r7, #8]
 800a78a:	429a      	cmp	r2, r3
 800a78c:	bf0c      	ite	eq
 800a78e:	2301      	moveq	r3, #1
 800a790:	2300      	movne	r3, #0
 800a792:	b2db      	uxtb	r3, r3
 800a794:	461a      	mov	r2, r3
 800a796:	79fb      	ldrb	r3, [r7, #7]
 800a798:	429a      	cmp	r2, r3
 800a79a:	d0c3      	beq.n	800a724 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 800a79c:	2300      	movs	r3, #0
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	3710      	adds	r7, #16
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}

0800a7a6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a7a6:	b480      	push	{r7}
 800a7a8:	b083      	sub	sp, #12
 800a7aa:	af00      	add	r7, sp, #0
 800a7ac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	68da      	ldr	r2, [r3, #12]
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a7bc:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	695a      	ldr	r2, [r3, #20]
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	f022 0201 	bic.w	r2, r2, #1
 800a7cc:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	2220      	movs	r2, #32
 800a7d2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800a7d6:	bf00      	nop
 800a7d8:	370c      	adds	r7, #12
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	bc80      	pop	{r7}
 800a7de:	4770      	bx	lr

0800a7e0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b084      	sub	sp, #16
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7ec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 800a7fa:	68f8      	ldr	r0, [r7, #12]
 800a7fc:	f7ff ff80 	bl	800a700 <HAL_UART_ErrorCallback>
}
 800a800:	bf00      	nop
 800a802:	3710      	adds	r7, #16
 800a804:	46bd      	mov	sp, r7
 800a806:	bd80      	pop	{r7, pc}

0800a808 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a808:	b480      	push	{r7}
 800a80a:	b085      	sub	sp, #20
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a816:	b2db      	uxtb	r3, r3
 800a818:	2b21      	cmp	r3, #33	; 0x21
 800a81a:	d144      	bne.n	800a8a6 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	689b      	ldr	r3, [r3, #8]
 800a820:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a824:	d11a      	bne.n	800a85c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6a1b      	ldr	r3, [r3, #32]
 800a82a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	881b      	ldrh	r3, [r3, #0]
 800a830:	461a      	mov	r2, r3
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a83a:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	691b      	ldr	r3, [r3, #16]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d105      	bne.n	800a850 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	6a1b      	ldr	r3, [r3, #32]
 800a848:	1c9a      	adds	r2, r3, #2
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	621a      	str	r2, [r3, #32]
 800a84e:	e00e      	b.n	800a86e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	6a1b      	ldr	r3, [r3, #32]
 800a854:	1c5a      	adds	r2, r3, #1
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	621a      	str	r2, [r3, #32]
 800a85a:	e008      	b.n	800a86e <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	6a1b      	ldr	r3, [r3, #32]
 800a860:	1c59      	adds	r1, r3, #1
 800a862:	687a      	ldr	r2, [r7, #4]
 800a864:	6211      	str	r1, [r2, #32]
 800a866:	781a      	ldrb	r2, [r3, #0]
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a872:	b29b      	uxth	r3, r3
 800a874:	3b01      	subs	r3, #1
 800a876:	b29b      	uxth	r3, r3
 800a878:	687a      	ldr	r2, [r7, #4]
 800a87a:	4619      	mov	r1, r3
 800a87c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d10f      	bne.n	800a8a2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	68da      	ldr	r2, [r3, #12]
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a890:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	68da      	ldr	r2, [r3, #12]
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a8a0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	e000      	b.n	800a8a8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800a8a6:	2302      	movs	r3, #2
  }
}
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	3714      	adds	r7, #20
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bc80      	pop	{r7}
 800a8b0:	4770      	bx	lr

0800a8b2 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a8b2:	b580      	push	{r7, lr}
 800a8b4:	b082      	sub	sp, #8
 800a8b6:	af00      	add	r7, sp, #0
 800a8b8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	68da      	ldr	r2, [r3, #12]
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a8c8:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2220      	movs	r2, #32
 800a8ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f7ff ff02 	bl	800a6dc <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 800a8d8:	2300      	movs	r3, #0
}
 800a8da:	4618      	mov	r0, r3
 800a8dc:	3708      	adds	r7, #8
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	bd80      	pop	{r7, pc}

0800a8e2 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a8e2:	b580      	push	{r7, lr}
 800a8e4:	b084      	sub	sp, #16
 800a8e6:	af00      	add	r7, sp, #0
 800a8e8:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a8f0:	b2db      	uxtb	r3, r3
 800a8f2:	2b22      	cmp	r3, #34	; 0x22
 800a8f4:	d171      	bne.n	800a9da <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	689b      	ldr	r3, [r3, #8]
 800a8fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a8fe:	d123      	bne.n	800a948 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a904:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	691b      	ldr	r3, [r3, #16]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d10e      	bne.n	800a92c <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	685b      	ldr	r3, [r3, #4]
 800a914:	b29b      	uxth	r3, r3
 800a916:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a91a:	b29a      	uxth	r2, r3
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a924:	1c9a      	adds	r2, r3, #2
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	629a      	str	r2, [r3, #40]	; 0x28
 800a92a:	e029      	b.n	800a980 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	685b      	ldr	r3, [r3, #4]
 800a932:	b29b      	uxth	r3, r3
 800a934:	b2db      	uxtb	r3, r3
 800a936:	b29a      	uxth	r2, r3
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a940:	1c5a      	adds	r2, r3, #1
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	629a      	str	r2, [r3, #40]	; 0x28
 800a946:	e01b      	b.n	800a980 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	691b      	ldr	r3, [r3, #16]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d10a      	bne.n	800a966 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	6858      	ldr	r0, [r3, #4]
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a95a:	1c59      	adds	r1, r3, #1
 800a95c:	687a      	ldr	r2, [r7, #4]
 800a95e:	6291      	str	r1, [r2, #40]	; 0x28
 800a960:	b2c2      	uxtb	r2, r0
 800a962:	701a      	strb	r2, [r3, #0]
 800a964:	e00c      	b.n	800a980 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	685b      	ldr	r3, [r3, #4]
 800a96c:	b2da      	uxtb	r2, r3
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a972:	1c58      	adds	r0, r3, #1
 800a974:	6879      	ldr	r1, [r7, #4]
 800a976:	6288      	str	r0, [r1, #40]	; 0x28
 800a978:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a97c:	b2d2      	uxtb	r2, r2
 800a97e:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a984:	b29b      	uxth	r3, r3
 800a986:	3b01      	subs	r3, #1
 800a988:	b29b      	uxth	r3, r3
 800a98a:	687a      	ldr	r2, [r7, #4]
 800a98c:	4619      	mov	r1, r3
 800a98e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a990:	2b00      	cmp	r3, #0
 800a992:	d120      	bne.n	800a9d6 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	68da      	ldr	r2, [r3, #12]
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	f022 0220 	bic.w	r2, r2, #32
 800a9a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	68da      	ldr	r2, [r3, #12]
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a9b2:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	695a      	ldr	r2, [r3, #20]
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	f022 0201 	bic.w	r2, r2, #1
 800a9c2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2220      	movs	r2, #32
 800a9c8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 800a9cc:	6878      	ldr	r0, [r7, #4]
 800a9ce:	f7ff fe8e 	bl	800a6ee <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	e002      	b.n	800a9dc <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	e000      	b.n	800a9dc <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800a9da:	2302      	movs	r3, #2
  }
}
 800a9dc:	4618      	mov	r0, r3
 800a9de:	3710      	adds	r7, #16
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	bd80      	pop	{r7, pc}

0800a9e4 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a9e4:	b5b0      	push	{r4, r5, r7, lr}
 800a9e6:	b084      	sub	sp, #16
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	691b      	ldr	r3, [r3, #16]
 800a9f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	68da      	ldr	r2, [r3, #12]
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	430a      	orrs	r2, r1
 800aa04:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	689a      	ldr	r2, [r3, #8]
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	691b      	ldr	r3, [r3, #16]
 800aa0e:	431a      	orrs	r2, r3
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	695b      	ldr	r3, [r3, #20]
 800aa14:	4313      	orrs	r3, r2
 800aa16:	68fa      	ldr	r2, [r7, #12]
 800aa18:	4313      	orrs	r3, r2
 800aa1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	68db      	ldr	r3, [r3, #12]
 800aa22:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800aa26:	f023 030c 	bic.w	r3, r3, #12
 800aa2a:	687a      	ldr	r2, [r7, #4]
 800aa2c:	6812      	ldr	r2, [r2, #0]
 800aa2e:	68f9      	ldr	r1, [r7, #12]
 800aa30:	430b      	orrs	r3, r1
 800aa32:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	695b      	ldr	r3, [r3, #20]
 800aa3a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	699a      	ldr	r2, [r3, #24]
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	430a      	orrs	r2, r1
 800aa48:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	4a6f      	ldr	r2, [pc, #444]	; (800ac0c <UART_SetConfig+0x228>)
 800aa50:	4293      	cmp	r3, r2
 800aa52:	d16b      	bne.n	800ab2c <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800aa54:	f7fe f8f2 	bl	8008c3c <HAL_RCC_GetPCLK2Freq>
 800aa58:	4602      	mov	r2, r0
 800aa5a:	4613      	mov	r3, r2
 800aa5c:	009b      	lsls	r3, r3, #2
 800aa5e:	4413      	add	r3, r2
 800aa60:	009a      	lsls	r2, r3, #2
 800aa62:	441a      	add	r2, r3
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	685b      	ldr	r3, [r3, #4]
 800aa68:	009b      	lsls	r3, r3, #2
 800aa6a:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa6e:	4a68      	ldr	r2, [pc, #416]	; (800ac10 <UART_SetConfig+0x22c>)
 800aa70:	fba2 2303 	umull	r2, r3, r2, r3
 800aa74:	095b      	lsrs	r3, r3, #5
 800aa76:	011c      	lsls	r4, r3, #4
 800aa78:	f7fe f8e0 	bl	8008c3c <HAL_RCC_GetPCLK2Freq>
 800aa7c:	4602      	mov	r2, r0
 800aa7e:	4613      	mov	r3, r2
 800aa80:	009b      	lsls	r3, r3, #2
 800aa82:	4413      	add	r3, r2
 800aa84:	009a      	lsls	r2, r3, #2
 800aa86:	441a      	add	r2, r3
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	685b      	ldr	r3, [r3, #4]
 800aa8c:	009b      	lsls	r3, r3, #2
 800aa8e:	fbb2 f5f3 	udiv	r5, r2, r3
 800aa92:	f7fe f8d3 	bl	8008c3c <HAL_RCC_GetPCLK2Freq>
 800aa96:	4602      	mov	r2, r0
 800aa98:	4613      	mov	r3, r2
 800aa9a:	009b      	lsls	r3, r3, #2
 800aa9c:	4413      	add	r3, r2
 800aa9e:	009a      	lsls	r2, r3, #2
 800aaa0:	441a      	add	r2, r3
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	685b      	ldr	r3, [r3, #4]
 800aaa6:	009b      	lsls	r3, r3, #2
 800aaa8:	fbb2 f3f3 	udiv	r3, r2, r3
 800aaac:	4a58      	ldr	r2, [pc, #352]	; (800ac10 <UART_SetConfig+0x22c>)
 800aaae:	fba2 2303 	umull	r2, r3, r2, r3
 800aab2:	095b      	lsrs	r3, r3, #5
 800aab4:	2264      	movs	r2, #100	; 0x64
 800aab6:	fb02 f303 	mul.w	r3, r2, r3
 800aaba:	1aeb      	subs	r3, r5, r3
 800aabc:	011b      	lsls	r3, r3, #4
 800aabe:	3332      	adds	r3, #50	; 0x32
 800aac0:	4a53      	ldr	r2, [pc, #332]	; (800ac10 <UART_SetConfig+0x22c>)
 800aac2:	fba2 2303 	umull	r2, r3, r2, r3
 800aac6:	095b      	lsrs	r3, r3, #5
 800aac8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aacc:	441c      	add	r4, r3
 800aace:	f7fe f8b5 	bl	8008c3c <HAL_RCC_GetPCLK2Freq>
 800aad2:	4602      	mov	r2, r0
 800aad4:	4613      	mov	r3, r2
 800aad6:	009b      	lsls	r3, r3, #2
 800aad8:	4413      	add	r3, r2
 800aada:	009a      	lsls	r2, r3, #2
 800aadc:	441a      	add	r2, r3
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	685b      	ldr	r3, [r3, #4]
 800aae2:	009b      	lsls	r3, r3, #2
 800aae4:	fbb2 f5f3 	udiv	r5, r2, r3
 800aae8:	f7fe f8a8 	bl	8008c3c <HAL_RCC_GetPCLK2Freq>
 800aaec:	4602      	mov	r2, r0
 800aaee:	4613      	mov	r3, r2
 800aaf0:	009b      	lsls	r3, r3, #2
 800aaf2:	4413      	add	r3, r2
 800aaf4:	009a      	lsls	r2, r3, #2
 800aaf6:	441a      	add	r2, r3
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	685b      	ldr	r3, [r3, #4]
 800aafc:	009b      	lsls	r3, r3, #2
 800aafe:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab02:	4a43      	ldr	r2, [pc, #268]	; (800ac10 <UART_SetConfig+0x22c>)
 800ab04:	fba2 2303 	umull	r2, r3, r2, r3
 800ab08:	095b      	lsrs	r3, r3, #5
 800ab0a:	2264      	movs	r2, #100	; 0x64
 800ab0c:	fb02 f303 	mul.w	r3, r2, r3
 800ab10:	1aeb      	subs	r3, r5, r3
 800ab12:	011b      	lsls	r3, r3, #4
 800ab14:	3332      	adds	r3, #50	; 0x32
 800ab16:	4a3e      	ldr	r2, [pc, #248]	; (800ac10 <UART_SetConfig+0x22c>)
 800ab18:	fba2 2303 	umull	r2, r3, r2, r3
 800ab1c:	095b      	lsrs	r3, r3, #5
 800ab1e:	f003 020f 	and.w	r2, r3, #15
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	4422      	add	r2, r4
 800ab28:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800ab2a:	e06a      	b.n	800ac02 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800ab2c:	f7fe f872 	bl	8008c14 <HAL_RCC_GetPCLK1Freq>
 800ab30:	4602      	mov	r2, r0
 800ab32:	4613      	mov	r3, r2
 800ab34:	009b      	lsls	r3, r3, #2
 800ab36:	4413      	add	r3, r2
 800ab38:	009a      	lsls	r2, r3, #2
 800ab3a:	441a      	add	r2, r3
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	685b      	ldr	r3, [r3, #4]
 800ab40:	009b      	lsls	r3, r3, #2
 800ab42:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab46:	4a32      	ldr	r2, [pc, #200]	; (800ac10 <UART_SetConfig+0x22c>)
 800ab48:	fba2 2303 	umull	r2, r3, r2, r3
 800ab4c:	095b      	lsrs	r3, r3, #5
 800ab4e:	011c      	lsls	r4, r3, #4
 800ab50:	f7fe f860 	bl	8008c14 <HAL_RCC_GetPCLK1Freq>
 800ab54:	4602      	mov	r2, r0
 800ab56:	4613      	mov	r3, r2
 800ab58:	009b      	lsls	r3, r3, #2
 800ab5a:	4413      	add	r3, r2
 800ab5c:	009a      	lsls	r2, r3, #2
 800ab5e:	441a      	add	r2, r3
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	685b      	ldr	r3, [r3, #4]
 800ab64:	009b      	lsls	r3, r3, #2
 800ab66:	fbb2 f5f3 	udiv	r5, r2, r3
 800ab6a:	f7fe f853 	bl	8008c14 <HAL_RCC_GetPCLK1Freq>
 800ab6e:	4602      	mov	r2, r0
 800ab70:	4613      	mov	r3, r2
 800ab72:	009b      	lsls	r3, r3, #2
 800ab74:	4413      	add	r3, r2
 800ab76:	009a      	lsls	r2, r3, #2
 800ab78:	441a      	add	r2, r3
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	685b      	ldr	r3, [r3, #4]
 800ab7e:	009b      	lsls	r3, r3, #2
 800ab80:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab84:	4a22      	ldr	r2, [pc, #136]	; (800ac10 <UART_SetConfig+0x22c>)
 800ab86:	fba2 2303 	umull	r2, r3, r2, r3
 800ab8a:	095b      	lsrs	r3, r3, #5
 800ab8c:	2264      	movs	r2, #100	; 0x64
 800ab8e:	fb02 f303 	mul.w	r3, r2, r3
 800ab92:	1aeb      	subs	r3, r5, r3
 800ab94:	011b      	lsls	r3, r3, #4
 800ab96:	3332      	adds	r3, #50	; 0x32
 800ab98:	4a1d      	ldr	r2, [pc, #116]	; (800ac10 <UART_SetConfig+0x22c>)
 800ab9a:	fba2 2303 	umull	r2, r3, r2, r3
 800ab9e:	095b      	lsrs	r3, r3, #5
 800aba0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aba4:	441c      	add	r4, r3
 800aba6:	f7fe f835 	bl	8008c14 <HAL_RCC_GetPCLK1Freq>
 800abaa:	4602      	mov	r2, r0
 800abac:	4613      	mov	r3, r2
 800abae:	009b      	lsls	r3, r3, #2
 800abb0:	4413      	add	r3, r2
 800abb2:	009a      	lsls	r2, r3, #2
 800abb4:	441a      	add	r2, r3
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	685b      	ldr	r3, [r3, #4]
 800abba:	009b      	lsls	r3, r3, #2
 800abbc:	fbb2 f5f3 	udiv	r5, r2, r3
 800abc0:	f7fe f828 	bl	8008c14 <HAL_RCC_GetPCLK1Freq>
 800abc4:	4602      	mov	r2, r0
 800abc6:	4613      	mov	r3, r2
 800abc8:	009b      	lsls	r3, r3, #2
 800abca:	4413      	add	r3, r2
 800abcc:	009a      	lsls	r2, r3, #2
 800abce:	441a      	add	r2, r3
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	685b      	ldr	r3, [r3, #4]
 800abd4:	009b      	lsls	r3, r3, #2
 800abd6:	fbb2 f3f3 	udiv	r3, r2, r3
 800abda:	4a0d      	ldr	r2, [pc, #52]	; (800ac10 <UART_SetConfig+0x22c>)
 800abdc:	fba2 2303 	umull	r2, r3, r2, r3
 800abe0:	095b      	lsrs	r3, r3, #5
 800abe2:	2264      	movs	r2, #100	; 0x64
 800abe4:	fb02 f303 	mul.w	r3, r2, r3
 800abe8:	1aeb      	subs	r3, r5, r3
 800abea:	011b      	lsls	r3, r3, #4
 800abec:	3332      	adds	r3, #50	; 0x32
 800abee:	4a08      	ldr	r2, [pc, #32]	; (800ac10 <UART_SetConfig+0x22c>)
 800abf0:	fba2 2303 	umull	r2, r3, r2, r3
 800abf4:	095b      	lsrs	r3, r3, #5
 800abf6:	f003 020f 	and.w	r2, r3, #15
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	4422      	add	r2, r4
 800ac00:	609a      	str	r2, [r3, #8]
}
 800ac02:	bf00      	nop
 800ac04:	3710      	adds	r7, #16
 800ac06:	46bd      	mov	sp, r7
 800ac08:	bdb0      	pop	{r4, r5, r7, pc}
 800ac0a:	bf00      	nop
 800ac0c:	40013800 	.word	0x40013800
 800ac10:	51eb851f 	.word	0x51eb851f

0800ac14 <FSMC_NORSRAM_Init>:
  * @param  Device: Pointer to NORSRAM device instance
  * @param  Init: Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef *Init)
{
 800ac14:	b480      	push	{r7}
 800ac16:	b083      	sub	sp, #12
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
 800ac1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	681a      	ldr	r2, [r3, #0]
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac28:	683a      	ldr	r2, [r7, #0]
 800ac2a:	6812      	ldr	r2, [r2, #0]
 800ac2c:	f023 0101 	bic.w	r1, r3, #1
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800ac36:	683b      	ldr	r3, [r7, #0]
 800ac38:	689b      	ldr	r3, [r3, #8]
 800ac3a:	2b08      	cmp	r3, #8
 800ac3c:	d132      	bne.n	800aca4 <FSMC_NORSRAM_Init+0x90>
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_ENABLE
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	681a      	ldr	r2, [r3, #0]
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ac48:	4b31      	ldr	r3, [pc, #196]	; (800ad10 <FSMC_NORSRAM_Init+0xfc>)
 800ac4a:	4013      	ands	r3, r2
 800ac4c:	683a      	ldr	r2, [r7, #0]
 800ac4e:	6851      	ldr	r1, [r2, #4]
 800ac50:	683a      	ldr	r2, [r7, #0]
 800ac52:	6892      	ldr	r2, [r2, #8]
 800ac54:	4311      	orrs	r1, r2
 800ac56:	683a      	ldr	r2, [r7, #0]
 800ac58:	68d2      	ldr	r2, [r2, #12]
 800ac5a:	4311      	orrs	r1, r2
 800ac5c:	683a      	ldr	r2, [r7, #0]
 800ac5e:	6912      	ldr	r2, [r2, #16]
 800ac60:	4311      	orrs	r1, r2
 800ac62:	683a      	ldr	r2, [r7, #0]
 800ac64:	6952      	ldr	r2, [r2, #20]
 800ac66:	4311      	orrs	r1, r2
 800ac68:	683a      	ldr	r2, [r7, #0]
 800ac6a:	6992      	ldr	r2, [r2, #24]
 800ac6c:	4311      	orrs	r1, r2
 800ac6e:	683a      	ldr	r2, [r7, #0]
 800ac70:	69d2      	ldr	r2, [r2, #28]
 800ac72:	4311      	orrs	r1, r2
 800ac74:	683a      	ldr	r2, [r7, #0]
 800ac76:	6a12      	ldr	r2, [r2, #32]
 800ac78:	4311      	orrs	r1, r2
 800ac7a:	683a      	ldr	r2, [r7, #0]
 800ac7c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ac7e:	4311      	orrs	r1, r2
 800ac80:	683a      	ldr	r2, [r7, #0]
 800ac82:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800ac84:	4311      	orrs	r1, r2
 800ac86:	683a      	ldr	r2, [r7, #0]
 800ac88:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800ac8a:	4311      	orrs	r1, r2
 800ac8c:	683a      	ldr	r2, [r7, #0]
 800ac8e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800ac90:	430a      	orrs	r2, r1
 800ac92:	4313      	orrs	r3, r2
 800ac94:	683a      	ldr	r2, [r7, #0]
 800ac96:	6812      	ldr	r2, [r2, #0]
 800ac98:	f043 0140 	orr.w	r1, r3, #64	; 0x40
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800aca2:	e02f      	b.n	800ad04 <FSMC_NORSRAM_Init+0xf0>
                                                                     )
              );
  }
  else
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_DISABLE
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	681a      	ldr	r2, [r3, #0]
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800acae:	4b18      	ldr	r3, [pc, #96]	; (800ad10 <FSMC_NORSRAM_Init+0xfc>)
 800acb0:	4013      	ands	r3, r2
 800acb2:	683a      	ldr	r2, [r7, #0]
 800acb4:	6851      	ldr	r1, [r2, #4]
 800acb6:	683a      	ldr	r2, [r7, #0]
 800acb8:	6892      	ldr	r2, [r2, #8]
 800acba:	4311      	orrs	r1, r2
 800acbc:	683a      	ldr	r2, [r7, #0]
 800acbe:	68d2      	ldr	r2, [r2, #12]
 800acc0:	4311      	orrs	r1, r2
 800acc2:	683a      	ldr	r2, [r7, #0]
 800acc4:	6912      	ldr	r2, [r2, #16]
 800acc6:	4311      	orrs	r1, r2
 800acc8:	683a      	ldr	r2, [r7, #0]
 800acca:	6952      	ldr	r2, [r2, #20]
 800accc:	4311      	orrs	r1, r2
 800acce:	683a      	ldr	r2, [r7, #0]
 800acd0:	6992      	ldr	r2, [r2, #24]
 800acd2:	4311      	orrs	r1, r2
 800acd4:	683a      	ldr	r2, [r7, #0]
 800acd6:	69d2      	ldr	r2, [r2, #28]
 800acd8:	4311      	orrs	r1, r2
 800acda:	683a      	ldr	r2, [r7, #0]
 800acdc:	6a12      	ldr	r2, [r2, #32]
 800acde:	4311      	orrs	r1, r2
 800ace0:	683a      	ldr	r2, [r7, #0]
 800ace2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ace4:	4311      	orrs	r1, r2
 800ace6:	683a      	ldr	r2, [r7, #0]
 800ace8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800acea:	4311      	orrs	r1, r2
 800acec:	683a      	ldr	r2, [r7, #0]
 800acee:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800acf0:	4311      	orrs	r1, r2
 800acf2:	683a      	ldr	r2, [r7, #0]
 800acf4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800acf6:	4311      	orrs	r1, r2
 800acf8:	683a      	ldr	r2, [r7, #0]
 800acfa:	6812      	ldr	r2, [r2, #0]
 800acfc:	4319      	orrs	r1, r3
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
               | Init->WriteBurst
                                                                     )
              );
  }

  return HAL_OK;
 800ad04:	2300      	movs	r3, #0
}
 800ad06:	4618      	mov	r0, r3
 800ad08:	370c      	adds	r7, #12
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	bc80      	pop	{r7}
 800ad0e:	4770      	bx	lr
 800ad10:	fff70081 	.word	0xfff70081

0800ad14 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing: Pointer to NORSRAM Timing structure
  * @param  Bank: NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800ad14:	b480      	push	{r7}
 800ad16:	b085      	sub	sp, #20
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	60f8      	str	r0, [r7, #12]
 800ad1c:	60b9      	str	r1, [r7, #8]
 800ad1e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U],                                                        \
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	1c5a      	adds	r2, r3, #1
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad2a:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800ad2e:	68bb      	ldr	r3, [r7, #8]
 800ad30:	681a      	ldr	r2, [r3, #0]
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	685b      	ldr	r3, [r3, #4]
 800ad36:	011b      	lsls	r3, r3, #4
 800ad38:	431a      	orrs	r2, r3
 800ad3a:	68bb      	ldr	r3, [r7, #8]
 800ad3c:	689b      	ldr	r3, [r3, #8]
 800ad3e:	021b      	lsls	r3, r3, #8
 800ad40:	431a      	orrs	r2, r3
 800ad42:	68bb      	ldr	r3, [r7, #8]
 800ad44:	68db      	ldr	r3, [r3, #12]
 800ad46:	041b      	lsls	r3, r3, #16
 800ad48:	431a      	orrs	r2, r3
 800ad4a:	68bb      	ldr	r3, [r7, #8]
 800ad4c:	691b      	ldr	r3, [r3, #16]
 800ad4e:	3b01      	subs	r3, #1
 800ad50:	051b      	lsls	r3, r3, #20
 800ad52:	431a      	orrs	r2, r3
 800ad54:	68bb      	ldr	r3, [r7, #8]
 800ad56:	695b      	ldr	r3, [r3, #20]
 800ad58:	3b02      	subs	r3, #2
 800ad5a:	061b      	lsls	r3, r3, #24
 800ad5c:	431a      	orrs	r2, r3
 800ad5e:	68bb      	ldr	r3, [r7, #8]
 800ad60:	699b      	ldr	r3, [r3, #24]
 800ad62:	4313      	orrs	r3, r2
 800ad64:	687a      	ldr	r2, [r7, #4]
 800ad66:	3201      	adds	r2, #1
 800ad68:	4319      	orrs	r1, r3
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                        ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos)       | \
                        (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)        | \
                        (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)        | \
                        (Timing->AccessMode)));

  return HAL_OK;
 800ad70:	2300      	movs	r3, #0
}
 800ad72:	4618      	mov	r0, r3
 800ad74:	3714      	adds	r7, #20
 800ad76:	46bd      	mov	sp, r7
 800ad78:	bc80      	pop	{r7}
 800ad7a:	4770      	bx	lr

0800ad7c <FSMC_NORSRAM_Extended_Timing_Init>:
  *            @arg FSMC_EXTENDED_MODE_DISABLE
  *            @arg FSMC_EXTENDED_MODE_ENABLE
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800ad7c:	b480      	push	{r7}
 800ad7e:	b085      	sub	sp, #20
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	60f8      	str	r0, [r7, #12]
 800ad84:	60b9      	str	r1, [r7, #8]
 800ad86:	607a      	str	r2, [r7, #4]
 800ad88:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800ad8a:	683b      	ldr	r3, [r7, #0]
 800ad8c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ad90:	d11d      	bne.n	800adce <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG)
    MODIFY_REG(Device->BWTR[Bank],                                                      \
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	687a      	ldr	r2, [r7, #4]
 800ad96:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ad9a:	4b13      	ldr	r3, [pc, #76]	; (800ade8 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800ad9c:	4013      	ands	r3, r2
 800ad9e:	68ba      	ldr	r2, [r7, #8]
 800ada0:	6811      	ldr	r1, [r2, #0]
 800ada2:	68ba      	ldr	r2, [r7, #8]
 800ada4:	6852      	ldr	r2, [r2, #4]
 800ada6:	0112      	lsls	r2, r2, #4
 800ada8:	4311      	orrs	r1, r2
 800adaa:	68ba      	ldr	r2, [r7, #8]
 800adac:	6892      	ldr	r2, [r2, #8]
 800adae:	0212      	lsls	r2, r2, #8
 800adb0:	4311      	orrs	r1, r2
 800adb2:	68ba      	ldr	r2, [r7, #8]
 800adb4:	6992      	ldr	r2, [r2, #24]
 800adb6:	4311      	orrs	r1, r2
 800adb8:	68ba      	ldr	r2, [r7, #8]
 800adba:	68d2      	ldr	r2, [r2, #12]
 800adbc:	0412      	lsls	r2, r2, #16
 800adbe:	430a      	orrs	r2, r1
 800adc0:	ea43 0102 	orr.w	r1, r3, r2
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	687a      	ldr	r2, [r7, #4]
 800adc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800adcc:	e005      	b.n	800adda <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                          (((Timing->DataLatency) - 2U)  << FSMC_BWTRx_DATLAT_Pos)));
#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	687a      	ldr	r2, [r7, #4]
 800add2:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800add6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800adda:	2300      	movs	r3, #0
}
 800addc:	4618      	mov	r0, r3
 800adde:	3714      	adds	r7, #20
 800ade0:	46bd      	mov	sp, r7
 800ade2:	bc80      	pop	{r7}
 800ade4:	4770      	bx	lr
 800ade6:	bf00      	nop
 800ade8:	cff00000 	.word	0xcff00000

0800adec <__errno>:
 800adec:	4b01      	ldr	r3, [pc, #4]	; (800adf4 <__errno+0x8>)
 800adee:	6818      	ldr	r0, [r3, #0]
 800adf0:	4770      	bx	lr
 800adf2:	bf00      	nop
 800adf4:	20000050 	.word	0x20000050

0800adf8 <__libc_init_array>:
 800adf8:	b570      	push	{r4, r5, r6, lr}
 800adfa:	2600      	movs	r6, #0
 800adfc:	4d0c      	ldr	r5, [pc, #48]	; (800ae30 <__libc_init_array+0x38>)
 800adfe:	4c0d      	ldr	r4, [pc, #52]	; (800ae34 <__libc_init_array+0x3c>)
 800ae00:	1b64      	subs	r4, r4, r5
 800ae02:	10a4      	asrs	r4, r4, #2
 800ae04:	42a6      	cmp	r6, r4
 800ae06:	d109      	bne.n	800ae1c <__libc_init_array+0x24>
 800ae08:	f001 fe64 	bl	800cad4 <_init>
 800ae0c:	2600      	movs	r6, #0
 800ae0e:	4d0a      	ldr	r5, [pc, #40]	; (800ae38 <__libc_init_array+0x40>)
 800ae10:	4c0a      	ldr	r4, [pc, #40]	; (800ae3c <__libc_init_array+0x44>)
 800ae12:	1b64      	subs	r4, r4, r5
 800ae14:	10a4      	asrs	r4, r4, #2
 800ae16:	42a6      	cmp	r6, r4
 800ae18:	d105      	bne.n	800ae26 <__libc_init_array+0x2e>
 800ae1a:	bd70      	pop	{r4, r5, r6, pc}
 800ae1c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae20:	4798      	blx	r3
 800ae22:	3601      	adds	r6, #1
 800ae24:	e7ee      	b.n	800ae04 <__libc_init_array+0xc>
 800ae26:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae2a:	4798      	blx	r3
 800ae2c:	3601      	adds	r6, #1
 800ae2e:	e7f2      	b.n	800ae16 <__libc_init_array+0x1e>
 800ae30:	080771b0 	.word	0x080771b0
 800ae34:	080771b0 	.word	0x080771b0
 800ae38:	080771b0 	.word	0x080771b0
 800ae3c:	080771b4 	.word	0x080771b4

0800ae40 <memset>:
 800ae40:	4603      	mov	r3, r0
 800ae42:	4402      	add	r2, r0
 800ae44:	4293      	cmp	r3, r2
 800ae46:	d100      	bne.n	800ae4a <memset+0xa>
 800ae48:	4770      	bx	lr
 800ae4a:	f803 1b01 	strb.w	r1, [r3], #1
 800ae4e:	e7f9      	b.n	800ae44 <memset+0x4>

0800ae50 <siscanf>:
 800ae50:	b40e      	push	{r1, r2, r3}
 800ae52:	f44f 7201 	mov.w	r2, #516	; 0x204
 800ae56:	b530      	push	{r4, r5, lr}
 800ae58:	b09c      	sub	sp, #112	; 0x70
 800ae5a:	ac1f      	add	r4, sp, #124	; 0x7c
 800ae5c:	f854 5b04 	ldr.w	r5, [r4], #4
 800ae60:	f8ad 2014 	strh.w	r2, [sp, #20]
 800ae64:	9002      	str	r0, [sp, #8]
 800ae66:	9006      	str	r0, [sp, #24]
 800ae68:	f7f5 f9de 	bl	8000228 <strlen>
 800ae6c:	4b0b      	ldr	r3, [pc, #44]	; (800ae9c <siscanf+0x4c>)
 800ae6e:	9003      	str	r0, [sp, #12]
 800ae70:	930b      	str	r3, [sp, #44]	; 0x2c
 800ae72:	2300      	movs	r3, #0
 800ae74:	930f      	str	r3, [sp, #60]	; 0x3c
 800ae76:	9314      	str	r3, [sp, #80]	; 0x50
 800ae78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ae7c:	9007      	str	r0, [sp, #28]
 800ae7e:	4808      	ldr	r0, [pc, #32]	; (800aea0 <siscanf+0x50>)
 800ae80:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ae84:	462a      	mov	r2, r5
 800ae86:	4623      	mov	r3, r4
 800ae88:	a902      	add	r1, sp, #8
 800ae8a:	6800      	ldr	r0, [r0, #0]
 800ae8c:	9401      	str	r4, [sp, #4]
 800ae8e:	f000 f865 	bl	800af5c <__ssvfiscanf_r>
 800ae92:	b01c      	add	sp, #112	; 0x70
 800ae94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae98:	b003      	add	sp, #12
 800ae9a:	4770      	bx	lr
 800ae9c:	0800aea5 	.word	0x0800aea5
 800aea0:	20000050 	.word	0x20000050

0800aea4 <__seofread>:
 800aea4:	2000      	movs	r0, #0
 800aea6:	4770      	bx	lr

0800aea8 <_sungetc_r>:
 800aea8:	b538      	push	{r3, r4, r5, lr}
 800aeaa:	1c4b      	adds	r3, r1, #1
 800aeac:	4614      	mov	r4, r2
 800aeae:	d103      	bne.n	800aeb8 <_sungetc_r+0x10>
 800aeb0:	f04f 35ff 	mov.w	r5, #4294967295
 800aeb4:	4628      	mov	r0, r5
 800aeb6:	bd38      	pop	{r3, r4, r5, pc}
 800aeb8:	8993      	ldrh	r3, [r2, #12]
 800aeba:	b2cd      	uxtb	r5, r1
 800aebc:	f023 0320 	bic.w	r3, r3, #32
 800aec0:	8193      	strh	r3, [r2, #12]
 800aec2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aec4:	6852      	ldr	r2, [r2, #4]
 800aec6:	b18b      	cbz	r3, 800aeec <_sungetc_r+0x44>
 800aec8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800aeca:	4293      	cmp	r3, r2
 800aecc:	dd08      	ble.n	800aee0 <_sungetc_r+0x38>
 800aece:	6823      	ldr	r3, [r4, #0]
 800aed0:	1e5a      	subs	r2, r3, #1
 800aed2:	6022      	str	r2, [r4, #0]
 800aed4:	f803 5c01 	strb.w	r5, [r3, #-1]
 800aed8:	6863      	ldr	r3, [r4, #4]
 800aeda:	3301      	adds	r3, #1
 800aedc:	6063      	str	r3, [r4, #4]
 800aede:	e7e9      	b.n	800aeb4 <_sungetc_r+0xc>
 800aee0:	4621      	mov	r1, r4
 800aee2:	f000 fc31 	bl	800b748 <__submore>
 800aee6:	2800      	cmp	r0, #0
 800aee8:	d0f1      	beq.n	800aece <_sungetc_r+0x26>
 800aeea:	e7e1      	b.n	800aeb0 <_sungetc_r+0x8>
 800aeec:	6921      	ldr	r1, [r4, #16]
 800aeee:	6823      	ldr	r3, [r4, #0]
 800aef0:	b151      	cbz	r1, 800af08 <_sungetc_r+0x60>
 800aef2:	4299      	cmp	r1, r3
 800aef4:	d208      	bcs.n	800af08 <_sungetc_r+0x60>
 800aef6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800aefa:	42a9      	cmp	r1, r5
 800aefc:	d104      	bne.n	800af08 <_sungetc_r+0x60>
 800aefe:	3b01      	subs	r3, #1
 800af00:	3201      	adds	r2, #1
 800af02:	6023      	str	r3, [r4, #0]
 800af04:	6062      	str	r2, [r4, #4]
 800af06:	e7d5      	b.n	800aeb4 <_sungetc_r+0xc>
 800af08:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800af0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af10:	6363      	str	r3, [r4, #52]	; 0x34
 800af12:	2303      	movs	r3, #3
 800af14:	63a3      	str	r3, [r4, #56]	; 0x38
 800af16:	4623      	mov	r3, r4
 800af18:	f803 5f46 	strb.w	r5, [r3, #70]!
 800af1c:	6023      	str	r3, [r4, #0]
 800af1e:	2301      	movs	r3, #1
 800af20:	e7dc      	b.n	800aedc <_sungetc_r+0x34>

0800af22 <__ssrefill_r>:
 800af22:	b510      	push	{r4, lr}
 800af24:	460c      	mov	r4, r1
 800af26:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800af28:	b169      	cbz	r1, 800af46 <__ssrefill_r+0x24>
 800af2a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af2e:	4299      	cmp	r1, r3
 800af30:	d001      	beq.n	800af36 <__ssrefill_r+0x14>
 800af32:	f000 fc5f 	bl	800b7f4 <_free_r>
 800af36:	2000      	movs	r0, #0
 800af38:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800af3a:	6360      	str	r0, [r4, #52]	; 0x34
 800af3c:	6063      	str	r3, [r4, #4]
 800af3e:	b113      	cbz	r3, 800af46 <__ssrefill_r+0x24>
 800af40:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800af42:	6023      	str	r3, [r4, #0]
 800af44:	bd10      	pop	{r4, pc}
 800af46:	6923      	ldr	r3, [r4, #16]
 800af48:	f04f 30ff 	mov.w	r0, #4294967295
 800af4c:	6023      	str	r3, [r4, #0]
 800af4e:	2300      	movs	r3, #0
 800af50:	6063      	str	r3, [r4, #4]
 800af52:	89a3      	ldrh	r3, [r4, #12]
 800af54:	f043 0320 	orr.w	r3, r3, #32
 800af58:	81a3      	strh	r3, [r4, #12]
 800af5a:	e7f3      	b.n	800af44 <__ssrefill_r+0x22>

0800af5c <__ssvfiscanf_r>:
 800af5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af60:	460c      	mov	r4, r1
 800af62:	2100      	movs	r1, #0
 800af64:	4606      	mov	r6, r0
 800af66:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800af6a:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800af6e:	49a7      	ldr	r1, [pc, #668]	; (800b20c <__ssvfiscanf_r+0x2b0>)
 800af70:	f10d 0804 	add.w	r8, sp, #4
 800af74:	91a0      	str	r1, [sp, #640]	; 0x280
 800af76:	49a6      	ldr	r1, [pc, #664]	; (800b210 <__ssvfiscanf_r+0x2b4>)
 800af78:	4fa6      	ldr	r7, [pc, #664]	; (800b214 <__ssvfiscanf_r+0x2b8>)
 800af7a:	f8df 929c 	ldr.w	r9, [pc, #668]	; 800b218 <__ssvfiscanf_r+0x2bc>
 800af7e:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800af82:	91a1      	str	r1, [sp, #644]	; 0x284
 800af84:	9300      	str	r3, [sp, #0]
 800af86:	7813      	ldrb	r3, [r2, #0]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	f000 815c 	beq.w	800b246 <__ssvfiscanf_r+0x2ea>
 800af8e:	5dd9      	ldrb	r1, [r3, r7]
 800af90:	1c55      	adds	r5, r2, #1
 800af92:	f011 0108 	ands.w	r1, r1, #8
 800af96:	d019      	beq.n	800afcc <__ssvfiscanf_r+0x70>
 800af98:	6863      	ldr	r3, [r4, #4]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	dd0f      	ble.n	800afbe <__ssvfiscanf_r+0x62>
 800af9e:	6823      	ldr	r3, [r4, #0]
 800afa0:	781a      	ldrb	r2, [r3, #0]
 800afa2:	5cba      	ldrb	r2, [r7, r2]
 800afa4:	0712      	lsls	r2, r2, #28
 800afa6:	d401      	bmi.n	800afac <__ssvfiscanf_r+0x50>
 800afa8:	462a      	mov	r2, r5
 800afaa:	e7ec      	b.n	800af86 <__ssvfiscanf_r+0x2a>
 800afac:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800afae:	3301      	adds	r3, #1
 800afb0:	3201      	adds	r2, #1
 800afb2:	9245      	str	r2, [sp, #276]	; 0x114
 800afb4:	6862      	ldr	r2, [r4, #4]
 800afb6:	6023      	str	r3, [r4, #0]
 800afb8:	3a01      	subs	r2, #1
 800afba:	6062      	str	r2, [r4, #4]
 800afbc:	e7ec      	b.n	800af98 <__ssvfiscanf_r+0x3c>
 800afbe:	4621      	mov	r1, r4
 800afc0:	4630      	mov	r0, r6
 800afc2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800afc4:	4798      	blx	r3
 800afc6:	2800      	cmp	r0, #0
 800afc8:	d0e9      	beq.n	800af9e <__ssvfiscanf_r+0x42>
 800afca:	e7ed      	b.n	800afa8 <__ssvfiscanf_r+0x4c>
 800afcc:	2b25      	cmp	r3, #37	; 0x25
 800afce:	d012      	beq.n	800aff6 <__ssvfiscanf_r+0x9a>
 800afd0:	469a      	mov	sl, r3
 800afd2:	6863      	ldr	r3, [r4, #4]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	f340 8094 	ble.w	800b102 <__ssvfiscanf_r+0x1a6>
 800afda:	6822      	ldr	r2, [r4, #0]
 800afdc:	7813      	ldrb	r3, [r2, #0]
 800afde:	4553      	cmp	r3, sl
 800afe0:	f040 8131 	bne.w	800b246 <__ssvfiscanf_r+0x2ea>
 800afe4:	6863      	ldr	r3, [r4, #4]
 800afe6:	3201      	adds	r2, #1
 800afe8:	3b01      	subs	r3, #1
 800afea:	6063      	str	r3, [r4, #4]
 800afec:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800afee:	6022      	str	r2, [r4, #0]
 800aff0:	3301      	adds	r3, #1
 800aff2:	9345      	str	r3, [sp, #276]	; 0x114
 800aff4:	e7d8      	b.n	800afa8 <__ssvfiscanf_r+0x4c>
 800aff6:	9141      	str	r1, [sp, #260]	; 0x104
 800aff8:	9143      	str	r1, [sp, #268]	; 0x10c
 800affa:	7853      	ldrb	r3, [r2, #1]
 800affc:	2b2a      	cmp	r3, #42	; 0x2a
 800affe:	bf04      	itt	eq
 800b000:	2310      	moveq	r3, #16
 800b002:	1c95      	addeq	r5, r2, #2
 800b004:	f04f 020a 	mov.w	r2, #10
 800b008:	bf08      	it	eq
 800b00a:	9341      	streq	r3, [sp, #260]	; 0x104
 800b00c:	46aa      	mov	sl, r5
 800b00e:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800b012:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800b016:	2b09      	cmp	r3, #9
 800b018:	d91d      	bls.n	800b056 <__ssvfiscanf_r+0xfa>
 800b01a:	2203      	movs	r2, #3
 800b01c:	487e      	ldr	r0, [pc, #504]	; (800b218 <__ssvfiscanf_r+0x2bc>)
 800b01e:	f000 fbcd 	bl	800b7bc <memchr>
 800b022:	b140      	cbz	r0, 800b036 <__ssvfiscanf_r+0xda>
 800b024:	2301      	movs	r3, #1
 800b026:	4655      	mov	r5, sl
 800b028:	eba0 0009 	sub.w	r0, r0, r9
 800b02c:	fa03 f000 	lsl.w	r0, r3, r0
 800b030:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b032:	4318      	orrs	r0, r3
 800b034:	9041      	str	r0, [sp, #260]	; 0x104
 800b036:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b03a:	2b78      	cmp	r3, #120	; 0x78
 800b03c:	d806      	bhi.n	800b04c <__ssvfiscanf_r+0xf0>
 800b03e:	2b57      	cmp	r3, #87	; 0x57
 800b040:	d810      	bhi.n	800b064 <__ssvfiscanf_r+0x108>
 800b042:	2b25      	cmp	r3, #37	; 0x25
 800b044:	d0c4      	beq.n	800afd0 <__ssvfiscanf_r+0x74>
 800b046:	d857      	bhi.n	800b0f8 <__ssvfiscanf_r+0x19c>
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d065      	beq.n	800b118 <__ssvfiscanf_r+0x1bc>
 800b04c:	2303      	movs	r3, #3
 800b04e:	9347      	str	r3, [sp, #284]	; 0x11c
 800b050:	230a      	movs	r3, #10
 800b052:	9342      	str	r3, [sp, #264]	; 0x108
 800b054:	e072      	b.n	800b13c <__ssvfiscanf_r+0x1e0>
 800b056:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b058:	4655      	mov	r5, sl
 800b05a:	fb02 1103 	mla	r1, r2, r3, r1
 800b05e:	3930      	subs	r1, #48	; 0x30
 800b060:	9143      	str	r1, [sp, #268]	; 0x10c
 800b062:	e7d3      	b.n	800b00c <__ssvfiscanf_r+0xb0>
 800b064:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800b068:	2a20      	cmp	r2, #32
 800b06a:	d8ef      	bhi.n	800b04c <__ssvfiscanf_r+0xf0>
 800b06c:	a101      	add	r1, pc, #4	; (adr r1, 800b074 <__ssvfiscanf_r+0x118>)
 800b06e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b072:	bf00      	nop
 800b074:	0800b127 	.word	0x0800b127
 800b078:	0800b04d 	.word	0x0800b04d
 800b07c:	0800b04d 	.word	0x0800b04d
 800b080:	0800b185 	.word	0x0800b185
 800b084:	0800b04d 	.word	0x0800b04d
 800b088:	0800b04d 	.word	0x0800b04d
 800b08c:	0800b04d 	.word	0x0800b04d
 800b090:	0800b04d 	.word	0x0800b04d
 800b094:	0800b04d 	.word	0x0800b04d
 800b098:	0800b04d 	.word	0x0800b04d
 800b09c:	0800b04d 	.word	0x0800b04d
 800b0a0:	0800b19b 	.word	0x0800b19b
 800b0a4:	0800b171 	.word	0x0800b171
 800b0a8:	0800b0ff 	.word	0x0800b0ff
 800b0ac:	0800b0ff 	.word	0x0800b0ff
 800b0b0:	0800b0ff 	.word	0x0800b0ff
 800b0b4:	0800b04d 	.word	0x0800b04d
 800b0b8:	0800b175 	.word	0x0800b175
 800b0bc:	0800b04d 	.word	0x0800b04d
 800b0c0:	0800b04d 	.word	0x0800b04d
 800b0c4:	0800b04d 	.word	0x0800b04d
 800b0c8:	0800b04d 	.word	0x0800b04d
 800b0cc:	0800b1ab 	.word	0x0800b1ab
 800b0d0:	0800b17d 	.word	0x0800b17d
 800b0d4:	0800b11f 	.word	0x0800b11f
 800b0d8:	0800b04d 	.word	0x0800b04d
 800b0dc:	0800b04d 	.word	0x0800b04d
 800b0e0:	0800b1a7 	.word	0x0800b1a7
 800b0e4:	0800b04d 	.word	0x0800b04d
 800b0e8:	0800b171 	.word	0x0800b171
 800b0ec:	0800b04d 	.word	0x0800b04d
 800b0f0:	0800b04d 	.word	0x0800b04d
 800b0f4:	0800b127 	.word	0x0800b127
 800b0f8:	3b45      	subs	r3, #69	; 0x45
 800b0fa:	2b02      	cmp	r3, #2
 800b0fc:	d8a6      	bhi.n	800b04c <__ssvfiscanf_r+0xf0>
 800b0fe:	2305      	movs	r3, #5
 800b100:	e01b      	b.n	800b13a <__ssvfiscanf_r+0x1de>
 800b102:	4621      	mov	r1, r4
 800b104:	4630      	mov	r0, r6
 800b106:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b108:	4798      	blx	r3
 800b10a:	2800      	cmp	r0, #0
 800b10c:	f43f af65 	beq.w	800afda <__ssvfiscanf_r+0x7e>
 800b110:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b112:	2800      	cmp	r0, #0
 800b114:	f040 808d 	bne.w	800b232 <__ssvfiscanf_r+0x2d6>
 800b118:	f04f 30ff 	mov.w	r0, #4294967295
 800b11c:	e08f      	b.n	800b23e <__ssvfiscanf_r+0x2e2>
 800b11e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b120:	f042 0220 	orr.w	r2, r2, #32
 800b124:	9241      	str	r2, [sp, #260]	; 0x104
 800b126:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b128:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b12c:	9241      	str	r2, [sp, #260]	; 0x104
 800b12e:	2210      	movs	r2, #16
 800b130:	2b6f      	cmp	r3, #111	; 0x6f
 800b132:	bf34      	ite	cc
 800b134:	2303      	movcc	r3, #3
 800b136:	2304      	movcs	r3, #4
 800b138:	9242      	str	r2, [sp, #264]	; 0x108
 800b13a:	9347      	str	r3, [sp, #284]	; 0x11c
 800b13c:	6863      	ldr	r3, [r4, #4]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	dd42      	ble.n	800b1c8 <__ssvfiscanf_r+0x26c>
 800b142:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b144:	0659      	lsls	r1, r3, #25
 800b146:	d404      	bmi.n	800b152 <__ssvfiscanf_r+0x1f6>
 800b148:	6823      	ldr	r3, [r4, #0]
 800b14a:	781a      	ldrb	r2, [r3, #0]
 800b14c:	5cba      	ldrb	r2, [r7, r2]
 800b14e:	0712      	lsls	r2, r2, #28
 800b150:	d441      	bmi.n	800b1d6 <__ssvfiscanf_r+0x27a>
 800b152:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800b154:	2b02      	cmp	r3, #2
 800b156:	dc50      	bgt.n	800b1fa <__ssvfiscanf_r+0x29e>
 800b158:	466b      	mov	r3, sp
 800b15a:	4622      	mov	r2, r4
 800b15c:	4630      	mov	r0, r6
 800b15e:	a941      	add	r1, sp, #260	; 0x104
 800b160:	f000 f876 	bl	800b250 <_scanf_chars>
 800b164:	2801      	cmp	r0, #1
 800b166:	d06e      	beq.n	800b246 <__ssvfiscanf_r+0x2ea>
 800b168:	2802      	cmp	r0, #2
 800b16a:	f47f af1d 	bne.w	800afa8 <__ssvfiscanf_r+0x4c>
 800b16e:	e7cf      	b.n	800b110 <__ssvfiscanf_r+0x1b4>
 800b170:	220a      	movs	r2, #10
 800b172:	e7dd      	b.n	800b130 <__ssvfiscanf_r+0x1d4>
 800b174:	2300      	movs	r3, #0
 800b176:	9342      	str	r3, [sp, #264]	; 0x108
 800b178:	2303      	movs	r3, #3
 800b17a:	e7de      	b.n	800b13a <__ssvfiscanf_r+0x1de>
 800b17c:	2308      	movs	r3, #8
 800b17e:	9342      	str	r3, [sp, #264]	; 0x108
 800b180:	2304      	movs	r3, #4
 800b182:	e7da      	b.n	800b13a <__ssvfiscanf_r+0x1de>
 800b184:	4629      	mov	r1, r5
 800b186:	4640      	mov	r0, r8
 800b188:	f000 f9b4 	bl	800b4f4 <__sccl>
 800b18c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b18e:	4605      	mov	r5, r0
 800b190:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b194:	9341      	str	r3, [sp, #260]	; 0x104
 800b196:	2301      	movs	r3, #1
 800b198:	e7cf      	b.n	800b13a <__ssvfiscanf_r+0x1de>
 800b19a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b19c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b1a0:	9341      	str	r3, [sp, #260]	; 0x104
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	e7c9      	b.n	800b13a <__ssvfiscanf_r+0x1de>
 800b1a6:	2302      	movs	r3, #2
 800b1a8:	e7c7      	b.n	800b13a <__ssvfiscanf_r+0x1de>
 800b1aa:	9841      	ldr	r0, [sp, #260]	; 0x104
 800b1ac:	06c3      	lsls	r3, r0, #27
 800b1ae:	f53f aefb 	bmi.w	800afa8 <__ssvfiscanf_r+0x4c>
 800b1b2:	9b00      	ldr	r3, [sp, #0]
 800b1b4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b1b6:	1d19      	adds	r1, r3, #4
 800b1b8:	9100      	str	r1, [sp, #0]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	f010 0f01 	tst.w	r0, #1
 800b1c0:	bf14      	ite	ne
 800b1c2:	801a      	strhne	r2, [r3, #0]
 800b1c4:	601a      	streq	r2, [r3, #0]
 800b1c6:	e6ef      	b.n	800afa8 <__ssvfiscanf_r+0x4c>
 800b1c8:	4621      	mov	r1, r4
 800b1ca:	4630      	mov	r0, r6
 800b1cc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b1ce:	4798      	blx	r3
 800b1d0:	2800      	cmp	r0, #0
 800b1d2:	d0b6      	beq.n	800b142 <__ssvfiscanf_r+0x1e6>
 800b1d4:	e79c      	b.n	800b110 <__ssvfiscanf_r+0x1b4>
 800b1d6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b1d8:	3201      	adds	r2, #1
 800b1da:	9245      	str	r2, [sp, #276]	; 0x114
 800b1dc:	6862      	ldr	r2, [r4, #4]
 800b1de:	3a01      	subs	r2, #1
 800b1e0:	2a00      	cmp	r2, #0
 800b1e2:	6062      	str	r2, [r4, #4]
 800b1e4:	dd02      	ble.n	800b1ec <__ssvfiscanf_r+0x290>
 800b1e6:	3301      	adds	r3, #1
 800b1e8:	6023      	str	r3, [r4, #0]
 800b1ea:	e7ad      	b.n	800b148 <__ssvfiscanf_r+0x1ec>
 800b1ec:	4621      	mov	r1, r4
 800b1ee:	4630      	mov	r0, r6
 800b1f0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b1f2:	4798      	blx	r3
 800b1f4:	2800      	cmp	r0, #0
 800b1f6:	d0a7      	beq.n	800b148 <__ssvfiscanf_r+0x1ec>
 800b1f8:	e78a      	b.n	800b110 <__ssvfiscanf_r+0x1b4>
 800b1fa:	2b04      	cmp	r3, #4
 800b1fc:	dc0e      	bgt.n	800b21c <__ssvfiscanf_r+0x2c0>
 800b1fe:	466b      	mov	r3, sp
 800b200:	4622      	mov	r2, r4
 800b202:	4630      	mov	r0, r6
 800b204:	a941      	add	r1, sp, #260	; 0x104
 800b206:	f000 f87d 	bl	800b304 <_scanf_i>
 800b20a:	e7ab      	b.n	800b164 <__ssvfiscanf_r+0x208>
 800b20c:	0800aea9 	.word	0x0800aea9
 800b210:	0800af23 	.word	0x0800af23
 800b214:	08076e70 	.word	0x08076e70
 800b218:	08076e50 	.word	0x08076e50
 800b21c:	4b0b      	ldr	r3, [pc, #44]	; (800b24c <__ssvfiscanf_r+0x2f0>)
 800b21e:	2b00      	cmp	r3, #0
 800b220:	f43f aec2 	beq.w	800afa8 <__ssvfiscanf_r+0x4c>
 800b224:	466b      	mov	r3, sp
 800b226:	4622      	mov	r2, r4
 800b228:	4630      	mov	r0, r6
 800b22a:	a941      	add	r1, sp, #260	; 0x104
 800b22c:	f3af 8000 	nop.w
 800b230:	e798      	b.n	800b164 <__ssvfiscanf_r+0x208>
 800b232:	89a3      	ldrh	r3, [r4, #12]
 800b234:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b238:	bf18      	it	ne
 800b23a:	f04f 30ff 	movne.w	r0, #4294967295
 800b23e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800b242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b246:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b248:	e7f9      	b.n	800b23e <__ssvfiscanf_r+0x2e2>
 800b24a:	bf00      	nop
 800b24c:	00000000 	.word	0x00000000

0800b250 <_scanf_chars>:
 800b250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b254:	4615      	mov	r5, r2
 800b256:	688a      	ldr	r2, [r1, #8]
 800b258:	4680      	mov	r8, r0
 800b25a:	460c      	mov	r4, r1
 800b25c:	b932      	cbnz	r2, 800b26c <_scanf_chars+0x1c>
 800b25e:	698a      	ldr	r2, [r1, #24]
 800b260:	2a00      	cmp	r2, #0
 800b262:	bf0c      	ite	eq
 800b264:	2201      	moveq	r2, #1
 800b266:	f04f 32ff 	movne.w	r2, #4294967295
 800b26a:	608a      	str	r2, [r1, #8]
 800b26c:	2700      	movs	r7, #0
 800b26e:	6822      	ldr	r2, [r4, #0]
 800b270:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800b300 <_scanf_chars+0xb0>
 800b274:	06d1      	lsls	r1, r2, #27
 800b276:	bf5f      	itttt	pl
 800b278:	681a      	ldrpl	r2, [r3, #0]
 800b27a:	1d11      	addpl	r1, r2, #4
 800b27c:	6019      	strpl	r1, [r3, #0]
 800b27e:	6816      	ldrpl	r6, [r2, #0]
 800b280:	69a0      	ldr	r0, [r4, #24]
 800b282:	b188      	cbz	r0, 800b2a8 <_scanf_chars+0x58>
 800b284:	2801      	cmp	r0, #1
 800b286:	d107      	bne.n	800b298 <_scanf_chars+0x48>
 800b288:	682b      	ldr	r3, [r5, #0]
 800b28a:	781a      	ldrb	r2, [r3, #0]
 800b28c:	6963      	ldr	r3, [r4, #20]
 800b28e:	5c9b      	ldrb	r3, [r3, r2]
 800b290:	b953      	cbnz	r3, 800b2a8 <_scanf_chars+0x58>
 800b292:	2f00      	cmp	r7, #0
 800b294:	d031      	beq.n	800b2fa <_scanf_chars+0xaa>
 800b296:	e022      	b.n	800b2de <_scanf_chars+0x8e>
 800b298:	2802      	cmp	r0, #2
 800b29a:	d120      	bne.n	800b2de <_scanf_chars+0x8e>
 800b29c:	682b      	ldr	r3, [r5, #0]
 800b29e:	781b      	ldrb	r3, [r3, #0]
 800b2a0:	f813 3009 	ldrb.w	r3, [r3, r9]
 800b2a4:	071b      	lsls	r3, r3, #28
 800b2a6:	d41a      	bmi.n	800b2de <_scanf_chars+0x8e>
 800b2a8:	6823      	ldr	r3, [r4, #0]
 800b2aa:	3701      	adds	r7, #1
 800b2ac:	06da      	lsls	r2, r3, #27
 800b2ae:	bf5e      	ittt	pl
 800b2b0:	682b      	ldrpl	r3, [r5, #0]
 800b2b2:	781b      	ldrbpl	r3, [r3, #0]
 800b2b4:	f806 3b01 	strbpl.w	r3, [r6], #1
 800b2b8:	682a      	ldr	r2, [r5, #0]
 800b2ba:	686b      	ldr	r3, [r5, #4]
 800b2bc:	3201      	adds	r2, #1
 800b2be:	602a      	str	r2, [r5, #0]
 800b2c0:	68a2      	ldr	r2, [r4, #8]
 800b2c2:	3b01      	subs	r3, #1
 800b2c4:	3a01      	subs	r2, #1
 800b2c6:	606b      	str	r3, [r5, #4]
 800b2c8:	60a2      	str	r2, [r4, #8]
 800b2ca:	b142      	cbz	r2, 800b2de <_scanf_chars+0x8e>
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	dcd7      	bgt.n	800b280 <_scanf_chars+0x30>
 800b2d0:	4629      	mov	r1, r5
 800b2d2:	4640      	mov	r0, r8
 800b2d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b2d8:	4798      	blx	r3
 800b2da:	2800      	cmp	r0, #0
 800b2dc:	d0d0      	beq.n	800b280 <_scanf_chars+0x30>
 800b2de:	6823      	ldr	r3, [r4, #0]
 800b2e0:	f013 0310 	ands.w	r3, r3, #16
 800b2e4:	d105      	bne.n	800b2f2 <_scanf_chars+0xa2>
 800b2e6:	68e2      	ldr	r2, [r4, #12]
 800b2e8:	3201      	adds	r2, #1
 800b2ea:	60e2      	str	r2, [r4, #12]
 800b2ec:	69a2      	ldr	r2, [r4, #24]
 800b2ee:	b102      	cbz	r2, 800b2f2 <_scanf_chars+0xa2>
 800b2f0:	7033      	strb	r3, [r6, #0]
 800b2f2:	2000      	movs	r0, #0
 800b2f4:	6923      	ldr	r3, [r4, #16]
 800b2f6:	443b      	add	r3, r7
 800b2f8:	6123      	str	r3, [r4, #16]
 800b2fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2fe:	bf00      	nop
 800b300:	08076e70 	.word	0x08076e70

0800b304 <_scanf_i>:
 800b304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b308:	460c      	mov	r4, r1
 800b30a:	4698      	mov	r8, r3
 800b30c:	4b75      	ldr	r3, [pc, #468]	; (800b4e4 <_scanf_i+0x1e0>)
 800b30e:	b087      	sub	sp, #28
 800b310:	4682      	mov	sl, r0
 800b312:	4616      	mov	r6, r2
 800b314:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b318:	ab03      	add	r3, sp, #12
 800b31a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b31e:	4b72      	ldr	r3, [pc, #456]	; (800b4e8 <_scanf_i+0x1e4>)
 800b320:	69a1      	ldr	r1, [r4, #24]
 800b322:	4a72      	ldr	r2, [pc, #456]	; (800b4ec <_scanf_i+0x1e8>)
 800b324:	4627      	mov	r7, r4
 800b326:	2903      	cmp	r1, #3
 800b328:	bf18      	it	ne
 800b32a:	461a      	movne	r2, r3
 800b32c:	68a3      	ldr	r3, [r4, #8]
 800b32e:	9201      	str	r2, [sp, #4]
 800b330:	1e5a      	subs	r2, r3, #1
 800b332:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b336:	bf81      	itttt	hi
 800b338:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b33c:	eb03 0905 	addhi.w	r9, r3, r5
 800b340:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b344:	60a3      	strhi	r3, [r4, #8]
 800b346:	f857 3b1c 	ldr.w	r3, [r7], #28
 800b34a:	bf98      	it	ls
 800b34c:	f04f 0900 	movls.w	r9, #0
 800b350:	463d      	mov	r5, r7
 800b352:	f04f 0b00 	mov.w	fp, #0
 800b356:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800b35a:	6023      	str	r3, [r4, #0]
 800b35c:	6831      	ldr	r1, [r6, #0]
 800b35e:	ab03      	add	r3, sp, #12
 800b360:	2202      	movs	r2, #2
 800b362:	7809      	ldrb	r1, [r1, #0]
 800b364:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800b368:	f000 fa28 	bl	800b7bc <memchr>
 800b36c:	b328      	cbz	r0, 800b3ba <_scanf_i+0xb6>
 800b36e:	f1bb 0f01 	cmp.w	fp, #1
 800b372:	d159      	bne.n	800b428 <_scanf_i+0x124>
 800b374:	6862      	ldr	r2, [r4, #4]
 800b376:	b92a      	cbnz	r2, 800b384 <_scanf_i+0x80>
 800b378:	2308      	movs	r3, #8
 800b37a:	6822      	ldr	r2, [r4, #0]
 800b37c:	6063      	str	r3, [r4, #4]
 800b37e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b382:	6022      	str	r2, [r4, #0]
 800b384:	6822      	ldr	r2, [r4, #0]
 800b386:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800b38a:	6022      	str	r2, [r4, #0]
 800b38c:	68a2      	ldr	r2, [r4, #8]
 800b38e:	1e51      	subs	r1, r2, #1
 800b390:	60a1      	str	r1, [r4, #8]
 800b392:	b192      	cbz	r2, 800b3ba <_scanf_i+0xb6>
 800b394:	6832      	ldr	r2, [r6, #0]
 800b396:	1c51      	adds	r1, r2, #1
 800b398:	6031      	str	r1, [r6, #0]
 800b39a:	7812      	ldrb	r2, [r2, #0]
 800b39c:	f805 2b01 	strb.w	r2, [r5], #1
 800b3a0:	6872      	ldr	r2, [r6, #4]
 800b3a2:	3a01      	subs	r2, #1
 800b3a4:	2a00      	cmp	r2, #0
 800b3a6:	6072      	str	r2, [r6, #4]
 800b3a8:	dc07      	bgt.n	800b3ba <_scanf_i+0xb6>
 800b3aa:	4631      	mov	r1, r6
 800b3ac:	4650      	mov	r0, sl
 800b3ae:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800b3b2:	4790      	blx	r2
 800b3b4:	2800      	cmp	r0, #0
 800b3b6:	f040 8085 	bne.w	800b4c4 <_scanf_i+0x1c0>
 800b3ba:	f10b 0b01 	add.w	fp, fp, #1
 800b3be:	f1bb 0f03 	cmp.w	fp, #3
 800b3c2:	d1cb      	bne.n	800b35c <_scanf_i+0x58>
 800b3c4:	6863      	ldr	r3, [r4, #4]
 800b3c6:	b90b      	cbnz	r3, 800b3cc <_scanf_i+0xc8>
 800b3c8:	230a      	movs	r3, #10
 800b3ca:	6063      	str	r3, [r4, #4]
 800b3cc:	6863      	ldr	r3, [r4, #4]
 800b3ce:	4948      	ldr	r1, [pc, #288]	; (800b4f0 <_scanf_i+0x1ec>)
 800b3d0:	6960      	ldr	r0, [r4, #20]
 800b3d2:	1ac9      	subs	r1, r1, r3
 800b3d4:	f000 f88e 	bl	800b4f4 <__sccl>
 800b3d8:	f04f 0b00 	mov.w	fp, #0
 800b3dc:	68a3      	ldr	r3, [r4, #8]
 800b3de:	6822      	ldr	r2, [r4, #0]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d03d      	beq.n	800b460 <_scanf_i+0x15c>
 800b3e4:	6831      	ldr	r1, [r6, #0]
 800b3e6:	6960      	ldr	r0, [r4, #20]
 800b3e8:	f891 c000 	ldrb.w	ip, [r1]
 800b3ec:	f810 000c 	ldrb.w	r0, [r0, ip]
 800b3f0:	2800      	cmp	r0, #0
 800b3f2:	d035      	beq.n	800b460 <_scanf_i+0x15c>
 800b3f4:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800b3f8:	d124      	bne.n	800b444 <_scanf_i+0x140>
 800b3fa:	0510      	lsls	r0, r2, #20
 800b3fc:	d522      	bpl.n	800b444 <_scanf_i+0x140>
 800b3fe:	f10b 0b01 	add.w	fp, fp, #1
 800b402:	f1b9 0f00 	cmp.w	r9, #0
 800b406:	d003      	beq.n	800b410 <_scanf_i+0x10c>
 800b408:	3301      	adds	r3, #1
 800b40a:	f109 39ff 	add.w	r9, r9, #4294967295
 800b40e:	60a3      	str	r3, [r4, #8]
 800b410:	6873      	ldr	r3, [r6, #4]
 800b412:	3b01      	subs	r3, #1
 800b414:	2b00      	cmp	r3, #0
 800b416:	6073      	str	r3, [r6, #4]
 800b418:	dd1b      	ble.n	800b452 <_scanf_i+0x14e>
 800b41a:	6833      	ldr	r3, [r6, #0]
 800b41c:	3301      	adds	r3, #1
 800b41e:	6033      	str	r3, [r6, #0]
 800b420:	68a3      	ldr	r3, [r4, #8]
 800b422:	3b01      	subs	r3, #1
 800b424:	60a3      	str	r3, [r4, #8]
 800b426:	e7d9      	b.n	800b3dc <_scanf_i+0xd8>
 800b428:	f1bb 0f02 	cmp.w	fp, #2
 800b42c:	d1ae      	bne.n	800b38c <_scanf_i+0x88>
 800b42e:	6822      	ldr	r2, [r4, #0]
 800b430:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800b434:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800b438:	d1bf      	bne.n	800b3ba <_scanf_i+0xb6>
 800b43a:	2310      	movs	r3, #16
 800b43c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b440:	6063      	str	r3, [r4, #4]
 800b442:	e7a2      	b.n	800b38a <_scanf_i+0x86>
 800b444:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800b448:	6022      	str	r2, [r4, #0]
 800b44a:	780b      	ldrb	r3, [r1, #0]
 800b44c:	f805 3b01 	strb.w	r3, [r5], #1
 800b450:	e7de      	b.n	800b410 <_scanf_i+0x10c>
 800b452:	4631      	mov	r1, r6
 800b454:	4650      	mov	r0, sl
 800b456:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b45a:	4798      	blx	r3
 800b45c:	2800      	cmp	r0, #0
 800b45e:	d0df      	beq.n	800b420 <_scanf_i+0x11c>
 800b460:	6823      	ldr	r3, [r4, #0]
 800b462:	05db      	lsls	r3, r3, #23
 800b464:	d50d      	bpl.n	800b482 <_scanf_i+0x17e>
 800b466:	42bd      	cmp	r5, r7
 800b468:	d909      	bls.n	800b47e <_scanf_i+0x17a>
 800b46a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800b46e:	4632      	mov	r2, r6
 800b470:	4650      	mov	r0, sl
 800b472:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b476:	f105 39ff 	add.w	r9, r5, #4294967295
 800b47a:	4798      	blx	r3
 800b47c:	464d      	mov	r5, r9
 800b47e:	42bd      	cmp	r5, r7
 800b480:	d02d      	beq.n	800b4de <_scanf_i+0x1da>
 800b482:	6822      	ldr	r2, [r4, #0]
 800b484:	f012 0210 	ands.w	r2, r2, #16
 800b488:	d113      	bne.n	800b4b2 <_scanf_i+0x1ae>
 800b48a:	702a      	strb	r2, [r5, #0]
 800b48c:	4639      	mov	r1, r7
 800b48e:	6863      	ldr	r3, [r4, #4]
 800b490:	4650      	mov	r0, sl
 800b492:	9e01      	ldr	r6, [sp, #4]
 800b494:	47b0      	blx	r6
 800b496:	6821      	ldr	r1, [r4, #0]
 800b498:	f8d8 3000 	ldr.w	r3, [r8]
 800b49c:	f011 0f20 	tst.w	r1, #32
 800b4a0:	d013      	beq.n	800b4ca <_scanf_i+0x1c6>
 800b4a2:	1d1a      	adds	r2, r3, #4
 800b4a4:	f8c8 2000 	str.w	r2, [r8]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	6018      	str	r0, [r3, #0]
 800b4ac:	68e3      	ldr	r3, [r4, #12]
 800b4ae:	3301      	adds	r3, #1
 800b4b0:	60e3      	str	r3, [r4, #12]
 800b4b2:	2000      	movs	r0, #0
 800b4b4:	1bed      	subs	r5, r5, r7
 800b4b6:	44ab      	add	fp, r5
 800b4b8:	6925      	ldr	r5, [r4, #16]
 800b4ba:	445d      	add	r5, fp
 800b4bc:	6125      	str	r5, [r4, #16]
 800b4be:	b007      	add	sp, #28
 800b4c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4c4:	f04f 0b00 	mov.w	fp, #0
 800b4c8:	e7ca      	b.n	800b460 <_scanf_i+0x15c>
 800b4ca:	1d1a      	adds	r2, r3, #4
 800b4cc:	f8c8 2000 	str.w	r2, [r8]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	f011 0f01 	tst.w	r1, #1
 800b4d6:	bf14      	ite	ne
 800b4d8:	8018      	strhne	r0, [r3, #0]
 800b4da:	6018      	streq	r0, [r3, #0]
 800b4dc:	e7e6      	b.n	800b4ac <_scanf_i+0x1a8>
 800b4de:	2001      	movs	r0, #1
 800b4e0:	e7ed      	b.n	800b4be <_scanf_i+0x1ba>
 800b4e2:	bf00      	nop
 800b4e4:	0800ceec 	.word	0x0800ceec
 800b4e8:	0800b745 	.word	0x0800b745
 800b4ec:	0800b65d 	.word	0x0800b65d
 800b4f0:	08076e6d 	.word	0x08076e6d

0800b4f4 <__sccl>:
 800b4f4:	b570      	push	{r4, r5, r6, lr}
 800b4f6:	780b      	ldrb	r3, [r1, #0]
 800b4f8:	4604      	mov	r4, r0
 800b4fa:	2b5e      	cmp	r3, #94	; 0x5e
 800b4fc:	bf13      	iteet	ne
 800b4fe:	2200      	movne	r2, #0
 800b500:	2201      	moveq	r2, #1
 800b502:	784b      	ldrbeq	r3, [r1, #1]
 800b504:	1c48      	addne	r0, r1, #1
 800b506:	bf08      	it	eq
 800b508:	1c88      	addeq	r0, r1, #2
 800b50a:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800b50e:	1e61      	subs	r1, r4, #1
 800b510:	f801 2f01 	strb.w	r2, [r1, #1]!
 800b514:	42a9      	cmp	r1, r5
 800b516:	d1fb      	bne.n	800b510 <__sccl+0x1c>
 800b518:	b90b      	cbnz	r3, 800b51e <__sccl+0x2a>
 800b51a:	3801      	subs	r0, #1
 800b51c:	bd70      	pop	{r4, r5, r6, pc}
 800b51e:	f082 0201 	eor.w	r2, r2, #1
 800b522:	4605      	mov	r5, r0
 800b524:	54e2      	strb	r2, [r4, r3]
 800b526:	4628      	mov	r0, r5
 800b528:	f810 1b01 	ldrb.w	r1, [r0], #1
 800b52c:	292d      	cmp	r1, #45	; 0x2d
 800b52e:	d006      	beq.n	800b53e <__sccl+0x4a>
 800b530:	295d      	cmp	r1, #93	; 0x5d
 800b532:	d0f3      	beq.n	800b51c <__sccl+0x28>
 800b534:	b909      	cbnz	r1, 800b53a <__sccl+0x46>
 800b536:	4628      	mov	r0, r5
 800b538:	e7f0      	b.n	800b51c <__sccl+0x28>
 800b53a:	460b      	mov	r3, r1
 800b53c:	e7f1      	b.n	800b522 <__sccl+0x2e>
 800b53e:	786e      	ldrb	r6, [r5, #1]
 800b540:	2e5d      	cmp	r6, #93	; 0x5d
 800b542:	d0fa      	beq.n	800b53a <__sccl+0x46>
 800b544:	42b3      	cmp	r3, r6
 800b546:	dcf8      	bgt.n	800b53a <__sccl+0x46>
 800b548:	4619      	mov	r1, r3
 800b54a:	3502      	adds	r5, #2
 800b54c:	3101      	adds	r1, #1
 800b54e:	428e      	cmp	r6, r1
 800b550:	5462      	strb	r2, [r4, r1]
 800b552:	dcfb      	bgt.n	800b54c <__sccl+0x58>
 800b554:	1af1      	subs	r1, r6, r3
 800b556:	3901      	subs	r1, #1
 800b558:	42b3      	cmp	r3, r6
 800b55a:	bfa8      	it	ge
 800b55c:	2100      	movge	r1, #0
 800b55e:	1c58      	adds	r0, r3, #1
 800b560:	1843      	adds	r3, r0, r1
 800b562:	e7e0      	b.n	800b526 <__sccl+0x32>

0800b564 <_strtol_l.constprop.0>:
 800b564:	2b01      	cmp	r3, #1
 800b566:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b56a:	4680      	mov	r8, r0
 800b56c:	d001      	beq.n	800b572 <_strtol_l.constprop.0+0xe>
 800b56e:	2b24      	cmp	r3, #36	; 0x24
 800b570:	d906      	bls.n	800b580 <_strtol_l.constprop.0+0x1c>
 800b572:	f7ff fc3b 	bl	800adec <__errno>
 800b576:	2316      	movs	r3, #22
 800b578:	6003      	str	r3, [r0, #0]
 800b57a:	2000      	movs	r0, #0
 800b57c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b580:	460d      	mov	r5, r1
 800b582:	4f35      	ldr	r7, [pc, #212]	; (800b658 <_strtol_l.constprop.0+0xf4>)
 800b584:	4628      	mov	r0, r5
 800b586:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b58a:	5de6      	ldrb	r6, [r4, r7]
 800b58c:	f016 0608 	ands.w	r6, r6, #8
 800b590:	d1f8      	bne.n	800b584 <_strtol_l.constprop.0+0x20>
 800b592:	2c2d      	cmp	r4, #45	; 0x2d
 800b594:	d12f      	bne.n	800b5f6 <_strtol_l.constprop.0+0x92>
 800b596:	2601      	movs	r6, #1
 800b598:	782c      	ldrb	r4, [r5, #0]
 800b59a:	1c85      	adds	r5, r0, #2
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d057      	beq.n	800b650 <_strtol_l.constprop.0+0xec>
 800b5a0:	2b10      	cmp	r3, #16
 800b5a2:	d109      	bne.n	800b5b8 <_strtol_l.constprop.0+0x54>
 800b5a4:	2c30      	cmp	r4, #48	; 0x30
 800b5a6:	d107      	bne.n	800b5b8 <_strtol_l.constprop.0+0x54>
 800b5a8:	7828      	ldrb	r0, [r5, #0]
 800b5aa:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b5ae:	2858      	cmp	r0, #88	; 0x58
 800b5b0:	d149      	bne.n	800b646 <_strtol_l.constprop.0+0xe2>
 800b5b2:	2310      	movs	r3, #16
 800b5b4:	786c      	ldrb	r4, [r5, #1]
 800b5b6:	3502      	adds	r5, #2
 800b5b8:	2700      	movs	r7, #0
 800b5ba:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800b5be:	f10e 3eff 	add.w	lr, lr, #4294967295
 800b5c2:	fbbe f9f3 	udiv	r9, lr, r3
 800b5c6:	4638      	mov	r0, r7
 800b5c8:	fb03 ea19 	mls	sl, r3, r9, lr
 800b5cc:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b5d0:	f1bc 0f09 	cmp.w	ip, #9
 800b5d4:	d814      	bhi.n	800b600 <_strtol_l.constprop.0+0x9c>
 800b5d6:	4664      	mov	r4, ip
 800b5d8:	42a3      	cmp	r3, r4
 800b5da:	dd22      	ble.n	800b622 <_strtol_l.constprop.0+0xbe>
 800b5dc:	2f00      	cmp	r7, #0
 800b5de:	db1d      	blt.n	800b61c <_strtol_l.constprop.0+0xb8>
 800b5e0:	4581      	cmp	r9, r0
 800b5e2:	d31b      	bcc.n	800b61c <_strtol_l.constprop.0+0xb8>
 800b5e4:	d101      	bne.n	800b5ea <_strtol_l.constprop.0+0x86>
 800b5e6:	45a2      	cmp	sl, r4
 800b5e8:	db18      	blt.n	800b61c <_strtol_l.constprop.0+0xb8>
 800b5ea:	2701      	movs	r7, #1
 800b5ec:	fb00 4003 	mla	r0, r0, r3, r4
 800b5f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b5f4:	e7ea      	b.n	800b5cc <_strtol_l.constprop.0+0x68>
 800b5f6:	2c2b      	cmp	r4, #43	; 0x2b
 800b5f8:	bf04      	itt	eq
 800b5fa:	782c      	ldrbeq	r4, [r5, #0]
 800b5fc:	1c85      	addeq	r5, r0, #2
 800b5fe:	e7cd      	b.n	800b59c <_strtol_l.constprop.0+0x38>
 800b600:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b604:	f1bc 0f19 	cmp.w	ip, #25
 800b608:	d801      	bhi.n	800b60e <_strtol_l.constprop.0+0xaa>
 800b60a:	3c37      	subs	r4, #55	; 0x37
 800b60c:	e7e4      	b.n	800b5d8 <_strtol_l.constprop.0+0x74>
 800b60e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b612:	f1bc 0f19 	cmp.w	ip, #25
 800b616:	d804      	bhi.n	800b622 <_strtol_l.constprop.0+0xbe>
 800b618:	3c57      	subs	r4, #87	; 0x57
 800b61a:	e7dd      	b.n	800b5d8 <_strtol_l.constprop.0+0x74>
 800b61c:	f04f 37ff 	mov.w	r7, #4294967295
 800b620:	e7e6      	b.n	800b5f0 <_strtol_l.constprop.0+0x8c>
 800b622:	2f00      	cmp	r7, #0
 800b624:	da07      	bge.n	800b636 <_strtol_l.constprop.0+0xd2>
 800b626:	2322      	movs	r3, #34	; 0x22
 800b628:	4670      	mov	r0, lr
 800b62a:	f8c8 3000 	str.w	r3, [r8]
 800b62e:	2a00      	cmp	r2, #0
 800b630:	d0a4      	beq.n	800b57c <_strtol_l.constprop.0+0x18>
 800b632:	1e69      	subs	r1, r5, #1
 800b634:	e005      	b.n	800b642 <_strtol_l.constprop.0+0xde>
 800b636:	b106      	cbz	r6, 800b63a <_strtol_l.constprop.0+0xd6>
 800b638:	4240      	negs	r0, r0
 800b63a:	2a00      	cmp	r2, #0
 800b63c:	d09e      	beq.n	800b57c <_strtol_l.constprop.0+0x18>
 800b63e:	2f00      	cmp	r7, #0
 800b640:	d1f7      	bne.n	800b632 <_strtol_l.constprop.0+0xce>
 800b642:	6011      	str	r1, [r2, #0]
 800b644:	e79a      	b.n	800b57c <_strtol_l.constprop.0+0x18>
 800b646:	2430      	movs	r4, #48	; 0x30
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d1b5      	bne.n	800b5b8 <_strtol_l.constprop.0+0x54>
 800b64c:	2308      	movs	r3, #8
 800b64e:	e7b3      	b.n	800b5b8 <_strtol_l.constprop.0+0x54>
 800b650:	2c30      	cmp	r4, #48	; 0x30
 800b652:	d0a9      	beq.n	800b5a8 <_strtol_l.constprop.0+0x44>
 800b654:	230a      	movs	r3, #10
 800b656:	e7af      	b.n	800b5b8 <_strtol_l.constprop.0+0x54>
 800b658:	08076e70 	.word	0x08076e70

0800b65c <_strtol_r>:
 800b65c:	f7ff bf82 	b.w	800b564 <_strtol_l.constprop.0>

0800b660 <_strtoul_l.constprop.0>:
 800b660:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b664:	4686      	mov	lr, r0
 800b666:	460d      	mov	r5, r1
 800b668:	4f35      	ldr	r7, [pc, #212]	; (800b740 <_strtoul_l.constprop.0+0xe0>)
 800b66a:	4628      	mov	r0, r5
 800b66c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b670:	5de6      	ldrb	r6, [r4, r7]
 800b672:	f016 0608 	ands.w	r6, r6, #8
 800b676:	d1f8      	bne.n	800b66a <_strtoul_l.constprop.0+0xa>
 800b678:	2c2d      	cmp	r4, #45	; 0x2d
 800b67a:	d12f      	bne.n	800b6dc <_strtoul_l.constprop.0+0x7c>
 800b67c:	2601      	movs	r6, #1
 800b67e:	782c      	ldrb	r4, [r5, #0]
 800b680:	1c85      	adds	r5, r0, #2
 800b682:	2b00      	cmp	r3, #0
 800b684:	d057      	beq.n	800b736 <_strtoul_l.constprop.0+0xd6>
 800b686:	2b10      	cmp	r3, #16
 800b688:	d109      	bne.n	800b69e <_strtoul_l.constprop.0+0x3e>
 800b68a:	2c30      	cmp	r4, #48	; 0x30
 800b68c:	d107      	bne.n	800b69e <_strtoul_l.constprop.0+0x3e>
 800b68e:	7828      	ldrb	r0, [r5, #0]
 800b690:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b694:	2858      	cmp	r0, #88	; 0x58
 800b696:	d149      	bne.n	800b72c <_strtoul_l.constprop.0+0xcc>
 800b698:	2310      	movs	r3, #16
 800b69a:	786c      	ldrb	r4, [r5, #1]
 800b69c:	3502      	adds	r5, #2
 800b69e:	f04f 38ff 	mov.w	r8, #4294967295
 800b6a2:	fbb8 f8f3 	udiv	r8, r8, r3
 800b6a6:	2700      	movs	r7, #0
 800b6a8:	fb03 f908 	mul.w	r9, r3, r8
 800b6ac:	4638      	mov	r0, r7
 800b6ae:	ea6f 0909 	mvn.w	r9, r9
 800b6b2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b6b6:	f1bc 0f09 	cmp.w	ip, #9
 800b6ba:	d814      	bhi.n	800b6e6 <_strtoul_l.constprop.0+0x86>
 800b6bc:	4664      	mov	r4, ip
 800b6be:	42a3      	cmp	r3, r4
 800b6c0:	dd22      	ble.n	800b708 <_strtoul_l.constprop.0+0xa8>
 800b6c2:	2f00      	cmp	r7, #0
 800b6c4:	db1d      	blt.n	800b702 <_strtoul_l.constprop.0+0xa2>
 800b6c6:	4580      	cmp	r8, r0
 800b6c8:	d31b      	bcc.n	800b702 <_strtoul_l.constprop.0+0xa2>
 800b6ca:	d101      	bne.n	800b6d0 <_strtoul_l.constprop.0+0x70>
 800b6cc:	45a1      	cmp	r9, r4
 800b6ce:	db18      	blt.n	800b702 <_strtoul_l.constprop.0+0xa2>
 800b6d0:	2701      	movs	r7, #1
 800b6d2:	fb00 4003 	mla	r0, r0, r3, r4
 800b6d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b6da:	e7ea      	b.n	800b6b2 <_strtoul_l.constprop.0+0x52>
 800b6dc:	2c2b      	cmp	r4, #43	; 0x2b
 800b6de:	bf04      	itt	eq
 800b6e0:	782c      	ldrbeq	r4, [r5, #0]
 800b6e2:	1c85      	addeq	r5, r0, #2
 800b6e4:	e7cd      	b.n	800b682 <_strtoul_l.constprop.0+0x22>
 800b6e6:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b6ea:	f1bc 0f19 	cmp.w	ip, #25
 800b6ee:	d801      	bhi.n	800b6f4 <_strtoul_l.constprop.0+0x94>
 800b6f0:	3c37      	subs	r4, #55	; 0x37
 800b6f2:	e7e4      	b.n	800b6be <_strtoul_l.constprop.0+0x5e>
 800b6f4:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b6f8:	f1bc 0f19 	cmp.w	ip, #25
 800b6fc:	d804      	bhi.n	800b708 <_strtoul_l.constprop.0+0xa8>
 800b6fe:	3c57      	subs	r4, #87	; 0x57
 800b700:	e7dd      	b.n	800b6be <_strtoul_l.constprop.0+0x5e>
 800b702:	f04f 37ff 	mov.w	r7, #4294967295
 800b706:	e7e6      	b.n	800b6d6 <_strtoul_l.constprop.0+0x76>
 800b708:	2f00      	cmp	r7, #0
 800b70a:	da07      	bge.n	800b71c <_strtoul_l.constprop.0+0xbc>
 800b70c:	2322      	movs	r3, #34	; 0x22
 800b70e:	f04f 30ff 	mov.w	r0, #4294967295
 800b712:	f8ce 3000 	str.w	r3, [lr]
 800b716:	b932      	cbnz	r2, 800b726 <_strtoul_l.constprop.0+0xc6>
 800b718:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b71c:	b106      	cbz	r6, 800b720 <_strtoul_l.constprop.0+0xc0>
 800b71e:	4240      	negs	r0, r0
 800b720:	2a00      	cmp	r2, #0
 800b722:	d0f9      	beq.n	800b718 <_strtoul_l.constprop.0+0xb8>
 800b724:	b107      	cbz	r7, 800b728 <_strtoul_l.constprop.0+0xc8>
 800b726:	1e69      	subs	r1, r5, #1
 800b728:	6011      	str	r1, [r2, #0]
 800b72a:	e7f5      	b.n	800b718 <_strtoul_l.constprop.0+0xb8>
 800b72c:	2430      	movs	r4, #48	; 0x30
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d1b5      	bne.n	800b69e <_strtoul_l.constprop.0+0x3e>
 800b732:	2308      	movs	r3, #8
 800b734:	e7b3      	b.n	800b69e <_strtoul_l.constprop.0+0x3e>
 800b736:	2c30      	cmp	r4, #48	; 0x30
 800b738:	d0a9      	beq.n	800b68e <_strtoul_l.constprop.0+0x2e>
 800b73a:	230a      	movs	r3, #10
 800b73c:	e7af      	b.n	800b69e <_strtoul_l.constprop.0+0x3e>
 800b73e:	bf00      	nop
 800b740:	08076e70 	.word	0x08076e70

0800b744 <_strtoul_r>:
 800b744:	f7ff bf8c 	b.w	800b660 <_strtoul_l.constprop.0>

0800b748 <__submore>:
 800b748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b74c:	460c      	mov	r4, r1
 800b74e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b750:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b754:	4299      	cmp	r1, r3
 800b756:	d11b      	bne.n	800b790 <__submore+0x48>
 800b758:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b75c:	f000 f8b2 	bl	800b8c4 <_malloc_r>
 800b760:	b918      	cbnz	r0, 800b76a <__submore+0x22>
 800b762:	f04f 30ff 	mov.w	r0, #4294967295
 800b766:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b76a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b76e:	63a3      	str	r3, [r4, #56]	; 0x38
 800b770:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800b774:	6360      	str	r0, [r4, #52]	; 0x34
 800b776:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800b77a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800b77e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800b782:	7043      	strb	r3, [r0, #1]
 800b784:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b788:	7003      	strb	r3, [r0, #0]
 800b78a:	6020      	str	r0, [r4, #0]
 800b78c:	2000      	movs	r0, #0
 800b78e:	e7ea      	b.n	800b766 <__submore+0x1e>
 800b790:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800b792:	0077      	lsls	r7, r6, #1
 800b794:	463a      	mov	r2, r7
 800b796:	f000 f909 	bl	800b9ac <_realloc_r>
 800b79a:	4605      	mov	r5, r0
 800b79c:	2800      	cmp	r0, #0
 800b79e:	d0e0      	beq.n	800b762 <__submore+0x1a>
 800b7a0:	eb00 0806 	add.w	r8, r0, r6
 800b7a4:	4601      	mov	r1, r0
 800b7a6:	4632      	mov	r2, r6
 800b7a8:	4640      	mov	r0, r8
 800b7aa:	f000 f815 	bl	800b7d8 <memcpy>
 800b7ae:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800b7b2:	f8c4 8000 	str.w	r8, [r4]
 800b7b6:	e7e9      	b.n	800b78c <__submore+0x44>

0800b7b8 <__retarget_lock_acquire_recursive>:
 800b7b8:	4770      	bx	lr

0800b7ba <__retarget_lock_release_recursive>:
 800b7ba:	4770      	bx	lr

0800b7bc <memchr>:
 800b7bc:	4603      	mov	r3, r0
 800b7be:	b510      	push	{r4, lr}
 800b7c0:	b2c9      	uxtb	r1, r1
 800b7c2:	4402      	add	r2, r0
 800b7c4:	4293      	cmp	r3, r2
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	d101      	bne.n	800b7ce <memchr+0x12>
 800b7ca:	2000      	movs	r0, #0
 800b7cc:	e003      	b.n	800b7d6 <memchr+0x1a>
 800b7ce:	7804      	ldrb	r4, [r0, #0]
 800b7d0:	3301      	adds	r3, #1
 800b7d2:	428c      	cmp	r4, r1
 800b7d4:	d1f6      	bne.n	800b7c4 <memchr+0x8>
 800b7d6:	bd10      	pop	{r4, pc}

0800b7d8 <memcpy>:
 800b7d8:	440a      	add	r2, r1
 800b7da:	4291      	cmp	r1, r2
 800b7dc:	f100 33ff 	add.w	r3, r0, #4294967295
 800b7e0:	d100      	bne.n	800b7e4 <memcpy+0xc>
 800b7e2:	4770      	bx	lr
 800b7e4:	b510      	push	{r4, lr}
 800b7e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7ea:	4291      	cmp	r1, r2
 800b7ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b7f0:	d1f9      	bne.n	800b7e6 <memcpy+0xe>
 800b7f2:	bd10      	pop	{r4, pc}

0800b7f4 <_free_r>:
 800b7f4:	b538      	push	{r3, r4, r5, lr}
 800b7f6:	4605      	mov	r5, r0
 800b7f8:	2900      	cmp	r1, #0
 800b7fa:	d040      	beq.n	800b87e <_free_r+0x8a>
 800b7fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b800:	1f0c      	subs	r4, r1, #4
 800b802:	2b00      	cmp	r3, #0
 800b804:	bfb8      	it	lt
 800b806:	18e4      	addlt	r4, r4, r3
 800b808:	f000 f910 	bl	800ba2c <__malloc_lock>
 800b80c:	4a1c      	ldr	r2, [pc, #112]	; (800b880 <_free_r+0x8c>)
 800b80e:	6813      	ldr	r3, [r2, #0]
 800b810:	b933      	cbnz	r3, 800b820 <_free_r+0x2c>
 800b812:	6063      	str	r3, [r4, #4]
 800b814:	6014      	str	r4, [r2, #0]
 800b816:	4628      	mov	r0, r5
 800b818:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b81c:	f000 b90c 	b.w	800ba38 <__malloc_unlock>
 800b820:	42a3      	cmp	r3, r4
 800b822:	d908      	bls.n	800b836 <_free_r+0x42>
 800b824:	6820      	ldr	r0, [r4, #0]
 800b826:	1821      	adds	r1, r4, r0
 800b828:	428b      	cmp	r3, r1
 800b82a:	bf01      	itttt	eq
 800b82c:	6819      	ldreq	r1, [r3, #0]
 800b82e:	685b      	ldreq	r3, [r3, #4]
 800b830:	1809      	addeq	r1, r1, r0
 800b832:	6021      	streq	r1, [r4, #0]
 800b834:	e7ed      	b.n	800b812 <_free_r+0x1e>
 800b836:	461a      	mov	r2, r3
 800b838:	685b      	ldr	r3, [r3, #4]
 800b83a:	b10b      	cbz	r3, 800b840 <_free_r+0x4c>
 800b83c:	42a3      	cmp	r3, r4
 800b83e:	d9fa      	bls.n	800b836 <_free_r+0x42>
 800b840:	6811      	ldr	r1, [r2, #0]
 800b842:	1850      	adds	r0, r2, r1
 800b844:	42a0      	cmp	r0, r4
 800b846:	d10b      	bne.n	800b860 <_free_r+0x6c>
 800b848:	6820      	ldr	r0, [r4, #0]
 800b84a:	4401      	add	r1, r0
 800b84c:	1850      	adds	r0, r2, r1
 800b84e:	4283      	cmp	r3, r0
 800b850:	6011      	str	r1, [r2, #0]
 800b852:	d1e0      	bne.n	800b816 <_free_r+0x22>
 800b854:	6818      	ldr	r0, [r3, #0]
 800b856:	685b      	ldr	r3, [r3, #4]
 800b858:	4401      	add	r1, r0
 800b85a:	6011      	str	r1, [r2, #0]
 800b85c:	6053      	str	r3, [r2, #4]
 800b85e:	e7da      	b.n	800b816 <_free_r+0x22>
 800b860:	d902      	bls.n	800b868 <_free_r+0x74>
 800b862:	230c      	movs	r3, #12
 800b864:	602b      	str	r3, [r5, #0]
 800b866:	e7d6      	b.n	800b816 <_free_r+0x22>
 800b868:	6820      	ldr	r0, [r4, #0]
 800b86a:	1821      	adds	r1, r4, r0
 800b86c:	428b      	cmp	r3, r1
 800b86e:	bf01      	itttt	eq
 800b870:	6819      	ldreq	r1, [r3, #0]
 800b872:	685b      	ldreq	r3, [r3, #4]
 800b874:	1809      	addeq	r1, r1, r0
 800b876:	6021      	streq	r1, [r4, #0]
 800b878:	6063      	str	r3, [r4, #4]
 800b87a:	6054      	str	r4, [r2, #4]
 800b87c:	e7cb      	b.n	800b816 <_free_r+0x22>
 800b87e:	bd38      	pop	{r3, r4, r5, pc}
 800b880:	20000be4 	.word	0x20000be4

0800b884 <sbrk_aligned>:
 800b884:	b570      	push	{r4, r5, r6, lr}
 800b886:	4e0e      	ldr	r6, [pc, #56]	; (800b8c0 <sbrk_aligned+0x3c>)
 800b888:	460c      	mov	r4, r1
 800b88a:	6831      	ldr	r1, [r6, #0]
 800b88c:	4605      	mov	r5, r0
 800b88e:	b911      	cbnz	r1, 800b896 <sbrk_aligned+0x12>
 800b890:	f000 f8bc 	bl	800ba0c <_sbrk_r>
 800b894:	6030      	str	r0, [r6, #0]
 800b896:	4621      	mov	r1, r4
 800b898:	4628      	mov	r0, r5
 800b89a:	f000 f8b7 	bl	800ba0c <_sbrk_r>
 800b89e:	1c43      	adds	r3, r0, #1
 800b8a0:	d00a      	beq.n	800b8b8 <sbrk_aligned+0x34>
 800b8a2:	1cc4      	adds	r4, r0, #3
 800b8a4:	f024 0403 	bic.w	r4, r4, #3
 800b8a8:	42a0      	cmp	r0, r4
 800b8aa:	d007      	beq.n	800b8bc <sbrk_aligned+0x38>
 800b8ac:	1a21      	subs	r1, r4, r0
 800b8ae:	4628      	mov	r0, r5
 800b8b0:	f000 f8ac 	bl	800ba0c <_sbrk_r>
 800b8b4:	3001      	adds	r0, #1
 800b8b6:	d101      	bne.n	800b8bc <sbrk_aligned+0x38>
 800b8b8:	f04f 34ff 	mov.w	r4, #4294967295
 800b8bc:	4620      	mov	r0, r4
 800b8be:	bd70      	pop	{r4, r5, r6, pc}
 800b8c0:	20000be8 	.word	0x20000be8

0800b8c4 <_malloc_r>:
 800b8c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8c8:	1ccd      	adds	r5, r1, #3
 800b8ca:	f025 0503 	bic.w	r5, r5, #3
 800b8ce:	3508      	adds	r5, #8
 800b8d0:	2d0c      	cmp	r5, #12
 800b8d2:	bf38      	it	cc
 800b8d4:	250c      	movcc	r5, #12
 800b8d6:	2d00      	cmp	r5, #0
 800b8d8:	4607      	mov	r7, r0
 800b8da:	db01      	blt.n	800b8e0 <_malloc_r+0x1c>
 800b8dc:	42a9      	cmp	r1, r5
 800b8de:	d905      	bls.n	800b8ec <_malloc_r+0x28>
 800b8e0:	230c      	movs	r3, #12
 800b8e2:	2600      	movs	r6, #0
 800b8e4:	603b      	str	r3, [r7, #0]
 800b8e6:	4630      	mov	r0, r6
 800b8e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8ec:	4e2e      	ldr	r6, [pc, #184]	; (800b9a8 <_malloc_r+0xe4>)
 800b8ee:	f000 f89d 	bl	800ba2c <__malloc_lock>
 800b8f2:	6833      	ldr	r3, [r6, #0]
 800b8f4:	461c      	mov	r4, r3
 800b8f6:	bb34      	cbnz	r4, 800b946 <_malloc_r+0x82>
 800b8f8:	4629      	mov	r1, r5
 800b8fa:	4638      	mov	r0, r7
 800b8fc:	f7ff ffc2 	bl	800b884 <sbrk_aligned>
 800b900:	1c43      	adds	r3, r0, #1
 800b902:	4604      	mov	r4, r0
 800b904:	d14d      	bne.n	800b9a2 <_malloc_r+0xde>
 800b906:	6834      	ldr	r4, [r6, #0]
 800b908:	4626      	mov	r6, r4
 800b90a:	2e00      	cmp	r6, #0
 800b90c:	d140      	bne.n	800b990 <_malloc_r+0xcc>
 800b90e:	6823      	ldr	r3, [r4, #0]
 800b910:	4631      	mov	r1, r6
 800b912:	4638      	mov	r0, r7
 800b914:	eb04 0803 	add.w	r8, r4, r3
 800b918:	f000 f878 	bl	800ba0c <_sbrk_r>
 800b91c:	4580      	cmp	r8, r0
 800b91e:	d13a      	bne.n	800b996 <_malloc_r+0xd2>
 800b920:	6821      	ldr	r1, [r4, #0]
 800b922:	3503      	adds	r5, #3
 800b924:	1a6d      	subs	r5, r5, r1
 800b926:	f025 0503 	bic.w	r5, r5, #3
 800b92a:	3508      	adds	r5, #8
 800b92c:	2d0c      	cmp	r5, #12
 800b92e:	bf38      	it	cc
 800b930:	250c      	movcc	r5, #12
 800b932:	4638      	mov	r0, r7
 800b934:	4629      	mov	r1, r5
 800b936:	f7ff ffa5 	bl	800b884 <sbrk_aligned>
 800b93a:	3001      	adds	r0, #1
 800b93c:	d02b      	beq.n	800b996 <_malloc_r+0xd2>
 800b93e:	6823      	ldr	r3, [r4, #0]
 800b940:	442b      	add	r3, r5
 800b942:	6023      	str	r3, [r4, #0]
 800b944:	e00e      	b.n	800b964 <_malloc_r+0xa0>
 800b946:	6822      	ldr	r2, [r4, #0]
 800b948:	1b52      	subs	r2, r2, r5
 800b94a:	d41e      	bmi.n	800b98a <_malloc_r+0xc6>
 800b94c:	2a0b      	cmp	r2, #11
 800b94e:	d916      	bls.n	800b97e <_malloc_r+0xba>
 800b950:	1961      	adds	r1, r4, r5
 800b952:	42a3      	cmp	r3, r4
 800b954:	6025      	str	r5, [r4, #0]
 800b956:	bf18      	it	ne
 800b958:	6059      	strne	r1, [r3, #4]
 800b95a:	6863      	ldr	r3, [r4, #4]
 800b95c:	bf08      	it	eq
 800b95e:	6031      	streq	r1, [r6, #0]
 800b960:	5162      	str	r2, [r4, r5]
 800b962:	604b      	str	r3, [r1, #4]
 800b964:	4638      	mov	r0, r7
 800b966:	f104 060b 	add.w	r6, r4, #11
 800b96a:	f000 f865 	bl	800ba38 <__malloc_unlock>
 800b96e:	f026 0607 	bic.w	r6, r6, #7
 800b972:	1d23      	adds	r3, r4, #4
 800b974:	1af2      	subs	r2, r6, r3
 800b976:	d0b6      	beq.n	800b8e6 <_malloc_r+0x22>
 800b978:	1b9b      	subs	r3, r3, r6
 800b97a:	50a3      	str	r3, [r4, r2]
 800b97c:	e7b3      	b.n	800b8e6 <_malloc_r+0x22>
 800b97e:	6862      	ldr	r2, [r4, #4]
 800b980:	42a3      	cmp	r3, r4
 800b982:	bf0c      	ite	eq
 800b984:	6032      	streq	r2, [r6, #0]
 800b986:	605a      	strne	r2, [r3, #4]
 800b988:	e7ec      	b.n	800b964 <_malloc_r+0xa0>
 800b98a:	4623      	mov	r3, r4
 800b98c:	6864      	ldr	r4, [r4, #4]
 800b98e:	e7b2      	b.n	800b8f6 <_malloc_r+0x32>
 800b990:	4634      	mov	r4, r6
 800b992:	6876      	ldr	r6, [r6, #4]
 800b994:	e7b9      	b.n	800b90a <_malloc_r+0x46>
 800b996:	230c      	movs	r3, #12
 800b998:	4638      	mov	r0, r7
 800b99a:	603b      	str	r3, [r7, #0]
 800b99c:	f000 f84c 	bl	800ba38 <__malloc_unlock>
 800b9a0:	e7a1      	b.n	800b8e6 <_malloc_r+0x22>
 800b9a2:	6025      	str	r5, [r4, #0]
 800b9a4:	e7de      	b.n	800b964 <_malloc_r+0xa0>
 800b9a6:	bf00      	nop
 800b9a8:	20000be4 	.word	0x20000be4

0800b9ac <_realloc_r>:
 800b9ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9b0:	4680      	mov	r8, r0
 800b9b2:	4614      	mov	r4, r2
 800b9b4:	460e      	mov	r6, r1
 800b9b6:	b921      	cbnz	r1, 800b9c2 <_realloc_r+0x16>
 800b9b8:	4611      	mov	r1, r2
 800b9ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b9be:	f7ff bf81 	b.w	800b8c4 <_malloc_r>
 800b9c2:	b92a      	cbnz	r2, 800b9d0 <_realloc_r+0x24>
 800b9c4:	f7ff ff16 	bl	800b7f4 <_free_r>
 800b9c8:	4625      	mov	r5, r4
 800b9ca:	4628      	mov	r0, r5
 800b9cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9d0:	f000 f838 	bl	800ba44 <_malloc_usable_size_r>
 800b9d4:	4284      	cmp	r4, r0
 800b9d6:	4607      	mov	r7, r0
 800b9d8:	d802      	bhi.n	800b9e0 <_realloc_r+0x34>
 800b9da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b9de:	d812      	bhi.n	800ba06 <_realloc_r+0x5a>
 800b9e0:	4621      	mov	r1, r4
 800b9e2:	4640      	mov	r0, r8
 800b9e4:	f7ff ff6e 	bl	800b8c4 <_malloc_r>
 800b9e8:	4605      	mov	r5, r0
 800b9ea:	2800      	cmp	r0, #0
 800b9ec:	d0ed      	beq.n	800b9ca <_realloc_r+0x1e>
 800b9ee:	42bc      	cmp	r4, r7
 800b9f0:	4622      	mov	r2, r4
 800b9f2:	4631      	mov	r1, r6
 800b9f4:	bf28      	it	cs
 800b9f6:	463a      	movcs	r2, r7
 800b9f8:	f7ff feee 	bl	800b7d8 <memcpy>
 800b9fc:	4631      	mov	r1, r6
 800b9fe:	4640      	mov	r0, r8
 800ba00:	f7ff fef8 	bl	800b7f4 <_free_r>
 800ba04:	e7e1      	b.n	800b9ca <_realloc_r+0x1e>
 800ba06:	4635      	mov	r5, r6
 800ba08:	e7df      	b.n	800b9ca <_realloc_r+0x1e>
	...

0800ba0c <_sbrk_r>:
 800ba0c:	b538      	push	{r3, r4, r5, lr}
 800ba0e:	2300      	movs	r3, #0
 800ba10:	4d05      	ldr	r5, [pc, #20]	; (800ba28 <_sbrk_r+0x1c>)
 800ba12:	4604      	mov	r4, r0
 800ba14:	4608      	mov	r0, r1
 800ba16:	602b      	str	r3, [r5, #0]
 800ba18:	f7fa fcc2 	bl	80063a0 <_sbrk>
 800ba1c:	1c43      	adds	r3, r0, #1
 800ba1e:	d102      	bne.n	800ba26 <_sbrk_r+0x1a>
 800ba20:	682b      	ldr	r3, [r5, #0]
 800ba22:	b103      	cbz	r3, 800ba26 <_sbrk_r+0x1a>
 800ba24:	6023      	str	r3, [r4, #0]
 800ba26:	bd38      	pop	{r3, r4, r5, pc}
 800ba28:	20000bdc 	.word	0x20000bdc

0800ba2c <__malloc_lock>:
 800ba2c:	4801      	ldr	r0, [pc, #4]	; (800ba34 <__malloc_lock+0x8>)
 800ba2e:	f7ff bec3 	b.w	800b7b8 <__retarget_lock_acquire_recursive>
 800ba32:	bf00      	nop
 800ba34:	20000be0 	.word	0x20000be0

0800ba38 <__malloc_unlock>:
 800ba38:	4801      	ldr	r0, [pc, #4]	; (800ba40 <__malloc_unlock+0x8>)
 800ba3a:	f7ff bebe 	b.w	800b7ba <__retarget_lock_release_recursive>
 800ba3e:	bf00      	nop
 800ba40:	20000be0 	.word	0x20000be0

0800ba44 <_malloc_usable_size_r>:
 800ba44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba48:	1f18      	subs	r0, r3, #4
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	bfbc      	itt	lt
 800ba4e:	580b      	ldrlt	r3, [r1, r0]
 800ba50:	18c0      	addlt	r0, r0, r3
 800ba52:	4770      	bx	lr

0800ba54 <cos>:
 800ba54:	b530      	push	{r4, r5, lr}
 800ba56:	4a20      	ldr	r2, [pc, #128]	; (800bad8 <cos+0x84>)
 800ba58:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ba5c:	4293      	cmp	r3, r2
 800ba5e:	b087      	sub	sp, #28
 800ba60:	dc06      	bgt.n	800ba70 <cos+0x1c>
 800ba62:	2200      	movs	r2, #0
 800ba64:	2300      	movs	r3, #0
 800ba66:	b007      	add	sp, #28
 800ba68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ba6c:	f000 ba78 	b.w	800bf60 <__kernel_cos>
 800ba70:	4a1a      	ldr	r2, [pc, #104]	; (800badc <cos+0x88>)
 800ba72:	4293      	cmp	r3, r2
 800ba74:	dd05      	ble.n	800ba82 <cos+0x2e>
 800ba76:	4602      	mov	r2, r0
 800ba78:	460b      	mov	r3, r1
 800ba7a:	f7f4 fbe1 	bl	8000240 <__aeabi_dsub>
 800ba7e:	b007      	add	sp, #28
 800ba80:	bd30      	pop	{r4, r5, pc}
 800ba82:	aa02      	add	r2, sp, #8
 800ba84:	f000 f874 	bl	800bb70 <__ieee754_rem_pio2>
 800ba88:	f000 0003 	and.w	r0, r0, #3
 800ba8c:	2801      	cmp	r0, #1
 800ba8e:	d009      	beq.n	800baa4 <cos+0x50>
 800ba90:	2802      	cmp	r0, #2
 800ba92:	d011      	beq.n	800bab8 <cos+0x64>
 800ba94:	b9b8      	cbnz	r0, 800bac6 <cos+0x72>
 800ba96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba9e:	f000 fa5f 	bl	800bf60 <__kernel_cos>
 800baa2:	e7ec      	b.n	800ba7e <cos+0x2a>
 800baa4:	9000      	str	r0, [sp, #0]
 800baa6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800baaa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800baae:	f000 fe57 	bl	800c760 <__kernel_sin>
 800bab2:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800bab6:	e7e2      	b.n	800ba7e <cos+0x2a>
 800bab8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800babc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bac0:	f000 fa4e 	bl	800bf60 <__kernel_cos>
 800bac4:	e7f5      	b.n	800bab2 <cos+0x5e>
 800bac6:	2301      	movs	r3, #1
 800bac8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bacc:	9300      	str	r3, [sp, #0]
 800bace:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bad2:	f000 fe45 	bl	800c760 <__kernel_sin>
 800bad6:	e7d2      	b.n	800ba7e <cos+0x2a>
 800bad8:	3fe921fb 	.word	0x3fe921fb
 800badc:	7fefffff 	.word	0x7fefffff

0800bae0 <sin>:
 800bae0:	b530      	push	{r4, r5, lr}
 800bae2:	4a20      	ldr	r2, [pc, #128]	; (800bb64 <sin+0x84>)
 800bae4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bae8:	4293      	cmp	r3, r2
 800baea:	b087      	sub	sp, #28
 800baec:	dc06      	bgt.n	800bafc <sin+0x1c>
 800baee:	2300      	movs	r3, #0
 800baf0:	2200      	movs	r2, #0
 800baf2:	9300      	str	r3, [sp, #0]
 800baf4:	2300      	movs	r3, #0
 800baf6:	f000 fe33 	bl	800c760 <__kernel_sin>
 800bafa:	e006      	b.n	800bb0a <sin+0x2a>
 800bafc:	4a1a      	ldr	r2, [pc, #104]	; (800bb68 <sin+0x88>)
 800bafe:	4293      	cmp	r3, r2
 800bb00:	dd05      	ble.n	800bb0e <sin+0x2e>
 800bb02:	4602      	mov	r2, r0
 800bb04:	460b      	mov	r3, r1
 800bb06:	f7f4 fb9b 	bl	8000240 <__aeabi_dsub>
 800bb0a:	b007      	add	sp, #28
 800bb0c:	bd30      	pop	{r4, r5, pc}
 800bb0e:	aa02      	add	r2, sp, #8
 800bb10:	f000 f82e 	bl	800bb70 <__ieee754_rem_pio2>
 800bb14:	f000 0003 	and.w	r0, r0, #3
 800bb18:	2801      	cmp	r0, #1
 800bb1a:	d009      	beq.n	800bb30 <sin+0x50>
 800bb1c:	2802      	cmp	r0, #2
 800bb1e:	d00e      	beq.n	800bb3e <sin+0x5e>
 800bb20:	b9c0      	cbnz	r0, 800bb54 <sin+0x74>
 800bb22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb26:	2301      	movs	r3, #1
 800bb28:	9300      	str	r3, [sp, #0]
 800bb2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb2e:	e7e2      	b.n	800baf6 <sin+0x16>
 800bb30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb38:	f000 fa12 	bl	800bf60 <__kernel_cos>
 800bb3c:	e7e5      	b.n	800bb0a <sin+0x2a>
 800bb3e:	2301      	movs	r3, #1
 800bb40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb44:	9300      	str	r3, [sp, #0]
 800bb46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb4a:	f000 fe09 	bl	800c760 <__kernel_sin>
 800bb4e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800bb52:	e7da      	b.n	800bb0a <sin+0x2a>
 800bb54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb5c:	f000 fa00 	bl	800bf60 <__kernel_cos>
 800bb60:	e7f5      	b.n	800bb4e <sin+0x6e>
 800bb62:	bf00      	nop
 800bb64:	3fe921fb 	.word	0x3fe921fb
 800bb68:	7fefffff 	.word	0x7fefffff
 800bb6c:	00000000 	.word	0x00000000

0800bb70 <__ieee754_rem_pio2>:
 800bb70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb74:	4614      	mov	r4, r2
 800bb76:	4ac4      	ldr	r2, [pc, #784]	; (800be88 <__ieee754_rem_pio2+0x318>)
 800bb78:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800bb7c:	b08d      	sub	sp, #52	; 0x34
 800bb7e:	4592      	cmp	sl, r2
 800bb80:	9104      	str	r1, [sp, #16]
 800bb82:	dc07      	bgt.n	800bb94 <__ieee754_rem_pio2+0x24>
 800bb84:	2200      	movs	r2, #0
 800bb86:	2300      	movs	r3, #0
 800bb88:	e9c4 0100 	strd	r0, r1, [r4]
 800bb8c:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800bb90:	2500      	movs	r5, #0
 800bb92:	e024      	b.n	800bbde <__ieee754_rem_pio2+0x6e>
 800bb94:	4abd      	ldr	r2, [pc, #756]	; (800be8c <__ieee754_rem_pio2+0x31c>)
 800bb96:	4592      	cmp	sl, r2
 800bb98:	dc72      	bgt.n	800bc80 <__ieee754_rem_pio2+0x110>
 800bb9a:	9b04      	ldr	r3, [sp, #16]
 800bb9c:	4dbc      	ldr	r5, [pc, #752]	; (800be90 <__ieee754_rem_pio2+0x320>)
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	a3ab      	add	r3, pc, #684	; (adr r3, 800be50 <__ieee754_rem_pio2+0x2e0>)
 800bba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bba6:	dd36      	ble.n	800bc16 <__ieee754_rem_pio2+0xa6>
 800bba8:	f7f4 fb4a 	bl	8000240 <__aeabi_dsub>
 800bbac:	45aa      	cmp	sl, r5
 800bbae:	4606      	mov	r6, r0
 800bbb0:	460f      	mov	r7, r1
 800bbb2:	d018      	beq.n	800bbe6 <__ieee754_rem_pio2+0x76>
 800bbb4:	a3a8      	add	r3, pc, #672	; (adr r3, 800be58 <__ieee754_rem_pio2+0x2e8>)
 800bbb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbba:	f7f4 fb41 	bl	8000240 <__aeabi_dsub>
 800bbbe:	4602      	mov	r2, r0
 800bbc0:	460b      	mov	r3, r1
 800bbc2:	4630      	mov	r0, r6
 800bbc4:	e9c4 2300 	strd	r2, r3, [r4]
 800bbc8:	4639      	mov	r1, r7
 800bbca:	f7f4 fb39 	bl	8000240 <__aeabi_dsub>
 800bbce:	a3a2      	add	r3, pc, #648	; (adr r3, 800be58 <__ieee754_rem_pio2+0x2e8>)
 800bbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd4:	f7f4 fb34 	bl	8000240 <__aeabi_dsub>
 800bbd8:	2501      	movs	r5, #1
 800bbda:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bbde:	4628      	mov	r0, r5
 800bbe0:	b00d      	add	sp, #52	; 0x34
 800bbe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbe6:	a39e      	add	r3, pc, #632	; (adr r3, 800be60 <__ieee754_rem_pio2+0x2f0>)
 800bbe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbec:	f7f4 fb28 	bl	8000240 <__aeabi_dsub>
 800bbf0:	a39d      	add	r3, pc, #628	; (adr r3, 800be68 <__ieee754_rem_pio2+0x2f8>)
 800bbf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf6:	4606      	mov	r6, r0
 800bbf8:	460f      	mov	r7, r1
 800bbfa:	f7f4 fb21 	bl	8000240 <__aeabi_dsub>
 800bbfe:	4602      	mov	r2, r0
 800bc00:	460b      	mov	r3, r1
 800bc02:	4630      	mov	r0, r6
 800bc04:	e9c4 2300 	strd	r2, r3, [r4]
 800bc08:	4639      	mov	r1, r7
 800bc0a:	f7f4 fb19 	bl	8000240 <__aeabi_dsub>
 800bc0e:	a396      	add	r3, pc, #600	; (adr r3, 800be68 <__ieee754_rem_pio2+0x2f8>)
 800bc10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc14:	e7de      	b.n	800bbd4 <__ieee754_rem_pio2+0x64>
 800bc16:	f7f4 fb15 	bl	8000244 <__adddf3>
 800bc1a:	45aa      	cmp	sl, r5
 800bc1c:	4606      	mov	r6, r0
 800bc1e:	460f      	mov	r7, r1
 800bc20:	d016      	beq.n	800bc50 <__ieee754_rem_pio2+0xe0>
 800bc22:	a38d      	add	r3, pc, #564	; (adr r3, 800be58 <__ieee754_rem_pio2+0x2e8>)
 800bc24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc28:	f7f4 fb0c 	bl	8000244 <__adddf3>
 800bc2c:	4602      	mov	r2, r0
 800bc2e:	460b      	mov	r3, r1
 800bc30:	4630      	mov	r0, r6
 800bc32:	e9c4 2300 	strd	r2, r3, [r4]
 800bc36:	4639      	mov	r1, r7
 800bc38:	f7f4 fb02 	bl	8000240 <__aeabi_dsub>
 800bc3c:	a386      	add	r3, pc, #536	; (adr r3, 800be58 <__ieee754_rem_pio2+0x2e8>)
 800bc3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc42:	f7f4 faff 	bl	8000244 <__adddf3>
 800bc46:	f04f 35ff 	mov.w	r5, #4294967295
 800bc4a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bc4e:	e7c6      	b.n	800bbde <__ieee754_rem_pio2+0x6e>
 800bc50:	a383      	add	r3, pc, #524	; (adr r3, 800be60 <__ieee754_rem_pio2+0x2f0>)
 800bc52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc56:	f7f4 faf5 	bl	8000244 <__adddf3>
 800bc5a:	a383      	add	r3, pc, #524	; (adr r3, 800be68 <__ieee754_rem_pio2+0x2f8>)
 800bc5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc60:	4606      	mov	r6, r0
 800bc62:	460f      	mov	r7, r1
 800bc64:	f7f4 faee 	bl	8000244 <__adddf3>
 800bc68:	4602      	mov	r2, r0
 800bc6a:	460b      	mov	r3, r1
 800bc6c:	4630      	mov	r0, r6
 800bc6e:	e9c4 2300 	strd	r2, r3, [r4]
 800bc72:	4639      	mov	r1, r7
 800bc74:	f7f4 fae4 	bl	8000240 <__aeabi_dsub>
 800bc78:	a37b      	add	r3, pc, #492	; (adr r3, 800be68 <__ieee754_rem_pio2+0x2f8>)
 800bc7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc7e:	e7e0      	b.n	800bc42 <__ieee754_rem_pio2+0xd2>
 800bc80:	4a84      	ldr	r2, [pc, #528]	; (800be94 <__ieee754_rem_pio2+0x324>)
 800bc82:	4592      	cmp	sl, r2
 800bc84:	f300 80d5 	bgt.w	800be32 <__ieee754_rem_pio2+0x2c2>
 800bc88:	f000 fe20 	bl	800c8cc <fabs>
 800bc8c:	a378      	add	r3, pc, #480	; (adr r3, 800be70 <__ieee754_rem_pio2+0x300>)
 800bc8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc92:	4606      	mov	r6, r0
 800bc94:	460f      	mov	r7, r1
 800bc96:	f7f4 fc8b 	bl	80005b0 <__aeabi_dmul>
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	4b7e      	ldr	r3, [pc, #504]	; (800be98 <__ieee754_rem_pio2+0x328>)
 800bc9e:	f7f4 fad1 	bl	8000244 <__adddf3>
 800bca2:	f7f4 ff1f 	bl	8000ae4 <__aeabi_d2iz>
 800bca6:	4605      	mov	r5, r0
 800bca8:	f7f4 fc18 	bl	80004dc <__aeabi_i2d>
 800bcac:	4602      	mov	r2, r0
 800bcae:	460b      	mov	r3, r1
 800bcb0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bcb4:	a366      	add	r3, pc, #408	; (adr r3, 800be50 <__ieee754_rem_pio2+0x2e0>)
 800bcb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcba:	f7f4 fc79 	bl	80005b0 <__aeabi_dmul>
 800bcbe:	4602      	mov	r2, r0
 800bcc0:	460b      	mov	r3, r1
 800bcc2:	4630      	mov	r0, r6
 800bcc4:	4639      	mov	r1, r7
 800bcc6:	f7f4 fabb 	bl	8000240 <__aeabi_dsub>
 800bcca:	a363      	add	r3, pc, #396	; (adr r3, 800be58 <__ieee754_rem_pio2+0x2e8>)
 800bccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd0:	4680      	mov	r8, r0
 800bcd2:	4689      	mov	r9, r1
 800bcd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bcd8:	f7f4 fc6a 	bl	80005b0 <__aeabi_dmul>
 800bcdc:	2d1f      	cmp	r5, #31
 800bcde:	4606      	mov	r6, r0
 800bce0:	460f      	mov	r7, r1
 800bce2:	dc0e      	bgt.n	800bd02 <__ieee754_rem_pio2+0x192>
 800bce4:	4b6d      	ldr	r3, [pc, #436]	; (800be9c <__ieee754_rem_pio2+0x32c>)
 800bce6:	1e6a      	subs	r2, r5, #1
 800bce8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcec:	4553      	cmp	r3, sl
 800bcee:	d008      	beq.n	800bd02 <__ieee754_rem_pio2+0x192>
 800bcf0:	4632      	mov	r2, r6
 800bcf2:	463b      	mov	r3, r7
 800bcf4:	4640      	mov	r0, r8
 800bcf6:	4649      	mov	r1, r9
 800bcf8:	f7f4 faa2 	bl	8000240 <__aeabi_dsub>
 800bcfc:	e9c4 0100 	strd	r0, r1, [r4]
 800bd00:	e013      	b.n	800bd2a <__ieee754_rem_pio2+0x1ba>
 800bd02:	463b      	mov	r3, r7
 800bd04:	4632      	mov	r2, r6
 800bd06:	4640      	mov	r0, r8
 800bd08:	4649      	mov	r1, r9
 800bd0a:	f7f4 fa99 	bl	8000240 <__aeabi_dsub>
 800bd0e:	ea4f 532a 	mov.w	r3, sl, asr #20
 800bd12:	9305      	str	r3, [sp, #20]
 800bd14:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bd18:	ebc3 5a1a 	rsb	sl, r3, sl, lsr #20
 800bd1c:	f1ba 0f10 	cmp.w	sl, #16
 800bd20:	dc1f      	bgt.n	800bd62 <__ieee754_rem_pio2+0x1f2>
 800bd22:	4602      	mov	r2, r0
 800bd24:	460b      	mov	r3, r1
 800bd26:	e9c4 2300 	strd	r2, r3, [r4]
 800bd2a:	e9d4 2a00 	ldrd	r2, sl, [r4]
 800bd2e:	4640      	mov	r0, r8
 800bd30:	4653      	mov	r3, sl
 800bd32:	4649      	mov	r1, r9
 800bd34:	f7f4 fa84 	bl	8000240 <__aeabi_dsub>
 800bd38:	4632      	mov	r2, r6
 800bd3a:	463b      	mov	r3, r7
 800bd3c:	f7f4 fa80 	bl	8000240 <__aeabi_dsub>
 800bd40:	460b      	mov	r3, r1
 800bd42:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bd46:	9904      	ldr	r1, [sp, #16]
 800bd48:	4602      	mov	r2, r0
 800bd4a:	2900      	cmp	r1, #0
 800bd4c:	f6bf af47 	bge.w	800bbde <__ieee754_rem_pio2+0x6e>
 800bd50:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 800bd54:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800bd58:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bd5c:	60e3      	str	r3, [r4, #12]
 800bd5e:	426d      	negs	r5, r5
 800bd60:	e73d      	b.n	800bbde <__ieee754_rem_pio2+0x6e>
 800bd62:	a33f      	add	r3, pc, #252	; (adr r3, 800be60 <__ieee754_rem_pio2+0x2f0>)
 800bd64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd6c:	f7f4 fc20 	bl	80005b0 <__aeabi_dmul>
 800bd70:	4606      	mov	r6, r0
 800bd72:	460f      	mov	r7, r1
 800bd74:	4602      	mov	r2, r0
 800bd76:	460b      	mov	r3, r1
 800bd78:	4640      	mov	r0, r8
 800bd7a:	4649      	mov	r1, r9
 800bd7c:	f7f4 fa60 	bl	8000240 <__aeabi_dsub>
 800bd80:	4602      	mov	r2, r0
 800bd82:	460b      	mov	r3, r1
 800bd84:	4682      	mov	sl, r0
 800bd86:	468b      	mov	fp, r1
 800bd88:	4640      	mov	r0, r8
 800bd8a:	4649      	mov	r1, r9
 800bd8c:	f7f4 fa58 	bl	8000240 <__aeabi_dsub>
 800bd90:	4632      	mov	r2, r6
 800bd92:	463b      	mov	r3, r7
 800bd94:	f7f4 fa54 	bl	8000240 <__aeabi_dsub>
 800bd98:	a333      	add	r3, pc, #204	; (adr r3, 800be68 <__ieee754_rem_pio2+0x2f8>)
 800bd9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd9e:	4606      	mov	r6, r0
 800bda0:	460f      	mov	r7, r1
 800bda2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bda6:	f7f4 fc03 	bl	80005b0 <__aeabi_dmul>
 800bdaa:	4632      	mov	r2, r6
 800bdac:	463b      	mov	r3, r7
 800bdae:	f7f4 fa47 	bl	8000240 <__aeabi_dsub>
 800bdb2:	4602      	mov	r2, r0
 800bdb4:	460b      	mov	r3, r1
 800bdb6:	4606      	mov	r6, r0
 800bdb8:	460f      	mov	r7, r1
 800bdba:	4650      	mov	r0, sl
 800bdbc:	4659      	mov	r1, fp
 800bdbe:	f7f4 fa3f 	bl	8000240 <__aeabi_dsub>
 800bdc2:	9a05      	ldr	r2, [sp, #20]
 800bdc4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bdc8:	1ad3      	subs	r3, r2, r3
 800bdca:	2b31      	cmp	r3, #49	; 0x31
 800bdcc:	dc06      	bgt.n	800bddc <__ieee754_rem_pio2+0x26c>
 800bdce:	4602      	mov	r2, r0
 800bdd0:	460b      	mov	r3, r1
 800bdd2:	46d0      	mov	r8, sl
 800bdd4:	46d9      	mov	r9, fp
 800bdd6:	e9c4 2300 	strd	r2, r3, [r4]
 800bdda:	e7a6      	b.n	800bd2a <__ieee754_rem_pio2+0x1ba>
 800bddc:	a326      	add	r3, pc, #152	; (adr r3, 800be78 <__ieee754_rem_pio2+0x308>)
 800bdde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bde2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bde6:	f7f4 fbe3 	bl	80005b0 <__aeabi_dmul>
 800bdea:	4606      	mov	r6, r0
 800bdec:	460f      	mov	r7, r1
 800bdee:	4602      	mov	r2, r0
 800bdf0:	460b      	mov	r3, r1
 800bdf2:	4650      	mov	r0, sl
 800bdf4:	4659      	mov	r1, fp
 800bdf6:	f7f4 fa23 	bl	8000240 <__aeabi_dsub>
 800bdfa:	4602      	mov	r2, r0
 800bdfc:	460b      	mov	r3, r1
 800bdfe:	4680      	mov	r8, r0
 800be00:	4689      	mov	r9, r1
 800be02:	4650      	mov	r0, sl
 800be04:	4659      	mov	r1, fp
 800be06:	f7f4 fa1b 	bl	8000240 <__aeabi_dsub>
 800be0a:	4632      	mov	r2, r6
 800be0c:	463b      	mov	r3, r7
 800be0e:	f7f4 fa17 	bl	8000240 <__aeabi_dsub>
 800be12:	a31b      	add	r3, pc, #108	; (adr r3, 800be80 <__ieee754_rem_pio2+0x310>)
 800be14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be18:	4606      	mov	r6, r0
 800be1a:	460f      	mov	r7, r1
 800be1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be20:	f7f4 fbc6 	bl	80005b0 <__aeabi_dmul>
 800be24:	4632      	mov	r2, r6
 800be26:	463b      	mov	r3, r7
 800be28:	f7f4 fa0a 	bl	8000240 <__aeabi_dsub>
 800be2c:	4606      	mov	r6, r0
 800be2e:	460f      	mov	r7, r1
 800be30:	e75e      	b.n	800bcf0 <__ieee754_rem_pio2+0x180>
 800be32:	4a1b      	ldr	r2, [pc, #108]	; (800bea0 <__ieee754_rem_pio2+0x330>)
 800be34:	4592      	cmp	sl, r2
 800be36:	dd35      	ble.n	800bea4 <__ieee754_rem_pio2+0x334>
 800be38:	4602      	mov	r2, r0
 800be3a:	460b      	mov	r3, r1
 800be3c:	f7f4 fa00 	bl	8000240 <__aeabi_dsub>
 800be40:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800be44:	e9c4 0100 	strd	r0, r1, [r4]
 800be48:	e6a2      	b.n	800bb90 <__ieee754_rem_pio2+0x20>
 800be4a:	bf00      	nop
 800be4c:	f3af 8000 	nop.w
 800be50:	54400000 	.word	0x54400000
 800be54:	3ff921fb 	.word	0x3ff921fb
 800be58:	1a626331 	.word	0x1a626331
 800be5c:	3dd0b461 	.word	0x3dd0b461
 800be60:	1a600000 	.word	0x1a600000
 800be64:	3dd0b461 	.word	0x3dd0b461
 800be68:	2e037073 	.word	0x2e037073
 800be6c:	3ba3198a 	.word	0x3ba3198a
 800be70:	6dc9c883 	.word	0x6dc9c883
 800be74:	3fe45f30 	.word	0x3fe45f30
 800be78:	2e000000 	.word	0x2e000000
 800be7c:	3ba3198a 	.word	0x3ba3198a
 800be80:	252049c1 	.word	0x252049c1
 800be84:	397b839a 	.word	0x397b839a
 800be88:	3fe921fb 	.word	0x3fe921fb
 800be8c:	4002d97b 	.word	0x4002d97b
 800be90:	3ff921fb 	.word	0x3ff921fb
 800be94:	413921fb 	.word	0x413921fb
 800be98:	3fe00000 	.word	0x3fe00000
 800be9c:	08076fd0 	.word	0x08076fd0
 800bea0:	7fefffff 	.word	0x7fefffff
 800bea4:	ea4f 552a 	mov.w	r5, sl, asr #20
 800bea8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800beac:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 800beb0:	460f      	mov	r7, r1
 800beb2:	4606      	mov	r6, r0
 800beb4:	f7f4 fe16 	bl	8000ae4 <__aeabi_d2iz>
 800beb8:	f7f4 fb10 	bl	80004dc <__aeabi_i2d>
 800bebc:	4602      	mov	r2, r0
 800bebe:	460b      	mov	r3, r1
 800bec0:	4630      	mov	r0, r6
 800bec2:	4639      	mov	r1, r7
 800bec4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bec8:	f7f4 f9ba 	bl	8000240 <__aeabi_dsub>
 800becc:	2200      	movs	r2, #0
 800bece:	4b22      	ldr	r3, [pc, #136]	; (800bf58 <__ieee754_rem_pio2+0x3e8>)
 800bed0:	f7f4 fb6e 	bl	80005b0 <__aeabi_dmul>
 800bed4:	460f      	mov	r7, r1
 800bed6:	4606      	mov	r6, r0
 800bed8:	f7f4 fe04 	bl	8000ae4 <__aeabi_d2iz>
 800bedc:	f7f4 fafe 	bl	80004dc <__aeabi_i2d>
 800bee0:	4602      	mov	r2, r0
 800bee2:	460b      	mov	r3, r1
 800bee4:	4630      	mov	r0, r6
 800bee6:	4639      	mov	r1, r7
 800bee8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800beec:	f7f4 f9a8 	bl	8000240 <__aeabi_dsub>
 800bef0:	2200      	movs	r2, #0
 800bef2:	4b19      	ldr	r3, [pc, #100]	; (800bf58 <__ieee754_rem_pio2+0x3e8>)
 800bef4:	f7f4 fb5c 	bl	80005b0 <__aeabi_dmul>
 800bef8:	f04f 0803 	mov.w	r8, #3
 800befc:	2600      	movs	r6, #0
 800befe:	2700      	movs	r7, #0
 800bf00:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800bf04:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 800bf08:	4632      	mov	r2, r6
 800bf0a:	e879 0102 	ldrd	r0, r1, [r9], #-8
 800bf0e:	463b      	mov	r3, r7
 800bf10:	46c2      	mov	sl, r8
 800bf12:	f108 38ff 	add.w	r8, r8, #4294967295
 800bf16:	f7f4 fdb3 	bl	8000a80 <__aeabi_dcmpeq>
 800bf1a:	2800      	cmp	r0, #0
 800bf1c:	d1f4      	bne.n	800bf08 <__ieee754_rem_pio2+0x398>
 800bf1e:	4b0f      	ldr	r3, [pc, #60]	; (800bf5c <__ieee754_rem_pio2+0x3ec>)
 800bf20:	462a      	mov	r2, r5
 800bf22:	9301      	str	r3, [sp, #4]
 800bf24:	2302      	movs	r3, #2
 800bf26:	4621      	mov	r1, r4
 800bf28:	9300      	str	r3, [sp, #0]
 800bf2a:	a806      	add	r0, sp, #24
 800bf2c:	4653      	mov	r3, sl
 800bf2e:	f000 f8d5 	bl	800c0dc <__kernel_rem_pio2>
 800bf32:	9b04      	ldr	r3, [sp, #16]
 800bf34:	4605      	mov	r5, r0
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	f6bf ae51 	bge.w	800bbde <__ieee754_rem_pio2+0x6e>
 800bf3c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800bf40:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf44:	e9c4 2300 	strd	r2, r3, [r4]
 800bf48:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800bf4c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf50:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800bf54:	e703      	b.n	800bd5e <__ieee754_rem_pio2+0x1ee>
 800bf56:	bf00      	nop
 800bf58:	41700000 	.word	0x41700000
 800bf5c:	08077050 	.word	0x08077050

0800bf60 <__kernel_cos>:
 800bf60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf64:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800bf68:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800bf6c:	4680      	mov	r8, r0
 800bf6e:	460f      	mov	r7, r1
 800bf70:	e9cd 2300 	strd	r2, r3, [sp]
 800bf74:	da04      	bge.n	800bf80 <__kernel_cos+0x20>
 800bf76:	f7f4 fdb5 	bl	8000ae4 <__aeabi_d2iz>
 800bf7a:	2800      	cmp	r0, #0
 800bf7c:	f000 8086 	beq.w	800c08c <__kernel_cos+0x12c>
 800bf80:	4642      	mov	r2, r8
 800bf82:	463b      	mov	r3, r7
 800bf84:	4640      	mov	r0, r8
 800bf86:	4639      	mov	r1, r7
 800bf88:	f7f4 fb12 	bl	80005b0 <__aeabi_dmul>
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	4b4e      	ldr	r3, [pc, #312]	; (800c0c8 <__kernel_cos+0x168>)
 800bf90:	4604      	mov	r4, r0
 800bf92:	460d      	mov	r5, r1
 800bf94:	f7f4 fb0c 	bl	80005b0 <__aeabi_dmul>
 800bf98:	a33f      	add	r3, pc, #252	; (adr r3, 800c098 <__kernel_cos+0x138>)
 800bf9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf9e:	4682      	mov	sl, r0
 800bfa0:	468b      	mov	fp, r1
 800bfa2:	4620      	mov	r0, r4
 800bfa4:	4629      	mov	r1, r5
 800bfa6:	f7f4 fb03 	bl	80005b0 <__aeabi_dmul>
 800bfaa:	a33d      	add	r3, pc, #244	; (adr r3, 800c0a0 <__kernel_cos+0x140>)
 800bfac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfb0:	f7f4 f948 	bl	8000244 <__adddf3>
 800bfb4:	4622      	mov	r2, r4
 800bfb6:	462b      	mov	r3, r5
 800bfb8:	f7f4 fafa 	bl	80005b0 <__aeabi_dmul>
 800bfbc:	a33a      	add	r3, pc, #232	; (adr r3, 800c0a8 <__kernel_cos+0x148>)
 800bfbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfc2:	f7f4 f93d 	bl	8000240 <__aeabi_dsub>
 800bfc6:	4622      	mov	r2, r4
 800bfc8:	462b      	mov	r3, r5
 800bfca:	f7f4 faf1 	bl	80005b0 <__aeabi_dmul>
 800bfce:	a338      	add	r3, pc, #224	; (adr r3, 800c0b0 <__kernel_cos+0x150>)
 800bfd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfd4:	f7f4 f936 	bl	8000244 <__adddf3>
 800bfd8:	4622      	mov	r2, r4
 800bfda:	462b      	mov	r3, r5
 800bfdc:	f7f4 fae8 	bl	80005b0 <__aeabi_dmul>
 800bfe0:	a335      	add	r3, pc, #212	; (adr r3, 800c0b8 <__kernel_cos+0x158>)
 800bfe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfe6:	f7f4 f92b 	bl	8000240 <__aeabi_dsub>
 800bfea:	4622      	mov	r2, r4
 800bfec:	462b      	mov	r3, r5
 800bfee:	f7f4 fadf 	bl	80005b0 <__aeabi_dmul>
 800bff2:	a333      	add	r3, pc, #204	; (adr r3, 800c0c0 <__kernel_cos+0x160>)
 800bff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bff8:	f7f4 f924 	bl	8000244 <__adddf3>
 800bffc:	4622      	mov	r2, r4
 800bffe:	462b      	mov	r3, r5
 800c000:	f7f4 fad6 	bl	80005b0 <__aeabi_dmul>
 800c004:	4622      	mov	r2, r4
 800c006:	462b      	mov	r3, r5
 800c008:	f7f4 fad2 	bl	80005b0 <__aeabi_dmul>
 800c00c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c010:	4604      	mov	r4, r0
 800c012:	460d      	mov	r5, r1
 800c014:	4640      	mov	r0, r8
 800c016:	4639      	mov	r1, r7
 800c018:	f7f4 faca 	bl	80005b0 <__aeabi_dmul>
 800c01c:	460b      	mov	r3, r1
 800c01e:	4602      	mov	r2, r0
 800c020:	4629      	mov	r1, r5
 800c022:	4620      	mov	r0, r4
 800c024:	f7f4 f90c 	bl	8000240 <__aeabi_dsub>
 800c028:	4b28      	ldr	r3, [pc, #160]	; (800c0cc <__kernel_cos+0x16c>)
 800c02a:	4680      	mov	r8, r0
 800c02c:	429e      	cmp	r6, r3
 800c02e:	4689      	mov	r9, r1
 800c030:	dc0e      	bgt.n	800c050 <__kernel_cos+0xf0>
 800c032:	4602      	mov	r2, r0
 800c034:	460b      	mov	r3, r1
 800c036:	4650      	mov	r0, sl
 800c038:	4659      	mov	r1, fp
 800c03a:	f7f4 f901 	bl	8000240 <__aeabi_dsub>
 800c03e:	4602      	mov	r2, r0
 800c040:	2000      	movs	r0, #0
 800c042:	460b      	mov	r3, r1
 800c044:	4922      	ldr	r1, [pc, #136]	; (800c0d0 <__kernel_cos+0x170>)
 800c046:	f7f4 f8fb 	bl	8000240 <__aeabi_dsub>
 800c04a:	b003      	add	sp, #12
 800c04c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c050:	2400      	movs	r4, #0
 800c052:	4b20      	ldr	r3, [pc, #128]	; (800c0d4 <__kernel_cos+0x174>)
 800c054:	4622      	mov	r2, r4
 800c056:	429e      	cmp	r6, r3
 800c058:	bfcc      	ite	gt
 800c05a:	4d1f      	ldrgt	r5, [pc, #124]	; (800c0d8 <__kernel_cos+0x178>)
 800c05c:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800c060:	462b      	mov	r3, r5
 800c062:	2000      	movs	r0, #0
 800c064:	491a      	ldr	r1, [pc, #104]	; (800c0d0 <__kernel_cos+0x170>)
 800c066:	f7f4 f8eb 	bl	8000240 <__aeabi_dsub>
 800c06a:	4622      	mov	r2, r4
 800c06c:	4606      	mov	r6, r0
 800c06e:	460f      	mov	r7, r1
 800c070:	462b      	mov	r3, r5
 800c072:	4650      	mov	r0, sl
 800c074:	4659      	mov	r1, fp
 800c076:	f7f4 f8e3 	bl	8000240 <__aeabi_dsub>
 800c07a:	4642      	mov	r2, r8
 800c07c:	464b      	mov	r3, r9
 800c07e:	f7f4 f8df 	bl	8000240 <__aeabi_dsub>
 800c082:	4602      	mov	r2, r0
 800c084:	460b      	mov	r3, r1
 800c086:	4630      	mov	r0, r6
 800c088:	4639      	mov	r1, r7
 800c08a:	e7dc      	b.n	800c046 <__kernel_cos+0xe6>
 800c08c:	2000      	movs	r0, #0
 800c08e:	4910      	ldr	r1, [pc, #64]	; (800c0d0 <__kernel_cos+0x170>)
 800c090:	e7db      	b.n	800c04a <__kernel_cos+0xea>
 800c092:	bf00      	nop
 800c094:	f3af 8000 	nop.w
 800c098:	be8838d4 	.word	0xbe8838d4
 800c09c:	bda8fae9 	.word	0xbda8fae9
 800c0a0:	bdb4b1c4 	.word	0xbdb4b1c4
 800c0a4:	3e21ee9e 	.word	0x3e21ee9e
 800c0a8:	809c52ad 	.word	0x809c52ad
 800c0ac:	3e927e4f 	.word	0x3e927e4f
 800c0b0:	19cb1590 	.word	0x19cb1590
 800c0b4:	3efa01a0 	.word	0x3efa01a0
 800c0b8:	16c15177 	.word	0x16c15177
 800c0bc:	3f56c16c 	.word	0x3f56c16c
 800c0c0:	5555554c 	.word	0x5555554c
 800c0c4:	3fa55555 	.word	0x3fa55555
 800c0c8:	3fe00000 	.word	0x3fe00000
 800c0cc:	3fd33332 	.word	0x3fd33332
 800c0d0:	3ff00000 	.word	0x3ff00000
 800c0d4:	3fe90000 	.word	0x3fe90000
 800c0d8:	3fd20000 	.word	0x3fd20000

0800c0dc <__kernel_rem_pio2>:
 800c0dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0e0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800c0e4:	9308      	str	r3, [sp, #32]
 800c0e6:	9106      	str	r1, [sp, #24]
 800c0e8:	4bb6      	ldr	r3, [pc, #728]	; (800c3c4 <__kernel_rem_pio2+0x2e8>)
 800c0ea:	99a2      	ldr	r1, [sp, #648]	; 0x288
 800c0ec:	f112 0f14 	cmn.w	r2, #20
 800c0f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c0f4:	bfa8      	it	ge
 800c0f6:	1ed4      	subge	r4, r2, #3
 800c0f8:	9302      	str	r3, [sp, #8]
 800c0fa:	9b08      	ldr	r3, [sp, #32]
 800c0fc:	bfb8      	it	lt
 800c0fe:	2400      	movlt	r4, #0
 800c100:	f103 33ff 	add.w	r3, r3, #4294967295
 800c104:	9307      	str	r3, [sp, #28]
 800c106:	bfa4      	itt	ge
 800c108:	2318      	movge	r3, #24
 800c10a:	fb94 f4f3 	sdivge	r4, r4, r3
 800c10e:	f06f 0317 	mvn.w	r3, #23
 800c112:	fb04 3303 	mla	r3, r4, r3, r3
 800c116:	eb03 0b02 	add.w	fp, r3, r2
 800c11a:	9a07      	ldr	r2, [sp, #28]
 800c11c:	9b02      	ldr	r3, [sp, #8]
 800c11e:	1aa7      	subs	r7, r4, r2
 800c120:	eb03 0802 	add.w	r8, r3, r2
 800c124:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800c126:	2500      	movs	r5, #0
 800c128:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c12c:	2200      	movs	r2, #0
 800c12e:	2300      	movs	r3, #0
 800c130:	9009      	str	r0, [sp, #36]	; 0x24
 800c132:	ae20      	add	r6, sp, #128	; 0x80
 800c134:	4545      	cmp	r5, r8
 800c136:	dd14      	ble.n	800c162 <__kernel_rem_pio2+0x86>
 800c138:	f04f 0800 	mov.w	r8, #0
 800c13c:	9a08      	ldr	r2, [sp, #32]
 800c13e:	ab20      	add	r3, sp, #128	; 0x80
 800c140:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 800c144:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 800c148:	9b02      	ldr	r3, [sp, #8]
 800c14a:	4598      	cmp	r8, r3
 800c14c:	dc35      	bgt.n	800c1ba <__kernel_rem_pio2+0xde>
 800c14e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c150:	2200      	movs	r2, #0
 800c152:	f1a3 0908 	sub.w	r9, r3, #8
 800c156:	2300      	movs	r3, #0
 800c158:	462f      	mov	r7, r5
 800c15a:	2600      	movs	r6, #0
 800c15c:	e9cd 2300 	strd	r2, r3, [sp]
 800c160:	e01f      	b.n	800c1a2 <__kernel_rem_pio2+0xc6>
 800c162:	42ef      	cmn	r7, r5
 800c164:	d40b      	bmi.n	800c17e <__kernel_rem_pio2+0xa2>
 800c166:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c16a:	e9cd 2300 	strd	r2, r3, [sp]
 800c16e:	f7f4 f9b5 	bl	80004dc <__aeabi_i2d>
 800c172:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c176:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c17a:	3501      	adds	r5, #1
 800c17c:	e7da      	b.n	800c134 <__kernel_rem_pio2+0x58>
 800c17e:	4610      	mov	r0, r2
 800c180:	4619      	mov	r1, r3
 800c182:	e7f8      	b.n	800c176 <__kernel_rem_pio2+0x9a>
 800c184:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c188:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800c18c:	f7f4 fa10 	bl	80005b0 <__aeabi_dmul>
 800c190:	4602      	mov	r2, r0
 800c192:	460b      	mov	r3, r1
 800c194:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c198:	f7f4 f854 	bl	8000244 <__adddf3>
 800c19c:	e9cd 0100 	strd	r0, r1, [sp]
 800c1a0:	3601      	adds	r6, #1
 800c1a2:	9b07      	ldr	r3, [sp, #28]
 800c1a4:	3f08      	subs	r7, #8
 800c1a6:	429e      	cmp	r6, r3
 800c1a8:	ddec      	ble.n	800c184 <__kernel_rem_pio2+0xa8>
 800c1aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c1ae:	f108 0801 	add.w	r8, r8, #1
 800c1b2:	e8ea 2302 	strd	r2, r3, [sl], #8
 800c1b6:	3508      	adds	r5, #8
 800c1b8:	e7c6      	b.n	800c148 <__kernel_rem_pio2+0x6c>
 800c1ba:	9b02      	ldr	r3, [sp, #8]
 800c1bc:	aa0c      	add	r2, sp, #48	; 0x30
 800c1be:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c1c2:	930b      	str	r3, [sp, #44]	; 0x2c
 800c1c4:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800c1c6:	9e02      	ldr	r6, [sp, #8]
 800c1c8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c1cc:	930a      	str	r3, [sp, #40]	; 0x28
 800c1ce:	ab98      	add	r3, sp, #608	; 0x260
 800c1d0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c1d4:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 800c1d8:	ab70      	add	r3, sp, #448	; 0x1c0
 800c1da:	eb03 0ac6 	add.w	sl, r3, r6, lsl #3
 800c1de:	46d0      	mov	r8, sl
 800c1e0:	46b1      	mov	r9, r6
 800c1e2:	af0c      	add	r7, sp, #48	; 0x30
 800c1e4:	9700      	str	r7, [sp, #0]
 800c1e6:	f1b9 0f00 	cmp.w	r9, #0
 800c1ea:	f1a8 0808 	sub.w	r8, r8, #8
 800c1ee:	dc71      	bgt.n	800c2d4 <__kernel_rem_pio2+0x1f8>
 800c1f0:	465a      	mov	r2, fp
 800c1f2:	4620      	mov	r0, r4
 800c1f4:	4629      	mov	r1, r5
 800c1f6:	f000 fbef 	bl	800c9d8 <scalbn>
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800c200:	4604      	mov	r4, r0
 800c202:	460d      	mov	r5, r1
 800c204:	f7f4 f9d4 	bl	80005b0 <__aeabi_dmul>
 800c208:	f000 fb66 	bl	800c8d8 <floor>
 800c20c:	2200      	movs	r2, #0
 800c20e:	4b6e      	ldr	r3, [pc, #440]	; (800c3c8 <__kernel_rem_pio2+0x2ec>)
 800c210:	f7f4 f9ce 	bl	80005b0 <__aeabi_dmul>
 800c214:	4602      	mov	r2, r0
 800c216:	460b      	mov	r3, r1
 800c218:	4620      	mov	r0, r4
 800c21a:	4629      	mov	r1, r5
 800c21c:	f7f4 f810 	bl	8000240 <__aeabi_dsub>
 800c220:	460d      	mov	r5, r1
 800c222:	4604      	mov	r4, r0
 800c224:	f7f4 fc5e 	bl	8000ae4 <__aeabi_d2iz>
 800c228:	9004      	str	r0, [sp, #16]
 800c22a:	f7f4 f957 	bl	80004dc <__aeabi_i2d>
 800c22e:	4602      	mov	r2, r0
 800c230:	460b      	mov	r3, r1
 800c232:	4620      	mov	r0, r4
 800c234:	4629      	mov	r1, r5
 800c236:	f7f4 f803 	bl	8000240 <__aeabi_dsub>
 800c23a:	f1bb 0f00 	cmp.w	fp, #0
 800c23e:	4680      	mov	r8, r0
 800c240:	4689      	mov	r9, r1
 800c242:	dd70      	ble.n	800c326 <__kernel_rem_pio2+0x24a>
 800c244:	1e72      	subs	r2, r6, #1
 800c246:	ab0c      	add	r3, sp, #48	; 0x30
 800c248:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c24c:	9c04      	ldr	r4, [sp, #16]
 800c24e:	f1cb 0118 	rsb	r1, fp, #24
 800c252:	fa40 f301 	asr.w	r3, r0, r1
 800c256:	441c      	add	r4, r3
 800c258:	408b      	lsls	r3, r1
 800c25a:	1ac0      	subs	r0, r0, r3
 800c25c:	ab0c      	add	r3, sp, #48	; 0x30
 800c25e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800c262:	f1cb 0317 	rsb	r3, fp, #23
 800c266:	9404      	str	r4, [sp, #16]
 800c268:	fa40 f303 	asr.w	r3, r0, r3
 800c26c:	9300      	str	r3, [sp, #0]
 800c26e:	9b00      	ldr	r3, [sp, #0]
 800c270:	2b00      	cmp	r3, #0
 800c272:	dd66      	ble.n	800c342 <__kernel_rem_pio2+0x266>
 800c274:	2200      	movs	r2, #0
 800c276:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800c27a:	4614      	mov	r4, r2
 800c27c:	9b04      	ldr	r3, [sp, #16]
 800c27e:	3301      	adds	r3, #1
 800c280:	9304      	str	r3, [sp, #16]
 800c282:	4296      	cmp	r6, r2
 800c284:	f300 80ac 	bgt.w	800c3e0 <__kernel_rem_pio2+0x304>
 800c288:	f1bb 0f00 	cmp.w	fp, #0
 800c28c:	dd07      	ble.n	800c29e <__kernel_rem_pio2+0x1c2>
 800c28e:	f1bb 0f01 	cmp.w	fp, #1
 800c292:	f000 80b4 	beq.w	800c3fe <__kernel_rem_pio2+0x322>
 800c296:	f1bb 0f02 	cmp.w	fp, #2
 800c29a:	f000 80ba 	beq.w	800c412 <__kernel_rem_pio2+0x336>
 800c29e:	9b00      	ldr	r3, [sp, #0]
 800c2a0:	2b02      	cmp	r3, #2
 800c2a2:	d14e      	bne.n	800c342 <__kernel_rem_pio2+0x266>
 800c2a4:	4642      	mov	r2, r8
 800c2a6:	464b      	mov	r3, r9
 800c2a8:	2000      	movs	r0, #0
 800c2aa:	4948      	ldr	r1, [pc, #288]	; (800c3cc <__kernel_rem_pio2+0x2f0>)
 800c2ac:	f7f3 ffc8 	bl	8000240 <__aeabi_dsub>
 800c2b0:	4680      	mov	r8, r0
 800c2b2:	4689      	mov	r9, r1
 800c2b4:	2c00      	cmp	r4, #0
 800c2b6:	d044      	beq.n	800c342 <__kernel_rem_pio2+0x266>
 800c2b8:	465a      	mov	r2, fp
 800c2ba:	2000      	movs	r0, #0
 800c2bc:	4943      	ldr	r1, [pc, #268]	; (800c3cc <__kernel_rem_pio2+0x2f0>)
 800c2be:	f000 fb8b 	bl	800c9d8 <scalbn>
 800c2c2:	4602      	mov	r2, r0
 800c2c4:	460b      	mov	r3, r1
 800c2c6:	4640      	mov	r0, r8
 800c2c8:	4649      	mov	r1, r9
 800c2ca:	f7f3 ffb9 	bl	8000240 <__aeabi_dsub>
 800c2ce:	4680      	mov	r8, r0
 800c2d0:	4689      	mov	r9, r1
 800c2d2:	e036      	b.n	800c342 <__kernel_rem_pio2+0x266>
 800c2d4:	2200      	movs	r2, #0
 800c2d6:	4b3e      	ldr	r3, [pc, #248]	; (800c3d0 <__kernel_rem_pio2+0x2f4>)
 800c2d8:	4620      	mov	r0, r4
 800c2da:	4629      	mov	r1, r5
 800c2dc:	f7f4 f968 	bl	80005b0 <__aeabi_dmul>
 800c2e0:	f7f4 fc00 	bl	8000ae4 <__aeabi_d2iz>
 800c2e4:	f7f4 f8fa 	bl	80004dc <__aeabi_i2d>
 800c2e8:	4602      	mov	r2, r0
 800c2ea:	460b      	mov	r3, r1
 800c2ec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c2f0:	2200      	movs	r2, #0
 800c2f2:	4b38      	ldr	r3, [pc, #224]	; (800c3d4 <__kernel_rem_pio2+0x2f8>)
 800c2f4:	f7f4 f95c 	bl	80005b0 <__aeabi_dmul>
 800c2f8:	4602      	mov	r2, r0
 800c2fa:	460b      	mov	r3, r1
 800c2fc:	4620      	mov	r0, r4
 800c2fe:	4629      	mov	r1, r5
 800c300:	f7f3 ff9e 	bl	8000240 <__aeabi_dsub>
 800c304:	f7f4 fbee 	bl	8000ae4 <__aeabi_d2iz>
 800c308:	9b00      	ldr	r3, [sp, #0]
 800c30a:	f109 39ff 	add.w	r9, r9, #4294967295
 800c30e:	f843 0b04 	str.w	r0, [r3], #4
 800c312:	9300      	str	r3, [sp, #0]
 800c314:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c318:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c31c:	f7f3 ff92 	bl	8000244 <__adddf3>
 800c320:	4604      	mov	r4, r0
 800c322:	460d      	mov	r5, r1
 800c324:	e75f      	b.n	800c1e6 <__kernel_rem_pio2+0x10a>
 800c326:	d105      	bne.n	800c334 <__kernel_rem_pio2+0x258>
 800c328:	1e73      	subs	r3, r6, #1
 800c32a:	aa0c      	add	r2, sp, #48	; 0x30
 800c32c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c330:	15c3      	asrs	r3, r0, #23
 800c332:	e79b      	b.n	800c26c <__kernel_rem_pio2+0x190>
 800c334:	2200      	movs	r2, #0
 800c336:	4b28      	ldr	r3, [pc, #160]	; (800c3d8 <__kernel_rem_pio2+0x2fc>)
 800c338:	f7f4 fbc0 	bl	8000abc <__aeabi_dcmpge>
 800c33c:	2800      	cmp	r0, #0
 800c33e:	d13e      	bne.n	800c3be <__kernel_rem_pio2+0x2e2>
 800c340:	9000      	str	r0, [sp, #0]
 800c342:	2200      	movs	r2, #0
 800c344:	2300      	movs	r3, #0
 800c346:	4640      	mov	r0, r8
 800c348:	4649      	mov	r1, r9
 800c34a:	f7f4 fb99 	bl	8000a80 <__aeabi_dcmpeq>
 800c34e:	2800      	cmp	r0, #0
 800c350:	f000 80b1 	beq.w	800c4b6 <__kernel_rem_pio2+0x3da>
 800c354:	1e74      	subs	r4, r6, #1
 800c356:	4623      	mov	r3, r4
 800c358:	2200      	movs	r2, #0
 800c35a:	9902      	ldr	r1, [sp, #8]
 800c35c:	428b      	cmp	r3, r1
 800c35e:	da5f      	bge.n	800c420 <__kernel_rem_pio2+0x344>
 800c360:	2a00      	cmp	r2, #0
 800c362:	d074      	beq.n	800c44e <__kernel_rem_pio2+0x372>
 800c364:	ab0c      	add	r3, sp, #48	; 0x30
 800c366:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800c36a:	f1ab 0b18 	sub.w	fp, fp, #24
 800c36e:	2b00      	cmp	r3, #0
 800c370:	f000 809f 	beq.w	800c4b2 <__kernel_rem_pio2+0x3d6>
 800c374:	465a      	mov	r2, fp
 800c376:	2000      	movs	r0, #0
 800c378:	4914      	ldr	r1, [pc, #80]	; (800c3cc <__kernel_rem_pio2+0x2f0>)
 800c37a:	f000 fb2d 	bl	800c9d8 <scalbn>
 800c37e:	46a2      	mov	sl, r4
 800c380:	4606      	mov	r6, r0
 800c382:	460f      	mov	r7, r1
 800c384:	f04f 0800 	mov.w	r8, #0
 800c388:	ab70      	add	r3, sp, #448	; 0x1c0
 800c38a:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800c3d0 <__kernel_rem_pio2+0x2f4>
 800c38e:	00e5      	lsls	r5, r4, #3
 800c390:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 800c394:	f1ba 0f00 	cmp.w	sl, #0
 800c398:	f280 80c3 	bge.w	800c522 <__kernel_rem_pio2+0x446>
 800c39c:	4626      	mov	r6, r4
 800c39e:	2e00      	cmp	r6, #0
 800c3a0:	f2c0 80f5 	blt.w	800c58e <__kernel_rem_pio2+0x4b2>
 800c3a4:	4b0d      	ldr	r3, [pc, #52]	; (800c3dc <__kernel_rem_pio2+0x300>)
 800c3a6:	f04f 0a00 	mov.w	sl, #0
 800c3aa:	9307      	str	r3, [sp, #28]
 800c3ac:	ab70      	add	r3, sp, #448	; 0x1c0
 800c3ae:	f04f 0b00 	mov.w	fp, #0
 800c3b2:	f04f 0800 	mov.w	r8, #0
 800c3b6:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800c3ba:	1ba7      	subs	r7, r4, r6
 800c3bc:	e0db      	b.n	800c576 <__kernel_rem_pio2+0x49a>
 800c3be:	2302      	movs	r3, #2
 800c3c0:	9300      	str	r3, [sp, #0]
 800c3c2:	e757      	b.n	800c274 <__kernel_rem_pio2+0x198>
 800c3c4:	08077198 	.word	0x08077198
 800c3c8:	40200000 	.word	0x40200000
 800c3cc:	3ff00000 	.word	0x3ff00000
 800c3d0:	3e700000 	.word	0x3e700000
 800c3d4:	41700000 	.word	0x41700000
 800c3d8:	3fe00000 	.word	0x3fe00000
 800c3dc:	08077158 	.word	0x08077158
 800c3e0:	683b      	ldr	r3, [r7, #0]
 800c3e2:	b944      	cbnz	r4, 800c3f6 <__kernel_rem_pio2+0x31a>
 800c3e4:	b11b      	cbz	r3, 800c3ee <__kernel_rem_pio2+0x312>
 800c3e6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c3ea:	603b      	str	r3, [r7, #0]
 800c3ec:	2301      	movs	r3, #1
 800c3ee:	461c      	mov	r4, r3
 800c3f0:	3201      	adds	r2, #1
 800c3f2:	3704      	adds	r7, #4
 800c3f4:	e745      	b.n	800c282 <__kernel_rem_pio2+0x1a6>
 800c3f6:	1acb      	subs	r3, r1, r3
 800c3f8:	603b      	str	r3, [r7, #0]
 800c3fa:	4623      	mov	r3, r4
 800c3fc:	e7f7      	b.n	800c3ee <__kernel_rem_pio2+0x312>
 800c3fe:	1e72      	subs	r2, r6, #1
 800c400:	ab0c      	add	r3, sp, #48	; 0x30
 800c402:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c406:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c40a:	a90c      	add	r1, sp, #48	; 0x30
 800c40c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c410:	e745      	b.n	800c29e <__kernel_rem_pio2+0x1c2>
 800c412:	1e72      	subs	r2, r6, #1
 800c414:	ab0c      	add	r3, sp, #48	; 0x30
 800c416:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c41a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c41e:	e7f4      	b.n	800c40a <__kernel_rem_pio2+0x32e>
 800c420:	a90c      	add	r1, sp, #48	; 0x30
 800c422:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c426:	3b01      	subs	r3, #1
 800c428:	430a      	orrs	r2, r1
 800c42a:	e796      	b.n	800c35a <__kernel_rem_pio2+0x27e>
 800c42c:	3401      	adds	r4, #1
 800c42e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c432:	2a00      	cmp	r2, #0
 800c434:	d0fa      	beq.n	800c42c <__kernel_rem_pio2+0x350>
 800c436:	9b08      	ldr	r3, [sp, #32]
 800c438:	f106 0801 	add.w	r8, r6, #1
 800c43c:	18f5      	adds	r5, r6, r3
 800c43e:	ab20      	add	r3, sp, #128	; 0x80
 800c440:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c444:	4434      	add	r4, r6
 800c446:	4544      	cmp	r4, r8
 800c448:	da04      	bge.n	800c454 <__kernel_rem_pio2+0x378>
 800c44a:	4626      	mov	r6, r4
 800c44c:	e6bf      	b.n	800c1ce <__kernel_rem_pio2+0xf2>
 800c44e:	2401      	movs	r4, #1
 800c450:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c452:	e7ec      	b.n	800c42e <__kernel_rem_pio2+0x352>
 800c454:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c456:	f04f 0900 	mov.w	r9, #0
 800c45a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800c45e:	f7f4 f83d 	bl	80004dc <__aeabi_i2d>
 800c462:	2600      	movs	r6, #0
 800c464:	2700      	movs	r7, #0
 800c466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c468:	e9c5 0100 	strd	r0, r1, [r5]
 800c46c:	3b08      	subs	r3, #8
 800c46e:	9300      	str	r3, [sp, #0]
 800c470:	9504      	str	r5, [sp, #16]
 800c472:	9b07      	ldr	r3, [sp, #28]
 800c474:	4599      	cmp	r9, r3
 800c476:	dd05      	ble.n	800c484 <__kernel_rem_pio2+0x3a8>
 800c478:	e9ea 6702 	strd	r6, r7, [sl, #8]!
 800c47c:	f108 0801 	add.w	r8, r8, #1
 800c480:	3508      	adds	r5, #8
 800c482:	e7e0      	b.n	800c446 <__kernel_rem_pio2+0x36a>
 800c484:	f8dd c010 	ldr.w	ip, [sp, #16]
 800c488:	9900      	ldr	r1, [sp, #0]
 800c48a:	f109 0901 	add.w	r9, r9, #1
 800c48e:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 800c492:	9100      	str	r1, [sp, #0]
 800c494:	e87c 0102 	ldrd	r0, r1, [ip], #-8
 800c498:	f8cd c010 	str.w	ip, [sp, #16]
 800c49c:	f7f4 f888 	bl	80005b0 <__aeabi_dmul>
 800c4a0:	4602      	mov	r2, r0
 800c4a2:	460b      	mov	r3, r1
 800c4a4:	4630      	mov	r0, r6
 800c4a6:	4639      	mov	r1, r7
 800c4a8:	f7f3 fecc 	bl	8000244 <__adddf3>
 800c4ac:	4606      	mov	r6, r0
 800c4ae:	460f      	mov	r7, r1
 800c4b0:	e7df      	b.n	800c472 <__kernel_rem_pio2+0x396>
 800c4b2:	3c01      	subs	r4, #1
 800c4b4:	e756      	b.n	800c364 <__kernel_rem_pio2+0x288>
 800c4b6:	f1cb 0200 	rsb	r2, fp, #0
 800c4ba:	4640      	mov	r0, r8
 800c4bc:	4649      	mov	r1, r9
 800c4be:	f000 fa8b 	bl	800c9d8 <scalbn>
 800c4c2:	2200      	movs	r2, #0
 800c4c4:	4ba4      	ldr	r3, [pc, #656]	; (800c758 <__kernel_rem_pio2+0x67c>)
 800c4c6:	4604      	mov	r4, r0
 800c4c8:	460d      	mov	r5, r1
 800c4ca:	f7f4 faf7 	bl	8000abc <__aeabi_dcmpge>
 800c4ce:	b1f8      	cbz	r0, 800c510 <__kernel_rem_pio2+0x434>
 800c4d0:	2200      	movs	r2, #0
 800c4d2:	4ba2      	ldr	r3, [pc, #648]	; (800c75c <__kernel_rem_pio2+0x680>)
 800c4d4:	4620      	mov	r0, r4
 800c4d6:	4629      	mov	r1, r5
 800c4d8:	f7f4 f86a 	bl	80005b0 <__aeabi_dmul>
 800c4dc:	f7f4 fb02 	bl	8000ae4 <__aeabi_d2iz>
 800c4e0:	4607      	mov	r7, r0
 800c4e2:	f7f3 fffb 	bl	80004dc <__aeabi_i2d>
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	4b9b      	ldr	r3, [pc, #620]	; (800c758 <__kernel_rem_pio2+0x67c>)
 800c4ea:	f7f4 f861 	bl	80005b0 <__aeabi_dmul>
 800c4ee:	460b      	mov	r3, r1
 800c4f0:	4602      	mov	r2, r0
 800c4f2:	4629      	mov	r1, r5
 800c4f4:	4620      	mov	r0, r4
 800c4f6:	f7f3 fea3 	bl	8000240 <__aeabi_dsub>
 800c4fa:	f7f4 faf3 	bl	8000ae4 <__aeabi_d2iz>
 800c4fe:	1c74      	adds	r4, r6, #1
 800c500:	ab0c      	add	r3, sp, #48	; 0x30
 800c502:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800c506:	f10b 0b18 	add.w	fp, fp, #24
 800c50a:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
 800c50e:	e731      	b.n	800c374 <__kernel_rem_pio2+0x298>
 800c510:	4620      	mov	r0, r4
 800c512:	4629      	mov	r1, r5
 800c514:	f7f4 fae6 	bl	8000ae4 <__aeabi_d2iz>
 800c518:	ab0c      	add	r3, sp, #48	; 0x30
 800c51a:	4634      	mov	r4, r6
 800c51c:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800c520:	e728      	b.n	800c374 <__kernel_rem_pio2+0x298>
 800c522:	ab0c      	add	r3, sp, #48	; 0x30
 800c524:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800c528:	f7f3 ffd8 	bl	80004dc <__aeabi_i2d>
 800c52c:	4632      	mov	r2, r6
 800c52e:	463b      	mov	r3, r7
 800c530:	f7f4 f83e 	bl	80005b0 <__aeabi_dmul>
 800c534:	4642      	mov	r2, r8
 800c536:	e86b 0102 	strd	r0, r1, [fp], #-8
 800c53a:	464b      	mov	r3, r9
 800c53c:	4630      	mov	r0, r6
 800c53e:	4639      	mov	r1, r7
 800c540:	f7f4 f836 	bl	80005b0 <__aeabi_dmul>
 800c544:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c548:	4606      	mov	r6, r0
 800c54a:	460f      	mov	r7, r1
 800c54c:	e722      	b.n	800c394 <__kernel_rem_pio2+0x2b8>
 800c54e:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800c552:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800c556:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 800c55a:	f8cd c01c 	str.w	ip, [sp, #28]
 800c55e:	f7f4 f827 	bl	80005b0 <__aeabi_dmul>
 800c562:	4602      	mov	r2, r0
 800c564:	460b      	mov	r3, r1
 800c566:	4650      	mov	r0, sl
 800c568:	4659      	mov	r1, fp
 800c56a:	f7f3 fe6b 	bl	8000244 <__adddf3>
 800c56e:	4682      	mov	sl, r0
 800c570:	468b      	mov	fp, r1
 800c572:	f108 0801 	add.w	r8, r8, #1
 800c576:	9b02      	ldr	r3, [sp, #8]
 800c578:	4598      	cmp	r8, r3
 800c57a:	dc01      	bgt.n	800c580 <__kernel_rem_pio2+0x4a4>
 800c57c:	45b8      	cmp	r8, r7
 800c57e:	dde6      	ble.n	800c54e <__kernel_rem_pio2+0x472>
 800c580:	ab48      	add	r3, sp, #288	; 0x120
 800c582:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800c586:	e9c7 ab00 	strd	sl, fp, [r7]
 800c58a:	3e01      	subs	r6, #1
 800c58c:	e707      	b.n	800c39e <__kernel_rem_pio2+0x2c2>
 800c58e:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800c590:	2b02      	cmp	r3, #2
 800c592:	dc09      	bgt.n	800c5a8 <__kernel_rem_pio2+0x4cc>
 800c594:	2b00      	cmp	r3, #0
 800c596:	dc32      	bgt.n	800c5fe <__kernel_rem_pio2+0x522>
 800c598:	d05a      	beq.n	800c650 <__kernel_rem_pio2+0x574>
 800c59a:	9b04      	ldr	r3, [sp, #16]
 800c59c:	f003 0007 	and.w	r0, r3, #7
 800c5a0:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800c5a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5a8:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800c5aa:	2b03      	cmp	r3, #3
 800c5ac:	d1f5      	bne.n	800c59a <__kernel_rem_pio2+0x4be>
 800c5ae:	ab48      	add	r3, sp, #288	; 0x120
 800c5b0:	441d      	add	r5, r3
 800c5b2:	46aa      	mov	sl, r5
 800c5b4:	46a3      	mov	fp, r4
 800c5b6:	f1bb 0f00 	cmp.w	fp, #0
 800c5ba:	dc76      	bgt.n	800c6aa <__kernel_rem_pio2+0x5ce>
 800c5bc:	46aa      	mov	sl, r5
 800c5be:	46a3      	mov	fp, r4
 800c5c0:	f1bb 0f01 	cmp.w	fp, #1
 800c5c4:	f300 8090 	bgt.w	800c6e8 <__kernel_rem_pio2+0x60c>
 800c5c8:	2700      	movs	r7, #0
 800c5ca:	463e      	mov	r6, r7
 800c5cc:	2c01      	cmp	r4, #1
 800c5ce:	f300 80aa 	bgt.w	800c726 <__kernel_rem_pio2+0x64a>
 800c5d2:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 800c5d6:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 800c5da:	9b00      	ldr	r3, [sp, #0]
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	f040 80ac 	bne.w	800c73a <__kernel_rem_pio2+0x65e>
 800c5e2:	4603      	mov	r3, r0
 800c5e4:	462a      	mov	r2, r5
 800c5e6:	9806      	ldr	r0, [sp, #24]
 800c5e8:	e9c0 2300 	strd	r2, r3, [r0]
 800c5ec:	4622      	mov	r2, r4
 800c5ee:	460b      	mov	r3, r1
 800c5f0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c5f4:	463a      	mov	r2, r7
 800c5f6:	4633      	mov	r3, r6
 800c5f8:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800c5fc:	e7cd      	b.n	800c59a <__kernel_rem_pio2+0x4be>
 800c5fe:	2000      	movs	r0, #0
 800c600:	46a0      	mov	r8, r4
 800c602:	4601      	mov	r1, r0
 800c604:	ab48      	add	r3, sp, #288	; 0x120
 800c606:	441d      	add	r5, r3
 800c608:	f1b8 0f00 	cmp.w	r8, #0
 800c60c:	da3a      	bge.n	800c684 <__kernel_rem_pio2+0x5a8>
 800c60e:	9b00      	ldr	r3, [sp, #0]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d03e      	beq.n	800c692 <__kernel_rem_pio2+0x5b6>
 800c614:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 800c618:	4602      	mov	r2, r0
 800c61a:	462b      	mov	r3, r5
 800c61c:	9d06      	ldr	r5, [sp, #24]
 800c61e:	2601      	movs	r6, #1
 800c620:	e9c5 2300 	strd	r2, r3, [r5]
 800c624:	460b      	mov	r3, r1
 800c626:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800c62a:	f7f3 fe09 	bl	8000240 <__aeabi_dsub>
 800c62e:	4684      	mov	ip, r0
 800c630:	460f      	mov	r7, r1
 800c632:	ad48      	add	r5, sp, #288	; 0x120
 800c634:	42b4      	cmp	r4, r6
 800c636:	f105 0508 	add.w	r5, r5, #8
 800c63a:	da2c      	bge.n	800c696 <__kernel_rem_pio2+0x5ba>
 800c63c:	9b00      	ldr	r3, [sp, #0]
 800c63e:	b10b      	cbz	r3, 800c644 <__kernel_rem_pio2+0x568>
 800c640:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800c644:	4662      	mov	r2, ip
 800c646:	463b      	mov	r3, r7
 800c648:	9906      	ldr	r1, [sp, #24]
 800c64a:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800c64e:	e7a4      	b.n	800c59a <__kernel_rem_pio2+0x4be>
 800c650:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 800c652:	ab48      	add	r3, sp, #288	; 0x120
 800c654:	4637      	mov	r7, r6
 800c656:	441d      	add	r5, r3
 800c658:	2c00      	cmp	r4, #0
 800c65a:	da09      	bge.n	800c670 <__kernel_rem_pio2+0x594>
 800c65c:	9b00      	ldr	r3, [sp, #0]
 800c65e:	b10b      	cbz	r3, 800c664 <__kernel_rem_pio2+0x588>
 800c660:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800c664:	4632      	mov	r2, r6
 800c666:	463b      	mov	r3, r7
 800c668:	9906      	ldr	r1, [sp, #24]
 800c66a:	e9c1 2300 	strd	r2, r3, [r1]
 800c66e:	e794      	b.n	800c59a <__kernel_rem_pio2+0x4be>
 800c670:	4630      	mov	r0, r6
 800c672:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800c676:	4639      	mov	r1, r7
 800c678:	f7f3 fde4 	bl	8000244 <__adddf3>
 800c67c:	3c01      	subs	r4, #1
 800c67e:	4606      	mov	r6, r0
 800c680:	460f      	mov	r7, r1
 800c682:	e7e9      	b.n	800c658 <__kernel_rem_pio2+0x57c>
 800c684:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800c688:	f7f3 fddc 	bl	8000244 <__adddf3>
 800c68c:	f108 38ff 	add.w	r8, r8, #4294967295
 800c690:	e7ba      	b.n	800c608 <__kernel_rem_pio2+0x52c>
 800c692:	460d      	mov	r5, r1
 800c694:	e7c0      	b.n	800c618 <__kernel_rem_pio2+0x53c>
 800c696:	4660      	mov	r0, ip
 800c698:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c69c:	4639      	mov	r1, r7
 800c69e:	f7f3 fdd1 	bl	8000244 <__adddf3>
 800c6a2:	3601      	adds	r6, #1
 800c6a4:	4684      	mov	ip, r0
 800c6a6:	460f      	mov	r7, r1
 800c6a8:	e7c4      	b.n	800c634 <__kernel_rem_pio2+0x558>
 800c6aa:	e9da 6700 	ldrd	r6, r7, [sl]
 800c6ae:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 800c6b2:	4632      	mov	r2, r6
 800c6b4:	463b      	mov	r3, r7
 800c6b6:	4640      	mov	r0, r8
 800c6b8:	4649      	mov	r1, r9
 800c6ba:	f7f3 fdc3 	bl	8000244 <__adddf3>
 800c6be:	4602      	mov	r2, r0
 800c6c0:	460b      	mov	r3, r1
 800c6c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c6c6:	4640      	mov	r0, r8
 800c6c8:	4649      	mov	r1, r9
 800c6ca:	f7f3 fdb9 	bl	8000240 <__aeabi_dsub>
 800c6ce:	4632      	mov	r2, r6
 800c6d0:	463b      	mov	r3, r7
 800c6d2:	f7f3 fdb7 	bl	8000244 <__adddf3>
 800c6d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c6da:	e86a 0102 	strd	r0, r1, [sl], #-8
 800c6de:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c6e2:	e9ca 2300 	strd	r2, r3, [sl]
 800c6e6:	e766      	b.n	800c5b6 <__kernel_rem_pio2+0x4da>
 800c6e8:	e9da 8900 	ldrd	r8, r9, [sl]
 800c6ec:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 800c6f0:	4642      	mov	r2, r8
 800c6f2:	464b      	mov	r3, r9
 800c6f4:	4630      	mov	r0, r6
 800c6f6:	4639      	mov	r1, r7
 800c6f8:	f7f3 fda4 	bl	8000244 <__adddf3>
 800c6fc:	4602      	mov	r2, r0
 800c6fe:	460b      	mov	r3, r1
 800c700:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c704:	4630      	mov	r0, r6
 800c706:	4639      	mov	r1, r7
 800c708:	f7f3 fd9a 	bl	8000240 <__aeabi_dsub>
 800c70c:	4642      	mov	r2, r8
 800c70e:	464b      	mov	r3, r9
 800c710:	f7f3 fd98 	bl	8000244 <__adddf3>
 800c714:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c718:	e86a 0102 	strd	r0, r1, [sl], #-8
 800c71c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c720:	e9ca 2300 	strd	r2, r3, [sl]
 800c724:	e74c      	b.n	800c5c0 <__kernel_rem_pio2+0x4e4>
 800c726:	4638      	mov	r0, r7
 800c728:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800c72c:	4631      	mov	r1, r6
 800c72e:	f7f3 fd89 	bl	8000244 <__adddf3>
 800c732:	3c01      	subs	r4, #1
 800c734:	4607      	mov	r7, r0
 800c736:	460e      	mov	r6, r1
 800c738:	e748      	b.n	800c5cc <__kernel_rem_pio2+0x4f0>
 800c73a:	9b06      	ldr	r3, [sp, #24]
 800c73c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800c740:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800c744:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800c748:	e9c3 0401 	strd	r0, r4, [r3, #4]
 800c74c:	e9c3 1703 	strd	r1, r7, [r3, #12]
 800c750:	601d      	str	r5, [r3, #0]
 800c752:	615e      	str	r6, [r3, #20]
 800c754:	e721      	b.n	800c59a <__kernel_rem_pio2+0x4be>
 800c756:	bf00      	nop
 800c758:	41700000 	.word	0x41700000
 800c75c:	3e700000 	.word	0x3e700000

0800c760 <__kernel_sin>:
 800c760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c764:	b086      	sub	sp, #24
 800c766:	e9cd 2300 	strd	r2, r3, [sp]
 800c76a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c76e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c772:	4682      	mov	sl, r0
 800c774:	460c      	mov	r4, r1
 800c776:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800c778:	da03      	bge.n	800c782 <__kernel_sin+0x22>
 800c77a:	f7f4 f9b3 	bl	8000ae4 <__aeabi_d2iz>
 800c77e:	2800      	cmp	r0, #0
 800c780:	d050      	beq.n	800c824 <__kernel_sin+0xc4>
 800c782:	4652      	mov	r2, sl
 800c784:	4623      	mov	r3, r4
 800c786:	4650      	mov	r0, sl
 800c788:	4621      	mov	r1, r4
 800c78a:	f7f3 ff11 	bl	80005b0 <__aeabi_dmul>
 800c78e:	4606      	mov	r6, r0
 800c790:	460f      	mov	r7, r1
 800c792:	4602      	mov	r2, r0
 800c794:	460b      	mov	r3, r1
 800c796:	4650      	mov	r0, sl
 800c798:	4621      	mov	r1, r4
 800c79a:	f7f3 ff09 	bl	80005b0 <__aeabi_dmul>
 800c79e:	a33e      	add	r3, pc, #248	; (adr r3, 800c898 <__kernel_sin+0x138>)
 800c7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7a4:	4680      	mov	r8, r0
 800c7a6:	4689      	mov	r9, r1
 800c7a8:	4630      	mov	r0, r6
 800c7aa:	4639      	mov	r1, r7
 800c7ac:	f7f3 ff00 	bl	80005b0 <__aeabi_dmul>
 800c7b0:	a33b      	add	r3, pc, #236	; (adr r3, 800c8a0 <__kernel_sin+0x140>)
 800c7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7b6:	f7f3 fd43 	bl	8000240 <__aeabi_dsub>
 800c7ba:	4632      	mov	r2, r6
 800c7bc:	463b      	mov	r3, r7
 800c7be:	f7f3 fef7 	bl	80005b0 <__aeabi_dmul>
 800c7c2:	a339      	add	r3, pc, #228	; (adr r3, 800c8a8 <__kernel_sin+0x148>)
 800c7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7c8:	f7f3 fd3c 	bl	8000244 <__adddf3>
 800c7cc:	4632      	mov	r2, r6
 800c7ce:	463b      	mov	r3, r7
 800c7d0:	f7f3 feee 	bl	80005b0 <__aeabi_dmul>
 800c7d4:	a336      	add	r3, pc, #216	; (adr r3, 800c8b0 <__kernel_sin+0x150>)
 800c7d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7da:	f7f3 fd31 	bl	8000240 <__aeabi_dsub>
 800c7de:	4632      	mov	r2, r6
 800c7e0:	463b      	mov	r3, r7
 800c7e2:	f7f3 fee5 	bl	80005b0 <__aeabi_dmul>
 800c7e6:	a334      	add	r3, pc, #208	; (adr r3, 800c8b8 <__kernel_sin+0x158>)
 800c7e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ec:	f7f3 fd2a 	bl	8000244 <__adddf3>
 800c7f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c7f4:	b9dd      	cbnz	r5, 800c82e <__kernel_sin+0xce>
 800c7f6:	4602      	mov	r2, r0
 800c7f8:	460b      	mov	r3, r1
 800c7fa:	4630      	mov	r0, r6
 800c7fc:	4639      	mov	r1, r7
 800c7fe:	f7f3 fed7 	bl	80005b0 <__aeabi_dmul>
 800c802:	a32f      	add	r3, pc, #188	; (adr r3, 800c8c0 <__kernel_sin+0x160>)
 800c804:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c808:	f7f3 fd1a 	bl	8000240 <__aeabi_dsub>
 800c80c:	4642      	mov	r2, r8
 800c80e:	464b      	mov	r3, r9
 800c810:	f7f3 fece 	bl	80005b0 <__aeabi_dmul>
 800c814:	4602      	mov	r2, r0
 800c816:	460b      	mov	r3, r1
 800c818:	4650      	mov	r0, sl
 800c81a:	4621      	mov	r1, r4
 800c81c:	f7f3 fd12 	bl	8000244 <__adddf3>
 800c820:	4682      	mov	sl, r0
 800c822:	460c      	mov	r4, r1
 800c824:	4650      	mov	r0, sl
 800c826:	4621      	mov	r1, r4
 800c828:	b006      	add	sp, #24
 800c82a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c82e:	2200      	movs	r2, #0
 800c830:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c834:	4b24      	ldr	r3, [pc, #144]	; (800c8c8 <__kernel_sin+0x168>)
 800c836:	f7f3 febb 	bl	80005b0 <__aeabi_dmul>
 800c83a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c83e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c842:	4640      	mov	r0, r8
 800c844:	4649      	mov	r1, r9
 800c846:	f7f3 feb3 	bl	80005b0 <__aeabi_dmul>
 800c84a:	4602      	mov	r2, r0
 800c84c:	460b      	mov	r3, r1
 800c84e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c852:	f7f3 fcf5 	bl	8000240 <__aeabi_dsub>
 800c856:	4632      	mov	r2, r6
 800c858:	463b      	mov	r3, r7
 800c85a:	f7f3 fea9 	bl	80005b0 <__aeabi_dmul>
 800c85e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c862:	f7f3 fced 	bl	8000240 <__aeabi_dsub>
 800c866:	a316      	add	r3, pc, #88	; (adr r3, 800c8c0 <__kernel_sin+0x160>)
 800c868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c86c:	4606      	mov	r6, r0
 800c86e:	460f      	mov	r7, r1
 800c870:	4640      	mov	r0, r8
 800c872:	4649      	mov	r1, r9
 800c874:	f7f3 fe9c 	bl	80005b0 <__aeabi_dmul>
 800c878:	4602      	mov	r2, r0
 800c87a:	460b      	mov	r3, r1
 800c87c:	4630      	mov	r0, r6
 800c87e:	4639      	mov	r1, r7
 800c880:	f7f3 fce0 	bl	8000244 <__adddf3>
 800c884:	4602      	mov	r2, r0
 800c886:	460b      	mov	r3, r1
 800c888:	4650      	mov	r0, sl
 800c88a:	4621      	mov	r1, r4
 800c88c:	f7f3 fcd8 	bl	8000240 <__aeabi_dsub>
 800c890:	e7c6      	b.n	800c820 <__kernel_sin+0xc0>
 800c892:	bf00      	nop
 800c894:	f3af 8000 	nop.w
 800c898:	5acfd57c 	.word	0x5acfd57c
 800c89c:	3de5d93a 	.word	0x3de5d93a
 800c8a0:	8a2b9ceb 	.word	0x8a2b9ceb
 800c8a4:	3e5ae5e6 	.word	0x3e5ae5e6
 800c8a8:	57b1fe7d 	.word	0x57b1fe7d
 800c8ac:	3ec71de3 	.word	0x3ec71de3
 800c8b0:	19c161d5 	.word	0x19c161d5
 800c8b4:	3f2a01a0 	.word	0x3f2a01a0
 800c8b8:	1110f8a6 	.word	0x1110f8a6
 800c8bc:	3f811111 	.word	0x3f811111
 800c8c0:	55555549 	.word	0x55555549
 800c8c4:	3fc55555 	.word	0x3fc55555
 800c8c8:	3fe00000 	.word	0x3fe00000

0800c8cc <fabs>:
 800c8cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c8d0:	4770      	bx	lr
 800c8d2:	0000      	movs	r0, r0
 800c8d4:	0000      	movs	r0, r0
	...

0800c8d8 <floor>:
 800c8d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c8dc:	f3c1 580a 	ubfx	r8, r1, #20, #11
 800c8e0:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800c8e4:	2e13      	cmp	r6, #19
 800c8e6:	4602      	mov	r2, r0
 800c8e8:	460b      	mov	r3, r1
 800c8ea:	4607      	mov	r7, r0
 800c8ec:	460c      	mov	r4, r1
 800c8ee:	4605      	mov	r5, r0
 800c8f0:	dc33      	bgt.n	800c95a <floor+0x82>
 800c8f2:	2e00      	cmp	r6, #0
 800c8f4:	da14      	bge.n	800c920 <floor+0x48>
 800c8f6:	a334      	add	r3, pc, #208	; (adr r3, 800c9c8 <floor+0xf0>)
 800c8f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8fc:	f7f3 fca2 	bl	8000244 <__adddf3>
 800c900:	2200      	movs	r2, #0
 800c902:	2300      	movs	r3, #0
 800c904:	f7f4 f8e4 	bl	8000ad0 <__aeabi_dcmpgt>
 800c908:	b138      	cbz	r0, 800c91a <floor+0x42>
 800c90a:	2c00      	cmp	r4, #0
 800c90c:	da58      	bge.n	800c9c0 <floor+0xe8>
 800c90e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c912:	431d      	orrs	r5, r3
 800c914:	d001      	beq.n	800c91a <floor+0x42>
 800c916:	2500      	movs	r5, #0
 800c918:	4c2d      	ldr	r4, [pc, #180]	; (800c9d0 <floor+0xf8>)
 800c91a:	4623      	mov	r3, r4
 800c91c:	462f      	mov	r7, r5
 800c91e:	e025      	b.n	800c96c <floor+0x94>
 800c920:	4a2c      	ldr	r2, [pc, #176]	; (800c9d4 <floor+0xfc>)
 800c922:	fa42 f806 	asr.w	r8, r2, r6
 800c926:	ea01 0208 	and.w	r2, r1, r8
 800c92a:	4302      	orrs	r2, r0
 800c92c:	d01e      	beq.n	800c96c <floor+0x94>
 800c92e:	a326      	add	r3, pc, #152	; (adr r3, 800c9c8 <floor+0xf0>)
 800c930:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c934:	f7f3 fc86 	bl	8000244 <__adddf3>
 800c938:	2200      	movs	r2, #0
 800c93a:	2300      	movs	r3, #0
 800c93c:	f7f4 f8c8 	bl	8000ad0 <__aeabi_dcmpgt>
 800c940:	2800      	cmp	r0, #0
 800c942:	d0ea      	beq.n	800c91a <floor+0x42>
 800c944:	2c00      	cmp	r4, #0
 800c946:	bfbe      	ittt	lt
 800c948:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c94c:	fa43 f606 	asrlt.w	r6, r3, r6
 800c950:	19a4      	addlt	r4, r4, r6
 800c952:	2500      	movs	r5, #0
 800c954:	ea24 0408 	bic.w	r4, r4, r8
 800c958:	e7df      	b.n	800c91a <floor+0x42>
 800c95a:	2e33      	cmp	r6, #51	; 0x33
 800c95c:	dd0a      	ble.n	800c974 <floor+0x9c>
 800c95e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c962:	d103      	bne.n	800c96c <floor+0x94>
 800c964:	f7f3 fc6e 	bl	8000244 <__adddf3>
 800c968:	4607      	mov	r7, r0
 800c96a:	460b      	mov	r3, r1
 800c96c:	4638      	mov	r0, r7
 800c96e:	4619      	mov	r1, r3
 800c970:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c974:	f04f 32ff 	mov.w	r2, #4294967295
 800c978:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800c97c:	fa22 f808 	lsr.w	r8, r2, r8
 800c980:	ea18 0f00 	tst.w	r8, r0
 800c984:	d0f2      	beq.n	800c96c <floor+0x94>
 800c986:	a310      	add	r3, pc, #64	; (adr r3, 800c9c8 <floor+0xf0>)
 800c988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c98c:	f7f3 fc5a 	bl	8000244 <__adddf3>
 800c990:	2200      	movs	r2, #0
 800c992:	2300      	movs	r3, #0
 800c994:	f7f4 f89c 	bl	8000ad0 <__aeabi_dcmpgt>
 800c998:	2800      	cmp	r0, #0
 800c99a:	d0be      	beq.n	800c91a <floor+0x42>
 800c99c:	2c00      	cmp	r4, #0
 800c99e:	da02      	bge.n	800c9a6 <floor+0xce>
 800c9a0:	2e14      	cmp	r6, #20
 800c9a2:	d103      	bne.n	800c9ac <floor+0xd4>
 800c9a4:	3401      	adds	r4, #1
 800c9a6:	ea25 0508 	bic.w	r5, r5, r8
 800c9aa:	e7b6      	b.n	800c91a <floor+0x42>
 800c9ac:	2301      	movs	r3, #1
 800c9ae:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c9b2:	fa03 f606 	lsl.w	r6, r3, r6
 800c9b6:	4435      	add	r5, r6
 800c9b8:	42bd      	cmp	r5, r7
 800c9ba:	bf38      	it	cc
 800c9bc:	18e4      	addcc	r4, r4, r3
 800c9be:	e7f2      	b.n	800c9a6 <floor+0xce>
 800c9c0:	2500      	movs	r5, #0
 800c9c2:	462c      	mov	r4, r5
 800c9c4:	e7a9      	b.n	800c91a <floor+0x42>
 800c9c6:	bf00      	nop
 800c9c8:	8800759c 	.word	0x8800759c
 800c9cc:	7e37e43c 	.word	0x7e37e43c
 800c9d0:	bff00000 	.word	0xbff00000
 800c9d4:	000fffff 	.word	0x000fffff

0800c9d8 <scalbn>:
 800c9d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9da:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800c9de:	4604      	mov	r4, r0
 800c9e0:	460d      	mov	r5, r1
 800c9e2:	4617      	mov	r7, r2
 800c9e4:	460b      	mov	r3, r1
 800c9e6:	b996      	cbnz	r6, 800ca0e <scalbn+0x36>
 800c9e8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c9ec:	4303      	orrs	r3, r0
 800c9ee:	d039      	beq.n	800ca64 <scalbn+0x8c>
 800c9f0:	4b33      	ldr	r3, [pc, #204]	; (800cac0 <scalbn+0xe8>)
 800c9f2:	2200      	movs	r2, #0
 800c9f4:	f7f3 fddc 	bl	80005b0 <__aeabi_dmul>
 800c9f8:	4b32      	ldr	r3, [pc, #200]	; (800cac4 <scalbn+0xec>)
 800c9fa:	4604      	mov	r4, r0
 800c9fc:	429f      	cmp	r7, r3
 800c9fe:	460d      	mov	r5, r1
 800ca00:	da0f      	bge.n	800ca22 <scalbn+0x4a>
 800ca02:	a32b      	add	r3, pc, #172	; (adr r3, 800cab0 <scalbn+0xd8>)
 800ca04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca08:	f7f3 fdd2 	bl	80005b0 <__aeabi_dmul>
 800ca0c:	e006      	b.n	800ca1c <scalbn+0x44>
 800ca0e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800ca12:	4296      	cmp	r6, r2
 800ca14:	d10a      	bne.n	800ca2c <scalbn+0x54>
 800ca16:	4602      	mov	r2, r0
 800ca18:	f7f3 fc14 	bl	8000244 <__adddf3>
 800ca1c:	4604      	mov	r4, r0
 800ca1e:	460d      	mov	r5, r1
 800ca20:	e020      	b.n	800ca64 <scalbn+0x8c>
 800ca22:	460b      	mov	r3, r1
 800ca24:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ca28:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800ca2c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800ca30:	19b9      	adds	r1, r7, r6
 800ca32:	4291      	cmp	r1, r2
 800ca34:	dd0e      	ble.n	800ca54 <scalbn+0x7c>
 800ca36:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800ca3a:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800ca3e:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800ca42:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800ca46:	4820      	ldr	r0, [pc, #128]	; (800cac8 <scalbn+0xf0>)
 800ca48:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800ca4c:	a31a      	add	r3, pc, #104	; (adr r3, 800cab8 <scalbn+0xe0>)
 800ca4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca52:	e7d9      	b.n	800ca08 <scalbn+0x30>
 800ca54:	2900      	cmp	r1, #0
 800ca56:	dd08      	ble.n	800ca6a <scalbn+0x92>
 800ca58:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ca5c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ca60:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800ca64:	4620      	mov	r0, r4
 800ca66:	4629      	mov	r1, r5
 800ca68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca6a:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800ca6e:	da12      	bge.n	800ca96 <scalbn+0xbe>
 800ca70:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ca74:	429f      	cmp	r7, r3
 800ca76:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800ca7a:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 800ca7e:	dcdc      	bgt.n	800ca3a <scalbn+0x62>
 800ca80:	a30b      	add	r3, pc, #44	; (adr r3, 800cab0 <scalbn+0xd8>)
 800ca82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca86:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 800ca8a:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 800ca8e:	480f      	ldr	r0, [pc, #60]	; (800cacc <scalbn+0xf4>)
 800ca90:	f041 011f 	orr.w	r1, r1, #31
 800ca94:	e7b8      	b.n	800ca08 <scalbn+0x30>
 800ca96:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ca9a:	3136      	adds	r1, #54	; 0x36
 800ca9c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800caa0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800caa4:	4620      	mov	r0, r4
 800caa6:	4629      	mov	r1, r5
 800caa8:	2200      	movs	r2, #0
 800caaa:	4b09      	ldr	r3, [pc, #36]	; (800cad0 <scalbn+0xf8>)
 800caac:	e7ac      	b.n	800ca08 <scalbn+0x30>
 800caae:	bf00      	nop
 800cab0:	c2f8f359 	.word	0xc2f8f359
 800cab4:	01a56e1f 	.word	0x01a56e1f
 800cab8:	8800759c 	.word	0x8800759c
 800cabc:	7e37e43c 	.word	0x7e37e43c
 800cac0:	43500000 	.word	0x43500000
 800cac4:	ffff3cb0 	.word	0xffff3cb0
 800cac8:	8800759c 	.word	0x8800759c
 800cacc:	c2f8f359 	.word	0xc2f8f359
 800cad0:	3c900000 	.word	0x3c900000

0800cad4 <_init>:
 800cad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cad6:	bf00      	nop
 800cad8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cada:	bc08      	pop	{r3}
 800cadc:	469e      	mov	lr, r3
 800cade:	4770      	bx	lr

0800cae0 <_fini>:
 800cae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cae2:	bf00      	nop
 800cae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cae6:	bc08      	pop	{r3}
 800cae8:	469e      	mov	lr, r3
 800caea:	4770      	bx	lr
