Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 20:48:55 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface/post_route_timing.rpt
| Design       : host_interface
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
FSM_sequential_state_reg[1]/C  FSM_sequential_state_reg[1]/D  7.317         
FSM_sequential_state_reg[0]/C  cnt_reg[1]/D                   7.521         
FSM_sequential_state_reg[0]/C  cnt_reg[0]/D                   7.647         
FSM_sequential_state_reg[2]/C  FSM_sequential_state_reg[0]/D  7.825         
FSM_sequential_state_reg[1]/C  rd_err_reg/D                   7.936         
FSM_sequential_state_reg[0]/C  wr_err_reg/D                   8.041         
cnt_reg[0]/C                   FSM_sequential_state_reg[2]/D  8.094         
FSM_sequential_state_reg[1]/C  FSM_sequential_state_reg[0]/CE 8.115         
FSM_sequential_state_reg[1]/C  FSM_sequential_state_reg[2]/CE 8.145         
FSM_sequential_state_reg[2]/C  aes_cr_reg[5]/CE               8.215         
FSM_sequential_state_reg[2]/C  aes_cr_reg[6]/CE               8.215         
FSM_sequential_state_reg[2]/C  aes_cr_reg[2]/CE               8.228         
FSM_sequential_state_reg[2]/C  aes_cr_reg[3]/CE               8.241         
FSM_sequential_state_reg[2]/C  aes_cr_reg[4]/CE               8.241         
FSM_sequential_state_reg[2]/C  aes_cr_reg[8]/CE               8.251         
FSM_sequential_state_reg[1]/C  FSM_sequential_state_reg[1]/CE 8.265         
aes_cr_reg[3]/C                aes_cr_reg[0]/D                8.307         
FSM_sequential_state_reg[2]/C  aes_cr_reg[10]/CE              8.352         
FSM_sequential_state_reg[2]/C  aes_cr_reg[9]/CE               8.352         
FSM_sequential_state_reg[2]/C  aes_cr_reg[1]/CE               8.365         
FSM_sequential_state_reg[2]/C  aes_cr_reg[7]/CE               8.365         
FSM_sequential_state_reg[1]/C  first_block_reg/CE             8.486         
FSM_sequential_state_reg[1]/C  first_block_reg/D              8.649         
ccf_reg/C                      ccf_reg/D                      8.926         
cnt_reg[0]/C                   dma_req_reg/D                  9.152         



