{
  "module_name": "qlcnic_hw.h",
  "hash_id": "23f15388ce223a5fb8b4a72fd99021bf493f50d930f7ef4414d90b48efe95f7a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/qlogic/qlcnic/qlcnic_hw.h",
  "human_readable_source": " \n \n\n#ifndef __QLCNIC_HW_H\n#define __QLCNIC_HW_H\n\n \nenum qlcnic_regs {\n\tQLCNIC_PEG_HALT_STATUS1 = 0,\n\tQLCNIC_PEG_HALT_STATUS2,\n\tQLCNIC_PEG_ALIVE_COUNTER,\n\tQLCNIC_FLASH_LOCK_OWNER,\n\tQLCNIC_FW_CAPABILITIES,\n\tQLCNIC_CRB_DRV_ACTIVE,\n\tQLCNIC_CRB_DEV_STATE,\n\tQLCNIC_CRB_DRV_STATE,\n\tQLCNIC_CRB_DRV_SCRATCH,\n\tQLCNIC_CRB_DEV_PARTITION_INFO,\n\tQLCNIC_CRB_DRV_IDC_VER,\n\tQLCNIC_FW_VERSION_MAJOR,\n\tQLCNIC_FW_VERSION_MINOR,\n\tQLCNIC_FW_VERSION_SUB,\n\tQLCNIC_CRB_DEV_NPAR_STATE,\n\tQLCNIC_FW_IMG_VALID,\n\tQLCNIC_CMDPEG_STATE,\n\tQLCNIC_RCVPEG_STATE,\n\tQLCNIC_ASIC_TEMP,\n\tQLCNIC_FW_API,\n\tQLCNIC_DRV_OP_MODE,\n\tQLCNIC_FLASH_LOCK,\n\tQLCNIC_FLASH_UNLOCK,\n};\n\n \n#define QLC_SHARED_REG_RD32(a, addr)\t\t\t\\\n\treadl(((a)->ahw->pci_base0) + ((a)->ahw->reg_tbl[addr]))\n\n \n#define QLC_SHARED_REG_WR32(a, addr, value)\t\t\\\n\twritel(value, ((a)->ahw->pci_base0) + ((a)->ahw->reg_tbl[addr]))\n\n \n#define QLCRDX(ahw, addr)\t\\\n\treadl(((ahw)->pci_base0) + ((ahw)->ext_reg_tbl[addr]))\n\n \n#define QLCWRX(ahw, addr, value)\t\\\n\twritel(value, (((ahw)->pci_base0) + ((ahw)->ext_reg_tbl[addr])))\n\n#define QLCNIC_CMD_CONFIGURE_IP_ADDR\t\t0x1\n#define QLCNIC_CMD_CONFIG_INTRPT\t\t0x2\n#define QLCNIC_CMD_CREATE_RX_CTX\t\t0x7\n#define QLCNIC_CMD_DESTROY_RX_CTX\t\t0x8\n#define QLCNIC_CMD_CREATE_TX_CTX\t\t0x9\n#define QLCNIC_CMD_DESTROY_TX_CTX\t\t0xa\n#define QLCNIC_CMD_CONFIGURE_LRO\t\t0xC\n#define QLCNIC_CMD_CONFIGURE_MAC_LEARNING\t0xD\n#define QLCNIC_CMD_GET_STATISTICS\t\t0xF\n#define QLCNIC_CMD_INTRPT_TEST\t\t\t0x11\n#define QLCNIC_CMD_SET_MTU\t\t\t0x12\n#define QLCNIC_CMD_READ_PHY\t\t\t0x13\n#define QLCNIC_CMD_WRITE_PHY\t\t\t0x14\n#define QLCNIC_CMD_READ_HW_REG\t\t\t0x15\n#define QLCNIC_CMD_GET_FLOW_CTL\t\t\t0x16\n#define QLCNIC_CMD_SET_FLOW_CTL\t\t\t0x17\n#define QLCNIC_CMD_READ_MAX_MTU\t\t\t0x18\n#define QLCNIC_CMD_READ_MAX_LRO\t\t\t0x19\n#define QLCNIC_CMD_MAC_ADDRESS\t\t\t0x1f\n#define QLCNIC_CMD_GET_PCI_INFO\t\t\t0x20\n#define QLCNIC_CMD_GET_NIC_INFO\t\t\t0x21\n#define QLCNIC_CMD_SET_NIC_INFO\t\t\t0x22\n#define QLCNIC_CMD_GET_ESWITCH_CAPABILITY\t0x24\n#define QLCNIC_CMD_TOGGLE_ESWITCH\t\t0x25\n#define QLCNIC_CMD_GET_ESWITCH_STATUS\t\t0x26\n#define QLCNIC_CMD_SET_PORTMIRRORING\t\t0x27\n#define QLCNIC_CMD_CONFIGURE_ESWITCH\t\t0x28\n#define QLCNIC_CMD_GET_ESWITCH_PORT_CONFIG\t0x29\n#define QLCNIC_CMD_GET_ESWITCH_STATS\t\t0x2a\n#define QLCNIC_CMD_CONFIG_PORT\t\t\t0x2e\n#define QLCNIC_CMD_TEMP_SIZE\t\t\t0x2f\n#define QLCNIC_CMD_GET_TEMP_HDR\t\t\t0x30\n#define QLCNIC_CMD_BC_EVENT_SETUP\t\t0x31\n#define\tQLCNIC_CMD_CONFIG_VPORT\t\t\t0x32\n#define\tQLCNIC_CMD_DCB_QUERY_CAP\t\t0x34\n#define\tQLCNIC_CMD_DCB_QUERY_PARAM\t\t0x35\n#define QLCNIC_CMD_GET_MAC_STATS\t\t0x37\n#define QLCNIC_CMD_82XX_SET_DRV_VER\t\t0x38\n#define QLCNIC_CMD_MQ_TX_CONFIG_INTR\t\t0x39\n#define QLCNIC_CMD_GET_LED_STATUS\t\t0x3C\n#define QLCNIC_CMD_CONFIGURE_RSS\t\t0x41\n#define QLCNIC_CMD_CONFIG_INTR_COAL\t\t0x43\n#define QLCNIC_CMD_CONFIGURE_LED\t\t0x44\n#define QLCNIC_CMD_CONFIG_MAC_VLAN\t\t0x45\n#define QLCNIC_CMD_GET_LINK_EVENT\t\t0x48\n#define QLCNIC_CMD_CONFIGURE_MAC_RX_MODE\t0x49\n#define QLCNIC_CMD_CONFIGURE_HW_LRO\t\t0x4A\n#define QLCNIC_CMD_SET_INGRESS_ENCAP\t\t0x4E\n#define QLCNIC_CMD_INIT_NIC_FUNC\t\t0x60\n#define QLCNIC_CMD_STOP_NIC_FUNC\t\t0x61\n#define QLCNIC_CMD_IDC_ACK\t\t\t0x63\n#define QLCNIC_CMD_SET_PORT_CONFIG\t\t0x66\n#define QLCNIC_CMD_GET_PORT_CONFIG\t\t0x67\n#define QLCNIC_CMD_GET_LINK_STATUS\t\t0x68\n#define QLCNIC_CMD_SET_LED_CONFIG\t\t0x69\n#define QLCNIC_CMD_GET_LED_CONFIG\t\t0x6A\n#define QLCNIC_CMD_83XX_SET_DRV_VER\t\t0x6F\n#define QLCNIC_CMD_ADD_RCV_RINGS\t\t0x0B\n#define QLCNIC_CMD_83XX_EXTEND_ISCSI_DUMP_CAP\t0x37\n\n#define QLCNIC_INTRPT_INTX\t\t\t1\n#define QLCNIC_INTRPT_MSIX\t\t\t3\n#define QLCNIC_INTRPT_ADD\t\t\t1\n#define QLCNIC_INTRPT_DEL\t\t\t2\n\n#define QLCNIC_GET_CURRENT_MAC\t\t\t1\n#define QLCNIC_SET_STATION_MAC\t\t\t2\n#define QLCNIC_GET_DEFAULT_MAC\t\t\t3\n#define QLCNIC_GET_FAC_DEF_MAC\t\t\t4\n#define QLCNIC_SET_FAC_DEF_MAC\t\t\t5\n\n#define QLCNIC_MBX_LINK_EVENT\t\t0x8001\n#define QLCNIC_MBX_BC_EVENT\t\t0x8002\n#define QLCNIC_MBX_COMP_EVENT\t\t0x8100\n#define QLCNIC_MBX_REQUEST_EVENT\t0x8101\n#define QLCNIC_MBX_TIME_EXTEND_EVENT\t0x8102\n#define QLCNIC_MBX_DCBX_CONFIG_CHANGE_EVENT\t0x8110\n#define QLCNIC_MBX_SFP_INSERT_EVENT\t0x8130\n#define QLCNIC_MBX_SFP_REMOVE_EVENT\t0x8131\n\nstruct qlcnic_mailbox_metadata {\n\tu32 cmd;\n\tu32 in_args;\n\tu32 out_args;\n};\n\n \n#define QLCNIC_GET_OWNER(val)\t((val) & (BIT_0 | BIT_1))\n\n#define QLCNIC_SET_OWNER        1\n#define QLCNIC_CLR_OWNER        0\n#define QLCNIC_MBX_TIMEOUT      5000\n\n#define QLCNIC_MBX_RSP_OK\t1\n#define QLCNIC_MBX_PORT_RSP_OK\t0x1a\n#define QLCNIC_MBX_ASYNC_EVENT\tBIT_15\n\n \n#define QLCNIC_MAX_HW_TX_RINGS\t\t8\n#define QLCNIC_MAX_HW_VNIC_TX_RINGS\t4\n#define QLCNIC_MAX_TX_RINGS\t\t8\n#define QLCNIC_MAX_SDS_RINGS\t\t8\n\nstruct qlcnic_pci_info;\nstruct qlcnic_info;\nstruct qlcnic_cmd_args;\nstruct ethtool_stats;\nstruct pci_device_id;\nstruct qlcnic_host_sds_ring;\nstruct qlcnic_host_tx_ring;\nstruct qlcnic_hardware_context;\nstruct qlcnic_adapter;\nstruct qlcnic_fw_dump;\n\nint qlcnic_82xx_hw_read_wx_2M(struct qlcnic_adapter *adapter, ulong, int *);\nint qlcnic_82xx_hw_write_wx_2M(struct qlcnic_adapter *, ulong, u32);\nint qlcnic_82xx_config_hw_lro(struct qlcnic_adapter *adapter, int);\nint qlcnic_82xx_nic_set_promisc(struct qlcnic_adapter *adapter, u32);\nint qlcnic_82xx_napi_add(struct qlcnic_adapter *adapter,\n\t\t\t struct net_device *netdev);\nvoid qlcnic_82xx_get_beacon_state(struct qlcnic_adapter *);\nvoid qlcnic_82xx_change_filter(struct qlcnic_adapter *adapter,\n\t\t\t       u64 *uaddr, u16 vlan_id,\n\t\t\t       struct qlcnic_host_tx_ring *tx_ring);\nint qlcnic_82xx_config_intr_coalesce(struct qlcnic_adapter *,\n\t\t\t\t     struct ethtool_coalesce *);\nint qlcnic_82xx_set_rx_coalesce(struct qlcnic_adapter *);\nint qlcnic_82xx_config_rss(struct qlcnic_adapter *adapter, int);\nvoid qlcnic_82xx_config_ipaddr(struct qlcnic_adapter *adapter,\n\t\t\t       __be32, int);\nint qlcnic_82xx_linkevent_request(struct qlcnic_adapter *adapter, int);\nvoid qlcnic_82xx_process_rcv_ring_diag(struct qlcnic_host_sds_ring *sds_ring);\nint qlcnic_82xx_clear_lb_mode(struct qlcnic_adapter *adapter, u8);\nint qlcnic_82xx_set_lb_mode(struct qlcnic_adapter *, u8);\nvoid qlcnic_82xx_write_crb(struct qlcnic_adapter *, char *, loff_t, size_t);\nvoid qlcnic_82xx_read_crb(struct qlcnic_adapter *, char *, loff_t, size_t);\nint qlcnic_82xx_issue_cmd(struct qlcnic_adapter *adapter,\n\t\t\t  struct qlcnic_cmd_args *);\nint qlcnic_82xx_mq_intrpt(struct qlcnic_adapter *, int);\nint qlcnic_82xx_config_intrpt(struct qlcnic_adapter *, u8);\nint qlcnic_82xx_fw_cmd_create_rx_ctx(struct qlcnic_adapter *);\nint qlcnic_82xx_fw_cmd_create_tx_ctx(struct qlcnic_adapter *,\n\t\t\t\t     struct qlcnic_host_tx_ring *tx_ring, int);\nvoid qlcnic_82xx_fw_cmd_del_rx_ctx(struct qlcnic_adapter *);\nvoid qlcnic_82xx_fw_cmd_del_tx_ctx(struct qlcnic_adapter *,\n\t\t\t\t   struct qlcnic_host_tx_ring *);\nint qlcnic_82xx_sre_macaddr_change(struct qlcnic_adapter *, u8 *, u16, u8);\nint qlcnic_82xx_get_mac_address(struct qlcnic_adapter *, u8*, u8);\nint qlcnic_82xx_get_nic_info(struct qlcnic_adapter *, struct qlcnic_info *, u8);\nint qlcnic_82xx_set_nic_info(struct qlcnic_adapter *, struct qlcnic_info *);\nint qlcnic_82xx_get_pci_info(struct qlcnic_adapter *, struct qlcnic_pci_info*);\nint qlcnic_82xx_alloc_mbx_args(struct qlcnic_cmd_args *,\n\t\t\t       struct qlcnic_adapter *, u32);\nint qlcnic_82xx_get_board_info(struct qlcnic_adapter *);\nint qlcnic_82xx_config_led(struct qlcnic_adapter *, u32, u32);\nvoid qlcnic_82xx_get_func_no(struct qlcnic_adapter *);\nint qlcnic_82xx_api_lock(struct qlcnic_adapter *);\nvoid qlcnic_82xx_api_unlock(struct qlcnic_adapter *);\nvoid qlcnic_82xx_napi_enable(struct qlcnic_adapter *);\nvoid qlcnic_82xx_napi_disable(struct qlcnic_adapter *);\nvoid qlcnic_82xx_napi_del(struct qlcnic_adapter *);\nint qlcnic_82xx_shutdown(struct pci_dev *);\nint qlcnic_82xx_resume(struct qlcnic_adapter *);\nvoid qlcnic_clr_all_drv_state(struct qlcnic_adapter *adapter, u8 failed);\nvoid qlcnic_fw_poll_work(struct work_struct *work);\n\nu32 qlcnic_82xx_get_saved_state(void *, u32);\nvoid qlcnic_82xx_set_saved_state(void *, u32, u32);\nvoid qlcnic_82xx_cache_tmpl_hdr_values(struct qlcnic_fw_dump *);\nu32 qlcnic_82xx_get_cap_size(void *, int);\nvoid qlcnic_82xx_set_sys_info(void *, int, u32);\nvoid qlcnic_82xx_store_cap_mask(void *, u32);\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}