#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu May  3 16:18:09 2018
# Process ID: 14220
# Current directory: f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/rx_word_fifo_synth_1
# Command line: vivado.exe -log rx_word_fifo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rx_word_fifo.tcl
# Log file: f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/rx_word_fifo_synth_1/rx_word_fifo.vds
# Journal file: f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/rx_word_fifo_synth_1\vivado.jou
#-----------------------------------------------------------
source rx_word_fifo.tcl -notrace
