<stg><name>u64_to_u8_array</name>


<trans_list>

<trans id="114" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:0 %idx_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idx

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="5">
<![CDATA[
entry:2 %empty = trunc i5 %idx_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:3 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:4 %add_ln7 = add i5 %idx_read, i5 1

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:5 %add_ln7_1 = add i5 %idx_read, i5 2

]]></Node>
<StgValue><ssdm name="add_ln7_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:6 %add_ln7_2 = add i5 %idx_read, i5 3

]]></Node>
<StgValue><ssdm name="add_ln7_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:7 %add_ln7_3 = add i5 %idx_read, i5 4

]]></Node>
<StgValue><ssdm name="add_ln7_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:8 %add_ln7_4 = add i5 %idx_read, i5 5

]]></Node>
<StgValue><ssdm name="add_ln7_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:9 %add_ln7_5 = add i5 %idx_read, i5 6

]]></Node>
<StgValue><ssdm name="add_ln7_5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:10 %add_ln7_6 = add i5 %idx_read, i5 7

]]></Node>
<StgValue><ssdm name="add_ln7_6"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %lshr_ln7 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %idx_read, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="3">
<![CDATA[
entry:12 %zext_ln7 = zext i3 %lshr_ln7

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %b_0_addr = getelementptr i8 %b_0, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="b_0_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %b_1_addr = getelementptr i8 %b_1, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %b_2_addr = getelementptr i8 %b_2, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="b_2_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %b_3_addr = getelementptr i8 %b_3, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="b_3_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
entry:17 %trunc_ln13 = trunc i64 %a_read

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln7_6, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="3">
<![CDATA[
entry:19 %zext_ln13 = zext i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %b_0_addr_1 = getelementptr i8 %b_0, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="b_0_addr_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %b_1_addr_1 = getelementptr i8 %b_1, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="b_1_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %b_2_addr_1 = getelementptr i8 %b_2, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="b_2_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %b_3_addr_1 = getelementptr i8 %b_3, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="b_3_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:24 %trunc_ln13_8 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %a_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln13_8"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %lshr_ln13_8 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln7_5, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln13_8"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="3">
<![CDATA[
entry:26 %zext_ln13_1 = zext i3 %lshr_ln13_8

]]></Node>
<StgValue><ssdm name="zext_ln13_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %b_0_addr_2 = getelementptr i8 %b_0, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="b_0_addr_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %b_1_addr_2 = getelementptr i8 %b_1, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="b_1_addr_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %b_2_addr_2 = getelementptr i8 %b_2, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="b_2_addr_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %b_3_addr_2 = getelementptr i8 %b_3, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="b_3_addr_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:31 %trunc_ln13_9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %a_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln13_9"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %lshr_ln13_s = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln7_4, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln13_s"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="3">
<![CDATA[
entry:33 %zext_ln13_2 = zext i3 %lshr_ln13_s

]]></Node>
<StgValue><ssdm name="zext_ln13_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %b_0_addr_3 = getelementptr i8 %b_0, i64 0, i64 %zext_ln13_2

]]></Node>
<StgValue><ssdm name="b_0_addr_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %b_1_addr_3 = getelementptr i8 %b_1, i64 0, i64 %zext_ln13_2

]]></Node>
<StgValue><ssdm name="b_1_addr_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %b_2_addr_3 = getelementptr i8 %b_2, i64 0, i64 %zext_ln13_2

]]></Node>
<StgValue><ssdm name="b_2_addr_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %b_3_addr_3 = getelementptr i8 %b_3, i64 0, i64 %zext_ln13_2

]]></Node>
<StgValue><ssdm name="b_3_addr_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:38 %trunc_ln13_s = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %a_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln13_s"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:39 %lshr_ln13_1 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln7_3, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln13_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="3">
<![CDATA[
entry:40 %zext_ln13_3 = zext i3 %lshr_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln13_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %b_0_addr_4 = getelementptr i8 %b_0, i64 0, i64 %zext_ln13_3

]]></Node>
<StgValue><ssdm name="b_0_addr_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %b_1_addr_4 = getelementptr i8 %b_1, i64 0, i64 %zext_ln13_3

]]></Node>
<StgValue><ssdm name="b_1_addr_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %b_2_addr_4 = getelementptr i8 %b_2, i64 0, i64 %zext_ln13_3

]]></Node>
<StgValue><ssdm name="b_2_addr_4"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %b_3_addr_4 = getelementptr i8 %b_3, i64 0, i64 %zext_ln13_3

]]></Node>
<StgValue><ssdm name="b_3_addr_4"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:45 %trunc_ln13_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %a_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln13_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:46 %lshr_ln13_2 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln7_2, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln13_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="3">
<![CDATA[
entry:47 %zext_ln13_4 = zext i3 %lshr_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln13_4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %b_0_addr_5 = getelementptr i8 %b_0, i64 0, i64 %zext_ln13_4

]]></Node>
<StgValue><ssdm name="b_0_addr_5"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %b_1_addr_5 = getelementptr i8 %b_1, i64 0, i64 %zext_ln13_4

]]></Node>
<StgValue><ssdm name="b_1_addr_5"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %b_2_addr_5 = getelementptr i8 %b_2, i64 0, i64 %zext_ln13_4

]]></Node>
<StgValue><ssdm name="b_2_addr_5"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51 %b_3_addr_5 = getelementptr i8 %b_3, i64 0, i64 %zext_ln13_4

]]></Node>
<StgValue><ssdm name="b_3_addr_5"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:52 %trunc_ln13_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %a_read, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln13_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:53 %lshr_ln13_3 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln7_1, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln13_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="3">
<![CDATA[
entry:54 %zext_ln13_5 = zext i3 %lshr_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln13_5"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:55 %b_0_addr_6 = getelementptr i8 %b_0, i64 0, i64 %zext_ln13_5

]]></Node>
<StgValue><ssdm name="b_0_addr_6"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %b_1_addr_6 = getelementptr i8 %b_1, i64 0, i64 %zext_ln13_5

]]></Node>
<StgValue><ssdm name="b_1_addr_6"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:57 %b_2_addr_6 = getelementptr i8 %b_2, i64 0, i64 %zext_ln13_5

]]></Node>
<StgValue><ssdm name="b_2_addr_6"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:58 %b_3_addr_6 = getelementptr i8 %b_3, i64 0, i64 %zext_ln13_5

]]></Node>
<StgValue><ssdm name="b_3_addr_6"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:59 %trunc_ln13_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %a_read, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln13_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:60 %lshr_ln13_4 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln7, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln13_4"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="3">
<![CDATA[
entry:61 %zext_ln13_6 = zext i3 %lshr_ln13_4

]]></Node>
<StgValue><ssdm name="zext_ln13_6"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %b_0_addr_7 = getelementptr i8 %b_0, i64 0, i64 %zext_ln13_6

]]></Node>
<StgValue><ssdm name="b_0_addr_7"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:63 %b_1_addr_7 = getelementptr i8 %b_1, i64 0, i64 %zext_ln13_6

]]></Node>
<StgValue><ssdm name="b_1_addr_7"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:64 %b_2_addr_7 = getelementptr i8 %b_2, i64 0, i64 %zext_ln13_6

]]></Node>
<StgValue><ssdm name="b_2_addr_7"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:65 %b_3_addr_7 = getelementptr i8 %b_3, i64 0, i64 %zext_ln13_6

]]></Node>
<StgValue><ssdm name="b_3_addr_7"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:66 %trunc_ln13_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %a_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln13_4"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
entry:67 %switch_ln13 = switch i2 %empty, void %.case.3, i2 1, void %.case.1, i2 2, void %.case.2, i2 0, void %.case.0

]]></Node>
<StgValue><ssdm name="switch_ln13"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.case.0:0 %store_ln13 = store i8 %trunc_ln13, i3 %b_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.case.0:1 %store_ln13 = store i8 %trunc_ln13_8, i3 %b_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.case.0:2 %store_ln13 = store i8 %trunc_ln13_9, i3 %b_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.case.0:3 %store_ln13 = store i8 %trunc_ln13_s, i3 %b_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.case.2:0 %store_ln13 = store i8 %trunc_ln13, i3 %b_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.case.2:1 %store_ln13 = store i8 %trunc_ln13_8, i3 %b_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.case.2:2 %store_ln13 = store i8 %trunc_ln13_9, i3 %b_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.case.2:3 %store_ln13 = store i8 %trunc_ln13_s, i3 %b_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.case.1:0 %store_ln13 = store i8 %trunc_ln13, i3 %b_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.case.1:1 %store_ln13 = store i8 %trunc_ln13_8, i3 %b_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.case.1:2 %store_ln13 = store i8 %trunc_ln13_9, i3 %b_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.case.1:3 %store_ln13 = store i8 %trunc_ln13_s, i3 %b_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.case.3:0 %store_ln13 = store i8 %trunc_ln13, i3 %b_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.case.3:1 %store_ln13 = store i8 %trunc_ln13_8, i3 %b_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.case.3:2 %store_ln13 = store i8 %trunc_ln13_9, i3 %b_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.case.3:3 %store_ln13 = store i8 %trunc_ln13_s, i3 %b_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="87" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.case.0:4 %store_ln13 = store i8 %trunc_ln13_1, i3 %b_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.case.0:5 %store_ln13 = store i8 %trunc_ln13_2, i3 %b_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.case.0:6 %store_ln13 = store i8 %trunc_ln13_3, i3 %b_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.case.0:7 %store_ln13 = store i8 %trunc_ln13_4, i3 %b_0_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.case.0:8 %br_ln13 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.case.2:4 %store_ln13 = store i8 %trunc_ln13_1, i3 %b_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.case.2:5 %store_ln13 = store i8 %trunc_ln13_2, i3 %b_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.case.2:6 %store_ln13 = store i8 %trunc_ln13_3, i3 %b_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.case.2:7 %store_ln13 = store i8 %trunc_ln13_4, i3 %b_2_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
.case.2:8 %br_ln13 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.case.1:4 %store_ln13 = store i8 %trunc_ln13_1, i3 %b_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.case.1:5 %store_ln13 = store i8 %trunc_ln13_2, i3 %b_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.case.1:6 %store_ln13 = store i8 %trunc_ln13_3, i3 %b_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.case.1:7 %store_ln13 = store i8 %trunc_ln13_4, i3 %b_1_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.case.1:8 %br_ln13 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.case.3:4 %store_ln13 = store i8 %trunc_ln13_1, i3 %b_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.case.3:5 %store_ln13 = store i8 %trunc_ln13_2, i3 %b_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.case.3:6 %store_ln13 = store i8 %trunc_ln13_3, i3 %b_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.case.3:7 %store_ln13 = store i8 %trunc_ln13_4, i3 %b_3_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
.case.3:8 %br_ln13 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0">
<![CDATA[
.exit:0 %ret_ln15 = ret

]]></Node>
<StgValue><ssdm name="ret_ln15"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
