read_verilog satvsmt.v
rename satvsmt gold
read_json satvsmt_out.json
rename satvsmt gate
read_verilog ./cells.v

miter -equiv -make_assert -flatten gold gate miter_sat
hierarchy -top miter_sat
write_verilog miter_sat.v
sat -verify -prove-asserts -tempinduct miter_sat
