# Group 18's RISC - V CPU
##### *By: Arnav Kohli (sk1421), Gavin Vasandani, Junyi Wu, Xuhan Pan*

---
- ## Breakdown of tasks:
    - PC block, Instruction memory, Pipelining, Code for F1 light, Debuggging, Testing and Verification, Documentation : **Arnav Kohli**
    - ALU Block, Register Files, Data memory (including unit testing suites) : **Gavin Vasandani**
    - Control Block, Sign extension block, Pipelining: **Xuhan Pan**
    - Final CPU Assembly, Pipelining: **Junyi Wu**

---

# Personal Statement
## Junyi Wu
---
### bug fixed:
1. in ALUDECODER, : in line 16
2. begin and end missing in case in line 13 and 16
3. default missing in ALUDECODER, MAINDECODER
