Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jul 21 10:19:38 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMAC_Test_timing_summary_routed.rpt -pb top_FPMAC_Test_timing_summary_routed.pb -rpx top_FPMAC_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FPMAC_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      20          
TIMING-16  Warning   Large setup violation          275         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.363     -851.642                    391                  503        0.128        0.000                      0                  503        0.448        0.000                       0                   356  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.429}        2.857           350.017         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.363     -851.642                    391                  503        0.128        0.000                      0                  503        0.448        0.000                       0                   356  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          391  Failing Endpoints,  Worst Slack       -4.363ns,  Total Violation     -851.642ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.363ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 2.328ns (32.787%)  route 4.772ns (67.213%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 7.875 - 2.857 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.715     5.318    clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     5.836 f  C_internal_reg[13]/Q
                         net (fo=29, routed)          0.688     6.524    DUT/RightShifterComponent/CisNormal_d1_reg[13]
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.648 f  DUT/RightShifterComponent/CisNormal_d1_i_1/O
                         net (fo=21, routed)          0.199     6.847    DUT/BisNormal66_out
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.971 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.339     7.310    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I0_O)        0.124     7.434 r  DUT/i___0_carry__0_i_7/O
                         net (fo=6, routed)           0.354     7.788    DUT/i___0_carry__0_i_7_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.912 r  DUT/i__carry_i_1__2/O
                         net (fo=6, routed)           0.568     8.480    DUT/i__carry_i_1__2_n_0
    SLICE_X5Y64          LUT4 (Prop_lut4_I3_O)        0.124     8.604 r  DUT/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     8.604    DUT/i__carry_i_2__2_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.005 r  DUT/plusOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.005    DUT/plusOp_inferred__6/i__carry_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.244 f  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=21, routed)          0.568     9.812    DUT/RightShifterComponent/ps_d1_reg[0]_1[0]
    SLICE_X2Y65          LUT4 (Prop_lut4_I1_O)        0.302    10.114 r  DUT/RightShifterComponent/ps_d1[1]_i_1__0/O
                         net (fo=23, routed)          0.944    11.057    DUT/RightShifterComponent/S[1]
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124    11.181 r  DUT/RightShifterComponent/level5_d1[4]_i_1/O
                         net (fo=3, routed)           0.611    11.792    DUT/RightShifterComponent/level3__0[4]
    SLICE_X2Y68          LUT3 (Prop_lut3_I2_O)        0.124    11.916 r  DUT/RightShifterComponent/level5_d1[28]_i_1/O
                         net (fo=2, routed)           0.502    12.418    DUT/RightShifterComponent/level4__1[12]
    SLICE_X0Y68          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.595     7.875    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[28]/C
                         clock pessimism              0.259     8.134    
                         clock uncertainty           -0.035     8.098    
    SLICE_X0Y68          FDRE (Setup_fdre_C_D)       -0.043     8.055    DUT/RightShifterComponent/level5_d1_reg[28]
  -------------------------------------------------------------------
                         required time                          8.055    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                 -4.363    

Slack (VIOLATED) :        -4.203ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.328ns (35.521%)  route 4.226ns (64.479%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 7.874 - 2.857 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.715     5.318    clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     5.836 f  C_internal_reg[13]/Q
                         net (fo=29, routed)          0.688     6.524    DUT/RightShifterComponent/CisNormal_d1_reg[13]
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.648 f  DUT/RightShifterComponent/CisNormal_d1_i_1/O
                         net (fo=21, routed)          0.199     6.847    DUT/BisNormal66_out
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.971 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.339     7.310    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I0_O)        0.124     7.434 r  DUT/i___0_carry__0_i_7/O
                         net (fo=6, routed)           0.354     7.788    DUT/i___0_carry__0_i_7_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.912 r  DUT/i__carry_i_1__2/O
                         net (fo=6, routed)           0.581     8.493    DUT/i__carry_i_1__2_n_0
    SLICE_X4Y64          LUT4 (Prop_lut4_I3_O)        0.124     8.617 r  DUT/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     8.617    DUT/i__carry_i_5__1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.018 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.018    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.257 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=21, routed)          0.823    10.080    DUT/RightShifterComponent/ps_d1_reg[0]_2[0]
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.302    10.382 r  DUT/RightShifterComponent/level5_d1[41]_i_3/O
                         net (fo=2, routed)           0.308    10.690    DUT/RightShifterComponent/level5_d1[41]_i_3_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I4_O)        0.124    10.814 r  DUT/RightShifterComponent/level5_d1[41]_i_1/O
                         net (fo=24, routed)          0.602    11.416    DUT/RightShifterComponent/S[4]
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.124    11.540 r  DUT/RightShifterComponent/level5_d1[40]_i_1/O
                         net (fo=5, routed)           0.331    11.872    DUT/RightShifterComponent/level5_d1[40]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.594     7.874    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[34]/C
                         clock pessimism              0.259     8.133    
                         clock uncertainty           -0.035     8.097    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429     7.668    DUT/RightShifterComponent/level5_d1_reg[34]
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                 -4.203    

Slack (VIOLATED) :        -4.203ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.328ns (35.521%)  route 4.226ns (64.479%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 7.874 - 2.857 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.715     5.318    clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     5.836 f  C_internal_reg[13]/Q
                         net (fo=29, routed)          0.688     6.524    DUT/RightShifterComponent/CisNormal_d1_reg[13]
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.648 f  DUT/RightShifterComponent/CisNormal_d1_i_1/O
                         net (fo=21, routed)          0.199     6.847    DUT/BisNormal66_out
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.971 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.339     7.310    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I0_O)        0.124     7.434 r  DUT/i___0_carry__0_i_7/O
                         net (fo=6, routed)           0.354     7.788    DUT/i___0_carry__0_i_7_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.912 r  DUT/i__carry_i_1__2/O
                         net (fo=6, routed)           0.581     8.493    DUT/i__carry_i_1__2_n_0
    SLICE_X4Y64          LUT4 (Prop_lut4_I3_O)        0.124     8.617 r  DUT/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     8.617    DUT/i__carry_i_5__1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.018 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.018    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.257 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=21, routed)          0.823    10.080    DUT/RightShifterComponent/ps_d1_reg[0]_2[0]
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.302    10.382 r  DUT/RightShifterComponent/level5_d1[41]_i_3/O
                         net (fo=2, routed)           0.308    10.690    DUT/RightShifterComponent/level5_d1[41]_i_3_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I4_O)        0.124    10.814 r  DUT/RightShifterComponent/level5_d1[41]_i_1/O
                         net (fo=24, routed)          0.602    11.416    DUT/RightShifterComponent/S[4]
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.124    11.540 r  DUT/RightShifterComponent/level5_d1[40]_i_1/O
                         net (fo=5, routed)           0.331    11.872    DUT/RightShifterComponent/level5_d1[40]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.594     7.874    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[35]/C
                         clock pessimism              0.259     8.133    
                         clock uncertainty           -0.035     8.097    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429     7.668    DUT/RightShifterComponent/level5_d1_reg[35]
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                 -4.203    

Slack (VIOLATED) :        -4.203ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.328ns (35.521%)  route 4.226ns (64.479%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 7.874 - 2.857 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.715     5.318    clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     5.836 f  C_internal_reg[13]/Q
                         net (fo=29, routed)          0.688     6.524    DUT/RightShifterComponent/CisNormal_d1_reg[13]
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.648 f  DUT/RightShifterComponent/CisNormal_d1_i_1/O
                         net (fo=21, routed)          0.199     6.847    DUT/BisNormal66_out
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.971 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.339     7.310    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I0_O)        0.124     7.434 r  DUT/i___0_carry__0_i_7/O
                         net (fo=6, routed)           0.354     7.788    DUT/i___0_carry__0_i_7_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.912 r  DUT/i__carry_i_1__2/O
                         net (fo=6, routed)           0.581     8.493    DUT/i__carry_i_1__2_n_0
    SLICE_X4Y64          LUT4 (Prop_lut4_I3_O)        0.124     8.617 r  DUT/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     8.617    DUT/i__carry_i_5__1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.018 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.018    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.257 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=21, routed)          0.823    10.080    DUT/RightShifterComponent/ps_d1_reg[0]_2[0]
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.302    10.382 r  DUT/RightShifterComponent/level5_d1[41]_i_3/O
                         net (fo=2, routed)           0.308    10.690    DUT/RightShifterComponent/level5_d1[41]_i_3_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I4_O)        0.124    10.814 r  DUT/RightShifterComponent/level5_d1[41]_i_1/O
                         net (fo=24, routed)          0.602    11.416    DUT/RightShifterComponent/S[4]
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.124    11.540 r  DUT/RightShifterComponent/level5_d1[40]_i_1/O
                         net (fo=5, routed)           0.331    11.872    DUT/RightShifterComponent/level5_d1[40]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.594     7.874    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[36]/C
                         clock pessimism              0.259     8.133    
                         clock uncertainty           -0.035     8.097    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429     7.668    DUT/RightShifterComponent/level5_d1_reg[36]
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                 -4.203    

Slack (VIOLATED) :        -4.203ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.328ns (35.521%)  route 4.226ns (64.479%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 7.874 - 2.857 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.715     5.318    clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     5.836 f  C_internal_reg[13]/Q
                         net (fo=29, routed)          0.688     6.524    DUT/RightShifterComponent/CisNormal_d1_reg[13]
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.648 f  DUT/RightShifterComponent/CisNormal_d1_i_1/O
                         net (fo=21, routed)          0.199     6.847    DUT/BisNormal66_out
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.971 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.339     7.310    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I0_O)        0.124     7.434 r  DUT/i___0_carry__0_i_7/O
                         net (fo=6, routed)           0.354     7.788    DUT/i___0_carry__0_i_7_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.912 r  DUT/i__carry_i_1__2/O
                         net (fo=6, routed)           0.581     8.493    DUT/i__carry_i_1__2_n_0
    SLICE_X4Y64          LUT4 (Prop_lut4_I3_O)        0.124     8.617 r  DUT/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     8.617    DUT/i__carry_i_5__1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.018 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.018    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.257 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=21, routed)          0.823    10.080    DUT/RightShifterComponent/ps_d1_reg[0]_2[0]
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.302    10.382 r  DUT/RightShifterComponent/level5_d1[41]_i_3/O
                         net (fo=2, routed)           0.308    10.690    DUT/RightShifterComponent/level5_d1[41]_i_3_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I4_O)        0.124    10.814 r  DUT/RightShifterComponent/level5_d1[41]_i_1/O
                         net (fo=24, routed)          0.602    11.416    DUT/RightShifterComponent/S[4]
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.124    11.540 r  DUT/RightShifterComponent/level5_d1[40]_i_1/O
                         net (fo=5, routed)           0.331    11.872    DUT/RightShifterComponent/level5_d1[40]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.594     7.874    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[37]/C
                         clock pessimism              0.259     8.133    
                         clock uncertainty           -0.035     8.097    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429     7.668    DUT/RightShifterComponent/level5_d1_reg[37]
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                 -4.203    

Slack (VIOLATED) :        -4.203ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.328ns (35.521%)  route 4.226ns (64.479%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 7.874 - 2.857 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.715     5.318    clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     5.836 f  C_internal_reg[13]/Q
                         net (fo=29, routed)          0.688     6.524    DUT/RightShifterComponent/CisNormal_d1_reg[13]
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.648 f  DUT/RightShifterComponent/CisNormal_d1_i_1/O
                         net (fo=21, routed)          0.199     6.847    DUT/BisNormal66_out
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.971 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.339     7.310    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I0_O)        0.124     7.434 r  DUT/i___0_carry__0_i_7/O
                         net (fo=6, routed)           0.354     7.788    DUT/i___0_carry__0_i_7_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.912 r  DUT/i__carry_i_1__2/O
                         net (fo=6, routed)           0.581     8.493    DUT/i__carry_i_1__2_n_0
    SLICE_X4Y64          LUT4 (Prop_lut4_I3_O)        0.124     8.617 r  DUT/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     8.617    DUT/i__carry_i_5__1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.018 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.018    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.257 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=21, routed)          0.823    10.080    DUT/RightShifterComponent/ps_d1_reg[0]_2[0]
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.302    10.382 r  DUT/RightShifterComponent/level5_d1[41]_i_3/O
                         net (fo=2, routed)           0.308    10.690    DUT/RightShifterComponent/level5_d1[41]_i_3_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I4_O)        0.124    10.814 r  DUT/RightShifterComponent/level5_d1[41]_i_1/O
                         net (fo=24, routed)          0.602    11.416    DUT/RightShifterComponent/S[4]
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.124    11.540 r  DUT/RightShifterComponent/level5_d1[40]_i_1/O
                         net (fo=5, routed)           0.331    11.872    DUT/RightShifterComponent/level5_d1[40]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.594     7.874    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[40]/C
                         clock pessimism              0.259     8.133    
                         clock uncertainty           -0.035     8.097    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429     7.668    DUT/RightShifterComponent/level5_d1_reg[40]
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                 -4.203    

Slack (VIOLATED) :        -4.201ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 2.328ns (33.537%)  route 4.614ns (66.463%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 7.878 - 2.857 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.715     5.318    clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     5.836 f  C_internal_reg[13]/Q
                         net (fo=29, routed)          0.688     6.524    DUT/RightShifterComponent/CisNormal_d1_reg[13]
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.648 f  DUT/RightShifterComponent/CisNormal_d1_i_1/O
                         net (fo=21, routed)          0.199     6.847    DUT/BisNormal66_out
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.971 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.339     7.310    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I0_O)        0.124     7.434 r  DUT/i___0_carry__0_i_7/O
                         net (fo=6, routed)           0.354     7.788    DUT/i___0_carry__0_i_7_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.912 r  DUT/i__carry_i_1__2/O
                         net (fo=6, routed)           0.568     8.480    DUT/i__carry_i_1__2_n_0
    SLICE_X5Y64          LUT4 (Prop_lut4_I3_O)        0.124     8.604 r  DUT/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     8.604    DUT/i__carry_i_2__2_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.005 r  DUT/plusOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.005    DUT/plusOp_inferred__6/i__carry_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.244 f  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=21, routed)          0.568     9.812    DUT/RightShifterComponent/ps_d1_reg[0]_1[0]
    SLICE_X2Y65          LUT4 (Prop_lut4_I1_O)        0.302    10.114 r  DUT/RightShifterComponent/ps_d1[1]_i_1__0/O
                         net (fo=23, routed)          0.944    11.057    DUT/RightShifterComponent/S[1]
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124    11.181 r  DUT/RightShifterComponent/level5_d1[4]_i_1/O
                         net (fo=3, routed)           0.611    11.792    DUT/RightShifterComponent/level3__0[4]
    SLICE_X2Y68          LUT3 (Prop_lut3_I2_O)        0.124    11.916 r  DUT/RightShifterComponent/level5_d1[28]_i_1/O
                         net (fo=2, routed)           0.343    12.259    DUT/RightShifterComponent/level4__1[12]
    SLICE_X3Y66          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.598     7.878    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[12]/C
                         clock pessimism              0.259     8.137    
                         clock uncertainty           -0.035     8.101    
    SLICE_X3Y66          FDRE (Setup_fdre_C_D)       -0.043     8.058    DUT/RightShifterComponent/level5_d1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.058    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                 -4.201    

Slack (VIOLATED) :        -4.154ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.204ns (33.870%)  route 4.303ns (66.130%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 7.877 - 2.857 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.715     5.318    clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     5.836 f  C_internal_reg[13]/Q
                         net (fo=29, routed)          0.688     6.524    DUT/RightShifterComponent/CisNormal_d1_reg[13]
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.648 f  DUT/RightShifterComponent/CisNormal_d1_i_1/O
                         net (fo=21, routed)          0.199     6.847    DUT/BisNormal66_out
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.971 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.339     7.310    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I0_O)        0.124     7.434 r  DUT/i___0_carry__0_i_7/O
                         net (fo=6, routed)           0.354     7.788    DUT/i___0_carry__0_i_7_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.912 r  DUT/i__carry_i_1__2/O
                         net (fo=6, routed)           0.581     8.493    DUT/i__carry_i_1__2_n_0
    SLICE_X4Y64          LUT4 (Prop_lut4_I3_O)        0.124     8.617 r  DUT/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     8.617    DUT/i__carry_i_5__1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.018 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.018    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.257 f  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=21, routed)          0.823    10.080    DUT/RightShifterComponent/ps_d1_reg[0]_2[0]
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.302    10.382 f  DUT/RightShifterComponent/level5_d1[41]_i_3/O
                         net (fo=2, routed)           0.335    10.717    DUT/RightShifterComponent/level5_d1[41]_i_3_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I4_O)        0.124    10.841 r  DUT/RightShifterComponent/level5_d1[15]_i_1/O
                         net (fo=11, routed)          0.984    11.825    DUT/RightShifterComponent/level5_d1[15]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.597     7.877    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[10]/C
                         clock pessimism              0.259     8.136    
                         clock uncertainty           -0.035     8.100    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429     7.671    DUT/RightShifterComponent/level5_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.671    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                 -4.154    

Slack (VIOLATED) :        -4.154ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.204ns (33.870%)  route 4.303ns (66.130%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 7.877 - 2.857 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.715     5.318    clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     5.836 f  C_internal_reg[13]/Q
                         net (fo=29, routed)          0.688     6.524    DUT/RightShifterComponent/CisNormal_d1_reg[13]
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.648 f  DUT/RightShifterComponent/CisNormal_d1_i_1/O
                         net (fo=21, routed)          0.199     6.847    DUT/BisNormal66_out
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.971 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.339     7.310    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I0_O)        0.124     7.434 r  DUT/i___0_carry__0_i_7/O
                         net (fo=6, routed)           0.354     7.788    DUT/i___0_carry__0_i_7_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.912 r  DUT/i__carry_i_1__2/O
                         net (fo=6, routed)           0.581     8.493    DUT/i__carry_i_1__2_n_0
    SLICE_X4Y64          LUT4 (Prop_lut4_I3_O)        0.124     8.617 r  DUT/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     8.617    DUT/i__carry_i_5__1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.018 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.018    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.257 f  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=21, routed)          0.823    10.080    DUT/RightShifterComponent/ps_d1_reg[0]_2[0]
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.302    10.382 f  DUT/RightShifterComponent/level5_d1[41]_i_3/O
                         net (fo=2, routed)           0.335    10.717    DUT/RightShifterComponent/level5_d1[41]_i_3_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I4_O)        0.124    10.841 r  DUT/RightShifterComponent/level5_d1[15]_i_1/O
                         net (fo=11, routed)          0.984    11.825    DUT/RightShifterComponent/level5_d1[15]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.597     7.877    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[2]/C
                         clock pessimism              0.259     8.136    
                         clock uncertainty           -0.035     8.100    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429     7.671    DUT/RightShifterComponent/level5_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.671    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                 -4.154    

Slack (VIOLATED) :        -4.154ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.204ns (33.870%)  route 4.303ns (66.130%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 7.877 - 2.857 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.715     5.318    clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     5.836 f  C_internal_reg[13]/Q
                         net (fo=29, routed)          0.688     6.524    DUT/RightShifterComponent/CisNormal_d1_reg[13]
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.648 f  DUT/RightShifterComponent/CisNormal_d1_i_1/O
                         net (fo=21, routed)          0.199     6.847    DUT/BisNormal66_out
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.971 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.339     7.310    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I0_O)        0.124     7.434 r  DUT/i___0_carry__0_i_7/O
                         net (fo=6, routed)           0.354     7.788    DUT/i___0_carry__0_i_7_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.912 r  DUT/i__carry_i_1__2/O
                         net (fo=6, routed)           0.581     8.493    DUT/i__carry_i_1__2_n_0
    SLICE_X4Y64          LUT4 (Prop_lut4_I3_O)        0.124     8.617 r  DUT/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     8.617    DUT/i__carry_i_5__1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.018 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.018    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.257 f  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=21, routed)          0.823    10.080    DUT/RightShifterComponent/ps_d1_reg[0]_2[0]
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.302    10.382 f  DUT/RightShifterComponent/level5_d1[41]_i_3/O
                         net (fo=2, routed)           0.335    10.717    DUT/RightShifterComponent/level5_d1[41]_i_3_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I4_O)        0.124    10.841 r  DUT/RightShifterComponent/level5_d1[15]_i_1/O
                         net (fo=11, routed)          0.984    11.825    DUT/RightShifterComponent/level5_d1[15]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.597     7.877    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[3]/C
                         clock pessimism              0.259     8.136    
                         clock uncertainty           -0.035     8.100    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429     7.671    DUT/RightShifterComponent/level5_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.671    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                 -4.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 DUT/AisZero_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/AisZero_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.602     1.521    DUT/clk_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  DUT/AisZero_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  DUT/AisZero_d1_reg/Q
                         net (fo=1, routed)           0.058     1.720    DUT/AisZero_d1
    SLICE_X0Y61          FDRE                                         r  DUT/AisZero_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.875     2.040    DUT/clk_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  DUT/AisZero_d2_reg/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y61          FDRE (Hold_fdre_C_D)         0.071     1.592    DUT/AisZero_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 DUT/AexpPlusBexp_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/AexpPlusBexp_d2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.602     1.521    DUT/clk_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  DUT/AexpPlusBexp_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  DUT/AexpPlusBexp_d1_reg[4]/Q
                         net (fo=1, routed)           0.065     1.728    DUT/AexpPlusBexp_d1[4]
    SLICE_X0Y61          FDRE                                         r  DUT/AexpPlusBexp_d2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.875     2.040    DUT/clk_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  DUT/AexpPlusBexp_d2_reg[4]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y61          FDRE (Hold_fdre_C_D)         0.075     1.596    DUT/AexpPlusBexp_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level0_d1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/NormalizationShifter/level1_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.602     1.521    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  DUT/NormalizationShifter/level0_d1_reg[16]/Q
                         net (fo=2, routed)           0.099     1.762    DUT/NormalizationShifter/level0_d1[16]
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  DUT/NormalizationShifter/level1_d1[16]_i_1/O
                         net (fo=1, routed)           0.000     1.807    DUT/NormalizationShifter/level10_in[16]
    SLICE_X6Y57          FDRE                                         r  DUT/NormalizationShifter/level1_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.873     2.038    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X6Y57          FDRE                                         r  DUT/NormalizationShifter/level1_d1_reg[16]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X6Y57          FDRE (Hold_fdre_C_D)         0.120     1.654    DUT/NormalizationShifter/level1_d1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/Asgn_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  A_reg[15]/Q
                         net (fo=3, routed)           0.109     1.773    DUT/Asgn_d1_reg_0[15]
    SLICE_X1Y58          FDRE                                         r  DUT/Asgn_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.876     2.041    DUT/clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  DUT/Asgn_d1_reg/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.075     1.613    DUT/Asgn_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DUT/ShiftValue_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/NormalizationShifter/ps_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.602     1.521    DUT/clk_IBUF_BUFG
    SLICE_X3Y61          FDRE                                         r  DUT/ShiftValue_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  DUT/ShiftValue_d2_reg[1]/Q
                         net (fo=1, routed)           0.110     1.773    DUT/IEEEFPFMA_5_10_Freq350_uid2LeadingZeroCounter/ps_d1_reg[5][1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I3_O)        0.045     1.818 r  DUT/IEEEFPFMA_5_10_Freq350_uid2LeadingZeroCounter/ps_d1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    DUT/NormalizationShifter/ps_d1_reg[5]_0[0]
    SLICE_X2Y60          FDRE                                         r  DUT/NormalizationShifter/ps_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.875     2.040    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  DUT/NormalizationShifter/ps_d1_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.120     1.657    DUT/NormalizationShifter/ps_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 DUT/Cexp_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/Cexp_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.600     1.519    DUT/clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  DUT/Cexp_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  DUT/Cexp_d1_reg[1]/Q
                         net (fo=1, routed)           0.114     1.774    DUT/Cexp_d1[1]
    SLICE_X1Y62          FDRE                                         r  DUT/Cexp_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.873     2.038    DUT/clk_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  DUT/Cexp_d2_reg[1]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.075     1.610    DUT/Cexp_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 DUT/shiftValueCaseSubnormal_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/shiftValueCaseSubnormal_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.602     1.521    DUT/clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  DUT/shiftValueCaseSubnormal_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  DUT/shiftValueCaseSubnormal_d1_reg[2]/Q
                         net (fo=1, routed)           0.118     1.780    DUT/shiftValueCaseSubnormal_d1[2]
    SLICE_X4Y58          FDRE                                         r  DUT/shiftValueCaseSubnormal_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.873     2.038    DUT/clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  DUT/shiftValueCaseSubnormal_d2_reg[2]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.075     1.609    DUT/shiftValueCaseSubnormal_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 DUT/Cexp_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/Cexp_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.601     1.520    DUT/clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  DUT/Cexp_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DUT/Cexp_d1_reg[2]/Q
                         net (fo=1, routed)           0.118     1.779    DUT/Cexp_d1[2]
    SLICE_X1Y62          FDRE                                         r  DUT/Cexp_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.873     2.038    DUT/clk_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  DUT/Cexp_d2_reg[2]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.071     1.604    DUT/Cexp_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 DUT/Rsgn_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            DUT/Rsgn_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.603     1.522    DUT/clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  DUT/Rsgn_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  DUT/Rsgn_d1_reg/Q
                         net (fo=1, routed)           0.102     1.765    DUT/Rsgn_d1
    SLICE_X2Y58          FDRE                                         r  DUT/Rsgn_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.876     2.041    DUT/clk_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  DUT/Rsgn_d2_reg/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.052     1.590    DUT/Rsgn_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 index_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            A_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.369%)  route 0.150ns (44.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X11Y58         FDCE                                         r  index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  index_reg[2]/Q
                         net (fo=38, routed)          0.150     1.784    index_reg_n_0_[2]
    SLICE_X8Y59          LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  A[7]_i_1/O
                         net (fo=1, routed)           0.000     1.829    A[7]_i_1_n_0
    SLICE_X8Y59          FDCE                                         r  A_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.845     2.010    clk_IBUF_BUFG
    SLICE_X8Y59          FDCE                                         r  A_reg[7]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X8Y59          FDCE (Hold_fdce_C_D)         0.121     1.651    A_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         2.857       0.702      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.857       0.703      DSP48_X0Y24     DUT/multOp/CLK
Min Period        n/a     FDCE/C       n/a            1.000         2.857       1.857      SLICE_X10Y59    A_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.857       1.857      SLICE_X6Y66     A_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.857       1.857      SLICE_X6Y66     A_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.857       1.857      SLICE_X6Y64     A_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.857       1.857      SLICE_X2Y63     A_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.857       1.857      SLICE_X2Y63     A_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.857       1.857      SLICE_X3Y57     A_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.857       1.857      SLICE_X12Y59    A_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.428       0.448      SLICE_X2Y59     DUT/RisNaN_d3_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.428       0.448      SLICE_X2Y59     DUT/RisNaN_d3_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.428       0.448      SLICE_X2Y64     DUT/sticky1_d2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.428       0.448      SLICE_X2Y64     DUT/sticky1_d2_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.428       0.448      SLICE_X2Y59     DUT/tentativeRisInf_d3_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.428       0.448      SLICE_X2Y59     DUT/tentativeRisInf_d3_reg_srl3/CLK
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.428       0.928      SLICE_X10Y59    A_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.428       0.928      SLICE_X10Y59    A_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.428       0.928      SLICE_X6Y66     A_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.428       0.928      SLICE_X6Y66     A_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.429       0.449      SLICE_X2Y59     DUT/RisNaN_d3_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.429       0.449      SLICE_X2Y59     DUT/RisNaN_d3_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.429       0.449      SLICE_X2Y64     DUT/sticky1_d2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.429       0.449      SLICE_X2Y64     DUT/sticky1_d2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.429       0.449      SLICE_X2Y59     DUT/tentativeRisInf_d3_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.429       0.449      SLICE_X2Y59     DUT/tentativeRisInf_d3_reg_srl3/CLK
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.429       0.929      SLICE_X10Y59    A_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.429       0.929      SLICE_X10Y59    A_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.429       0.929      SLICE_X6Y66     A_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.429       0.929      SLICE_X6Y66     A_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.366ns  (logic 4.071ns (55.264%)  route 3.295ns (44.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X6Y69          FDCE                                         r  C_internal_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  C_internal_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.295     9.128    C_internal_reg[2]_lopt_replica_1
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.680 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.680    R[2]
    J13                                                               r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.773ns  (logic 3.976ns (58.710%)  route 2.797ns (41.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.713     5.316    clk_IBUF_BUFG
    SLICE_X5Y68          FDCE                                         r  C_internal_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  C_internal_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.797     8.568    C_internal_reg[0]_lopt_replica_1
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.089 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.089    R[0]
    H17                                                               r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.712ns  (logic 3.991ns (59.462%)  route 2.721ns (40.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X7Y70          FDCE                                         r  C_internal_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  C_internal_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.721     8.491    C_internal_reg[1]_lopt_replica_1
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.026 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.026    R[1]
    K15                                                               r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.327ns  (logic 4.008ns (63.342%)  route 2.319ns (36.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X7Y69          FDCE                                         r  C_internal_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  C_internal_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.319     8.090    C_internal_reg[4]_lopt_replica_1
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.642 r  R_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.642    R[4]
    R18                                                               r  R[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.306ns  (logic 3.977ns (63.064%)  route 2.329ns (36.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  fsm_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  fsm_done_reg/Q
                         net (fo=1, routed)           2.329     8.111    done_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    11.632 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    11.632    done
    M16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.292ns  (logic 4.007ns (63.680%)  route 2.285ns (36.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.713     5.316    clk_IBUF_BUFG
    SLICE_X5Y68          FDCE                                         r  C_internal_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  C_internal_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.285     8.057    C_internal_reg[3]_lopt_replica_1
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.607 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.607    R[3]
    N14                                                               r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.267ns  (logic 4.148ns (66.185%)  route 2.119ns (33.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  C_internal_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.419     5.734 r  C_internal_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           2.119     7.853    C_internal_reg[13]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         3.729    11.582 r  R_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.582    R[13]
    V14                                                               r  R[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.188ns  (logic 4.070ns (65.777%)  route 2.118ns (34.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X6Y69          FDCE                                         r  C_internal_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  C_internal_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.118     7.950    C_internal_reg[10]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.503 r  R_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.503    R[10]
    U14                                                               r  R[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.151ns  (logic 4.088ns (66.469%)  route 2.062ns (33.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X6Y69          FDCE                                         r  C_internal_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  C_internal_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           2.062     7.895    C_internal_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.465 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.465    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.092ns  (logic 4.204ns (69.015%)  route 1.888ns (30.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  C_internal_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDCE (Prop_fdce_C_Q)         0.478     5.792 r  C_internal_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.888     7.679    C_internal_reg[7]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         3.726    11.406 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.406    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.373ns (80.066%)  route 0.342ns (19.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X5Y67          FDCE                                         r  C_internal_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  C_internal_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.342     1.999    C_internal_reg[11]_lopt_replica_1
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.231 r  R_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.231    R[11]
    T16                                                               r  R[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.410ns (80.388%)  route 0.344ns (19.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  C_internal_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  C_internal_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.344     2.007    C_internal_reg[15]_lopt_replica_1
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.277 r  R_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.277    R[15]
    V11                                                               r  R[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.393ns (78.792%)  route 0.375ns (21.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X7Y69          FDCE                                         r  C_internal_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  C_internal_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.375     2.030    C_internal_reg[12]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.283 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.283    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.396ns (78.734%)  route 0.377ns (21.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X7Y70          FDCE                                         r  C_internal_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  C_internal_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.377     2.031    C_internal_reg[9]_lopt_replica_1
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.286 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.286    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.397ns (77.764%)  route 0.399ns (22.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  C_internal_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  C_internal_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.399     2.054    C_internal_reg[6]_lopt_replica_1
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.309 r  R_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.309    R[6]
    U17                                                               r  R[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.389ns (77.149%)  route 0.411ns (22.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X4Y68          FDCE                                         r  C_internal_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  C_internal_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.411     2.068    C_internal_reg[8]_lopt_replica_1
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.316 r  R_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.316    R[8]
    V16                                                               r  R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.416ns (77.521%)  route 0.411ns (22.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  C_internal_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  C_internal_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.411     2.088    C_internal_reg[5]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.341 r  R_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.341    R[5]
    V17                                                               r  R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.457ns (77.765%)  route 0.417ns (22.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  C_internal_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDCE (Prop_fdce_C_Q)         0.148     1.661 r  C_internal_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.417     2.078    C_internal_reg[7]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         1.309     3.387 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.387    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.435ns (74.373%)  route 0.494ns (25.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X6Y69          FDCE                                         r  C_internal_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDCE (Prop_fdce_C_Q)         0.164     1.678 r  C_internal_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.494     2.173    C_internal_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.444 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.444    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.417ns (73.429%)  route 0.513ns (26.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X6Y69          FDCE                                         r  C_internal_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDCE (Prop_fdce_C_Q)         0.164     1.678 r  C_internal_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.513     2.191    C_internal_reg[10]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.444 r  R_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.444    R[10]
    U14                                                               r  R[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.545ns  (logic 1.480ns (26.685%)  route 4.065ns (73.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          4.065     5.545    rst_IBUF
    SLICE_X12Y59         FDCE                                         f  A_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.522     4.945    clk_IBUF_BUFG
    SLICE_X12Y59         FDCE                                         r  A_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.545ns  (logic 1.480ns (26.685%)  route 4.065ns (73.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          4.065     5.545    rst_IBUF
    SLICE_X12Y59         FDCE                                         f  A_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.522     4.945    clk_IBUF_BUFG
    SLICE_X12Y59         FDCE                                         r  A_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.404ns  (logic 1.480ns (27.381%)  route 3.924ns (72.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          3.924     5.404    rst_IBUF
    SLICE_X12Y60         FDCE                                         f  B_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.522     4.945    clk_IBUF_BUFG
    SLICE_X12Y60         FDCE                                         r  B_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.404ns  (logic 1.480ns (27.381%)  route 3.924ns (72.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          3.924     5.404    rst_IBUF
    SLICE_X12Y60         FDCE                                         f  B_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.522     4.945    clk_IBUF_BUFG
    SLICE_X12Y60         FDCE                                         r  B_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.404ns  (logic 1.480ns (27.381%)  route 3.924ns (72.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          3.924     5.404    rst_IBUF
    SLICE_X12Y60         FDCE                                         f  B_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.522     4.945    clk_IBUF_BUFG
    SLICE_X12Y60         FDCE                                         r  B_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.073ns  (logic 1.480ns (29.167%)  route 3.593ns (70.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          3.593     5.073    rst_IBUF
    SLICE_X12Y61         FDCE                                         f  B_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.521     4.944    clk_IBUF_BUFG
    SLICE_X12Y61         FDCE                                         r  B_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.073ns  (logic 1.480ns (29.167%)  route 3.593ns (70.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          3.593     5.073    rst_IBUF
    SLICE_X12Y61         FDCE                                         f  B_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.521     4.944    clk_IBUF_BUFG
    SLICE_X12Y61         FDCE                                         r  B_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.073ns  (logic 1.480ns (29.167%)  route 3.593ns (70.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          3.593     5.073    rst_IBUF
    SLICE_X12Y61         FDCE                                         f  B_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.521     4.944    clk_IBUF_BUFG
    SLICE_X12Y61         FDCE                                         r  B_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.793ns  (logic 1.480ns (30.872%)  route 3.313ns (69.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          3.313     4.793    rst_IBUF
    SLICE_X14Y60         FDCE                                         f  B_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.522     4.945    clk_IBUF_BUFG
    SLICE_X14Y60         FDCE                                         r  B_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.763ns  (logic 1.480ns (31.065%)  route 3.283ns (68.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          3.283     4.763    rst_IBUF
    SLICE_X8Y59          FDCE                                         f  A_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.522     4.945    clk_IBUF_BUFG
    SLICE_X8Y59          FDCE                                         r  A_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.052ns  (logic 0.247ns (23.527%)  route 0.804ns (76.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.804     1.052    rst_IBUF
    SLICE_X3Y69          FDCE                                         f  FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.867     2.032    clk_IBUF_BUFG
    SLICE_X3Y69          FDCE                                         r  FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[0]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.247ns (21.923%)  route 0.881ns (78.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.881     1.129    rst_IBUF
    SLICE_X5Y68          FDCE                                         f  C_internal_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X5Y68          FDCE                                         r  C_internal_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.247ns (21.923%)  route 0.881ns (78.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.881     1.129    rst_IBUF
    SLICE_X5Y68          FDCE                                         f  C_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X5Y68          FDCE                                         r  C_internal_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.247ns (21.923%)  route 0.881ns (78.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.881     1.129    rst_IBUF
    SLICE_X5Y68          FDCE                                         f  C_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X5Y68          FDCE                                         r  C_internal_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[3]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.247ns (21.923%)  route 0.881ns (78.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.881     1.129    rst_IBUF
    SLICE_X5Y68          FDCE                                         f  C_internal_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X5Y68          FDCE                                         r  C_internal_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.247ns (21.839%)  route 0.886ns (78.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.886     1.133    rst_IBUF
    SLICE_X4Y68          FDCE                                         f  C_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X4Y68          FDCE                                         r  C_internal_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.247ns (21.839%)  route 0.886ns (78.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.886     1.133    rst_IBUF
    SLICE_X4Y68          FDCE                                         f  C_internal_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X4Y68          FDCE                                         r  C_internal_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[8]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.247ns (21.839%)  route 0.886ns (78.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.886     1.133    rst_IBUF
    SLICE_X4Y68          FDCE                                         f  C_internal_reg[8]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X4Y68          FDCE                                         r  C_internal_reg[8]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.185ns  (logic 0.247ns (20.882%)  route 0.937ns (79.118%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.937     1.185    rst_IBUF
    SLICE_X6Y67          FDCE                                         f  C_internal_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  C_internal_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.185ns  (logic 0.247ns (20.882%)  route 0.937ns (79.118%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.937     1.185    rst_IBUF
    SLICE_X6Y67          FDCE                                         f  C_internal_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  C_internal_reg[13]/C





