// Seed: 1723101390
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7,
    input id_8
);
  logic id_9;
  reg   id_10;
  always id_10 <= 1;
  type_21(
      .id_0(1), .id_1(1), .id_2(), .id_3(id_2), .id_4({id_7{id_5[""]}}), .id_5(1)
  );
  always #1 id_10.id_1 = id_1 & 1;
  logic id_11, id_12;
  type_23(
      (id_7 - id_0), id_8
  );
  assign id_0 = id_7;
  logic id_13;
endmodule : id_14
