1356820763f1b96e58bea4bc3c5e731c1349e867
Fixed some Verilator lint issues with the (formally proven) DMA
diff --git a/rtl/peripherals/wbdmac.v b/rtl/peripherals/wbdmac.v
index 62f30ff..1014cfa 100644
--- a/rtl/peripherals/wbdmac.v
+++ b/rtl/peripherals/wbdmac.v
@@ -436,6 +436,7 @@ module wbdmac(i_clk, i_reset,
 	end else
 		last_read_request <= 1'b0;
 
+	wire	[LGMEMLEN:0]	next_nread = nread + 1'b1;
 	initial	last_read_ack = 1'b0;
 	always @(posedge i_clk)
 	if (i_reset)
@@ -443,15 +444,15 @@ module wbdmac(i_clk, i_reset,
 	else if (dma_state == `DMA_READ_REQ)
 	begin
 		if ((i_mwb_ack)&&((!o_mwb_stb)||(i_mwb_stall)))
-			last_read_ack <= (nread+1 == cfg_blocklen_sub_one);
+			last_read_ack <= (next_nread[LGMEMLEN-1:0] == cfg_blocklen_sub_one);
 		else
-			last_read_ack <= (nread == cfg_blocklen_sub_one);
+			last_read_ack <= (nread[LGMEMLEN-1:0] == cfg_blocklen_sub_one);
 	end else if (dma_state == `DMA_READ_ACK)
 	begin
 		if ((i_mwb_ack)&&((!o_mwb_stb)||(i_mwb_stall)))
 			last_read_ack <= (nread+2 == nracks);
 		else
-			last_read_ack <= (nread+1 == nracks);
+			last_read_ack <= (next_nread == nracks);
 	end else
 		last_read_ack <= 1'b0;
 
@@ -555,7 +556,7 @@ module wbdmac(i_clk, i_reset,
 	// Ack any access.  We'll quietly ignore any access where we are busy,
 	// but ack it anyway.  In other words, before writing to the device,
 	// double check that it isn't busy, and then write.
-	initial	o_swb_ack <= 1'b0;
+	initial	o_swb_ack = 1'b0;
 	always @(posedge i_clk)
 	if (i_reset)
 		o_swb_ack <= 1'b0;