{"vcs1":{"timestamp_begin":1760942793.742460476, "rt":1.56, "ut":1.02, "st":0.16}}
{"vcselab":{"timestamp_begin":1760942795.360323377, "rt":0.98, "ut":0.24, "st":0.08}}
{"link":{"timestamp_begin":1760942796.378783600, "rt":0.21, "ut":0.09, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1760942793.399464624}
{"VCS_COMP_START_TIME": 1760942793.399464624}
{"VCS_COMP_END_TIME": 1760942880.353448453}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb.sv -debug_access+all -full64 -debug_region+cell +memcbk -f /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src/rtl_sim.f +incdir+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./include+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim +define+prog9 +prog_path=/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/prog9 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 371308}}
{"vcselab": {"peak_mem": 247084}}
