{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 00:37:40 2009 " "Info: Processing started: Fri Oct 23 00:37:40 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off edgechk -c edgechk --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off edgechk -c edgechk --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sys_clk " "Info: Assuming node \"sys_clk\" is an undefined clock" {  } { { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 38 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sys_clk register register ctrl_signal_dly1 ctrl_signal_dly2 340.02 MHz Internal " "Info: Clock \"sys_clk\" Internal fmax is restricted to 340.02 MHz between source register \"ctrl_signal_dly1\" and destination register \"ctrl_signal_dly2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.912 ns + Longest register register " "Info: + Longest register to register delay is 0.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ctrl_signal_dly1 1 REG LCFF_X1_Y5_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 4; REG Node = 'ctrl_signal_dly1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_signal_dly1 } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.460 ns) 0.912 ns ctrl_signal_dly2 2 REG LCFF_X1_Y5_N1 3 " "Info: 2: + IC(0.452 ns) + CELL(0.460 ns) = 0.912 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 3; REG Node = 'ctrl_signal_dly2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { ctrl_signal_dly1 ctrl_signal_dly2 } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 50.44 % ) " "Info: Total cell delay = 0.460 ns ( 50.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.452 ns ( 49.56 % ) " "Info: Total interconnect delay = 0.452 ns ( 49.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { ctrl_signal_dly1 ctrl_signal_dly2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.912 ns" { ctrl_signal_dly1 {} ctrl_signal_dly2 {} } { 0.000ns 0.452ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 2.732 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.732 ns ctrl_signal_dly2 3 REG LCFF_X1_Y5_N1 3 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 3; REG Node = 'ctrl_signal_dly2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { sys_clk~clkctrl ctrl_signal_dly2 } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.64 % ) " "Info: Total cell delay = 1.766 ns ( 64.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.36 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { sys_clk sys_clk~clkctrl ctrl_signal_dly2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} ctrl_signal_dly2 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 2.732 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.732 ns ctrl_signal_dly1 3 REG LCFF_X1_Y5_N5 4 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 4; REG Node = 'ctrl_signal_dly1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { sys_clk~clkctrl ctrl_signal_dly1 } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.64 % ) " "Info: Total cell delay = 1.766 ns ( 64.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.36 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { sys_clk sys_clk~clkctrl ctrl_signal_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} ctrl_signal_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { sys_clk sys_clk~clkctrl ctrl_signal_dly2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} ctrl_signal_dly2 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { sys_clk sys_clk~clkctrl ctrl_signal_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} ctrl_signal_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { ctrl_signal_dly1 ctrl_signal_dly2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.912 ns" { ctrl_signal_dly1 {} ctrl_signal_dly2 {} } { 0.000ns 0.452ns } { 0.000ns 0.460ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { sys_clk sys_clk~clkctrl ctrl_signal_dly2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} ctrl_signal_dly2 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { sys_clk sys_clk~clkctrl ctrl_signal_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} ctrl_signal_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_signal_dly2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { ctrl_signal_dly2 {} } {  } {  } "" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 49 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "ctrl_signal_dly1 ctrl_signal sys_clk 3.908 ns register " "Info: tsu for register \"ctrl_signal_dly1\" (data pin = \"ctrl_signal\", clock pin = \"sys_clk\") is 3.908 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.680 ns + Longest pin register " "Info: + Longest pin to register delay is 6.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns ctrl_signal 1 PIN PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'ctrl_signal'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_signal } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.265 ns) + CELL(0.460 ns) 6.680 ns ctrl_signal_dly1 2 REG LCFF_X1_Y5_N5 4 " "Info: 2: + IC(5.265 ns) + CELL(0.460 ns) = 6.680 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 4; REG Node = 'ctrl_signal_dly1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { ctrl_signal ctrl_signal_dly1 } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.415 ns ( 21.18 % ) " "Info: Total cell delay = 1.415 ns ( 21.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.265 ns ( 78.82 % ) " "Info: Total interconnect delay = 5.265 ns ( 78.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.680 ns" { ctrl_signal ctrl_signal_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.680 ns" { ctrl_signal {} ctrl_signal~combout {} ctrl_signal_dly1 {} } { 0.000ns 0.000ns 5.265ns } { 0.000ns 0.955ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 2.732 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to destination register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.732 ns ctrl_signal_dly1 3 REG LCFF_X1_Y5_N5 4 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 4; REG Node = 'ctrl_signal_dly1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { sys_clk~clkctrl ctrl_signal_dly1 } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.64 % ) " "Info: Total cell delay = 1.766 ns ( 64.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.36 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { sys_clk sys_clk~clkctrl ctrl_signal_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} ctrl_signal_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.680 ns" { ctrl_signal ctrl_signal_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.680 ns" { ctrl_signal {} ctrl_signal~combout {} ctrl_signal_dly1 {} } { 0.000ns 0.000ns 5.265ns } { 0.000ns 0.955ns 0.460ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { sys_clk sys_clk~clkctrl ctrl_signal_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} ctrl_signal_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk negedge_pulse ctrl_signal_dly1 7.723 ns register " "Info: tco from clock \"sys_clk\" to destination pin \"negedge_pulse\" through register \"ctrl_signal_dly1\" is 7.723 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 2.732 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to source register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.732 ns ctrl_signal_dly1 3 REG LCFF_X1_Y5_N5 4 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 4; REG Node = 'ctrl_signal_dly1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { sys_clk~clkctrl ctrl_signal_dly1 } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.64 % ) " "Info: Total cell delay = 1.766 ns ( 64.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.36 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { sys_clk sys_clk~clkctrl ctrl_signal_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} ctrl_signal_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.687 ns + Longest register pin " "Info: + Longest register to pin delay is 4.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ctrl_signal_dly1 1 REG LCFF_X1_Y5_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 4; REG Node = 'ctrl_signal_dly1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_signal_dly1 } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.544 ns) 0.992 ns negedge_pulse~0 2 COMB LCCOMB_X1_Y5_N0 1 " "Info: 2: + IC(0.448 ns) + CELL(0.544 ns) = 0.992 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'negedge_pulse~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { ctrl_signal_dly1 negedge_pulse~0 } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(3.056 ns) 4.687 ns negedge_pulse 3 PIN PIN_25 0 " "Info: 3: + IC(0.639 ns) + CELL(3.056 ns) = 4.687 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'negedge_pulse'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.695 ns" { negedge_pulse~0 negedge_pulse } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 76.81 % ) " "Info: Total cell delay = 3.600 ns ( 76.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 23.19 % ) " "Info: Total interconnect delay = 1.087 ns ( 23.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.687 ns" { ctrl_signal_dly1 negedge_pulse~0 negedge_pulse } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.687 ns" { ctrl_signal_dly1 {} negedge_pulse~0 {} negedge_pulse {} } { 0.000ns 0.448ns 0.639ns } { 0.000ns 0.544ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { sys_clk sys_clk~clkctrl ctrl_signal_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} ctrl_signal_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.687 ns" { ctrl_signal_dly1 negedge_pulse~0 negedge_pulse } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.687 ns" { ctrl_signal_dly1 {} negedge_pulse~0 {} negedge_pulse {} } { 0.000ns 0.448ns 0.639ns } { 0.000ns 0.544ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "ctrl_signal_dly1 ctrl_signal sys_clk -3.642 ns register " "Info: th for register \"ctrl_signal_dly1\" (data pin = \"ctrl_signal\", clock pin = \"sys_clk\") is -3.642 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 2.732 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.732 ns ctrl_signal_dly1 3 REG LCFF_X1_Y5_N5 4 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 4; REG Node = 'ctrl_signal_dly1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { sys_clk~clkctrl ctrl_signal_dly1 } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.64 % ) " "Info: Total cell delay = 1.766 ns ( 64.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.36 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { sys_clk sys_clk~clkctrl ctrl_signal_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} ctrl_signal_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 48 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.680 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns ctrl_signal 1 PIN PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'ctrl_signal'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_signal } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.265 ns) + CELL(0.460 ns) 6.680 ns ctrl_signal_dly1 2 REG LCFF_X1_Y5_N5 4 " "Info: 2: + IC(5.265 ns) + CELL(0.460 ns) = 6.680 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 4; REG Node = 'ctrl_signal_dly1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { ctrl_signal ctrl_signal_dly1 } "NODE_NAME" } } { "RTL/edgechk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/edgechk/RTL/edgechk.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.415 ns ( 21.18 % ) " "Info: Total cell delay = 1.415 ns ( 21.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.265 ns ( 78.82 % ) " "Info: Total interconnect delay = 5.265 ns ( 78.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.680 ns" { ctrl_signal ctrl_signal_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.680 ns" { ctrl_signal {} ctrl_signal~combout {} ctrl_signal_dly1 {} } { 0.000ns 0.000ns 5.265ns } { 0.000ns 0.955ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { sys_clk sys_clk~clkctrl ctrl_signal_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} ctrl_signal_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.680 ns" { ctrl_signal ctrl_signal_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.680 ns" { ctrl_signal {} ctrl_signal~combout {} ctrl_signal_dly1 {} } { 0.000ns 0.000ns 5.265ns } { 0.000ns 0.955ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "112 " "Info: Allocated 112 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 23 00:37:41 2009 " "Info: Processing ended: Fri Oct 23 00:37:41 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
