# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab8-jumao-as_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as {C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/sign_extender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:56 on Dec 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as" C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/sign_extender.v 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 15:09:56 on Dec 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as {C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/serial_buffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:56 on Dec 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as" C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/serial_buffer.v 
# -- Compiling module serial_buffer
# 
# Top level modules:
# 	serial_buffer
# End time: 15:09:56 on Dec 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as {C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/reg_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:56 on Dec 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as" C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 15:09:56 on Dec 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as {C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/program_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:56 on Dec 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as" C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/program_counter.v 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 15:09:56 on Dec 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as {C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:56 on Dec 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as" C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 15:09:56 on Dec 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as {C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/mux2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:56 on Dec 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as" C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 15:09:56 on Dec 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as {C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/inst_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:56 on Dec 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as" C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/inst_rom.v 
# -- Compiling module inst_rom
# 
# Top level modules:
# 	inst_rom
# End time: 15:09:56 on Dec 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as {C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/data_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:56 on Dec 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as" C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 15:09:57 on Dec 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as {C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:57 on Dec 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as" C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 15:09:57 on Dec 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as {C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/async_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:57 on Dec 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as" C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/async_memory.v 
# -- Compiling module async_memory
# 
# Top level modules:
# 	async_memory
# End time: 15:09:57 on Dec 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as {C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:57 on Dec 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as" C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:09:57 on Dec 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as {C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:57 on Dec 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as" C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 15:09:57 on Dec 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/control_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:26 on Dec 30,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/control_tb.v 
# -- Compiling module control_tb
# 
# Top level modules:
# 	control_tb
# End time: 15:10:26 on Dec 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.control_tb
# vsim work.control_tb 
# Start time: 15:10:29 on Dec 30,2025
# Loading work.control_tb
# Loading work.control
run -all
# Time: 0 | Instr: 00000000000000000000000000100000 | instr_name: R-type (ADD)    | RegDst; 1 | ALUSrc: 0 | MemToReg: 0 | RegWrite: 1 | MemRead: 0 | MemWrite: 0 | ALUOp: 100000
# Time: 10000 | Instr: 00100000000000000000000000000000 | instr_name: I-type (ADDI)   | RegDst; 0 | ALUSrc: 1 | MemToReg: 0 | RegWrite: 1 | MemRead: 0 | MemWrite: 0 | ALUOp: 100000
# Time: 20000 | Instr: 00000000000000000000000000100010 | instr_name: R-type (SUB)    | RegDst; 1 | ALUSrc: 0 | MemToReg: 0 | RegWrite: 1 | MemRead: 0 | MemWrite: 0 | ALUOp: 100010
# Time: 30000 | Instr: 00000000000000000000000000100100 | instr_name: R-type (AND)    | RegDst; 1 | ALUSrc: 0 | MemToReg: 0 | RegWrite: 1 | MemRead: 0 | MemWrite: 0 | ALUOp: 100100
# Time: 40000 | Instr: 00000000000000000000000000100101 | instr_name: R-type (OR)     | RegDst; 1 | ALUSrc: 0 | MemToReg: 0 | RegWrite: 1 | MemRead: 0 | MemWrite: 0 | ALUOp: 100101
# Time: 50000 | Instr: 00000000000000000000000000100111 | instr_name: R-type (NOR)    | RegDst; 1 | ALUSrc: 0 | MemToReg: 0 | RegWrite: 1 | MemRead: 0 | MemWrite: 0 | ALUOp: 100111
# Time: 60000 | Instr: 10001100000000000000000000000000 | instr_name: I-type (LW)     | RegDst; 0 | ALUSrc: 1 | MemToReg: 1 | RegWrite: 1 | MemRead: 1 | MemWrite: 0 | ALUOp: 100000
# Time: 70000 | Instr: 10101100000000000000000000000000 | instr_name: I-type (SW)     | RegDst; x | ALUSrc: 1 | MemToReg: x | RegWrite: 0 | MemRead: 0 | MemWrite: 1 | ALUOp: 100000
# ** Note: $stop    : C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/control_tb.v(156)
#    Time: 80 ns  Iteration: 0  Instance: /control_tb
# Break in Module control_tb at C:/intelFPGA_lite/18.1/quartus/181.1/lab8-jumao-as/control_tb.v line 156
# End time: 15:48:09 on Dec 30,2025, Elapsed time: 0:37:40
# Errors: 0, Warnings: 0
