<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/82D99EDA-5DBE-4473-9A25-F5A6177B3AD1"><gtr:id>82D99EDA-5DBE-4473-9A25-F5A6177B3AD1</gtr:id><gtr:name>Cluster Technology</gtr:name></gtr:collaborator><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/E0F2BD68-E200-4A11-BDD0-EBB27405917E"><gtr:id>E0F2BD68-E200-4A11-BDD0-EBB27405917E</gtr:id><gtr:name>Celoxica</gtr:name></gtr:collaborator></gtr:collaborations><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/46387D84-F71E-4B7D-8C7D-9C288F113510"><gtr:id>46387D84-F71E-4B7D-8C7D-9C288F113510</gtr:id><gtr:name>Imperial College London</gtr:name><gtr:department>Dept of Computing</gtr:department><gtr:address><gtr:line1>South Kensington Campus</gtr:line1><gtr:line2>Exhibition Road</gtr:line2><gtr:line4>London</gtr:line4><gtr:postCode>SW7 2AZ</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/46387D84-F71E-4B7D-8C7D-9C288F113510"><gtr:id>46387D84-F71E-4B7D-8C7D-9C288F113510</gtr:id><gtr:name>Imperial College London</gtr:name><gtr:address><gtr:line1>South Kensington Campus</gtr:line1><gtr:line2>Exhibition Road</gtr:line2><gtr:line4>London</gtr:line4><gtr:postCode>SW7 2AZ</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/82D99EDA-5DBE-4473-9A25-F5A6177B3AD1"><gtr:id>82D99EDA-5DBE-4473-9A25-F5A6177B3AD1</gtr:id><gtr:name>Cluster Technology</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/E0F2BD68-E200-4A11-BDD0-EBB27405917E"><gtr:id>E0F2BD68-E200-4A11-BDD0-EBB27405917E</gtr:id><gtr:name>Celoxica</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/E2268666-0E2B-47BE-ADEA-457AA6439DE7"><gtr:id>E2268666-0E2B-47BE-ADEA-457AA6439DE7</gtr:id><gtr:name>Cluster Technology Limited</gtr:name><gtr:address><gtr:line1>Units 106-108, Building 9</gtr:line1><gtr:line2>Phase 1</gtr:line2><gtr:line3>Hong Kong Science Park</gtr:line3><gtr:line4>Pak Shek Kok</gtr:line4><gtr:line5>Tai Po</gtr:line5><gtr:region>Outside UK</gtr:region><gtr:country>Hong Kong</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/18D87FB5-C687-4F5C-B5E6-53E05ADE1A8E"><gtr:id>18D87FB5-C687-4F5C-B5E6-53E05ADE1A8E</gtr:id><gtr:name>Celoxica Holdings Plc</gtr:name><gtr:address><gtr:line1>20 Park Gate</gtr:line1><gtr:line2>Milton Park</gtr:line2><gtr:postCode>OX14 4SH</gtr:postCode><gtr:region>Unknown</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/FC01162D-80CC-47BC-8247-E37B071770AD"><gtr:id>FC01162D-80CC-47BC-8247-E37B071770AD</gtr:id><gtr:firstName>Wayne</gtr:firstName><gtr:surname>Luk</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/F9F04318-5E25-4929-A968-95C8CFB9ADE0"><gtr:id>F9F04318-5E25-4929-A968-95C8CFB9ADE0</gtr:id><gtr:firstName>Oskar</gtr:firstName><gtr:otherNames>Paul</gtr:otherNames><gtr:surname>Mencer</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/68C37A96-4688-4DF1-A1E8-6E8E2AD37C5D"><gtr:id>68C37A96-4688-4DF1-A1E8-6E8E2AD37C5D</gtr:id><gtr:firstName>Philip</gtr:firstName><gtr:surname>Leong</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FD062322%2F1"><gtr:id>EE3E762D-CA85-418F-8E5E-987E3963D818</gtr:id><gtr:title>Optimising Hardware Acceleration for Financial Computation</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/D062322/1</gtr:grantReference><gtr:abstractText>This proposal describes a three-year research project exploring novel methods and tools for hardware acceleration of financial computation in general, and for Monte Carlo simulation of financial models in particular. Our aim is to exploit the latest software and hardware technologies, particularly those based on advanced reconfigurable hardware such as FPGAs (Field-Programmable Gate Arrays), and to demonstrate the effectiveness of these technologies by applying them to overcome bottlenecks in current and future large-scale financial computation. The technical innovations of this project includes: (1) parameterisation, characterisation and efficient implementation of novel hardware architectures for financial computations; (2) exploitation of the latest software and hardware technologies, such as source-level transformation and advanced reconfigurable gate arrays; (3) techniques for reducing heat dissipation by extensive pipelining, (4) elements for an evolutionary approach to support hardware acceleration for financial analysis, such as adoption of commercial FPGA platforms, facilities to make the technology accessible to finance experts, comparison of standard fixed-point and floating point arithmetic, incremental compilation, and interface to grid technology; (5) elements for a disruptive approach to support hardware acceleration, such as run-time optimisation, coarse-grained devices, non-standard arithmetic, new application opportunities such as real-time risk analysis, and new platform and chip architectures; (6) static and dynamic customisations for adapting architectures to changes in environmental conditions to maintain effective operation, while meeting various constraints such as performance and power consumption; (7) prototype development frameworks for designing and deploying novel architectures supporting financial computations, by combining and specialising our libraries and tools; (8) large-scale applications, based on our experience in financial simulation, to drive the development of architectures and tools for novel computations.</gtr:abstractText><gtr:fund><gtr:end>2010-03-31</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2006-10-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>672647</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs><gtr:collaborationOutput><gtr:collaboratingOrganisation>Celoxica</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>Celoxica Holdings Plc</gtr:description><gtr:id>7A1C2A77-15FE-42E7-AD54-192AD5A7C07C</gtr:id><gtr:sector>Private</gtr:sector><gtr:start>2006-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>Cluster Technology</gtr:collaboratingOrganisation><gtr:country>Hong Kong, Special Administrative Region of China</gtr:country><gtr:description>Cluster Technology Limited</gtr:description><gtr:id>A63C29E1-8ACC-4A2E-B3BA-A5A5245E0C94</gtr:id><gtr:sector>Private</gtr:sector><gtr:start>2006-01-01</gtr:start></gtr:collaborationOutput></gtr:collaborationOutputs><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>This research project explores novel methods and tools for hardware acceleration of financial computation in general, and for Monte Carlo simulation of financial models in particular. Our aim is to exploit the latest software and hardware technologies, particularly those based on advanced reconfigurable hardware such as FPGAs (Field-Programmable Gate Arrays), and to demonstrate the effectiveness of these technologies by applying them to overcome bottlenecks in current and future large-scale financial computation. 



We have:



1. Developed novel hardware architectures for:

(a) various financial Monte Carlo computations such as pricing Asian options and credit risk modelling;

(b) option pricing based on binomial trees, explicit finite difference techniques, and quadrature methods;

(c) efficient random number generation, which is critical for many financial simulation methods.



2. Explored compile-time techniques that support high-level design, including:

(a) the use of a domain-specific language for reconfigurable path-based Monte Carlo simulations;

(b) an approach combining syntax-directed transformation and geometric programming.



3. Investigated methods for characterising, customising and compiling hardware resources targeting high-performance computing platforms including:

(a) a cluster of computers in which each node contains both an FPGA and a GPU (Graphics Processing Unit);

(b) a hybrid-core system which extends a commodity instruction set by FPGA-based application-specific instructions.



4. Studied two main extensions to the proposed approach. The first concerns FPGA accelerated low-latency market data feed processing. The second, involving a collaboration with a project supported by EP/D060567/1, concerns a new FPGA architecture optimised for floating-point applications. In this new FPGA architecture, fine-grained units are used for implementing control logic and bit-oriented operations, while parameterised and reconfigurable word-based coarse-grained units incorporating word-oriented lookup tables and floating point operations are used to implement datapaths. We demonstrated that for pricing interest rate derivatives based on the BGM model, this new architecture is 19 times smaller, 3 times faster and 12 times more energy efficient than a comparable commercial FPGA device.



5. Received five awards for our publications:



(a) the Best Paper Award for the paper &amp;quot;Multi-level customisation framework for curve based Monte Carlo financial simulations&amp;quot; at the 2012 International Symposium on Applied Reconfigurable Computing.

(b) the Stamatis Vassiliadis Outstanding Paper Award for the paper &amp;quot;FPGA-Optimised Uniform Random Number Generators Using LUTs and Shift Registers&amp;quot; at the 2010 International Conference on Field-Programmable Logic and Applications;

(c) the Stamatis Vassiliadis Outstanding Paper Award for the paper &amp;quot;Domain-specific FPGA: architecture and floating point applications&amp;quot; at the 2007 International Conference on Field-Programmable Logic and Applications;

(d) the Stamatis Vassiliadis Outstanding Paper Award for the paper &amp;quot;Rapid estimation of power consumption for hybrid FPGAs&amp;quot; at the 2008 International Conference on Field-Programmable Logic and Applications;

(e) the Best PhD Student Paper Award for the paper &amp;quot;The coarse-grained/fine-grained logic interface with embedded floating-point arithmetic units&amp;quot; at the 2008 Southern Programmable Logic Conference.</gtr:description><gtr:exploitationPathways>In the short term, our work is expected to benefit mainly researchers in academia and in industry engaged in financial analysis and hardware acceleration. In the medium to long term, our work is expected to produce interesting and useful results also to industry engaged in financial analysis. We believe that the proposed research will strengthen UK's position in high-performance computing, especially for financial applications; however the results of our work will also benefit many other applications, since Monte Carlo simulation is a general technique and has been used in, for instance, heat transfer and biochemical reactions. Moreover, our work will also be useful for designers of reconfigurable architectures such as FPGAs and the associated design tools, who are interested in improving the capability of their devices and tools.</gtr:exploitationPathways><gtr:id>63C836B7-93C1-4D83-A2BC-5B6FAC41561E</gtr:id><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software)</gtr:sector></gtr:sectors><gtr:url>http://cc.doc.ic.ac.uk/finan.html</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B98A8EA4-C611-49B0-8110-DE9B136797E2"><gtr:id>B98A8EA4-C611-49B0-8110-DE9B136797E2</gtr:id><gtr:title>Exploring Reconfigurable Architectures for Tree-Based Option Pricing Models</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Reconfigurable Technology and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/21122ef98744497480e6e293609af981"><gtr:id>21122ef98744497480e6e293609af981</gtr:id><gtr:otherNames>Jin Q</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/58264CB6-FFA3-466D-9189-52015171D7BE"><gtr:id>58264CB6-FFA3-466D-9189-52015171D7BE</gtr:id><gtr:title>Floating-Point FPGA: Architecture and Modeling</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/99de4b594bc2242138c133cec0586dab"><gtr:id>99de4b594bc2242138c133cec0586dab</gtr:id><gtr:otherNames>Chun Hok Ho</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/CF82CE91-9CC6-414C-8297-1DFDF36CD10A"><gtr:id>CF82CE91-9CC6-414C-8297-1DFDF36CD10A</gtr:id><gtr:title>Multivariate Gaussian random number generation targeting reconfigurable hardware</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Reconfigurable Technology and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/c9f092e9089338cc38a839110e8849d4"><gtr:id>c9f092e9089338cc38a839110e8849d4</gtr:id><gtr:otherNames>D Thomas</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/5ED933B9-6E94-4653-955D-8A5E5F6C41AD"><gtr:id>5ED933B9-6E94-4653-955D-8A5E5F6C41AD</gtr:id><gtr:title>Accelerating publish/subscribe matching on reconfigurable supercomputing platform</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/86bad256dd51b7209e3add8072204b00"><gtr:id>86bad256dd51b7209e3add8072204b00</gtr:id><gtr:otherNames>KH Tsoi</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/13E302FC-0D7D-4738-8C15-B551DFFA3648"><gtr:id>13E302FC-0D7D-4738-8C15-B551DFFA3648</gtr:id><gtr:title>FPGA Accelerated Low-Latency Market Data Feed Processing</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/04617a6fb9b6ab2c2dd9c7855832238d"><gtr:id>04617a6fb9b6ab2c2dd9c7855832238d</gtr:id><gtr:otherNames>Morris G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/73A8DE13-F81F-4920-8DF4-69C0484B5A94"><gtr:id>73A8DE13-F81F-4920-8DF4-69C0484B5A94</gtr:id><gtr:title>Multivariate Gaussian Random Number Generation Targeting Reconfigurable Hardware</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Reconfigurable Technology and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/9b71fd73ec15e6497efb6de816dda36e"><gtr:id>9b71fd73ec15e6497efb6de816dda36e</gtr:id><gtr:otherNames>Thomas D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/D062322/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>41593421-CFAC-411D-94A7-E144022B0E6D</gtr:id><gtr:percentage>15</gtr:percentage><gtr:text>Artificial Intelligence</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>2770EFE0-D127-47F1-9FC0-AABDCE301DD3</gtr:id><gtr:percentage>85</gtr:percentage><gtr:text>VLSI Design</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>