Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 17 11:26:45 2018
| Host         : ArK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mfu_control_sets_placed.rpt
| Design       : mfu
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              92 |           46 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             115 |           42 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------+--------------------------------------+------------------+------------------+----------------+
|           Clock Signal           |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------+--------------------------------------+------------------+------------------+----------------+
|  o_RX_DV_BUFG                    |                                      |                  |                1 |              1 |
|  o_RX_DV_BUFG                    | Entity_tx/mode_reg[0][0]             |                  |                3 |              6 |
|  Entity_tx/r_TX_Data_reg[0]_0[0] |                                      |                  |                8 |              8 |
|  i_Clk_IBUF_BUFG                 | Entity_tx/r_TX_Data[7]_i_1_n_1       |                  |                2 |              8 |
|  o_RX_DV_BUFG                    | Entity_tx/E[0]                       |                  |                2 |              8 |
|  o_RX_DV_BUFG                    | memory[0]                            |                  |                2 |              8 |
|  o_RX_DV_BUFG                    | memory[5]                            |                  |                2 |              8 |
|  o_RX_DV_BUFG                    | memory[6]                            |                  |                5 |              8 |
|  o_RX_DV_BUFG                    | memory[4]                            |                  |                3 |              8 |
|  o_RX_DV_BUFG                    | memory[7]                            |                  |                2 |              8 |
|  o_RX_DV_BUFG                    | memory[3]                            |                  |                2 |              8 |
|  o_RX_DV_BUFG                    | memory[1]                            |                  |                3 |              8 |
|  o_RX_DV_BUFG                    | memory[2]                            |                  |                4 |              8 |
|  i_Clk_IBUF_BUFG                 | Entity_rx/r_Clk_Count                |                  |                5 |             14 |
|  i_Clk_IBUF_BUFG                 | Entity_tx/r_Clk_Count[13]_i_1__0_n_1 |                  |                7 |             15 |
|  i_Clk_IBUF_BUFG                 |                                      |                  |               13 |             24 |
|  n_0_862_BUFG                    |                                      |                  |               24 |             59 |
+----------------------------------+--------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 6      |                     1 |
| 8      |                    11 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


