<stg><name>buf_2_stream</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_fft_col_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:3 %p_read_28 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read_28"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:4 %store_ln80 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:5 %br_ln80 = br void

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %i_8 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln1057 = icmp_eq  i8 %i_8, i8 %p_read_28

]]></Node>
<StgValue><ssdm name="icmp_ln1057"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %add_ln80 = add i8 %i_8, i8 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln80 = br i1 %icmp_ln1057, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="8">
<![CDATA[
.split:0 %i_cast = zext i8 %i_8

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %output_buffer_addr = getelementptr i32 %output_buffer, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="output_buffer_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="6">
<![CDATA[
.split:4 %output_buffer_load = load i6 %output_buffer_addr

]]></Node>
<StgValue><ssdm name="output_buffer_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:6 %store_ln80 = store i8 %add_ln80, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln85 = ret

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:1 %speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln80"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln80"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="6">
<![CDATA[
.split:4 %output_buffer_load = load i6 %output_buffer_addr

]]></Node>
<StgValue><ssdm name="output_buffer_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:5 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %c_fft_col_op_st, i32 %output_buffer_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
.split:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="output_buffer" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="output_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="c_fft_col_op_st" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="c_fft_col_op_st"/></StgValue>
</port>
<port id="37" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="StgValue_38" to="i" fromId="38" toId="5">
</dataflow>
<dataflow id="41" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="42" from="output_buffer" to="specmemcore_ln0" fromId="35" toId="6">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specmemcore_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specmemcore_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specmemcore_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="c_fft_col_op_st" to="specinterface_ln0" fromId="36" toId="7">
</dataflow>
<dataflow id="53" from="empty_17" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="56" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="58" from="empty_27" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="60" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="61" from="empty_27" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="62" from="empty_27" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="63" from="empty_27" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="68" from="empty_27" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="69" from="empty_27" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="71" from="_ssdm_op_Read.ap_auto.i8" to="p_read_28" fromId="70" toId="8">
</dataflow>
<dataflow id="72" from="p_read" to="p_read_28" fromId="37" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_73" to="store_ln80" fromId="73" toId="9">
</dataflow>
<dataflow id="75" from="i" to="store_ln80" fromId="5" toId="9">
</dataflow>
<dataflow id="76" from="i" to="i_8" fromId="5" toId="11">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="77" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specpipeline_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="12">
</dataflow>
<dataflow id="82" from="StgValue_38" to="specpipeline_ln0" fromId="38" toId="12">
</dataflow>
<dataflow id="83" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="12">
</dataflow>
<dataflow id="85" from="p_str" to="specpipeline_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="86" from="i_8" to="icmp_ln1057" fromId="11" toId="13">
</dataflow>
<dataflow id="87" from="p_read_28" to="icmp_ln1057" fromId="8" toId="13">
</dataflow>
<dataflow id="88" from="i_8" to="add_ln80" fromId="11" toId="14">
</dataflow>
<dataflow id="90" from="StgValue_89" to="add_ln80" fromId="89" toId="14">
</dataflow>
<dataflow id="91" from="icmp_ln1057" to="br_ln80" fromId="13" toId="15">
</dataflow>
<dataflow id="92" from="i_8" to="i_cast" fromId="11" toId="16">
</dataflow>
<dataflow id="93" from="output_buffer" to="output_buffer_addr" fromId="35" toId="17">
</dataflow>
<dataflow id="95" from="StgValue_94" to="output_buffer_addr" fromId="94" toId="17">
</dataflow>
<dataflow id="96" from="i_cast" to="output_buffer_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="97" from="output_buffer_addr" to="output_buffer_load" fromId="17" toId="18">
</dataflow>
<dataflow id="98" from="add_ln80" to="store_ln80" fromId="14" toId="19">
</dataflow>
<dataflow id="99" from="i" to="store_ln80" fromId="5" toId="19">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln80" fromId="100" toId="20">
</dataflow>
<dataflow id="102" from="StgValue_94" to="speclooptripcount_ln80" fromId="94" toId="20">
</dataflow>
<dataflow id="104" from="StgValue_103" to="speclooptripcount_ln80" fromId="103" toId="20">
</dataflow>
<dataflow id="106" from="StgValue_105" to="speclooptripcount_ln80" fromId="105" toId="20">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopName" to="specloopname_ln80" fromId="107" toId="21">
</dataflow>
<dataflow id="110" from="empty_25" to="specloopname_ln80" fromId="109" toId="21">
</dataflow>
<dataflow id="111" from="output_buffer_addr" to="output_buffer_load" fromId="17" toId="22">
</dataflow>
<dataflow id="113" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln174" fromId="112" toId="23">
</dataflow>
<dataflow id="114" from="c_fft_col_op_st" to="write_ln174" fromId="36" toId="23">
</dataflow>
<dataflow id="115" from="output_buffer_load" to="write_ln174" fromId="22" toId="23">
</dataflow>
<dataflow id="116" from="icmp_ln1057" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
