# vsim -vopt work.top -voptargs="+acc=npr" -assertdebug -l simulation.log -coverage -c -do "coverage save -onexit -assert -directive -cvg -codeAll coverage.ucdb; run -all; exit" 
# Start time: 16:28:41 on Jan 22,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: dma_topreg_block.sv(28): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(34): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(40): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(46): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(52): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(58): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(64): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(70): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(76): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(82): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.dma_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.dma_pkg(fast)
# Loading work.top(fast)
# Loading work.dma_interface(fast)
# Loading work.dma_design_(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# coverage save -onexit -assert -directive -cvg -codeAll coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test dma_regression_test...
# include_coverage not located
#   did you mean recording_detail?
# 
# ============== intr_reg_inst reset check==============
# UVM_INFO dma_reg_sequence.sv(32) @ 0: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0 
# UVM_INFO dma_driver.sv(48) @ 15: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=400 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 15: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(35) @ 15: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ]  Read from DUT : 0x0 
# UVM_INFO dma_reg_sequence.sv(38) @ 15: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] INTR register reset verified
# 
# ============== ctrl_reg_inst reset check ==============
# UVM_INFO dma_reg_sequence.sv(47) @ 15: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0
# UVM_INFO dma_driver.sv(48) @ 35: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 35: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(50) @ 35: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Read from DUT : 0x0
# UVM_INFO dma_reg_sequence.sv(53) @ 35: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] CTRL register reset verified
# 
# ============== io_addr_reg_inst reset check ==============
# UVM_INFO dma_reg_sequence.sv(62) @ 35: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0
# UVM_INFO dma_driver.sv(48) @ 55: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 55: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(65) @ 55: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Read from DUT : 0x0
# UVM_INFO dma_reg_sequence.sv(68) @ 55: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] IO_ADDR register reset verified
# 
# ============== mem_addr_reg_inst reset check ==============
# UVM_INFO dma_reg_sequence.sv(78) @ 55: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0
# UVM_INFO dma_driver.sv(48) @ 75: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=0
# UVM_INFO dma_monitor.sv(33) @ 75: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(81) @ 75: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Read from DUT : 0x0
# UVM_INFO dma_reg_sequence.sv(84) @ 75: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] MEM_ADDR register reset verified
# 
# ============== extra_info_reg_inst reset check ==============
# UVM_INFO dma_reg_sequence.sv(93) @ 75: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0
# UVM_INFO dma_driver.sv(48) @ 95: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 95: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(96) @ 95: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Read from DUT : 0x0
# UVM_INFO dma_reg_sequence.sv(99) @ 95: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] EXTRA_INFO register reset verified
# 
# ============== status_reg_inst reset check ==============
# UVM_INFO dma_reg_sequence.sv(108) @ 95: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0
# UVM_INFO dma_driver.sv(48) @ 115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=414 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(111) @ 115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Read from DUT : 0x0
# UVM_INFO dma_reg_sequence.sv(114) @ 115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] STATUS register reset verified
# 
# ============== transfer_count_reg_inst reset check ==============
# UVM_INFO dma_reg_sequence.sv(123) @ 115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0
# UVM_INFO dma_driver.sv(48) @ 135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=418 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(126) @ 135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Read from DUT : 0x0
# UVM_INFO dma_reg_sequence.sv(129) @ 135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] TRANSFER_COUNT register reset verified
# 
# ============== descriptor_addr_reg_inst reset check ==============
# UVM_INFO dma_reg_sequence.sv(138) @ 135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0
# UVM_INFO dma_driver.sv(48) @ 155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=0
# UVM_INFO dma_monitor.sv(33) @ 155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(141) @ 155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Read from DUT : 0x0
# UVM_INFO dma_reg_sequence.sv(144) @ 155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] DESCRIPTOR_ADDR register reset verified
# 
# ============== error_status_reg_inst reset check ==============
# UVM_INFO dma_reg_sequence.sv(153) @ 155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0
# UVM_INFO dma_driver.sv(48) @ 175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(156) @ 175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Read from DUT : 0x0
# UVM_INFO dma_reg_sequence.sv(159) @ 175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] ERROR_STATUS register reset verified
# 
# ============== config_reg_inst reset check ==============
# UVM_INFO dma_reg_sequence.sv(168) @ 175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0
# UVM_INFO dma_driver.sv(48) @ 195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(171) @ 195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Read from DUT : 0x0
# UVM_INFO dma_reg_sequence.sv(174) @ 195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] CONFIG register reset verified
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x0
# UVM_INFO dma_driver.sv(29) @ 195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=3620d124
# UVM_INFO dma_monitor.sv(33) @ 215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=3620d124 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x3620d124
# UVM_INFO dma_reg_sequence.sv(215) @ 215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x36200000
# UVM_INFO dma_reg_sequence.sv(221) @ 215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=799749d0
# UVM_INFO dma_monitor.sv(33) @ 235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=799749d0 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=9448 io_mem=1 (wdata=0x799749d0)
# UVM_INFO dma_reg_sequence.sv(257) @ 235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 149d0 Mir: 149d0
# UVM_INFO dma_driver.sv(48) @ 255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=149d0
# UVM_INFO dma_monitor.sv(33) @ 255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 149d0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=9448 io_mem=1 (rdata=0x149d0)
# UVM_INFO dma_reg_sequence.sv(264) @ 255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:149d0 Mir:149d0 
# UVM_INFO dma_driver.sv(48) @ 275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=149d0
# UVM_INFO dma_monitor.sv(33) @ 275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 149d0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=9448 io_mem=1 (rdata=0x149d0)
# UVM_INFO dma_reg_sequence.sv(271) @ 275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:149d0 Mir:149d0 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=c5114bc2
# UVM_INFO dma_monitor.sv(33) @ 295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=c5114bc2 rdata = 149d0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: c5114bc2 Mir: c5114bc2
# UVM_INFO dma_driver.sv(48) @ 315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=c5114bc2
# UVM_INFO dma_monitor.sv(33) @ 315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = c5114bc2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:c5114bc2 Mir:c5114bc2 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=e4a0a1de
# UVM_INFO dma_monitor.sv(33) @ 335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=e4a0a1de rdata = c5114bc2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: e4a0a1de Mir: e4a0a1de
# UVM_INFO dma_driver.sv(48) @ 355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=e4a0a1de
# UVM_INFO dma_monitor.sv(33) @ 355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = e4a0a1de wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: e4a0a1de Mir: e4a0a1de
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=1c4e9d1a
# UVM_INFO dma_monitor.sv(33) @ 375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=1c4e9d1a rdata = e4a0a1de wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 1c4e9d1a Mir: 1c4e9d1a
# UVM_INFO dma_driver.sv(48) @ 395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=1c4e9d1a
# UVM_INFO dma_monitor.sv(33) @ 395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 1c4e9d1a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:1c4e9d1a Mir:1c4e9d1a 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x6632d021
# UVM_INFO dma_driver.sv(29) @ 395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=6632d021
# UVM_INFO dma_monitor.sv(33) @ 415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=6632d021 rdata = 1c4e9d1a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x0
# UVM_INFO dma_reg_sequence.sv(395) @ 415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x916e4282
# UVM_INFO dma_driver.sv(29) @ 415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=916e4282
# UVM_INFO dma_monitor.sv(33) @ 435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=916e4282 rdata = 1c4e9d1a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x0
# UVM_INFO dma_reg_sequence.sv(423) @ 435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=93238717
# UVM_INFO dma_monitor.sv(33) @ 455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=93238717 rdata = 1c4e9d1a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 93238717 Mir: 93238717
# UVM_INFO dma_driver.sv(48) @ 475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=93238717
# UVM_INFO dma_monitor.sv(33) @ 475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 93238717 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 93238717 Mir: 93238717
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=34420b31
# UVM_INFO dma_monitor.sv(33) @ 495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=34420b31 rdata = 93238717 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1e6
# UVM_INFO dma_monitor.sv(33) @ 535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1e6 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1e6 Mir: 1e6
# UVM_INFO dma_driver.sv(48) @ 555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1e6
# UVM_INFO dma_monitor.sv(33) @ 555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1e6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1e6 Mir:1e6 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x36200000
# UVM_INFO dma_driver.sv(29) @ 555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=36f8a356
# UVM_INFO dma_monitor.sv(33) @ 575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=36f8a356 rdata = 1e6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x36f8a356
# UVM_INFO dma_reg_sequence.sv(215) @ 575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x36f80000
# UVM_INFO dma_reg_sequence.sv(221) @ 575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=fd4e5d8
# UVM_INFO dma_monitor.sv(33) @ 595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=fd4e5d8 rdata = 1e6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=29420 io_mem=0 (wdata=0xfd4e5d8)
# UVM_INFO dma_reg_sequence.sv(257) @ 595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: e5d8 Mir: e5d8
# UVM_INFO dma_driver.sv(48) @ 615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=e5d8
# UVM_INFO dma_monitor.sv(33) @ 615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = e5d8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=29420 io_mem=0 (rdata=0xe5d8)
# UVM_INFO dma_reg_sequence.sv(264) @ 615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:e5d8 Mir:e5d8 
# UVM_INFO dma_driver.sv(48) @ 635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=e5d8
# UVM_INFO dma_monitor.sv(33) @ 635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = e5d8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=29420 io_mem=0 (rdata=0xe5d8)
# UVM_INFO dma_reg_sequence.sv(271) @ 635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:e5d8 Mir:e5d8 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=8ae8f125
# UVM_INFO dma_monitor.sv(33) @ 655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=8ae8f125 rdata = e5d8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 8ae8f125 Mir: 8ae8f125
# UVM_INFO dma_driver.sv(48) @ 675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=8ae8f125
# UVM_INFO dma_monitor.sv(33) @ 675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 8ae8f125 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:8ae8f125 Mir:8ae8f125 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=59692692
# UVM_INFO dma_monitor.sv(33) @ 695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=59692692 rdata = 8ae8f125 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 59692692 Mir: 59692692
# UVM_INFO dma_driver.sv(48) @ 715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=59692692
# UVM_INFO dma_monitor.sv(33) @ 715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 59692692 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 59692692 Mir: 59692692
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=f97cfa6b
# UVM_INFO dma_monitor.sv(33) @ 735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=f97cfa6b rdata = 59692692 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: f97cfa6b Mir: f97cfa6b
# UVM_INFO dma_driver.sv(48) @ 755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=f97cfa6b
# UVM_INFO dma_monitor.sv(33) @ 755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = f97cfa6b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:f97cfa6b Mir:f97cfa6b 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x97023d48
# UVM_INFO dma_driver.sv(29) @ 755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=97023d48
# UVM_INFO dma_monitor.sv(33) @ 775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=97023d48 rdata = f97cfa6b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x0
# UVM_INFO dma_reg_sequence.sv(395) @ 775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x3e3e677d
# UVM_INFO dma_driver.sv(29) @ 775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=3e3e677d
# UVM_INFO dma_monitor.sv(33) @ 795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=3e3e677d rdata = f97cfa6b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x0
# UVM_INFO dma_reg_sequence.sv(423) @ 795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=bb38b6a7
# UVM_INFO dma_monitor.sv(33) @ 815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=bb38b6a7 rdata = f97cfa6b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: bb38b6a7 Mir: bb38b6a7
# UVM_INFO dma_driver.sv(48) @ 835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=bb38b6a7
# UVM_INFO dma_monitor.sv(33) @ 835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = bb38b6a7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: bb38b6a7 Mir: bb38b6a7
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=34238516
# UVM_INFO dma_monitor.sv(33) @ 855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=34238516 rdata = bb38b6a7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1b6
# UVM_INFO dma_monitor.sv(33) @ 895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1b6 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1b6 Mir: 1b6
# UVM_INFO dma_driver.sv(48) @ 915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1b6
# UVM_INFO dma_monitor.sv(33) @ 915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1b6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1b6 Mir:1b6 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x36f80000
# UVM_INFO dma_driver.sv(29) @ 915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=597bda4d
# UVM_INFO dma_monitor.sv(33) @ 935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=597bda4d rdata = 1b6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x597bda4d
# UVM_INFO dma_reg_sequence.sv(215) @ 935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x597b0000
# UVM_INFO dma_reg_sequence.sv(221) @ 935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=50c2a694
# UVM_INFO dma_monitor.sv(33) @ 955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=50c2a694 rdata = 1b6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=21322 io_mem=0 (wdata=0x50c2a694)
# UVM_INFO dma_reg_sequence.sv(257) @ 955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: a694 Mir: a694
# UVM_INFO dma_driver.sv(48) @ 975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=a694
# UVM_INFO dma_monitor.sv(33) @ 975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = a694 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=21322 io_mem=0 (rdata=0xa694)
# UVM_INFO dma_reg_sequence.sv(264) @ 975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:a694 Mir:a694 
# UVM_INFO dma_driver.sv(48) @ 995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=a694
# UVM_INFO dma_monitor.sv(33) @ 995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = a694 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=21322 io_mem=0 (rdata=0xa694)
# UVM_INFO dma_reg_sequence.sv(271) @ 995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:a694 Mir:a694 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=e7d6cfed
# UVM_INFO dma_monitor.sv(33) @ 1015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=e7d6cfed rdata = a694 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 1015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: e7d6cfed Mir: e7d6cfed
# UVM_INFO dma_driver.sv(48) @ 1035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=e7d6cfed
# UVM_INFO dma_monitor.sv(33) @ 1035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = e7d6cfed wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 1035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:e7d6cfed Mir:e7d6cfed 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=e4bb2a9d
# UVM_INFO dma_monitor.sv(33) @ 1055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=e4bb2a9d rdata = e7d6cfed wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 1055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: e4bb2a9d Mir: e4bb2a9d
# UVM_INFO dma_driver.sv(48) @ 1075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=e4bb2a9d
# UVM_INFO dma_monitor.sv(33) @ 1075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = e4bb2a9d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 1075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: e4bb2a9d Mir: e4bb2a9d
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=bb0a1714
# UVM_INFO dma_monitor.sv(33) @ 1095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=bb0a1714 rdata = e4bb2a9d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 1095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: bb0a1714 Mir: bb0a1714
# UVM_INFO dma_driver.sv(48) @ 1115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=bb0a1714
# UVM_INFO dma_monitor.sv(33) @ 1115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = bb0a1714 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 1115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:bb0a1714 Mir:bb0a1714 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 1115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x6d1b7e6d
# UVM_INFO dma_driver.sv(29) @ 1115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=6d1b7e6d
# UVM_INFO dma_monitor.sv(33) @ 1135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=6d1b7e6d rdata = bb0a1714 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 1135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x0
# UVM_INFO dma_reg_sequence.sv(395) @ 1135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 1135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x58ad4a84
# UVM_INFO dma_driver.sv(29) @ 1135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=58ad4a84
# UVM_INFO dma_monitor.sv(33) @ 1155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=58ad4a84 rdata = bb0a1714 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 1155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x0
# UVM_INFO dma_reg_sequence.sv(423) @ 1155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=8b0726b8
# UVM_INFO dma_monitor.sv(33) @ 1175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=8b0726b8 rdata = bb0a1714 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 1175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 8b0726b8 Mir: 8b0726b8
# UVM_INFO dma_driver.sv(48) @ 1195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=8b0726b8
# UVM_INFO dma_monitor.sv(33) @ 1195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 8b0726b8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 1195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 8b0726b8 Mir: 8b0726b8
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=2a56afa8
# UVM_INFO dma_monitor.sv(33) @ 1215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=2a56afa8 rdata = 8b0726b8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 1215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 1235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 1235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 1235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 1235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1f7
# UVM_INFO dma_monitor.sv(33) @ 1255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1f7 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 1255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1f7 Mir: 1f7
# UVM_INFO dma_driver.sv(48) @ 1275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1f7
# UVM_INFO dma_monitor.sv(33) @ 1275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1f7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 1275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1f7 Mir:1f7 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 1275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x597b0000
# UVM_INFO dma_driver.sv(29) @ 1275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=6acb9747
# UVM_INFO dma_monitor.sv(33) @ 1295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=6acb9747 rdata = 1f7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 1295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x6acb9747
# UVM_INFO dma_reg_sequence.sv(215) @ 1295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x6acb0000
# UVM_INFO dma_reg_sequence.sv(221) @ 1295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 1295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=ca8c1f1e
# UVM_INFO dma_monitor.sv(33) @ 1315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=ca8c1f1e rdata = 1f7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 1315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=3983 io_mem=0 (wdata=0xca8c1f1e)
# UVM_INFO dma_reg_sequence.sv(257) @ 1315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1f1e Mir: 1f1e
# UVM_INFO dma_driver.sv(48) @ 1335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1f1e
# UVM_INFO dma_monitor.sv(33) @ 1335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1f1e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 1335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=3983 io_mem=0 (rdata=0x1f1e)
# UVM_INFO dma_reg_sequence.sv(264) @ 1335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1f1e Mir:1f1e 
# UVM_INFO dma_driver.sv(48) @ 1355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1f1e
# UVM_INFO dma_monitor.sv(33) @ 1355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1f1e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 1355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=3983 io_mem=0 (rdata=0x1f1e)
# UVM_INFO dma_reg_sequence.sv(271) @ 1355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1f1e Mir:1f1e 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=c4b4df06
# UVM_INFO dma_monitor.sv(33) @ 1375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=c4b4df06 rdata = 1f1e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 1375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: c4b4df06 Mir: c4b4df06
# UVM_INFO dma_driver.sv(48) @ 1395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=c4b4df06
# UVM_INFO dma_monitor.sv(33) @ 1395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = c4b4df06 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 1395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:c4b4df06 Mir:c4b4df06 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=2ab81f77
# UVM_INFO dma_monitor.sv(33) @ 1415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=2ab81f77 rdata = c4b4df06 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 1415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 2ab81f77 Mir: 2ab81f77
# UVM_INFO dma_driver.sv(48) @ 1435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=2ab81f77
# UVM_INFO dma_monitor.sv(33) @ 1435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 2ab81f77 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 1435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 2ab81f77 Mir: 2ab81f77
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=e1f4f552
# UVM_INFO dma_monitor.sv(33) @ 1455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=e1f4f552 rdata = 2ab81f77 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 1455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: e1f4f552 Mir: e1f4f552
# UVM_INFO dma_driver.sv(48) @ 1475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=e1f4f552
# UVM_INFO dma_monitor.sv(33) @ 1475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = e1f4f552 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 1475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:e1f4f552 Mir:e1f4f552 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 1475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xf86bcba1
# UVM_INFO dma_driver.sv(29) @ 1475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=f86bcba1
# UVM_INFO dma_monitor.sv(33) @ 1495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=f86bcba1 rdata = e1f4f552 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 1495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x0
# UVM_INFO dma_reg_sequence.sv(395) @ 1495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 1495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x48d19cc8
# UVM_INFO dma_driver.sv(29) @ 1495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=48d19cc8
# UVM_INFO dma_monitor.sv(33) @ 1515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=48d19cc8 rdata = e1f4f552 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 1515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x0
# UVM_INFO dma_reg_sequence.sv(423) @ 1515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=141913e7
# UVM_INFO dma_monitor.sv(33) @ 1535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=141913e7 rdata = e1f4f552 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 1535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 141913e7 Mir: 141913e7
# UVM_INFO dma_driver.sv(48) @ 1555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=141913e7
# UVM_INFO dma_monitor.sv(33) @ 1555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 141913e7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 1555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 141913e7 Mir: 141913e7
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=263d8145
# UVM_INFO dma_monitor.sv(33) @ 1575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=263d8145 rdata = 141913e7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 1575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 1595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 1595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 1595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 1595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=bb
# UVM_INFO dma_monitor.sv(33) @ 1615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=bb rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 1615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: bb Mir: bb
# UVM_INFO dma_driver.sv(48) @ 1635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=bb
# UVM_INFO dma_monitor.sv(33) @ 1635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = bb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 1635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:bb Mir:bb 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 1635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x6acb0000
# UVM_INFO dma_driver.sv(29) @ 1635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=90762265
# UVM_INFO dma_monitor.sv(33) @ 1655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=90762265 rdata = bb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 1655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x90762265
# UVM_INFO dma_reg_sequence.sv(215) @ 1655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x90760000
# UVM_INFO dma_reg_sequence.sv(221) @ 1655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 1655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=d5231885
# UVM_INFO dma_monitor.sv(33) @ 1675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=d5231885 rdata = bb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 1675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=3138 io_mem=1 (wdata=0xd5231885)
# UVM_INFO dma_reg_sequence.sv(257) @ 1675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 11885 Mir: 11885
# UVM_INFO dma_driver.sv(48) @ 1695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=11885
# UVM_INFO dma_monitor.sv(33) @ 1695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 11885 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 1695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=3138 io_mem=1 (rdata=0x11885)
# UVM_INFO dma_reg_sequence.sv(264) @ 1695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:11885 Mir:11885 
# UVM_INFO dma_driver.sv(48) @ 1715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=11884
# UVM_INFO dma_monitor.sv(33) @ 1715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 11884 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 1715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=3138 io_mem=1 (rdata=0x11884)
# UVM_INFO dma_reg_sequence.sv(271) @ 1715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:11884 Mir:11884 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=f5f8cdb
# UVM_INFO dma_monitor.sv(33) @ 1735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=f5f8cdb rdata = 11884 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 1735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: f5f8cdb Mir: f5f8cdb
# UVM_INFO dma_driver.sv(48) @ 1755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=f5f8cdb
# UVM_INFO dma_monitor.sv(33) @ 1755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = f5f8cdb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 1755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:f5f8cdb Mir:f5f8cdb 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=55a77f0b
# UVM_INFO dma_monitor.sv(33) @ 1775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=55a77f0b rdata = f5f8cdb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 1775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 55a77f0b Mir: 55a77f0b
# UVM_INFO dma_driver.sv(48) @ 1795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=55a77f0b
# UVM_INFO dma_monitor.sv(33) @ 1795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 55a77f0b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 1795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 55a77f0b Mir: 55a77f0b
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=fe8d4ddb
# UVM_INFO dma_monitor.sv(33) @ 1815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=fe8d4ddb rdata = 55a77f0b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 1815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: fe8d4ddb Mir: fe8d4ddb
# UVM_INFO dma_driver.sv(48) @ 1835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=fe8d4ddb
# UVM_INFO dma_monitor.sv(33) @ 1835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = fe8d4ddb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 1835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:fe8d4ddb Mir:fe8d4ddb 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 1835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x1dcaa89f
# UVM_INFO dma_driver.sv(29) @ 1835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=1dcaa89f
# UVM_INFO dma_monitor.sv(33) @ 1855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=1dcaa89f rdata = fe8d4ddb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 1855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 1855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 1855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x38f27350
# UVM_INFO dma_driver.sv(29) @ 1855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=38f27350
# UVM_INFO dma_monitor.sv(33) @ 1875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=38f27350 rdata = fe8d4ddb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 1875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 1875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=627b3d3f
# UVM_INFO dma_monitor.sv(33) @ 1895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=627b3d3f rdata = fe8d4ddb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 1895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 627b3d3f Mir: 627b3d3f
# UVM_INFO dma_driver.sv(48) @ 1915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=627b3d3f
# UVM_INFO dma_monitor.sv(33) @ 1915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 627b3d3f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 1915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 627b3d3f Mir: 627b3d3f
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=2e0c14d8
# UVM_INFO dma_monitor.sv(33) @ 1935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=2e0c14d8 rdata = 627b3d3f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 1935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 1955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 1955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 1955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 1955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 1955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=16f
# UVM_INFO dma_monitor.sv(33) @ 1975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=16f rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 1975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 16f Mir: 16f
# UVM_INFO dma_driver.sv(48) @ 1995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=16f
# UVM_INFO dma_monitor.sv(33) @ 1995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 16f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 1995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:16f Mir:16f 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 1995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x90760000
# UVM_INFO dma_driver.sv(29) @ 1995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=b541296d
# UVM_INFO dma_monitor.sv(33) @ 2015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=b541296d rdata = 16f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 2015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xb541296d
# UVM_INFO dma_reg_sequence.sv(215) @ 2015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xb5410000
# UVM_INFO dma_reg_sequence.sv(221) @ 2015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 2015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=8b745713
# UVM_INFO dma_monitor.sv(33) @ 2035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=8b745713 rdata = 16f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 2035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=11145 io_mem=0 (wdata=0x8b745713)
# UVM_INFO dma_reg_sequence.sv(257) @ 2035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 5713 Mir: 5713
# UVM_INFO dma_driver.sv(48) @ 2055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=5713
# UVM_INFO dma_monitor.sv(33) @ 2055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 5713 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 2055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=11145 io_mem=0 (rdata=0x5713)
# UVM_INFO dma_reg_sequence.sv(264) @ 2055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:5713 Mir:5713 
# UVM_INFO dma_driver.sv(48) @ 2075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=5712
# UVM_INFO dma_monitor.sv(33) @ 2075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 5712 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 2075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=11145 io_mem=0 (rdata=0x5712)
# UVM_INFO dma_reg_sequence.sv(271) @ 2075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:5712 Mir:5712 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=daf3b087
# UVM_INFO dma_monitor.sv(33) @ 2095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=daf3b087 rdata = 5712 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 2095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: daf3b087 Mir: daf3b087
# UVM_INFO dma_driver.sv(48) @ 2115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=daf3b087
# UVM_INFO dma_monitor.sv(33) @ 2115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = daf3b087 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 2115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:daf3b087 Mir:daf3b087 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=7547ea24
# UVM_INFO dma_monitor.sv(33) @ 2135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=7547ea24 rdata = daf3b087 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 2135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 7547ea24 Mir: 7547ea24
# UVM_INFO dma_driver.sv(48) @ 2155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=7547ea24
# UVM_INFO dma_monitor.sv(33) @ 2155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 7547ea24 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 2155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 7547ea24 Mir: 7547ea24
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=3f5f4bcf
# UVM_INFO dma_monitor.sv(33) @ 2175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=3f5f4bcf rdata = 7547ea24 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 2175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 3f5f4bcf Mir: 3f5f4bcf
# UVM_INFO dma_driver.sv(48) @ 2195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=3f5f4bcf
# UVM_INFO dma_monitor.sv(33) @ 2195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 3f5f4bcf wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 2195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:3f5f4bcf Mir:3f5f4bcf 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 2195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xcc8129aa
# UVM_INFO dma_driver.sv(29) @ 2195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=cc8129aa
# UVM_INFO dma_monitor.sv(33) @ 2215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=cc8129aa rdata = 3f5f4bcf wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 2215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 2215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 2215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x8e6ae649
# UVM_INFO dma_driver.sv(29) @ 2215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=8e6ae649
# UVM_INFO dma_monitor.sv(33) @ 2235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=8e6ae649 rdata = 3f5f4bcf wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 2235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 2235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=cec99fe
# UVM_INFO dma_monitor.sv(33) @ 2255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=cec99fe rdata = 3f5f4bcf wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 2255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: cec99fe Mir: cec99fe
# UVM_INFO dma_driver.sv(48) @ 2275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=cec99fe
# UVM_INFO dma_monitor.sv(33) @ 2275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = cec99fe wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 2275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: cec99fe Mir: cec99fe
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=6b00873c
# UVM_INFO dma_monitor.sv(33) @ 2295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=6b00873c rdata = cec99fe wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 2295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 2315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 2315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 2315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 2315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=185
# UVM_INFO dma_monitor.sv(33) @ 2335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=185 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 2335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 185 Mir: 185
# UVM_INFO dma_driver.sv(48) @ 2355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=185
# UVM_INFO dma_monitor.sv(33) @ 2355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 185 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 2355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:185 Mir:185 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 2355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xb5410000
# UVM_INFO dma_driver.sv(29) @ 2355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=80a87507
# UVM_INFO dma_monitor.sv(33) @ 2375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=80a87507 rdata = 185 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 2375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x80a87507
# UVM_INFO dma_reg_sequence.sv(215) @ 2375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x80a80000
# UVM_INFO dma_reg_sequence.sv(221) @ 2375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 2375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=86aa9a92
# UVM_INFO dma_monitor.sv(33) @ 2395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=86aa9a92 rdata = 185 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 2395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=19785 io_mem=0 (wdata=0x86aa9a92)
# UVM_INFO dma_reg_sequence.sv(257) @ 2395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 9a92 Mir: 9a92
# UVM_INFO dma_driver.sv(48) @ 2415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=9a92
# UVM_INFO dma_monitor.sv(33) @ 2415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 9a92 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 2415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=19785 io_mem=0 (rdata=0x9a92)
# UVM_INFO dma_reg_sequence.sv(264) @ 2415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:9a92 Mir:9a92 
# UVM_INFO dma_driver.sv(48) @ 2435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=9a92
# UVM_INFO dma_monitor.sv(33) @ 2435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 9a92 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 2435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=19785 io_mem=0 (rdata=0x9a92)
# UVM_INFO dma_reg_sequence.sv(271) @ 2435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:9a92 Mir:9a92 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=5259000f
# UVM_INFO dma_monitor.sv(33) @ 2455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=5259000f rdata = 9a92 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 2455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 5259000f Mir: 5259000f
# UVM_INFO dma_driver.sv(48) @ 2475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=5259000f
# UVM_INFO dma_monitor.sv(33) @ 2475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 5259000f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 2475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:5259000f Mir:5259000f 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=da666d57
# UVM_INFO dma_monitor.sv(33) @ 2495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=da666d57 rdata = 5259000f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 2495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: da666d57 Mir: da666d57
# UVM_INFO dma_driver.sv(48) @ 2515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=da666d57
# UVM_INFO dma_monitor.sv(33) @ 2515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = da666d57 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 2515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: da666d57 Mir: da666d57
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=3ca5d883
# UVM_INFO dma_monitor.sv(33) @ 2535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=3ca5d883 rdata = da666d57 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 2535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 3ca5d883 Mir: 3ca5d883
# UVM_INFO dma_driver.sv(48) @ 2555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=3ca5d883
# UVM_INFO dma_monitor.sv(33) @ 2555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 3ca5d883 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 2555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:3ca5d883 Mir:3ca5d883 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 2555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xafa32d0f
# UVM_INFO dma_driver.sv(29) @ 2555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=afa32d0f
# UVM_INFO dma_monitor.sv(33) @ 2575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=afa32d0f rdata = 3ca5d883 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 2575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 2575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 2575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x5ed04e06
# UVM_INFO dma_driver.sv(29) @ 2575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=5ed04e06
# UVM_INFO dma_monitor.sv(33) @ 2595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=5ed04e06 rdata = 3ca5d883 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 2595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 2595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=894ef1aa
# UVM_INFO dma_monitor.sv(33) @ 2615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=894ef1aa rdata = 3ca5d883 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 2615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 894ef1aa Mir: 894ef1aa
# UVM_INFO dma_driver.sv(48) @ 2635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=894ef1aa
# UVM_INFO dma_monitor.sv(33) @ 2635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 894ef1aa wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 2635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 894ef1aa Mir: 894ef1aa
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=ba57923b
# UVM_INFO dma_monitor.sv(33) @ 2655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=ba57923b rdata = 894ef1aa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 2655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 2675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 2675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 2675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 2675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=43
# UVM_INFO dma_monitor.sv(33) @ 2695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=43 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 2695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 43 Mir: 43
# UVM_INFO dma_driver.sv(48) @ 2715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=43
# UVM_INFO dma_monitor.sv(33) @ 2715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 43 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 2715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:43 Mir:43 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 2715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x80a80000
# UVM_INFO dma_driver.sv(29) @ 2715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=41ac44ff
# UVM_INFO dma_monitor.sv(33) @ 2735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=41ac44ff rdata = 43 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 2735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x41ac44ff
# UVM_INFO dma_reg_sequence.sv(215) @ 2735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x41ac0000
# UVM_INFO dma_reg_sequence.sv(221) @ 2735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 2735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=1716ea6c
# UVM_INFO dma_monitor.sv(33) @ 2755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=1716ea6c rdata = 43 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 2755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=30006 io_mem=0 (wdata=0x1716ea6c)
# UVM_INFO dma_reg_sequence.sv(257) @ 2755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: ea6c Mir: ea6c
# UVM_INFO dma_driver.sv(48) @ 2775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=ea6c
# UVM_INFO dma_monitor.sv(33) @ 2775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = ea6c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 2775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=30006 io_mem=0 (rdata=0xea6c)
# UVM_INFO dma_reg_sequence.sv(264) @ 2775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:ea6c Mir:ea6c 
# UVM_INFO dma_driver.sv(48) @ 2795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=ea6c
# UVM_INFO dma_monitor.sv(33) @ 2795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = ea6c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 2795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=30006 io_mem=0 (rdata=0xea6c)
# UVM_INFO dma_reg_sequence.sv(271) @ 2795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:ea6c Mir:ea6c 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=de8cad1b
# UVM_INFO dma_monitor.sv(33) @ 2815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=de8cad1b rdata = ea6c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 2815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: de8cad1b Mir: de8cad1b
# UVM_INFO dma_driver.sv(48) @ 2835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=de8cad1b
# UVM_INFO dma_monitor.sv(33) @ 2835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = de8cad1b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 2835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:de8cad1b Mir:de8cad1b 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=ba37e009
# UVM_INFO dma_monitor.sv(33) @ 2855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=ba37e009 rdata = de8cad1b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 2855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: ba37e009 Mir: ba37e009
# UVM_INFO dma_driver.sv(48) @ 2875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=ba37e009
# UVM_INFO dma_monitor.sv(33) @ 2875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = ba37e009 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 2875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: ba37e009 Mir: ba37e009
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=66dab2ae
# UVM_INFO dma_monitor.sv(33) @ 2895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=66dab2ae rdata = ba37e009 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 2895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 66dab2ae Mir: 66dab2ae
# UVM_INFO dma_driver.sv(48) @ 2915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=66dab2ae
# UVM_INFO dma_monitor.sv(33) @ 2915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 66dab2ae wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 2915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:66dab2ae Mir:66dab2ae 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 2915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x2f0c30b1
# UVM_INFO dma_driver.sv(29) @ 2915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=2f0c30b1
# UVM_INFO dma_monitor.sv(33) @ 2935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=2f0c30b1 rdata = 66dab2ae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 2935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 2935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 2935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xf523e4c7
# UVM_INFO dma_driver.sv(29) @ 2935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=f523e4c7
# UVM_INFO dma_monitor.sv(33) @ 2955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=f523e4c7 rdata = 66dab2ae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 2955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 2955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=96334d76
# UVM_INFO dma_monitor.sv(33) @ 2975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=96334d76 rdata = 66dab2ae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 2975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 96334d76 Mir: 96334d76
# UVM_INFO dma_driver.sv(48) @ 2995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=96334d76
# UVM_INFO dma_monitor.sv(33) @ 2995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 96334d76 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 2995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 96334d76 Mir: 96334d76
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 2995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=20ac7243
# UVM_INFO dma_monitor.sv(33) @ 3015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=20ac7243 rdata = 96334d76 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 3015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 3035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 3035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 3035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 3035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=ee
# UVM_INFO dma_monitor.sv(33) @ 3055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=ee rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 3055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: ee Mir: ee
# UVM_INFO dma_driver.sv(48) @ 3075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=ee
# UVM_INFO dma_monitor.sv(33) @ 3075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = ee wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 3075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:ee Mir:ee 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 3075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x41ac0000
# UVM_INFO dma_driver.sv(29) @ 3075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=1869b6c9
# UVM_INFO dma_monitor.sv(33) @ 3095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=1869b6c9 rdata = ee wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 3095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x1869b6c9
# UVM_INFO dma_reg_sequence.sv(215) @ 3095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x18690000
# UVM_INFO dma_reg_sequence.sv(221) @ 3095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 3095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=e3ae8fb9
# UVM_INFO dma_monitor.sv(33) @ 3115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=e3ae8fb9 rdata = ee wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 3115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=18396 io_mem=0 (wdata=0xe3ae8fb9)
# UVM_INFO dma_reg_sequence.sv(257) @ 3115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 8fb9 Mir: 8fb9
# UVM_INFO dma_driver.sv(48) @ 3135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=8fb9
# UVM_INFO dma_monitor.sv(33) @ 3135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 8fb9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 3135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=18396 io_mem=0 (rdata=0x8fb9)
# UVM_INFO dma_reg_sequence.sv(264) @ 3135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:8fb9 Mir:8fb9 
# UVM_INFO dma_driver.sv(48) @ 3155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=8fb8
# UVM_INFO dma_monitor.sv(33) @ 3155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 8fb8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 3155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=18396 io_mem=0 (rdata=0x8fb8)
# UVM_INFO dma_reg_sequence.sv(271) @ 3155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:8fb8 Mir:8fb8 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=ba291f91
# UVM_INFO dma_monitor.sv(33) @ 3175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=ba291f91 rdata = 8fb8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 3175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: ba291f91 Mir: ba291f91
# UVM_INFO dma_driver.sv(48) @ 3195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=ba291f91
# UVM_INFO dma_monitor.sv(33) @ 3195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = ba291f91 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 3195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:ba291f91 Mir:ba291f91 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=1ac23989
# UVM_INFO dma_monitor.sv(33) @ 3215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=1ac23989 rdata = ba291f91 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 3215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 1ac23989 Mir: 1ac23989
# UVM_INFO dma_driver.sv(48) @ 3235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=1ac23989
# UVM_INFO dma_monitor.sv(33) @ 3235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 1ac23989 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 3235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 1ac23989 Mir: 1ac23989
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=350e9f77
# UVM_INFO dma_monitor.sv(33) @ 3255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=350e9f77 rdata = 1ac23989 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 3255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 350e9f77 Mir: 350e9f77
# UVM_INFO dma_driver.sv(48) @ 3275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=350e9f77
# UVM_INFO dma_monitor.sv(33) @ 3275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 350e9f77 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 3275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:350e9f77 Mir:350e9f77 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 3275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x3db52cde
# UVM_INFO dma_driver.sv(29) @ 3275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=3db52cde
# UVM_INFO dma_monitor.sv(33) @ 3295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=3db52cde rdata = 350e9f77 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 3295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 3295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 3295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xf2c77689
# UVM_INFO dma_driver.sv(29) @ 3295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=f2c77689
# UVM_INFO dma_monitor.sv(33) @ 3315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=f2c77689 rdata = 350e9f77 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 3315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 3315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=51c5e474
# UVM_INFO dma_monitor.sv(33) @ 3335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=51c5e474 rdata = 350e9f77 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 3335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 51c5e474 Mir: 51c5e474
# UVM_INFO dma_driver.sv(48) @ 3355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=51c5e474
# UVM_INFO dma_monitor.sv(33) @ 3355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 51c5e474 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 3355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 51c5e474 Mir: 51c5e474
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=5554652d
# UVM_INFO dma_monitor.sv(33) @ 3375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=5554652d rdata = 51c5e474 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 3375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 3395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 3395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 3395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 3395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1cb
# UVM_INFO dma_monitor.sv(33) @ 3415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1cb rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 3415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1cb Mir: 1cb
# UVM_INFO dma_driver.sv(48) @ 3435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1cb
# UVM_INFO dma_monitor.sv(33) @ 3435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1cb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 3435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1cb Mir:1cb 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 3435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x18690000
# UVM_INFO dma_driver.sv(29) @ 3435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=ed8afb4b
# UVM_INFO dma_monitor.sv(33) @ 3455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=ed8afb4b rdata = 1cb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 3455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xed8afb4b
# UVM_INFO dma_reg_sequence.sv(215) @ 3455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xed8a0000
# UVM_INFO dma_reg_sequence.sv(221) @ 3455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 3455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=71fa64ee
# UVM_INFO dma_monitor.sv(33) @ 3475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=71fa64ee rdata = 1cb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 3475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=12919 io_mem=0 (wdata=0x71fa64ee)
# UVM_INFO dma_reg_sequence.sv(257) @ 3475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 64ee Mir: 64ee
# UVM_INFO dma_driver.sv(48) @ 3495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=64ee
# UVM_INFO dma_monitor.sv(33) @ 3495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 64ee wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 3495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=12919 io_mem=0 (rdata=0x64ee)
# UVM_INFO dma_reg_sequence.sv(264) @ 3495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:64ee Mir:64ee 
# UVM_INFO dma_driver.sv(48) @ 3515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=64ee
# UVM_INFO dma_monitor.sv(33) @ 3515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 64ee wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 3515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=12919 io_mem=0 (rdata=0x64ee)
# UVM_INFO dma_reg_sequence.sv(271) @ 3515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:64ee Mir:64ee 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=42a56a6b
# UVM_INFO dma_monitor.sv(33) @ 3535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=42a56a6b rdata = 64ee wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 3535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 42a56a6b Mir: 42a56a6b
# UVM_INFO dma_driver.sv(48) @ 3555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=42a56a6b
# UVM_INFO dma_monitor.sv(33) @ 3555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 42a56a6b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 3555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:42a56a6b Mir:42a56a6b 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=a760f5ea
# UVM_INFO dma_monitor.sv(33) @ 3575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=a760f5ea rdata = 42a56a6b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 3575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: a760f5ea Mir: a760f5ea
# UVM_INFO dma_driver.sv(48) @ 3595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=a760f5ea
# UVM_INFO dma_monitor.sv(33) @ 3595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = a760f5ea wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 3595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: a760f5ea Mir: a760f5ea
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=24c18915
# UVM_INFO dma_monitor.sv(33) @ 3615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=24c18915 rdata = a760f5ea wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 3615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 24c18915 Mir: 24c18915
# UVM_INFO dma_driver.sv(48) @ 3635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=24c18915
# UVM_INFO dma_monitor.sv(33) @ 3635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 24c18915 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 3635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:24c18915 Mir:24c18915 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 3635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x8af62bbf
# UVM_INFO dma_driver.sv(29) @ 3635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=8af62bbf
# UVM_INFO dma_monitor.sv(33) @ 3655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=8af62bbf rdata = 24c18915 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 3655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 3655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 3655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x30b44ea
# UVM_INFO dma_driver.sv(29) @ 3655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=30b44ea
# UVM_INFO dma_monitor.sv(33) @ 3675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=30b44ea rdata = 24c18915 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 3675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 3675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=8f35bae7
# UVM_INFO dma_monitor.sv(33) @ 3695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=8f35bae7 rdata = 24c18915 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 3695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 8f35bae7 Mir: 8f35bae7
# UVM_INFO dma_driver.sv(48) @ 3715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=8f35bae7
# UVM_INFO dma_monitor.sv(33) @ 3715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 8f35bae7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 3715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 8f35bae7 Mir: 8f35bae7
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=1acc03fb
# UVM_INFO dma_monitor.sv(33) @ 3735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=1acc03fb rdata = 8f35bae7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 3735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 3755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 3755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 3755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 3755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=f5
# UVM_INFO dma_monitor.sv(33) @ 3775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=f5 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 3775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: f5 Mir: f5
# UVM_INFO dma_driver.sv(48) @ 3795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=f5
# UVM_INFO dma_monitor.sv(33) @ 3795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = f5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 3795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:f5 Mir:f5 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 3795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xed8a0000
# UVM_INFO dma_driver.sv(29) @ 3795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=7fcb87c2
# UVM_INFO dma_monitor.sv(33) @ 3815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=7fcb87c2 rdata = f5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 3815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x7fcb87c2
# UVM_INFO dma_reg_sequence.sv(215) @ 3815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x7fcb0000
# UVM_INFO dma_reg_sequence.sv(221) @ 3815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 3815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=7e2bda2b
# UVM_INFO dma_monitor.sv(33) @ 3835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=7e2bda2b rdata = f5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 3835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=27925 io_mem=1 (wdata=0x7e2bda2b)
# UVM_INFO dma_reg_sequence.sv(257) @ 3835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1da2b Mir: 1da2b
# UVM_INFO dma_driver.sv(48) @ 3855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1da2b
# UVM_INFO dma_monitor.sv(33) @ 3855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1da2b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 3855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=27925 io_mem=1 (rdata=0x1da2b)
# UVM_INFO dma_reg_sequence.sv(264) @ 3855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1da2b Mir:1da2b 
# UVM_INFO dma_driver.sv(48) @ 3875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1da2a
# UVM_INFO dma_monitor.sv(33) @ 3875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1da2a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 3875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=27925 io_mem=1 (rdata=0x1da2a)
# UVM_INFO dma_reg_sequence.sv(271) @ 3875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1da2a Mir:1da2a 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=54260ce4
# UVM_INFO dma_monitor.sv(33) @ 3895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=54260ce4 rdata = 1da2a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 3895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 54260ce4 Mir: 54260ce4
# UVM_INFO dma_driver.sv(48) @ 3915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=54260ce4
# UVM_INFO dma_monitor.sv(33) @ 3915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 54260ce4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 3915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:54260ce4 Mir:54260ce4 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=40bb0e84
# UVM_INFO dma_monitor.sv(33) @ 3935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=40bb0e84 rdata = 54260ce4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 3935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 40bb0e84 Mir: 40bb0e84
# UVM_INFO dma_driver.sv(48) @ 3955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=40bb0e84
# UVM_INFO dma_monitor.sv(33) @ 3955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 40bb0e84 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 3955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 40bb0e84 Mir: 40bb0e84
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 3955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=3c011a2
# UVM_INFO dma_monitor.sv(33) @ 3975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=3c011a2 rdata = 40bb0e84 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 3975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 3c011a2 Mir: 3c011a2
# UVM_INFO dma_driver.sv(48) @ 3995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=3c011a2
# UVM_INFO dma_monitor.sv(33) @ 3995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 3c011a2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 3995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:3c011a2 Mir:3c011a2 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 3995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x6e43ef68
# UVM_INFO dma_driver.sv(29) @ 3995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=6e43ef68
# UVM_INFO dma_monitor.sv(33) @ 4015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=6e43ef68 rdata = 3c011a2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 4015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 4015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 4015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x143d17b1
# UVM_INFO dma_driver.sv(29) @ 4015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=143d17b1
# UVM_INFO dma_monitor.sv(33) @ 4035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=143d17b1 rdata = 3c011a2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 4035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 4035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=bfe6f7a6
# UVM_INFO dma_monitor.sv(33) @ 4055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=bfe6f7a6 rdata = 3c011a2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 4055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: bfe6f7a6 Mir: bfe6f7a6
# UVM_INFO dma_driver.sv(48) @ 4075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=bfe6f7a6
# UVM_INFO dma_monitor.sv(33) @ 4075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = bfe6f7a6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 4075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: bfe6f7a6 Mir: bfe6f7a6
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=5cbd2dea
# UVM_INFO dma_monitor.sv(33) @ 4095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=5cbd2dea rdata = bfe6f7a6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 4095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 4115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 4115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 4115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 4115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1f4
# UVM_INFO dma_monitor.sv(33) @ 4135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1f4 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 4135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1f4 Mir: 1f4
# UVM_INFO dma_driver.sv(48) @ 4155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1f4
# UVM_INFO dma_monitor.sv(33) @ 4155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1f4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 4155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1f4 Mir:1f4 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 4155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x7fcb0000
# UVM_INFO dma_driver.sv(29) @ 4155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=cf5cfe6c
# UVM_INFO dma_monitor.sv(33) @ 4175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=cf5cfe6c rdata = 1f4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 4175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xcf5cfe6c
# UVM_INFO dma_reg_sequence.sv(215) @ 4175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xcf5c0000
# UVM_INFO dma_reg_sequence.sv(221) @ 4175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 4175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=84e88ec2
# UVM_INFO dma_monitor.sv(33) @ 4195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=84e88ec2 rdata = 1f4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 4195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=18273 io_mem=0 (wdata=0x84e88ec2)
# UVM_INFO dma_reg_sequence.sv(257) @ 4195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 8ec2 Mir: 8ec2
# UVM_INFO dma_driver.sv(48) @ 4215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=8ec2
# UVM_INFO dma_monitor.sv(33) @ 4215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 8ec2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 4215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=18273 io_mem=0 (rdata=0x8ec2)
# UVM_INFO dma_reg_sequence.sv(264) @ 4215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:8ec2 Mir:8ec2 
# UVM_INFO dma_driver.sv(48) @ 4235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=8ec2
# UVM_INFO dma_monitor.sv(33) @ 4235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 8ec2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 4235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=18273 io_mem=0 (rdata=0x8ec2)
# UVM_INFO dma_reg_sequence.sv(271) @ 4235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:8ec2 Mir:8ec2 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=2bfee493
# UVM_INFO dma_monitor.sv(33) @ 4255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=2bfee493 rdata = 8ec2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 4255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 2bfee493 Mir: 2bfee493
# UVM_INFO dma_driver.sv(48) @ 4275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=2bfee493
# UVM_INFO dma_monitor.sv(33) @ 4275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 2bfee493 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 4275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:2bfee493 Mir:2bfee493 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=42ee57e8
# UVM_INFO dma_monitor.sv(33) @ 4295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=42ee57e8 rdata = 2bfee493 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 4295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 42ee57e8 Mir: 42ee57e8
# UVM_INFO dma_driver.sv(48) @ 4315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=42ee57e8
# UVM_INFO dma_monitor.sv(33) @ 4315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 42ee57e8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 4315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 42ee57e8 Mir: 42ee57e8
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=37d7122b
# UVM_INFO dma_monitor.sv(33) @ 4335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=37d7122b rdata = 42ee57e8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 4335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 37d7122b Mir: 37d7122b
# UVM_INFO dma_driver.sv(48) @ 4355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=37d7122b
# UVM_INFO dma_monitor.sv(33) @ 4355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 37d7122b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 4355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:37d7122b Mir:37d7122b 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 4355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xfd0689e4
# UVM_INFO dma_driver.sv(29) @ 4355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=fd0689e4
# UVM_INFO dma_monitor.sv(33) @ 4375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=fd0689e4 rdata = 37d7122b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 4375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 4375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 4375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xa82260c9
# UVM_INFO dma_driver.sv(29) @ 4375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=a82260c9
# UVM_INFO dma_monitor.sv(33) @ 4395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=a82260c9 rdata = 37d7122b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 4395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 4395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=cd045744
# UVM_INFO dma_monitor.sv(33) @ 4415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=cd045744 rdata = 37d7122b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 4415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: cd045744 Mir: cd045744
# UVM_INFO dma_driver.sv(48) @ 4435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=cd045744
# UVM_INFO dma_monitor.sv(33) @ 4435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = cd045744 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 4435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: cd045744 Mir: cd045744
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=1d8ad0a8
# UVM_INFO dma_monitor.sv(33) @ 4455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=1d8ad0a8 rdata = cd045744 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 4455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 4475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 4475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 4475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 4475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=16
# UVM_INFO dma_monitor.sv(33) @ 4495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=16 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 4495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 16 Mir: 16
# UVM_INFO dma_driver.sv(48) @ 4515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=16
# UVM_INFO dma_monitor.sv(33) @ 4515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 16 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 4515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:16 Mir:16 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 4515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xcf5c0000
# UVM_INFO dma_driver.sv(29) @ 4515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=fe0c4f3b
# UVM_INFO dma_monitor.sv(33) @ 4535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=fe0c4f3b rdata = 16 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 4535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xfe0c4f3b
# UVM_INFO dma_reg_sequence.sv(215) @ 4535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xfe0c0000
# UVM_INFO dma_reg_sequence.sv(221) @ 4535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 4535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=e53702ce
# UVM_INFO dma_monitor.sv(33) @ 4555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=e53702ce rdata = 16 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 4555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=359 io_mem=1 (wdata=0xe53702ce)
# UVM_INFO dma_reg_sequence.sv(257) @ 4555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 102ce Mir: 102ce
# UVM_INFO dma_driver.sv(48) @ 4575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=102ce
# UVM_INFO dma_monitor.sv(33) @ 4575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 102ce wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 4575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=359 io_mem=1 (rdata=0x102ce)
# UVM_INFO dma_reg_sequence.sv(264) @ 4575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:102ce Mir:102ce 
# UVM_INFO dma_driver.sv(48) @ 4595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=102ce
# UVM_INFO dma_monitor.sv(33) @ 4595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 102ce wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 4595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=359 io_mem=1 (rdata=0x102ce)
# UVM_INFO dma_reg_sequence.sv(271) @ 4595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:102ce Mir:102ce 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=8d2aad9a
# UVM_INFO dma_monitor.sv(33) @ 4615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=8d2aad9a rdata = 102ce wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 4615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 8d2aad9a Mir: 8d2aad9a
# UVM_INFO dma_driver.sv(48) @ 4635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=8d2aad9a
# UVM_INFO dma_monitor.sv(33) @ 4635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 8d2aad9a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 4635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:8d2aad9a Mir:8d2aad9a 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=ca07ab9a
# UVM_INFO dma_monitor.sv(33) @ 4655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=ca07ab9a rdata = 8d2aad9a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 4655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: ca07ab9a Mir: ca07ab9a
# UVM_INFO dma_driver.sv(48) @ 4675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=ca07ab9a
# UVM_INFO dma_monitor.sv(33) @ 4675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = ca07ab9a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 4675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: ca07ab9a Mir: ca07ab9a
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=cdc44dd6
# UVM_INFO dma_monitor.sv(33) @ 4695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=cdc44dd6 rdata = ca07ab9a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 4695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: cdc44dd6 Mir: cdc44dd6
# UVM_INFO dma_driver.sv(48) @ 4715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=cdc44dd6
# UVM_INFO dma_monitor.sv(33) @ 4715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = cdc44dd6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 4715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:cdc44dd6 Mir:cdc44dd6 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 4715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xd2d5f2d2
# UVM_INFO dma_driver.sv(29) @ 4715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=d2d5f2d2
# UVM_INFO dma_monitor.sv(33) @ 4735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=d2d5f2d2 rdata = cdc44dd6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 4735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 4735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 4735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xe2fb5be2
# UVM_INFO dma_driver.sv(29) @ 4735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=e2fb5be2
# UVM_INFO dma_monitor.sv(33) @ 4755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=e2fb5be2 rdata = cdc44dd6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 4755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 4755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=e3cfb7f8
# UVM_INFO dma_monitor.sv(33) @ 4775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=e3cfb7f8 rdata = cdc44dd6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 4775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: e3cfb7f8 Mir: e3cfb7f8
# UVM_INFO dma_driver.sv(48) @ 4795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=e3cfb7f8
# UVM_INFO dma_monitor.sv(33) @ 4795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = e3cfb7f8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 4795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: e3cfb7f8 Mir: e3cfb7f8
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=4bc73252
# UVM_INFO dma_monitor.sv(33) @ 4815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=4bc73252 rdata = e3cfb7f8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 4815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 4835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 4835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 4835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 4835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1e9
# UVM_INFO dma_monitor.sv(33) @ 4855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1e9 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 4855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1e9 Mir: 1e9
# UVM_INFO dma_driver.sv(48) @ 4875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1e9
# UVM_INFO dma_monitor.sv(33) @ 4875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1e9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 4875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1e9 Mir:1e9 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 4875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xfe0c0000
# UVM_INFO dma_driver.sv(29) @ 4875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=4fa787d9
# UVM_INFO dma_monitor.sv(33) @ 4895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=4fa787d9 rdata = 1e9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 4895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x4fa787d9
# UVM_INFO dma_reg_sequence.sv(215) @ 4895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x4fa70000
# UVM_INFO dma_reg_sequence.sv(221) @ 4895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 4895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=6dc493f1
# UVM_INFO dma_monitor.sv(33) @ 4915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=6dc493f1 rdata = 1e9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 4915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=18936 io_mem=0 (wdata=0x6dc493f1)
# UVM_INFO dma_reg_sequence.sv(257) @ 4915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 93f1 Mir: 93f1
# UVM_INFO dma_driver.sv(48) @ 4935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=93f1
# UVM_INFO dma_monitor.sv(33) @ 4935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 93f1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 4935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=18936 io_mem=0 (rdata=0x93f1)
# UVM_INFO dma_reg_sequence.sv(264) @ 4935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:93f1 Mir:93f1 
# UVM_INFO dma_driver.sv(48) @ 4955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=93f0
# UVM_INFO dma_monitor.sv(33) @ 4955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 93f0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 4955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=18936 io_mem=0 (rdata=0x93f0)
# UVM_INFO dma_reg_sequence.sv(271) @ 4955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:93f0 Mir:93f0 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=505697ab
# UVM_INFO dma_monitor.sv(33) @ 4975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=505697ab rdata = 93f0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 4975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 505697ab Mir: 505697ab
# UVM_INFO dma_driver.sv(48) @ 4995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=505697ab
# UVM_INFO dma_monitor.sv(33) @ 4995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 505697ab wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 4995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:505697ab Mir:505697ab 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 4995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=736c5beb
# UVM_INFO dma_monitor.sv(33) @ 5015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=736c5beb rdata = 505697ab wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 5015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 736c5beb Mir: 736c5beb
# UVM_INFO dma_driver.sv(48) @ 5035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=736c5beb
# UVM_INFO dma_monitor.sv(33) @ 5035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 736c5beb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 5035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 736c5beb Mir: 736c5beb
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=ba125fdc
# UVM_INFO dma_monitor.sv(33) @ 5055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=ba125fdc rdata = 736c5beb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 5055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: ba125fdc Mir: ba125fdc
# UVM_INFO dma_driver.sv(48) @ 5075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=ba125fdc
# UVM_INFO dma_monitor.sv(33) @ 5075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = ba125fdc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 5075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:ba125fdc Mir:ba125fdc 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 5075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xbb514976
# UVM_INFO dma_driver.sv(29) @ 5075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=bb514976
# UVM_INFO dma_monitor.sv(33) @ 5095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=bb514976 rdata = ba125fdc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 5095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 5095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 5095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x1f4c9189
# UVM_INFO dma_driver.sv(29) @ 5095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=1f4c9189
# UVM_INFO dma_monitor.sv(33) @ 5115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=1f4c9189 rdata = ba125fdc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 5115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 5115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=78f4b321
# UVM_INFO dma_monitor.sv(33) @ 5135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=78f4b321 rdata = ba125fdc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 5135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 78f4b321 Mir: 78f4b321
# UVM_INFO dma_driver.sv(48) @ 5155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=78f4b321
# UVM_INFO dma_monitor.sv(33) @ 5155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 78f4b321 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 5155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 78f4b321 Mir: 78f4b321
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=2156f564
# UVM_INFO dma_monitor.sv(33) @ 5175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=2156f564 rdata = 78f4b321 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 5175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 5195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 5195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 5195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 5195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=fa
# UVM_INFO dma_monitor.sv(33) @ 5215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=fa rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 5215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: fa Mir: fa
# UVM_INFO dma_driver.sv(48) @ 5235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=fa
# UVM_INFO dma_monitor.sv(33) @ 5235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = fa wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 5235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:fa Mir:fa 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 5235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x4fa70000
# UVM_INFO dma_driver.sv(29) @ 5235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=ae6c374e
# UVM_INFO dma_monitor.sv(33) @ 5255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=ae6c374e rdata = fa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 5255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xae6c374e
# UVM_INFO dma_reg_sequence.sv(215) @ 5255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xae6c0000
# UVM_INFO dma_reg_sequence.sv(221) @ 5255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 5255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=1e20f778
# UVM_INFO dma_monitor.sv(33) @ 5275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=1e20f778 rdata = fa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 5275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=31676 io_mem=0 (wdata=0x1e20f778)
# UVM_INFO dma_reg_sequence.sv(257) @ 5275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: f778 Mir: f778
# UVM_INFO dma_driver.sv(48) @ 5295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=f778
# UVM_INFO dma_monitor.sv(33) @ 5295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = f778 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 5295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=31676 io_mem=0 (rdata=0xf778)
# UVM_INFO dma_reg_sequence.sv(264) @ 5295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:f778 Mir:f778 
# UVM_INFO dma_driver.sv(48) @ 5315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=f778
# UVM_INFO dma_monitor.sv(33) @ 5315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = f778 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 5315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=31676 io_mem=0 (rdata=0xf778)
# UVM_INFO dma_reg_sequence.sv(271) @ 5315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:f778 Mir:f778 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=121923a7
# UVM_INFO dma_monitor.sv(33) @ 5335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=121923a7 rdata = f778 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 5335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 121923a7 Mir: 121923a7
# UVM_INFO dma_driver.sv(48) @ 5355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=121923a7
# UVM_INFO dma_monitor.sv(33) @ 5355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 121923a7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 5355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:121923a7 Mir:121923a7 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=b137877e
# UVM_INFO dma_monitor.sv(33) @ 5375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=b137877e rdata = 121923a7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 5375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: b137877e Mir: b137877e
# UVM_INFO dma_driver.sv(48) @ 5395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=b137877e
# UVM_INFO dma_monitor.sv(33) @ 5395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = b137877e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 5395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: b137877e Mir: b137877e
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=b367dbae
# UVM_INFO dma_monitor.sv(33) @ 5415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=b367dbae rdata = b137877e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 5415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: b367dbae Mir: b367dbae
# UVM_INFO dma_driver.sv(48) @ 5435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=b367dbae
# UVM_INFO dma_monitor.sv(33) @ 5435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = b367dbae wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 5435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:b367dbae Mir:b367dbae 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 5435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xee20b47d
# UVM_INFO dma_driver.sv(29) @ 5435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=ee20b47d
# UVM_INFO dma_monitor.sv(33) @ 5455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=ee20b47d rdata = b367dbae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 5455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 5455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 5455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x1e2be7f7
# UVM_INFO dma_driver.sv(29) @ 5455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=1e2be7f7
# UVM_INFO dma_monitor.sv(33) @ 5475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=1e2be7f7 rdata = b367dbae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 5475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 5475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=275ebefc
# UVM_INFO dma_monitor.sv(33) @ 5495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=275ebefc rdata = b367dbae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 5495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 275ebefc Mir: 275ebefc
# UVM_INFO dma_driver.sv(48) @ 5515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=275ebefc
# UVM_INFO dma_monitor.sv(33) @ 5515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 275ebefc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 5515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 275ebefc Mir: 275ebefc
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=be80fd27
# UVM_INFO dma_monitor.sv(33) @ 5535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=be80fd27 rdata = 275ebefc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 5535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 5555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 5555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 5555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 5555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=ce
# UVM_INFO dma_monitor.sv(33) @ 5575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=ce rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 5575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: ce Mir: ce
# UVM_INFO dma_driver.sv(48) @ 5595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=ce
# UVM_INFO dma_monitor.sv(33) @ 5595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = ce wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 5595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:ce Mir:ce 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 5595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xae6c0000
# UVM_INFO dma_driver.sv(29) @ 5595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=726f5d5f
# UVM_INFO dma_monitor.sv(33) @ 5615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=726f5d5f rdata = ce wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 5615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x726f5d5f
# UVM_INFO dma_reg_sequence.sv(215) @ 5615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x726f0000
# UVM_INFO dma_reg_sequence.sv(221) @ 5615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 5615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=f01b981a
# UVM_INFO dma_monitor.sv(33) @ 5635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=f01b981a rdata = ce wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 5635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=19469 io_mem=1 (wdata=0xf01b981a)
# UVM_INFO dma_reg_sequence.sv(257) @ 5635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1981a Mir: 1981a
# UVM_INFO dma_driver.sv(48) @ 5655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1981a
# UVM_INFO dma_monitor.sv(33) @ 5655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1981a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 5655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=19469 io_mem=1 (rdata=0x1981a)
# UVM_INFO dma_reg_sequence.sv(264) @ 5655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1981a Mir:1981a 
# UVM_INFO dma_driver.sv(48) @ 5675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1981a
# UVM_INFO dma_monitor.sv(33) @ 5675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1981a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 5675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=19469 io_mem=1 (rdata=0x1981a)
# UVM_INFO dma_reg_sequence.sv(271) @ 5675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1981a Mir:1981a 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=e4721ac6
# UVM_INFO dma_monitor.sv(33) @ 5695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=e4721ac6 rdata = 1981a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 5695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: e4721ac6 Mir: e4721ac6
# UVM_INFO dma_driver.sv(48) @ 5715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=e4721ac6
# UVM_INFO dma_monitor.sv(33) @ 5715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = e4721ac6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 5715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:e4721ac6 Mir:e4721ac6 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=75aeccd
# UVM_INFO dma_monitor.sv(33) @ 5735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=75aeccd rdata = e4721ac6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 5735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 75aeccd Mir: 75aeccd
# UVM_INFO dma_driver.sv(48) @ 5755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=75aeccd
# UVM_INFO dma_monitor.sv(33) @ 5755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 75aeccd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 5755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 75aeccd Mir: 75aeccd
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=9b3af2e9
# UVM_INFO dma_monitor.sv(33) @ 5775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=9b3af2e9 rdata = 75aeccd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 5775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 9b3af2e9 Mir: 9b3af2e9
# UVM_INFO dma_driver.sv(48) @ 5795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=9b3af2e9
# UVM_INFO dma_monitor.sv(33) @ 5795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 9b3af2e9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 5795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:9b3af2e9 Mir:9b3af2e9 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 5795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xb7414f20
# UVM_INFO dma_driver.sv(29) @ 5795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=b7414f20
# UVM_INFO dma_monitor.sv(33) @ 5815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=b7414f20 rdata = 9b3af2e9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 5815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 5815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 5815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x16a50c73
# UVM_INFO dma_driver.sv(29) @ 5815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=16a50c73
# UVM_INFO dma_monitor.sv(33) @ 5835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=16a50c73 rdata = 9b3af2e9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 5835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 5835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=c5b24301
# UVM_INFO dma_monitor.sv(33) @ 5855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=c5b24301 rdata = 9b3af2e9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 5855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: c5b24301 Mir: c5b24301
# UVM_INFO dma_driver.sv(48) @ 5875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=c5b24301
# UVM_INFO dma_monitor.sv(33) @ 5875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = c5b24301 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 5875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: c5b24301 Mir: c5b24301
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=e62334c
# UVM_INFO dma_monitor.sv(33) @ 5895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=e62334c rdata = c5b24301 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 5895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 5915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 5915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 5915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 5915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=128
# UVM_INFO dma_monitor.sv(33) @ 5935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=128 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 5935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 128 Mir: 128
# UVM_INFO dma_driver.sv(48) @ 5955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=128
# UVM_INFO dma_monitor.sv(33) @ 5955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 128 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 5955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:128 Mir:128 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 5955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x726f0000
# UVM_INFO dma_driver.sv(29) @ 5955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=d2088ba3
# UVM_INFO dma_monitor.sv(33) @ 5975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=d2088ba3 rdata = 128 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 5975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xd2088ba3
# UVM_INFO dma_reg_sequence.sv(215) @ 5975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xd2080000
# UVM_INFO dma_reg_sequence.sv(221) @ 5975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 5975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 5975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=2838bcf8
# UVM_INFO dma_monitor.sv(33) @ 5995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=2838bcf8 rdata = 128 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 5995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=24188 io_mem=0 (wdata=0x2838bcf8)
# UVM_INFO dma_reg_sequence.sv(257) @ 5995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: bcf8 Mir: bcf8
# UVM_INFO dma_driver.sv(48) @ 6015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=bcf8
# UVM_INFO dma_monitor.sv(33) @ 6015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = bcf8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 6015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=24188 io_mem=0 (rdata=0xbcf8)
# UVM_INFO dma_reg_sequence.sv(264) @ 6015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:bcf8 Mir:bcf8 
# UVM_INFO dma_driver.sv(48) @ 6035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=bcf8
# UVM_INFO dma_monitor.sv(33) @ 6035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = bcf8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 6035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=24188 io_mem=0 (rdata=0xbcf8)
# UVM_INFO dma_reg_sequence.sv(271) @ 6035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:bcf8 Mir:bcf8 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=3ddd38c1
# UVM_INFO dma_monitor.sv(33) @ 6055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=3ddd38c1 rdata = bcf8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 6055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 3ddd38c1 Mir: 3ddd38c1
# UVM_INFO dma_driver.sv(48) @ 6075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=3ddd38c1
# UVM_INFO dma_monitor.sv(33) @ 6075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 3ddd38c1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 6075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:3ddd38c1 Mir:3ddd38c1 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=df5cf360
# UVM_INFO dma_monitor.sv(33) @ 6095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=df5cf360 rdata = 3ddd38c1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 6095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: df5cf360 Mir: df5cf360
# UVM_INFO dma_driver.sv(48) @ 6115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=df5cf360
# UVM_INFO dma_monitor.sv(33) @ 6115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = df5cf360 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 6115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: df5cf360 Mir: df5cf360
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=4bd796e6
# UVM_INFO dma_monitor.sv(33) @ 6135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=4bd796e6 rdata = df5cf360 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 6135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 4bd796e6 Mir: 4bd796e6
# UVM_INFO dma_driver.sv(48) @ 6155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=4bd796e6
# UVM_INFO dma_monitor.sv(33) @ 6155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 4bd796e6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 6155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:4bd796e6 Mir:4bd796e6 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 6155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x62c0efc6
# UVM_INFO dma_driver.sv(29) @ 6155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=62c0efc6
# UVM_INFO dma_monitor.sv(33) @ 6175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=62c0efc6 rdata = 4bd796e6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 6175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x7b11
# UVM_INFO dma_reg_sequence.sv(395) @ 6175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 6175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x8d88db38
# UVM_INFO dma_driver.sv(29) @ 6175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=8d88db38
# UVM_INFO dma_monitor.sv(33) @ 6195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=8d88db38 rdata = 4bd796e6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 6195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x7e
# UVM_INFO dma_reg_sequence.sv(423) @ 6195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=d591a1af
# UVM_INFO dma_monitor.sv(33) @ 6215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=d591a1af rdata = 4bd796e6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 6215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: d591a1af Mir: d591a1af
# UVM_INFO dma_driver.sv(48) @ 6235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=d591a1af
# UVM_INFO dma_monitor.sv(33) @ 6235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = d591a1af wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 6235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: d591a1af Mir: d591a1af
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=1fd03cac
# UVM_INFO dma_monitor.sv(33) @ 6255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=1fd03cac rdata = d591a1af wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 6255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 6275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 6275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 6275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 6275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=73
# UVM_INFO dma_monitor.sv(33) @ 6295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=73 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 6295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 73 Mir: 73
# UVM_INFO dma_driver.sv(48) @ 6315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=73
# UVM_INFO dma_monitor.sv(33) @ 6315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 73 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 6315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:73 Mir:73 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 6315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xd2080000
# UVM_INFO dma_driver.sv(29) @ 6315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=712bc653
# UVM_INFO dma_monitor.sv(33) @ 6335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=712bc653 rdata = 73 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 6335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x712bc653
# UVM_INFO dma_reg_sequence.sv(215) @ 6335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x712b0000
# UVM_INFO dma_reg_sequence.sv(221) @ 6335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 6335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=4026a3b2
# UVM_INFO dma_monitor.sv(33) @ 6355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=4026a3b2 rdata = 73 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 6355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=20953 io_mem=0 (wdata=0x4026a3b2)
# UVM_INFO dma_reg_sequence.sv(257) @ 6355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: a3b2 Mir: a3b2
# UVM_INFO dma_driver.sv(48) @ 6375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=a3b2
# UVM_INFO dma_monitor.sv(33) @ 6375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = a3b2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 6375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=20953 io_mem=0 (rdata=0xa3b2)
# UVM_INFO dma_reg_sequence.sv(264) @ 6375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:a3b2 Mir:a3b2 
# UVM_INFO dma_driver.sv(48) @ 6395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=a3b2
# UVM_INFO dma_monitor.sv(33) @ 6395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = a3b2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 6395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=20953 io_mem=0 (rdata=0xa3b2)
# UVM_INFO dma_reg_sequence.sv(271) @ 6395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:a3b2 Mir:a3b2 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=6531dbd0
# UVM_INFO dma_monitor.sv(33) @ 6415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=6531dbd0 rdata = a3b2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 6415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 6531dbd0 Mir: 6531dbd0
# UVM_INFO dma_driver.sv(48) @ 6435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=6531dbd0
# UVM_INFO dma_monitor.sv(33) @ 6435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 6531dbd0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 6435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:6531dbd0 Mir:6531dbd0 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=248277ce
# UVM_INFO dma_monitor.sv(33) @ 6455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=248277ce rdata = 6531dbd0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 6455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 248277ce Mir: 248277ce
# UVM_INFO dma_driver.sv(48) @ 6475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=248277ce
# UVM_INFO dma_monitor.sv(33) @ 6475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 248277ce wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 6475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 248277ce Mir: 248277ce
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=107053dc
# UVM_INFO dma_monitor.sv(33) @ 6495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=107053dc rdata = 248277ce wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 6495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 107053dc Mir: 107053dc
# UVM_INFO dma_driver.sv(48) @ 6515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=107053dc
# UVM_INFO dma_monitor.sv(33) @ 6515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 107053dc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 6515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:107053dc Mir:107053dc 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 6515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x5d5d27fb
# UVM_INFO dma_driver.sv(29) @ 6515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=5d5d27fb
# UVM_INFO dma_monitor.sv(33) @ 6535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=5d5d27fb rdata = 107053dc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 6535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x9f11
# UVM_INFO dma_reg_sequence.sv(395) @ 6535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 6535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x569386be
# UVM_INFO dma_driver.sv(29) @ 6535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=569386be
# UVM_INFO dma_monitor.sv(33) @ 6555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=569386be rdata = 107053dc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 6555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0xa2
# UVM_INFO dma_reg_sequence.sv(423) @ 6555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=6d83d61
# UVM_INFO dma_monitor.sv(33) @ 6575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=6d83d61 rdata = 107053dc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 6575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 6d83d61 Mir: 6d83d61
# UVM_INFO dma_driver.sv(48) @ 6595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=6d83d61
# UVM_INFO dma_monitor.sv(33) @ 6595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 6d83d61 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 6595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 6d83d61 Mir: 6d83d61
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=4618bf2c
# UVM_INFO dma_monitor.sv(33) @ 6615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=4618bf2c rdata = 6d83d61 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 6615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 6635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 6635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 6635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 6635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1f1
# UVM_INFO dma_monitor.sv(33) @ 6655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1f1 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 6655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1f1 Mir: 1f1
# UVM_INFO dma_driver.sv(48) @ 6675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1f1
# UVM_INFO dma_monitor.sv(33) @ 6675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1f1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 6675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1f1 Mir:1f1 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 6675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x712b0000
# UVM_INFO dma_driver.sv(29) @ 6675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=90505600
# UVM_INFO dma_monitor.sv(33) @ 6695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=90505600 rdata = 1f1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 6695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x90505600
# UVM_INFO dma_reg_sequence.sv(215) @ 6695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x90500000
# UVM_INFO dma_reg_sequence.sv(221) @ 6695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 6695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=1e293e84
# UVM_INFO dma_monitor.sv(33) @ 6715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=1e293e84 rdata = 1f1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 6715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=8002 io_mem=1 (wdata=0x1e293e84)
# UVM_INFO dma_reg_sequence.sv(257) @ 6715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 13e84 Mir: 13e84
# UVM_INFO dma_driver.sv(48) @ 6735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=13e84
# UVM_INFO dma_monitor.sv(33) @ 6735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 13e84 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 6735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=8002 io_mem=1 (rdata=0x13e84)
# UVM_INFO dma_reg_sequence.sv(264) @ 6735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:13e84 Mir:13e84 
# UVM_INFO dma_driver.sv(48) @ 6755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=13e84
# UVM_INFO dma_monitor.sv(33) @ 6755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 13e84 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 6755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=8002 io_mem=1 (rdata=0x13e84)
# UVM_INFO dma_reg_sequence.sv(271) @ 6755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:13e84 Mir:13e84 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=c4468530
# UVM_INFO dma_monitor.sv(33) @ 6775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=c4468530 rdata = 13e84 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 6775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: c4468530 Mir: c4468530
# UVM_INFO dma_driver.sv(48) @ 6795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=c4468530
# UVM_INFO dma_monitor.sv(33) @ 6795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = c4468530 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 6795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:c4468530 Mir:c4468530 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=f59b62cb
# UVM_INFO dma_monitor.sv(33) @ 6815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=f59b62cb rdata = c4468530 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 6815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: f59b62cb Mir: f59b62cb
# UVM_INFO dma_driver.sv(48) @ 6835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=f59b62cb
# UVM_INFO dma_monitor.sv(33) @ 6835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = f59b62cb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 6835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: f59b62cb Mir: f59b62cb
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=bc69d522
# UVM_INFO dma_monitor.sv(33) @ 6855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=bc69d522 rdata = f59b62cb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 6855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: bc69d522 Mir: bc69d522
# UVM_INFO dma_driver.sv(48) @ 6875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=bc69d522
# UVM_INFO dma_monitor.sv(33) @ 6875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = bc69d522 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 6875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:bc69d522 Mir:bc69d522 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 6875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xf26794e
# UVM_INFO dma_driver.sv(29) @ 6875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=f26794e
# UVM_INFO dma_monitor.sv(33) @ 6895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=f26794e rdata = bc69d522 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 6895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xc311
# UVM_INFO dma_reg_sequence.sv(395) @ 6895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 6895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x7e7f6ab3
# UVM_INFO dma_driver.sv(29) @ 6895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=7e7f6ab3
# UVM_INFO dma_monitor.sv(33) @ 6915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=7e7f6ab3 rdata = bc69d522 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 6915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0xc6
# UVM_INFO dma_reg_sequence.sv(423) @ 6915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=5cbed906
# UVM_INFO dma_monitor.sv(33) @ 6935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=5cbed906 rdata = bc69d522 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 6935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 5cbed906 Mir: 5cbed906
# UVM_INFO dma_driver.sv(48) @ 6955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=5cbed906
# UVM_INFO dma_monitor.sv(33) @ 6955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 5cbed906 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 6955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 5cbed906 Mir: 5cbed906
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=d694f155
# UVM_INFO dma_monitor.sv(33) @ 6975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=d694f155 rdata = 5cbed906 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 6975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 6995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 6995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 6995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 6995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 6995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=11a
# UVM_INFO dma_monitor.sv(33) @ 7015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=11a rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 7015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 11a Mir: 11a
# UVM_INFO dma_driver.sv(48) @ 7035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=11a
# UVM_INFO dma_monitor.sv(33) @ 7035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 11a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 7035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:11a Mir:11a 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 7035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x90500000
# UVM_INFO dma_driver.sv(29) @ 7035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=e3f70aa8
# UVM_INFO dma_monitor.sv(33) @ 7055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=e3f70aa8 rdata = 11a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 7055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xe3f70aa8
# UVM_INFO dma_reg_sequence.sv(215) @ 7055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xe3f70000
# UVM_INFO dma_reg_sequence.sv(221) @ 7055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 7055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=fcb15c75
# UVM_INFO dma_monitor.sv(33) @ 7075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=fcb15c75 rdata = 11a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 7075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=11834 io_mem=1 (wdata=0xfcb15c75)
# UVM_INFO dma_reg_sequence.sv(257) @ 7075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 15c75 Mir: 15c75
# UVM_INFO dma_driver.sv(48) @ 7095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=15c75
# UVM_INFO dma_monitor.sv(33) @ 7095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 15c75 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 7095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=11834 io_mem=1 (rdata=0x15c75)
# UVM_INFO dma_reg_sequence.sv(264) @ 7095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:15c75 Mir:15c75 
# UVM_INFO dma_driver.sv(48) @ 7115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=15c74
# UVM_INFO dma_monitor.sv(33) @ 7115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 15c74 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 7115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=11834 io_mem=1 (rdata=0x15c74)
# UVM_INFO dma_reg_sequence.sv(271) @ 7115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:15c74 Mir:15c74 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=49082bf7
# UVM_INFO dma_monitor.sv(33) @ 7135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=49082bf7 rdata = 15c74 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 7135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 49082bf7 Mir: 49082bf7
# UVM_INFO dma_driver.sv(48) @ 7155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=49082bf7
# UVM_INFO dma_monitor.sv(33) @ 7155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 49082bf7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 7155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:49082bf7 Mir:49082bf7 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=eab16b5b
# UVM_INFO dma_monitor.sv(33) @ 7175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=eab16b5b rdata = 49082bf7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 7175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: eab16b5b Mir: eab16b5b
# UVM_INFO dma_driver.sv(48) @ 7195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=eab16b5b
# UVM_INFO dma_monitor.sv(33) @ 7195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = eab16b5b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 7195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: eab16b5b Mir: eab16b5b
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=b3a58ce0
# UVM_INFO dma_monitor.sv(33) @ 7215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=b3a58ce0 rdata = eab16b5b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 7215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: b3a58ce0 Mir: b3a58ce0
# UVM_INFO dma_driver.sv(48) @ 7235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=b3a58ce0
# UVM_INFO dma_monitor.sv(33) @ 7235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = b3a58ce0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 7235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:b3a58ce0 Mir:b3a58ce0 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 7235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xf8110801
# UVM_INFO dma_driver.sv(29) @ 7235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=f8110801
# UVM_INFO dma_monitor.sv(33) @ 7255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=f8110801 rdata = b3a58ce0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 7255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 7255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 7255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xd0313293
# UVM_INFO dma_driver.sv(29) @ 7255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=d0313293
# UVM_INFO dma_monitor.sv(33) @ 7275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=d0313293 rdata = b3a58ce0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 7275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 7275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=fa901f5c
# UVM_INFO dma_monitor.sv(33) @ 7295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=fa901f5c rdata = b3a58ce0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 7295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: fa901f5c Mir: fa901f5c
# UVM_INFO dma_driver.sv(48) @ 7315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=fa901f5c
# UVM_INFO dma_monitor.sv(33) @ 7315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = fa901f5c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 7315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: fa901f5c Mir: fa901f5c
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=ed92428a
# UVM_INFO dma_monitor.sv(33) @ 7335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=ed92428a rdata = fa901f5c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 7335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 7355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 7355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 7355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 7355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=fd
# UVM_INFO dma_monitor.sv(33) @ 7375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=fd rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 7375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: fd Mir: fd
# UVM_INFO dma_driver.sv(48) @ 7395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=fd
# UVM_INFO dma_monitor.sv(33) @ 7395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = fd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 7395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:fd Mir:fd 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 7395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xe3f70000
# UVM_INFO dma_driver.sv(29) @ 7395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=65eed397
# UVM_INFO dma_monitor.sv(33) @ 7415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=65eed397 rdata = fd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 7415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x65eed397
# UVM_INFO dma_reg_sequence.sv(215) @ 7415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x65ee0000
# UVM_INFO dma_reg_sequence.sv(221) @ 7415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 7415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=22bfd143
# UVM_INFO dma_monitor.sv(33) @ 7435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=22bfd143 rdata = fd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 7435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=26785 io_mem=1 (wdata=0x22bfd143)
# UVM_INFO dma_reg_sequence.sv(257) @ 7435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1d143 Mir: 1d143
# UVM_INFO dma_driver.sv(48) @ 7455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1d143
# UVM_INFO dma_monitor.sv(33) @ 7455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1d143 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 7455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=26785 io_mem=1 (rdata=0x1d143)
# UVM_INFO dma_reg_sequence.sv(264) @ 7455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1d143 Mir:1d143 
# UVM_INFO dma_driver.sv(48) @ 7475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1d142
# UVM_INFO dma_monitor.sv(33) @ 7475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1d142 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 7475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=26785 io_mem=1 (rdata=0x1d142)
# UVM_INFO dma_reg_sequence.sv(271) @ 7475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1d142 Mir:1d142 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=b0235a52
# UVM_INFO dma_monitor.sv(33) @ 7495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=b0235a52 rdata = 1d142 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 7495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: b0235a52 Mir: b0235a52
# UVM_INFO dma_driver.sv(48) @ 7515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=b0235a52
# UVM_INFO dma_monitor.sv(33) @ 7515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = b0235a52 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 7515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:b0235a52 Mir:b0235a52 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=87dbf5ea
# UVM_INFO dma_monitor.sv(33) @ 7535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=87dbf5ea rdata = b0235a52 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 7535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 87dbf5ea Mir: 87dbf5ea
# UVM_INFO dma_driver.sv(48) @ 7555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=87dbf5ea
# UVM_INFO dma_monitor.sv(33) @ 7555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 87dbf5ea wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 7555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 87dbf5ea Mir: 87dbf5ea
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=39adb6cd
# UVM_INFO dma_monitor.sv(33) @ 7575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=39adb6cd rdata = 87dbf5ea wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 7575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 39adb6cd Mir: 39adb6cd
# UVM_INFO dma_driver.sv(48) @ 7595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=39adb6cd
# UVM_INFO dma_monitor.sv(33) @ 7595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 39adb6cd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 7595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:39adb6cd Mir:39adb6cd 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 7595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xd5c912bf
# UVM_INFO dma_driver.sv(29) @ 7595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=d5c912bf
# UVM_INFO dma_monitor.sv(33) @ 7615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=d5c912bf rdata = 39adb6cd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 7615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 7615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 7615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x617c2fab
# UVM_INFO dma_driver.sv(29) @ 7615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=617c2fab
# UVM_INFO dma_monitor.sv(33) @ 7635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=617c2fab rdata = 39adb6cd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 7635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 7635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=229bad43
# UVM_INFO dma_monitor.sv(33) @ 7655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=229bad43 rdata = 39adb6cd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 7655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 229bad43 Mir: 229bad43
# UVM_INFO dma_driver.sv(48) @ 7675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=229bad43
# UVM_INFO dma_monitor.sv(33) @ 7675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 229bad43 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 7675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 229bad43 Mir: 229bad43
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=fc541c52
# UVM_INFO dma_monitor.sv(33) @ 7695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=fc541c52 rdata = 229bad43 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 7695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 7715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 7715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 7715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 7715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1d3
# UVM_INFO dma_monitor.sv(33) @ 7735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1d3 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 7735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1d3 Mir: 1d3
# UVM_INFO dma_driver.sv(48) @ 7755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1d3
# UVM_INFO dma_monitor.sv(33) @ 7755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1d3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 7755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1d3 Mir:1d3 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 7755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x65ee0000
# UVM_INFO dma_driver.sv(29) @ 7755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=54760633
# UVM_INFO dma_monitor.sv(33) @ 7775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=54760633 rdata = 1d3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 7775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x54760633
# UVM_INFO dma_reg_sequence.sv(215) @ 7775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x54760000
# UVM_INFO dma_reg_sequence.sv(221) @ 7775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 7775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=211a0a44
# UVM_INFO dma_monitor.sv(33) @ 7795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=211a0a44 rdata = 1d3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 7795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=1314 io_mem=0 (wdata=0x211a0a44)
# UVM_INFO dma_reg_sequence.sv(257) @ 7795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: a44 Mir: a44
# UVM_INFO dma_driver.sv(48) @ 7815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=a44
# UVM_INFO dma_monitor.sv(33) @ 7815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = a44 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 7815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=1314 io_mem=0 (rdata=0xa44)
# UVM_INFO dma_reg_sequence.sv(264) @ 7815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:a44 Mir:a44 
# UVM_INFO dma_driver.sv(48) @ 7835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=a44
# UVM_INFO dma_monitor.sv(33) @ 7835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = a44 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 7835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=1314 io_mem=0 (rdata=0xa44)
# UVM_INFO dma_reg_sequence.sv(271) @ 7835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:a44 Mir:a44 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=f9b796f6
# UVM_INFO dma_monitor.sv(33) @ 7855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=f9b796f6 rdata = a44 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 7855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: f9b796f6 Mir: f9b796f6
# UVM_INFO dma_driver.sv(48) @ 7875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=f9b796f6
# UVM_INFO dma_monitor.sv(33) @ 7875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = f9b796f6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 7875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:f9b796f6 Mir:f9b796f6 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=b1eb92fc
# UVM_INFO dma_monitor.sv(33) @ 7895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=b1eb92fc rdata = f9b796f6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 7895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: b1eb92fc Mir: b1eb92fc
# UVM_INFO dma_driver.sv(48) @ 7915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=b1eb92fc
# UVM_INFO dma_monitor.sv(33) @ 7915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = b1eb92fc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 7915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: b1eb92fc Mir: b1eb92fc
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=3c2e49d6
# UVM_INFO dma_monitor.sv(33) @ 7935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=3c2e49d6 rdata = b1eb92fc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 7935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 3c2e49d6 Mir: 3c2e49d6
# UVM_INFO dma_driver.sv(48) @ 7955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=3c2e49d6
# UVM_INFO dma_monitor.sv(33) @ 7955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 3c2e49d6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 7955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:3c2e49d6 Mir:3c2e49d6 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 7955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x7e7d259e
# UVM_INFO dma_driver.sv(29) @ 7955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=7e7d259e
# UVM_INFO dma_monitor.sv(33) @ 7975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=7e7d259e rdata = 3c2e49d6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 7975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 7975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 7975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xbe02341f
# UVM_INFO dma_driver.sv(29) @ 7975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=be02341f
# UVM_INFO dma_monitor.sv(33) @ 7995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=be02341f rdata = 3c2e49d6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 7995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 7995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 7995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=b4e7b996
# UVM_INFO dma_monitor.sv(33) @ 8015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=b4e7b996 rdata = 3c2e49d6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 8015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: b4e7b996 Mir: b4e7b996
# UVM_INFO dma_driver.sv(48) @ 8035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=b4e7b996
# UVM_INFO dma_monitor.sv(33) @ 8035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = b4e7b996 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 8035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: b4e7b996 Mir: b4e7b996
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=7f509a4
# UVM_INFO dma_monitor.sv(33) @ 8055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=7f509a4 rdata = b4e7b996 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 8055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 8075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 8075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 8075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 8075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=15
# UVM_INFO dma_monitor.sv(33) @ 8095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=15 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 8095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 15 Mir: 15
# UVM_INFO dma_driver.sv(48) @ 8115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=15
# UVM_INFO dma_monitor.sv(33) @ 8115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 15 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 8115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:15 Mir:15 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 8115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x54760000
# UVM_INFO dma_driver.sv(29) @ 8115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=202728c
# UVM_INFO dma_monitor.sv(33) @ 8135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=202728c rdata = 15 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 8135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x202728c
# UVM_INFO dma_reg_sequence.sv(215) @ 8135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x2020000
# UVM_INFO dma_reg_sequence.sv(221) @ 8135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 8135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=58936a09
# UVM_INFO dma_monitor.sv(33) @ 8155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=58936a09 rdata = 15 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 8155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=13572 io_mem=1 (wdata=0x58936a09)
# UVM_INFO dma_reg_sequence.sv(257) @ 8155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 16a09 Mir: 16a09
# UVM_INFO dma_driver.sv(48) @ 8175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=16a09
# UVM_INFO dma_monitor.sv(33) @ 8175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 16a09 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 8175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=13572 io_mem=1 (rdata=0x16a09)
# UVM_INFO dma_reg_sequence.sv(264) @ 8175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:16a09 Mir:16a09 
# UVM_INFO dma_driver.sv(48) @ 8195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=16a08
# UVM_INFO dma_monitor.sv(33) @ 8195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 16a08 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 8195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=13572 io_mem=1 (rdata=0x16a08)
# UVM_INFO dma_reg_sequence.sv(271) @ 8195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:16a08 Mir:16a08 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=de0ec89d
# UVM_INFO dma_monitor.sv(33) @ 8215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=de0ec89d rdata = 16a08 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 8215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: de0ec89d Mir: de0ec89d
# UVM_INFO dma_driver.sv(48) @ 8235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=de0ec89d
# UVM_INFO dma_monitor.sv(33) @ 8235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = de0ec89d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 8235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:de0ec89d Mir:de0ec89d 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=211d630d
# UVM_INFO dma_monitor.sv(33) @ 8255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=211d630d rdata = de0ec89d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 8255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 211d630d Mir: 211d630d
# UVM_INFO dma_driver.sv(48) @ 8275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=211d630d
# UVM_INFO dma_monitor.sv(33) @ 8275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 211d630d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 8275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 211d630d Mir: 211d630d
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=54c028b7
# UVM_INFO dma_monitor.sv(33) @ 8295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=54c028b7 rdata = 211d630d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 8295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 54c028b7 Mir: 54c028b7
# UVM_INFO dma_driver.sv(48) @ 8315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=54c028b7
# UVM_INFO dma_monitor.sv(33) @ 8315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 54c028b7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 8315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:54c028b7 Mir:54c028b7 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 8315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x1b9271ae
# UVM_INFO dma_driver.sv(29) @ 8315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=1b9271ae
# UVM_INFO dma_monitor.sv(33) @ 8335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=1b9271ae rdata = 54c028b7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 8335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 8335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 8335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xec51e401
# UVM_INFO dma_driver.sv(29) @ 8335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=ec51e401
# UVM_INFO dma_monitor.sv(33) @ 8355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=ec51e401 rdata = 54c028b7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 8355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 8355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=27d2cc8f
# UVM_INFO dma_monitor.sv(33) @ 8375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=27d2cc8f rdata = 54c028b7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 8375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 27d2cc8f Mir: 27d2cc8f
# UVM_INFO dma_driver.sv(48) @ 8395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=27d2cc8f
# UVM_INFO dma_monitor.sv(33) @ 8395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 27d2cc8f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 8395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 27d2cc8f Mir: 27d2cc8f
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=531930cb
# UVM_INFO dma_monitor.sv(33) @ 8415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=531930cb rdata = 27d2cc8f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 8415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 8435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 8435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 8435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 8435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=74
# UVM_INFO dma_monitor.sv(33) @ 8455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=74 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 8455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 74 Mir: 74
# UVM_INFO dma_driver.sv(48) @ 8475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=74
# UVM_INFO dma_monitor.sv(33) @ 8475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 74 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 8475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:74 Mir:74 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 8475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x2020000
# UVM_INFO dma_driver.sv(29) @ 8475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=1ac6ecdc
# UVM_INFO dma_monitor.sv(33) @ 8495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=1ac6ecdc rdata = 74 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 8495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x1ac6ecdc
# UVM_INFO dma_reg_sequence.sv(215) @ 8495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x1ac60000
# UVM_INFO dma_reg_sequence.sv(221) @ 8495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 8495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=d016eb4e
# UVM_INFO dma_monitor.sv(33) @ 8515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=d016eb4e rdata = 74 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 8515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=30119 io_mem=0 (wdata=0xd016eb4e)
# UVM_INFO dma_reg_sequence.sv(257) @ 8515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: eb4e Mir: eb4e
# UVM_INFO dma_driver.sv(48) @ 8535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=eb4e
# UVM_INFO dma_monitor.sv(33) @ 8535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = eb4e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 8535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=30119 io_mem=0 (rdata=0xeb4e)
# UVM_INFO dma_reg_sequence.sv(264) @ 8535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:eb4e Mir:eb4e 
# UVM_INFO dma_driver.sv(48) @ 8555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=eb4e
# UVM_INFO dma_monitor.sv(33) @ 8555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = eb4e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 8555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=30119 io_mem=0 (rdata=0xeb4e)
# UVM_INFO dma_reg_sequence.sv(271) @ 8555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:eb4e Mir:eb4e 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=2622e9ae
# UVM_INFO dma_monitor.sv(33) @ 8575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=2622e9ae rdata = eb4e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 8575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 2622e9ae Mir: 2622e9ae
# UVM_INFO dma_driver.sv(48) @ 8595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=2622e9ae
# UVM_INFO dma_monitor.sv(33) @ 8595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 2622e9ae wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 8595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:2622e9ae Mir:2622e9ae 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=3e829005
# UVM_INFO dma_monitor.sv(33) @ 8615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=3e829005 rdata = 2622e9ae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 8615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 3e829005 Mir: 3e829005
# UVM_INFO dma_driver.sv(48) @ 8635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=3e829005
# UVM_INFO dma_monitor.sv(33) @ 8635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 3e829005 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 8635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 3e829005 Mir: 3e829005
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=3808d3dc
# UVM_INFO dma_monitor.sv(33) @ 8655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=3808d3dc rdata = 3e829005 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 8655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 3808d3dc Mir: 3808d3dc
# UVM_INFO dma_driver.sv(48) @ 8675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=3808d3dc
# UVM_INFO dma_monitor.sv(33) @ 8675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 3808d3dc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 8675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:3808d3dc Mir:3808d3dc 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 8675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x3bab1376
# UVM_INFO dma_driver.sv(29) @ 8675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=3bab1376
# UVM_INFO dma_monitor.sv(33) @ 8695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=3bab1376 rdata = 3808d3dc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 8695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 8695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 8695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x3fbfe45d
# UVM_INFO dma_driver.sv(29) @ 8695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=3fbfe45d
# UVM_INFO dma_monitor.sv(33) @ 8715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=3fbfe45d rdata = 3808d3dc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 8715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 8715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=69fdcc11
# UVM_INFO dma_monitor.sv(33) @ 8735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=69fdcc11 rdata = 3808d3dc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 8735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 69fdcc11 Mir: 69fdcc11
# UVM_INFO dma_driver.sv(48) @ 8755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=69fdcc11
# UVM_INFO dma_monitor.sv(33) @ 8755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 69fdcc11 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 8755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 69fdcc11 Mir: 69fdcc11
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=9d40274
# UVM_INFO dma_monitor.sv(33) @ 8775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=9d40274 rdata = 69fdcc11 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 8775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 8795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 8795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 8795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 8795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=2e
# UVM_INFO dma_monitor.sv(33) @ 8815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=2e rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 8815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 2e Mir: 2e
# UVM_INFO dma_driver.sv(48) @ 8835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=2e
# UVM_INFO dma_monitor.sv(33) @ 8835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 2e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 8835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:2e Mir:2e 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 8835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x1ac60000
# UVM_INFO dma_driver.sv(29) @ 8835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=c04347f9
# UVM_INFO dma_monitor.sv(33) @ 8855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=c04347f9 rdata = 2e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 8855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xc04347f9
# UVM_INFO dma_reg_sequence.sv(215) @ 8855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xc0430000
# UVM_INFO dma_reg_sequence.sv(221) @ 8855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 8855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=fb2487c4
# UVM_INFO dma_monitor.sv(33) @ 8875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=fb2487c4 rdata = 2e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 8875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=17378 io_mem=0 (wdata=0xfb2487c4)
# UVM_INFO dma_reg_sequence.sv(257) @ 8875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 87c4 Mir: 87c4
# UVM_INFO dma_driver.sv(48) @ 8895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=87c4
# UVM_INFO dma_monitor.sv(33) @ 8895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 87c4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 8895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=17378 io_mem=0 (rdata=0x87c4)
# UVM_INFO dma_reg_sequence.sv(264) @ 8895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:87c4 Mir:87c4 
# UVM_INFO dma_driver.sv(48) @ 8915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=87c4
# UVM_INFO dma_monitor.sv(33) @ 8915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 87c4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 8915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=17378 io_mem=0 (rdata=0x87c4)
# UVM_INFO dma_reg_sequence.sv(271) @ 8915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:87c4 Mir:87c4 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=7b937b5
# UVM_INFO dma_monitor.sv(33) @ 8935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=7b937b5 rdata = 87c4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 8935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 7b937b5 Mir: 7b937b5
# UVM_INFO dma_driver.sv(48) @ 8955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=7b937b5
# UVM_INFO dma_monitor.sv(33) @ 8955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 7b937b5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 8955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:7b937b5 Mir:7b937b5 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=66a5cb30
# UVM_INFO dma_monitor.sv(33) @ 8975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=66a5cb30 rdata = 7b937b5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 8975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 66a5cb30 Mir: 66a5cb30
# UVM_INFO dma_driver.sv(48) @ 8995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=66a5cb30
# UVM_INFO dma_monitor.sv(33) @ 8995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 66a5cb30 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 8995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 66a5cb30 Mir: 66a5cb30
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 8995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=730cda0a
# UVM_INFO dma_monitor.sv(33) @ 9015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=730cda0a rdata = 66a5cb30 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 9015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 730cda0a Mir: 730cda0a
# UVM_INFO dma_driver.sv(48) @ 9035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=730cda0a
# UVM_INFO dma_monitor.sv(33) @ 9035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 730cda0a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 9035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:730cda0a Mir:730cda0a 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 9035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x48e543cb
# UVM_INFO dma_driver.sv(29) @ 9035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=48e543cb
# UVM_INFO dma_monitor.sv(33) @ 9055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=48e543cb rdata = 730cda0a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 9055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 9055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 9055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xb917d4d7
# UVM_INFO dma_driver.sv(29) @ 9055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=b917d4d7
# UVM_INFO dma_monitor.sv(33) @ 9075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=b917d4d7 rdata = 730cda0a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 9075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 9075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=ede3c0b0
# UVM_INFO dma_monitor.sv(33) @ 9095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=ede3c0b0 rdata = 730cda0a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 9095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: ede3c0b0 Mir: ede3c0b0
# UVM_INFO dma_driver.sv(48) @ 9115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=ede3c0b0
# UVM_INFO dma_monitor.sv(33) @ 9115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = ede3c0b0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 9115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: ede3c0b0 Mir: ede3c0b0
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=19dd53cc
# UVM_INFO dma_monitor.sv(33) @ 9135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=19dd53cc rdata = ede3c0b0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 9135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 9155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 9155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 9155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 9155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=67
# UVM_INFO dma_monitor.sv(33) @ 9175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=67 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 9175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 67 Mir: 67
# UVM_INFO dma_driver.sv(48) @ 9195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=67
# UVM_INFO dma_monitor.sv(33) @ 9195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 67 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 9195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:67 Mir:67 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 9195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xc0430000
# UVM_INFO dma_driver.sv(29) @ 9195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=fd54e6cd
# UVM_INFO dma_monitor.sv(33) @ 9215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=fd54e6cd rdata = 67 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 9215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xfd54e6cd
# UVM_INFO dma_reg_sequence.sv(215) @ 9215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xfd540000
# UVM_INFO dma_reg_sequence.sv(221) @ 9215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 9215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=6a4e8f23
# UVM_INFO dma_monitor.sv(33) @ 9235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=6a4e8f23 rdata = 67 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 9235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=18321 io_mem=0 (wdata=0x6a4e8f23)
# UVM_INFO dma_reg_sequence.sv(257) @ 9235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 8f23 Mir: 8f23
# UVM_INFO dma_driver.sv(48) @ 9255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=8f23
# UVM_INFO dma_monitor.sv(33) @ 9255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 8f23 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 9255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=18321 io_mem=0 (rdata=0x8f23)
# UVM_INFO dma_reg_sequence.sv(264) @ 9255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:8f23 Mir:8f23 
# UVM_INFO dma_driver.sv(48) @ 9275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=8f22
# UVM_INFO dma_monitor.sv(33) @ 9275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 8f22 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 9275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=18321 io_mem=0 (rdata=0x8f22)
# UVM_INFO dma_reg_sequence.sv(271) @ 9275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:8f22 Mir:8f22 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=8f468d46
# UVM_INFO dma_monitor.sv(33) @ 9295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=8f468d46 rdata = 8f22 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 9295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 8f468d46 Mir: 8f468d46
# UVM_INFO dma_driver.sv(48) @ 9315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=8f468d46
# UVM_INFO dma_monitor.sv(33) @ 9315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 8f468d46 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 9315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:8f468d46 Mir:8f468d46 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=a2cb2213
# UVM_INFO dma_monitor.sv(33) @ 9335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=a2cb2213 rdata = 8f468d46 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 9335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: a2cb2213 Mir: a2cb2213
# UVM_INFO dma_driver.sv(48) @ 9355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=a2cb2213
# UVM_INFO dma_monitor.sv(33) @ 9355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = a2cb2213 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 9355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: a2cb2213 Mir: a2cb2213
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=948936f
# UVM_INFO dma_monitor.sv(33) @ 9375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=948936f rdata = a2cb2213 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 9375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 948936f Mir: 948936f
# UVM_INFO dma_driver.sv(48) @ 9395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=948936f
# UVM_INFO dma_monitor.sv(33) @ 9395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 948936f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 9395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:948936f Mir:948936f 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 9395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xb37b0614
# UVM_INFO dma_driver.sv(29) @ 9395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=b37b0614
# UVM_INFO dma_monitor.sv(33) @ 9415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=b37b0614 rdata = 948936f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 9415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 9415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 9415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x7a51e747
# UVM_INFO dma_driver.sv(29) @ 9415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=7a51e747
# UVM_INFO dma_monitor.sv(33) @ 9435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=7a51e747 rdata = 948936f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 9435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 9435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=b5c37350
# UVM_INFO dma_monitor.sv(33) @ 9455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=b5c37350 rdata = 948936f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 9455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: b5c37350 Mir: b5c37350
# UVM_INFO dma_driver.sv(48) @ 9475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=b5c37350
# UVM_INFO dma_monitor.sv(33) @ 9475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = b5c37350 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 9475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: b5c37350 Mir: b5c37350
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=eb72df81
# UVM_INFO dma_monitor.sv(33) @ 9495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=eb72df81 rdata = b5c37350 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 9495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 9515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 9515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 9515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 9515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1f8
# UVM_INFO dma_monitor.sv(33) @ 9535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1f8 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 9535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1f8 Mir: 1f8
# UVM_INFO dma_driver.sv(48) @ 9555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1f8
# UVM_INFO dma_monitor.sv(33) @ 9555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1f8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 9555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1f8 Mir:1f8 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 9555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xfd540000
# UVM_INFO dma_driver.sv(29) @ 9555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=383bafa7
# UVM_INFO dma_monitor.sv(33) @ 9575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=383bafa7 rdata = 1f8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 9575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x383bafa7
# UVM_INFO dma_reg_sequence.sv(215) @ 9575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x383b0000
# UVM_INFO dma_reg_sequence.sv(221) @ 9575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 9575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=64b12979
# UVM_INFO dma_monitor.sv(33) @ 9595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=64b12979 rdata = 1f8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 9595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=5308 io_mem=1 (wdata=0x64b12979)
# UVM_INFO dma_reg_sequence.sv(257) @ 9595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 12979 Mir: 12979
# UVM_INFO dma_driver.sv(48) @ 9615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=12979
# UVM_INFO dma_monitor.sv(33) @ 9615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 12979 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 9615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=5308 io_mem=1 (rdata=0x12979)
# UVM_INFO dma_reg_sequence.sv(264) @ 9615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:12979 Mir:12979 
# UVM_INFO dma_driver.sv(48) @ 9635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=12978
# UVM_INFO dma_monitor.sv(33) @ 9635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 12978 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 9635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=5308 io_mem=1 (rdata=0x12978)
# UVM_INFO dma_reg_sequence.sv(271) @ 9635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:12978 Mir:12978 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=537aa996
# UVM_INFO dma_monitor.sv(33) @ 9655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=537aa996 rdata = 12978 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 9655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 537aa996 Mir: 537aa996
# UVM_INFO dma_driver.sv(48) @ 9675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=537aa996
# UVM_INFO dma_monitor.sv(33) @ 9675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 537aa996 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 9675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:537aa996 Mir:537aa996 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=77d6a4f8
# UVM_INFO dma_monitor.sv(33) @ 9695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=77d6a4f8 rdata = 537aa996 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 9695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 77d6a4f8 Mir: 77d6a4f8
# UVM_INFO dma_driver.sv(48) @ 9715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=77d6a4f8
# UVM_INFO dma_monitor.sv(33) @ 9715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 77d6a4f8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 9715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 77d6a4f8 Mir: 77d6a4f8
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=91f54060
# UVM_INFO dma_monitor.sv(33) @ 9735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=91f54060 rdata = 77d6a4f8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 9735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 91f54060 Mir: 91f54060
# UVM_INFO dma_driver.sv(48) @ 9755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=91f54060
# UVM_INFO dma_monitor.sv(33) @ 9755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 91f54060 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 9755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:91f54060 Mir:91f54060 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 9755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x4a30b6d4
# UVM_INFO dma_driver.sv(29) @ 9755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=4a30b6d4
# UVM_INFO dma_monitor.sv(33) @ 9775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=4a30b6d4 rdata = 91f54060 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 9775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 9775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 9775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xe9e825c
# UVM_INFO dma_driver.sv(29) @ 9775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=e9e825c
# UVM_INFO dma_monitor.sv(33) @ 9795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=e9e825c rdata = 91f54060 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 9795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 9795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=152655d2
# UVM_INFO dma_monitor.sv(33) @ 9815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=152655d2 rdata = 91f54060 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 9815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 152655d2 Mir: 152655d2
# UVM_INFO dma_driver.sv(48) @ 9835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=152655d2
# UVM_INFO dma_monitor.sv(33) @ 9835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 152655d2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 9835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 152655d2 Mir: 152655d2
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=ef7d2865
# UVM_INFO dma_monitor.sv(33) @ 9855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=ef7d2865 rdata = 152655d2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 9855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 9875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 9875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 9875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 9875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=82
# UVM_INFO dma_monitor.sv(33) @ 9895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=82 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 9895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 82 Mir: 82
# UVM_INFO dma_driver.sv(48) @ 9915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=82
# UVM_INFO dma_monitor.sv(33) @ 9915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 82 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 9915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:82 Mir:82 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 9915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x383b0000
# UVM_INFO dma_driver.sv(29) @ 9915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=219360ec
# UVM_INFO dma_monitor.sv(33) @ 9935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=219360ec rdata = 82 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 9935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x219360ec
# UVM_INFO dma_reg_sequence.sv(215) @ 9935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x21930000
# UVM_INFO dma_reg_sequence.sv(221) @ 9935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 9935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=9757b3bb
# UVM_INFO dma_monitor.sv(33) @ 9955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=9757b3bb rdata = 82 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 9955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=23005 io_mem=1 (wdata=0x9757b3bb)
# UVM_INFO dma_reg_sequence.sv(257) @ 9955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1b3bb Mir: 1b3bb
# UVM_INFO dma_driver.sv(48) @ 9975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1b3bb
# UVM_INFO dma_monitor.sv(33) @ 9975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1b3bb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 9975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=23005 io_mem=1 (rdata=0x1b3bb)
# UVM_INFO dma_reg_sequence.sv(264) @ 9975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1b3bb Mir:1b3bb 
# UVM_INFO dma_driver.sv(48) @ 9995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1b3ba
# UVM_INFO dma_monitor.sv(33) @ 9995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1b3ba wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 9995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=23005 io_mem=1 (rdata=0x1b3ba)
# UVM_INFO dma_reg_sequence.sv(271) @ 9995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1b3ba Mir:1b3ba 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 9995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=553eb629
# UVM_INFO dma_monitor.sv(33) @ 10015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=553eb629 rdata = 1b3ba wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 10015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 553eb629 Mir: 553eb629
# UVM_INFO dma_driver.sv(48) @ 10035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=553eb629
# UVM_INFO dma_monitor.sv(33) @ 10035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 553eb629 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 10035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:553eb629 Mir:553eb629 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=971687b9
# UVM_INFO dma_monitor.sv(33) @ 10055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=971687b9 rdata = 553eb629 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 10055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 971687b9 Mir: 971687b9
# UVM_INFO dma_driver.sv(48) @ 10075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=971687b9
# UVM_INFO dma_monitor.sv(33) @ 10075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 971687b9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 10075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 971687b9 Mir: 971687b9
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=3eab03d9
# UVM_INFO dma_monitor.sv(33) @ 10095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=3eab03d9 rdata = 971687b9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 10095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 3eab03d9 Mir: 3eab03d9
# UVM_INFO dma_driver.sv(48) @ 10115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=3eab03d9
# UVM_INFO dma_monitor.sv(33) @ 10115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 3eab03d9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 10115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:3eab03d9 Mir:3eab03d9 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 10115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xc02930ee
# UVM_INFO dma_driver.sv(29) @ 10115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=c02930ee
# UVM_INFO dma_monitor.sv(33) @ 10135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=c02930ee rdata = 3eab03d9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 10135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 10135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 10135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xcb258861
# UVM_INFO dma_driver.sv(29) @ 10135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=cb258861
# UVM_INFO dma_monitor.sv(33) @ 10155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=cb258861 rdata = 3eab03d9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 10155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 10155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=88553d7a
# UVM_INFO dma_monitor.sv(33) @ 10175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=88553d7a rdata = 3eab03d9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 10175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 88553d7a Mir: 88553d7a
# UVM_INFO dma_driver.sv(48) @ 10195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=88553d7a
# UVM_INFO dma_monitor.sv(33) @ 10195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 88553d7a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 10195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 88553d7a Mir: 88553d7a
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=33cfbe8c
# UVM_INFO dma_monitor.sv(33) @ 10215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=33cfbe8c rdata = 88553d7a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 10215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 10235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 10235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 10235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 10235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=75
# UVM_INFO dma_monitor.sv(33) @ 10255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=75 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 10255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 75 Mir: 75
# UVM_INFO dma_driver.sv(48) @ 10275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=75
# UVM_INFO dma_monitor.sv(33) @ 10275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 75 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 10275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:75 Mir:75 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 10275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x21930000
# UVM_INFO dma_driver.sv(29) @ 10275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=57f30e1a
# UVM_INFO dma_monitor.sv(33) @ 10295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=57f30e1a rdata = 75 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 10295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x57f30e1a
# UVM_INFO dma_reg_sequence.sv(215) @ 10295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x57f30000
# UVM_INFO dma_reg_sequence.sv(221) @ 10295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 10295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=6f842202
# UVM_INFO dma_monitor.sv(33) @ 10315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=6f842202 rdata = 75 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 10315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=4353 io_mem=0 (wdata=0x6f842202)
# UVM_INFO dma_reg_sequence.sv(257) @ 10315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 2202 Mir: 2202
# UVM_INFO dma_driver.sv(48) @ 10335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=2202
# UVM_INFO dma_monitor.sv(33) @ 10335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 2202 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 10335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=4353 io_mem=0 (rdata=0x2202)
# UVM_INFO dma_reg_sequence.sv(264) @ 10335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:2202 Mir:2202 
# UVM_INFO dma_driver.sv(48) @ 10355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=2202
# UVM_INFO dma_monitor.sv(33) @ 10355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 2202 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 10355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=4353 io_mem=0 (rdata=0x2202)
# UVM_INFO dma_reg_sequence.sv(271) @ 10355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:2202 Mir:2202 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=e391c0e
# UVM_INFO dma_monitor.sv(33) @ 10375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=e391c0e rdata = 2202 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 10375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: e391c0e Mir: e391c0e
# UVM_INFO dma_driver.sv(48) @ 10395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=e391c0e
# UVM_INFO dma_monitor.sv(33) @ 10395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = e391c0e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 10395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:e391c0e Mir:e391c0e 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=2c46e96b
# UVM_INFO dma_monitor.sv(33) @ 10415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=2c46e96b rdata = e391c0e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 10415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 2c46e96b Mir: 2c46e96b
# UVM_INFO dma_driver.sv(48) @ 10435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=2c46e96b
# UVM_INFO dma_monitor.sv(33) @ 10435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 2c46e96b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 10435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 2c46e96b Mir: 2c46e96b
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=b8ceaa08
# UVM_INFO dma_monitor.sv(33) @ 10455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=b8ceaa08 rdata = 2c46e96b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 10455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: b8ceaa08 Mir: b8ceaa08
# UVM_INFO dma_driver.sv(48) @ 10475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=b8ceaa08
# UVM_INFO dma_monitor.sv(33) @ 10475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = b8ceaa08 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 10475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:b8ceaa08 Mir:b8ceaa08 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 10475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x81d81057
# UVM_INFO dma_driver.sv(29) @ 10475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=81d81057
# UVM_INFO dma_monitor.sv(33) @ 10495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=81d81057 rdata = b8ceaa08 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 10495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 10495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 10495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x28730a08
# UVM_INFO dma_driver.sv(29) @ 10495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=28730a08
# UVM_INFO dma_monitor.sv(33) @ 10515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=28730a08 rdata = b8ceaa08 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 10515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 10515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=7e5857dc
# UVM_INFO dma_monitor.sv(33) @ 10535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=7e5857dc rdata = b8ceaa08 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 10535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 7e5857dc Mir: 7e5857dc
# UVM_INFO dma_driver.sv(48) @ 10555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=7e5857dc
# UVM_INFO dma_monitor.sv(33) @ 10555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 7e5857dc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 10555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 7e5857dc Mir: 7e5857dc
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=8544ff78
# UVM_INFO dma_monitor.sv(33) @ 10575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=8544ff78 rdata = 7e5857dc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 10575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 10595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 10595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 10595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 10595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=d5
# UVM_INFO dma_monitor.sv(33) @ 10615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=d5 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 10615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: d5 Mir: d5
# UVM_INFO dma_driver.sv(48) @ 10635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=d5
# UVM_INFO dma_monitor.sv(33) @ 10635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = d5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 10635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:d5 Mir:d5 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 10635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x57f30000
# UVM_INFO dma_driver.sv(29) @ 10635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=ed49293e
# UVM_INFO dma_monitor.sv(33) @ 10655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=ed49293e rdata = d5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 10655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xed49293e
# UVM_INFO dma_reg_sequence.sv(215) @ 10655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xed490000
# UVM_INFO dma_reg_sequence.sv(221) @ 10655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 10655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=9ae1ec9d
# UVM_INFO dma_monitor.sv(33) @ 10675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=9ae1ec9d rdata = d5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 10675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=30286 io_mem=1 (wdata=0x9ae1ec9d)
# UVM_INFO dma_reg_sequence.sv(257) @ 10675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1ec9d Mir: 1ec9d
# UVM_INFO dma_driver.sv(48) @ 10695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1ec9d
# UVM_INFO dma_monitor.sv(33) @ 10695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1ec9d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 10695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=30286 io_mem=1 (rdata=0x1ec9d)
# UVM_INFO dma_reg_sequence.sv(264) @ 10695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1ec9d Mir:1ec9d 
# UVM_INFO dma_driver.sv(48) @ 10715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1ec9c
# UVM_INFO dma_monitor.sv(33) @ 10715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1ec9c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 10715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=30286 io_mem=1 (rdata=0x1ec9c)
# UVM_INFO dma_reg_sequence.sv(271) @ 10715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1ec9c Mir:1ec9c 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=b07b47bd
# UVM_INFO dma_monitor.sv(33) @ 10735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=b07b47bd rdata = 1ec9c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 10735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: b07b47bd Mir: b07b47bd
# UVM_INFO dma_driver.sv(48) @ 10755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=b07b47bd
# UVM_INFO dma_monitor.sv(33) @ 10755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = b07b47bd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 10755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:b07b47bd Mir:b07b47bd 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=d9b67d3a
# UVM_INFO dma_monitor.sv(33) @ 10775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=d9b67d3a rdata = b07b47bd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 10775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: d9b67d3a Mir: d9b67d3a
# UVM_INFO dma_driver.sv(48) @ 10795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=d9b67d3a
# UVM_INFO dma_monitor.sv(33) @ 10795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = d9b67d3a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 10795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: d9b67d3a Mir: d9b67d3a
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=a568caa9
# UVM_INFO dma_monitor.sv(33) @ 10815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=a568caa9 rdata = d9b67d3a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 10815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: a568caa9 Mir: a568caa9
# UVM_INFO dma_driver.sv(48) @ 10835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=a568caa9
# UVM_INFO dma_monitor.sv(33) @ 10835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = a568caa9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 10835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:a568caa9 Mir:a568caa9 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 10835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x7c9c4a7c
# UVM_INFO dma_driver.sv(29) @ 10835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=7c9c4a7c
# UVM_INFO dma_monitor.sv(33) @ 10855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=7c9c4a7c rdata = a568caa9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 10855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 10855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 10855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xc6a71f1d
# UVM_INFO dma_driver.sv(29) @ 10855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=c6a71f1d
# UVM_INFO dma_monitor.sv(33) @ 10875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=c6a71f1d rdata = a568caa9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 10875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 10875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=f3de3b
# UVM_INFO dma_monitor.sv(33) @ 10895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=f3de3b rdata = a568caa9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 10895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: f3de3b Mir: f3de3b
# UVM_INFO dma_driver.sv(48) @ 10915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=f3de3b
# UVM_INFO dma_monitor.sv(33) @ 10915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = f3de3b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 10915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: f3de3b Mir: f3de3b
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=2101e24c
# UVM_INFO dma_monitor.sv(33) @ 10935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=2101e24c rdata = f3de3b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 10935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 10955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 10955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 10955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 10955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 10955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1e7
# UVM_INFO dma_monitor.sv(33) @ 10975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1e7 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 10975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1e7 Mir: 1e7
# UVM_INFO dma_driver.sv(48) @ 10995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1e7
# UVM_INFO dma_monitor.sv(33) @ 10995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1e7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 10995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1e7 Mir:1e7 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 10995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xed490000
# UVM_INFO dma_driver.sv(29) @ 10995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=23f0f1af
# UVM_INFO dma_monitor.sv(33) @ 11015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=23f0f1af rdata = 1e7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 11015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x23f0f1af
# UVM_INFO dma_reg_sequence.sv(215) @ 11015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x23f00000
# UVM_INFO dma_reg_sequence.sv(221) @ 11015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 11015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=f8c9f092
# UVM_INFO dma_monitor.sv(33) @ 11035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=f8c9f092 rdata = 1e7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 11035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=30793 io_mem=1 (wdata=0xf8c9f092)
# UVM_INFO dma_reg_sequence.sv(257) @ 11035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1f092 Mir: 1f092
# UVM_INFO dma_driver.sv(48) @ 11055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1f092
# UVM_INFO dma_monitor.sv(33) @ 11055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1f092 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 11055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=30793 io_mem=1 (rdata=0x1f092)
# UVM_INFO dma_reg_sequence.sv(264) @ 11055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1f092 Mir:1f092 
# UVM_INFO dma_driver.sv(48) @ 11075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1f092
# UVM_INFO dma_monitor.sv(33) @ 11075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1f092 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 11075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=30793 io_mem=1 (rdata=0x1f092)
# UVM_INFO dma_reg_sequence.sv(271) @ 11075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1f092 Mir:1f092 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=6f40f588
# UVM_INFO dma_monitor.sv(33) @ 11095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=6f40f588 rdata = 1f092 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 11095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 6f40f588 Mir: 6f40f588
# UVM_INFO dma_driver.sv(48) @ 11115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=6f40f588
# UVM_INFO dma_monitor.sv(33) @ 11115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 6f40f588 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 11115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:6f40f588 Mir:6f40f588 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=19a3501d
# UVM_INFO dma_monitor.sv(33) @ 11135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=19a3501d rdata = 6f40f588 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 11135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 19a3501d Mir: 19a3501d
# UVM_INFO dma_driver.sv(48) @ 11155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=19a3501d
# UVM_INFO dma_monitor.sv(33) @ 11155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 19a3501d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 11155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 19a3501d Mir: 19a3501d
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=a225e6f9
# UVM_INFO dma_monitor.sv(33) @ 11175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=a225e6f9 rdata = 19a3501d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 11175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: a225e6f9 Mir: a225e6f9
# UVM_INFO dma_driver.sv(48) @ 11195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=a225e6f9
# UVM_INFO dma_monitor.sv(33) @ 11195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = a225e6f9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 11195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:a225e6f9 Mir:a225e6f9 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 11195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xb2b39955
# UVM_INFO dma_driver.sv(29) @ 11195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=b2b39955
# UVM_INFO dma_monitor.sv(33) @ 11215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=b2b39955 rdata = a225e6f9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 11215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 11215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 11215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x37c9b877
# UVM_INFO dma_driver.sv(29) @ 11215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=37c9b877
# UVM_INFO dma_monitor.sv(33) @ 11235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=37c9b877 rdata = a225e6f9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 11235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 11235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=def34a84
# UVM_INFO dma_monitor.sv(33) @ 11255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=def34a84 rdata = a225e6f9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 11255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: def34a84 Mir: def34a84
# UVM_INFO dma_driver.sv(48) @ 11275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=def34a84
# UVM_INFO dma_monitor.sv(33) @ 11275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = def34a84 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 11275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: def34a84 Mir: def34a84
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=59d6bf7f
# UVM_INFO dma_monitor.sv(33) @ 11295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=59d6bf7f rdata = def34a84 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 11295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 11315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 11315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 11315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 11315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=146
# UVM_INFO dma_monitor.sv(33) @ 11335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=146 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 11335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 146 Mir: 146
# UVM_INFO dma_driver.sv(48) @ 11355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=146
# UVM_INFO dma_monitor.sv(33) @ 11355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 146 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 11355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:146 Mir:146 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 11355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x23f00000
# UVM_INFO dma_driver.sv(29) @ 11355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=139ff5ff
# UVM_INFO dma_monitor.sv(33) @ 11375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=139ff5ff rdata = 146 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 11375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x139ff5ff
# UVM_INFO dma_reg_sequence.sv(215) @ 11375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x139f0000
# UVM_INFO dma_reg_sequence.sv(221) @ 11375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 11375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=e5526bbd
# UVM_INFO dma_monitor.sv(33) @ 11395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=e5526bbd rdata = 146 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 11395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=13790 io_mem=0 (wdata=0xe5526bbd)
# UVM_INFO dma_reg_sequence.sv(257) @ 11395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 6bbd Mir: 6bbd
# UVM_INFO dma_driver.sv(48) @ 11415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=6bbd
# UVM_INFO dma_monitor.sv(33) @ 11415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 6bbd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 11415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=13790 io_mem=0 (rdata=0x6bbd)
# UVM_INFO dma_reg_sequence.sv(264) @ 11415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:6bbd Mir:6bbd 
# UVM_INFO dma_driver.sv(48) @ 11435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=6bbc
# UVM_INFO dma_monitor.sv(33) @ 11435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 6bbc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 11435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=13790 io_mem=0 (rdata=0x6bbc)
# UVM_INFO dma_reg_sequence.sv(271) @ 11435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:6bbc Mir:6bbc 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=922d96f7
# UVM_INFO dma_monitor.sv(33) @ 11455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=922d96f7 rdata = 6bbc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 11455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 922d96f7 Mir: 922d96f7
# UVM_INFO dma_driver.sv(48) @ 11475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=922d96f7
# UVM_INFO dma_monitor.sv(33) @ 11475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 922d96f7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 11475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:922d96f7 Mir:922d96f7 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=1ed01ad2
# UVM_INFO dma_monitor.sv(33) @ 11495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=1ed01ad2 rdata = 922d96f7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 11495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 1ed01ad2 Mir: 1ed01ad2
# UVM_INFO dma_driver.sv(48) @ 11515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=1ed01ad2
# UVM_INFO dma_monitor.sv(33) @ 11515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 1ed01ad2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 11515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 1ed01ad2 Mir: 1ed01ad2
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=93da39d5
# UVM_INFO dma_monitor.sv(33) @ 11535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=93da39d5 rdata = 1ed01ad2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 11535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 93da39d5 Mir: 93da39d5
# UVM_INFO dma_driver.sv(48) @ 11555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=93da39d5
# UVM_INFO dma_monitor.sv(33) @ 11555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 93da39d5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 11555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:93da39d5 Mir:93da39d5 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 11555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xea93a60e
# UVM_INFO dma_driver.sv(29) @ 11555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=ea93a60e
# UVM_INFO dma_monitor.sv(33) @ 11575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=ea93a60e rdata = 93da39d5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 11575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 11575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 11575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x4421145a
# UVM_INFO dma_driver.sv(29) @ 11575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=4421145a
# UVM_INFO dma_monitor.sv(33) @ 11595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=4421145a rdata = 93da39d5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 11595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 11595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=e4ecfd3c
# UVM_INFO dma_monitor.sv(33) @ 11615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=e4ecfd3c rdata = 93da39d5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 11615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: e4ecfd3c Mir: e4ecfd3c
# UVM_INFO dma_driver.sv(48) @ 11635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=e4ecfd3c
# UVM_INFO dma_monitor.sv(33) @ 11635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = e4ecfd3c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 11635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: e4ecfd3c Mir: e4ecfd3c
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=6fbe5cf4
# UVM_INFO dma_monitor.sv(33) @ 11655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=6fbe5cf4 rdata = e4ecfd3c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 11655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 11675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 11675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 11675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 11675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=17f
# UVM_INFO dma_monitor.sv(33) @ 11695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=17f rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 11695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 17f Mir: 17f
# UVM_INFO dma_driver.sv(48) @ 11715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=17f
# UVM_INFO dma_monitor.sv(33) @ 11715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 17f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 11715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:17f Mir:17f 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 11715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x139f0000
# UVM_INFO dma_driver.sv(29) @ 11715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=e0e2c070
# UVM_INFO dma_monitor.sv(33) @ 11735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=e0e2c070 rdata = 17f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 11735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xe0e2c070
# UVM_INFO dma_reg_sequence.sv(215) @ 11735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xe0e20000
# UVM_INFO dma_reg_sequence.sv(221) @ 11735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 11735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=3679071e
# UVM_INFO dma_monitor.sv(33) @ 11755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=3679071e rdata = 17f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 11755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=911 io_mem=1 (wdata=0x3679071e)
# UVM_INFO dma_reg_sequence.sv(257) @ 11755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1071e Mir: 1071e
# UVM_INFO dma_driver.sv(48) @ 11775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1071e
# UVM_INFO dma_monitor.sv(33) @ 11775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1071e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 11775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=911 io_mem=1 (rdata=0x1071e)
# UVM_INFO dma_reg_sequence.sv(264) @ 11775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1071e Mir:1071e 
# UVM_INFO dma_driver.sv(48) @ 11795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1071e
# UVM_INFO dma_monitor.sv(33) @ 11795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1071e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 11795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=911 io_mem=1 (rdata=0x1071e)
# UVM_INFO dma_reg_sequence.sv(271) @ 11795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1071e Mir:1071e 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=564263a5
# UVM_INFO dma_monitor.sv(33) @ 11815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=564263a5 rdata = 1071e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 11815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 564263a5 Mir: 564263a5
# UVM_INFO dma_driver.sv(48) @ 11835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=564263a5
# UVM_INFO dma_monitor.sv(33) @ 11835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 564263a5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 11835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:564263a5 Mir:564263a5 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=227d8a08
# UVM_INFO dma_monitor.sv(33) @ 11855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=227d8a08 rdata = 564263a5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 11855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 227d8a08 Mir: 227d8a08
# UVM_INFO dma_driver.sv(48) @ 11875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=227d8a08
# UVM_INFO dma_monitor.sv(33) @ 11875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 227d8a08 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 11875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 227d8a08 Mir: 227d8a08
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=e8d4e675
# UVM_INFO dma_monitor.sv(33) @ 11895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=e8d4e675 rdata = 227d8a08 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 11895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: e8d4e675 Mir: e8d4e675
# UVM_INFO dma_driver.sv(48) @ 11915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=e8d4e675
# UVM_INFO dma_monitor.sv(33) @ 11915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = e8d4e675 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 11915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:e8d4e675 Mir:e8d4e675 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 11915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x73433f59
# UVM_INFO dma_driver.sv(29) @ 11915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=73433f59
# UVM_INFO dma_monitor.sv(33) @ 11935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=73433f59 rdata = e8d4e675 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 11935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 11935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 11935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x1eb35b47
# UVM_INFO dma_driver.sv(29) @ 11935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=1eb35b47
# UVM_INFO dma_monitor.sv(33) @ 11955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=1eb35b47 rdata = e8d4e675 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 11955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 11955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=856779e3
# UVM_INFO dma_monitor.sv(33) @ 11975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=856779e3 rdata = e8d4e675 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 11975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 856779e3 Mir: 856779e3
# UVM_INFO dma_driver.sv(48) @ 11995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=856779e3
# UVM_INFO dma_monitor.sv(33) @ 11995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 856779e3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 11995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 856779e3 Mir: 856779e3
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 11995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=89446f81
# UVM_INFO dma_monitor.sv(33) @ 12015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=89446f81 rdata = 856779e3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 12015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 12035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 12035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 12035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 12035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=60
# UVM_INFO dma_monitor.sv(33) @ 12055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=60 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 12055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 60 Mir: 60
# UVM_INFO dma_driver.sv(48) @ 12075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=60
# UVM_INFO dma_monitor.sv(33) @ 12075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 60 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 12075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:60 Mir:60 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 12075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xe0e20000
# UVM_INFO dma_driver.sv(29) @ 12075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=a4ec7da6
# UVM_INFO dma_monitor.sv(33) @ 12095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=a4ec7da6 rdata = 60 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 12095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xa4ec7da6
# UVM_INFO dma_reg_sequence.sv(215) @ 12095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xa4ec0000
# UVM_INFO dma_reg_sequence.sv(221) @ 12095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 12095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=352ebc81
# UVM_INFO dma_monitor.sv(33) @ 12115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=352ebc81 rdata = 60 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 12115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=24128 io_mem=0 (wdata=0x352ebc81)
# UVM_INFO dma_reg_sequence.sv(257) @ 12115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: bc81 Mir: bc81
# UVM_INFO dma_driver.sv(48) @ 12135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=bc81
# UVM_INFO dma_monitor.sv(33) @ 12135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = bc81 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 12135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=24128 io_mem=0 (rdata=0xbc81)
# UVM_INFO dma_reg_sequence.sv(264) @ 12135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:bc81 Mir:bc81 
# UVM_INFO dma_driver.sv(48) @ 12155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=bc80
# UVM_INFO dma_monitor.sv(33) @ 12155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = bc80 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 12155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=24128 io_mem=0 (rdata=0xbc80)
# UVM_INFO dma_reg_sequence.sv(271) @ 12155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:bc80 Mir:bc80 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=ff969abd
# UVM_INFO dma_monitor.sv(33) @ 12175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=ff969abd rdata = bc80 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 12175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: ff969abd Mir: ff969abd
# UVM_INFO dma_driver.sv(48) @ 12195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=ff969abd
# UVM_INFO dma_monitor.sv(33) @ 12195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = ff969abd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 12195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:ff969abd Mir:ff969abd 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=fd9af965
# UVM_INFO dma_monitor.sv(33) @ 12215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=fd9af965 rdata = ff969abd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 12215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: fd9af965 Mir: fd9af965
# UVM_INFO dma_driver.sv(48) @ 12235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=fd9af965
# UVM_INFO dma_monitor.sv(33) @ 12235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = fd9af965 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 12235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: fd9af965 Mir: fd9af965
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=2c965de0
# UVM_INFO dma_monitor.sv(33) @ 12255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=2c965de0 rdata = fd9af965 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 12255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 2c965de0 Mir: 2c965de0
# UVM_INFO dma_driver.sv(48) @ 12275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=2c965de0
# UVM_INFO dma_monitor.sv(33) @ 12275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 2c965de0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 12275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:2c965de0 Mir:2c965de0 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 12275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x7a0d97de
# UVM_INFO dma_driver.sv(29) @ 12275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=7a0d97de
# UVM_INFO dma_monitor.sv(33) @ 12295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=7a0d97de rdata = 2c965de0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 12295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 12295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 12295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xb276f746
# UVM_INFO dma_driver.sv(29) @ 12295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=b276f746
# UVM_INFO dma_monitor.sv(33) @ 12315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=b276f746 rdata = 2c965de0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 12315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 12315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=9d511faa
# UVM_INFO dma_monitor.sv(33) @ 12335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=9d511faa rdata = 2c965de0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 12335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 9d511faa Mir: 9d511faa
# UVM_INFO dma_driver.sv(48) @ 12355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=9d511faa
# UVM_INFO dma_monitor.sv(33) @ 12355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 9d511faa wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 12355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 9d511faa Mir: 9d511faa
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=dbdb7fdb
# UVM_INFO dma_monitor.sv(33) @ 12375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=dbdb7fdb rdata = 9d511faa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 12375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 12395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 12395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 12395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 12395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1cb
# UVM_INFO dma_monitor.sv(33) @ 12415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1cb rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 12415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1cb Mir: 1cb
# UVM_INFO dma_driver.sv(48) @ 12435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1cb
# UVM_INFO dma_monitor.sv(33) @ 12435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1cb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 12435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1cb Mir:1cb 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 12435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xa4ec0000
# UVM_INFO dma_driver.sv(29) @ 12435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=30d99a56
# UVM_INFO dma_monitor.sv(33) @ 12455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=30d99a56 rdata = 1cb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 12455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x30d99a56
# UVM_INFO dma_reg_sequence.sv(215) @ 12455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x30d90000
# UVM_INFO dma_reg_sequence.sv(221) @ 12455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 12455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=6d435422
# UVM_INFO dma_monitor.sv(33) @ 12475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=6d435422 rdata = 1cb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 12475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=10769 io_mem=1 (wdata=0x6d435422)
# UVM_INFO dma_reg_sequence.sv(257) @ 12475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 15422 Mir: 15422
# UVM_INFO dma_driver.sv(48) @ 12495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=15422
# UVM_INFO dma_monitor.sv(33) @ 12495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 15422 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 12495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=10769 io_mem=1 (rdata=0x15422)
# UVM_INFO dma_reg_sequence.sv(264) @ 12495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:15422 Mir:15422 
# UVM_INFO dma_driver.sv(48) @ 12515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=15422
# UVM_INFO dma_monitor.sv(33) @ 12515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 15422 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 12515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=10769 io_mem=1 (rdata=0x15422)
# UVM_INFO dma_reg_sequence.sv(271) @ 12515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:15422 Mir:15422 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=63e28637
# UVM_INFO dma_monitor.sv(33) @ 12535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=63e28637 rdata = 15422 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 12535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 63e28637 Mir: 63e28637
# UVM_INFO dma_driver.sv(48) @ 12555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=63e28637
# UVM_INFO dma_monitor.sv(33) @ 12555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 63e28637 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 12555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:63e28637 Mir:63e28637 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=632400e9
# UVM_INFO dma_monitor.sv(33) @ 12575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=632400e9 rdata = 63e28637 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 12575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 632400e9 Mir: 632400e9
# UVM_INFO dma_driver.sv(48) @ 12595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=632400e9
# UVM_INFO dma_monitor.sv(33) @ 12595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 632400e9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 12595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 632400e9 Mir: 632400e9
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=4c3e9421
# UVM_INFO dma_monitor.sv(33) @ 12615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=4c3e9421 rdata = 632400e9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 12615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 4c3e9421 Mir: 4c3e9421
# UVM_INFO dma_driver.sv(48) @ 12635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=4c3e9421
# UVM_INFO dma_monitor.sv(33) @ 12635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 4c3e9421 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 12635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:4c3e9421 Mir:4c3e9421 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 12635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xb480d319
# UVM_INFO dma_driver.sv(29) @ 12635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=b480d319
# UVM_INFO dma_monitor.sv(33) @ 12655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=b480d319 rdata = 4c3e9421 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 12655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 12655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 12655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xd09ec315
# UVM_INFO dma_driver.sv(29) @ 12655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=d09ec315
# UVM_INFO dma_monitor.sv(33) @ 12675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=d09ec315 rdata = 4c3e9421 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 12675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 12675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=b253f23f
# UVM_INFO dma_monitor.sv(33) @ 12695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=b253f23f rdata = 4c3e9421 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 12695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: b253f23f Mir: b253f23f
# UVM_INFO dma_driver.sv(48) @ 12715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=b253f23f
# UVM_INFO dma_monitor.sv(33) @ 12715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = b253f23f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 12715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: b253f23f Mir: b253f23f
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=1cf30d02
# UVM_INFO dma_monitor.sv(33) @ 12735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=1cf30d02 rdata = b253f23f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 12735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 12755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 12755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 12755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 12755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=cc
# UVM_INFO dma_monitor.sv(33) @ 12775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=cc rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 12775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: cc Mir: cc
# UVM_INFO dma_driver.sv(48) @ 12795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=cc
# UVM_INFO dma_monitor.sv(33) @ 12795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = cc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 12795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:cc Mir:cc 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 12795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x30d90000
# UVM_INFO dma_driver.sv(29) @ 12795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=99865b8
# UVM_INFO dma_monitor.sv(33) @ 12815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=99865b8 rdata = cc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 12815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x99865b8
# UVM_INFO dma_reg_sequence.sv(215) @ 12815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x9980000
# UVM_INFO dma_reg_sequence.sv(221) @ 12815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 12815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=e3c1c2b8
# UVM_INFO dma_monitor.sv(33) @ 12835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=e3c1c2b8 rdata = cc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 12835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=24924 io_mem=1 (wdata=0xe3c1c2b8)
# UVM_INFO dma_reg_sequence.sv(257) @ 12835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1c2b8 Mir: 1c2b8
# UVM_INFO dma_driver.sv(48) @ 12855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1c2b8
# UVM_INFO dma_monitor.sv(33) @ 12855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1c2b8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 12855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=24924 io_mem=1 (rdata=0x1c2b8)
# UVM_INFO dma_reg_sequence.sv(264) @ 12855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1c2b8 Mir:1c2b8 
# UVM_INFO dma_driver.sv(48) @ 12875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1c2b8
# UVM_INFO dma_monitor.sv(33) @ 12875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1c2b8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 12875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=24924 io_mem=1 (rdata=0x1c2b8)
# UVM_INFO dma_reg_sequence.sv(271) @ 12875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1c2b8 Mir:1c2b8 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=97ba83ae
# UVM_INFO dma_monitor.sv(33) @ 12895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=97ba83ae rdata = 1c2b8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 12895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 97ba83ae Mir: 97ba83ae
# UVM_INFO dma_driver.sv(48) @ 12915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=97ba83ae
# UVM_INFO dma_monitor.sv(33) @ 12915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 97ba83ae wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 12915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:97ba83ae Mir:97ba83ae 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=7c85bedc
# UVM_INFO dma_monitor.sv(33) @ 12935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=7c85bedc rdata = 97ba83ae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 12935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 7c85bedc Mir: 7c85bedc
# UVM_INFO dma_driver.sv(48) @ 12955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=7c85bedc
# UVM_INFO dma_monitor.sv(33) @ 12955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 7c85bedc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 12955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 7c85bedc Mir: 7c85bedc
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 12955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=ae2326ac
# UVM_INFO dma_monitor.sv(33) @ 12975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=ae2326ac rdata = 7c85bedc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 12975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: ae2326ac Mir: ae2326ac
# UVM_INFO dma_driver.sv(48) @ 12995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=ae2326ac
# UVM_INFO dma_monitor.sv(33) @ 12995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = ae2326ac wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 12995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:ae2326ac Mir:ae2326ac 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 12995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x58174d6c
# UVM_INFO dma_driver.sv(29) @ 12995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=58174d6c
# UVM_INFO dma_monitor.sv(33) @ 13015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=58174d6c rdata = ae2326ac wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 13015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 13015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 13015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xf52a834d
# UVM_INFO dma_driver.sv(29) @ 13015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=f52a834d
# UVM_INFO dma_monitor.sv(33) @ 13035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=f52a834d rdata = ae2326ac wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 13035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 13035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=47280c85
# UVM_INFO dma_monitor.sv(33) @ 13055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=47280c85 rdata = ae2326ac wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 13055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 47280c85 Mir: 47280c85
# UVM_INFO dma_driver.sv(48) @ 13075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=47280c85
# UVM_INFO dma_monitor.sv(33) @ 13075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 47280c85 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 13075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 47280c85 Mir: 47280c85
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=cd1593ab
# UVM_INFO dma_monitor.sv(33) @ 13095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=cd1593ab rdata = 47280c85 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 13095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 13115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 13115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 13115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 13115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1f3
# UVM_INFO dma_monitor.sv(33) @ 13135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1f3 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 13135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1f3 Mir: 1f3
# UVM_INFO dma_driver.sv(48) @ 13155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1f3
# UVM_INFO dma_monitor.sv(33) @ 13155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1f3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 13155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1f3 Mir:1f3 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 13155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x9980000
# UVM_INFO dma_driver.sv(29) @ 13155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=76194a31
# UVM_INFO dma_monitor.sv(33) @ 13175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=76194a31 rdata = 1f3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 13175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x76194a31
# UVM_INFO dma_reg_sequence.sv(215) @ 13175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x76190000
# UVM_INFO dma_reg_sequence.sv(221) @ 13175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 13175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=1f75fbfc
# UVM_INFO dma_monitor.sv(33) @ 13195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=1f75fbfc rdata = 1f3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 13195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=32254 io_mem=1 (wdata=0x1f75fbfc)
# UVM_INFO dma_reg_sequence.sv(257) @ 13195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1fbfc Mir: 1fbfc
# UVM_INFO dma_driver.sv(48) @ 13215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1fbfc
# UVM_INFO dma_monitor.sv(33) @ 13215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1fbfc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 13215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=32254 io_mem=1 (rdata=0x1fbfc)
# UVM_INFO dma_reg_sequence.sv(264) @ 13215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1fbfc Mir:1fbfc 
# UVM_INFO dma_driver.sv(48) @ 13235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1fbfc
# UVM_INFO dma_monitor.sv(33) @ 13235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1fbfc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 13235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=32254 io_mem=1 (rdata=0x1fbfc)
# UVM_INFO dma_reg_sequence.sv(271) @ 13235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1fbfc Mir:1fbfc 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=36086f06
# UVM_INFO dma_monitor.sv(33) @ 13255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=36086f06 rdata = 1fbfc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 13255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 36086f06 Mir: 36086f06
# UVM_INFO dma_driver.sv(48) @ 13275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=36086f06
# UVM_INFO dma_monitor.sv(33) @ 13275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 36086f06 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 13275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:36086f06 Mir:36086f06 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=32fbe5c3
# UVM_INFO dma_monitor.sv(33) @ 13295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=32fbe5c3 rdata = 36086f06 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 13295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 32fbe5c3 Mir: 32fbe5c3
# UVM_INFO dma_driver.sv(48) @ 13315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=32fbe5c3
# UVM_INFO dma_monitor.sv(33) @ 13315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 32fbe5c3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 13315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 32fbe5c3 Mir: 32fbe5c3
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=997abed2
# UVM_INFO dma_monitor.sv(33) @ 13335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=997abed2 rdata = 32fbe5c3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 13335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 997abed2 Mir: 997abed2
# UVM_INFO dma_driver.sv(48) @ 13355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=997abed2
# UVM_INFO dma_monitor.sv(33) @ 13355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 997abed2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 13355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:997abed2 Mir:997abed2 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 13355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xc7b5faad
# UVM_INFO dma_driver.sv(29) @ 13355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=c7b5faad
# UVM_INFO dma_monitor.sv(33) @ 13375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=c7b5faad rdata = 997abed2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 13375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x7b11
# UVM_INFO dma_reg_sequence.sv(395) @ 13375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 13375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xf94892f2
# UVM_INFO dma_driver.sv(29) @ 13375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=f94892f2
# UVM_INFO dma_monitor.sv(33) @ 13395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=f94892f2 rdata = 997abed2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 13395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x7e
# UVM_INFO dma_reg_sequence.sv(423) @ 13395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=23c3fe7d
# UVM_INFO dma_monitor.sv(33) @ 13415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=23c3fe7d rdata = 997abed2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 13415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 23c3fe7d Mir: 23c3fe7d
# UVM_INFO dma_driver.sv(48) @ 13435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=23c3fe7d
# UVM_INFO dma_monitor.sv(33) @ 13435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 23c3fe7d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 13435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 23c3fe7d Mir: 23c3fe7d
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=2ade8e9f
# UVM_INFO dma_monitor.sv(33) @ 13455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=2ade8e9f rdata = 23c3fe7d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 13455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 13475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 13475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 13475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 13475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=102
# UVM_INFO dma_monitor.sv(33) @ 13495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=102 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 13495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 102 Mir: 102
# UVM_INFO dma_driver.sv(48) @ 13515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=102
# UVM_INFO dma_monitor.sv(33) @ 13515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 102 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 13515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:102 Mir:102 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 13515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x76190000
# UVM_INFO dma_driver.sv(29) @ 13515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=a008765
# UVM_INFO dma_monitor.sv(33) @ 13535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=a008765 rdata = 102 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 13535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xa008765
# UVM_INFO dma_reg_sequence.sv(215) @ 13535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xa000000
# UVM_INFO dma_reg_sequence.sv(221) @ 13535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 13535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=f20e8332
# UVM_INFO dma_monitor.sv(33) @ 13555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=f20e8332 rdata = 102 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 13555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=16793 io_mem=0 (wdata=0xf20e8332)
# UVM_INFO dma_reg_sequence.sv(257) @ 13555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 8332 Mir: 8332
# UVM_INFO dma_driver.sv(48) @ 13575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=8332
# UVM_INFO dma_monitor.sv(33) @ 13575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 8332 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 13575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=16793 io_mem=0 (rdata=0x8332)
# UVM_INFO dma_reg_sequence.sv(264) @ 13575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:8332 Mir:8332 
# UVM_INFO dma_driver.sv(48) @ 13595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=8332
# UVM_INFO dma_monitor.sv(33) @ 13595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 8332 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 13595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=16793 io_mem=0 (rdata=0x8332)
# UVM_INFO dma_reg_sequence.sv(271) @ 13595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:8332 Mir:8332 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=60e030b6
# UVM_INFO dma_monitor.sv(33) @ 13615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=60e030b6 rdata = 8332 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 13615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 60e030b6 Mir: 60e030b6
# UVM_INFO dma_driver.sv(48) @ 13635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=60e030b6
# UVM_INFO dma_monitor.sv(33) @ 13635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 60e030b6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 13635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:60e030b6 Mir:60e030b6 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=dd32493f
# UVM_INFO dma_monitor.sv(33) @ 13655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=dd32493f rdata = 60e030b6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 13655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: dd32493f Mir: dd32493f
# UVM_INFO dma_driver.sv(48) @ 13675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=dd32493f
# UVM_INFO dma_monitor.sv(33) @ 13675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = dd32493f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 13675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: dd32493f Mir: dd32493f
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=2bf02f84
# UVM_INFO dma_monitor.sv(33) @ 13695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=2bf02f84 rdata = dd32493f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 13695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 2bf02f84 Mir: 2bf02f84
# UVM_INFO dma_driver.sv(48) @ 13715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=2bf02f84
# UVM_INFO dma_monitor.sv(33) @ 13715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 2bf02f84 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 13715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:2bf02f84 Mir:2bf02f84 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 13715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x1c4d4f29
# UVM_INFO dma_driver.sv(29) @ 13715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=1c4d4f29
# UVM_INFO dma_monitor.sv(33) @ 13735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=1c4d4f29 rdata = 2bf02f84 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 13735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x9f11
# UVM_INFO dma_reg_sequence.sv(395) @ 13735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 13735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x18adbf8b
# UVM_INFO dma_driver.sv(29) @ 13735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=18adbf8b
# UVM_INFO dma_monitor.sv(33) @ 13755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=18adbf8b rdata = 2bf02f84 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 13755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0xa2
# UVM_INFO dma_reg_sequence.sv(423) @ 13755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=40956ea8
# UVM_INFO dma_monitor.sv(33) @ 13775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=40956ea8 rdata = 2bf02f84 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 13775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 40956ea8 Mir: 40956ea8
# UVM_INFO dma_driver.sv(48) @ 13795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=40956ea8
# UVM_INFO dma_monitor.sv(33) @ 13795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 40956ea8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 13795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 40956ea8 Mir: 40956ea8
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=863fe306
# UVM_INFO dma_monitor.sv(33) @ 13815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=863fe306 rdata = 40956ea8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 13815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 13835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 13835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 13835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 13835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=139
# UVM_INFO dma_monitor.sv(33) @ 13855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=139 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 13855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 139 Mir: 139
# UVM_INFO dma_driver.sv(48) @ 13875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=139
# UVM_INFO dma_monitor.sv(33) @ 13875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 139 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 13875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:139 Mir:139 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 13875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xa000000
# UVM_INFO dma_driver.sv(29) @ 13875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=7ed24391
# UVM_INFO dma_monitor.sv(33) @ 13895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=7ed24391 rdata = 139 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 13895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x7ed24391
# UVM_INFO dma_reg_sequence.sv(215) @ 13895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x7ed20000
# UVM_INFO dma_reg_sequence.sv(221) @ 13895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 13895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=344a9978
# UVM_INFO dma_monitor.sv(33) @ 13915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=344a9978 rdata = 139 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 13915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=19644 io_mem=0 (wdata=0x344a9978)
# UVM_INFO dma_reg_sequence.sv(257) @ 13915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 9978 Mir: 9978
# UVM_INFO dma_driver.sv(48) @ 13935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=9978
# UVM_INFO dma_monitor.sv(33) @ 13935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 9978 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 13935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=19644 io_mem=0 (rdata=0x9978)
# UVM_INFO dma_reg_sequence.sv(264) @ 13935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:9978 Mir:9978 
# UVM_INFO dma_driver.sv(48) @ 13955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=9978
# UVM_INFO dma_monitor.sv(33) @ 13955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 9978 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 13955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=19644 io_mem=0 (rdata=0x9978)
# UVM_INFO dma_reg_sequence.sv(271) @ 13955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:9978 Mir:9978 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=7bf24b5f
# UVM_INFO dma_monitor.sv(33) @ 13975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=7bf24b5f rdata = 9978 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 13975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 7bf24b5f Mir: 7bf24b5f
# UVM_INFO dma_driver.sv(48) @ 13995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=7bf24b5f
# UVM_INFO dma_monitor.sv(33) @ 13995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 7bf24b5f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 13995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:7bf24b5f Mir:7bf24b5f 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 13995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=5db65046
# UVM_INFO dma_monitor.sv(33) @ 14015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=5db65046 rdata = 7bf24b5f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 14015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 5db65046 Mir: 5db65046
# UVM_INFO dma_driver.sv(48) @ 14035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=5db65046
# UVM_INFO dma_monitor.sv(33) @ 14035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 5db65046 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 14035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 5db65046 Mir: 5db65046
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=37678fae
# UVM_INFO dma_monitor.sv(33) @ 14055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=37678fae rdata = 5db65046 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 14055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 37678fae Mir: 37678fae
# UVM_INFO dma_driver.sv(48) @ 14075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=37678fae
# UVM_INFO dma_monitor.sv(33) @ 14075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 37678fae wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 14075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:37678fae Mir:37678fae 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 14075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x1cb6bdce
# UVM_INFO dma_driver.sv(29) @ 14075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=1cb6bdce
# UVM_INFO dma_monitor.sv(33) @ 14095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=1cb6bdce rdata = 37678fae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 14095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xc311
# UVM_INFO dma_reg_sequence.sv(395) @ 14095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 14095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x46f8a167
# UVM_INFO dma_driver.sv(29) @ 14095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=46f8a167
# UVM_INFO dma_monitor.sv(33) @ 14115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=46f8a167 rdata = 37678fae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 14115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0xc6
# UVM_INFO dma_reg_sequence.sv(423) @ 14115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=c5b5fae9
# UVM_INFO dma_monitor.sv(33) @ 14135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=c5b5fae9 rdata = 37678fae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 14135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: c5b5fae9 Mir: c5b5fae9
# UVM_INFO dma_driver.sv(48) @ 14155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=c5b5fae9
# UVM_INFO dma_monitor.sv(33) @ 14155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = c5b5fae9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 14155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: c5b5fae9 Mir: c5b5fae9
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=78927b3
# UVM_INFO dma_monitor.sv(33) @ 14175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=78927b3 rdata = c5b5fae9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 14175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 14195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 14195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 14195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 14195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1f3
# UVM_INFO dma_monitor.sv(33) @ 14215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1f3 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 14215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1f3 Mir: 1f3
# UVM_INFO dma_driver.sv(48) @ 14235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1f3
# UVM_INFO dma_monitor.sv(33) @ 14235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1f3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 14235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1f3 Mir:1f3 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 14235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x7ed20000
# UVM_INFO dma_driver.sv(29) @ 14235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=cf8e06f1
# UVM_INFO dma_monitor.sv(33) @ 14255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=cf8e06f1 rdata = 1f3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 14255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xcf8e06f1
# UVM_INFO dma_reg_sequence.sv(215) @ 14255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xcf8e0000
# UVM_INFO dma_reg_sequence.sv(221) @ 14255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 14255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=776f8e1
# UVM_INFO dma_monitor.sv(33) @ 14275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=776f8e1 rdata = 1f3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 14275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=31856 io_mem=0 (wdata=0x776f8e1)
# UVM_INFO dma_reg_sequence.sv(257) @ 14275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: f8e1 Mir: f8e1
# UVM_INFO dma_driver.sv(48) @ 14295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=f8e1
# UVM_INFO dma_monitor.sv(33) @ 14295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = f8e1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 14295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=31856 io_mem=0 (rdata=0xf8e1)
# UVM_INFO dma_reg_sequence.sv(264) @ 14295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:f8e1 Mir:f8e1 
# UVM_INFO dma_driver.sv(48) @ 14315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=f8e0
# UVM_INFO dma_monitor.sv(33) @ 14315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = f8e0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 14315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=31856 io_mem=0 (rdata=0xf8e0)
# UVM_INFO dma_reg_sequence.sv(271) @ 14315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:f8e0 Mir:f8e0 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=2a0f59db
# UVM_INFO dma_monitor.sv(33) @ 14335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=2a0f59db rdata = f8e0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 14335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 2a0f59db Mir: 2a0f59db
# UVM_INFO dma_driver.sv(48) @ 14355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=2a0f59db
# UVM_INFO dma_monitor.sv(33) @ 14355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 2a0f59db wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 14355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:2a0f59db Mir:2a0f59db 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=ff510cb3
# UVM_INFO dma_monitor.sv(33) @ 14375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=ff510cb3 rdata = 2a0f59db wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 14375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: ff510cb3 Mir: ff510cb3
# UVM_INFO dma_driver.sv(48) @ 14395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=ff510cb3
# UVM_INFO dma_monitor.sv(33) @ 14395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = ff510cb3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 14395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: ff510cb3 Mir: ff510cb3
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=236b04dc
# UVM_INFO dma_monitor.sv(33) @ 14415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=236b04dc rdata = ff510cb3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 14415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 236b04dc Mir: 236b04dc
# UVM_INFO dma_driver.sv(48) @ 14435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=236b04dc
# UVM_INFO dma_monitor.sv(33) @ 14435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 236b04dc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 14435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:236b04dc Mir:236b04dc 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 14435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xefd96b78
# UVM_INFO dma_driver.sv(29) @ 14435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=efd96b78
# UVM_INFO dma_monitor.sv(33) @ 14455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=efd96b78 rdata = 236b04dc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 14455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 14455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 14455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xda7db2d1
# UVM_INFO dma_driver.sv(29) @ 14455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=da7db2d1
# UVM_INFO dma_monitor.sv(33) @ 14475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=da7db2d1 rdata = 236b04dc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 14475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 14475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=8616fd0d
# UVM_INFO dma_monitor.sv(33) @ 14495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=8616fd0d rdata = 236b04dc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 14495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 8616fd0d Mir: 8616fd0d
# UVM_INFO dma_driver.sv(48) @ 14515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=8616fd0d
# UVM_INFO dma_monitor.sv(33) @ 14515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 8616fd0d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 14515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 8616fd0d Mir: 8616fd0d
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=8279f96
# UVM_INFO dma_monitor.sv(33) @ 14535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=8279f96 rdata = 8616fd0d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 14535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 14555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 14555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 14555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 14555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=7c
# UVM_INFO dma_monitor.sv(33) @ 14575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=7c rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 14575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 7c Mir: 7c
# UVM_INFO dma_driver.sv(48) @ 14595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=7c
# UVM_INFO dma_monitor.sv(33) @ 14595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 7c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 14595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:7c Mir:7c 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 14595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xcf8e0000
# UVM_INFO dma_driver.sv(29) @ 14595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=6488f3b6
# UVM_INFO dma_monitor.sv(33) @ 14615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=6488f3b6 rdata = 7c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 14615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x6488f3b6
# UVM_INFO dma_reg_sequence.sv(215) @ 14615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x64880000
# UVM_INFO dma_reg_sequence.sv(221) @ 14615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 14615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=b9a2d9a6
# UVM_INFO dma_monitor.sv(33) @ 14635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=b9a2d9a6 rdata = 7c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 14635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=27859 io_mem=0 (wdata=0xb9a2d9a6)
# UVM_INFO dma_reg_sequence.sv(257) @ 14635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: d9a6 Mir: d9a6
# UVM_INFO dma_driver.sv(48) @ 14655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=d9a6
# UVM_INFO dma_monitor.sv(33) @ 14655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = d9a6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 14655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=27859 io_mem=0 (rdata=0xd9a6)
# UVM_INFO dma_reg_sequence.sv(264) @ 14655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:d9a6 Mir:d9a6 
# UVM_INFO dma_driver.sv(48) @ 14675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=d9a6
# UVM_INFO dma_monitor.sv(33) @ 14675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = d9a6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 14675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=27859 io_mem=0 (rdata=0xd9a6)
# UVM_INFO dma_reg_sequence.sv(271) @ 14675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:d9a6 Mir:d9a6 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=f2836e59
# UVM_INFO dma_monitor.sv(33) @ 14695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=f2836e59 rdata = d9a6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 14695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: f2836e59 Mir: f2836e59
# UVM_INFO dma_driver.sv(48) @ 14715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=f2836e59
# UVM_INFO dma_monitor.sv(33) @ 14715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = f2836e59 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 14715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:f2836e59 Mir:f2836e59 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=611e4756
# UVM_INFO dma_monitor.sv(33) @ 14735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=611e4756 rdata = f2836e59 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 14735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 611e4756 Mir: 611e4756
# UVM_INFO dma_driver.sv(48) @ 14755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=611e4756
# UVM_INFO dma_monitor.sv(33) @ 14755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 611e4756 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 14755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 611e4756 Mir: 611e4756
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=2c4096b5
# UVM_INFO dma_monitor.sv(33) @ 14775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=2c4096b5 rdata = 611e4756 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 14775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 2c4096b5 Mir: 2c4096b5
# UVM_INFO dma_driver.sv(48) @ 14795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=2c4096b5
# UVM_INFO dma_monitor.sv(33) @ 14795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 2c4096b5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 14795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:2c4096b5 Mir:2c4096b5 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 14795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x8cf32fd8
# UVM_INFO dma_driver.sv(29) @ 14795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=8cf32fd8
# UVM_INFO dma_monitor.sv(33) @ 14815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=8cf32fd8 rdata = 2c4096b5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 14815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 14815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 14815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xa3abd75d
# UVM_INFO dma_driver.sv(29) @ 14815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=a3abd75d
# UVM_INFO dma_monitor.sv(33) @ 14835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=a3abd75d rdata = 2c4096b5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 14835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 14835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=6614c448
# UVM_INFO dma_monitor.sv(33) @ 14855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=6614c448 rdata = 2c4096b5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 14855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 6614c448 Mir: 6614c448
# UVM_INFO dma_driver.sv(48) @ 14875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=6614c448
# UVM_INFO dma_monitor.sv(33) @ 14875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 6614c448 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 14875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 6614c448 Mir: 6614c448
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=d771a593
# UVM_INFO dma_monitor.sv(33) @ 14895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=d771a593 rdata = 6614c448 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 14895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 14915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 14915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 14915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 14915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=18
# UVM_INFO dma_monitor.sv(33) @ 14935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=18 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 14935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 18 Mir: 18
# UVM_INFO dma_driver.sv(48) @ 14955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=18
# UVM_INFO dma_monitor.sv(33) @ 14955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 18 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 14955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:18 Mir:18 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 14955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x64880000
# UVM_INFO dma_driver.sv(29) @ 14955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=54fa65a8
# UVM_INFO dma_monitor.sv(33) @ 14975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=54fa65a8 rdata = 18 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 14975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x54fa65a8
# UVM_INFO dma_reg_sequence.sv(215) @ 14975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x54fa0000
# UVM_INFO dma_reg_sequence.sv(221) @ 14975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 14975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 14975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=44405baf
# UVM_INFO dma_monitor.sv(33) @ 14995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=44405baf rdata = 18 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 14995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=11735 io_mem=0 (wdata=0x44405baf)
# UVM_INFO dma_reg_sequence.sv(257) @ 14995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 5baf Mir: 5baf
# UVM_INFO dma_driver.sv(48) @ 15015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=5baf
# UVM_INFO dma_monitor.sv(33) @ 15015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 5baf wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 15015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=11735 io_mem=0 (rdata=0x5baf)
# UVM_INFO dma_reg_sequence.sv(264) @ 15015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:5baf Mir:5baf 
# UVM_INFO dma_driver.sv(48) @ 15035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=5bae
# UVM_INFO dma_monitor.sv(33) @ 15035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 5bae wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 15035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=11735 io_mem=0 (rdata=0x5bae)
# UVM_INFO dma_reg_sequence.sv(271) @ 15035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:5bae Mir:5bae 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=5f3b74e3
# UVM_INFO dma_monitor.sv(33) @ 15055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=5f3b74e3 rdata = 5bae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 15055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 5f3b74e3 Mir: 5f3b74e3
# UVM_INFO dma_driver.sv(48) @ 15075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=5f3b74e3
# UVM_INFO dma_monitor.sv(33) @ 15075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 5f3b74e3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 15075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:5f3b74e3 Mir:5f3b74e3 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=42cf5537
# UVM_INFO dma_monitor.sv(33) @ 15095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=42cf5537 rdata = 5f3b74e3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 15095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 42cf5537 Mir: 42cf5537
# UVM_INFO dma_driver.sv(48) @ 15115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=42cf5537
# UVM_INFO dma_monitor.sv(33) @ 15115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 42cf5537 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 15115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 42cf5537 Mir: 42cf5537
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=1fddf154
# UVM_INFO dma_monitor.sv(33) @ 15135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=1fddf154 rdata = 42cf5537 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 15135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 1fddf154 Mir: 1fddf154
# UVM_INFO dma_driver.sv(48) @ 15155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=1fddf154
# UVM_INFO dma_monitor.sv(33) @ 15155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 1fddf154 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 15155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:1fddf154 Mir:1fddf154 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 15155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x5f14b65b
# UVM_INFO dma_driver.sv(29) @ 15155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=5f14b65b
# UVM_INFO dma_monitor.sv(33) @ 15175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=5f14b65b rdata = 1fddf154 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 15175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 15175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 15175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x4ed0e7f2
# UVM_INFO dma_driver.sv(29) @ 15175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=4ed0e7f2
# UVM_INFO dma_monitor.sv(33) @ 15195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=4ed0e7f2 rdata = 1fddf154 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 15195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 15195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=bb8802fd
# UVM_INFO dma_monitor.sv(33) @ 15215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=bb8802fd rdata = 1fddf154 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 15215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: bb8802fd Mir: bb8802fd
# UVM_INFO dma_driver.sv(48) @ 15235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=bb8802fd
# UVM_INFO dma_monitor.sv(33) @ 15235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = bb8802fd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 15235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: bb8802fd Mir: bb8802fd
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=b7da1b86
# UVM_INFO dma_monitor.sv(33) @ 15255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=b7da1b86 rdata = bb8802fd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 15255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 15275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 15275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 15275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 15275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=f
# UVM_INFO dma_monitor.sv(33) @ 15295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=f rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 15295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: f Mir: f
# UVM_INFO dma_driver.sv(48) @ 15315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=f
# UVM_INFO dma_monitor.sv(33) @ 15315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 15315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:f Mir:f 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 15315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x54fa0000
# UVM_INFO dma_driver.sv(29) @ 15315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=62b39982
# UVM_INFO dma_monitor.sv(33) @ 15335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=62b39982 rdata = f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 15335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x62b39982
# UVM_INFO dma_reg_sequence.sv(215) @ 15335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x62b30000
# UVM_INFO dma_reg_sequence.sv(221) @ 15335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 15335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=20375c6
# UVM_INFO dma_monitor.sv(33) @ 15355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=20375c6 rdata = f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 15355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=15075 io_mem=1 (wdata=0x20375c6)
# UVM_INFO dma_reg_sequence.sv(257) @ 15355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 175c6 Mir: 175c6
# UVM_INFO dma_driver.sv(48) @ 15375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=175c6
# UVM_INFO dma_monitor.sv(33) @ 15375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 175c6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 15375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=15075 io_mem=1 (rdata=0x175c6)
# UVM_INFO dma_reg_sequence.sv(264) @ 15375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:175c6 Mir:175c6 
# UVM_INFO dma_driver.sv(48) @ 15395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=175c6
# UVM_INFO dma_monitor.sv(33) @ 15395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 175c6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 15395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=15075 io_mem=1 (rdata=0x175c6)
# UVM_INFO dma_reg_sequence.sv(271) @ 15395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:175c6 Mir:175c6 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=ce026f10
# UVM_INFO dma_monitor.sv(33) @ 15415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=ce026f10 rdata = 175c6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 15415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: ce026f10 Mir: ce026f10
# UVM_INFO dma_driver.sv(48) @ 15435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=ce026f10
# UVM_INFO dma_monitor.sv(33) @ 15435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = ce026f10 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 15435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:ce026f10 Mir:ce026f10 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=828bb237
# UVM_INFO dma_monitor.sv(33) @ 15455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=828bb237 rdata = ce026f10 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 15455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 828bb237 Mir: 828bb237
# UVM_INFO dma_driver.sv(48) @ 15475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=828bb237
# UVM_INFO dma_monitor.sv(33) @ 15475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 828bb237 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 15475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 828bb237 Mir: 828bb237
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=66a823d5
# UVM_INFO dma_monitor.sv(33) @ 15495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=66a823d5 rdata = 828bb237 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 15495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 66a823d5 Mir: 66a823d5
# UVM_INFO dma_driver.sv(48) @ 15515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=66a823d5
# UVM_INFO dma_monitor.sv(33) @ 15515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 66a823d5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 15515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:66a823d5 Mir:66a823d5 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 15515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x3711abde
# UVM_INFO dma_driver.sv(29) @ 15515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=3711abde
# UVM_INFO dma_monitor.sv(33) @ 15535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=3711abde rdata = 66a823d5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 15535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 15535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 15535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x30ef5d51
# UVM_INFO dma_driver.sv(29) @ 15535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=30ef5d51
# UVM_INFO dma_monitor.sv(33) @ 15555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=30ef5d51 rdata = 66a823d5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 15555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 15555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=360c5be0
# UVM_INFO dma_monitor.sv(33) @ 15575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=360c5be0 rdata = 66a823d5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 15575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 360c5be0 Mir: 360c5be0
# UVM_INFO dma_driver.sv(48) @ 15595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=360c5be0
# UVM_INFO dma_monitor.sv(33) @ 15595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 360c5be0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 15595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 360c5be0 Mir: 360c5be0
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=e4214ce8
# UVM_INFO dma_monitor.sv(33) @ 15615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=e4214ce8 rdata = 360c5be0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 15615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 15635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 15635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 15635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 15635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=6e
# UVM_INFO dma_monitor.sv(33) @ 15655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=6e rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 15655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 6e Mir: 6e
# UVM_INFO dma_driver.sv(48) @ 15675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=6e
# UVM_INFO dma_monitor.sv(33) @ 15675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 6e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 15675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:6e Mir:6e 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 15675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x62b30000
# UVM_INFO dma_driver.sv(29) @ 15675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=d9e2d223
# UVM_INFO dma_monitor.sv(33) @ 15695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=d9e2d223 rdata = 6e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 15695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xd9e2d223
# UVM_INFO dma_reg_sequence.sv(215) @ 15695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xd9e20000
# UVM_INFO dma_reg_sequence.sv(221) @ 15695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 15695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=17c2f44e
# UVM_INFO dma_monitor.sv(33) @ 15715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=17c2f44e rdata = 6e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 15715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=31271 io_mem=0 (wdata=0x17c2f44e)
# UVM_INFO dma_reg_sequence.sv(257) @ 15715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: f44e Mir: f44e
# UVM_INFO dma_driver.sv(48) @ 15735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=f44e
# UVM_INFO dma_monitor.sv(33) @ 15735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = f44e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 15735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=31271 io_mem=0 (rdata=0xf44e)
# UVM_INFO dma_reg_sequence.sv(264) @ 15735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:f44e Mir:f44e 
# UVM_INFO dma_driver.sv(48) @ 15755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=f44e
# UVM_INFO dma_monitor.sv(33) @ 15755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = f44e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 15755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=31271 io_mem=0 (rdata=0xf44e)
# UVM_INFO dma_reg_sequence.sv(271) @ 15755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:f44e Mir:f44e 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=392c86d8
# UVM_INFO dma_monitor.sv(33) @ 15775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=392c86d8 rdata = f44e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 15775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 392c86d8 Mir: 392c86d8
# UVM_INFO dma_driver.sv(48) @ 15795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=392c86d8
# UVM_INFO dma_monitor.sv(33) @ 15795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 392c86d8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 15795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:392c86d8 Mir:392c86d8 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=d529e382
# UVM_INFO dma_monitor.sv(33) @ 15815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=d529e382 rdata = 392c86d8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 15815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: d529e382 Mir: d529e382
# UVM_INFO dma_driver.sv(48) @ 15835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=d529e382
# UVM_INFO dma_monitor.sv(33) @ 15835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = d529e382 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 15835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: d529e382 Mir: d529e382
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=ac810240
# UVM_INFO dma_monitor.sv(33) @ 15855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=ac810240 rdata = d529e382 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 15855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: ac810240 Mir: ac810240
# UVM_INFO dma_driver.sv(48) @ 15875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=ac810240
# UVM_INFO dma_monitor.sv(33) @ 15875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = ac810240 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 15875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:ac810240 Mir:ac810240 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 15875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xbc17f726
# UVM_INFO dma_driver.sv(29) @ 15875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=bc17f726
# UVM_INFO dma_monitor.sv(33) @ 15895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=bc17f726 rdata = ac810240 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 15895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 15895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 15895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xa435467f
# UVM_INFO dma_driver.sv(29) @ 15895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=a435467f
# UVM_INFO dma_monitor.sv(33) @ 15915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=a435467f rdata = ac810240 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 15915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 15915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=5b4e4903
# UVM_INFO dma_monitor.sv(33) @ 15935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=5b4e4903 rdata = ac810240 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 15935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 5b4e4903 Mir: 5b4e4903
# UVM_INFO dma_driver.sv(48) @ 15955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=5b4e4903
# UVM_INFO dma_monitor.sv(33) @ 15955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 5b4e4903 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 15955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 5b4e4903 Mir: 5b4e4903
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=694592d7
# UVM_INFO dma_monitor.sv(33) @ 15975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=694592d7 rdata = 5b4e4903 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 15975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 15995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 15995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 15995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 15995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 15995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=16b
# UVM_INFO dma_monitor.sv(33) @ 16015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=16b rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 16015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 16b Mir: 16b
# UVM_INFO dma_driver.sv(48) @ 16035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=16b
# UVM_INFO dma_monitor.sv(33) @ 16035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 16b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 16035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:16b Mir:16b 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 16035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xd9e20000
# UVM_INFO dma_driver.sv(29) @ 16035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=e75ecd03
# UVM_INFO dma_monitor.sv(33) @ 16055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=e75ecd03 rdata = 16b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 16055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xe75ecd03
# UVM_INFO dma_reg_sequence.sv(215) @ 16055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xe75e0000
# UVM_INFO dma_reg_sequence.sv(221) @ 16055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 16055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=9f6df2e0
# UVM_INFO dma_monitor.sv(33) @ 16075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=9f6df2e0 rdata = 16b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 16075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=31088 io_mem=1 (wdata=0x9f6df2e0)
# UVM_INFO dma_reg_sequence.sv(257) @ 16075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1f2e0 Mir: 1f2e0
# UVM_INFO dma_driver.sv(48) @ 16095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1f2e0
# UVM_INFO dma_monitor.sv(33) @ 16095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1f2e0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 16095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=31088 io_mem=1 (rdata=0x1f2e0)
# UVM_INFO dma_reg_sequence.sv(264) @ 16095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1f2e0 Mir:1f2e0 
# UVM_INFO dma_driver.sv(48) @ 16115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1f2e0
# UVM_INFO dma_monitor.sv(33) @ 16115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1f2e0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 16115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=31088 io_mem=1 (rdata=0x1f2e0)
# UVM_INFO dma_reg_sequence.sv(271) @ 16115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1f2e0 Mir:1f2e0 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=5cebb4e3
# UVM_INFO dma_monitor.sv(33) @ 16135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=5cebb4e3 rdata = 1f2e0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 16135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 5cebb4e3 Mir: 5cebb4e3
# UVM_INFO dma_driver.sv(48) @ 16155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=5cebb4e3
# UVM_INFO dma_monitor.sv(33) @ 16155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 5cebb4e3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 16155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:5cebb4e3 Mir:5cebb4e3 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=aef01137
# UVM_INFO dma_monitor.sv(33) @ 16175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=aef01137 rdata = 5cebb4e3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 16175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: aef01137 Mir: aef01137
# UVM_INFO dma_driver.sv(48) @ 16195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=aef01137
# UVM_INFO dma_monitor.sv(33) @ 16195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = aef01137 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 16195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: aef01137 Mir: aef01137
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=a2c88d91
# UVM_INFO dma_monitor.sv(33) @ 16215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=a2c88d91 rdata = aef01137 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 16215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: a2c88d91 Mir: a2c88d91
# UVM_INFO dma_driver.sv(48) @ 16235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=a2c88d91
# UVM_INFO dma_monitor.sv(33) @ 16235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = a2c88d91 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 16235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:a2c88d91 Mir:a2c88d91 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 16235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x521c9af3
# UVM_INFO dma_driver.sv(29) @ 16235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=521c9af3
# UVM_INFO dma_monitor.sv(33) @ 16255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=521c9af3 rdata = a2c88d91 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 16255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x7b11
# UVM_INFO dma_reg_sequence.sv(395) @ 16255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 16255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x4210c34b
# UVM_INFO dma_driver.sv(29) @ 16255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=4210c34b
# UVM_INFO dma_monitor.sv(33) @ 16275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=4210c34b rdata = a2c88d91 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 16275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x7e
# UVM_INFO dma_reg_sequence.sv(423) @ 16275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=40c8a21a
# UVM_INFO dma_monitor.sv(33) @ 16295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=40c8a21a rdata = a2c88d91 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 16295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 40c8a21a Mir: 40c8a21a
# UVM_INFO dma_driver.sv(48) @ 16315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=40c8a21a
# UVM_INFO dma_monitor.sv(33) @ 16315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 40c8a21a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 16315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 40c8a21a Mir: 40c8a21a
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=d92139a7
# UVM_INFO dma_monitor.sv(33) @ 16335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=d92139a7 rdata = 40c8a21a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 16335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 16355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 16355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 16355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 16355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=119
# UVM_INFO dma_monitor.sv(33) @ 16375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=119 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 16375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 119 Mir: 119
# UVM_INFO dma_driver.sv(48) @ 16395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=119
# UVM_INFO dma_monitor.sv(33) @ 16395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 119 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 16395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:119 Mir:119 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 16395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xe75e0000
# UVM_INFO dma_driver.sv(29) @ 16395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=e579a168
# UVM_INFO dma_monitor.sv(33) @ 16415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=e579a168 rdata = 119 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 16415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xe579a168
# UVM_INFO dma_reg_sequence.sv(215) @ 16415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xe5790000
# UVM_INFO dma_reg_sequence.sv(221) @ 16415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 16415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=9e1c7802
# UVM_INFO dma_monitor.sv(33) @ 16435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=9e1c7802 rdata = 119 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 16435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=15361 io_mem=0 (wdata=0x9e1c7802)
# UVM_INFO dma_reg_sequence.sv(257) @ 16435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 7802 Mir: 7802
# UVM_INFO dma_driver.sv(48) @ 16455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=7802
# UVM_INFO dma_monitor.sv(33) @ 16455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 7802 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 16455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=15361 io_mem=0 (rdata=0x7802)
# UVM_INFO dma_reg_sequence.sv(264) @ 16455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:7802 Mir:7802 
# UVM_INFO dma_driver.sv(48) @ 16475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=7802
# UVM_INFO dma_monitor.sv(33) @ 16475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 7802 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 16475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=15361 io_mem=0 (rdata=0x7802)
# UVM_INFO dma_reg_sequence.sv(271) @ 16475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:7802 Mir:7802 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=40c2f655
# UVM_INFO dma_monitor.sv(33) @ 16495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=40c2f655 rdata = 7802 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 16495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 40c2f655 Mir: 40c2f655
# UVM_INFO dma_driver.sv(48) @ 16515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=40c2f655
# UVM_INFO dma_monitor.sv(33) @ 16515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 40c2f655 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 16515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:40c2f655 Mir:40c2f655 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=40ca3c49
# UVM_INFO dma_monitor.sv(33) @ 16535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=40ca3c49 rdata = 40c2f655 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 16535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 40ca3c49 Mir: 40ca3c49
# UVM_INFO dma_driver.sv(48) @ 16555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=40ca3c49
# UVM_INFO dma_monitor.sv(33) @ 16555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 40ca3c49 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 16555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 40ca3c49 Mir: 40ca3c49
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=ff280a2f
# UVM_INFO dma_monitor.sv(33) @ 16575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=ff280a2f rdata = 40ca3c49 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 16575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: ff280a2f Mir: ff280a2f
# UVM_INFO dma_driver.sv(48) @ 16595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=ff280a2f
# UVM_INFO dma_monitor.sv(33) @ 16595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = ff280a2f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 16595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:ff280a2f Mir:ff280a2f 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 16595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xfe62789e
# UVM_INFO dma_driver.sv(29) @ 16595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=fe62789e
# UVM_INFO dma_monitor.sv(33) @ 16615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=fe62789e rdata = ff280a2f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 16615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x9f11
# UVM_INFO dma_reg_sequence.sv(395) @ 16615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 16615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xee8cd68a
# UVM_INFO dma_driver.sv(29) @ 16615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=ee8cd68a
# UVM_INFO dma_monitor.sv(33) @ 16635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=ee8cd68a rdata = ff280a2f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 16635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0xa2
# UVM_INFO dma_reg_sequence.sv(423) @ 16635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=cb86a62d
# UVM_INFO dma_monitor.sv(33) @ 16655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=cb86a62d rdata = ff280a2f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 16655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: cb86a62d Mir: cb86a62d
# UVM_INFO dma_driver.sv(48) @ 16675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=cb86a62d
# UVM_INFO dma_monitor.sv(33) @ 16675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = cb86a62d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 16675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: cb86a62d Mir: cb86a62d
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=76a49952
# UVM_INFO dma_monitor.sv(33) @ 16695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=76a49952 rdata = cb86a62d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 16695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 16715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 16715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 16715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 16715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1fa
# UVM_INFO dma_monitor.sv(33) @ 16735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1fa rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 16735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1fa Mir: 1fa
# UVM_INFO dma_driver.sv(48) @ 16755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1fa
# UVM_INFO dma_monitor.sv(33) @ 16755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1fa wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 16755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1fa Mir:1fa 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 16755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xe5790000
# UVM_INFO dma_driver.sv(29) @ 16755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=d2041d78
# UVM_INFO dma_monitor.sv(33) @ 16775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=d2041d78 rdata = 1fa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 16775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xd2041d78
# UVM_INFO dma_reg_sequence.sv(215) @ 16775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xd2040000
# UVM_INFO dma_reg_sequence.sv(221) @ 16775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 16775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=f862da7f
# UVM_INFO dma_monitor.sv(33) @ 16795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=f862da7f rdata = 1fa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 16795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=27967 io_mem=0 (wdata=0xf862da7f)
# UVM_INFO dma_reg_sequence.sv(257) @ 16795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: da7f Mir: da7f
# UVM_INFO dma_driver.sv(48) @ 16815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=da7f
# UVM_INFO dma_monitor.sv(33) @ 16815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = da7f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 16815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=27967 io_mem=0 (rdata=0xda7f)
# UVM_INFO dma_reg_sequence.sv(264) @ 16815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:da7f Mir:da7f 
# UVM_INFO dma_driver.sv(48) @ 16835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=da7e
# UVM_INFO dma_monitor.sv(33) @ 16835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = da7e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 16835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=27967 io_mem=0 (rdata=0xda7e)
# UVM_INFO dma_reg_sequence.sv(271) @ 16835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:da7e Mir:da7e 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=30b06a71
# UVM_INFO dma_monitor.sv(33) @ 16855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=30b06a71 rdata = da7e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 16855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 30b06a71 Mir: 30b06a71
# UVM_INFO dma_driver.sv(48) @ 16875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=30b06a71
# UVM_INFO dma_monitor.sv(33) @ 16875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 30b06a71 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 16875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:30b06a71 Mir:30b06a71 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=5b266250
# UVM_INFO dma_monitor.sv(33) @ 16895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=5b266250 rdata = 30b06a71 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 16895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 5b266250 Mir: 5b266250
# UVM_INFO dma_driver.sv(48) @ 16915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=5b266250
# UVM_INFO dma_monitor.sv(33) @ 16915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 5b266250 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 16915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 5b266250 Mir: 5b266250
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=fdd2dae2
# UVM_INFO dma_monitor.sv(33) @ 16935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=fdd2dae2 rdata = 5b266250 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 16935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: fdd2dae2 Mir: fdd2dae2
# UVM_INFO dma_driver.sv(48) @ 16955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=fdd2dae2
# UVM_INFO dma_monitor.sv(33) @ 16955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = fdd2dae2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 16955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:fdd2dae2 Mir:fdd2dae2 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 16955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x2281fc1a
# UVM_INFO dma_driver.sv(29) @ 16955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=2281fc1a
# UVM_INFO dma_monitor.sv(33) @ 16975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=2281fc1a rdata = fdd2dae2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 16975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 16975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 16975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xf2b04e9f
# UVM_INFO dma_driver.sv(29) @ 16975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=f2b04e9f
# UVM_INFO dma_monitor.sv(33) @ 16995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=f2b04e9f rdata = fdd2dae2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 16995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 16995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 16995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=236b42a2
# UVM_INFO dma_monitor.sv(33) @ 17015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=236b42a2 rdata = fdd2dae2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 17015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 236b42a2 Mir: 236b42a2
# UVM_INFO dma_driver.sv(48) @ 17035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=236b42a2
# UVM_INFO dma_monitor.sv(33) @ 17035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 236b42a2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 17035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 236b42a2 Mir: 236b42a2
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=43ecb451
# UVM_INFO dma_monitor.sv(33) @ 17055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=43ecb451 rdata = 236b42a2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 17055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 17075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 17075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 17075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 17075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1d0
# UVM_INFO dma_monitor.sv(33) @ 17095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1d0 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 17095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1d0 Mir: 1d0
# UVM_INFO dma_driver.sv(48) @ 17115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1d0
# UVM_INFO dma_monitor.sv(33) @ 17115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1d0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 17115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1d0 Mir:1d0 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 17115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xd2040000
# UVM_INFO dma_driver.sv(29) @ 17115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=d86020f6
# UVM_INFO dma_monitor.sv(33) @ 17135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=d86020f6 rdata = 1d0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 17135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xd86020f6
# UVM_INFO dma_reg_sequence.sv(215) @ 17135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xd8600000
# UVM_INFO dma_reg_sequence.sv(221) @ 17135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 17135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=7fffb275
# UVM_INFO dma_monitor.sv(33) @ 17155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=7fffb275 rdata = 1d0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 17155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=22842 io_mem=1 (wdata=0x7fffb275)
# UVM_INFO dma_reg_sequence.sv(257) @ 17155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1b275 Mir: 1b275
# UVM_INFO dma_driver.sv(48) @ 17175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1b275
# UVM_INFO dma_monitor.sv(33) @ 17175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1b275 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 17175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=22842 io_mem=1 (rdata=0x1b275)
# UVM_INFO dma_reg_sequence.sv(264) @ 17175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1b275 Mir:1b275 
# UVM_INFO dma_driver.sv(48) @ 17195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1b274
# UVM_INFO dma_monitor.sv(33) @ 17195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1b274 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 17195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=22842 io_mem=1 (rdata=0x1b274)
# UVM_INFO dma_reg_sequence.sv(271) @ 17195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1b274 Mir:1b274 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=8e89da57
# UVM_INFO dma_monitor.sv(33) @ 17215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=8e89da57 rdata = 1b274 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 17215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 8e89da57 Mir: 8e89da57
# UVM_INFO dma_driver.sv(48) @ 17235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=8e89da57
# UVM_INFO dma_monitor.sv(33) @ 17235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 8e89da57 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 17235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:8e89da57 Mir:8e89da57 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=ad70ad7b
# UVM_INFO dma_monitor.sv(33) @ 17255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=ad70ad7b rdata = 8e89da57 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 17255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: ad70ad7b Mir: ad70ad7b
# UVM_INFO dma_driver.sv(48) @ 17275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=ad70ad7b
# UVM_INFO dma_monitor.sv(33) @ 17275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = ad70ad7b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 17275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: ad70ad7b Mir: ad70ad7b
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=b250837d
# UVM_INFO dma_monitor.sv(33) @ 17295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=b250837d rdata = ad70ad7b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 17295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: b250837d Mir: b250837d
# UVM_INFO dma_driver.sv(48) @ 17315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=b250837d
# UVM_INFO dma_monitor.sv(33) @ 17315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = b250837d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 17315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:b250837d Mir:b250837d 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 17315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xbeb0965
# UVM_INFO dma_driver.sv(29) @ 17315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=beb0965
# UVM_INFO dma_monitor.sv(33) @ 17335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=beb0965 rdata = b250837d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 17335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 17335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 17335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x7129dc63
# UVM_INFO dma_driver.sv(29) @ 17335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=7129dc63
# UVM_INFO dma_monitor.sv(33) @ 17355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=7129dc63 rdata = b250837d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 17355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 17355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=efd59d2d
# UVM_INFO dma_monitor.sv(33) @ 17375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=efd59d2d rdata = b250837d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 17375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: efd59d2d Mir: efd59d2d
# UVM_INFO dma_driver.sv(48) @ 17395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=efd59d2d
# UVM_INFO dma_monitor.sv(33) @ 17395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = efd59d2d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 17395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: efd59d2d Mir: efd59d2d
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=680fd2dd
# UVM_INFO dma_monitor.sv(33) @ 17415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=680fd2dd rdata = efd59d2d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 17415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 17435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 17435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 17435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 17435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=3e
# UVM_INFO dma_monitor.sv(33) @ 17455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=3e rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 17455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 3e Mir: 3e
# UVM_INFO dma_driver.sv(48) @ 17475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=3e
# UVM_INFO dma_monitor.sv(33) @ 17475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 3e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 17475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:3e Mir:3e 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 17475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xd8600000
# UVM_INFO dma_driver.sv(29) @ 17475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=f7f91247
# UVM_INFO dma_monitor.sv(33) @ 17495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=f7f91247 rdata = 3e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 17495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xf7f91247
# UVM_INFO dma_reg_sequence.sv(215) @ 17495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xf7f90000
# UVM_INFO dma_reg_sequence.sv(221) @ 17495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 17495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=dfb22e0
# UVM_INFO dma_monitor.sv(33) @ 17515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=dfb22e0 rdata = 3e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 17515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=4464 io_mem=1 (wdata=0xdfb22e0)
# UVM_INFO dma_reg_sequence.sv(257) @ 17515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 122e0 Mir: 122e0
# UVM_INFO dma_driver.sv(48) @ 17535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=122e0
# UVM_INFO dma_monitor.sv(33) @ 17535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 122e0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 17535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=4464 io_mem=1 (rdata=0x122e0)
# UVM_INFO dma_reg_sequence.sv(264) @ 17535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:122e0 Mir:122e0 
# UVM_INFO dma_driver.sv(48) @ 17555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=122e0
# UVM_INFO dma_monitor.sv(33) @ 17555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 122e0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 17555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=4464 io_mem=1 (rdata=0x122e0)
# UVM_INFO dma_reg_sequence.sv(271) @ 17555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:122e0 Mir:122e0 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=d25bc80b
# UVM_INFO dma_monitor.sv(33) @ 17575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=d25bc80b rdata = 122e0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 17575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: d25bc80b Mir: d25bc80b
# UVM_INFO dma_driver.sv(48) @ 17595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=d25bc80b
# UVM_INFO dma_monitor.sv(33) @ 17595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = d25bc80b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 17595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:d25bc80b Mir:d25bc80b 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=a85d93ab
# UVM_INFO dma_monitor.sv(33) @ 17615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=a85d93ab rdata = d25bc80b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 17615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: a85d93ab Mir: a85d93ab
# UVM_INFO dma_driver.sv(48) @ 17635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=a85d93ab
# UVM_INFO dma_monitor.sv(33) @ 17635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = a85d93ab wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 17635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: a85d93ab Mir: a85d93ab
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=403e079e
# UVM_INFO dma_monitor.sv(33) @ 17655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=403e079e rdata = a85d93ab wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 17655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 403e079e Mir: 403e079e
# UVM_INFO dma_driver.sv(48) @ 17675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=403e079e
# UVM_INFO dma_monitor.sv(33) @ 17675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 403e079e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 17675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:403e079e Mir:403e079e 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 17675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x9c2e4f62
# UVM_INFO dma_driver.sv(29) @ 17675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=9c2e4f62
# UVM_INFO dma_monitor.sv(33) @ 17695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=9c2e4f62 rdata = 403e079e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 17695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 17695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 17695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x4cb3d3ba
# UVM_INFO dma_driver.sv(29) @ 17695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=4cb3d3ba
# UVM_INFO dma_monitor.sv(33) @ 17715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=4cb3d3ba rdata = 403e079e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 17715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 17715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=4c8a18f2
# UVM_INFO dma_monitor.sv(33) @ 17735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=4c8a18f2 rdata = 403e079e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 17735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 4c8a18f2 Mir: 4c8a18f2
# UVM_INFO dma_driver.sv(48) @ 17755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=4c8a18f2
# UVM_INFO dma_monitor.sv(33) @ 17755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 4c8a18f2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 17755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 4c8a18f2 Mir: 4c8a18f2
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=e9b04122
# UVM_INFO dma_monitor.sv(33) @ 17775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=e9b04122 rdata = 4c8a18f2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 17775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 17795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 17795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 17795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 17795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=34
# UVM_INFO dma_monitor.sv(33) @ 17815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=34 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 17815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 34 Mir: 34
# UVM_INFO dma_driver.sv(48) @ 17835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=34
# UVM_INFO dma_monitor.sv(33) @ 17835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 34 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 17835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:34 Mir:34 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 17835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xf7f90000
# UVM_INFO dma_driver.sv(29) @ 17835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=3badfc6a
# UVM_INFO dma_monitor.sv(33) @ 17855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=3badfc6a rdata = 34 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 17855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x3badfc6a
# UVM_INFO dma_reg_sequence.sv(215) @ 17855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x3bad0000
# UVM_INFO dma_reg_sequence.sv(221) @ 17855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 17855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=9a149c83
# UVM_INFO dma_monitor.sv(33) @ 17875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=9a149c83 rdata = 34 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 17875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=20033 io_mem=0 (wdata=0x9a149c83)
# UVM_INFO dma_reg_sequence.sv(257) @ 17875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 9c83 Mir: 9c83
# UVM_INFO dma_driver.sv(48) @ 17895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=9c83
# UVM_INFO dma_monitor.sv(33) @ 17895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 9c83 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 17895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=20033 io_mem=0 (rdata=0x9c83)
# UVM_INFO dma_reg_sequence.sv(264) @ 17895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:9c83 Mir:9c83 
# UVM_INFO dma_driver.sv(48) @ 17915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=9c82
# UVM_INFO dma_monitor.sv(33) @ 17915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 9c82 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 17915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=20033 io_mem=0 (rdata=0x9c82)
# UVM_INFO dma_reg_sequence.sv(271) @ 17915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:9c82 Mir:9c82 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=85059912
# UVM_INFO dma_monitor.sv(33) @ 17935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=85059912 rdata = 9c82 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 17935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 85059912 Mir: 85059912
# UVM_INFO dma_driver.sv(48) @ 17955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=85059912
# UVM_INFO dma_monitor.sv(33) @ 17955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 85059912 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 17955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:85059912 Mir:85059912 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=cc2d8c95
# UVM_INFO dma_monitor.sv(33) @ 17975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=cc2d8c95 rdata = 85059912 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 17975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: cc2d8c95 Mir: cc2d8c95
# UVM_INFO dma_driver.sv(48) @ 17995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=cc2d8c95
# UVM_INFO dma_monitor.sv(33) @ 17995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = cc2d8c95 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 17995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: cc2d8c95 Mir: cc2d8c95
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 17995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=cb5e5bb8
# UVM_INFO dma_monitor.sv(33) @ 18015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=cb5e5bb8 rdata = cc2d8c95 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 18015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: cb5e5bb8 Mir: cb5e5bb8
# UVM_INFO dma_driver.sv(48) @ 18035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=cb5e5bb8
# UVM_INFO dma_monitor.sv(33) @ 18035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = cb5e5bb8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 18035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:cb5e5bb8 Mir:cb5e5bb8 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 18035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x72e6ba51
# UVM_INFO dma_driver.sv(29) @ 18035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=72e6ba51
# UVM_INFO dma_monitor.sv(33) @ 18055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=72e6ba51 rdata = cb5e5bb8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 18055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 18055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 18055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x3f71e363
# UVM_INFO dma_driver.sv(29) @ 18055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=3f71e363
# UVM_INFO dma_monitor.sv(33) @ 18075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=3f71e363 rdata = cb5e5bb8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 18075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 18075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=f2e29e3f
# UVM_INFO dma_monitor.sv(33) @ 18095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=f2e29e3f rdata = cb5e5bb8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 18095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: f2e29e3f Mir: f2e29e3f
# UVM_INFO dma_driver.sv(48) @ 18115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=f2e29e3f
# UVM_INFO dma_monitor.sv(33) @ 18115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = f2e29e3f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 18115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: f2e29e3f Mir: f2e29e3f
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=9ecfdc7e
# UVM_INFO dma_monitor.sv(33) @ 18135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=9ecfdc7e rdata = f2e29e3f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 18135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 18155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 18155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 18155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 18155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=168
# UVM_INFO dma_monitor.sv(33) @ 18175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=168 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 18175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 168 Mir: 168
# UVM_INFO dma_driver.sv(48) @ 18195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=168
# UVM_INFO dma_monitor.sv(33) @ 18195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 168 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 18195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:168 Mir:168 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 18195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x3bad0000
# UVM_INFO dma_driver.sv(29) @ 18195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=e5057719
# UVM_INFO dma_monitor.sv(33) @ 18215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=e5057719 rdata = 168 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 18215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xe5057719
# UVM_INFO dma_reg_sequence.sv(215) @ 18215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xe5050000
# UVM_INFO dma_reg_sequence.sv(221) @ 18215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 18215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=c06642a2
# UVM_INFO dma_monitor.sv(33) @ 18235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=c06642a2 rdata = 168 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 18235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=8529 io_mem=0 (wdata=0xc06642a2)
# UVM_INFO dma_reg_sequence.sv(257) @ 18235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 42a2 Mir: 42a2
# UVM_INFO dma_driver.sv(48) @ 18255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=42a2
# UVM_INFO dma_monitor.sv(33) @ 18255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 42a2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 18255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=8529 io_mem=0 (rdata=0x42a2)
# UVM_INFO dma_reg_sequence.sv(264) @ 18255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:42a2 Mir:42a2 
# UVM_INFO dma_driver.sv(48) @ 18275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=42a2
# UVM_INFO dma_monitor.sv(33) @ 18275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 42a2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 18275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=8529 io_mem=0 (rdata=0x42a2)
# UVM_INFO dma_reg_sequence.sv(271) @ 18275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:42a2 Mir:42a2 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=5c22d0a0
# UVM_INFO dma_monitor.sv(33) @ 18295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=5c22d0a0 rdata = 42a2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 18295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 5c22d0a0 Mir: 5c22d0a0
# UVM_INFO dma_driver.sv(48) @ 18315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=5c22d0a0
# UVM_INFO dma_monitor.sv(33) @ 18315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 5c22d0a0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 18315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:5c22d0a0 Mir:5c22d0a0 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=644cf44d
# UVM_INFO dma_monitor.sv(33) @ 18335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=644cf44d rdata = 5c22d0a0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 18335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 644cf44d Mir: 644cf44d
# UVM_INFO dma_driver.sv(48) @ 18355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=644cf44d
# UVM_INFO dma_monitor.sv(33) @ 18355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 644cf44d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 18355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 644cf44d Mir: 644cf44d
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=eb5dbccd
# UVM_INFO dma_monitor.sv(33) @ 18375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=eb5dbccd rdata = 644cf44d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 18375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: eb5dbccd Mir: eb5dbccd
# UVM_INFO dma_driver.sv(48) @ 18395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=eb5dbccd
# UVM_INFO dma_monitor.sv(33) @ 18395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = eb5dbccd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 18395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:eb5dbccd Mir:eb5dbccd 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 18395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xbf64e1b5
# UVM_INFO dma_driver.sv(29) @ 18395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=bf64e1b5
# UVM_INFO dma_monitor.sv(33) @ 18415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=bf64e1b5 rdata = eb5dbccd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 18415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 18415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 18415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xe266c69b
# UVM_INFO dma_driver.sv(29) @ 18415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=e266c69b
# UVM_INFO dma_monitor.sv(33) @ 18435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=e266c69b rdata = eb5dbccd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 18435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 18435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=ff1768b9
# UVM_INFO dma_monitor.sv(33) @ 18455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=ff1768b9 rdata = eb5dbccd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 18455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: ff1768b9 Mir: ff1768b9
# UVM_INFO dma_driver.sv(48) @ 18475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=ff1768b9
# UVM_INFO dma_monitor.sv(33) @ 18475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = ff1768b9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 18475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: ff1768b9 Mir: ff1768b9
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=676d7d07
# UVM_INFO dma_monitor.sv(33) @ 18495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=676d7d07 rdata = ff1768b9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 18495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 18515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 18515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 18515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 18515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1c8
# UVM_INFO dma_monitor.sv(33) @ 18535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1c8 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 18535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1c8 Mir: 1c8
# UVM_INFO dma_driver.sv(48) @ 18555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1c8
# UVM_INFO dma_monitor.sv(33) @ 18555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1c8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 18555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1c8 Mir:1c8 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 18555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xe5050000
# UVM_INFO dma_driver.sv(29) @ 18555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=fa297667
# UVM_INFO dma_monitor.sv(33) @ 18575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=fa297667 rdata = 1c8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 18575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xfa297667
# UVM_INFO dma_reg_sequence.sv(215) @ 18575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xfa290000
# UVM_INFO dma_reg_sequence.sv(221) @ 18575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 18575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=142fae2b
# UVM_INFO dma_monitor.sv(33) @ 18595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=142fae2b rdata = 1c8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 18595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=22293 io_mem=1 (wdata=0x142fae2b)
# UVM_INFO dma_reg_sequence.sv(257) @ 18595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1ae2b Mir: 1ae2b
# UVM_INFO dma_driver.sv(48) @ 18615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1ae2b
# UVM_INFO dma_monitor.sv(33) @ 18615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1ae2b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 18615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=22293 io_mem=1 (rdata=0x1ae2b)
# UVM_INFO dma_reg_sequence.sv(264) @ 18615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1ae2b Mir:1ae2b 
# UVM_INFO dma_driver.sv(48) @ 18635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1ae2a
# UVM_INFO dma_monitor.sv(33) @ 18635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1ae2a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 18635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=22293 io_mem=1 (rdata=0x1ae2a)
# UVM_INFO dma_reg_sequence.sv(271) @ 18635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1ae2a Mir:1ae2a 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=7fc150df
# UVM_INFO dma_monitor.sv(33) @ 18655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=7fc150df rdata = 1ae2a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 18655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 7fc150df Mir: 7fc150df
# UVM_INFO dma_driver.sv(48) @ 18675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=7fc150df
# UVM_INFO dma_monitor.sv(33) @ 18675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 7fc150df wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 18675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:7fc150df Mir:7fc150df 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=7683880a
# UVM_INFO dma_monitor.sv(33) @ 18695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=7683880a rdata = 7fc150df wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 18695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 7683880a Mir: 7683880a
# UVM_INFO dma_driver.sv(48) @ 18715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=7683880a
# UVM_INFO dma_monitor.sv(33) @ 18715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 7683880a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 18715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 7683880a Mir: 7683880a
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=623f9405
# UVM_INFO dma_monitor.sv(33) @ 18735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=623f9405 rdata = 7683880a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 18735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 623f9405 Mir: 623f9405
# UVM_INFO dma_driver.sv(48) @ 18755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=623f9405
# UVM_INFO dma_monitor.sv(33) @ 18755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 623f9405 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 18755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:623f9405 Mir:623f9405 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 18755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x4b27f524
# UVM_INFO dma_driver.sv(29) @ 18755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=4b27f524
# UVM_INFO dma_monitor.sv(33) @ 18775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=4b27f524 rdata = 623f9405 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 18775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 18775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 18775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xae87526d
# UVM_INFO dma_driver.sv(29) @ 18775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=ae87526d
# UVM_INFO dma_monitor.sv(33) @ 18795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=ae87526d rdata = 623f9405 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 18795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 18795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=72f58192
# UVM_INFO dma_monitor.sv(33) @ 18815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=72f58192 rdata = 623f9405 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 18815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 72f58192 Mir: 72f58192
# UVM_INFO dma_driver.sv(48) @ 18835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=72f58192
# UVM_INFO dma_monitor.sv(33) @ 18835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 72f58192 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 18835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 72f58192 Mir: 72f58192
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=ad570236
# UVM_INFO dma_monitor.sv(33) @ 18855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=ad570236 rdata = 72f58192 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 18855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 18875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 18875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 18875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 18875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1cf
# UVM_INFO dma_monitor.sv(33) @ 18895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1cf rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 18895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1cf Mir: 1cf
# UVM_INFO dma_driver.sv(48) @ 18915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1cf
# UVM_INFO dma_monitor.sv(33) @ 18915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1cf wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 18915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1cf Mir:1cf 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 18915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xfa290000
# UVM_INFO dma_driver.sv(29) @ 18915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=e4da9e5c
# UVM_INFO dma_monitor.sv(33) @ 18935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=e4da9e5c rdata = 1cf wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 18935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xe4da9e5c
# UVM_INFO dma_reg_sequence.sv(215) @ 18935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xe4da0000
# UVM_INFO dma_reg_sequence.sv(221) @ 18935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 18935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=5e991013
# UVM_INFO dma_monitor.sv(33) @ 18955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=5e991013 rdata = 1cf wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 18955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=2057 io_mem=1 (wdata=0x5e991013)
# UVM_INFO dma_reg_sequence.sv(257) @ 18955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 11013 Mir: 11013
# UVM_INFO dma_driver.sv(48) @ 18975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=11013
# UVM_INFO dma_monitor.sv(33) @ 18975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 11013 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 18975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=2057 io_mem=1 (rdata=0x11013)
# UVM_INFO dma_reg_sequence.sv(264) @ 18975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:11013 Mir:11013 
# UVM_INFO dma_driver.sv(48) @ 18995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=11012
# UVM_INFO dma_monitor.sv(33) @ 18995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 11012 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 18995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=2057 io_mem=1 (rdata=0x11012)
# UVM_INFO dma_reg_sequence.sv(271) @ 18995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:11012 Mir:11012 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 18995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=75ead20
# UVM_INFO dma_monitor.sv(33) @ 19015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=75ead20 rdata = 11012 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 19015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 75ead20 Mir: 75ead20
# UVM_INFO dma_driver.sv(48) @ 19035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=75ead20
# UVM_INFO dma_monitor.sv(33) @ 19035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 75ead20 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 19035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:75ead20 Mir:75ead20 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=93bbab28
# UVM_INFO dma_monitor.sv(33) @ 19055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=93bbab28 rdata = 75ead20 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 19055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 93bbab28 Mir: 93bbab28
# UVM_INFO dma_driver.sv(48) @ 19075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=93bbab28
# UVM_INFO dma_monitor.sv(33) @ 19075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 93bbab28 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 19075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 93bbab28 Mir: 93bbab28
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=ad7d0d85
# UVM_INFO dma_monitor.sv(33) @ 19095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=ad7d0d85 rdata = 93bbab28 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 19095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: ad7d0d85 Mir: ad7d0d85
# UVM_INFO dma_driver.sv(48) @ 19115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=ad7d0d85
# UVM_INFO dma_monitor.sv(33) @ 19115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = ad7d0d85 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 19115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:ad7d0d85 Mir:ad7d0d85 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 19115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x89828ba4
# UVM_INFO dma_driver.sv(29) @ 19115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=89828ba4
# UVM_INFO dma_monitor.sv(33) @ 19135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=89828ba4 rdata = ad7d0d85 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 19135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 19135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 19135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x23e309ea
# UVM_INFO dma_driver.sv(29) @ 19135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=23e309ea
# UVM_INFO dma_monitor.sv(33) @ 19155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=23e309ea rdata = ad7d0d85 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 19155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 19155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=30a862bb
# UVM_INFO dma_monitor.sv(33) @ 19175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=30a862bb rdata = ad7d0d85 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 19175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 30a862bb Mir: 30a862bb
# UVM_INFO dma_driver.sv(48) @ 19195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=30a862bb
# UVM_INFO dma_monitor.sv(33) @ 19195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 30a862bb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 19195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 30a862bb Mir: 30a862bb
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=a2b39e2c
# UVM_INFO dma_monitor.sv(33) @ 19215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=a2b39e2c rdata = 30a862bb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 19215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 19235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 19235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 19235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 19235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=52
# UVM_INFO dma_monitor.sv(33) @ 19255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=52 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 19255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 52 Mir: 52
# UVM_INFO dma_driver.sv(48) @ 19275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=52
# UVM_INFO dma_monitor.sv(33) @ 19275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 52 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 19275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:52 Mir:52 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 19275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xe4da0000
# UVM_INFO dma_driver.sv(29) @ 19275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=7f55fb98
# UVM_INFO dma_monitor.sv(33) @ 19295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=7f55fb98 rdata = 52 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 19295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x7f55fb98
# UVM_INFO dma_reg_sequence.sv(215) @ 19295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x7f550000
# UVM_INFO dma_reg_sequence.sv(221) @ 19295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 19295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=f0057b98
# UVM_INFO dma_monitor.sv(33) @ 19315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=f0057b98 rdata = 52 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 19315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=15820 io_mem=1 (wdata=0xf0057b98)
# UVM_INFO dma_reg_sequence.sv(257) @ 19315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 17b98 Mir: 17b98
# UVM_INFO dma_driver.sv(48) @ 19335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=17b98
# UVM_INFO dma_monitor.sv(33) @ 19335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 17b98 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 19335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=15820 io_mem=1 (rdata=0x17b98)
# UVM_INFO dma_reg_sequence.sv(264) @ 19335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:17b98 Mir:17b98 
# UVM_INFO dma_driver.sv(48) @ 19355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=17b98
# UVM_INFO dma_monitor.sv(33) @ 19355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 17b98 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 19355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=15820 io_mem=1 (rdata=0x17b98)
# UVM_INFO dma_reg_sequence.sv(271) @ 19355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:17b98 Mir:17b98 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=671b0eb1
# UVM_INFO dma_monitor.sv(33) @ 19375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=671b0eb1 rdata = 17b98 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 19375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 671b0eb1 Mir: 671b0eb1
# UVM_INFO dma_driver.sv(48) @ 19395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=671b0eb1
# UVM_INFO dma_monitor.sv(33) @ 19395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 671b0eb1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 19395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:671b0eb1 Mir:671b0eb1 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=a0fd2e67
# UVM_INFO dma_monitor.sv(33) @ 19415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=a0fd2e67 rdata = 671b0eb1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 19415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: a0fd2e67 Mir: a0fd2e67
# UVM_INFO dma_driver.sv(48) @ 19435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=a0fd2e67
# UVM_INFO dma_monitor.sv(33) @ 19435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = a0fd2e67 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 19435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: a0fd2e67 Mir: a0fd2e67
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=275d84ae
# UVM_INFO dma_monitor.sv(33) @ 19455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=275d84ae rdata = a0fd2e67 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 19455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 275d84ae Mir: 275d84ae
# UVM_INFO dma_driver.sv(48) @ 19475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=275d84ae
# UVM_INFO dma_monitor.sv(33) @ 19475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 275d84ae wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 19475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:275d84ae Mir:275d84ae 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 19475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xd1bf7eb7
# UVM_INFO dma_driver.sv(29) @ 19475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=d1bf7eb7
# UVM_INFO dma_monitor.sv(33) @ 19495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=d1bf7eb7 rdata = 275d84ae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 19495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 19495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 19495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x3f35b307
# UVM_INFO dma_driver.sv(29) @ 19495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=3f35b307
# UVM_INFO dma_monitor.sv(33) @ 19515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=3f35b307 rdata = 275d84ae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 19515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 19515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=4f11dc1f
# UVM_INFO dma_monitor.sv(33) @ 19535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=4f11dc1f rdata = 275d84ae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 19535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 4f11dc1f Mir: 4f11dc1f
# UVM_INFO dma_driver.sv(48) @ 19555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=4f11dc1f
# UVM_INFO dma_monitor.sv(33) @ 19555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 4f11dc1f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 19555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 4f11dc1f Mir: 4f11dc1f
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=f1877ab7
# UVM_INFO dma_monitor.sv(33) @ 19575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=f1877ab7 rdata = 4f11dc1f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 19575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 19595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 19595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 19595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 19595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=115
# UVM_INFO dma_monitor.sv(33) @ 19615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=115 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 19615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 115 Mir: 115
# UVM_INFO dma_driver.sv(48) @ 19635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=115
# UVM_INFO dma_monitor.sv(33) @ 19635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 115 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 19635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:115 Mir:115 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 19635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x7f550000
# UVM_INFO dma_driver.sv(29) @ 19635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=7f051d5d
# UVM_INFO dma_monitor.sv(33) @ 19655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=7f051d5d rdata = 115 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 19655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x7f051d5d
# UVM_INFO dma_reg_sequence.sv(215) @ 19655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x7f050000
# UVM_INFO dma_reg_sequence.sv(221) @ 19655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 19655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=4d80eb92
# UVM_INFO dma_monitor.sv(33) @ 19675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=4d80eb92 rdata = 115 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 19675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=30153 io_mem=0 (wdata=0x4d80eb92)
# UVM_INFO dma_reg_sequence.sv(257) @ 19675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: eb92 Mir: eb92
# UVM_INFO dma_driver.sv(48) @ 19695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=eb92
# UVM_INFO dma_monitor.sv(33) @ 19695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = eb92 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 19695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=30153 io_mem=0 (rdata=0xeb92)
# UVM_INFO dma_reg_sequence.sv(264) @ 19695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:eb92 Mir:eb92 
# UVM_INFO dma_driver.sv(48) @ 19715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=eb92
# UVM_INFO dma_monitor.sv(33) @ 19715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = eb92 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 19715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=30153 io_mem=0 (rdata=0xeb92)
# UVM_INFO dma_reg_sequence.sv(271) @ 19715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:eb92 Mir:eb92 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=58dbc419
# UVM_INFO dma_monitor.sv(33) @ 19735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=58dbc419 rdata = eb92 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 19735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 58dbc419 Mir: 58dbc419
# UVM_INFO dma_driver.sv(48) @ 19755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=58dbc419
# UVM_INFO dma_monitor.sv(33) @ 19755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 58dbc419 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 19755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:58dbc419 Mir:58dbc419 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=a6dc3193
# UVM_INFO dma_monitor.sv(33) @ 19775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=a6dc3193 rdata = 58dbc419 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 19775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: a6dc3193 Mir: a6dc3193
# UVM_INFO dma_driver.sv(48) @ 19795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=a6dc3193
# UVM_INFO dma_monitor.sv(33) @ 19795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = a6dc3193 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 19795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: a6dc3193 Mir: a6dc3193
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=3dcfa28
# UVM_INFO dma_monitor.sv(33) @ 19815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=3dcfa28 rdata = a6dc3193 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 19815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 3dcfa28 Mir: 3dcfa28
# UVM_INFO dma_driver.sv(48) @ 19835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=3dcfa28
# UVM_INFO dma_monitor.sv(33) @ 19835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 3dcfa28 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 19835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:3dcfa28 Mir:3dcfa28 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 19835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xeed7fe09
# UVM_INFO dma_driver.sv(29) @ 19835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=eed7fe09
# UVM_INFO dma_monitor.sv(33) @ 19855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=eed7fe09 rdata = 3dcfa28 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 19855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 19855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 19855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x7a9d5568
# UVM_INFO dma_driver.sv(29) @ 19855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=7a9d5568
# UVM_INFO dma_monitor.sv(33) @ 19875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=7a9d5568 rdata = 3dcfa28 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 19875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 19875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=de417eb3
# UVM_INFO dma_monitor.sv(33) @ 19895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=de417eb3 rdata = 3dcfa28 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 19895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: de417eb3 Mir: de417eb3
# UVM_INFO dma_driver.sv(48) @ 19915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=de417eb3
# UVM_INFO dma_monitor.sv(33) @ 19915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = de417eb3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 19915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: de417eb3 Mir: de417eb3
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=4af0ad06
# UVM_INFO dma_monitor.sv(33) @ 19935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=4af0ad06 rdata = de417eb3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 19935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 19955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 19955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 19955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 19955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 19955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=11b
# UVM_INFO dma_monitor.sv(33) @ 19975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=11b rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 19975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 11b Mir: 11b
# UVM_INFO dma_driver.sv(48) @ 19995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=11b
# UVM_INFO dma_monitor.sv(33) @ 19995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 11b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 19995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:11b Mir:11b 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 19995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x7f050000
# UVM_INFO dma_driver.sv(29) @ 19995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=b19591c1
# UVM_INFO dma_monitor.sv(33) @ 20015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=b19591c1 rdata = 11b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 20015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xb19591c1
# UVM_INFO dma_reg_sequence.sv(215) @ 20015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xb1950000
# UVM_INFO dma_reg_sequence.sv(221) @ 20015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 20015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=8a1d2bd3
# UVM_INFO dma_monitor.sv(33) @ 20035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=8a1d2bd3 rdata = 11b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 20035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=5609 io_mem=1 (wdata=0x8a1d2bd3)
# UVM_INFO dma_reg_sequence.sv(257) @ 20035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 12bd3 Mir: 12bd3
# UVM_INFO dma_driver.sv(48) @ 20055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=12bd3
# UVM_INFO dma_monitor.sv(33) @ 20055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 12bd3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 20055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=5609 io_mem=1 (rdata=0x12bd3)
# UVM_INFO dma_reg_sequence.sv(264) @ 20055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:12bd3 Mir:12bd3 
# UVM_INFO dma_driver.sv(48) @ 20075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=12bd2
# UVM_INFO dma_monitor.sv(33) @ 20075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 12bd2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 20075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=5609 io_mem=1 (rdata=0x12bd2)
# UVM_INFO dma_reg_sequence.sv(271) @ 20075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:12bd2 Mir:12bd2 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=57a82784
# UVM_INFO dma_monitor.sv(33) @ 20095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=57a82784 rdata = 12bd2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 20095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 57a82784 Mir: 57a82784
# UVM_INFO dma_driver.sv(48) @ 20115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=57a82784
# UVM_INFO dma_monitor.sv(33) @ 20115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 57a82784 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 20115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:57a82784 Mir:57a82784 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=3ca1d675
# UVM_INFO dma_monitor.sv(33) @ 20135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=3ca1d675 rdata = 57a82784 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 20135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 3ca1d675 Mir: 3ca1d675
# UVM_INFO dma_driver.sv(48) @ 20155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=3ca1d675
# UVM_INFO dma_monitor.sv(33) @ 20155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 3ca1d675 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 20155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 3ca1d675 Mir: 3ca1d675
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=bbb7a156
# UVM_INFO dma_monitor.sv(33) @ 20175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=bbb7a156 rdata = 3ca1d675 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 20175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: bbb7a156 Mir: bbb7a156
# UVM_INFO dma_driver.sv(48) @ 20195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=bbb7a156
# UVM_INFO dma_monitor.sv(33) @ 20195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = bbb7a156 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 20195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:bbb7a156 Mir:bbb7a156 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 20195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xafcd1150
# UVM_INFO dma_driver.sv(29) @ 20195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=afcd1150
# UVM_INFO dma_monitor.sv(33) @ 20215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=afcd1150 rdata = bbb7a156 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 20215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 20215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 20215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xdb2d1234
# UVM_INFO dma_driver.sv(29) @ 20215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=db2d1234
# UVM_INFO dma_monitor.sv(33) @ 20235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=db2d1234 rdata = bbb7a156 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 20235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 20235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=38d959d1
# UVM_INFO dma_monitor.sv(33) @ 20255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=38d959d1 rdata = bbb7a156 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 20255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 38d959d1 Mir: 38d959d1
# UVM_INFO dma_driver.sv(48) @ 20275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=38d959d1
# UVM_INFO dma_monitor.sv(33) @ 20275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 38d959d1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 20275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 38d959d1 Mir: 38d959d1
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=ca9a36a2
# UVM_INFO dma_monitor.sv(33) @ 20295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=ca9a36a2 rdata = 38d959d1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 20295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 20315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 20315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 20315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 20315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=f9
# UVM_INFO dma_monitor.sv(33) @ 20335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=f9 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 20335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: f9 Mir: f9
# UVM_INFO dma_driver.sv(48) @ 20355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=f9
# UVM_INFO dma_monitor.sv(33) @ 20355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = f9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 20355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:f9 Mir:f9 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 20355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xb1950000
# UVM_INFO dma_driver.sv(29) @ 20355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=f715bb72
# UVM_INFO dma_monitor.sv(33) @ 20375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=f715bb72 rdata = f9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 20375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xf715bb72
# UVM_INFO dma_reg_sequence.sv(215) @ 20375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xf7150000
# UVM_INFO dma_reg_sequence.sv(221) @ 20375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 20375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=e9f38766
# UVM_INFO dma_monitor.sv(33) @ 20395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=e9f38766 rdata = f9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 20395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=17331 io_mem=1 (wdata=0xe9f38766)
# UVM_INFO dma_reg_sequence.sv(257) @ 20395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 18766 Mir: 18766
# UVM_INFO dma_driver.sv(48) @ 20415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=18766
# UVM_INFO dma_monitor.sv(33) @ 20415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 18766 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 20415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=17331 io_mem=1 (rdata=0x18766)
# UVM_INFO dma_reg_sequence.sv(264) @ 20415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:18766 Mir:18766 
# UVM_INFO dma_driver.sv(48) @ 20435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=18766
# UVM_INFO dma_monitor.sv(33) @ 20435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 18766 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 20435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=17331 io_mem=1 (rdata=0x18766)
# UVM_INFO dma_reg_sequence.sv(271) @ 20435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:18766 Mir:18766 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=d5198d05
# UVM_INFO dma_monitor.sv(33) @ 20455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=d5198d05 rdata = 18766 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 20455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: d5198d05 Mir: d5198d05
# UVM_INFO dma_driver.sv(48) @ 20475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=d5198d05
# UVM_INFO dma_monitor.sv(33) @ 20475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = d5198d05 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 20475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:d5198d05 Mir:d5198d05 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=d98aecef
# UVM_INFO dma_monitor.sv(33) @ 20495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=d98aecef rdata = d5198d05 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 20495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: d98aecef Mir: d98aecef
# UVM_INFO dma_driver.sv(48) @ 20515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=d98aecef
# UVM_INFO dma_monitor.sv(33) @ 20515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = d98aecef wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 20515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: d98aecef Mir: d98aecef
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=a53f2862
# UVM_INFO dma_monitor.sv(33) @ 20535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=a53f2862 rdata = d98aecef wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 20535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: a53f2862 Mir: a53f2862
# UVM_INFO dma_driver.sv(48) @ 20555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=a53f2862
# UVM_INFO dma_monitor.sv(33) @ 20555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = a53f2862 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 20555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:a53f2862 Mir:a53f2862 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 20555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x12413b15
# UVM_INFO dma_driver.sv(29) @ 20555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=12413b15
# UVM_INFO dma_monitor.sv(33) @ 20575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=12413b15 rdata = a53f2862 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 20575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 20575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 20575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x33febf3d
# UVM_INFO dma_driver.sv(29) @ 20575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=33febf3d
# UVM_INFO dma_monitor.sv(33) @ 20595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=33febf3d rdata = a53f2862 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 20595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 20595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=acac424e
# UVM_INFO dma_monitor.sv(33) @ 20615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=acac424e rdata = a53f2862 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 20615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: acac424e Mir: acac424e
# UVM_INFO dma_driver.sv(48) @ 20635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=acac424e
# UVM_INFO dma_monitor.sv(33) @ 20635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = acac424e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 20635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: acac424e Mir: acac424e
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=48ab3e5a
# UVM_INFO dma_monitor.sv(33) @ 20655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=48ab3e5a rdata = acac424e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 20655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 20675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 20675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 20675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 20675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=122
# UVM_INFO dma_monitor.sv(33) @ 20695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=122 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 20695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 122 Mir: 122
# UVM_INFO dma_driver.sv(48) @ 20715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=122
# UVM_INFO dma_monitor.sv(33) @ 20715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 122 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 20715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:122 Mir:122 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 20715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xf7150000
# UVM_INFO dma_driver.sv(29) @ 20715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=11983e15
# UVM_INFO dma_monitor.sv(33) @ 20735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=11983e15 rdata = 122 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 20735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x11983e15
# UVM_INFO dma_reg_sequence.sv(215) @ 20735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x11980000
# UVM_INFO dma_reg_sequence.sv(221) @ 20735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 20735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=96c2525c
# UVM_INFO dma_monitor.sv(33) @ 20755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=96c2525c rdata = 122 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 20755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=10542 io_mem=0 (wdata=0x96c2525c)
# UVM_INFO dma_reg_sequence.sv(257) @ 20755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 525c Mir: 525c
# UVM_INFO dma_driver.sv(48) @ 20775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=525c
# UVM_INFO dma_monitor.sv(33) @ 20775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 525c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 20775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=10542 io_mem=0 (rdata=0x525c)
# UVM_INFO dma_reg_sequence.sv(264) @ 20775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:525c Mir:525c 
# UVM_INFO dma_driver.sv(48) @ 20795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=525c
# UVM_INFO dma_monitor.sv(33) @ 20795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 525c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 20795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=10542 io_mem=0 (rdata=0x525c)
# UVM_INFO dma_reg_sequence.sv(271) @ 20795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:525c Mir:525c 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=149da4de
# UVM_INFO dma_monitor.sv(33) @ 20815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=149da4de rdata = 525c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 20815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 149da4de Mir: 149da4de
# UVM_INFO dma_driver.sv(48) @ 20835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=149da4de
# UVM_INFO dma_monitor.sv(33) @ 20835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 149da4de wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 20835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:149da4de Mir:149da4de 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=7422bc54
# UVM_INFO dma_monitor.sv(33) @ 20855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=7422bc54 rdata = 149da4de wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 20855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 7422bc54 Mir: 7422bc54
# UVM_INFO dma_driver.sv(48) @ 20875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=7422bc54
# UVM_INFO dma_monitor.sv(33) @ 20875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 7422bc54 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 20875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 7422bc54 Mir: 7422bc54
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=9256e2be
# UVM_INFO dma_monitor.sv(33) @ 20895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=9256e2be rdata = 7422bc54 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 20895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 9256e2be Mir: 9256e2be
# UVM_INFO dma_driver.sv(48) @ 20915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=9256e2be
# UVM_INFO dma_monitor.sv(33) @ 20915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 9256e2be wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 20915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:9256e2be Mir:9256e2be 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 20915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x8b549a4d
# UVM_INFO dma_driver.sv(29) @ 20915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=8b549a4d
# UVM_INFO dma_monitor.sv(33) @ 20935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=8b549a4d rdata = 9256e2be wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 20935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 20935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 20935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xd1c138fa
# UVM_INFO dma_driver.sv(29) @ 20935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=d1c138fa
# UVM_INFO dma_monitor.sv(33) @ 20955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=d1c138fa rdata = 9256e2be wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 20955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 20955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=e50cf9f8
# UVM_INFO dma_monitor.sv(33) @ 20975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=e50cf9f8 rdata = 9256e2be wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 20975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: e50cf9f8 Mir: e50cf9f8
# UVM_INFO dma_driver.sv(48) @ 20995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=e50cf9f8
# UVM_INFO dma_monitor.sv(33) @ 20995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = e50cf9f8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 20995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: e50cf9f8 Mir: e50cf9f8
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 20995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=3bdeb6bc
# UVM_INFO dma_monitor.sv(33) @ 21015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=3bdeb6bc rdata = e50cf9f8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 21015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 21035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 21035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 21035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 21035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=10a
# UVM_INFO dma_monitor.sv(33) @ 21055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=10a rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 21055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 10a Mir: 10a
# UVM_INFO dma_driver.sv(48) @ 21075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=10a
# UVM_INFO dma_monitor.sv(33) @ 21075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 10a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 21075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:10a Mir:10a 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 21075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x11980000
# UVM_INFO dma_driver.sv(29) @ 21075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=de847271
# UVM_INFO dma_monitor.sv(33) @ 21095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=de847271 rdata = 10a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 21095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xde847271
# UVM_INFO dma_reg_sequence.sv(215) @ 21095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xde840000
# UVM_INFO dma_reg_sequence.sv(221) @ 21095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 21095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=bef04f13
# UVM_INFO dma_monitor.sv(33) @ 21115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=bef04f13 rdata = 10a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 21115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=10121 io_mem=0 (wdata=0xbef04f13)
# UVM_INFO dma_reg_sequence.sv(257) @ 21115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 4f13 Mir: 4f13
# UVM_INFO dma_driver.sv(48) @ 21135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=4f13
# UVM_INFO dma_monitor.sv(33) @ 21135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 4f13 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 21135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=10121 io_mem=0 (rdata=0x4f13)
# UVM_INFO dma_reg_sequence.sv(264) @ 21135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:4f13 Mir:4f13 
# UVM_INFO dma_driver.sv(48) @ 21155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=4f12
# UVM_INFO dma_monitor.sv(33) @ 21155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 4f12 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 21155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=10121 io_mem=0 (rdata=0x4f12)
# UVM_INFO dma_reg_sequence.sv(271) @ 21155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:4f12 Mir:4f12 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=b30fb4d4
# UVM_INFO dma_monitor.sv(33) @ 21175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=b30fb4d4 rdata = 4f12 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 21175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: b30fb4d4 Mir: b30fb4d4
# UVM_INFO dma_driver.sv(48) @ 21195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=b30fb4d4
# UVM_INFO dma_monitor.sv(33) @ 21195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = b30fb4d4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 21195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:b30fb4d4 Mir:b30fb4d4 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=1526cd6a
# UVM_INFO dma_monitor.sv(33) @ 21215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=1526cd6a rdata = b30fb4d4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 21215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 1526cd6a Mir: 1526cd6a
# UVM_INFO dma_driver.sv(48) @ 21235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=1526cd6a
# UVM_INFO dma_monitor.sv(33) @ 21235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 1526cd6a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 21235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 1526cd6a Mir: 1526cd6a
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=ac1fcbeb
# UVM_INFO dma_monitor.sv(33) @ 21255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=ac1fcbeb rdata = 1526cd6a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 21255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: ac1fcbeb Mir: ac1fcbeb
# UVM_INFO dma_driver.sv(48) @ 21275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=ac1fcbeb
# UVM_INFO dma_monitor.sv(33) @ 21275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = ac1fcbeb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 21275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:ac1fcbeb Mir:ac1fcbeb 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 21275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xa8b49cb2
# UVM_INFO dma_driver.sv(29) @ 21275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=a8b49cb2
# UVM_INFO dma_monitor.sv(33) @ 21295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=a8b49cb2 rdata = ac1fcbeb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 21295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 21295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 21295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xb1e3dc7d
# UVM_INFO dma_driver.sv(29) @ 21295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=b1e3dc7d
# UVM_INFO dma_monitor.sv(33) @ 21315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=b1e3dc7d rdata = ac1fcbeb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 21315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 21315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=5f7b3cff
# UVM_INFO dma_monitor.sv(33) @ 21335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=5f7b3cff rdata = ac1fcbeb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 21335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 5f7b3cff Mir: 5f7b3cff
# UVM_INFO dma_driver.sv(48) @ 21355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=5f7b3cff
# UVM_INFO dma_monitor.sv(33) @ 21355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 5f7b3cff wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 21355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 5f7b3cff Mir: 5f7b3cff
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=342f236a
# UVM_INFO dma_monitor.sv(33) @ 21375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=342f236a rdata = 5f7b3cff wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 21375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 21395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 21395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 21395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 21395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=c5
# UVM_INFO dma_monitor.sv(33) @ 21415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=c5 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 21415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: c5 Mir: c5
# UVM_INFO dma_driver.sv(48) @ 21435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=c5
# UVM_INFO dma_monitor.sv(33) @ 21435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = c5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 21435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:c5 Mir:c5 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 21435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xde840000
# UVM_INFO dma_driver.sv(29) @ 21435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=7c380822
# UVM_INFO dma_monitor.sv(33) @ 21455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=7c380822 rdata = c5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 21455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x7c380822
# UVM_INFO dma_reg_sequence.sv(215) @ 21455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x7c380000
# UVM_INFO dma_reg_sequence.sv(221) @ 21455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 21455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=992fcbaa
# UVM_INFO dma_monitor.sv(33) @ 21475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=992fcbaa rdata = c5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 21475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=26069 io_mem=1 (wdata=0x992fcbaa)
# UVM_INFO dma_reg_sequence.sv(257) @ 21475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1cbaa Mir: 1cbaa
# UVM_INFO dma_driver.sv(48) @ 21495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1cbaa
# UVM_INFO dma_monitor.sv(33) @ 21495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1cbaa wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 21495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=26069 io_mem=1 (rdata=0x1cbaa)
# UVM_INFO dma_reg_sequence.sv(264) @ 21495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1cbaa Mir:1cbaa 
# UVM_INFO dma_driver.sv(48) @ 21515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1cbaa
# UVM_INFO dma_monitor.sv(33) @ 21515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1cbaa wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 21515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=26069 io_mem=1 (rdata=0x1cbaa)
# UVM_INFO dma_reg_sequence.sv(271) @ 21515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1cbaa Mir:1cbaa 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=f820eae8
# UVM_INFO dma_monitor.sv(33) @ 21535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=f820eae8 rdata = 1cbaa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 21535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: f820eae8 Mir: f820eae8
# UVM_INFO dma_driver.sv(48) @ 21555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=f820eae8
# UVM_INFO dma_monitor.sv(33) @ 21555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = f820eae8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 21555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:f820eae8 Mir:f820eae8 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=15642436
# UVM_INFO dma_monitor.sv(33) @ 21575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=15642436 rdata = f820eae8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 21575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 15642436 Mir: 15642436
# UVM_INFO dma_driver.sv(48) @ 21595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=15642436
# UVM_INFO dma_monitor.sv(33) @ 21595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 15642436 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 21595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 15642436 Mir: 15642436
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=ecb8578b
# UVM_INFO dma_monitor.sv(33) @ 21615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=ecb8578b rdata = 15642436 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 21615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: ecb8578b Mir: ecb8578b
# UVM_INFO dma_driver.sv(48) @ 21635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=ecb8578b
# UVM_INFO dma_monitor.sv(33) @ 21635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = ecb8578b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 21635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:ecb8578b Mir:ecb8578b 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 21635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x6d670e6a
# UVM_INFO dma_driver.sv(29) @ 21635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=6d670e6a
# UVM_INFO dma_monitor.sv(33) @ 21655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=6d670e6a rdata = ecb8578b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 21655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 21655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 21655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xc903a842
# UVM_INFO dma_driver.sv(29) @ 21655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=c903a842
# UVM_INFO dma_monitor.sv(33) @ 21675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=c903a842 rdata = ecb8578b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 21675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 21675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=18307bb8
# UVM_INFO dma_monitor.sv(33) @ 21695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=18307bb8 rdata = ecb8578b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 21695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 18307bb8 Mir: 18307bb8
# UVM_INFO dma_driver.sv(48) @ 21715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=18307bb8
# UVM_INFO dma_monitor.sv(33) @ 21715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 18307bb8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 21715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 18307bb8 Mir: 18307bb8
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=169152e8
# UVM_INFO dma_monitor.sv(33) @ 21735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=169152e8 rdata = 18307bb8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 21735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 21755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 21755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 21755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 21755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=37
# UVM_INFO dma_monitor.sv(33) @ 21775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=37 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 21775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 37 Mir: 37
# UVM_INFO dma_driver.sv(48) @ 21795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=37
# UVM_INFO dma_monitor.sv(33) @ 21795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 37 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 21795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:37 Mir:37 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 21795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x7c380000
# UVM_INFO dma_driver.sv(29) @ 21795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=abe81e10
# UVM_INFO dma_monitor.sv(33) @ 21815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=abe81e10 rdata = 37 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 21815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xabe81e10
# UVM_INFO dma_reg_sequence.sv(215) @ 21815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xabe80000
# UVM_INFO dma_reg_sequence.sv(221) @ 21815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 21815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=77855ea2
# UVM_INFO dma_monitor.sv(33) @ 21835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=77855ea2 rdata = 37 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 21835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=12113 io_mem=1 (wdata=0x77855ea2)
# UVM_INFO dma_reg_sequence.sv(257) @ 21835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 15ea2 Mir: 15ea2
# UVM_INFO dma_driver.sv(48) @ 21855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=15ea2
# UVM_INFO dma_monitor.sv(33) @ 21855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 15ea2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 21855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=12113 io_mem=1 (rdata=0x15ea2)
# UVM_INFO dma_reg_sequence.sv(264) @ 21855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:15ea2 Mir:15ea2 
# UVM_INFO dma_driver.sv(48) @ 21875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=15ea2
# UVM_INFO dma_monitor.sv(33) @ 21875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 15ea2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 21875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=12113 io_mem=1 (rdata=0x15ea2)
# UVM_INFO dma_reg_sequence.sv(271) @ 21875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:15ea2 Mir:15ea2 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=6048a5dc
# UVM_INFO dma_monitor.sv(33) @ 21895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=6048a5dc rdata = 15ea2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 21895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 6048a5dc Mir: 6048a5dc
# UVM_INFO dma_driver.sv(48) @ 21915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=6048a5dc
# UVM_INFO dma_monitor.sv(33) @ 21915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 6048a5dc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 21915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:6048a5dc Mir:6048a5dc 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=d2151693
# UVM_INFO dma_monitor.sv(33) @ 21935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=d2151693 rdata = 6048a5dc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 21935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: d2151693 Mir: d2151693
# UVM_INFO dma_driver.sv(48) @ 21955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=d2151693
# UVM_INFO dma_monitor.sv(33) @ 21955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = d2151693 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 21955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: d2151693 Mir: d2151693
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 21955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=40cda2c6
# UVM_INFO dma_monitor.sv(33) @ 21975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=40cda2c6 rdata = d2151693 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 21975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 40cda2c6 Mir: 40cda2c6
# UVM_INFO dma_driver.sv(48) @ 21995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=40cda2c6
# UVM_INFO dma_monitor.sv(33) @ 21995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 40cda2c6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 21995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:40cda2c6 Mir:40cda2c6 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 21995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x4dcef307
# UVM_INFO dma_driver.sv(29) @ 21995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=4dcef307
# UVM_INFO dma_monitor.sv(33) @ 22015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=4dcef307 rdata = 40cda2c6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 22015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 22015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 22015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xd4353f5b
# UVM_INFO dma_driver.sv(29) @ 22015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=d4353f5b
# UVM_INFO dma_monitor.sv(33) @ 22035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=d4353f5b rdata = 40cda2c6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 22035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 22035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=a0203d7b
# UVM_INFO dma_monitor.sv(33) @ 22055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=a0203d7b rdata = 40cda2c6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 22055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: a0203d7b Mir: a0203d7b
# UVM_INFO dma_driver.sv(48) @ 22075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=a0203d7b
# UVM_INFO dma_monitor.sv(33) @ 22075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = a0203d7b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 22075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: a0203d7b Mir: a0203d7b
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=73920f3d
# UVM_INFO dma_monitor.sv(33) @ 22095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=73920f3d rdata = a0203d7b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 22095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 22115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 22115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 22115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 22115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=16a
# UVM_INFO dma_monitor.sv(33) @ 22135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=16a rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 22135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 16a Mir: 16a
# UVM_INFO dma_driver.sv(48) @ 22155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=16a
# UVM_INFO dma_monitor.sv(33) @ 22155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 16a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 22155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:16a Mir:16a 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 22155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xabe80000
# UVM_INFO dma_driver.sv(29) @ 22155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=75d357d8
# UVM_INFO dma_monitor.sv(33) @ 22175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=75d357d8 rdata = 16a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 22175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x75d357d8
# UVM_INFO dma_reg_sequence.sv(215) @ 22175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x75d30000
# UVM_INFO dma_reg_sequence.sv(221) @ 22175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 22175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=d02d210e
# UVM_INFO dma_monitor.sv(33) @ 22195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=d02d210e rdata = 16a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 22195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=4231 io_mem=1 (wdata=0xd02d210e)
# UVM_INFO dma_reg_sequence.sv(257) @ 22195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1210e Mir: 1210e
# UVM_INFO dma_driver.sv(48) @ 22215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1210e
# UVM_INFO dma_monitor.sv(33) @ 22215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1210e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 22215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=4231 io_mem=1 (rdata=0x1210e)
# UVM_INFO dma_reg_sequence.sv(264) @ 22215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1210e Mir:1210e 
# UVM_INFO dma_driver.sv(48) @ 22235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1210e
# UVM_INFO dma_monitor.sv(33) @ 22235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1210e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 22235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=4231 io_mem=1 (rdata=0x1210e)
# UVM_INFO dma_reg_sequence.sv(271) @ 22235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1210e Mir:1210e 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=4e351bd1
# UVM_INFO dma_monitor.sv(33) @ 22255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=4e351bd1 rdata = 1210e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 22255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 4e351bd1 Mir: 4e351bd1
# UVM_INFO dma_driver.sv(48) @ 22275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=4e351bd1
# UVM_INFO dma_monitor.sv(33) @ 22275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 4e351bd1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 22275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:4e351bd1 Mir:4e351bd1 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=66a143ed
# UVM_INFO dma_monitor.sv(33) @ 22295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=66a143ed rdata = 4e351bd1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 22295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 66a143ed Mir: 66a143ed
# UVM_INFO dma_driver.sv(48) @ 22315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=66a143ed
# UVM_INFO dma_monitor.sv(33) @ 22315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 66a143ed wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 22315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 66a143ed Mir: 66a143ed
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=e3cb6615
# UVM_INFO dma_monitor.sv(33) @ 22335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=e3cb6615 rdata = 66a143ed wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 22335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: e3cb6615 Mir: e3cb6615
# UVM_INFO dma_driver.sv(48) @ 22355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=e3cb6615
# UVM_INFO dma_monitor.sv(33) @ 22355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = e3cb6615 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 22355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:e3cb6615 Mir:e3cb6615 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 22355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xbe83b81c
# UVM_INFO dma_driver.sv(29) @ 22355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=be83b81c
# UVM_INFO dma_monitor.sv(33) @ 22375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=be83b81c rdata = e3cb6615 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 22375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x7b11
# UVM_INFO dma_reg_sequence.sv(395) @ 22375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 22375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x5f4a9aeb
# UVM_INFO dma_driver.sv(29) @ 22375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=5f4a9aeb
# UVM_INFO dma_monitor.sv(33) @ 22395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=5f4a9aeb rdata = e3cb6615 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 22395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x7e
# UVM_INFO dma_reg_sequence.sv(423) @ 22395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=bc6705b4
# UVM_INFO dma_monitor.sv(33) @ 22415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=bc6705b4 rdata = e3cb6615 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 22415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: bc6705b4 Mir: bc6705b4
# UVM_INFO dma_driver.sv(48) @ 22435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=bc6705b4
# UVM_INFO dma_monitor.sv(33) @ 22435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = bc6705b4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 22435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: bc6705b4 Mir: bc6705b4
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=65c92fc8
# UVM_INFO dma_monitor.sv(33) @ 22455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=65c92fc8 rdata = bc6705b4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 22455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 22475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 22475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 22475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 22475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=f5
# UVM_INFO dma_monitor.sv(33) @ 22495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=f5 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 22495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: f5 Mir: f5
# UVM_INFO dma_driver.sv(48) @ 22515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=f5
# UVM_INFO dma_monitor.sv(33) @ 22515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = f5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 22515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:f5 Mir:f5 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 22515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x75d30000
# UVM_INFO dma_driver.sv(29) @ 22515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=9f8cbf62
# UVM_INFO dma_monitor.sv(33) @ 22535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=9f8cbf62 rdata = f5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 22535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x9f8cbf62
# UVM_INFO dma_reg_sequence.sv(215) @ 22535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x9f8c0000
# UVM_INFO dma_reg_sequence.sv(221) @ 22535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 22535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=81fb1283
# UVM_INFO dma_monitor.sv(33) @ 22555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=81fb1283 rdata = f5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 22555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=2369 io_mem=1 (wdata=0x81fb1283)
# UVM_INFO dma_reg_sequence.sv(257) @ 22555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 11283 Mir: 11283
# UVM_INFO dma_driver.sv(48) @ 22575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=11283
# UVM_INFO dma_monitor.sv(33) @ 22575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 11283 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 22575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=2369 io_mem=1 (rdata=0x11283)
# UVM_INFO dma_reg_sequence.sv(264) @ 22575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:11283 Mir:11283 
# UVM_INFO dma_driver.sv(48) @ 22595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=11282
# UVM_INFO dma_monitor.sv(33) @ 22595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 11282 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 22595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=2369 io_mem=1 (rdata=0x11282)
# UVM_INFO dma_reg_sequence.sv(271) @ 22595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:11282 Mir:11282 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=32a1f08f
# UVM_INFO dma_monitor.sv(33) @ 22615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=32a1f08f rdata = 11282 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 22615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 32a1f08f Mir: 32a1f08f
# UVM_INFO dma_driver.sv(48) @ 22635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=32a1f08f
# UVM_INFO dma_monitor.sv(33) @ 22635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 32a1f08f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 22635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:32a1f08f Mir:32a1f08f 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=5bbe0795
# UVM_INFO dma_monitor.sv(33) @ 22655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=5bbe0795 rdata = 32a1f08f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 22655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 5bbe0795 Mir: 5bbe0795
# UVM_INFO dma_driver.sv(48) @ 22675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=5bbe0795
# UVM_INFO dma_monitor.sv(33) @ 22675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 5bbe0795 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 22675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 5bbe0795 Mir: 5bbe0795
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=9f8b6976
# UVM_INFO dma_monitor.sv(33) @ 22695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=9f8b6976 rdata = 5bbe0795 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 22695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 9f8b6976 Mir: 9f8b6976
# UVM_INFO dma_driver.sv(48) @ 22715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=9f8b6976
# UVM_INFO dma_monitor.sv(33) @ 22715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 9f8b6976 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 22715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:9f8b6976 Mir:9f8b6976 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 22715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x91311a06
# UVM_INFO dma_driver.sv(29) @ 22715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=91311a06
# UVM_INFO dma_monitor.sv(33) @ 22735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=91311a06 rdata = 9f8b6976 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 22735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 22735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 22735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x9985cbc4
# UVM_INFO dma_driver.sv(29) @ 22735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=9985cbc4
# UVM_INFO dma_monitor.sv(33) @ 22755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=9985cbc4 rdata = 9f8b6976 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 22755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 22755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=8e083a49
# UVM_INFO dma_monitor.sv(33) @ 22775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=8e083a49 rdata = 9f8b6976 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 22775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 8e083a49 Mir: 8e083a49
# UVM_INFO dma_driver.sv(48) @ 22795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=8e083a49
# UVM_INFO dma_monitor.sv(33) @ 22795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 8e083a49 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 22795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 8e083a49 Mir: 8e083a49
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=e72c2b11
# UVM_INFO dma_monitor.sv(33) @ 22815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=e72c2b11 rdata = 8e083a49 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 22815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 22835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 22835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 22835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 22835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=c9
# UVM_INFO dma_monitor.sv(33) @ 22855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=c9 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 22855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: c9 Mir: c9
# UVM_INFO dma_driver.sv(48) @ 22875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=c9
# UVM_INFO dma_monitor.sv(33) @ 22875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = c9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 22875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:c9 Mir:c9 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 22875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x9f8c0000
# UVM_INFO dma_driver.sv(29) @ 22875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=d633958e
# UVM_INFO dma_monitor.sv(33) @ 22895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=d633958e rdata = c9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 22895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xd633958e
# UVM_INFO dma_reg_sequence.sv(215) @ 22895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xd6330000
# UVM_INFO dma_reg_sequence.sv(221) @ 22895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 22895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=4e87542b
# UVM_INFO dma_monitor.sv(33) @ 22915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=4e87542b rdata = c9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 22915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=10773 io_mem=1 (wdata=0x4e87542b)
# UVM_INFO dma_reg_sequence.sv(257) @ 22915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1542b Mir: 1542b
# UVM_INFO dma_driver.sv(48) @ 22935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1542b
# UVM_INFO dma_monitor.sv(33) @ 22935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1542b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 22935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=10773 io_mem=1 (rdata=0x1542b)
# UVM_INFO dma_reg_sequence.sv(264) @ 22935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1542b Mir:1542b 
# UVM_INFO dma_driver.sv(48) @ 22955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1542a
# UVM_INFO dma_monitor.sv(33) @ 22955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1542a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 22955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=10773 io_mem=1 (rdata=0x1542a)
# UVM_INFO dma_reg_sequence.sv(271) @ 22955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1542a Mir:1542a 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=a72ee0cc
# UVM_INFO dma_monitor.sv(33) @ 22975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=a72ee0cc rdata = 1542a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 22975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: a72ee0cc Mir: a72ee0cc
# UVM_INFO dma_driver.sv(48) @ 22995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=a72ee0cc
# UVM_INFO dma_monitor.sv(33) @ 22995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = a72ee0cc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 22995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:a72ee0cc Mir:a72ee0cc 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 22995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=8387e774
# UVM_INFO dma_monitor.sv(33) @ 23015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=8387e774 rdata = a72ee0cc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 23015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 8387e774 Mir: 8387e774
# UVM_INFO dma_driver.sv(48) @ 23035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=8387e774
# UVM_INFO dma_monitor.sv(33) @ 23035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 8387e774 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 23035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 8387e774 Mir: 8387e774
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=dae887ef
# UVM_INFO dma_monitor.sv(33) @ 23055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=dae887ef rdata = 8387e774 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 23055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: dae887ef Mir: dae887ef
# UVM_INFO dma_driver.sv(48) @ 23075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=dae887ef
# UVM_INFO dma_monitor.sv(33) @ 23075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = dae887ef wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 23075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:dae887ef Mir:dae887ef 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 23075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x28c4da5
# UVM_INFO dma_driver.sv(29) @ 23075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=28c4da5
# UVM_INFO dma_monitor.sv(33) @ 23095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=28c4da5 rdata = dae887ef wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 23095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 23095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 23095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xca2aa470
# UVM_INFO dma_driver.sv(29) @ 23095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=ca2aa470
# UVM_INFO dma_monitor.sv(33) @ 23115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=ca2aa470 rdata = dae887ef wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 23115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 23115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=f856d481
# UVM_INFO dma_monitor.sv(33) @ 23135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=f856d481 rdata = dae887ef wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 23135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: f856d481 Mir: f856d481
# UVM_INFO dma_driver.sv(48) @ 23155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=f856d481
# UVM_INFO dma_monitor.sv(33) @ 23155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = f856d481 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 23155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: f856d481 Mir: f856d481
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=82ce492e
# UVM_INFO dma_monitor.sv(33) @ 23175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=82ce492e rdata = f856d481 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 23175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 23195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 23195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 23195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 23195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=19c
# UVM_INFO dma_monitor.sv(33) @ 23215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=19c rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 23215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 19c Mir: 19c
# UVM_INFO dma_driver.sv(48) @ 23235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=19c
# UVM_INFO dma_monitor.sv(33) @ 23235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 19c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 23235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:19c Mir:19c 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 23235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xd6330000
# UVM_INFO dma_driver.sv(29) @ 23235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=e54067e0
# UVM_INFO dma_monitor.sv(33) @ 23255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=e54067e0 rdata = 19c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 23255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xe54067e0
# UVM_INFO dma_reg_sequence.sv(215) @ 23255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xe5400000
# UVM_INFO dma_reg_sequence.sv(221) @ 23255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 23255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=f4b74157
# UVM_INFO dma_monitor.sv(33) @ 23275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=f4b74157 rdata = 19c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 23275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=8363 io_mem=1 (wdata=0xf4b74157)
# UVM_INFO dma_reg_sequence.sv(257) @ 23275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 14157 Mir: 14157
# UVM_INFO dma_driver.sv(48) @ 23295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=14157
# UVM_INFO dma_monitor.sv(33) @ 23295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 14157 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 23295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=8363 io_mem=1 (rdata=0x14157)
# UVM_INFO dma_reg_sequence.sv(264) @ 23295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:14157 Mir:14157 
# UVM_INFO dma_driver.sv(48) @ 23315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=14156
# UVM_INFO dma_monitor.sv(33) @ 23315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 14156 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 23315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=8363 io_mem=1 (rdata=0x14156)
# UVM_INFO dma_reg_sequence.sv(271) @ 23315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:14156 Mir:14156 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=8f1fbb23
# UVM_INFO dma_monitor.sv(33) @ 23335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=8f1fbb23 rdata = 14156 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 23335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 8f1fbb23 Mir: 8f1fbb23
# UVM_INFO dma_driver.sv(48) @ 23355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=8f1fbb23
# UVM_INFO dma_monitor.sv(33) @ 23355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 8f1fbb23 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 23355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:8f1fbb23 Mir:8f1fbb23 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=e2837ea7
# UVM_INFO dma_monitor.sv(33) @ 23375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=e2837ea7 rdata = 8f1fbb23 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 23375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: e2837ea7 Mir: e2837ea7
# UVM_INFO dma_driver.sv(48) @ 23395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=e2837ea7
# UVM_INFO dma_monitor.sv(33) @ 23395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = e2837ea7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 23395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: e2837ea7 Mir: e2837ea7
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=fba8962e
# UVM_INFO dma_monitor.sv(33) @ 23415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=fba8962e rdata = e2837ea7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 23415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: fba8962e Mir: fba8962e
# UVM_INFO dma_driver.sv(48) @ 23435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=fba8962e
# UVM_INFO dma_monitor.sv(33) @ 23435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = fba8962e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 23435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:fba8962e Mir:fba8962e 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 23435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x38814585
# UVM_INFO dma_driver.sv(29) @ 23435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=38814585
# UVM_INFO dma_monitor.sv(33) @ 23455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=38814585 rdata = fba8962e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 23455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 23455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 23455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x95b6a57c
# UVM_INFO dma_driver.sv(29) @ 23455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=95b6a57c
# UVM_INFO dma_monitor.sv(33) @ 23475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=95b6a57c rdata = fba8962e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 23475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 23475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=796d9492
# UVM_INFO dma_monitor.sv(33) @ 23495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=796d9492 rdata = fba8962e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 23495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 796d9492 Mir: 796d9492
# UVM_INFO dma_driver.sv(48) @ 23515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=796d9492
# UVM_INFO dma_monitor.sv(33) @ 23515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 796d9492 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 23515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 796d9492 Mir: 796d9492
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=b4ca1a1b
# UVM_INFO dma_monitor.sv(33) @ 23535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=b4ca1a1b rdata = 796d9492 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 23535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 23555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 23555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 23555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 23555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1be
# UVM_INFO dma_monitor.sv(33) @ 23575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1be rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 23575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1be Mir: 1be
# UVM_INFO dma_driver.sv(48) @ 23595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1be
# UVM_INFO dma_monitor.sv(33) @ 23595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1be wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 23595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1be Mir:1be 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 23595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xe5400000
# UVM_INFO dma_driver.sv(29) @ 23595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=83c5694f
# UVM_INFO dma_monitor.sv(33) @ 23615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=83c5694f rdata = 1be wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 23615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x83c5694f
# UVM_INFO dma_reg_sequence.sv(215) @ 23615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x83c50000
# UVM_INFO dma_reg_sequence.sv(221) @ 23615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 23615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=c1989de2
# UVM_INFO dma_monitor.sv(33) @ 23635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=c1989de2 rdata = 1be wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 23635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=20209 io_mem=0 (wdata=0xc1989de2)
# UVM_INFO dma_reg_sequence.sv(257) @ 23635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 9de2 Mir: 9de2
# UVM_INFO dma_driver.sv(48) @ 23655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=9de2
# UVM_INFO dma_monitor.sv(33) @ 23655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 9de2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 23655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=20209 io_mem=0 (rdata=0x9de2)
# UVM_INFO dma_reg_sequence.sv(264) @ 23655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:9de2 Mir:9de2 
# UVM_INFO dma_driver.sv(48) @ 23675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=9de2
# UVM_INFO dma_monitor.sv(33) @ 23675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 9de2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 23675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=20209 io_mem=0 (rdata=0x9de2)
# UVM_INFO dma_reg_sequence.sv(271) @ 23675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:9de2 Mir:9de2 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=1fc64a55
# UVM_INFO dma_monitor.sv(33) @ 23695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=1fc64a55 rdata = 9de2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 23695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 1fc64a55 Mir: 1fc64a55
# UVM_INFO dma_driver.sv(48) @ 23715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=1fc64a55
# UVM_INFO dma_monitor.sv(33) @ 23715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 1fc64a55 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 23715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:1fc64a55 Mir:1fc64a55 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=2ddb75a3
# UVM_INFO dma_monitor.sv(33) @ 23735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=2ddb75a3 rdata = 1fc64a55 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 23735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 2ddb75a3 Mir: 2ddb75a3
# UVM_INFO dma_driver.sv(48) @ 23755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=2ddb75a3
# UVM_INFO dma_monitor.sv(33) @ 23755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 2ddb75a3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 23755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 2ddb75a3 Mir: 2ddb75a3
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=f1306928
# UVM_INFO dma_monitor.sv(33) @ 23775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=f1306928 rdata = 2ddb75a3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 23775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: f1306928 Mir: f1306928
# UVM_INFO dma_driver.sv(48) @ 23795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=f1306928
# UVM_INFO dma_monitor.sv(33) @ 23795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = f1306928 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 23795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:f1306928 Mir:f1306928 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 23795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xb4037cb5
# UVM_INFO dma_driver.sv(29) @ 23795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=b4037cb5
# UVM_INFO dma_monitor.sv(33) @ 23815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=b4037cb5 rdata = f1306928 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 23815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 23815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 23815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x45fdeb6
# UVM_INFO dma_driver.sv(29) @ 23815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=45fdeb6
# UVM_INFO dma_monitor.sv(33) @ 23835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=45fdeb6 rdata = f1306928 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 23835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 23835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=8da9944
# UVM_INFO dma_monitor.sv(33) @ 23855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=8da9944 rdata = f1306928 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 23855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 8da9944 Mir: 8da9944
# UVM_INFO dma_driver.sv(48) @ 23875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=8da9944
# UVM_INFO dma_monitor.sv(33) @ 23875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 8da9944 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 23875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 8da9944 Mir: 8da9944
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=a6f719a2
# UVM_INFO dma_monitor.sv(33) @ 23895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=a6f719a2 rdata = 8da9944 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 23895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 23915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 23915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 23915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 23915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=137
# UVM_INFO dma_monitor.sv(33) @ 23935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=137 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 23935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 137 Mir: 137
# UVM_INFO dma_driver.sv(48) @ 23955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=137
# UVM_INFO dma_monitor.sv(33) @ 23955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 137 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 23955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:137 Mir:137 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 23955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x83c50000
# UVM_INFO dma_driver.sv(29) @ 23955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=3bc894a0
# UVM_INFO dma_monitor.sv(33) @ 23975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=3bc894a0 rdata = 137 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 23975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x3bc894a0
# UVM_INFO dma_reg_sequence.sv(215) @ 23975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x3bc80000
# UVM_INFO dma_reg_sequence.sv(221) @ 23975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 23975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 23975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=8e0d68e1
# UVM_INFO dma_monitor.sv(33) @ 23995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=8e0d68e1 rdata = 137 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 23995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=13424 io_mem=1 (wdata=0x8e0d68e1)
# UVM_INFO dma_reg_sequence.sv(257) @ 23995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 168e1 Mir: 168e1
# UVM_INFO dma_driver.sv(48) @ 24015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=168e1
# UVM_INFO dma_monitor.sv(33) @ 24015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 168e1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 24015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=13424 io_mem=1 (rdata=0x168e1)
# UVM_INFO dma_reg_sequence.sv(264) @ 24015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:168e1 Mir:168e1 
# UVM_INFO dma_driver.sv(48) @ 24035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=168e0
# UVM_INFO dma_monitor.sv(33) @ 24035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 168e0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 24035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=13424 io_mem=1 (rdata=0x168e0)
# UVM_INFO dma_reg_sequence.sv(271) @ 24035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:168e0 Mir:168e0 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=4e3380d4
# UVM_INFO dma_monitor.sv(33) @ 24055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=4e3380d4 rdata = 168e0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 24055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 4e3380d4 Mir: 4e3380d4
# UVM_INFO dma_driver.sv(48) @ 24075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=4e3380d4
# UVM_INFO dma_monitor.sv(33) @ 24075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 4e3380d4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 24075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:4e3380d4 Mir:4e3380d4 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=8f8c3789
# UVM_INFO dma_monitor.sv(33) @ 24095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=8f8c3789 rdata = 4e3380d4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 24095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 8f8c3789 Mir: 8f8c3789
# UVM_INFO dma_driver.sv(48) @ 24115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=8f8c3789
# UVM_INFO dma_monitor.sv(33) @ 24115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 8f8c3789 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 24115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 8f8c3789 Mir: 8f8c3789
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=1c79da29
# UVM_INFO dma_monitor.sv(33) @ 24135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=1c79da29 rdata = 8f8c3789 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 24135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 1c79da29 Mir: 1c79da29
# UVM_INFO dma_driver.sv(48) @ 24155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=1c79da29
# UVM_INFO dma_monitor.sv(33) @ 24155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 1c79da29 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 24155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:1c79da29 Mir:1c79da29 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 24155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x91d23d8c
# UVM_INFO dma_driver.sv(29) @ 24155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=91d23d8c
# UVM_INFO dma_monitor.sv(33) @ 24175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=91d23d8c rdata = 1c79da29 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 24175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 24175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 24175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x3656f73b
# UVM_INFO dma_driver.sv(29) @ 24175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=3656f73b
# UVM_INFO dma_monitor.sv(33) @ 24195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=3656f73b rdata = 1c79da29 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 24195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 24195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=ca8bd235
# UVM_INFO dma_monitor.sv(33) @ 24215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=ca8bd235 rdata = 1c79da29 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 24215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: ca8bd235 Mir: ca8bd235
# UVM_INFO dma_driver.sv(48) @ 24235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=ca8bd235
# UVM_INFO dma_monitor.sv(33) @ 24235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = ca8bd235 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 24235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: ca8bd235 Mir: ca8bd235
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=abad881a
# UVM_INFO dma_monitor.sv(33) @ 24255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=abad881a rdata = ca8bd235 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 24255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 24275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 24275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 24275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 24275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=c4
# UVM_INFO dma_monitor.sv(33) @ 24295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=c4 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 24295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: c4 Mir: c4
# UVM_INFO dma_driver.sv(48) @ 24315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=c4
# UVM_INFO dma_monitor.sv(33) @ 24315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = c4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 24315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:c4 Mir:c4 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 24315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x3bc80000
# UVM_INFO dma_driver.sv(29) @ 24315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=4cac9ca0
# UVM_INFO dma_monitor.sv(33) @ 24335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=4cac9ca0 rdata = c4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 24335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x4cac9ca0
# UVM_INFO dma_reg_sequence.sv(215) @ 24335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x4cac0000
# UVM_INFO dma_reg_sequence.sv(221) @ 24335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 24335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=d28153e6
# UVM_INFO dma_monitor.sv(33) @ 24355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=d28153e6 rdata = c4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 24355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=10739 io_mem=1 (wdata=0xd28153e6)
# UVM_INFO dma_reg_sequence.sv(257) @ 24355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 153e6 Mir: 153e6
# UVM_INFO dma_driver.sv(48) @ 24375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=153e6
# UVM_INFO dma_monitor.sv(33) @ 24375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 153e6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 24375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=10739 io_mem=1 (rdata=0x153e6)
# UVM_INFO dma_reg_sequence.sv(264) @ 24375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:153e6 Mir:153e6 
# UVM_INFO dma_driver.sv(48) @ 24395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=153e6
# UVM_INFO dma_monitor.sv(33) @ 24395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 153e6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 24395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=10739 io_mem=1 (rdata=0x153e6)
# UVM_INFO dma_reg_sequence.sv(271) @ 24395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:153e6 Mir:153e6 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=17b55928
# UVM_INFO dma_monitor.sv(33) @ 24415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=17b55928 rdata = 153e6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 24415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 17b55928 Mir: 17b55928
# UVM_INFO dma_driver.sv(48) @ 24435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=17b55928
# UVM_INFO dma_monitor.sv(33) @ 24435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 17b55928 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 24435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:17b55928 Mir:17b55928 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=a20a27a7
# UVM_INFO dma_monitor.sv(33) @ 24455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=a20a27a7 rdata = 17b55928 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 24455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: a20a27a7 Mir: a20a27a7
# UVM_INFO dma_driver.sv(48) @ 24475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=a20a27a7
# UVM_INFO dma_monitor.sv(33) @ 24475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = a20a27a7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 24475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: a20a27a7 Mir: a20a27a7
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=2447eb0a
# UVM_INFO dma_monitor.sv(33) @ 24495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=2447eb0a rdata = a20a27a7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 24495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 2447eb0a Mir: 2447eb0a
# UVM_INFO dma_driver.sv(48) @ 24515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=2447eb0a
# UVM_INFO dma_monitor.sv(33) @ 24515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 2447eb0a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 24515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:2447eb0a Mir:2447eb0a 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 24515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xf74bfbab
# UVM_INFO dma_driver.sv(29) @ 24515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=f74bfbab
# UVM_INFO dma_monitor.sv(33) @ 24535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=f74bfbab rdata = 2447eb0a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 24535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 24535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 24535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xf21900b3
# UVM_INFO dma_driver.sv(29) @ 24535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=f21900b3
# UVM_INFO dma_monitor.sv(33) @ 24555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=f21900b3 rdata = 2447eb0a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 24555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 24555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=2d8c0155
# UVM_INFO dma_monitor.sv(33) @ 24575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=2d8c0155 rdata = 2447eb0a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 24575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 2d8c0155 Mir: 2d8c0155
# UVM_INFO dma_driver.sv(48) @ 24595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=2d8c0155
# UVM_INFO dma_monitor.sv(33) @ 24595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 2d8c0155 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 24595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 2d8c0155 Mir: 2d8c0155
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=559ba924
# UVM_INFO dma_monitor.sv(33) @ 24615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=559ba924 rdata = 2d8c0155 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 24615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 24635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 24635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 24635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 24635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=d5
# UVM_INFO dma_monitor.sv(33) @ 24655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=d5 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 24655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: d5 Mir: d5
# UVM_INFO dma_driver.sv(48) @ 24675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=d5
# UVM_INFO dma_monitor.sv(33) @ 24675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = d5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 24675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:d5 Mir:d5 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 24675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x4cac0000
# UVM_INFO dma_driver.sv(29) @ 24675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=10f4dca7
# UVM_INFO dma_monitor.sv(33) @ 24695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=10f4dca7 rdata = d5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 24695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x10f4dca7
# UVM_INFO dma_reg_sequence.sv(215) @ 24695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x10f40000
# UVM_INFO dma_reg_sequence.sv(221) @ 24695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 24695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=5499a166
# UVM_INFO dma_monitor.sv(33) @ 24715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=5499a166 rdata = d5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 24715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=20659 io_mem=1 (wdata=0x5499a166)
# UVM_INFO dma_reg_sequence.sv(257) @ 24715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1a166 Mir: 1a166
# UVM_INFO dma_driver.sv(48) @ 24735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1a166
# UVM_INFO dma_monitor.sv(33) @ 24735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1a166 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 24735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=20659 io_mem=1 (rdata=0x1a166)
# UVM_INFO dma_reg_sequence.sv(264) @ 24735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1a166 Mir:1a166 
# UVM_INFO dma_driver.sv(48) @ 24755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1a166
# UVM_INFO dma_monitor.sv(33) @ 24755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1a166 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 24755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=20659 io_mem=1 (rdata=0x1a166)
# UVM_INFO dma_reg_sequence.sv(271) @ 24755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1a166 Mir:1a166 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=eb8359de
# UVM_INFO dma_monitor.sv(33) @ 24775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=eb8359de rdata = 1a166 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 24775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: eb8359de Mir: eb8359de
# UVM_INFO dma_driver.sv(48) @ 24795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=eb8359de
# UVM_INFO dma_monitor.sv(33) @ 24795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = eb8359de wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 24795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:eb8359de Mir:eb8359de 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=a20eab44
# UVM_INFO dma_monitor.sv(33) @ 24815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=a20eab44 rdata = eb8359de wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 24815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: a20eab44 Mir: a20eab44
# UVM_INFO dma_driver.sv(48) @ 24835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=a20eab44
# UVM_INFO dma_monitor.sv(33) @ 24835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = a20eab44 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 24835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: a20eab44 Mir: a20eab44
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=a3b1500c
# UVM_INFO dma_monitor.sv(33) @ 24855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=a3b1500c rdata = a20eab44 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 24855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: a3b1500c Mir: a3b1500c
# UVM_INFO dma_driver.sv(48) @ 24875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=a3b1500c
# UVM_INFO dma_monitor.sv(33) @ 24875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = a3b1500c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 24875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:a3b1500c Mir:a3b1500c 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 24875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xdcc69d54
# UVM_INFO dma_driver.sv(29) @ 24875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=dcc69d54
# UVM_INFO dma_monitor.sv(33) @ 24895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=dcc69d54 rdata = a3b1500c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 24895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 24895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 24895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xa9e7c11
# UVM_INFO dma_driver.sv(29) @ 24895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=a9e7c11
# UVM_INFO dma_monitor.sv(33) @ 24915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=a9e7c11 rdata = a3b1500c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 24915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 24915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=2b4d385
# UVM_INFO dma_monitor.sv(33) @ 24935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=2b4d385 rdata = a3b1500c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 24935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 2b4d385 Mir: 2b4d385
# UVM_INFO dma_driver.sv(48) @ 24955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=2b4d385
# UVM_INFO dma_monitor.sv(33) @ 24955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 2b4d385 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 24955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 2b4d385 Mir: 2b4d385
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=f72b55d3
# UVM_INFO dma_monitor.sv(33) @ 24975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=f72b55d3 rdata = 2b4d385 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 24975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 24995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 24995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 24995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 24995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 24995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=68
# UVM_INFO dma_monitor.sv(33) @ 25015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=68 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 25015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 68 Mir: 68
# UVM_INFO dma_driver.sv(48) @ 25035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=68
# UVM_INFO dma_monitor.sv(33) @ 25035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 68 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 25035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:68 Mir:68 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 25035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x10f40000
# UVM_INFO dma_driver.sv(29) @ 25035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=1b0a3656
# UVM_INFO dma_monitor.sv(33) @ 25055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=1b0a3656 rdata = 68 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 25055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x1b0a3656
# UVM_INFO dma_reg_sequence.sv(215) @ 25055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x1b0a0000
# UVM_INFO dma_reg_sequence.sv(221) @ 25055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 25055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=c28a134
# UVM_INFO dma_monitor.sv(33) @ 25075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=c28a134 rdata = 68 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 25075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=20634 io_mem=0 (wdata=0xc28a134)
# UVM_INFO dma_reg_sequence.sv(257) @ 25075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: a134 Mir: a134
# UVM_INFO dma_driver.sv(48) @ 25095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=a134
# UVM_INFO dma_monitor.sv(33) @ 25095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = a134 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 25095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=20634 io_mem=0 (rdata=0xa134)
# UVM_INFO dma_reg_sequence.sv(264) @ 25095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:a134 Mir:a134 
# UVM_INFO dma_driver.sv(48) @ 25115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=a134
# UVM_INFO dma_monitor.sv(33) @ 25115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = a134 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 25115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=20634 io_mem=0 (rdata=0xa134)
# UVM_INFO dma_reg_sequence.sv(271) @ 25115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:a134 Mir:a134 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=6f86148e
# UVM_INFO dma_monitor.sv(33) @ 25135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=6f86148e rdata = a134 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 25135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 6f86148e Mir: 6f86148e
# UVM_INFO dma_driver.sv(48) @ 25155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=6f86148e
# UVM_INFO dma_monitor.sv(33) @ 25155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 6f86148e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 25155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:6f86148e Mir:6f86148e 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=c1acad84
# UVM_INFO dma_monitor.sv(33) @ 25175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=c1acad84 rdata = 6f86148e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 25175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: c1acad84 Mir: c1acad84
# UVM_INFO dma_driver.sv(48) @ 25195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=c1acad84
# UVM_INFO dma_monitor.sv(33) @ 25195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = c1acad84 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 25195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: c1acad84 Mir: c1acad84
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=51705daf
# UVM_INFO dma_monitor.sv(33) @ 25215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=51705daf rdata = c1acad84 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 25215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 51705daf Mir: 51705daf
# UVM_INFO dma_driver.sv(48) @ 25235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=51705daf
# UVM_INFO dma_monitor.sv(33) @ 25235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 51705daf wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 25235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:51705daf Mir:51705daf 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 25235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x175198c8
# UVM_INFO dma_driver.sv(29) @ 25235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=175198c8
# UVM_INFO dma_monitor.sv(33) @ 25255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=175198c8 rdata = 51705daf wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 25255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x7b11
# UVM_INFO dma_reg_sequence.sv(395) @ 25255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 25255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x6229a188
# UVM_INFO dma_driver.sv(29) @ 25255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=6229a188
# UVM_INFO dma_monitor.sv(33) @ 25275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=6229a188 rdata = 51705daf wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 25275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x7e
# UVM_INFO dma_reg_sequence.sv(423) @ 25275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=cd21638b
# UVM_INFO dma_monitor.sv(33) @ 25295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=cd21638b rdata = 51705daf wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 25295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: cd21638b Mir: cd21638b
# UVM_INFO dma_driver.sv(48) @ 25315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=cd21638b
# UVM_INFO dma_monitor.sv(33) @ 25315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = cd21638b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 25315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: cd21638b Mir: cd21638b
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=e416530a
# UVM_INFO dma_monitor.sv(33) @ 25335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=e416530a rdata = cd21638b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 25335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 25355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 25355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 25355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 25355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=158
# UVM_INFO dma_monitor.sv(33) @ 25375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=158 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 25375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 158 Mir: 158
# UVM_INFO dma_driver.sv(48) @ 25395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=158
# UVM_INFO dma_monitor.sv(33) @ 25395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 158 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 25395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:158 Mir:158 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 25395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x1b0a0000
# UVM_INFO dma_driver.sv(29) @ 25395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=85483996
# UVM_INFO dma_monitor.sv(33) @ 25415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=85483996 rdata = 158 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 25415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x85483996
# UVM_INFO dma_reg_sequence.sv(215) @ 25415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x85480000
# UVM_INFO dma_reg_sequence.sv(221) @ 25415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 25415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=8113d7f1
# UVM_INFO dma_monitor.sv(33) @ 25435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=8113d7f1 rdata = 158 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 25435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=27640 io_mem=1 (wdata=0x8113d7f1)
# UVM_INFO dma_reg_sequence.sv(257) @ 25435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1d7f1 Mir: 1d7f1
# UVM_INFO dma_driver.sv(48) @ 25455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1d7f1
# UVM_INFO dma_monitor.sv(33) @ 25455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1d7f1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 25455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=27640 io_mem=1 (rdata=0x1d7f1)
# UVM_INFO dma_reg_sequence.sv(264) @ 25455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1d7f1 Mir:1d7f1 
# UVM_INFO dma_driver.sv(48) @ 25475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1d7f0
# UVM_INFO dma_monitor.sv(33) @ 25475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1d7f0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 25475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=27640 io_mem=1 (rdata=0x1d7f0)
# UVM_INFO dma_reg_sequence.sv(271) @ 25475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1d7f0 Mir:1d7f0 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=93c8ed3
# UVM_INFO dma_monitor.sv(33) @ 25495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=93c8ed3 rdata = 1d7f0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 25495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 93c8ed3 Mir: 93c8ed3
# UVM_INFO dma_driver.sv(48) @ 25515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=93c8ed3
# UVM_INFO dma_monitor.sv(33) @ 25515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 93c8ed3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 25515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:93c8ed3 Mir:93c8ed3 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=5acb0abb
# UVM_INFO dma_monitor.sv(33) @ 25535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=5acb0abb rdata = 93c8ed3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 25535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 5acb0abb Mir: 5acb0abb
# UVM_INFO dma_driver.sv(48) @ 25555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=5acb0abb
# UVM_INFO dma_monitor.sv(33) @ 25555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 5acb0abb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 25555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 5acb0abb Mir: 5acb0abb
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=265a83ca
# UVM_INFO dma_monitor.sv(33) @ 25575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=265a83ca rdata = 5acb0abb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 25575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 265a83ca Mir: 265a83ca
# UVM_INFO dma_driver.sv(48) @ 25595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=265a83ca
# UVM_INFO dma_monitor.sv(33) @ 25595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 265a83ca wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 25595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:265a83ca Mir:265a83ca 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 25595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x62c6bbef
# UVM_INFO dma_driver.sv(29) @ 25595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=62c6bbef
# UVM_INFO dma_monitor.sv(33) @ 25615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=62c6bbef rdata = 265a83ca wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 25615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 25615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 25615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x28fbf196
# UVM_INFO dma_driver.sv(29) @ 25615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=28fbf196
# UVM_INFO dma_monitor.sv(33) @ 25635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=28fbf196 rdata = 265a83ca wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 25635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 25635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=7c0b01c9
# UVM_INFO dma_monitor.sv(33) @ 25655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=7c0b01c9 rdata = 265a83ca wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 25655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 7c0b01c9 Mir: 7c0b01c9
# UVM_INFO dma_driver.sv(48) @ 25675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=7c0b01c9
# UVM_INFO dma_monitor.sv(33) @ 25675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 7c0b01c9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 25675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 7c0b01c9 Mir: 7c0b01c9
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=5d2e71ce
# UVM_INFO dma_monitor.sv(33) @ 25695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=5d2e71ce rdata = 7c0b01c9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 25695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 25715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 25715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 25715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 25715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=37
# UVM_INFO dma_monitor.sv(33) @ 25735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=37 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 25735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 37 Mir: 37
# UVM_INFO dma_driver.sv(48) @ 25755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=37
# UVM_INFO dma_monitor.sv(33) @ 25755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 37 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 25755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:37 Mir:37 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 25755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x85480000
# UVM_INFO dma_driver.sv(29) @ 25755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=97a1c279
# UVM_INFO dma_monitor.sv(33) @ 25775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=97a1c279 rdata = 37 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 25775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x97a1c279
# UVM_INFO dma_reg_sequence.sv(215) @ 25775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x97a10000
# UVM_INFO dma_reg_sequence.sv(221) @ 25775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 25775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=e0efa62d
# UVM_INFO dma_monitor.sv(33) @ 25795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=e0efa62d rdata = 37 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 25795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=21270 io_mem=1 (wdata=0xe0efa62d)
# UVM_INFO dma_reg_sequence.sv(257) @ 25795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1a62d Mir: 1a62d
# UVM_INFO dma_driver.sv(48) @ 25815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1a62d
# UVM_INFO dma_monitor.sv(33) @ 25815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1a62d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 25815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=21270 io_mem=1 (rdata=0x1a62d)
# UVM_INFO dma_reg_sequence.sv(264) @ 25815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1a62d Mir:1a62d 
# UVM_INFO dma_driver.sv(48) @ 25835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1a62c
# UVM_INFO dma_monitor.sv(33) @ 25835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1a62c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 25835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=21270 io_mem=1 (rdata=0x1a62c)
# UVM_INFO dma_reg_sequence.sv(271) @ 25835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1a62c Mir:1a62c 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=1687fd4b
# UVM_INFO dma_monitor.sv(33) @ 25855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=1687fd4b rdata = 1a62c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 25855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 1687fd4b Mir: 1687fd4b
# UVM_INFO dma_driver.sv(48) @ 25875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=1687fd4b
# UVM_INFO dma_monitor.sv(33) @ 25875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 1687fd4b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 25875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:1687fd4b Mir:1687fd4b 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=27774989
# UVM_INFO dma_monitor.sv(33) @ 25895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=27774989 rdata = 1687fd4b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 25895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 27774989 Mir: 27774989
# UVM_INFO dma_driver.sv(48) @ 25915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=27774989
# UVM_INFO dma_monitor.sv(33) @ 25915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 27774989 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 25915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 27774989 Mir: 27774989
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=861c0fe0
# UVM_INFO dma_monitor.sv(33) @ 25935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=861c0fe0 rdata = 27774989 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 25935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 861c0fe0 Mir: 861c0fe0
# UVM_INFO dma_driver.sv(48) @ 25955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=861c0fe0
# UVM_INFO dma_monitor.sv(33) @ 25955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 861c0fe0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 25955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:861c0fe0 Mir:861c0fe0 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 25955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x39706628
# UVM_INFO dma_driver.sv(29) @ 25955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=39706628
# UVM_INFO dma_monitor.sv(33) @ 25975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=39706628 rdata = 861c0fe0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 25975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 25975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 25975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x68982e02
# UVM_INFO dma_driver.sv(29) @ 25975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=68982e02
# UVM_INFO dma_monitor.sv(33) @ 25995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=68982e02 rdata = 861c0fe0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 25995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 25995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 25995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=859210a0
# UVM_INFO dma_monitor.sv(33) @ 26015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=859210a0 rdata = 861c0fe0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 26015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 859210a0 Mir: 859210a0
# UVM_INFO dma_driver.sv(48) @ 26035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=859210a0
# UVM_INFO dma_monitor.sv(33) @ 26035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 859210a0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 26035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 859210a0 Mir: 859210a0
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=254d971d
# UVM_INFO dma_monitor.sv(33) @ 26055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=254d971d rdata = 859210a0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 26055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 26075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 26075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 26075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 26075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1e1
# UVM_INFO dma_monitor.sv(33) @ 26095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1e1 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 26095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1e1 Mir: 1e1
# UVM_INFO dma_driver.sv(48) @ 26115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1e1
# UVM_INFO dma_monitor.sv(33) @ 26115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1e1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 26115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1e1 Mir:1e1 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 26115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x97a10000
# UVM_INFO dma_driver.sv(29) @ 26115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=69315934
# UVM_INFO dma_monitor.sv(33) @ 26135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=69315934 rdata = 1e1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 26135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x69315934
# UVM_INFO dma_reg_sequence.sv(215) @ 26135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x69310000
# UVM_INFO dma_reg_sequence.sv(221) @ 26135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 26135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=f61cbd73
# UVM_INFO dma_monitor.sv(33) @ 26155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=f61cbd73 rdata = 1e1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 26155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=24249 io_mem=0 (wdata=0xf61cbd73)
# UVM_INFO dma_reg_sequence.sv(257) @ 26155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: bd73 Mir: bd73
# UVM_INFO dma_driver.sv(48) @ 26175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=bd73
# UVM_INFO dma_monitor.sv(33) @ 26175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = bd73 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 26175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=24249 io_mem=0 (rdata=0xbd73)
# UVM_INFO dma_reg_sequence.sv(264) @ 26175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:bd73 Mir:bd73 
# UVM_INFO dma_driver.sv(48) @ 26195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=bd72
# UVM_INFO dma_monitor.sv(33) @ 26195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = bd72 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 26195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=24249 io_mem=0 (rdata=0xbd72)
# UVM_INFO dma_reg_sequence.sv(271) @ 26195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:bd72 Mir:bd72 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=88f328d8
# UVM_INFO dma_monitor.sv(33) @ 26215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=88f328d8 rdata = bd72 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 26215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 88f328d8 Mir: 88f328d8
# UVM_INFO dma_driver.sv(48) @ 26235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=88f328d8
# UVM_INFO dma_monitor.sv(33) @ 26235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 88f328d8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 26235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:88f328d8 Mir:88f328d8 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=27d18b37
# UVM_INFO dma_monitor.sv(33) @ 26255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=27d18b37 rdata = 88f328d8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 26255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 27d18b37 Mir: 27d18b37
# UVM_INFO dma_driver.sv(48) @ 26275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=27d18b37
# UVM_INFO dma_monitor.sv(33) @ 26275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 27d18b37 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 26275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 27d18b37 Mir: 27d18b37
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=2fcd568d
# UVM_INFO dma_monitor.sv(33) @ 26295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=2fcd568d rdata = 27d18b37 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 26295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 2fcd568d Mir: 2fcd568d
# UVM_INFO dma_driver.sv(48) @ 26315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=2fcd568d
# UVM_INFO dma_monitor.sv(33) @ 26315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 2fcd568d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 26315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:2fcd568d Mir:2fcd568d 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 26315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x7c34c9ed
# UVM_INFO dma_driver.sv(29) @ 26315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=7c34c9ed
# UVM_INFO dma_monitor.sv(33) @ 26335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=7c34c9ed rdata = 2fcd568d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 26335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 26335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 26335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xd42790c3
# UVM_INFO dma_driver.sv(29) @ 26335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=d42790c3
# UVM_INFO dma_monitor.sv(33) @ 26355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=d42790c3 rdata = 2fcd568d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 26355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 26355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=1257d0c3
# UVM_INFO dma_monitor.sv(33) @ 26375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=1257d0c3 rdata = 2fcd568d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 26375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 1257d0c3 Mir: 1257d0c3
# UVM_INFO dma_driver.sv(48) @ 26395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=1257d0c3
# UVM_INFO dma_monitor.sv(33) @ 26395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 1257d0c3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 26395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 1257d0c3 Mir: 1257d0c3
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=3fe8c035
# UVM_INFO dma_monitor.sv(33) @ 26415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=3fe8c035 rdata = 1257d0c3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 26415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 26435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 26435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 26435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 26435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1d4
# UVM_INFO dma_monitor.sv(33) @ 26455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1d4 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 26455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1d4 Mir: 1d4
# UVM_INFO dma_driver.sv(48) @ 26475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1d4
# UVM_INFO dma_monitor.sv(33) @ 26475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1d4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 26475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1d4 Mir:1d4 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 26475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x69310000
# UVM_INFO dma_driver.sv(29) @ 26475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=ba85cc2f
# UVM_INFO dma_monitor.sv(33) @ 26495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=ba85cc2f rdata = 1d4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 26495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xba85cc2f
# UVM_INFO dma_reg_sequence.sv(215) @ 26495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xba850000
# UVM_INFO dma_reg_sequence.sv(221) @ 26495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 26495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=c503b87
# UVM_INFO dma_monitor.sv(33) @ 26515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=c503b87 rdata = 1d4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 26515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=7619 io_mem=0 (wdata=0xc503b87)
# UVM_INFO dma_reg_sequence.sv(257) @ 26515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 3b87 Mir: 3b87
# UVM_INFO dma_driver.sv(48) @ 26535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=3b87
# UVM_INFO dma_monitor.sv(33) @ 26535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 3b87 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 26535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=7619 io_mem=0 (rdata=0x3b87)
# UVM_INFO dma_reg_sequence.sv(264) @ 26535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:3b87 Mir:3b87 
# UVM_INFO dma_driver.sv(48) @ 26555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=3b86
# UVM_INFO dma_monitor.sv(33) @ 26555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 3b86 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 26555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=7619 io_mem=0 (rdata=0x3b86)
# UVM_INFO dma_reg_sequence.sv(271) @ 26555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:3b86 Mir:3b86 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=d084a4
# UVM_INFO dma_monitor.sv(33) @ 26575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=d084a4 rdata = 3b86 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 26575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: d084a4 Mir: d084a4
# UVM_INFO dma_driver.sv(48) @ 26595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=d084a4
# UVM_INFO dma_monitor.sv(33) @ 26595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = d084a4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 26595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:d084a4 Mir:d084a4 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=73787c32
# UVM_INFO dma_monitor.sv(33) @ 26615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=73787c32 rdata = d084a4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 26615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 73787c32 Mir: 73787c32
# UVM_INFO dma_driver.sv(48) @ 26635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=73787c32
# UVM_INFO dma_monitor.sv(33) @ 26635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 73787c32 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 26635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 73787c32 Mir: 73787c32
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=38f66b3f
# UVM_INFO dma_monitor.sv(33) @ 26655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=38f66b3f rdata = 73787c32 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 26655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 38f66b3f Mir: 38f66b3f
# UVM_INFO dma_driver.sv(48) @ 26675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=38f66b3f
# UVM_INFO dma_monitor.sv(33) @ 26675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 38f66b3f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 26675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:38f66b3f Mir:38f66b3f 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 26675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x1b96b56
# UVM_INFO dma_driver.sv(29) @ 26675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=1b96b56
# UVM_INFO dma_monitor.sv(33) @ 26695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=1b96b56 rdata = 38f66b3f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 26695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 26695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 26695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xe0b136cf
# UVM_INFO dma_driver.sv(29) @ 26695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=e0b136cf
# UVM_INFO dma_monitor.sv(33) @ 26715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=e0b136cf rdata = 38f66b3f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 26715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 26715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=3fb33de6
# UVM_INFO dma_monitor.sv(33) @ 26735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=3fb33de6 rdata = 38f66b3f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 26735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 3fb33de6 Mir: 3fb33de6
# UVM_INFO dma_driver.sv(48) @ 26755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=3fb33de6
# UVM_INFO dma_monitor.sv(33) @ 26755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 3fb33de6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 26755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 3fb33de6 Mir: 3fb33de6
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=7e0f277a
# UVM_INFO dma_monitor.sv(33) @ 26775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=7e0f277a rdata = 3fb33de6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 26775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 26795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 26795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 26795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 26795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=109
# UVM_INFO dma_monitor.sv(33) @ 26815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=109 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 26815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 109 Mir: 109
# UVM_INFO dma_driver.sv(48) @ 26835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=109
# UVM_INFO dma_monitor.sv(33) @ 26835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 109 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 26835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:109 Mir:109 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 26835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xba850000
# UVM_INFO dma_driver.sv(29) @ 26835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=ff8225cf
# UVM_INFO dma_monitor.sv(33) @ 26855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=ff8225cf rdata = 109 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 26855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xff8225cf
# UVM_INFO dma_reg_sequence.sv(215) @ 26855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xff820000
# UVM_INFO dma_reg_sequence.sv(221) @ 26855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 26855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=d9c719e3
# UVM_INFO dma_monitor.sv(33) @ 26875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=d9c719e3 rdata = 109 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 26875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=3313 io_mem=1 (wdata=0xd9c719e3)
# UVM_INFO dma_reg_sequence.sv(257) @ 26875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 119e3 Mir: 119e3
# UVM_INFO dma_driver.sv(48) @ 26895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=119e3
# UVM_INFO dma_monitor.sv(33) @ 26895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 119e3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 26895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=3313 io_mem=1 (rdata=0x119e3)
# UVM_INFO dma_reg_sequence.sv(264) @ 26895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:119e3 Mir:119e3 
# UVM_INFO dma_driver.sv(48) @ 26915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=119e2
# UVM_INFO dma_monitor.sv(33) @ 26915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 119e2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 26915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=3313 io_mem=1 (rdata=0x119e2)
# UVM_INFO dma_reg_sequence.sv(271) @ 26915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:119e2 Mir:119e2 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=ff397a36
# UVM_INFO dma_monitor.sv(33) @ 26935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=ff397a36 rdata = 119e2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 26935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: ff397a36 Mir: ff397a36
# UVM_INFO dma_driver.sv(48) @ 26955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=ff397a36
# UVM_INFO dma_monitor.sv(33) @ 26955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = ff397a36 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 26955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:ff397a36 Mir:ff397a36 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=ecbc8030
# UVM_INFO dma_monitor.sv(33) @ 26975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=ecbc8030 rdata = ff397a36 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 26975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: ecbc8030 Mir: ecbc8030
# UVM_INFO dma_driver.sv(48) @ 26995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=ecbc8030
# UVM_INFO dma_monitor.sv(33) @ 26995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = ecbc8030 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 26995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: ecbc8030 Mir: ecbc8030
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 26995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=58174836
# UVM_INFO dma_monitor.sv(33) @ 27015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=58174836 rdata = ecbc8030 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 27015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 58174836 Mir: 58174836
# UVM_INFO dma_driver.sv(48) @ 27035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=58174836
# UVM_INFO dma_monitor.sv(33) @ 27035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 58174836 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 27035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:58174836 Mir:58174836 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 27035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xa3e71089
# UVM_INFO dma_driver.sv(29) @ 27035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=a3e71089
# UVM_INFO dma_monitor.sv(33) @ 27055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=a3e71089 rdata = 58174836 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 27055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 27055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 27055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xccf0fb2f
# UVM_INFO dma_driver.sv(29) @ 27055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=ccf0fb2f
# UVM_INFO dma_monitor.sv(33) @ 27075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=ccf0fb2f rdata = 58174836 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 27075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 27075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=3d5a9784
# UVM_INFO dma_monitor.sv(33) @ 27095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=3d5a9784 rdata = 58174836 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 27095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 3d5a9784 Mir: 3d5a9784
# UVM_INFO dma_driver.sv(48) @ 27115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=3d5a9784
# UVM_INFO dma_monitor.sv(33) @ 27115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 3d5a9784 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 27115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 3d5a9784 Mir: 3d5a9784
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=90621c68
# UVM_INFO dma_monitor.sv(33) @ 27135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=90621c68 rdata = 3d5a9784 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 27135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 27155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 27155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 27155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 27155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1aa
# UVM_INFO dma_monitor.sv(33) @ 27175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1aa rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 27175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1aa Mir: 1aa
# UVM_INFO dma_driver.sv(48) @ 27195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1aa
# UVM_INFO dma_monitor.sv(33) @ 27195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1aa wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 27195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1aa Mir:1aa 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 27195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xff820000
# UVM_INFO dma_driver.sv(29) @ 27195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=a7829a52
# UVM_INFO dma_monitor.sv(33) @ 27215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=a7829a52 rdata = 1aa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 27215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xa7829a52
# UVM_INFO dma_reg_sequence.sv(215) @ 27215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xa7820000
# UVM_INFO dma_reg_sequence.sv(221) @ 27215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 27215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=dafd04eb
# UVM_INFO dma_monitor.sv(33) @ 27235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=dafd04eb rdata = 1aa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 27235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=629 io_mem=1 (wdata=0xdafd04eb)
# UVM_INFO dma_reg_sequence.sv(257) @ 27235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 104eb Mir: 104eb
# UVM_INFO dma_driver.sv(48) @ 27255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=104eb
# UVM_INFO dma_monitor.sv(33) @ 27255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 104eb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 27255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=629 io_mem=1 (rdata=0x104eb)
# UVM_INFO dma_reg_sequence.sv(264) @ 27255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:104eb Mir:104eb 
# UVM_INFO dma_driver.sv(48) @ 27275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=104ea
# UVM_INFO dma_monitor.sv(33) @ 27275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 104ea wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 27275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=629 io_mem=1 (rdata=0x104ea)
# UVM_INFO dma_reg_sequence.sv(271) @ 27275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:104ea Mir:104ea 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=779ea2c7
# UVM_INFO dma_monitor.sv(33) @ 27295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=779ea2c7 rdata = 104ea wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 27295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 779ea2c7 Mir: 779ea2c7
# UVM_INFO dma_driver.sv(48) @ 27315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=779ea2c7
# UVM_INFO dma_monitor.sv(33) @ 27315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 779ea2c7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 27315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:779ea2c7 Mir:779ea2c7 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=5bdbbd87
# UVM_INFO dma_monitor.sv(33) @ 27335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=5bdbbd87 rdata = 779ea2c7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 27335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 5bdbbd87 Mir: 5bdbbd87
# UVM_INFO dma_driver.sv(48) @ 27355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=5bdbbd87
# UVM_INFO dma_monitor.sv(33) @ 27355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 5bdbbd87 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 27355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 5bdbbd87 Mir: 5bdbbd87
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=e60173aa
# UVM_INFO dma_monitor.sv(33) @ 27375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=e60173aa rdata = 5bdbbd87 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 27375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: e60173aa Mir: e60173aa
# UVM_INFO dma_driver.sv(48) @ 27395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=e60173aa
# UVM_INFO dma_monitor.sv(33) @ 27395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = e60173aa wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 27395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:e60173aa Mir:e60173aa 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 27395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x2b3f80df
# UVM_INFO dma_driver.sv(29) @ 27395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=2b3f80df
# UVM_INFO dma_monitor.sv(33) @ 27415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=2b3f80df rdata = e60173aa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 27415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 27415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 27415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x11463682
# UVM_INFO dma_driver.sv(29) @ 27415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=11463682
# UVM_INFO dma_monitor.sv(33) @ 27435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=11463682 rdata = e60173aa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 27435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 27435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=29833ef2
# UVM_INFO dma_monitor.sv(33) @ 27455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=29833ef2 rdata = e60173aa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 27455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 29833ef2 Mir: 29833ef2
# UVM_INFO dma_driver.sv(48) @ 27475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=29833ef2
# UVM_INFO dma_monitor.sv(33) @ 27475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 29833ef2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 27475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 29833ef2 Mir: 29833ef2
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=45d3905
# UVM_INFO dma_monitor.sv(33) @ 27495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=45d3905 rdata = 29833ef2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 27495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 27515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 27515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 27515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 27515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1d3
# UVM_INFO dma_monitor.sv(33) @ 27535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1d3 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 27535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1d3 Mir: 1d3
# UVM_INFO dma_driver.sv(48) @ 27555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1d3
# UVM_INFO dma_monitor.sv(33) @ 27555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1d3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 27555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1d3 Mir:1d3 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 27555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xa7820000
# UVM_INFO dma_driver.sv(29) @ 27555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=5b4739d0
# UVM_INFO dma_monitor.sv(33) @ 27575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=5b4739d0 rdata = 1d3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 27575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x5b4739d0
# UVM_INFO dma_reg_sequence.sv(215) @ 27575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x5b470000
# UVM_INFO dma_reg_sequence.sv(221) @ 27575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 27575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=1f9266d9
# UVM_INFO dma_monitor.sv(33) @ 27595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=1f9266d9 rdata = 1d3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 27595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=13164 io_mem=0 (wdata=0x1f9266d9)
# UVM_INFO dma_reg_sequence.sv(257) @ 27595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 66d9 Mir: 66d9
# UVM_INFO dma_driver.sv(48) @ 27615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=66d9
# UVM_INFO dma_monitor.sv(33) @ 27615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 66d9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 27615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=13164 io_mem=0 (rdata=0x66d9)
# UVM_INFO dma_reg_sequence.sv(264) @ 27615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:66d9 Mir:66d9 
# UVM_INFO dma_driver.sv(48) @ 27635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=66d8
# UVM_INFO dma_monitor.sv(33) @ 27635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 66d8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 27635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=13164 io_mem=0 (rdata=0x66d8)
# UVM_INFO dma_reg_sequence.sv(271) @ 27635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:66d8 Mir:66d8 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=60ca210b
# UVM_INFO dma_monitor.sv(33) @ 27655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=60ca210b rdata = 66d8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 27655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 60ca210b Mir: 60ca210b
# UVM_INFO dma_driver.sv(48) @ 27675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=60ca210b
# UVM_INFO dma_monitor.sv(33) @ 27675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 60ca210b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 27675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:60ca210b Mir:60ca210b 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=690f169a
# UVM_INFO dma_monitor.sv(33) @ 27695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=690f169a rdata = 60ca210b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 27695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 690f169a Mir: 690f169a
# UVM_INFO dma_driver.sv(48) @ 27715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=690f169a
# UVM_INFO dma_monitor.sv(33) @ 27715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 690f169a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 27715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 690f169a Mir: 690f169a
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=32108909
# UVM_INFO dma_monitor.sv(33) @ 27735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=32108909 rdata = 690f169a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 27735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 32108909 Mir: 32108909
# UVM_INFO dma_driver.sv(48) @ 27755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=32108909
# UVM_INFO dma_monitor.sv(33) @ 27755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 32108909 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 27755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:32108909 Mir:32108909 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 27755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x34843e7c
# UVM_INFO dma_driver.sv(29) @ 27755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=34843e7c
# UVM_INFO dma_monitor.sv(33) @ 27775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=34843e7c rdata = 32108909 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 27775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 27775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 27775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x1b8c88d6
# UVM_INFO dma_driver.sv(29) @ 27775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=1b8c88d6
# UVM_INFO dma_monitor.sv(33) @ 27795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=1b8c88d6 rdata = 32108909 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 27795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 27795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=3451f1b3
# UVM_INFO dma_monitor.sv(33) @ 27815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=3451f1b3 rdata = 32108909 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 27815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 3451f1b3 Mir: 3451f1b3
# UVM_INFO dma_driver.sv(48) @ 27835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=3451f1b3
# UVM_INFO dma_monitor.sv(33) @ 27835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 3451f1b3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 27835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 3451f1b3 Mir: 3451f1b3
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=dacea8b6
# UVM_INFO dma_monitor.sv(33) @ 27855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=dacea8b6 rdata = 3451f1b3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 27855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 27875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 27875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 27875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 27875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=13d
# UVM_INFO dma_monitor.sv(33) @ 27895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=13d rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 27895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 13d Mir: 13d
# UVM_INFO dma_driver.sv(48) @ 27915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=13d
# UVM_INFO dma_monitor.sv(33) @ 27915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 13d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 27915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:13d Mir:13d 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 27915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x5b470000
# UVM_INFO dma_driver.sv(29) @ 27915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=432382db
# UVM_INFO dma_monitor.sv(33) @ 27935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=432382db rdata = 13d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 27935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x432382db
# UVM_INFO dma_reg_sequence.sv(215) @ 27935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x43230000
# UVM_INFO dma_reg_sequence.sv(221) @ 27935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 27935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=8a71f126
# UVM_INFO dma_monitor.sv(33) @ 27955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=8a71f126 rdata = 13d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 27955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=30867 io_mem=1 (wdata=0x8a71f126)
# UVM_INFO dma_reg_sequence.sv(257) @ 27955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1f126 Mir: 1f126
# UVM_INFO dma_driver.sv(48) @ 27975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1f126
# UVM_INFO dma_monitor.sv(33) @ 27975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1f126 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 27975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=30867 io_mem=1 (rdata=0x1f126)
# UVM_INFO dma_reg_sequence.sv(264) @ 27975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1f126 Mir:1f126 
# UVM_INFO dma_driver.sv(48) @ 27995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1f126
# UVM_INFO dma_monitor.sv(33) @ 27995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1f126 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 27995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=30867 io_mem=1 (rdata=0x1f126)
# UVM_INFO dma_reg_sequence.sv(271) @ 27995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1f126 Mir:1f126 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 27995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=8d0a53f1
# UVM_INFO dma_monitor.sv(33) @ 28015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=8d0a53f1 rdata = 1f126 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 28015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 8d0a53f1 Mir: 8d0a53f1
# UVM_INFO dma_driver.sv(48) @ 28035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=8d0a53f1
# UVM_INFO dma_monitor.sv(33) @ 28035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 8d0a53f1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 28035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:8d0a53f1 Mir:8d0a53f1 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=a2380e9d
# UVM_INFO dma_monitor.sv(33) @ 28055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=a2380e9d rdata = 8d0a53f1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 28055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: a2380e9d Mir: a2380e9d
# UVM_INFO dma_driver.sv(48) @ 28075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=a2380e9d
# UVM_INFO dma_monitor.sv(33) @ 28075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = a2380e9d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 28075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: a2380e9d Mir: a2380e9d
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=608bbd65
# UVM_INFO dma_monitor.sv(33) @ 28095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=608bbd65 rdata = a2380e9d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 28095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 608bbd65 Mir: 608bbd65
# UVM_INFO dma_driver.sv(48) @ 28115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=608bbd65
# UVM_INFO dma_monitor.sv(33) @ 28115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 608bbd65 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 28115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:608bbd65 Mir:608bbd65 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 28115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xb0122a95
# UVM_INFO dma_driver.sv(29) @ 28115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=b0122a95
# UVM_INFO dma_monitor.sv(33) @ 28135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=b0122a95 rdata = 608bbd65 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 28135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 28135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 28135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x78865b31
# UVM_INFO dma_driver.sv(29) @ 28135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=78865b31
# UVM_INFO dma_monitor.sv(33) @ 28155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=78865b31 rdata = 608bbd65 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 28155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 28155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=50dce522
# UVM_INFO dma_monitor.sv(33) @ 28175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=50dce522 rdata = 608bbd65 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 28175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 50dce522 Mir: 50dce522
# UVM_INFO dma_driver.sv(48) @ 28195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=50dce522
# UVM_INFO dma_monitor.sv(33) @ 28195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 50dce522 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 28195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 50dce522 Mir: 50dce522
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=f50e46c1
# UVM_INFO dma_monitor.sv(33) @ 28215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=f50e46c1 rdata = 50dce522 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 28215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 28235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 28235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 28235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 28235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1c1
# UVM_INFO dma_monitor.sv(33) @ 28255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1c1 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 28255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1c1 Mir: 1c1
# UVM_INFO dma_driver.sv(48) @ 28275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1c1
# UVM_INFO dma_monitor.sv(33) @ 28275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1c1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 28275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1c1 Mir:1c1 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 28275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x43230000
# UVM_INFO dma_driver.sv(29) @ 28275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=d8b7bbc
# UVM_INFO dma_monitor.sv(33) @ 28295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=d8b7bbc rdata = 1c1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 28295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xd8b7bbc
# UVM_INFO dma_reg_sequence.sv(215) @ 28295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xd8b0000
# UVM_INFO dma_reg_sequence.sv(221) @ 28295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 28295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=df962362
# UVM_INFO dma_monitor.sv(33) @ 28315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=df962362 rdata = 1c1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 28315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=4529 io_mem=0 (wdata=0xdf962362)
# UVM_INFO dma_reg_sequence.sv(257) @ 28315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 2362 Mir: 2362
# UVM_INFO dma_driver.sv(48) @ 28335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=2362
# UVM_INFO dma_monitor.sv(33) @ 28335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 2362 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 28335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=4529 io_mem=0 (rdata=0x2362)
# UVM_INFO dma_reg_sequence.sv(264) @ 28335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:2362 Mir:2362 
# UVM_INFO dma_driver.sv(48) @ 28355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=2362
# UVM_INFO dma_monitor.sv(33) @ 28355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 2362 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 28355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=4529 io_mem=0 (rdata=0x2362)
# UVM_INFO dma_reg_sequence.sv(271) @ 28355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:2362 Mir:2362 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=cd98b57e
# UVM_INFO dma_monitor.sv(33) @ 28375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=cd98b57e rdata = 2362 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 28375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: cd98b57e Mir: cd98b57e
# UVM_INFO dma_driver.sv(48) @ 28395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=cd98b57e
# UVM_INFO dma_monitor.sv(33) @ 28395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = cd98b57e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 28395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:cd98b57e Mir:cd98b57e 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=ff51c0b3
# UVM_INFO dma_monitor.sv(33) @ 28415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=ff51c0b3 rdata = cd98b57e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 28415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: ff51c0b3 Mir: ff51c0b3
# UVM_INFO dma_driver.sv(48) @ 28435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=ff51c0b3
# UVM_INFO dma_monitor.sv(33) @ 28435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = ff51c0b3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 28435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: ff51c0b3 Mir: ff51c0b3
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=bb56884e
# UVM_INFO dma_monitor.sv(33) @ 28455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=bb56884e rdata = ff51c0b3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 28455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: bb56884e Mir: bb56884e
# UVM_INFO dma_driver.sv(48) @ 28475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=bb56884e
# UVM_INFO dma_monitor.sv(33) @ 28475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = bb56884e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 28475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:bb56884e Mir:bb56884e 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 28475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x2732dcce
# UVM_INFO dma_driver.sv(29) @ 28475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=2732dcce
# UVM_INFO dma_monitor.sv(33) @ 28495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=2732dcce rdata = bb56884e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 28495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 28495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 28495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x234cb094
# UVM_INFO dma_driver.sv(29) @ 28495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=234cb094
# UVM_INFO dma_monitor.sv(33) @ 28515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=234cb094 rdata = bb56884e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 28515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 28515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=242e9aa
# UVM_INFO dma_monitor.sv(33) @ 28535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=242e9aa rdata = bb56884e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 28535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 242e9aa Mir: 242e9aa
# UVM_INFO dma_driver.sv(48) @ 28555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=242e9aa
# UVM_INFO dma_monitor.sv(33) @ 28555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 242e9aa wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 28555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 242e9aa Mir: 242e9aa
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=1396c8b
# UVM_INFO dma_monitor.sv(33) @ 28575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=1396c8b rdata = 242e9aa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 28575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 28595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 28595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 28595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 28595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=17c
# UVM_INFO dma_monitor.sv(33) @ 28615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=17c rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 28615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 17c Mir: 17c
# UVM_INFO dma_driver.sv(48) @ 28635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=17c
# UVM_INFO dma_monitor.sv(33) @ 28635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 17c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 28635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:17c Mir:17c 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 28635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xd8b0000
# UVM_INFO dma_driver.sv(29) @ 28635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=8c673833
# UVM_INFO dma_monitor.sv(33) @ 28655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=8c673833 rdata = 17c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 28655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x8c673833
# UVM_INFO dma_reg_sequence.sv(215) @ 28655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x8c670000
# UVM_INFO dma_reg_sequence.sv(221) @ 28655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 28655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=4e3755c2
# UVM_INFO dma_monitor.sv(33) @ 28675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=4e3755c2 rdata = 17c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 28675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=10977 io_mem=1 (wdata=0x4e3755c2)
# UVM_INFO dma_reg_sequence.sv(257) @ 28675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 155c2 Mir: 155c2
# UVM_INFO dma_driver.sv(48) @ 28695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=155c2
# UVM_INFO dma_monitor.sv(33) @ 28695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 155c2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 28695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=10977 io_mem=1 (rdata=0x155c2)
# UVM_INFO dma_reg_sequence.sv(264) @ 28695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:155c2 Mir:155c2 
# UVM_INFO dma_driver.sv(48) @ 28715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=155c2
# UVM_INFO dma_monitor.sv(33) @ 28715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 155c2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 28715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=10977 io_mem=1 (rdata=0x155c2)
# UVM_INFO dma_reg_sequence.sv(271) @ 28715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:155c2 Mir:155c2 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=306d82df
# UVM_INFO dma_monitor.sv(33) @ 28735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=306d82df rdata = 155c2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 28735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 306d82df Mir: 306d82df
# UVM_INFO dma_driver.sv(48) @ 28755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=306d82df
# UVM_INFO dma_monitor.sv(33) @ 28755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 306d82df wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 28755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:306d82df Mir:306d82df 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=a82e4a2c
# UVM_INFO dma_monitor.sv(33) @ 28775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=a82e4a2c rdata = 306d82df wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 28775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: a82e4a2c Mir: a82e4a2c
# UVM_INFO dma_driver.sv(48) @ 28795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=a82e4a2c
# UVM_INFO dma_monitor.sv(33) @ 28795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = a82e4a2c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 28795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: a82e4a2c Mir: a82e4a2c
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=cd17ed67
# UVM_INFO dma_monitor.sv(33) @ 28815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=cd17ed67 rdata = a82e4a2c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 28815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: cd17ed67 Mir: cd17ed67
# UVM_INFO dma_driver.sv(48) @ 28835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=cd17ed67
# UVM_INFO dma_monitor.sv(33) @ 28835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = cd17ed67 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 28835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:cd17ed67 Mir:cd17ed67 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 28835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x577d53f
# UVM_INFO dma_driver.sv(29) @ 28835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=577d53f
# UVM_INFO dma_monitor.sv(33) @ 28855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=577d53f rdata = cd17ed67 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 28855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x7b11
# UVM_INFO dma_reg_sequence.sv(395) @ 28855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 28855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x90638f3d
# UVM_INFO dma_driver.sv(29) @ 28855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=90638f3d
# UVM_INFO dma_monitor.sv(33) @ 28875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=90638f3d rdata = cd17ed67 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 28875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x7e
# UVM_INFO dma_reg_sequence.sv(423) @ 28875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=cebfe146
# UVM_INFO dma_monitor.sv(33) @ 28895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=cebfe146 rdata = cd17ed67 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 28895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: cebfe146 Mir: cebfe146
# UVM_INFO dma_driver.sv(48) @ 28915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=cebfe146
# UVM_INFO dma_monitor.sv(33) @ 28915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = cebfe146 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 28915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: cebfe146 Mir: cebfe146
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=64ed9fd2
# UVM_INFO dma_monitor.sv(33) @ 28935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=64ed9fd2 rdata = cebfe146 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 28935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 28955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 28955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 28955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 28955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 28955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=64
# UVM_INFO dma_monitor.sv(33) @ 28975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=64 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 28975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 64 Mir: 64
# UVM_INFO dma_driver.sv(48) @ 28995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=64
# UVM_INFO dma_monitor.sv(33) @ 28995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 64 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 28995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:64 Mir:64 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 28995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x8c670000
# UVM_INFO dma_driver.sv(29) @ 28995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=5957bc3b
# UVM_INFO dma_monitor.sv(33) @ 29015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=5957bc3b rdata = 64 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 29015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x5957bc3b
# UVM_INFO dma_reg_sequence.sv(215) @ 29015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x59570000
# UVM_INFO dma_reg_sequence.sv(221) @ 29015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 29015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=bdd2969c
# UVM_INFO dma_monitor.sv(33) @ 29035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=bdd2969c rdata = 64 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 29035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=19278 io_mem=0 (wdata=0xbdd2969c)
# UVM_INFO dma_reg_sequence.sv(257) @ 29035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 969c Mir: 969c
# UVM_INFO dma_driver.sv(48) @ 29055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=969c
# UVM_INFO dma_monitor.sv(33) @ 29055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 969c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 29055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=19278 io_mem=0 (rdata=0x969c)
# UVM_INFO dma_reg_sequence.sv(264) @ 29055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:969c Mir:969c 
# UVM_INFO dma_driver.sv(48) @ 29075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=969c
# UVM_INFO dma_monitor.sv(33) @ 29075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 969c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 29075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=19278 io_mem=0 (rdata=0x969c)
# UVM_INFO dma_reg_sequence.sv(271) @ 29075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:969c Mir:969c 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=b1a1433b
# UVM_INFO dma_monitor.sv(33) @ 29095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=b1a1433b rdata = 969c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 29095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: b1a1433b Mir: b1a1433b
# UVM_INFO dma_driver.sv(48) @ 29115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=b1a1433b
# UVM_INFO dma_monitor.sv(33) @ 29115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = b1a1433b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 29115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:b1a1433b Mir:b1a1433b 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=9979f8d5
# UVM_INFO dma_monitor.sv(33) @ 29135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=9979f8d5 rdata = b1a1433b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 29135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 9979f8d5 Mir: 9979f8d5
# UVM_INFO dma_driver.sv(48) @ 29155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=9979f8d5
# UVM_INFO dma_monitor.sv(33) @ 29155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 9979f8d5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 29155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 9979f8d5 Mir: 9979f8d5
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=77f3aaa6
# UVM_INFO dma_monitor.sv(33) @ 29175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=77f3aaa6 rdata = 9979f8d5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 29175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 77f3aaa6 Mir: 77f3aaa6
# UVM_INFO dma_driver.sv(48) @ 29195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=77f3aaa6
# UVM_INFO dma_monitor.sv(33) @ 29195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 77f3aaa6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 29195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:77f3aaa6 Mir:77f3aaa6 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 29195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xf9405578
# UVM_INFO dma_driver.sv(29) @ 29195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=f9405578
# UVM_INFO dma_monitor.sv(33) @ 29215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=f9405578 rdata = 77f3aaa6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 29215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x9f11
# UVM_INFO dma_reg_sequence.sv(395) @ 29215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 29215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x313e0dcc
# UVM_INFO dma_driver.sv(29) @ 29215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=313e0dcc
# UVM_INFO dma_monitor.sv(33) @ 29235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=313e0dcc rdata = 77f3aaa6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 29235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0xa2
# UVM_INFO dma_reg_sequence.sv(423) @ 29235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=9a83dd9f
# UVM_INFO dma_monitor.sv(33) @ 29255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=9a83dd9f rdata = 77f3aaa6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 29255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 9a83dd9f Mir: 9a83dd9f
# UVM_INFO dma_driver.sv(48) @ 29275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=9a83dd9f
# UVM_INFO dma_monitor.sv(33) @ 29275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 9a83dd9f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 29275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 9a83dd9f Mir: 9a83dd9f
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=c4469924
# UVM_INFO dma_monitor.sv(33) @ 29295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=c4469924 rdata = 9a83dd9f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 29295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 29315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 29315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 29315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 29315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=138
# UVM_INFO dma_monitor.sv(33) @ 29335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=138 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 29335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 138 Mir: 138
# UVM_INFO dma_driver.sv(48) @ 29355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=138
# UVM_INFO dma_monitor.sv(33) @ 29355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 138 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 29355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:138 Mir:138 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 29355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x59570000
# UVM_INFO dma_driver.sv(29) @ 29355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=ffa8a801
# UVM_INFO dma_monitor.sv(33) @ 29375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=ffa8a801 rdata = 138 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 29375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xffa8a801
# UVM_INFO dma_reg_sequence.sv(215) @ 29375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xffa80000
# UVM_INFO dma_reg_sequence.sv(221) @ 29375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 29375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=8d26ab8b
# UVM_INFO dma_monitor.sv(33) @ 29395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=8d26ab8b rdata = 138 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 29395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=21957 io_mem=0 (wdata=0x8d26ab8b)
# UVM_INFO dma_reg_sequence.sv(257) @ 29395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: ab8b Mir: ab8b
# UVM_INFO dma_driver.sv(48) @ 29415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=ab8b
# UVM_INFO dma_monitor.sv(33) @ 29415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = ab8b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 29415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=21957 io_mem=0 (rdata=0xab8b)
# UVM_INFO dma_reg_sequence.sv(264) @ 29415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:ab8b Mir:ab8b 
# UVM_INFO dma_driver.sv(48) @ 29435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=ab8a
# UVM_INFO dma_monitor.sv(33) @ 29435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = ab8a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 29435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=21957 io_mem=0 (rdata=0xab8a)
# UVM_INFO dma_reg_sequence.sv(271) @ 29435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:ab8a Mir:ab8a 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=4bc5a3c3
# UVM_INFO dma_monitor.sv(33) @ 29455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=4bc5a3c3 rdata = ab8a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 29455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 4bc5a3c3 Mir: 4bc5a3c3
# UVM_INFO dma_driver.sv(48) @ 29475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=4bc5a3c3
# UVM_INFO dma_monitor.sv(33) @ 29475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 4bc5a3c3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 29475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:4bc5a3c3 Mir:4bc5a3c3 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=eca1ebe7
# UVM_INFO dma_monitor.sv(33) @ 29495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=eca1ebe7 rdata = 4bc5a3c3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 29495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: eca1ebe7 Mir: eca1ebe7
# UVM_INFO dma_driver.sv(48) @ 29515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=eca1ebe7
# UVM_INFO dma_monitor.sv(33) @ 29515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = eca1ebe7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 29515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: eca1ebe7 Mir: eca1ebe7
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=9bbb1c0f
# UVM_INFO dma_monitor.sv(33) @ 29535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=9bbb1c0f rdata = eca1ebe7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 29535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 9bbb1c0f Mir: 9bbb1c0f
# UVM_INFO dma_driver.sv(48) @ 29555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=9bbb1c0f
# UVM_INFO dma_monitor.sv(33) @ 29555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 9bbb1c0f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 29555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:9bbb1c0f Mir:9bbb1c0f 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 29555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x475e4d82
# UVM_INFO dma_driver.sv(29) @ 29555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=475e4d82
# UVM_INFO dma_monitor.sv(33) @ 29575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=475e4d82 rdata = 9bbb1c0f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 29575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 29575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 29575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x6db08a71
# UVM_INFO dma_driver.sv(29) @ 29575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=6db08a71
# UVM_INFO dma_monitor.sv(33) @ 29595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=6db08a71 rdata = 9bbb1c0f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 29595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 29595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=409546cf
# UVM_INFO dma_monitor.sv(33) @ 29615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=409546cf rdata = 9bbb1c0f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 29615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 409546cf Mir: 409546cf
# UVM_INFO dma_driver.sv(48) @ 29635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=409546cf
# UVM_INFO dma_monitor.sv(33) @ 29635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 409546cf wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 29635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 409546cf Mir: 409546cf
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=d70e7dd
# UVM_INFO dma_monitor.sv(33) @ 29655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=d70e7dd rdata = 409546cf wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 29655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 29675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 29675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 29675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 29675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=182
# UVM_INFO dma_monitor.sv(33) @ 29695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=182 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 29695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 182 Mir: 182
# UVM_INFO dma_driver.sv(48) @ 29715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=182
# UVM_INFO dma_monitor.sv(33) @ 29715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 182 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 29715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:182 Mir:182 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 29715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xffa80000
# UVM_INFO dma_driver.sv(29) @ 29715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=d5e51abb
# UVM_INFO dma_monitor.sv(33) @ 29735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=d5e51abb rdata = 182 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 29735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xd5e51abb
# UVM_INFO dma_reg_sequence.sv(215) @ 29735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xd5e50000
# UVM_INFO dma_reg_sequence.sv(221) @ 29735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 29735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=b9c699e6
# UVM_INFO dma_monitor.sv(33) @ 29755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=b9c699e6 rdata = 182 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 29755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=19699 io_mem=0 (wdata=0xb9c699e6)
# UVM_INFO dma_reg_sequence.sv(257) @ 29755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 99e6 Mir: 99e6
# UVM_INFO dma_driver.sv(48) @ 29775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=99e6
# UVM_INFO dma_monitor.sv(33) @ 29775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 99e6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 29775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=19699 io_mem=0 (rdata=0x99e6)
# UVM_INFO dma_reg_sequence.sv(264) @ 29775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:99e6 Mir:99e6 
# UVM_INFO dma_driver.sv(48) @ 29795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=99e6
# UVM_INFO dma_monitor.sv(33) @ 29795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 99e6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 29795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=19699 io_mem=0 (rdata=0x99e6)
# UVM_INFO dma_reg_sequence.sv(271) @ 29795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:99e6 Mir:99e6 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=cc364861
# UVM_INFO dma_monitor.sv(33) @ 29815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=cc364861 rdata = 99e6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 29815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: cc364861 Mir: cc364861
# UVM_INFO dma_driver.sv(48) @ 29835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=cc364861
# UVM_INFO dma_monitor.sv(33) @ 29835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = cc364861 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 29835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:cc364861 Mir:cc364861 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=66e5a8c4
# UVM_INFO dma_monitor.sv(33) @ 29855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=66e5a8c4 rdata = cc364861 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 29855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 66e5a8c4 Mir: 66e5a8c4
# UVM_INFO dma_driver.sv(48) @ 29875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=66e5a8c4
# UVM_INFO dma_monitor.sv(33) @ 29875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 66e5a8c4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 29875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 66e5a8c4 Mir: 66e5a8c4
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=56de6036
# UVM_INFO dma_monitor.sv(33) @ 29895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=56de6036 rdata = 66e5a8c4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 29895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 56de6036 Mir: 56de6036
# UVM_INFO dma_driver.sv(48) @ 29915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=56de6036
# UVM_INFO dma_monitor.sv(33) @ 29915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 56de6036 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 29915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:56de6036 Mir:56de6036 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 29915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x6e74dfba
# UVM_INFO dma_driver.sv(29) @ 29915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=6e74dfba
# UVM_INFO dma_monitor.sv(33) @ 29935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=6e74dfba rdata = 56de6036 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 29935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 29935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 29935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x6fc48ab2
# UVM_INFO dma_driver.sv(29) @ 29935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=6fc48ab2
# UVM_INFO dma_monitor.sv(33) @ 29955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=6fc48ab2 rdata = 56de6036 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 29955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 29955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=2eddc02c
# UVM_INFO dma_monitor.sv(33) @ 29975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=2eddc02c rdata = 56de6036 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 29975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 2eddc02c Mir: 2eddc02c
# UVM_INFO dma_driver.sv(48) @ 29995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=2eddc02c
# UVM_INFO dma_monitor.sv(33) @ 29995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 2eddc02c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 29995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 2eddc02c Mir: 2eddc02c
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 29995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=7d8c1763
# UVM_INFO dma_monitor.sv(33) @ 30015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=7d8c1763 rdata = 2eddc02c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 30015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 30035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 30035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 30035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 30035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1e5
# UVM_INFO dma_monitor.sv(33) @ 30055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1e5 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 30055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1e5 Mir: 1e5
# UVM_INFO dma_driver.sv(48) @ 30075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1e5
# UVM_INFO dma_monitor.sv(33) @ 30075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1e5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 30075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1e5 Mir:1e5 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 30075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xd5e50000
# UVM_INFO dma_driver.sv(29) @ 30075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=fdfcd37a
# UVM_INFO dma_monitor.sv(33) @ 30095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=fdfcd37a rdata = 1e5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 30095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xfdfcd37a
# UVM_INFO dma_reg_sequence.sv(215) @ 30095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xfdfc0000
# UVM_INFO dma_reg_sequence.sv(221) @ 30095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 30095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=c8f36cf4
# UVM_INFO dma_monitor.sv(33) @ 30115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=c8f36cf4 rdata = 1e5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 30115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=13946 io_mem=1 (wdata=0xc8f36cf4)
# UVM_INFO dma_reg_sequence.sv(257) @ 30115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 16cf4 Mir: 16cf4
# UVM_INFO dma_driver.sv(48) @ 30135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=16cf4
# UVM_INFO dma_monitor.sv(33) @ 30135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 16cf4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 30135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=13946 io_mem=1 (rdata=0x16cf4)
# UVM_INFO dma_reg_sequence.sv(264) @ 30135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:16cf4 Mir:16cf4 
# UVM_INFO dma_driver.sv(48) @ 30155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=16cf4
# UVM_INFO dma_monitor.sv(33) @ 30155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 16cf4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 30155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=13946 io_mem=1 (rdata=0x16cf4)
# UVM_INFO dma_reg_sequence.sv(271) @ 30155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:16cf4 Mir:16cf4 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=bcadfd06
# UVM_INFO dma_monitor.sv(33) @ 30175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=bcadfd06 rdata = 16cf4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 30175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: bcadfd06 Mir: bcadfd06
# UVM_INFO dma_driver.sv(48) @ 30195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=bcadfd06
# UVM_INFO dma_monitor.sv(33) @ 30195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = bcadfd06 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 30195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:bcadfd06 Mir:bcadfd06 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=a33958ef
# UVM_INFO dma_monitor.sv(33) @ 30215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=a33958ef rdata = bcadfd06 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 30215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: a33958ef Mir: a33958ef
# UVM_INFO dma_driver.sv(48) @ 30235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=a33958ef
# UVM_INFO dma_monitor.sv(33) @ 30235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = a33958ef wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 30235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: a33958ef Mir: a33958ef
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=8f1d74f2
# UVM_INFO dma_monitor.sv(33) @ 30255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=8f1d74f2 rdata = a33958ef wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 30255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 8f1d74f2 Mir: 8f1d74f2
# UVM_INFO dma_driver.sv(48) @ 30275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=8f1d74f2
# UVM_INFO dma_monitor.sv(33) @ 30275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 8f1d74f2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 30275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:8f1d74f2 Mir:8f1d74f2 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 30275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x30f1129a
# UVM_INFO dma_driver.sv(29) @ 30275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=30f1129a
# UVM_INFO dma_monitor.sv(33) @ 30295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=30f1129a rdata = 8f1d74f2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 30295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 30295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 30295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x59b50995
# UVM_INFO dma_driver.sv(29) @ 30295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=59b50995
# UVM_INFO dma_monitor.sv(33) @ 30315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=59b50995 rdata = 8f1d74f2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 30315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 30315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=ad741cf3
# UVM_INFO dma_monitor.sv(33) @ 30335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=ad741cf3 rdata = 8f1d74f2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 30335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: ad741cf3 Mir: ad741cf3
# UVM_INFO dma_driver.sv(48) @ 30355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=ad741cf3
# UVM_INFO dma_monitor.sv(33) @ 30355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = ad741cf3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 30355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: ad741cf3 Mir: ad741cf3
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=eecd955c
# UVM_INFO dma_monitor.sv(33) @ 30375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=eecd955c rdata = ad741cf3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 30375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 30395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 30395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 30395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 30395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1cb
# UVM_INFO dma_monitor.sv(33) @ 30415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1cb rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 30415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1cb Mir: 1cb
# UVM_INFO dma_driver.sv(48) @ 30435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1cb
# UVM_INFO dma_monitor.sv(33) @ 30435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1cb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 30435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1cb Mir:1cb 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 30435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xfdfc0000
# UVM_INFO dma_driver.sv(29) @ 30435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=e960c455
# UVM_INFO dma_monitor.sv(33) @ 30455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=e960c455 rdata = 1cb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 30455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xe960c455
# UVM_INFO dma_reg_sequence.sv(215) @ 30455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xe9600000
# UVM_INFO dma_reg_sequence.sv(221) @ 30455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 30455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=65435ff9
# UVM_INFO dma_monitor.sv(33) @ 30475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=65435ff9 rdata = 1cb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 30475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=12284 io_mem=1 (wdata=0x65435ff9)
# UVM_INFO dma_reg_sequence.sv(257) @ 30475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 15ff9 Mir: 15ff9
# UVM_INFO dma_driver.sv(48) @ 30495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=15ff9
# UVM_INFO dma_monitor.sv(33) @ 30495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 15ff9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 30495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=12284 io_mem=1 (rdata=0x15ff9)
# UVM_INFO dma_reg_sequence.sv(264) @ 30495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:15ff9 Mir:15ff9 
# UVM_INFO dma_driver.sv(48) @ 30515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=15ff8
# UVM_INFO dma_monitor.sv(33) @ 30515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 15ff8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 30515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=12284 io_mem=1 (rdata=0x15ff8)
# UVM_INFO dma_reg_sequence.sv(271) @ 30515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:15ff8 Mir:15ff8 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=74320fe5
# UVM_INFO dma_monitor.sv(33) @ 30535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=74320fe5 rdata = 15ff8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 30535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 74320fe5 Mir: 74320fe5
# UVM_INFO dma_driver.sv(48) @ 30555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=74320fe5
# UVM_INFO dma_monitor.sv(33) @ 30555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 74320fe5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 30555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:74320fe5 Mir:74320fe5 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=e40c8585
# UVM_INFO dma_monitor.sv(33) @ 30575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=e40c8585 rdata = 74320fe5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 30575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: e40c8585 Mir: e40c8585
# UVM_INFO dma_driver.sv(48) @ 30595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=e40c8585
# UVM_INFO dma_monitor.sv(33) @ 30595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = e40c8585 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 30595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: e40c8585 Mir: e40c8585
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=93aad17b
# UVM_INFO dma_monitor.sv(33) @ 30615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=93aad17b rdata = e40c8585 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 30615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 93aad17b Mir: 93aad17b
# UVM_INFO dma_driver.sv(48) @ 30635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=93aad17b
# UVM_INFO dma_monitor.sv(33) @ 30635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 93aad17b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 30635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:93aad17b Mir:93aad17b 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 30635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x5f2cb52
# UVM_INFO dma_driver.sv(29) @ 30635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=5f2cb52
# UVM_INFO dma_monitor.sv(33) @ 30655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=5f2cb52 rdata = 93aad17b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 30655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 30655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 30655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xb7932e9e
# UVM_INFO dma_driver.sv(29) @ 30655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=b7932e9e
# UVM_INFO dma_monitor.sv(33) @ 30675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=b7932e9e rdata = 93aad17b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 30675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 30675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=6a68def2
# UVM_INFO dma_monitor.sv(33) @ 30695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=6a68def2 rdata = 93aad17b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 30695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 6a68def2 Mir: 6a68def2
# UVM_INFO dma_driver.sv(48) @ 30715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=6a68def2
# UVM_INFO dma_monitor.sv(33) @ 30715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 6a68def2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 30715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 6a68def2 Mir: 6a68def2
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=1279443c
# UVM_INFO dma_monitor.sv(33) @ 30735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=1279443c rdata = 6a68def2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 30735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 30755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 30755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 30755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 30755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=5f
# UVM_INFO dma_monitor.sv(33) @ 30775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=5f rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 30775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 5f Mir: 5f
# UVM_INFO dma_driver.sv(48) @ 30795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=5f
# UVM_INFO dma_monitor.sv(33) @ 30795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 5f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 30795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:5f Mir:5f 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 30795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xe9600000
# UVM_INFO dma_driver.sv(29) @ 30795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=93f7b1cd
# UVM_INFO dma_monitor.sv(33) @ 30815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=93f7b1cd rdata = 5f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 30815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x93f7b1cd
# UVM_INFO dma_reg_sequence.sv(215) @ 30815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x93f70000
# UVM_INFO dma_reg_sequence.sv(221) @ 30815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 30815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=425bb883
# UVM_INFO dma_monitor.sv(33) @ 30835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=425bb883 rdata = 5f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 30835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=23617 io_mem=1 (wdata=0x425bb883)
# UVM_INFO dma_reg_sequence.sv(257) @ 30835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1b883 Mir: 1b883
# UVM_INFO dma_driver.sv(48) @ 30855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1b883
# UVM_INFO dma_monitor.sv(33) @ 30855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1b883 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 30855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=23617 io_mem=1 (rdata=0x1b883)
# UVM_INFO dma_reg_sequence.sv(264) @ 30855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1b883 Mir:1b883 
# UVM_INFO dma_driver.sv(48) @ 30875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1b882
# UVM_INFO dma_monitor.sv(33) @ 30875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1b882 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 30875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=23617 io_mem=1 (rdata=0x1b882)
# UVM_INFO dma_reg_sequence.sv(271) @ 30875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1b882 Mir:1b882 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=85400f2c
# UVM_INFO dma_monitor.sv(33) @ 30895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=85400f2c rdata = 1b882 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 30895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 85400f2c Mir: 85400f2c
# UVM_INFO dma_driver.sv(48) @ 30915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=85400f2c
# UVM_INFO dma_monitor.sv(33) @ 30915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 85400f2c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 30915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:85400f2c Mir:85400f2c 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=63eb38dd
# UVM_INFO dma_monitor.sv(33) @ 30935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=63eb38dd rdata = 85400f2c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 30935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 63eb38dd Mir: 63eb38dd
# UVM_INFO dma_driver.sv(48) @ 30955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=63eb38dd
# UVM_INFO dma_monitor.sv(33) @ 30955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 63eb38dd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 30955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 63eb38dd Mir: 63eb38dd
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 30955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=19131f1d
# UVM_INFO dma_monitor.sv(33) @ 30975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=19131f1d rdata = 63eb38dd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 30975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 19131f1d Mir: 19131f1d
# UVM_INFO dma_driver.sv(48) @ 30995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=19131f1d
# UVM_INFO dma_monitor.sv(33) @ 30995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 19131f1d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 30995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:19131f1d Mir:19131f1d 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 30995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x1740541a
# UVM_INFO dma_driver.sv(29) @ 30995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=1740541a
# UVM_INFO dma_monitor.sv(33) @ 31015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=1740541a rdata = 19131f1d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 31015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 31015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 31015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x20775351
# UVM_INFO dma_driver.sv(29) @ 31015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=20775351
# UVM_INFO dma_monitor.sv(33) @ 31035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=20775351 rdata = 19131f1d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 31035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 31035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=51571fd
# UVM_INFO dma_monitor.sv(33) @ 31055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=51571fd rdata = 19131f1d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 31055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 51571fd Mir: 51571fd
# UVM_INFO dma_driver.sv(48) @ 31075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=51571fd
# UVM_INFO dma_monitor.sv(33) @ 31075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 51571fd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 31075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 51571fd Mir: 51571fd
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=5cdb0dbc
# UVM_INFO dma_monitor.sv(33) @ 31095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=5cdb0dbc rdata = 51571fd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 31095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 31115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 31115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 31115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 31115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=184
# UVM_INFO dma_monitor.sv(33) @ 31135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=184 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 31135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 184 Mir: 184
# UVM_INFO dma_driver.sv(48) @ 31155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=184
# UVM_INFO dma_monitor.sv(33) @ 31155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 184 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 31155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:184 Mir:184 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 31155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x93f70000
# UVM_INFO dma_driver.sv(29) @ 31155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=b2ed7c4
# UVM_INFO dma_monitor.sv(33) @ 31175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=b2ed7c4 rdata = 184 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 31175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xb2ed7c4
# UVM_INFO dma_reg_sequence.sv(215) @ 31175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xb2e0000
# UVM_INFO dma_reg_sequence.sv(221) @ 31175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 31175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=8e36e7fd
# UVM_INFO dma_monitor.sv(33) @ 31195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=8e36e7fd rdata = 184 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 31195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=29694 io_mem=0 (wdata=0x8e36e7fd)
# UVM_INFO dma_reg_sequence.sv(257) @ 31195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: e7fd Mir: e7fd
# UVM_INFO dma_driver.sv(48) @ 31215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=e7fd
# UVM_INFO dma_monitor.sv(33) @ 31215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = e7fd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 31215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=29694 io_mem=0 (rdata=0xe7fd)
# UVM_INFO dma_reg_sequence.sv(264) @ 31215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:e7fd Mir:e7fd 
# UVM_INFO dma_driver.sv(48) @ 31235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=e7fc
# UVM_INFO dma_monitor.sv(33) @ 31235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = e7fc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 31235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=29694 io_mem=0 (rdata=0xe7fc)
# UVM_INFO dma_reg_sequence.sv(271) @ 31235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:e7fc Mir:e7fc 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=2496f285
# UVM_INFO dma_monitor.sv(33) @ 31255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=2496f285 rdata = e7fc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 31255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 2496f285 Mir: 2496f285
# UVM_INFO dma_driver.sv(48) @ 31275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=2496f285
# UVM_INFO dma_monitor.sv(33) @ 31275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 2496f285 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 31275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:2496f285 Mir:2496f285 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=10087c6
# UVM_INFO dma_monitor.sv(33) @ 31295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=10087c6 rdata = 2496f285 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 31295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 10087c6 Mir: 10087c6
# UVM_INFO dma_driver.sv(48) @ 31315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=10087c6
# UVM_INFO dma_monitor.sv(33) @ 31315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 10087c6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 31315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 10087c6 Mir: 10087c6
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=1900d1b3
# UVM_INFO dma_monitor.sv(33) @ 31335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=1900d1b3 rdata = 10087c6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 31335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 1900d1b3 Mir: 1900d1b3
# UVM_INFO dma_driver.sv(48) @ 31355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=1900d1b3
# UVM_INFO dma_monitor.sv(33) @ 31355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 1900d1b3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 31355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:1900d1b3 Mir:1900d1b3 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 31355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x7650811f
# UVM_INFO dma_driver.sv(29) @ 31355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=7650811f
# UVM_INFO dma_monitor.sv(33) @ 31375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=7650811f rdata = 1900d1b3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 31375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 31375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 31375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x8fd2912c
# UVM_INFO dma_driver.sv(29) @ 31375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=8fd2912c
# UVM_INFO dma_monitor.sv(33) @ 31395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=8fd2912c rdata = 1900d1b3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 31395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 31395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=2cbd14ef
# UVM_INFO dma_monitor.sv(33) @ 31415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=2cbd14ef rdata = 1900d1b3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 31415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 2cbd14ef Mir: 2cbd14ef
# UVM_INFO dma_driver.sv(48) @ 31435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=2cbd14ef
# UVM_INFO dma_monitor.sv(33) @ 31435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 2cbd14ef wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 31435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 2cbd14ef Mir: 2cbd14ef
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=829cda34
# UVM_INFO dma_monitor.sv(33) @ 31455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=829cda34 rdata = 2cbd14ef wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 31455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 31475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 31475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 31475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 31475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=125
# UVM_INFO dma_monitor.sv(33) @ 31495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=125 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 31495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 125 Mir: 125
# UVM_INFO dma_driver.sv(48) @ 31515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=125
# UVM_INFO dma_monitor.sv(33) @ 31515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 125 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 31515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:125 Mir:125 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 31515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xb2e0000
# UVM_INFO dma_driver.sv(29) @ 31515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=5d5dbd70
# UVM_INFO dma_monitor.sv(33) @ 31535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=5d5dbd70 rdata = 125 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 31535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x5d5dbd70
# UVM_INFO dma_reg_sequence.sv(215) @ 31535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x5d5d0000
# UVM_INFO dma_reg_sequence.sv(221) @ 31535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 31535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=cce586c6
# UVM_INFO dma_monitor.sv(33) @ 31555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=cce586c6 rdata = 125 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 31555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=17251 io_mem=1 (wdata=0xcce586c6)
# UVM_INFO dma_reg_sequence.sv(257) @ 31555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 186c6 Mir: 186c6
# UVM_INFO dma_driver.sv(48) @ 31575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=186c6
# UVM_INFO dma_monitor.sv(33) @ 31575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 186c6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 31575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=17251 io_mem=1 (rdata=0x186c6)
# UVM_INFO dma_reg_sequence.sv(264) @ 31575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:186c6 Mir:186c6 
# UVM_INFO dma_driver.sv(48) @ 31595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=186c6
# UVM_INFO dma_monitor.sv(33) @ 31595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 186c6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 31595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=17251 io_mem=1 (rdata=0x186c6)
# UVM_INFO dma_reg_sequence.sv(271) @ 31595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:186c6 Mir:186c6 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=f2f2e728
# UVM_INFO dma_monitor.sv(33) @ 31615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=f2f2e728 rdata = 186c6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 31615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: f2f2e728 Mir: f2f2e728
# UVM_INFO dma_driver.sv(48) @ 31635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=f2f2e728
# UVM_INFO dma_monitor.sv(33) @ 31635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = f2f2e728 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 31635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:f2f2e728 Mir:f2f2e728 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=ab4639aa
# UVM_INFO dma_monitor.sv(33) @ 31655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=ab4639aa rdata = f2f2e728 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 31655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: ab4639aa Mir: ab4639aa
# UVM_INFO dma_driver.sv(48) @ 31675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=ab4639aa
# UVM_INFO dma_monitor.sv(33) @ 31675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = ab4639aa wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 31675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: ab4639aa Mir: ab4639aa
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=59070afd
# UVM_INFO dma_monitor.sv(33) @ 31695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=59070afd rdata = ab4639aa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 31695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 59070afd Mir: 59070afd
# UVM_INFO dma_driver.sv(48) @ 31715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=59070afd
# UVM_INFO dma_monitor.sv(33) @ 31715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 59070afd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 31715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:59070afd Mir:59070afd 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 31715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x361e62a5
# UVM_INFO dma_driver.sv(29) @ 31715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=361e62a5
# UVM_INFO dma_monitor.sv(33) @ 31735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=361e62a5 rdata = 59070afd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 31735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 31735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 31735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x3067e29e
# UVM_INFO dma_driver.sv(29) @ 31735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=3067e29e
# UVM_INFO dma_monitor.sv(33) @ 31755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=3067e29e rdata = 59070afd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 31755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 31755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=942d9e90
# UVM_INFO dma_monitor.sv(33) @ 31775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=942d9e90 rdata = 59070afd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 31775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 942d9e90 Mir: 942d9e90
# UVM_INFO dma_driver.sv(48) @ 31795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=942d9e90
# UVM_INFO dma_monitor.sv(33) @ 31795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 942d9e90 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 31795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 942d9e90 Mir: 942d9e90
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=3480cf80
# UVM_INFO dma_monitor.sv(33) @ 31815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=3480cf80 rdata = 942d9e90 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 31815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 31835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 31835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 31835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 31835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=14f
# UVM_INFO dma_monitor.sv(33) @ 31855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=14f rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 31855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 14f Mir: 14f
# UVM_INFO dma_driver.sv(48) @ 31875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=14f
# UVM_INFO dma_monitor.sv(33) @ 31875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 14f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 31875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:14f Mir:14f 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 31875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x5d5d0000
# UVM_INFO dma_driver.sv(29) @ 31875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=6fd16069
# UVM_INFO dma_monitor.sv(33) @ 31895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=6fd16069 rdata = 14f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 31895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x6fd16069
# UVM_INFO dma_reg_sequence.sv(215) @ 31895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x6fd10000
# UVM_INFO dma_reg_sequence.sv(221) @ 31895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 31895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=b24e37d4
# UVM_INFO dma_monitor.sv(33) @ 31915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=b24e37d4 rdata = 14f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 31915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=7146 io_mem=0 (wdata=0xb24e37d4)
# UVM_INFO dma_reg_sequence.sv(257) @ 31915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 37d4 Mir: 37d4
# UVM_INFO dma_driver.sv(48) @ 31935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=37d4
# UVM_INFO dma_monitor.sv(33) @ 31935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 37d4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 31935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=7146 io_mem=0 (rdata=0x37d4)
# UVM_INFO dma_reg_sequence.sv(264) @ 31935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:37d4 Mir:37d4 
# UVM_INFO dma_driver.sv(48) @ 31955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=37d4
# UVM_INFO dma_monitor.sv(33) @ 31955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 37d4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 31955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=7146 io_mem=0 (rdata=0x37d4)
# UVM_INFO dma_reg_sequence.sv(271) @ 31955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:37d4 Mir:37d4 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=94fae403
# UVM_INFO dma_monitor.sv(33) @ 31975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=94fae403 rdata = 37d4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 31975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 94fae403 Mir: 94fae403
# UVM_INFO dma_driver.sv(48) @ 31995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=94fae403
# UVM_INFO dma_monitor.sv(33) @ 31995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 94fae403 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 31995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:94fae403 Mir:94fae403 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 31995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=a2477bb1
# UVM_INFO dma_monitor.sv(33) @ 32015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=a2477bb1 rdata = 94fae403 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 32015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: a2477bb1 Mir: a2477bb1
# UVM_INFO dma_driver.sv(48) @ 32035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=a2477bb1
# UVM_INFO dma_monitor.sv(33) @ 32035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = a2477bb1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 32035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: a2477bb1 Mir: a2477bb1
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=5932fa3f
# UVM_INFO dma_monitor.sv(33) @ 32055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=5932fa3f rdata = a2477bb1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 32055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 5932fa3f Mir: 5932fa3f
# UVM_INFO dma_driver.sv(48) @ 32075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=5932fa3f
# UVM_INFO dma_monitor.sv(33) @ 32075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 5932fa3f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 32075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:5932fa3f Mir:5932fa3f 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 32075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x93f0dcbf
# UVM_INFO dma_driver.sv(29) @ 32075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=93f0dcbf
# UVM_INFO dma_monitor.sv(33) @ 32095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=93f0dcbf rdata = 5932fa3f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 32095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 32095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 32095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x856b132f
# UVM_INFO dma_driver.sv(29) @ 32095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=856b132f
# UVM_INFO dma_monitor.sv(33) @ 32115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=856b132f rdata = 5932fa3f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 32115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 32115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=75d11f47
# UVM_INFO dma_monitor.sv(33) @ 32135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=75d11f47 rdata = 5932fa3f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 32135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 75d11f47 Mir: 75d11f47
# UVM_INFO dma_driver.sv(48) @ 32155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=75d11f47
# UVM_INFO dma_monitor.sv(33) @ 32155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 75d11f47 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 32155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 75d11f47 Mir: 75d11f47
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=5a0e6f6c
# UVM_INFO dma_monitor.sv(33) @ 32175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=5a0e6f6c rdata = 75d11f47 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 32175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 32195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 32195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 32195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 32195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=146
# UVM_INFO dma_monitor.sv(33) @ 32215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=146 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 32215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 146 Mir: 146
# UVM_INFO dma_driver.sv(48) @ 32235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=146
# UVM_INFO dma_monitor.sv(33) @ 32235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 146 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 32235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:146 Mir:146 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 32235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x6fd10000
# UVM_INFO dma_driver.sv(29) @ 32235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=f6b9fe6d
# UVM_INFO dma_monitor.sv(33) @ 32255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=f6b9fe6d rdata = 146 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 32255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xf6b9fe6d
# UVM_INFO dma_reg_sequence.sv(215) @ 32255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xf6b90000
# UVM_INFO dma_reg_sequence.sv(221) @ 32255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 32255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=1baa56d8
# UVM_INFO dma_monitor.sv(33) @ 32275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=1baa56d8 rdata = 146 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 32275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=11116 io_mem=0 (wdata=0x1baa56d8)
# UVM_INFO dma_reg_sequence.sv(257) @ 32275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 56d8 Mir: 56d8
# UVM_INFO dma_driver.sv(48) @ 32295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=56d8
# UVM_INFO dma_monitor.sv(33) @ 32295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 56d8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 32295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=11116 io_mem=0 (rdata=0x56d8)
# UVM_INFO dma_reg_sequence.sv(264) @ 32295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:56d8 Mir:56d8 
# UVM_INFO dma_driver.sv(48) @ 32315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=56d8
# UVM_INFO dma_monitor.sv(33) @ 32315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 56d8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 32315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=11116 io_mem=0 (rdata=0x56d8)
# UVM_INFO dma_reg_sequence.sv(271) @ 32315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:56d8 Mir:56d8 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=68e0f981
# UVM_INFO dma_monitor.sv(33) @ 32335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=68e0f981 rdata = 56d8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 32335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 68e0f981 Mir: 68e0f981
# UVM_INFO dma_driver.sv(48) @ 32355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=68e0f981
# UVM_INFO dma_monitor.sv(33) @ 32355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 68e0f981 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 32355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:68e0f981 Mir:68e0f981 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=73bef887
# UVM_INFO dma_monitor.sv(33) @ 32375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=73bef887 rdata = 68e0f981 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 32375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 73bef887 Mir: 73bef887
# UVM_INFO dma_driver.sv(48) @ 32395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=73bef887
# UVM_INFO dma_monitor.sv(33) @ 32395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 73bef887 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 32395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 73bef887 Mir: 73bef887
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=3c293996
# UVM_INFO dma_monitor.sv(33) @ 32415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=3c293996 rdata = 73bef887 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 32415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 3c293996 Mir: 3c293996
# UVM_INFO dma_driver.sv(48) @ 32435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=3c293996
# UVM_INFO dma_monitor.sv(33) @ 32435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 3c293996 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 32435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:3c293996 Mir:3c293996 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 32435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x4e7479d8
# UVM_INFO dma_driver.sv(29) @ 32435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=4e7479d8
# UVM_INFO dma_monitor.sv(33) @ 32455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=4e7479d8 rdata = 3c293996 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 32455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x7b11
# UVM_INFO dma_reg_sequence.sv(395) @ 32455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 32455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x6036a72f
# UVM_INFO dma_driver.sv(29) @ 32455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=6036a72f
# UVM_INFO dma_monitor.sv(33) @ 32475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=6036a72f rdata = 3c293996 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 32475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x7e
# UVM_INFO dma_reg_sequence.sv(423) @ 32475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=e32e4f96
# UVM_INFO dma_monitor.sv(33) @ 32495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=e32e4f96 rdata = 3c293996 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 32495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: e32e4f96 Mir: e32e4f96
# UVM_INFO dma_driver.sv(48) @ 32515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=e32e4f96
# UVM_INFO dma_monitor.sv(33) @ 32515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = e32e4f96 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 32515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: e32e4f96 Mir: e32e4f96
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=e5b457ea
# UVM_INFO dma_monitor.sv(33) @ 32535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=e5b457ea rdata = e32e4f96 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 32535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 32555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 32555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 32555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 32555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=35
# UVM_INFO dma_monitor.sv(33) @ 32575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=35 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 32575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 35 Mir: 35
# UVM_INFO dma_driver.sv(48) @ 32595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=35
# UVM_INFO dma_monitor.sv(33) @ 32595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 35 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 32595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:35 Mir:35 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 32595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xf6b90000
# UVM_INFO dma_driver.sv(29) @ 32595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=351ad4e5
# UVM_INFO dma_monitor.sv(33) @ 32615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=351ad4e5 rdata = 35 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 32615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x351ad4e5
# UVM_INFO dma_reg_sequence.sv(215) @ 32615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x351a0000
# UVM_INFO dma_reg_sequence.sv(221) @ 32615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 32615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=1d38501c
# UVM_INFO dma_monitor.sv(33) @ 32635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=1d38501c rdata = 35 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 32635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=10254 io_mem=0 (wdata=0x1d38501c)
# UVM_INFO dma_reg_sequence.sv(257) @ 32635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 501c Mir: 501c
# UVM_INFO dma_driver.sv(48) @ 32655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=501c
# UVM_INFO dma_monitor.sv(33) @ 32655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 501c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 32655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=10254 io_mem=0 (rdata=0x501c)
# UVM_INFO dma_reg_sequence.sv(264) @ 32655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:501c Mir:501c 
# UVM_INFO dma_driver.sv(48) @ 32675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=501c
# UVM_INFO dma_monitor.sv(33) @ 32675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 501c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 32675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=10254 io_mem=0 (rdata=0x501c)
# UVM_INFO dma_reg_sequence.sv(271) @ 32675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:501c Mir:501c 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=174e5b48
# UVM_INFO dma_monitor.sv(33) @ 32695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=174e5b48 rdata = 501c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 32695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 174e5b48 Mir: 174e5b48
# UVM_INFO dma_driver.sv(48) @ 32715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=174e5b48
# UVM_INFO dma_monitor.sv(33) @ 32715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 174e5b48 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 32715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:174e5b48 Mir:174e5b48 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=9972b5c9
# UVM_INFO dma_monitor.sv(33) @ 32735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=9972b5c9 rdata = 174e5b48 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 32735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 9972b5c9 Mir: 9972b5c9
# UVM_INFO dma_driver.sv(48) @ 32755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=9972b5c9
# UVM_INFO dma_monitor.sv(33) @ 32755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 9972b5c9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 32755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 9972b5c9 Mir: 9972b5c9
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=5e01fafe
# UVM_INFO dma_monitor.sv(33) @ 32775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=5e01fafe rdata = 9972b5c9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 32775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 5e01fafe Mir: 5e01fafe
# UVM_INFO dma_driver.sv(48) @ 32795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=5e01fafe
# UVM_INFO dma_monitor.sv(33) @ 32795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 5e01fafe wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 32795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:5e01fafe Mir:5e01fafe 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 32795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x14467dd3
# UVM_INFO dma_driver.sv(29) @ 32795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=14467dd3
# UVM_INFO dma_monitor.sv(33) @ 32815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=14467dd3 rdata = 5e01fafe wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 32815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x9f11
# UVM_INFO dma_reg_sequence.sv(395) @ 32815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 32815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x5d55a923
# UVM_INFO dma_driver.sv(29) @ 32815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=5d55a923
# UVM_INFO dma_monitor.sv(33) @ 32835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=5d55a923 rdata = 5e01fafe wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 32835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0xa2
# UVM_INFO dma_reg_sequence.sv(423) @ 32835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=aac22f7b
# UVM_INFO dma_monitor.sv(33) @ 32855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=aac22f7b rdata = 5e01fafe wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 32855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: aac22f7b Mir: aac22f7b
# UVM_INFO dma_driver.sv(48) @ 32875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=aac22f7b
# UVM_INFO dma_monitor.sv(33) @ 32875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = aac22f7b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 32875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: aac22f7b Mir: aac22f7b
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=2a30d51c
# UVM_INFO dma_monitor.sv(33) @ 32895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=2a30d51c rdata = aac22f7b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 32895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 32915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 32915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 32915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 32915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=3a
# UVM_INFO dma_monitor.sv(33) @ 32935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=3a rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 32935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 3a Mir: 3a
# UVM_INFO dma_driver.sv(48) @ 32955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=3a
# UVM_INFO dma_monitor.sv(33) @ 32955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 3a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 32955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:3a Mir:3a 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 32955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x351a0000
# UVM_INFO dma_driver.sv(29) @ 32955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=58963f80
# UVM_INFO dma_monitor.sv(33) @ 32975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=58963f80 rdata = 3a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 32975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x58963f80
# UVM_INFO dma_reg_sequence.sv(215) @ 32975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x58960000
# UVM_INFO dma_reg_sequence.sv(221) @ 32975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 32975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 32975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=cce669ab
# UVM_INFO dma_monitor.sv(33) @ 32995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=cce669ab rdata = 3a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 32995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=13525 io_mem=0 (wdata=0xcce669ab)
# UVM_INFO dma_reg_sequence.sv(257) @ 32995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 69ab Mir: 69ab
# UVM_INFO dma_driver.sv(48) @ 33015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=69ab
# UVM_INFO dma_monitor.sv(33) @ 33015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 69ab wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 33015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=13525 io_mem=0 (rdata=0x69ab)
# UVM_INFO dma_reg_sequence.sv(264) @ 33015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:69ab Mir:69ab 
# UVM_INFO dma_driver.sv(48) @ 33035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=69aa
# UVM_INFO dma_monitor.sv(33) @ 33035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 69aa wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 33035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=13525 io_mem=0 (rdata=0x69aa)
# UVM_INFO dma_reg_sequence.sv(271) @ 33035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:69aa Mir:69aa 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=57894bac
# UVM_INFO dma_monitor.sv(33) @ 33055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=57894bac rdata = 69aa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 33055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 57894bac Mir: 57894bac
# UVM_INFO dma_driver.sv(48) @ 33075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=57894bac
# UVM_INFO dma_monitor.sv(33) @ 33075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 57894bac wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 33075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:57894bac Mir:57894bac 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=6af22255
# UVM_INFO dma_monitor.sv(33) @ 33095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=6af22255 rdata = 57894bac wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 33095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 6af22255 Mir: 6af22255
# UVM_INFO dma_driver.sv(48) @ 33115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=6af22255
# UVM_INFO dma_monitor.sv(33) @ 33115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 6af22255 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 33115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 6af22255 Mir: 6af22255
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=aae20994
# UVM_INFO dma_monitor.sv(33) @ 33135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=aae20994 rdata = 6af22255 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 33135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: aae20994 Mir: aae20994
# UVM_INFO dma_driver.sv(48) @ 33155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=aae20994
# UVM_INFO dma_monitor.sv(33) @ 33155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = aae20994 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 33155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:aae20994 Mir:aae20994 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 33155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x9d75ebd
# UVM_INFO dma_driver.sv(29) @ 33155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=9d75ebd
# UVM_INFO dma_monitor.sv(33) @ 33175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=9d75ebd rdata = aae20994 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 33175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 33175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 33175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xec71be8b
# UVM_INFO dma_driver.sv(29) @ 33175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=ec71be8b
# UVM_INFO dma_monitor.sv(33) @ 33195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=ec71be8b rdata = aae20994 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 33195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 33195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=bb3fd987
# UVM_INFO dma_monitor.sv(33) @ 33215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=bb3fd987 rdata = aae20994 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 33215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: bb3fd987 Mir: bb3fd987
# UVM_INFO dma_driver.sv(48) @ 33235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=bb3fd987
# UVM_INFO dma_monitor.sv(33) @ 33235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = bb3fd987 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 33235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: bb3fd987 Mir: bb3fd987
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=500269c2
# UVM_INFO dma_monitor.sv(33) @ 33255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=500269c2 rdata = bb3fd987 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 33255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 33275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 33275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 33275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 33275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=119
# UVM_INFO dma_monitor.sv(33) @ 33295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=119 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 33295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 119 Mir: 119
# UVM_INFO dma_driver.sv(48) @ 33315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=119
# UVM_INFO dma_monitor.sv(33) @ 33315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 119 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 33315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:119 Mir:119 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 33315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x58960000
# UVM_INFO dma_driver.sv(29) @ 33315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=106dc4fb
# UVM_INFO dma_monitor.sv(33) @ 33335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=106dc4fb rdata = 119 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 33335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x106dc4fb
# UVM_INFO dma_reg_sequence.sv(215) @ 33335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x106d0000
# UVM_INFO dma_reg_sequence.sv(221) @ 33335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 33335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=601227b0
# UVM_INFO dma_monitor.sv(33) @ 33355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=601227b0 rdata = 119 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 33355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=5080 io_mem=0 (wdata=0x601227b0)
# UVM_INFO dma_reg_sequence.sv(257) @ 33355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 27b0 Mir: 27b0
# UVM_INFO dma_driver.sv(48) @ 33375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=27b0
# UVM_INFO dma_monitor.sv(33) @ 33375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 27b0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 33375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=5080 io_mem=0 (rdata=0x27b0)
# UVM_INFO dma_reg_sequence.sv(264) @ 33375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:27b0 Mir:27b0 
# UVM_INFO dma_driver.sv(48) @ 33395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=27b0
# UVM_INFO dma_monitor.sv(33) @ 33395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 27b0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 33395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=5080 io_mem=0 (rdata=0x27b0)
# UVM_INFO dma_reg_sequence.sv(271) @ 33395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:27b0 Mir:27b0 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=4f658159
# UVM_INFO dma_monitor.sv(33) @ 33415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=4f658159 rdata = 27b0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 33415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 4f658159 Mir: 4f658159
# UVM_INFO dma_driver.sv(48) @ 33435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=4f658159
# UVM_INFO dma_monitor.sv(33) @ 33435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 4f658159 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 33435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:4f658159 Mir:4f658159 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=3c287992
# UVM_INFO dma_monitor.sv(33) @ 33455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=3c287992 rdata = 4f658159 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 33455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 3c287992 Mir: 3c287992
# UVM_INFO dma_driver.sv(48) @ 33475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=3c287992
# UVM_INFO dma_monitor.sv(33) @ 33475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 3c287992 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 33475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 3c287992 Mir: 3c287992
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=81920dc2
# UVM_INFO dma_monitor.sv(33) @ 33495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=81920dc2 rdata = 3c287992 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 33495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 81920dc2 Mir: 81920dc2
# UVM_INFO dma_driver.sv(48) @ 33515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=81920dc2
# UVM_INFO dma_monitor.sv(33) @ 33515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 81920dc2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 33515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:81920dc2 Mir:81920dc2 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 33515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xa96a1f81
# UVM_INFO dma_driver.sv(29) @ 33515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=a96a1f81
# UVM_INFO dma_monitor.sv(33) @ 33535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=a96a1f81 rdata = 81920dc2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 33535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 33535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 33535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xf40958d5
# UVM_INFO dma_driver.sv(29) @ 33535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=f40958d5
# UVM_INFO dma_monitor.sv(33) @ 33555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=f40958d5 rdata = 81920dc2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 33555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 33555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=ee4ebc79
# UVM_INFO dma_monitor.sv(33) @ 33575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=ee4ebc79 rdata = 81920dc2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 33575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: ee4ebc79 Mir: ee4ebc79
# UVM_INFO dma_driver.sv(48) @ 33595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=ee4ebc79
# UVM_INFO dma_monitor.sv(33) @ 33595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = ee4ebc79 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 33595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: ee4ebc79 Mir: ee4ebc79
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=d0d5f9c3
# UVM_INFO dma_monitor.sv(33) @ 33615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=d0d5f9c3 rdata = ee4ebc79 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 33615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 33635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 33635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 33635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 33635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=14b
# UVM_INFO dma_monitor.sv(33) @ 33655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=14b rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 33655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 14b Mir: 14b
# UVM_INFO dma_driver.sv(48) @ 33675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=14b
# UVM_INFO dma_monitor.sv(33) @ 33675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 14b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 33675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:14b Mir:14b 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 33675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x106d0000
# UVM_INFO dma_driver.sv(29) @ 33675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=f2178ec4
# UVM_INFO dma_monitor.sv(33) @ 33695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=f2178ec4 rdata = 14b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 33695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xf2178ec4
# UVM_INFO dma_reg_sequence.sv(215) @ 33695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xf2170000
# UVM_INFO dma_reg_sequence.sv(221) @ 33695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 33695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=55517134
# UVM_INFO dma_monitor.sv(33) @ 33715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=55517134 rdata = 14b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 33715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=14490 io_mem=1 (wdata=0x55517134)
# UVM_INFO dma_reg_sequence.sv(257) @ 33715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 17134 Mir: 17134
# UVM_INFO dma_driver.sv(48) @ 33735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=17134
# UVM_INFO dma_monitor.sv(33) @ 33735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 17134 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 33735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=14490 io_mem=1 (rdata=0x17134)
# UVM_INFO dma_reg_sequence.sv(264) @ 33735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:17134 Mir:17134 
# UVM_INFO dma_driver.sv(48) @ 33755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=17134
# UVM_INFO dma_monitor.sv(33) @ 33755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 17134 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 33755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=14490 io_mem=1 (rdata=0x17134)
# UVM_INFO dma_reg_sequence.sv(271) @ 33755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:17134 Mir:17134 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=b2bf3187
# UVM_INFO dma_monitor.sv(33) @ 33775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=b2bf3187 rdata = 17134 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 33775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: b2bf3187 Mir: b2bf3187
# UVM_INFO dma_driver.sv(48) @ 33795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=b2bf3187
# UVM_INFO dma_monitor.sv(33) @ 33795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = b2bf3187 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 33795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:b2bf3187 Mir:b2bf3187 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=4e34c68d
# UVM_INFO dma_monitor.sv(33) @ 33815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=4e34c68d rdata = b2bf3187 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 33815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 4e34c68d Mir: 4e34c68d
# UVM_INFO dma_driver.sv(48) @ 33835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=4e34c68d
# UVM_INFO dma_monitor.sv(33) @ 33835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 4e34c68d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 33835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 4e34c68d Mir: 4e34c68d
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=aa13ba27
# UVM_INFO dma_monitor.sv(33) @ 33855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=aa13ba27 rdata = 4e34c68d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 33855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: aa13ba27 Mir: aa13ba27
# UVM_INFO dma_driver.sv(48) @ 33875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=aa13ba27
# UVM_INFO dma_monitor.sv(33) @ 33875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = aa13ba27 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 33875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:aa13ba27 Mir:aa13ba27 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 33875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x2778985c
# UVM_INFO dma_driver.sv(29) @ 33875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=2778985c
# UVM_INFO dma_monitor.sv(33) @ 33895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=2778985c rdata = aa13ba27 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 33895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 33895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 33895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x8d669110
# UVM_INFO dma_driver.sv(29) @ 33895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=8d669110
# UVM_INFO dma_monitor.sv(33) @ 33915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=8d669110 rdata = aa13ba27 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 33915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 33915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=9efce786
# UVM_INFO dma_monitor.sv(33) @ 33935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=9efce786 rdata = aa13ba27 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 33935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 9efce786 Mir: 9efce786
# UVM_INFO dma_driver.sv(48) @ 33955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=9efce786
# UVM_INFO dma_monitor.sv(33) @ 33955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 9efce786 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 33955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 9efce786 Mir: 9efce786
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=d175ffbb
# UVM_INFO dma_monitor.sv(33) @ 33975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=d175ffbb rdata = 9efce786 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 33975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 33995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 33995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 33995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 33995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 33995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=6f
# UVM_INFO dma_monitor.sv(33) @ 34015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=6f rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 34015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 6f Mir: 6f
# UVM_INFO dma_driver.sv(48) @ 34035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=6f
# UVM_INFO dma_monitor.sv(33) @ 34035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 6f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 34035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:6f Mir:6f 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 34035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xf2170000
# UVM_INFO dma_driver.sv(29) @ 34035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=a7a326f6
# UVM_INFO dma_monitor.sv(33) @ 34055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=a7a326f6 rdata = 6f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 34055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xa7a326f6
# UVM_INFO dma_reg_sequence.sv(215) @ 34055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xa7a30000
# UVM_INFO dma_reg_sequence.sv(221) @ 34055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 34055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=47aeb549
# UVM_INFO dma_monitor.sv(33) @ 34075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=47aeb549 rdata = 6f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 34075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=23204 io_mem=0 (wdata=0x47aeb549)
# UVM_INFO dma_reg_sequence.sv(257) @ 34075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: b549 Mir: b549
# UVM_INFO dma_driver.sv(48) @ 34095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=b549
# UVM_INFO dma_monitor.sv(33) @ 34095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = b549 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 34095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=23204 io_mem=0 (rdata=0xb549)
# UVM_INFO dma_reg_sequence.sv(264) @ 34095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:b549 Mir:b549 
# UVM_INFO dma_driver.sv(48) @ 34115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=b548
# UVM_INFO dma_monitor.sv(33) @ 34115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = b548 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 34115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=23204 io_mem=0 (rdata=0xb548)
# UVM_INFO dma_reg_sequence.sv(271) @ 34115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:b548 Mir:b548 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=cd52775d
# UVM_INFO dma_monitor.sv(33) @ 34135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=cd52775d rdata = b548 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 34135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: cd52775d Mir: cd52775d
# UVM_INFO dma_driver.sv(48) @ 34155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=cd52775d
# UVM_INFO dma_monitor.sv(33) @ 34155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = cd52775d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 34155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:cd52775d Mir:cd52775d 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=7651e32
# UVM_INFO dma_monitor.sv(33) @ 34175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=7651e32 rdata = cd52775d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 34175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 7651e32 Mir: 7651e32
# UVM_INFO dma_driver.sv(48) @ 34195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=7651e32
# UVM_INFO dma_monitor.sv(33) @ 34195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 7651e32 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 34195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 7651e32 Mir: 7651e32
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=94c512ba
# UVM_INFO dma_monitor.sv(33) @ 34215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=94c512ba rdata = 7651e32 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 34215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 94c512ba Mir: 94c512ba
# UVM_INFO dma_driver.sv(48) @ 34235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=94c512ba
# UVM_INFO dma_monitor.sv(33) @ 34235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 94c512ba wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 34235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:94c512ba Mir:94c512ba 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 34235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x31889c86
# UVM_INFO dma_driver.sv(29) @ 34235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=31889c86
# UVM_INFO dma_monitor.sv(33) @ 34255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=31889c86 rdata = 94c512ba wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 34255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 34255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 34255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xc7949a9e
# UVM_INFO dma_driver.sv(29) @ 34255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=c7949a9e
# UVM_INFO dma_monitor.sv(33) @ 34275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=c7949a9e rdata = 94c512ba wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 34275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 34275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=32b03e06
# UVM_INFO dma_monitor.sv(33) @ 34295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=32b03e06 rdata = 94c512ba wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 34295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 32b03e06 Mir: 32b03e06
# UVM_INFO dma_driver.sv(48) @ 34315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=32b03e06
# UVM_INFO dma_monitor.sv(33) @ 34315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 32b03e06 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 34315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 32b03e06 Mir: 32b03e06
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=5be8560f
# UVM_INFO dma_monitor.sv(33) @ 34335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=5be8560f rdata = 32b03e06 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 34335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 34355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 34355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 34355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 34355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1af
# UVM_INFO dma_monitor.sv(33) @ 34375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1af rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 34375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1af Mir: 1af
# UVM_INFO dma_driver.sv(48) @ 34395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1af
# UVM_INFO dma_monitor.sv(33) @ 34395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1af wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 34395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1af Mir:1af 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 34395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xa7a30000
# UVM_INFO dma_driver.sv(29) @ 34395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=c95d6837
# UVM_INFO dma_monitor.sv(33) @ 34415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=c95d6837 rdata = 1af wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 34415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xc95d6837
# UVM_INFO dma_reg_sequence.sv(215) @ 34415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xc95d0000
# UVM_INFO dma_reg_sequence.sv(221) @ 34415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 34415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=a4eeb0e
# UVM_INFO dma_monitor.sv(33) @ 34435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=a4eeb0e rdata = 1af wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 34435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=30087 io_mem=0 (wdata=0xa4eeb0e)
# UVM_INFO dma_reg_sequence.sv(257) @ 34435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: eb0e Mir: eb0e
# UVM_INFO dma_driver.sv(48) @ 34455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=eb0e
# UVM_INFO dma_monitor.sv(33) @ 34455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = eb0e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 34455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=30087 io_mem=0 (rdata=0xeb0e)
# UVM_INFO dma_reg_sequence.sv(264) @ 34455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:eb0e Mir:eb0e 
# UVM_INFO dma_driver.sv(48) @ 34475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=eb0e
# UVM_INFO dma_monitor.sv(33) @ 34475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = eb0e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 34475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=30087 io_mem=0 (rdata=0xeb0e)
# UVM_INFO dma_reg_sequence.sv(271) @ 34475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:eb0e Mir:eb0e 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=ccd73c4
# UVM_INFO dma_monitor.sv(33) @ 34495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=ccd73c4 rdata = eb0e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 34495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: ccd73c4 Mir: ccd73c4
# UVM_INFO dma_driver.sv(48) @ 34515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=ccd73c4
# UVM_INFO dma_monitor.sv(33) @ 34515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = ccd73c4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 34515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:ccd73c4 Mir:ccd73c4 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=d51df97a
# UVM_INFO dma_monitor.sv(33) @ 34535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=d51df97a rdata = ccd73c4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 34535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: d51df97a Mir: d51df97a
# UVM_INFO dma_driver.sv(48) @ 34555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=d51df97a
# UVM_INFO dma_monitor.sv(33) @ 34555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = d51df97a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 34555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: d51df97a Mir: d51df97a
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=e218b61a
# UVM_INFO dma_monitor.sv(33) @ 34575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=e218b61a rdata = d51df97a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 34575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: e218b61a Mir: e218b61a
# UVM_INFO dma_driver.sv(48) @ 34595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=e218b61a
# UVM_INFO dma_monitor.sv(33) @ 34595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = e218b61a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 34595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:e218b61a Mir:e218b61a 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 34595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xb01c5e8b
# UVM_INFO dma_driver.sv(29) @ 34595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=b01c5e8b
# UVM_INFO dma_monitor.sv(33) @ 34615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=b01c5e8b rdata = e218b61a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 34615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 34615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 34615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xb537fd23
# UVM_INFO dma_driver.sv(29) @ 34615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=b537fd23
# UVM_INFO dma_monitor.sv(33) @ 34635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=b537fd23 rdata = e218b61a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 34635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 34635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=6009b981
# UVM_INFO dma_monitor.sv(33) @ 34655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=6009b981 rdata = e218b61a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 34655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 6009b981 Mir: 6009b981
# UVM_INFO dma_driver.sv(48) @ 34675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=6009b981
# UVM_INFO dma_monitor.sv(33) @ 34675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 6009b981 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 34675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 6009b981 Mir: 6009b981
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=c85d463c
# UVM_INFO dma_monitor.sv(33) @ 34695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=c85d463c rdata = 6009b981 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 34695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 34715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 34715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 34715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 34715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=86
# UVM_INFO dma_monitor.sv(33) @ 34735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=86 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 34735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 86 Mir: 86
# UVM_INFO dma_driver.sv(48) @ 34755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=86
# UVM_INFO dma_monitor.sv(33) @ 34755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 86 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 34755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:86 Mir:86 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 34755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xc95d0000
# UVM_INFO dma_driver.sv(29) @ 34755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=f97719a2
# UVM_INFO dma_monitor.sv(33) @ 34775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=f97719a2 rdata = 86 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 34775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xf97719a2
# UVM_INFO dma_reg_sequence.sv(215) @ 34775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xf9770000
# UVM_INFO dma_reg_sequence.sv(221) @ 34775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 34775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=9d53733b
# UVM_INFO dma_monitor.sv(33) @ 34795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=9d53733b rdata = 86 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 34795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=14749 io_mem=1 (wdata=0x9d53733b)
# UVM_INFO dma_reg_sequence.sv(257) @ 34795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1733b Mir: 1733b
# UVM_INFO dma_driver.sv(48) @ 34815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1733b
# UVM_INFO dma_monitor.sv(33) @ 34815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1733b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 34815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=14749 io_mem=1 (rdata=0x1733b)
# UVM_INFO dma_reg_sequence.sv(264) @ 34815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1733b Mir:1733b 
# UVM_INFO dma_driver.sv(48) @ 34835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1733a
# UVM_INFO dma_monitor.sv(33) @ 34835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1733a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 34835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=14749 io_mem=1 (rdata=0x1733a)
# UVM_INFO dma_reg_sequence.sv(271) @ 34835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1733a Mir:1733a 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=8ea7d09a
# UVM_INFO dma_monitor.sv(33) @ 34855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=8ea7d09a rdata = 1733a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 34855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 8ea7d09a Mir: 8ea7d09a
# UVM_INFO dma_driver.sv(48) @ 34875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=8ea7d09a
# UVM_INFO dma_monitor.sv(33) @ 34875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 8ea7d09a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 34875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:8ea7d09a Mir:8ea7d09a 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=e6725ac0
# UVM_INFO dma_monitor.sv(33) @ 34895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=e6725ac0 rdata = 8ea7d09a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 34895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: e6725ac0 Mir: e6725ac0
# UVM_INFO dma_driver.sv(48) @ 34915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=e6725ac0
# UVM_INFO dma_monitor.sv(33) @ 34915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = e6725ac0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 34915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: e6725ac0 Mir: e6725ac0
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=2c11f12
# UVM_INFO dma_monitor.sv(33) @ 34935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=2c11f12 rdata = e6725ac0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 34935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 2c11f12 Mir: 2c11f12
# UVM_INFO dma_driver.sv(48) @ 34955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=2c11f12
# UVM_INFO dma_monitor.sv(33) @ 34955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 2c11f12 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 34955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:2c11f12 Mir:2c11f12 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 34955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xf2bc2383
# UVM_INFO dma_driver.sv(29) @ 34955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=f2bc2383
# UVM_INFO dma_monitor.sv(33) @ 34975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=f2bc2383 rdata = 2c11f12 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 34975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 34975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 34975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x4346f52f
# UVM_INFO dma_driver.sv(29) @ 34975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=4346f52f
# UVM_INFO dma_monitor.sv(33) @ 34995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=4346f52f rdata = 2c11f12 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 34995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 34995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 34995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=e7647b3e
# UVM_INFO dma_monitor.sv(33) @ 35015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=e7647b3e rdata = 2c11f12 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 35015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: e7647b3e Mir: e7647b3e
# UVM_INFO dma_driver.sv(48) @ 35035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=e7647b3e
# UVM_INFO dma_monitor.sv(33) @ 35035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = e7647b3e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 35035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: e7647b3e Mir: e7647b3e
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=2f227c23
# UVM_INFO dma_monitor.sv(33) @ 35055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=2f227c23 rdata = e7647b3e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 35055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 35075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 35075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 35075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 35075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=14f
# UVM_INFO dma_monitor.sv(33) @ 35095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=14f rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 35095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 14f Mir: 14f
# UVM_INFO dma_driver.sv(48) @ 35115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=14f
# UVM_INFO dma_monitor.sv(33) @ 35115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 14f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 35115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:14f Mir:14f 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 35115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xf9770000
# UVM_INFO dma_driver.sv(29) @ 35115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=c6dff77d
# UVM_INFO dma_monitor.sv(33) @ 35135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=c6dff77d rdata = 14f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 35135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xc6dff77d
# UVM_INFO dma_reg_sequence.sv(215) @ 35135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xc6df0000
# UVM_INFO dma_reg_sequence.sv(221) @ 35135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 35135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=cbdc74d7
# UVM_INFO dma_monitor.sv(33) @ 35155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=cbdc74d7 rdata = 14f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 35155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=14955 io_mem=0 (wdata=0xcbdc74d7)
# UVM_INFO dma_reg_sequence.sv(257) @ 35155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 74d7 Mir: 74d7
# UVM_INFO dma_driver.sv(48) @ 35175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=74d7
# UVM_INFO dma_monitor.sv(33) @ 35175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 74d7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 35175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=14955 io_mem=0 (rdata=0x74d7)
# UVM_INFO dma_reg_sequence.sv(264) @ 35175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:74d7 Mir:74d7 
# UVM_INFO dma_driver.sv(48) @ 35195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=74d6
# UVM_INFO dma_monitor.sv(33) @ 35195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 74d6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 35195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=14955 io_mem=0 (rdata=0x74d6)
# UVM_INFO dma_reg_sequence.sv(271) @ 35195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:74d6 Mir:74d6 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=a40c208f
# UVM_INFO dma_monitor.sv(33) @ 35215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=a40c208f rdata = 74d6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 35215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: a40c208f Mir: a40c208f
# UVM_INFO dma_driver.sv(48) @ 35235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=a40c208f
# UVM_INFO dma_monitor.sv(33) @ 35235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = a40c208f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 35235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:a40c208f Mir:a40c208f 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=f2813e8c
# UVM_INFO dma_monitor.sv(33) @ 35255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=f2813e8c rdata = a40c208f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 35255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: f2813e8c Mir: f2813e8c
# UVM_INFO dma_driver.sv(48) @ 35275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=f2813e8c
# UVM_INFO dma_monitor.sv(33) @ 35275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = f2813e8c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 35275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: f2813e8c Mir: f2813e8c
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=d343e93
# UVM_INFO dma_monitor.sv(33) @ 35295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=d343e93 rdata = f2813e8c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 35295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: d343e93 Mir: d343e93
# UVM_INFO dma_driver.sv(48) @ 35315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=d343e93
# UVM_INFO dma_monitor.sv(33) @ 35315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = d343e93 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 35315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:d343e93 Mir:d343e93 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 35315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x560f0357
# UVM_INFO dma_driver.sv(29) @ 35315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=560f0357
# UVM_INFO dma_monitor.sv(33) @ 35335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=560f0357 rdata = d343e93 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 35335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 35335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 35335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xfe05946a
# UVM_INFO dma_driver.sv(29) @ 35335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=fe05946a
# UVM_INFO dma_monitor.sv(33) @ 35355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=fe05946a rdata = d343e93 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 35355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 35355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=fefa9074
# UVM_INFO dma_monitor.sv(33) @ 35375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=fefa9074 rdata = d343e93 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 35375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: fefa9074 Mir: fefa9074
# UVM_INFO dma_driver.sv(48) @ 35395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=fefa9074
# UVM_INFO dma_monitor.sv(33) @ 35395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = fefa9074 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 35395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: fefa9074 Mir: fefa9074
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=35c2ff78
# UVM_INFO dma_monitor.sv(33) @ 35415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=35c2ff78 rdata = fefa9074 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 35415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 35435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 35435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 35435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 35435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=7f
# UVM_INFO dma_monitor.sv(33) @ 35455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=7f rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 35455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 7f Mir: 7f
# UVM_INFO dma_driver.sv(48) @ 35475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=7f
# UVM_INFO dma_monitor.sv(33) @ 35475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 7f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 35475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:7f Mir:7f 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 35475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xc6df0000
# UVM_INFO dma_driver.sv(29) @ 35475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=be152308
# UVM_INFO dma_monitor.sv(33) @ 35495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=be152308 rdata = 7f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 35495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xbe152308
# UVM_INFO dma_reg_sequence.sv(215) @ 35495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xbe150000
# UVM_INFO dma_reg_sequence.sv(221) @ 35495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 35495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=816ce322
# UVM_INFO dma_monitor.sv(33) @ 35515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=816ce322 rdata = 7f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 35515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=29073 io_mem=0 (wdata=0x816ce322)
# UVM_INFO dma_reg_sequence.sv(257) @ 35515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: e322 Mir: e322
# UVM_INFO dma_driver.sv(48) @ 35535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=e322
# UVM_INFO dma_monitor.sv(33) @ 35535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = e322 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 35535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=29073 io_mem=0 (rdata=0xe322)
# UVM_INFO dma_reg_sequence.sv(264) @ 35535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:e322 Mir:e322 
# UVM_INFO dma_driver.sv(48) @ 35555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=e322
# UVM_INFO dma_monitor.sv(33) @ 35555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = e322 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 35555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=29073 io_mem=0 (rdata=0xe322)
# UVM_INFO dma_reg_sequence.sv(271) @ 35555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:e322 Mir:e322 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=7238d57a
# UVM_INFO dma_monitor.sv(33) @ 35575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=7238d57a rdata = e322 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 35575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 7238d57a Mir: 7238d57a
# UVM_INFO dma_driver.sv(48) @ 35595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=7238d57a
# UVM_INFO dma_monitor.sv(33) @ 35595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 7238d57a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 35595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:7238d57a Mir:7238d57a 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=66f47652
# UVM_INFO dma_monitor.sv(33) @ 35615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=66f47652 rdata = 7238d57a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 35615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 66f47652 Mir: 66f47652
# UVM_INFO dma_driver.sv(48) @ 35635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=66f47652
# UVM_INFO dma_monitor.sv(33) @ 35635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 66f47652 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 35635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 66f47652 Mir: 66f47652
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=14d5e290
# UVM_INFO dma_monitor.sv(33) @ 35655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=14d5e290 rdata = 66f47652 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 35655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 14d5e290 Mir: 14d5e290
# UVM_INFO dma_driver.sv(48) @ 35675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=14d5e290
# UVM_INFO dma_monitor.sv(33) @ 35675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 14d5e290 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 35675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:14d5e290 Mir:14d5e290 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 35675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xd53969cf
# UVM_INFO dma_driver.sv(29) @ 35675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=d53969cf
# UVM_INFO dma_monitor.sv(33) @ 35695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=d53969cf rdata = 14d5e290 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 35695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 35695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 35695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xf6b2cef1
# UVM_INFO dma_driver.sv(29) @ 35695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=f6b2cef1
# UVM_INFO dma_monitor.sv(33) @ 35715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=f6b2cef1 rdata = 14d5e290 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 35715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 35715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=65b69195
# UVM_INFO dma_monitor.sv(33) @ 35735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=65b69195 rdata = 14d5e290 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 35735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 65b69195 Mir: 65b69195
# UVM_INFO dma_driver.sv(48) @ 35755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=65b69195
# UVM_INFO dma_monitor.sv(33) @ 35755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 65b69195 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 35755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 65b69195 Mir: 65b69195
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=3eff7c76
# UVM_INFO dma_monitor.sv(33) @ 35775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=3eff7c76 rdata = 65b69195 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 35775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 35795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 35795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 35795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 35795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=114
# UVM_INFO dma_monitor.sv(33) @ 35815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=114 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 35815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 114 Mir: 114
# UVM_INFO dma_driver.sv(48) @ 35835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=114
# UVM_INFO dma_monitor.sv(33) @ 35835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 114 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 35835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:114 Mir:114 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 35835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xbe150000
# UVM_INFO dma_driver.sv(29) @ 35835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=3fcbde77
# UVM_INFO dma_monitor.sv(33) @ 35855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=3fcbde77 rdata = 114 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 35855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x3fcbde77
# UVM_INFO dma_reg_sequence.sv(215) @ 35855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x3fcb0000
# UVM_INFO dma_reg_sequence.sv(221) @ 35855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 35855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=3a042df9
# UVM_INFO dma_monitor.sv(33) @ 35875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=3a042df9 rdata = 114 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 35875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=5884 io_mem=0 (wdata=0x3a042df9)
# UVM_INFO dma_reg_sequence.sv(257) @ 35875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 2df9 Mir: 2df9
# UVM_INFO dma_driver.sv(48) @ 35895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=2df9
# UVM_INFO dma_monitor.sv(33) @ 35895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 2df9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 35895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=5884 io_mem=0 (rdata=0x2df9)
# UVM_INFO dma_reg_sequence.sv(264) @ 35895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:2df9 Mir:2df9 
# UVM_INFO dma_driver.sv(48) @ 35915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=2df8
# UVM_INFO dma_monitor.sv(33) @ 35915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 2df8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 35915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=5884 io_mem=0 (rdata=0x2df8)
# UVM_INFO dma_reg_sequence.sv(271) @ 35915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:2df8 Mir:2df8 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=14cf2340
# UVM_INFO dma_monitor.sv(33) @ 35935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=14cf2340 rdata = 2df8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 35935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 14cf2340 Mir: 14cf2340
# UVM_INFO dma_driver.sv(48) @ 35955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=14cf2340
# UVM_INFO dma_monitor.sv(33) @ 35955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 14cf2340 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 35955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:14cf2340 Mir:14cf2340 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=fef1d3a6
# UVM_INFO dma_monitor.sv(33) @ 35975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=fef1d3a6 rdata = 14cf2340 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 35975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: fef1d3a6 Mir: fef1d3a6
# UVM_INFO dma_driver.sv(48) @ 35995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=fef1d3a6
# UVM_INFO dma_monitor.sv(33) @ 35995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = fef1d3a6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 35995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: fef1d3a6 Mir: fef1d3a6
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 35995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=6d75817f
# UVM_INFO dma_monitor.sv(33) @ 36015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=6d75817f rdata = fef1d3a6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 36015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 6d75817f Mir: 6d75817f
# UVM_INFO dma_driver.sv(48) @ 36035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=6d75817f
# UVM_INFO dma_monitor.sv(33) @ 36035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 6d75817f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 36035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:6d75817f Mir:6d75817f 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 36035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xabd1a7ba
# UVM_INFO dma_driver.sv(29) @ 36035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=abd1a7ba
# UVM_INFO dma_monitor.sv(33) @ 36055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=abd1a7ba rdata = 6d75817f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 36055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 36055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 36055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x565c9b6b
# UVM_INFO dma_driver.sv(29) @ 36055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=565c9b6b
# UVM_INFO dma_monitor.sv(33) @ 36075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=565c9b6b rdata = 6d75817f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 36075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 36075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=aff03b85
# UVM_INFO dma_monitor.sv(33) @ 36095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=aff03b85 rdata = 6d75817f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 36095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: aff03b85 Mir: aff03b85
# UVM_INFO dma_driver.sv(48) @ 36115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=aff03b85
# UVM_INFO dma_monitor.sv(33) @ 36115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = aff03b85 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 36115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: aff03b85 Mir: aff03b85
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=ec4a238a
# UVM_INFO dma_monitor.sv(33) @ 36135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=ec4a238a rdata = aff03b85 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 36135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 36155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 36155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 36155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 36155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=a2
# UVM_INFO dma_monitor.sv(33) @ 36175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=a2 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 36175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: a2 Mir: a2
# UVM_INFO dma_driver.sv(48) @ 36195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=a2
# UVM_INFO dma_monitor.sv(33) @ 36195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = a2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 36195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:a2 Mir:a2 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 36195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x3fcb0000
# UVM_INFO dma_driver.sv(29) @ 36195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=f07136a0
# UVM_INFO dma_monitor.sv(33) @ 36215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=f07136a0 rdata = a2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 36215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xf07136a0
# UVM_INFO dma_reg_sequence.sv(215) @ 36215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xf0710000
# UVM_INFO dma_reg_sequence.sv(221) @ 36215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 36215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=b482fae2
# UVM_INFO dma_monitor.sv(33) @ 36235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=b482fae2 rdata = a2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 36235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=32113 io_mem=0 (wdata=0xb482fae2)
# UVM_INFO dma_reg_sequence.sv(257) @ 36235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: fae2 Mir: fae2
# UVM_INFO dma_driver.sv(48) @ 36255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=fae2
# UVM_INFO dma_monitor.sv(33) @ 36255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = fae2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 36255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=32113 io_mem=0 (rdata=0xfae2)
# UVM_INFO dma_reg_sequence.sv(264) @ 36255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:fae2 Mir:fae2 
# UVM_INFO dma_driver.sv(48) @ 36275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=fae2
# UVM_INFO dma_monitor.sv(33) @ 36275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = fae2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 36275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=32113 io_mem=0 (rdata=0xfae2)
# UVM_INFO dma_reg_sequence.sv(271) @ 36275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:fae2 Mir:fae2 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=8e5eb9c7
# UVM_INFO dma_monitor.sv(33) @ 36295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=8e5eb9c7 rdata = fae2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 36295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 8e5eb9c7 Mir: 8e5eb9c7
# UVM_INFO dma_driver.sv(48) @ 36315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=8e5eb9c7
# UVM_INFO dma_monitor.sv(33) @ 36315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 8e5eb9c7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 36315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:8e5eb9c7 Mir:8e5eb9c7 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=ddfb6e4f
# UVM_INFO dma_monitor.sv(33) @ 36335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=ddfb6e4f rdata = 8e5eb9c7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 36335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: ddfb6e4f Mir: ddfb6e4f
# UVM_INFO dma_driver.sv(48) @ 36355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=ddfb6e4f
# UVM_INFO dma_monitor.sv(33) @ 36355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = ddfb6e4f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 36355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: ddfb6e4f Mir: ddfb6e4f
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=7b44171b
# UVM_INFO dma_monitor.sv(33) @ 36375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=7b44171b rdata = ddfb6e4f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 36375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 7b44171b Mir: 7b44171b
# UVM_INFO dma_driver.sv(48) @ 36395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=7b44171b
# UVM_INFO dma_monitor.sv(33) @ 36395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 7b44171b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 36395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:7b44171b Mir:7b44171b 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 36395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xdec61825
# UVM_INFO dma_driver.sv(29) @ 36395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=dec61825
# UVM_INFO dma_monitor.sv(33) @ 36415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=dec61825 rdata = 7b44171b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 36415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 36415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 36415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xeb5e52a9
# UVM_INFO dma_driver.sv(29) @ 36415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=eb5e52a9
# UVM_INFO dma_monitor.sv(33) @ 36435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=eb5e52a9 rdata = 7b44171b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 36435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 36435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=412fc2b1
# UVM_INFO dma_monitor.sv(33) @ 36455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=412fc2b1 rdata = 7b44171b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 36455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 412fc2b1 Mir: 412fc2b1
# UVM_INFO dma_driver.sv(48) @ 36475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=412fc2b1
# UVM_INFO dma_monitor.sv(33) @ 36475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 412fc2b1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 36475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 412fc2b1 Mir: 412fc2b1
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=e436d2c4
# UVM_INFO dma_monitor.sv(33) @ 36495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=e436d2c4 rdata = 412fc2b1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 36495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 36515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 36515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 36515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 36515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=15b
# UVM_INFO dma_monitor.sv(33) @ 36535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=15b rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 36535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 15b Mir: 15b
# UVM_INFO dma_driver.sv(48) @ 36555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=15b
# UVM_INFO dma_monitor.sv(33) @ 36555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 15b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 36555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:15b Mir:15b 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 36555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xf0710000
# UVM_INFO dma_driver.sv(29) @ 36555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=f1d817db
# UVM_INFO dma_monitor.sv(33) @ 36575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=f1d817db rdata = 15b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 36575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xf1d817db
# UVM_INFO dma_reg_sequence.sv(215) @ 36575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xf1d80000
# UVM_INFO dma_reg_sequence.sv(221) @ 36575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 36575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=47227d7a
# UVM_INFO dma_monitor.sv(33) @ 36595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=47227d7a rdata = 15b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 36595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=16061 io_mem=0 (wdata=0x47227d7a)
# UVM_INFO dma_reg_sequence.sv(257) @ 36595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 7d7a Mir: 7d7a
# UVM_INFO dma_driver.sv(48) @ 36615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=7d7a
# UVM_INFO dma_monitor.sv(33) @ 36615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 7d7a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 36615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=16061 io_mem=0 (rdata=0x7d7a)
# UVM_INFO dma_reg_sequence.sv(264) @ 36615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:7d7a Mir:7d7a 
# UVM_INFO dma_driver.sv(48) @ 36635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=7d7a
# UVM_INFO dma_monitor.sv(33) @ 36635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 7d7a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 36635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=16061 io_mem=0 (rdata=0x7d7a)
# UVM_INFO dma_reg_sequence.sv(271) @ 36635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:7d7a Mir:7d7a 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=827b06a4
# UVM_INFO dma_monitor.sv(33) @ 36655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=827b06a4 rdata = 7d7a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 36655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 827b06a4 Mir: 827b06a4
# UVM_INFO dma_driver.sv(48) @ 36675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=827b06a4
# UVM_INFO dma_monitor.sv(33) @ 36675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 827b06a4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 36675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:827b06a4 Mir:827b06a4 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=36c0583f
# UVM_INFO dma_monitor.sv(33) @ 36695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=36c0583f rdata = 827b06a4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 36695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 36c0583f Mir: 36c0583f
# UVM_INFO dma_driver.sv(48) @ 36715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=36c0583f
# UVM_INFO dma_monitor.sv(33) @ 36715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 36c0583f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 36715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 36c0583f Mir: 36c0583f
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=c1fc0e7f
# UVM_INFO dma_monitor.sv(33) @ 36735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=c1fc0e7f rdata = 36c0583f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 36735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: c1fc0e7f Mir: c1fc0e7f
# UVM_INFO dma_driver.sv(48) @ 36755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=c1fc0e7f
# UVM_INFO dma_monitor.sv(33) @ 36755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = c1fc0e7f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 36755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:c1fc0e7f Mir:c1fc0e7f 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 36755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x61b5e31f
# UVM_INFO dma_driver.sv(29) @ 36755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=61b5e31f
# UVM_INFO dma_monitor.sv(33) @ 36775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=61b5e31f rdata = c1fc0e7f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 36775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 36775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 36775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x3aa82119
# UVM_INFO dma_driver.sv(29) @ 36775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=3aa82119
# UVM_INFO dma_monitor.sv(33) @ 36795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=3aa82119 rdata = c1fc0e7f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 36795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 36795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=b93b3ebb
# UVM_INFO dma_monitor.sv(33) @ 36815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=b93b3ebb rdata = c1fc0e7f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 36815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: b93b3ebb Mir: b93b3ebb
# UVM_INFO dma_driver.sv(48) @ 36835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=b93b3ebb
# UVM_INFO dma_monitor.sv(33) @ 36835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = b93b3ebb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 36835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: b93b3ebb Mir: b93b3ebb
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=ea9a3f0e
# UVM_INFO dma_monitor.sv(33) @ 36855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=ea9a3f0e rdata = b93b3ebb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 36855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 36875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 36875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 36875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 36875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=4
# UVM_INFO dma_monitor.sv(33) @ 36895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=4 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 36895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 4 Mir: 4
# UVM_INFO dma_driver.sv(48) @ 36915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=4
# UVM_INFO dma_monitor.sv(33) @ 36915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 36915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:4 Mir:4 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 36915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xf1d80000
# UVM_INFO dma_driver.sv(29) @ 36915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=5e62ad8f
# UVM_INFO dma_monitor.sv(33) @ 36935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=5e62ad8f rdata = 4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 36935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x5e62ad8f
# UVM_INFO dma_reg_sequence.sv(215) @ 36935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x5e620000
# UVM_INFO dma_reg_sequence.sv(221) @ 36935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 36935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=e41c2202
# UVM_INFO dma_monitor.sv(33) @ 36955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=e41c2202 rdata = 4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 36955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=4353 io_mem=0 (wdata=0xe41c2202)
# UVM_INFO dma_reg_sequence.sv(257) @ 36955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 2202 Mir: 2202
# UVM_INFO dma_driver.sv(48) @ 36975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=2202
# UVM_INFO dma_monitor.sv(33) @ 36975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 2202 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 36975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=4353 io_mem=0 (rdata=0x2202)
# UVM_INFO dma_reg_sequence.sv(264) @ 36975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:2202 Mir:2202 
# UVM_INFO dma_driver.sv(48) @ 36995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=2202
# UVM_INFO dma_monitor.sv(33) @ 36995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 2202 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 36995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=4353 io_mem=0 (rdata=0x2202)
# UVM_INFO dma_reg_sequence.sv(271) @ 36995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:2202 Mir:2202 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 36995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=571093e4
# UVM_INFO dma_monitor.sv(33) @ 37015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=571093e4 rdata = 2202 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 37015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 571093e4 Mir: 571093e4
# UVM_INFO dma_driver.sv(48) @ 37035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=571093e4
# UVM_INFO dma_monitor.sv(33) @ 37035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 571093e4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 37035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:571093e4 Mir:571093e4 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=d5a0b575
# UVM_INFO dma_monitor.sv(33) @ 37055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=d5a0b575 rdata = 571093e4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 37055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: d5a0b575 Mir: d5a0b575
# UVM_INFO dma_driver.sv(48) @ 37075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=d5a0b575
# UVM_INFO dma_monitor.sv(33) @ 37075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = d5a0b575 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 37075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: d5a0b575 Mir: d5a0b575
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=75e3b190
# UVM_INFO dma_monitor.sv(33) @ 37095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=75e3b190 rdata = d5a0b575 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 37095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 75e3b190 Mir: 75e3b190
# UVM_INFO dma_driver.sv(48) @ 37115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=75e3b190
# UVM_INFO dma_monitor.sv(33) @ 37115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 75e3b190 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 37115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:75e3b190 Mir:75e3b190 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 37115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xe7c9ac60
# UVM_INFO dma_driver.sv(29) @ 37115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=e7c9ac60
# UVM_INFO dma_monitor.sv(33) @ 37135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=e7c9ac60 rdata = 75e3b190 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 37135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x7b11
# UVM_INFO dma_reg_sequence.sv(395) @ 37135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 37135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x4400f9ca
# UVM_INFO dma_driver.sv(29) @ 37135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=4400f9ca
# UVM_INFO dma_monitor.sv(33) @ 37155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=4400f9ca rdata = 75e3b190 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 37155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x7e
# UVM_INFO dma_reg_sequence.sv(423) @ 37155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=70b2e140
# UVM_INFO dma_monitor.sv(33) @ 37175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=70b2e140 rdata = 75e3b190 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 37175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 70b2e140 Mir: 70b2e140
# UVM_INFO dma_driver.sv(48) @ 37195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=70b2e140
# UVM_INFO dma_monitor.sv(33) @ 37195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 70b2e140 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 37195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 70b2e140 Mir: 70b2e140
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=60936523
# UVM_INFO dma_monitor.sv(33) @ 37215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=60936523 rdata = 70b2e140 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 37215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 37235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 37235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 37235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 37235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=94
# UVM_INFO dma_monitor.sv(33) @ 37255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=94 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 37255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 94 Mir: 94
# UVM_INFO dma_driver.sv(48) @ 37275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=94
# UVM_INFO dma_monitor.sv(33) @ 37275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 94 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 37275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:94 Mir:94 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 37275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x5e620000
# UVM_INFO dma_driver.sv(29) @ 37275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=ea6bc6e0
# UVM_INFO dma_monitor.sv(33) @ 37295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=ea6bc6e0 rdata = 94 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 37295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xea6bc6e0
# UVM_INFO dma_reg_sequence.sv(215) @ 37295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xea6b0000
# UVM_INFO dma_reg_sequence.sv(221) @ 37295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 37295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=eef8c719
# UVM_INFO dma_monitor.sv(33) @ 37315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=eef8c719 rdata = 94 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 37315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=25484 io_mem=0 (wdata=0xeef8c719)
# UVM_INFO dma_reg_sequence.sv(257) @ 37315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: c719 Mir: c719
# UVM_INFO dma_driver.sv(48) @ 37335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=c719
# UVM_INFO dma_monitor.sv(33) @ 37335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = c719 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 37335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=25484 io_mem=0 (rdata=0xc719)
# UVM_INFO dma_reg_sequence.sv(264) @ 37335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:c719 Mir:c719 
# UVM_INFO dma_driver.sv(48) @ 37355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=c718
# UVM_INFO dma_monitor.sv(33) @ 37355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = c718 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 37355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=25484 io_mem=0 (rdata=0xc718)
# UVM_INFO dma_reg_sequence.sv(271) @ 37355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:c718 Mir:c718 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=81e3b432
# UVM_INFO dma_monitor.sv(33) @ 37375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=81e3b432 rdata = c718 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 37375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 81e3b432 Mir: 81e3b432
# UVM_INFO dma_driver.sv(48) @ 37395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=81e3b432
# UVM_INFO dma_monitor.sv(33) @ 37395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 81e3b432 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 37395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:81e3b432 Mir:81e3b432 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=89aed0bc
# UVM_INFO dma_monitor.sv(33) @ 37415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=89aed0bc rdata = 81e3b432 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 37415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 89aed0bc Mir: 89aed0bc
# UVM_INFO dma_driver.sv(48) @ 37435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=89aed0bc
# UVM_INFO dma_monitor.sv(33) @ 37435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 89aed0bc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 37435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 89aed0bc Mir: 89aed0bc
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=3034c90d
# UVM_INFO dma_monitor.sv(33) @ 37455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=3034c90d rdata = 89aed0bc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 37455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 3034c90d Mir: 3034c90d
# UVM_INFO dma_driver.sv(48) @ 37475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=3034c90d
# UVM_INFO dma_monitor.sv(33) @ 37475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 3034c90d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 37475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:3034c90d Mir:3034c90d 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 37475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xa9bf5f98
# UVM_INFO dma_driver.sv(29) @ 37475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=a9bf5f98
# UVM_INFO dma_monitor.sv(33) @ 37495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=a9bf5f98 rdata = 3034c90d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 37495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 37495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 37495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x901169ed
# UVM_INFO dma_driver.sv(29) @ 37495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=901169ed
# UVM_INFO dma_monitor.sv(33) @ 37515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=901169ed rdata = 3034c90d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 37515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 37515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=2cffa434
# UVM_INFO dma_monitor.sv(33) @ 37535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=2cffa434 rdata = 3034c90d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 37535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 2cffa434 Mir: 2cffa434
# UVM_INFO dma_driver.sv(48) @ 37555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=2cffa434
# UVM_INFO dma_monitor.sv(33) @ 37555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 2cffa434 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 37555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 2cffa434 Mir: 2cffa434
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=603b6d80
# UVM_INFO dma_monitor.sv(33) @ 37575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=603b6d80 rdata = 2cffa434 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 37575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 37595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 37595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 37595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 37595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1cb
# UVM_INFO dma_monitor.sv(33) @ 37615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1cb rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 37615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1cb Mir: 1cb
# UVM_INFO dma_driver.sv(48) @ 37635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1cb
# UVM_INFO dma_monitor.sv(33) @ 37635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1cb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 37635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1cb Mir:1cb 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 37635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xea6b0000
# UVM_INFO dma_driver.sv(29) @ 37635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=b06ed68a
# UVM_INFO dma_monitor.sv(33) @ 37655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=b06ed68a rdata = 1cb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 37655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xb06ed68a
# UVM_INFO dma_reg_sequence.sv(215) @ 37655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xb06e0000
# UVM_INFO dma_reg_sequence.sv(221) @ 37655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 37655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=fe910f3a
# UVM_INFO dma_monitor.sv(33) @ 37675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=fe910f3a rdata = 1cb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 37675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=1949 io_mem=1 (wdata=0xfe910f3a)
# UVM_INFO dma_reg_sequence.sv(257) @ 37675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 10f3a Mir: 10f3a
# UVM_INFO dma_driver.sv(48) @ 37695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=10f3a
# UVM_INFO dma_monitor.sv(33) @ 37695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 10f3a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 37695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=1949 io_mem=1 (rdata=0x10f3a)
# UVM_INFO dma_reg_sequence.sv(264) @ 37695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:10f3a Mir:10f3a 
# UVM_INFO dma_driver.sv(48) @ 37715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=10f3a
# UVM_INFO dma_monitor.sv(33) @ 37715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 10f3a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 37715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=1949 io_mem=1 (rdata=0x10f3a)
# UVM_INFO dma_reg_sequence.sv(271) @ 37715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:10f3a Mir:10f3a 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=e34a3142
# UVM_INFO dma_monitor.sv(33) @ 37735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=e34a3142 rdata = 10f3a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 37735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: e34a3142 Mir: e34a3142
# UVM_INFO dma_driver.sv(48) @ 37755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=e34a3142
# UVM_INFO dma_monitor.sv(33) @ 37755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = e34a3142 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 37755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:e34a3142 Mir:e34a3142 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=b9e4da7b
# UVM_INFO dma_monitor.sv(33) @ 37775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=b9e4da7b rdata = e34a3142 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 37775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: b9e4da7b Mir: b9e4da7b
# UVM_INFO dma_driver.sv(48) @ 37795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=b9e4da7b
# UVM_INFO dma_monitor.sv(33) @ 37795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = b9e4da7b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 37795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: b9e4da7b Mir: b9e4da7b
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=19639a37
# UVM_INFO dma_monitor.sv(33) @ 37815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=19639a37 rdata = b9e4da7b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 37815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 19639a37 Mir: 19639a37
# UVM_INFO dma_driver.sv(48) @ 37835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=19639a37
# UVM_INFO dma_monitor.sv(33) @ 37835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 19639a37 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 37835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:19639a37 Mir:19639a37 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 37835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xf2f11db2
# UVM_INFO dma_driver.sv(29) @ 37835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=f2f11db2
# UVM_INFO dma_monitor.sv(33) @ 37855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=f2f11db2 rdata = 19639a37 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 37855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 37855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 37855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x60689675
# UVM_INFO dma_driver.sv(29) @ 37855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=60689675
# UVM_INFO dma_monitor.sv(33) @ 37875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=60689675 rdata = 19639a37 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 37875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 37875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=3f65f032
# UVM_INFO dma_monitor.sv(33) @ 37895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=3f65f032 rdata = 19639a37 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 37895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 3f65f032 Mir: 3f65f032
# UVM_INFO dma_driver.sv(48) @ 37915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=3f65f032
# UVM_INFO dma_monitor.sv(33) @ 37915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 3f65f032 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 37915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 3f65f032 Mir: 3f65f032
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=6d95aae0
# UVM_INFO dma_monitor.sv(33) @ 37935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=6d95aae0 rdata = 3f65f032 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 37935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 37955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 37955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 37955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 37955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 37955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1e4
# UVM_INFO dma_monitor.sv(33) @ 37975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1e4 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 37975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1e4 Mir: 1e4
# UVM_INFO dma_driver.sv(48) @ 37995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1e4
# UVM_INFO dma_monitor.sv(33) @ 37995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1e4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 37995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1e4 Mir:1e4 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 37995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xb06e0000
# UVM_INFO dma_driver.sv(29) @ 37995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=6f937bd2
# UVM_INFO dma_monitor.sv(33) @ 38015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=6f937bd2 rdata = 1e4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 38015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x6f937bd2
# UVM_INFO dma_reg_sequence.sv(215) @ 38015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x6f930000
# UVM_INFO dma_reg_sequence.sv(221) @ 38015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 38015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=8d539f4b
# UVM_INFO dma_monitor.sv(33) @ 38035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=8d539f4b rdata = 1e4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 38035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=20389 io_mem=1 (wdata=0x8d539f4b)
# UVM_INFO dma_reg_sequence.sv(257) @ 38035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 19f4b Mir: 19f4b
# UVM_INFO dma_driver.sv(48) @ 38055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=19f4b
# UVM_INFO dma_monitor.sv(33) @ 38055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 19f4b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 38055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=20389 io_mem=1 (rdata=0x19f4b)
# UVM_INFO dma_reg_sequence.sv(264) @ 38055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:19f4b Mir:19f4b 
# UVM_INFO dma_driver.sv(48) @ 38075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=19f4a
# UVM_INFO dma_monitor.sv(33) @ 38075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 19f4a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 38075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=20389 io_mem=1 (rdata=0x19f4a)
# UVM_INFO dma_reg_sequence.sv(271) @ 38075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:19f4a Mir:19f4a 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=10b0f3d6
# UVM_INFO dma_monitor.sv(33) @ 38095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=10b0f3d6 rdata = 19f4a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 38095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 10b0f3d6 Mir: 10b0f3d6
# UVM_INFO dma_driver.sv(48) @ 38115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=10b0f3d6
# UVM_INFO dma_monitor.sv(33) @ 38115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 10b0f3d6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 38115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:10b0f3d6 Mir:10b0f3d6 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=8a5f7769
# UVM_INFO dma_monitor.sv(33) @ 38135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=8a5f7769 rdata = 10b0f3d6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 38135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 8a5f7769 Mir: 8a5f7769
# UVM_INFO dma_driver.sv(48) @ 38155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=8a5f7769
# UVM_INFO dma_monitor.sv(33) @ 38155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 8a5f7769 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 38155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 8a5f7769 Mir: 8a5f7769
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=c18a2366
# UVM_INFO dma_monitor.sv(33) @ 38175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=c18a2366 rdata = 8a5f7769 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 38175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: c18a2366 Mir: c18a2366
# UVM_INFO dma_driver.sv(48) @ 38195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=c18a2366
# UVM_INFO dma_monitor.sv(33) @ 38195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = c18a2366 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 38195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:c18a2366 Mir:c18a2366 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 38195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x620371ac
# UVM_INFO dma_driver.sv(29) @ 38195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=620371ac
# UVM_INFO dma_monitor.sv(33) @ 38215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=620371ac rdata = c18a2366 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 38215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 38215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 38215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x8d9ace52
# UVM_INFO dma_driver.sv(29) @ 38215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=8d9ace52
# UVM_INFO dma_monitor.sv(33) @ 38235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=8d9ace52 rdata = c18a2366 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 38235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 38235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=a906efab
# UVM_INFO dma_monitor.sv(33) @ 38255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=a906efab rdata = c18a2366 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 38255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: a906efab Mir: a906efab
# UVM_INFO dma_driver.sv(48) @ 38275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=a906efab
# UVM_INFO dma_monitor.sv(33) @ 38275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = a906efab wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 38275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: a906efab Mir: a906efab
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=10be5725
# UVM_INFO dma_monitor.sv(33) @ 38295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=10be5725 rdata = a906efab wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 38295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 38315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 38315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 38315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 38315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=149
# UVM_INFO dma_monitor.sv(33) @ 38335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=149 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 38335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 149 Mir: 149
# UVM_INFO dma_driver.sv(48) @ 38355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=149
# UVM_INFO dma_monitor.sv(33) @ 38355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 149 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 38355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:149 Mir:149 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 38355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x6f930000
# UVM_INFO dma_driver.sv(29) @ 38355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=a96887cc
# UVM_INFO dma_monitor.sv(33) @ 38375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=a96887cc rdata = 149 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 38375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xa96887cc
# UVM_INFO dma_reg_sequence.sv(215) @ 38375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xa9680000
# UVM_INFO dma_reg_sequence.sv(221) @ 38375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 38375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=e0f0443d
# UVM_INFO dma_monitor.sv(33) @ 38395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=e0f0443d rdata = 149 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 38395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=8734 io_mem=0 (wdata=0xe0f0443d)
# UVM_INFO dma_reg_sequence.sv(257) @ 38395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 443d Mir: 443d
# UVM_INFO dma_driver.sv(48) @ 38415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=443d
# UVM_INFO dma_monitor.sv(33) @ 38415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 443d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 38415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=8734 io_mem=0 (rdata=0x443d)
# UVM_INFO dma_reg_sequence.sv(264) @ 38415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:443d Mir:443d 
# UVM_INFO dma_driver.sv(48) @ 38435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=443c
# UVM_INFO dma_monitor.sv(33) @ 38435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 443c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 38435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=8734 io_mem=0 (rdata=0x443c)
# UVM_INFO dma_reg_sequence.sv(271) @ 38435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:443c Mir:443c 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=b0f09e21
# UVM_INFO dma_monitor.sv(33) @ 38455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=b0f09e21 rdata = 443c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 38455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: b0f09e21 Mir: b0f09e21
# UVM_INFO dma_driver.sv(48) @ 38475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=b0f09e21
# UVM_INFO dma_monitor.sv(33) @ 38475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = b0f09e21 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 38475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:b0f09e21 Mir:b0f09e21 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=4829855f
# UVM_INFO dma_monitor.sv(33) @ 38495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=4829855f rdata = b0f09e21 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 38495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 4829855f Mir: 4829855f
# UVM_INFO dma_driver.sv(48) @ 38515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=4829855f
# UVM_INFO dma_monitor.sv(33) @ 38515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 4829855f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 38515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 4829855f Mir: 4829855f
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=c065ed33
# UVM_INFO dma_monitor.sv(33) @ 38535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=c065ed33 rdata = 4829855f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 38535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: c065ed33 Mir: c065ed33
# UVM_INFO dma_driver.sv(48) @ 38555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=c065ed33
# UVM_INFO dma_monitor.sv(33) @ 38555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = c065ed33 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 38555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:c065ed33 Mir:c065ed33 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 38555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x202e5286
# UVM_INFO dma_driver.sv(29) @ 38555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=202e5286
# UVM_INFO dma_monitor.sv(33) @ 38575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=202e5286 rdata = c065ed33 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 38575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 38575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 38575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x1515fba4
# UVM_INFO dma_driver.sv(29) @ 38575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=1515fba4
# UVM_INFO dma_monitor.sv(33) @ 38595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=1515fba4 rdata = c065ed33 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 38595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 38595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=6f078d37
# UVM_INFO dma_monitor.sv(33) @ 38615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=6f078d37 rdata = c065ed33 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 38615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 6f078d37 Mir: 6f078d37
# UVM_INFO dma_driver.sv(48) @ 38635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=6f078d37
# UVM_INFO dma_monitor.sv(33) @ 38635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 6f078d37 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 38635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 6f078d37 Mir: 6f078d37
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=ded229e5
# UVM_INFO dma_monitor.sv(33) @ 38655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=ded229e5 rdata = 6f078d37 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 38655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 38675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 38675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 38675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 38675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=a6
# UVM_INFO dma_monitor.sv(33) @ 38695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=a6 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 38695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: a6 Mir: a6
# UVM_INFO dma_driver.sv(48) @ 38715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=a6
# UVM_INFO dma_monitor.sv(33) @ 38715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = a6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 38715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:a6 Mir:a6 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 38715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xa9680000
# UVM_INFO dma_driver.sv(29) @ 38715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=bb275cb9
# UVM_INFO dma_monitor.sv(33) @ 38735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=bb275cb9 rdata = a6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 38735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xbb275cb9
# UVM_INFO dma_reg_sequence.sv(215) @ 38735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xbb270000
# UVM_INFO dma_reg_sequence.sv(221) @ 38735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 38735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=f0ce762d
# UVM_INFO dma_monitor.sv(33) @ 38755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=f0ce762d rdata = a6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 38755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=15126 io_mem=0 (wdata=0xf0ce762d)
# UVM_INFO dma_reg_sequence.sv(257) @ 38755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 762d Mir: 762d
# UVM_INFO dma_driver.sv(48) @ 38775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=762d
# UVM_INFO dma_monitor.sv(33) @ 38775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 762d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 38775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=15126 io_mem=0 (rdata=0x762d)
# UVM_INFO dma_reg_sequence.sv(264) @ 38775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:762d Mir:762d 
# UVM_INFO dma_driver.sv(48) @ 38795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=762c
# UVM_INFO dma_monitor.sv(33) @ 38795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 762c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 38795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=15126 io_mem=0 (rdata=0x762c)
# UVM_INFO dma_reg_sequence.sv(271) @ 38795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:762c Mir:762c 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=c0219b02
# UVM_INFO dma_monitor.sv(33) @ 38815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=c0219b02 rdata = 762c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 38815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: c0219b02 Mir: c0219b02
# UVM_INFO dma_driver.sv(48) @ 38835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=c0219b02
# UVM_INFO dma_monitor.sv(33) @ 38835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = c0219b02 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 38835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:c0219b02 Mir:c0219b02 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=988bc3aa
# UVM_INFO dma_monitor.sv(33) @ 38855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=988bc3aa rdata = c0219b02 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 38855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 988bc3aa Mir: 988bc3aa
# UVM_INFO dma_driver.sv(48) @ 38875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=988bc3aa
# UVM_INFO dma_monitor.sv(33) @ 38875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 988bc3aa wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 38875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 988bc3aa Mir: 988bc3aa
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=ad786106
# UVM_INFO dma_monitor.sv(33) @ 38895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=ad786106 rdata = 988bc3aa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 38895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: ad786106 Mir: ad786106
# UVM_INFO dma_driver.sv(48) @ 38915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=ad786106
# UVM_INFO dma_monitor.sv(33) @ 38915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = ad786106 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 38915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:ad786106 Mir:ad786106 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 38915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x7c5a3d57
# UVM_INFO dma_driver.sv(29) @ 38915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=7c5a3d57
# UVM_INFO dma_monitor.sv(33) @ 38935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=7c5a3d57 rdata = ad786106 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 38935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 38935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 38935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x29f9da49
# UVM_INFO dma_driver.sv(29) @ 38935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=29f9da49
# UVM_INFO dma_monitor.sv(33) @ 38955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=29f9da49 rdata = ad786106 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 38955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 38955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=c232553f
# UVM_INFO dma_monitor.sv(33) @ 38975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=c232553f rdata = ad786106 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 38975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: c232553f Mir: c232553f
# UVM_INFO dma_driver.sv(48) @ 38995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=c232553f
# UVM_INFO dma_monitor.sv(33) @ 38995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = c232553f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 38995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: c232553f Mir: c232553f
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 38995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=7adc1f73
# UVM_INFO dma_monitor.sv(33) @ 39015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=7adc1f73 rdata = c232553f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 39015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 39035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 39035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 39035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 39035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=187
# UVM_INFO dma_monitor.sv(33) @ 39055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=187 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 39055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 187 Mir: 187
# UVM_INFO dma_driver.sv(48) @ 39075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=187
# UVM_INFO dma_monitor.sv(33) @ 39075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 187 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 39075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:187 Mir:187 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 39075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xbb270000
# UVM_INFO dma_driver.sv(29) @ 39075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=b3425fe5
# UVM_INFO dma_monitor.sv(33) @ 39095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=b3425fe5 rdata = 187 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 39095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xb3425fe5
# UVM_INFO dma_reg_sequence.sv(215) @ 39095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xb3420000
# UVM_INFO dma_reg_sequence.sv(221) @ 39095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 39095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=a0472603
# UVM_INFO dma_monitor.sv(33) @ 39115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=a0472603 rdata = 187 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 39115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=4865 io_mem=1 (wdata=0xa0472603)
# UVM_INFO dma_reg_sequence.sv(257) @ 39115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 12603 Mir: 12603
# UVM_INFO dma_driver.sv(48) @ 39135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=12603
# UVM_INFO dma_monitor.sv(33) @ 39135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 12603 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 39135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=4865 io_mem=1 (rdata=0x12603)
# UVM_INFO dma_reg_sequence.sv(264) @ 39135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:12603 Mir:12603 
# UVM_INFO dma_driver.sv(48) @ 39155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=12602
# UVM_INFO dma_monitor.sv(33) @ 39155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 12602 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 39155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=4865 io_mem=1 (rdata=0x12602)
# UVM_INFO dma_reg_sequence.sv(271) @ 39155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:12602 Mir:12602 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=a0748399
# UVM_INFO dma_monitor.sv(33) @ 39175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=a0748399 rdata = 12602 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 39175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: a0748399 Mir: a0748399
# UVM_INFO dma_driver.sv(48) @ 39195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=a0748399
# UVM_INFO dma_monitor.sv(33) @ 39195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = a0748399 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 39195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:a0748399 Mir:a0748399 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=bb4fb934
# UVM_INFO dma_monitor.sv(33) @ 39215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=bb4fb934 rdata = a0748399 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 39215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: bb4fb934 Mir: bb4fb934
# UVM_INFO dma_driver.sv(48) @ 39235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=bb4fb934
# UVM_INFO dma_monitor.sv(33) @ 39235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = bb4fb934 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 39235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: bb4fb934 Mir: bb4fb934
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=1d3d096a
# UVM_INFO dma_monitor.sv(33) @ 39255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=1d3d096a rdata = bb4fb934 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 39255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 1d3d096a Mir: 1d3d096a
# UVM_INFO dma_driver.sv(48) @ 39275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=1d3d096a
# UVM_INFO dma_monitor.sv(33) @ 39275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 1d3d096a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 39275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:1d3d096a Mir:1d3d096a 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 39275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xe3029426
# UVM_INFO dma_driver.sv(29) @ 39275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=e3029426
# UVM_INFO dma_monitor.sv(33) @ 39295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=e3029426 rdata = 1d3d096a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 39295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 39295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 39295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x4ab9df54
# UVM_INFO dma_driver.sv(29) @ 39295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=4ab9df54
# UVM_INFO dma_monitor.sv(33) @ 39315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=4ab9df54 rdata = 1d3d096a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 39315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 39315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=b9f1b379
# UVM_INFO dma_monitor.sv(33) @ 39335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=b9f1b379 rdata = 1d3d096a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 39335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: b9f1b379 Mir: b9f1b379
# UVM_INFO dma_driver.sv(48) @ 39355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=b9f1b379
# UVM_INFO dma_monitor.sv(33) @ 39355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = b9f1b379 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 39355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: b9f1b379 Mir: b9f1b379
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=b79e74c3
# UVM_INFO dma_monitor.sv(33) @ 39375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=b79e74c3 rdata = b9f1b379 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 39375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 39395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 39395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 39395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 39395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=19c
# UVM_INFO dma_monitor.sv(33) @ 39415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=19c rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 39415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 19c Mir: 19c
# UVM_INFO dma_driver.sv(48) @ 39435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=19c
# UVM_INFO dma_monitor.sv(33) @ 39435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 19c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 39435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:19c Mir:19c 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 39435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xb3420000
# UVM_INFO dma_driver.sv(29) @ 39435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=7eab60ec
# UVM_INFO dma_monitor.sv(33) @ 39455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=7eab60ec rdata = 19c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 39455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x7eab60ec
# UVM_INFO dma_reg_sequence.sv(215) @ 39455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x7eab0000
# UVM_INFO dma_reg_sequence.sv(221) @ 39455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 39455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=140a1669
# UVM_INFO dma_monitor.sv(33) @ 39475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=140a1669 rdata = 19c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 39475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=2868 io_mem=0 (wdata=0x140a1669)
# UVM_INFO dma_reg_sequence.sv(257) @ 39475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1669 Mir: 1669
# UVM_INFO dma_driver.sv(48) @ 39495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1669
# UVM_INFO dma_monitor.sv(33) @ 39495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1669 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 39495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=2868 io_mem=0 (rdata=0x1669)
# UVM_INFO dma_reg_sequence.sv(264) @ 39495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1669 Mir:1669 
# UVM_INFO dma_driver.sv(48) @ 39515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1668
# UVM_INFO dma_monitor.sv(33) @ 39515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1668 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 39515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=2868 io_mem=0 (rdata=0x1668)
# UVM_INFO dma_reg_sequence.sv(271) @ 39515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1668 Mir:1668 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=694bdfcf
# UVM_INFO dma_monitor.sv(33) @ 39535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=694bdfcf rdata = 1668 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 39535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 694bdfcf Mir: 694bdfcf
# UVM_INFO dma_driver.sv(48) @ 39555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=694bdfcf
# UVM_INFO dma_monitor.sv(33) @ 39555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 694bdfcf wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 39555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:694bdfcf Mir:694bdfcf 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=efd8f0c4
# UVM_INFO dma_monitor.sv(33) @ 39575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=efd8f0c4 rdata = 694bdfcf wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 39575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: efd8f0c4 Mir: efd8f0c4
# UVM_INFO dma_driver.sv(48) @ 39595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=efd8f0c4
# UVM_INFO dma_monitor.sv(33) @ 39595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = efd8f0c4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 39595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: efd8f0c4 Mir: efd8f0c4
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=3c648f52
# UVM_INFO dma_monitor.sv(33) @ 39615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=3c648f52 rdata = efd8f0c4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 39615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 3c648f52 Mir: 3c648f52
# UVM_INFO dma_driver.sv(48) @ 39635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=3c648f52
# UVM_INFO dma_monitor.sv(33) @ 39635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 3c648f52 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 39635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:3c648f52 Mir:3c648f52 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 39635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x35f870eb
# UVM_INFO dma_driver.sv(29) @ 39635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=35f870eb
# UVM_INFO dma_monitor.sv(33) @ 39655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=35f870eb rdata = 3c648f52 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 39655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 39655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 39655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xa1708db4
# UVM_INFO dma_driver.sv(29) @ 39655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=a1708db4
# UVM_INFO dma_monitor.sv(33) @ 39675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=a1708db4 rdata = 3c648f52 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 39675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 39675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=43a7aa58
# UVM_INFO dma_monitor.sv(33) @ 39695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=43a7aa58 rdata = 3c648f52 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 39695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 43a7aa58 Mir: 43a7aa58
# UVM_INFO dma_driver.sv(48) @ 39715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=43a7aa58
# UVM_INFO dma_monitor.sv(33) @ 39715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 43a7aa58 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 39715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 43a7aa58 Mir: 43a7aa58
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=3f61b699
# UVM_INFO dma_monitor.sv(33) @ 39735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=3f61b699 rdata = 43a7aa58 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 39735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 39755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 39755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 39755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 39755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=f2
# UVM_INFO dma_monitor.sv(33) @ 39775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=f2 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 39775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: f2 Mir: f2
# UVM_INFO dma_driver.sv(48) @ 39795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=f2
# UVM_INFO dma_monitor.sv(33) @ 39795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = f2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 39795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:f2 Mir:f2 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 39795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x7eab0000
# UVM_INFO dma_driver.sv(29) @ 39795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=1314757d
# UVM_INFO dma_monitor.sv(33) @ 39815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=1314757d rdata = f2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 39815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x1314757d
# UVM_INFO dma_reg_sequence.sv(215) @ 39815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x13140000
# UVM_INFO dma_reg_sequence.sv(221) @ 39815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 39815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=70451333
# UVM_INFO dma_monitor.sv(33) @ 39835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=70451333 rdata = f2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 39835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=2457 io_mem=1 (wdata=0x70451333)
# UVM_INFO dma_reg_sequence.sv(257) @ 39835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 11333 Mir: 11333
# UVM_INFO dma_driver.sv(48) @ 39855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=11333
# UVM_INFO dma_monitor.sv(33) @ 39855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 11333 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 39855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=2457 io_mem=1 (rdata=0x11333)
# UVM_INFO dma_reg_sequence.sv(264) @ 39855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:11333 Mir:11333 
# UVM_INFO dma_driver.sv(48) @ 39875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=11332
# UVM_INFO dma_monitor.sv(33) @ 39875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 11332 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 39875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=2457 io_mem=1 (rdata=0x11332)
# UVM_INFO dma_reg_sequence.sv(271) @ 39875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:11332 Mir:11332 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=52705eb4
# UVM_INFO dma_monitor.sv(33) @ 39895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=52705eb4 rdata = 11332 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 39895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 52705eb4 Mir: 52705eb4
# UVM_INFO dma_driver.sv(48) @ 39915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=52705eb4
# UVM_INFO dma_monitor.sv(33) @ 39915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 52705eb4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 39915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:52705eb4 Mir:52705eb4 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=116df1ce
# UVM_INFO dma_monitor.sv(33) @ 39935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=116df1ce rdata = 52705eb4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 39935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 116df1ce Mir: 116df1ce
# UVM_INFO dma_driver.sv(48) @ 39955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=116df1ce
# UVM_INFO dma_monitor.sv(33) @ 39955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 116df1ce wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 39955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 116df1ce Mir: 116df1ce
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 39955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=7ac83393
# UVM_INFO dma_monitor.sv(33) @ 39975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=7ac83393 rdata = 116df1ce wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 39975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 7ac83393 Mir: 7ac83393
# UVM_INFO dma_driver.sv(48) @ 39995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=7ac83393
# UVM_INFO dma_monitor.sv(33) @ 39995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 7ac83393 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 39995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:7ac83393 Mir:7ac83393 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 39995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x8c523e4d
# UVM_INFO dma_driver.sv(29) @ 39995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=8c523e4d
# UVM_INFO dma_monitor.sv(33) @ 40015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=8c523e4d rdata = 7ac83393 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 40015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 40015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 40015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x52d2f276
# UVM_INFO dma_driver.sv(29) @ 40015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=52d2f276
# UVM_INFO dma_monitor.sv(33) @ 40035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=52d2f276 rdata = 7ac83393 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 40035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 40035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=6a26f8cd
# UVM_INFO dma_monitor.sv(33) @ 40055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=6a26f8cd rdata = 7ac83393 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 40055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 6a26f8cd Mir: 6a26f8cd
# UVM_INFO dma_driver.sv(48) @ 40075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=6a26f8cd
# UVM_INFO dma_monitor.sv(33) @ 40075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 6a26f8cd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 40075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 6a26f8cd Mir: 6a26f8cd
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=ee776652
# UVM_INFO dma_monitor.sv(33) @ 40095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=ee776652 rdata = 6a26f8cd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 40095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 40115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 40115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 40115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 40115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1a9
# UVM_INFO dma_monitor.sv(33) @ 40135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1a9 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 40135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1a9 Mir: 1a9
# UVM_INFO dma_driver.sv(48) @ 40155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1a9
# UVM_INFO dma_monitor.sv(33) @ 40155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1a9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 40155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1a9 Mir:1a9 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 40155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x13140000
# UVM_INFO dma_driver.sv(29) @ 40155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=27d5b8b6
# UVM_INFO dma_monitor.sv(33) @ 40175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=27d5b8b6 rdata = 1a9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 40175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x27d5b8b6
# UVM_INFO dma_reg_sequence.sv(215) @ 40175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x27d50000
# UVM_INFO dma_reg_sequence.sv(221) @ 40175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 40175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=c8ab55d7
# UVM_INFO dma_monitor.sv(33) @ 40195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=c8ab55d7 rdata = 1a9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 40195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=10987 io_mem=1 (wdata=0xc8ab55d7)
# UVM_INFO dma_reg_sequence.sv(257) @ 40195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 155d7 Mir: 155d7
# UVM_INFO dma_driver.sv(48) @ 40215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=155d7
# UVM_INFO dma_monitor.sv(33) @ 40215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 155d7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 40215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=10987 io_mem=1 (rdata=0x155d7)
# UVM_INFO dma_reg_sequence.sv(264) @ 40215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:155d7 Mir:155d7 
# UVM_INFO dma_driver.sv(48) @ 40235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=155d6
# UVM_INFO dma_monitor.sv(33) @ 40235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 155d6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 40235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=10987 io_mem=1 (rdata=0x155d6)
# UVM_INFO dma_reg_sequence.sv(271) @ 40235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:155d6 Mir:155d6 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=8d840568
# UVM_INFO dma_monitor.sv(33) @ 40255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=8d840568 rdata = 155d6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 40255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 8d840568 Mir: 8d840568
# UVM_INFO dma_driver.sv(48) @ 40275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=8d840568
# UVM_INFO dma_monitor.sv(33) @ 40275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 8d840568 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 40275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:8d840568 Mir:8d840568 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=bac29d0
# UVM_INFO dma_monitor.sv(33) @ 40295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=bac29d0 rdata = 8d840568 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 40295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: bac29d0 Mir: bac29d0
# UVM_INFO dma_driver.sv(48) @ 40315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=bac29d0
# UVM_INFO dma_monitor.sv(33) @ 40315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = bac29d0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 40315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: bac29d0 Mir: bac29d0
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=c4d29af8
# UVM_INFO dma_monitor.sv(33) @ 40335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=c4d29af8 rdata = bac29d0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 40335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: c4d29af8 Mir: c4d29af8
# UVM_INFO dma_driver.sv(48) @ 40355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=c4d29af8
# UVM_INFO dma_monitor.sv(33) @ 40355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = c4d29af8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 40355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:c4d29af8 Mir:c4d29af8 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 40355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x2e5b8fd6
# UVM_INFO dma_driver.sv(29) @ 40355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=2e5b8fd6
# UVM_INFO dma_monitor.sv(33) @ 40375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=2e5b8fd6 rdata = c4d29af8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 40375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 40375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 40375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xb7ce43fd
# UVM_INFO dma_driver.sv(29) @ 40375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=b7ce43fd
# UVM_INFO dma_monitor.sv(33) @ 40395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=b7ce43fd rdata = c4d29af8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 40395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 40395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=fbea8a43
# UVM_INFO dma_monitor.sv(33) @ 40415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=fbea8a43 rdata = c4d29af8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 40415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: fbea8a43 Mir: fbea8a43
# UVM_INFO dma_driver.sv(48) @ 40435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=fbea8a43
# UVM_INFO dma_monitor.sv(33) @ 40435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = fbea8a43 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 40435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: fbea8a43 Mir: fbea8a43
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=baaa0f6e
# UVM_INFO dma_monitor.sv(33) @ 40455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=baaa0f6e rdata = fbea8a43 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 40455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 40475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 40475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 40475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 40475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=32
# UVM_INFO dma_monitor.sv(33) @ 40495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=32 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 40495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 32 Mir: 32
# UVM_INFO dma_driver.sv(48) @ 40515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=32
# UVM_INFO dma_monitor.sv(33) @ 40515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 32 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 40515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:32 Mir:32 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 40515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x27d50000
# UVM_INFO dma_driver.sv(29) @ 40515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=5854203c
# UVM_INFO dma_monitor.sv(33) @ 40535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=5854203c rdata = 32 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 40535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x5854203c
# UVM_INFO dma_reg_sequence.sv(215) @ 40535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x58540000
# UVM_INFO dma_reg_sequence.sv(221) @ 40535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 40535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=4896309e
# UVM_INFO dma_monitor.sv(33) @ 40555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=4896309e rdata = 32 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 40555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=6223 io_mem=0 (wdata=0x4896309e)
# UVM_INFO dma_reg_sequence.sv(257) @ 40555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 309e Mir: 309e
# UVM_INFO dma_driver.sv(48) @ 40575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=309e
# UVM_INFO dma_monitor.sv(33) @ 40575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 309e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 40575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=6223 io_mem=0 (rdata=0x309e)
# UVM_INFO dma_reg_sequence.sv(264) @ 40575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:309e Mir:309e 
# UVM_INFO dma_driver.sv(48) @ 40595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=309e
# UVM_INFO dma_monitor.sv(33) @ 40595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 309e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 40595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=6223 io_mem=0 (rdata=0x309e)
# UVM_INFO dma_reg_sequence.sv(271) @ 40595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:309e Mir:309e 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=c082a951
# UVM_INFO dma_monitor.sv(33) @ 40615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=c082a951 rdata = 309e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 40615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: c082a951 Mir: c082a951
# UVM_INFO dma_driver.sv(48) @ 40635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=c082a951
# UVM_INFO dma_monitor.sv(33) @ 40635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = c082a951 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 40635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:c082a951 Mir:c082a951 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=2a73d0ba
# UVM_INFO dma_monitor.sv(33) @ 40655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=2a73d0ba rdata = c082a951 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 40655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 2a73d0ba Mir: 2a73d0ba
# UVM_INFO dma_driver.sv(48) @ 40675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=2a73d0ba
# UVM_INFO dma_monitor.sv(33) @ 40675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 2a73d0ba wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 40675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 2a73d0ba Mir: 2a73d0ba
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=a83a1a10
# UVM_INFO dma_monitor.sv(33) @ 40695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=a83a1a10 rdata = 2a73d0ba wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 40695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: a83a1a10 Mir: a83a1a10
# UVM_INFO dma_driver.sv(48) @ 40715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=a83a1a10
# UVM_INFO dma_monitor.sv(33) @ 40715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = a83a1a10 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 40715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:a83a1a10 Mir:a83a1a10 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 40715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x81760e8f
# UVM_INFO dma_driver.sv(29) @ 40715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=81760e8f
# UVM_INFO dma_monitor.sv(33) @ 40735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=81760e8f rdata = a83a1a10 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 40735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 40735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 40735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x4b6a5838
# UVM_INFO dma_driver.sv(29) @ 40735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=4b6a5838
# UVM_INFO dma_monitor.sv(33) @ 40755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=4b6a5838 rdata = a83a1a10 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 40755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 40755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=dd6fcaa7
# UVM_INFO dma_monitor.sv(33) @ 40775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=dd6fcaa7 rdata = a83a1a10 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 40775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: dd6fcaa7 Mir: dd6fcaa7
# UVM_INFO dma_driver.sv(48) @ 40795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=dd6fcaa7
# UVM_INFO dma_monitor.sv(33) @ 40795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = dd6fcaa7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 40795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: dd6fcaa7 Mir: dd6fcaa7
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=f8f78cc4
# UVM_INFO dma_monitor.sv(33) @ 40815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=f8f78cc4 rdata = dd6fcaa7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 40815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 40835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 40835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 40835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 40835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=4e
# UVM_INFO dma_monitor.sv(33) @ 40855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=4e rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 40855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 4e Mir: 4e
# UVM_INFO dma_driver.sv(48) @ 40875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=4e
# UVM_INFO dma_monitor.sv(33) @ 40875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 4e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 40875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:4e Mir:4e 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 40875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x58540000
# UVM_INFO dma_driver.sv(29) @ 40875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=3e2addc4
# UVM_INFO dma_monitor.sv(33) @ 40895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=3e2addc4 rdata = 4e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 40895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x3e2addc4
# UVM_INFO dma_reg_sequence.sv(215) @ 40895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x3e2a0000
# UVM_INFO dma_reg_sequence.sv(221) @ 40895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 40895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=84c339df
# UVM_INFO dma_monitor.sv(33) @ 40915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=84c339df rdata = 4e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 40915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=7407 io_mem=1 (wdata=0x84c339df)
# UVM_INFO dma_reg_sequence.sv(257) @ 40915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 139df Mir: 139df
# UVM_INFO dma_driver.sv(48) @ 40935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=139df
# UVM_INFO dma_monitor.sv(33) @ 40935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 139df wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 40935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=7407 io_mem=1 (rdata=0x139df)
# UVM_INFO dma_reg_sequence.sv(264) @ 40935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:139df Mir:139df 
# UVM_INFO dma_driver.sv(48) @ 40955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=139de
# UVM_INFO dma_monitor.sv(33) @ 40955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 139de wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 40955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=7407 io_mem=1 (rdata=0x139de)
# UVM_INFO dma_reg_sequence.sv(271) @ 40955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:139de Mir:139de 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=9ad52a6b
# UVM_INFO dma_monitor.sv(33) @ 40975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=9ad52a6b rdata = 139de wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 40975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 9ad52a6b Mir: 9ad52a6b
# UVM_INFO dma_driver.sv(48) @ 40995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=9ad52a6b
# UVM_INFO dma_monitor.sv(33) @ 40995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 9ad52a6b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 40995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:9ad52a6b Mir:9ad52a6b 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 40995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=88f563a3
# UVM_INFO dma_monitor.sv(33) @ 41015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=88f563a3 rdata = 9ad52a6b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 41015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 88f563a3 Mir: 88f563a3
# UVM_INFO dma_driver.sv(48) @ 41035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=88f563a3
# UVM_INFO dma_monitor.sv(33) @ 41035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 88f563a3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 41035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 88f563a3 Mir: 88f563a3
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=9c37e24c
# UVM_INFO dma_monitor.sv(33) @ 41055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=9c37e24c rdata = 88f563a3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 41055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 9c37e24c Mir: 9c37e24c
# UVM_INFO dma_driver.sv(48) @ 41075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=9c37e24c
# UVM_INFO dma_monitor.sv(33) @ 41075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 9c37e24c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 41075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:9c37e24c Mir:9c37e24c 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 41075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x5960eb82
# UVM_INFO dma_driver.sv(29) @ 41075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=5960eb82
# UVM_INFO dma_monitor.sv(33) @ 41095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=5960eb82 rdata = 9c37e24c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 41095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 41095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 41095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x9a69c342
# UVM_INFO dma_driver.sv(29) @ 41095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=9a69c342
# UVM_INFO dma_monitor.sv(33) @ 41115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=9a69c342 rdata = 9c37e24c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 41115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 41115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=db7eec75
# UVM_INFO dma_monitor.sv(33) @ 41135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=db7eec75 rdata = 9c37e24c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 41135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: db7eec75 Mir: db7eec75
# UVM_INFO dma_driver.sv(48) @ 41155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=db7eec75
# UVM_INFO dma_monitor.sv(33) @ 41155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = db7eec75 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 41155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: db7eec75 Mir: db7eec75
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=a819f104
# UVM_INFO dma_monitor.sv(33) @ 41175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=a819f104 rdata = db7eec75 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 41175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 41195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 41195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 41195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 41195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=194
# UVM_INFO dma_monitor.sv(33) @ 41215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=194 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 41215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 194 Mir: 194
# UVM_INFO dma_driver.sv(48) @ 41235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=194
# UVM_INFO dma_monitor.sv(33) @ 41235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 194 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 41235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:194 Mir:194 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 41235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x3e2a0000
# UVM_INFO dma_driver.sv(29) @ 41235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=b0abec96
# UVM_INFO dma_monitor.sv(33) @ 41255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=b0abec96 rdata = 194 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 41255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xb0abec96
# UVM_INFO dma_reg_sequence.sv(215) @ 41255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xb0ab0000
# UVM_INFO dma_reg_sequence.sv(221) @ 41255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 41255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=36a98edd
# UVM_INFO dma_monitor.sv(33) @ 41275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=36a98edd rdata = 194 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 41275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=18286 io_mem=1 (wdata=0x36a98edd)
# UVM_INFO dma_reg_sequence.sv(257) @ 41275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 18edd Mir: 18edd
# UVM_INFO dma_driver.sv(48) @ 41295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=18edd
# UVM_INFO dma_monitor.sv(33) @ 41295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 18edd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 41295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=18286 io_mem=1 (rdata=0x18edd)
# UVM_INFO dma_reg_sequence.sv(264) @ 41295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:18edd Mir:18edd 
# UVM_INFO dma_driver.sv(48) @ 41315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=18edc
# UVM_INFO dma_monitor.sv(33) @ 41315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 18edc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 41315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=18286 io_mem=1 (rdata=0x18edc)
# UVM_INFO dma_reg_sequence.sv(271) @ 41315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:18edc Mir:18edc 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=3f63d2d6
# UVM_INFO dma_monitor.sv(33) @ 41335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=3f63d2d6 rdata = 18edc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 41335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 3f63d2d6 Mir: 3f63d2d6
# UVM_INFO dma_driver.sv(48) @ 41355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=3f63d2d6
# UVM_INFO dma_monitor.sv(33) @ 41355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 3f63d2d6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 41355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:3f63d2d6 Mir:3f63d2d6 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=bae347a6
# UVM_INFO dma_monitor.sv(33) @ 41375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=bae347a6 rdata = 3f63d2d6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 41375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: bae347a6 Mir: bae347a6
# UVM_INFO dma_driver.sv(48) @ 41395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=bae347a6
# UVM_INFO dma_monitor.sv(33) @ 41395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = bae347a6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 41395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: bae347a6 Mir: bae347a6
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=30853521
# UVM_INFO dma_monitor.sv(33) @ 41415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=30853521 rdata = bae347a6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 41415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 30853521 Mir: 30853521
# UVM_INFO dma_driver.sv(48) @ 41435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=30853521
# UVM_INFO dma_monitor.sv(33) @ 41435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 30853521 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 41435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:30853521 Mir:30853521 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 41435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x9595a5fc
# UVM_INFO dma_driver.sv(29) @ 41435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=9595a5fc
# UVM_INFO dma_monitor.sv(33) @ 41455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=9595a5fc rdata = 30853521 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 41455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 41455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 41455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x803bbc95
# UVM_INFO dma_driver.sv(29) @ 41455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=803bbc95
# UVM_INFO dma_monitor.sv(33) @ 41475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=803bbc95 rdata = 30853521 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 41475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 41475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=c342df04
# UVM_INFO dma_monitor.sv(33) @ 41495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=c342df04 rdata = 30853521 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 41495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: c342df04 Mir: c342df04
# UVM_INFO dma_driver.sv(48) @ 41515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=c342df04
# UVM_INFO dma_monitor.sv(33) @ 41515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = c342df04 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 41515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: c342df04 Mir: c342df04
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=f2480782
# UVM_INFO dma_monitor.sv(33) @ 41535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=f2480782 rdata = c342df04 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 41535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 41555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 41555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 41555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 41555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=3f
# UVM_INFO dma_monitor.sv(33) @ 41575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=3f rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 41575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 3f Mir: 3f
# UVM_INFO dma_driver.sv(48) @ 41595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=3f
# UVM_INFO dma_monitor.sv(33) @ 41595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 3f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 41595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:3f Mir:3f 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 41595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xb0ab0000
# UVM_INFO dma_driver.sv(29) @ 41595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=daf4eb15
# UVM_INFO dma_monitor.sv(33) @ 41615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=daf4eb15 rdata = 3f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 41615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xdaf4eb15
# UVM_INFO dma_reg_sequence.sv(215) @ 41615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xdaf40000
# UVM_INFO dma_reg_sequence.sv(221) @ 41615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 41615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=a70247ef
# UVM_INFO dma_monitor.sv(33) @ 41635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=a70247ef rdata = 3f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 41635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=9207 io_mem=0 (wdata=0xa70247ef)
# UVM_INFO dma_reg_sequence.sv(257) @ 41635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 47ef Mir: 47ef
# UVM_INFO dma_driver.sv(48) @ 41655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=47ef
# UVM_INFO dma_monitor.sv(33) @ 41655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 47ef wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 41655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=9207 io_mem=0 (rdata=0x47ef)
# UVM_INFO dma_reg_sequence.sv(264) @ 41655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:47ef Mir:47ef 
# UVM_INFO dma_driver.sv(48) @ 41675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=47ee
# UVM_INFO dma_monitor.sv(33) @ 41675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 47ee wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 41675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=9207 io_mem=0 (rdata=0x47ee)
# UVM_INFO dma_reg_sequence.sv(271) @ 41675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:47ee Mir:47ee 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=5ff8563a
# UVM_INFO dma_monitor.sv(33) @ 41695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=5ff8563a rdata = 47ee wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 41695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 5ff8563a Mir: 5ff8563a
# UVM_INFO dma_driver.sv(48) @ 41715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=5ff8563a
# UVM_INFO dma_monitor.sv(33) @ 41715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 5ff8563a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 41715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:5ff8563a Mir:5ff8563a 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=93c78455
# UVM_INFO dma_monitor.sv(33) @ 41735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=93c78455 rdata = 5ff8563a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 41735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 93c78455 Mir: 93c78455
# UVM_INFO dma_driver.sv(48) @ 41755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=93c78455
# UVM_INFO dma_monitor.sv(33) @ 41755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 93c78455 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 41755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 93c78455 Mir: 93c78455
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=f8b2f59
# UVM_INFO dma_monitor.sv(33) @ 41775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=f8b2f59 rdata = 93c78455 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 41775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: f8b2f59 Mir: f8b2f59
# UVM_INFO dma_driver.sv(48) @ 41795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=f8b2f59
# UVM_INFO dma_monitor.sv(33) @ 41795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = f8b2f59 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 41795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:f8b2f59 Mir:f8b2f59 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 41795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x400532a9
# UVM_INFO dma_driver.sv(29) @ 41795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=400532a9
# UVM_INFO dma_monitor.sv(33) @ 41815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=400532a9 rdata = f8b2f59 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 41815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 41815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 41815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x64bc04c4
# UVM_INFO dma_driver.sv(29) @ 41815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=64bc04c4
# UVM_INFO dma_monitor.sv(33) @ 41835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=64bc04c4 rdata = f8b2f59 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 41835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 41835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=5cba7390
# UVM_INFO dma_monitor.sv(33) @ 41855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=5cba7390 rdata = f8b2f59 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 41855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 5cba7390 Mir: 5cba7390
# UVM_INFO dma_driver.sv(48) @ 41875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=5cba7390
# UVM_INFO dma_monitor.sv(33) @ 41875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 5cba7390 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 41875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 5cba7390 Mir: 5cba7390
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=5595903f
# UVM_INFO dma_monitor.sv(33) @ 41895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=5595903f rdata = 5cba7390 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 41895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 41915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 41915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 41915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 41915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=137
# UVM_INFO dma_monitor.sv(33) @ 41935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=137 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 41935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 137 Mir: 137
# UVM_INFO dma_driver.sv(48) @ 41955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=137
# UVM_INFO dma_monitor.sv(33) @ 41955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 137 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 41955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:137 Mir:137 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 41955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xdaf40000
# UVM_INFO dma_driver.sv(29) @ 41955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=59732c8a
# UVM_INFO dma_monitor.sv(33) @ 41975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=59732c8a rdata = 137 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 41975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x59732c8a
# UVM_INFO dma_reg_sequence.sv(215) @ 41975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x59730000
# UVM_INFO dma_reg_sequence.sv(221) @ 41975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 41975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 41975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=d5bee96d
# UVM_INFO dma_monitor.sv(33) @ 41995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=d5bee96d rdata = 137 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 41995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=29878 io_mem=0 (wdata=0xd5bee96d)
# UVM_INFO dma_reg_sequence.sv(257) @ 41995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: e96d Mir: e96d
# UVM_INFO dma_driver.sv(48) @ 42015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=e96d
# UVM_INFO dma_monitor.sv(33) @ 42015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = e96d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 42015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=29878 io_mem=0 (rdata=0xe96d)
# UVM_INFO dma_reg_sequence.sv(264) @ 42015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:e96d Mir:e96d 
# UVM_INFO dma_driver.sv(48) @ 42035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=e96c
# UVM_INFO dma_monitor.sv(33) @ 42035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = e96c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 42035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=29878 io_mem=0 (rdata=0xe96c)
# UVM_INFO dma_reg_sequence.sv(271) @ 42035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:e96c Mir:e96c 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=619da3af
# UVM_INFO dma_monitor.sv(33) @ 42055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=619da3af rdata = e96c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 42055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 619da3af Mir: 619da3af
# UVM_INFO dma_driver.sv(48) @ 42075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=619da3af
# UVM_INFO dma_monitor.sv(33) @ 42075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 619da3af wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 42075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:619da3af Mir:619da3af 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=cfc1db4
# UVM_INFO dma_monitor.sv(33) @ 42095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=cfc1db4 rdata = 619da3af wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 42095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: cfc1db4 Mir: cfc1db4
# UVM_INFO dma_driver.sv(48) @ 42115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=cfc1db4
# UVM_INFO dma_monitor.sv(33) @ 42115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = cfc1db4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 42115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: cfc1db4 Mir: cfc1db4
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=c74927d4
# UVM_INFO dma_monitor.sv(33) @ 42135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=c74927d4 rdata = cfc1db4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 42135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: c74927d4 Mir: c74927d4
# UVM_INFO dma_driver.sv(48) @ 42155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=c74927d4
# UVM_INFO dma_monitor.sv(33) @ 42155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = c74927d4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 42155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:c74927d4 Mir:c74927d4 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 42155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xafe960b
# UVM_INFO dma_driver.sv(29) @ 42155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=afe960b
# UVM_INFO dma_monitor.sv(33) @ 42175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=afe960b rdata = c74927d4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 42175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 42175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 42175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xd6b28f66
# UVM_INFO dma_driver.sv(29) @ 42175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=d6b28f66
# UVM_INFO dma_monitor.sv(33) @ 42195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=d6b28f66 rdata = c74927d4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 42195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 42195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=71551360
# UVM_INFO dma_monitor.sv(33) @ 42215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=71551360 rdata = c74927d4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 42215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 71551360 Mir: 71551360
# UVM_INFO dma_driver.sv(48) @ 42235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=71551360
# UVM_INFO dma_monitor.sv(33) @ 42235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 71551360 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 42235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 71551360 Mir: 71551360
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=f6f65518
# UVM_INFO dma_monitor.sv(33) @ 42255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=f6f65518 rdata = 71551360 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 42255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 42275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 42275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 42275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 42275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=196
# UVM_INFO dma_monitor.sv(33) @ 42295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=196 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 42295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 196 Mir: 196
# UVM_INFO dma_driver.sv(48) @ 42315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=196
# UVM_INFO dma_monitor.sv(33) @ 42315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 196 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 42315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:196 Mir:196 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 42315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x59730000
# UVM_INFO dma_driver.sv(29) @ 42315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=ff468422
# UVM_INFO dma_monitor.sv(33) @ 42335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=ff468422 rdata = 196 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 42335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xff468422
# UVM_INFO dma_reg_sequence.sv(215) @ 42335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xff460000
# UVM_INFO dma_reg_sequence.sv(221) @ 42335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 42335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=764a52d
# UVM_INFO dma_monitor.sv(33) @ 42355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=764a52d rdata = 196 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 42355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=21142 io_mem=0 (wdata=0x764a52d)
# UVM_INFO dma_reg_sequence.sv(257) @ 42355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: a52d Mir: a52d
# UVM_INFO dma_driver.sv(48) @ 42375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=a52d
# UVM_INFO dma_monitor.sv(33) @ 42375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = a52d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 42375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=21142 io_mem=0 (rdata=0xa52d)
# UVM_INFO dma_reg_sequence.sv(264) @ 42375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:a52d Mir:a52d 
# UVM_INFO dma_driver.sv(48) @ 42395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=a52c
# UVM_INFO dma_monitor.sv(33) @ 42395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = a52c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 42395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=21142 io_mem=0 (rdata=0xa52c)
# UVM_INFO dma_reg_sequence.sv(271) @ 42395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:a52c Mir:a52c 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=cc4cb1e
# UVM_INFO dma_monitor.sv(33) @ 42415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=cc4cb1e rdata = a52c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 42415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: cc4cb1e Mir: cc4cb1e
# UVM_INFO dma_driver.sv(48) @ 42435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=cc4cb1e
# UVM_INFO dma_monitor.sv(33) @ 42435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = cc4cb1e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 42435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:cc4cb1e Mir:cc4cb1e 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=391d2ab0
# UVM_INFO dma_monitor.sv(33) @ 42455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=391d2ab0 rdata = cc4cb1e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 42455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 391d2ab0 Mir: 391d2ab0
# UVM_INFO dma_driver.sv(48) @ 42475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=391d2ab0
# UVM_INFO dma_monitor.sv(33) @ 42475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 391d2ab0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 42475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 391d2ab0 Mir: 391d2ab0
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=22f3c937
# UVM_INFO dma_monitor.sv(33) @ 42495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=22f3c937 rdata = 391d2ab0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 42495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 22f3c937 Mir: 22f3c937
# UVM_INFO dma_driver.sv(48) @ 42515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=22f3c937
# UVM_INFO dma_monitor.sv(33) @ 42515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 22f3c937 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 42515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:22f3c937 Mir:22f3c937 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 42515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x296d55a
# UVM_INFO dma_driver.sv(29) @ 42515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=296d55a
# UVM_INFO dma_monitor.sv(33) @ 42535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=296d55a rdata = 22f3c937 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 42535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 42535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 42535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x576df5a4
# UVM_INFO dma_driver.sv(29) @ 42535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=576df5a4
# UVM_INFO dma_monitor.sv(33) @ 42555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=576df5a4 rdata = 22f3c937 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 42555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 42555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=4acea7c4
# UVM_INFO dma_monitor.sv(33) @ 42575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=4acea7c4 rdata = 22f3c937 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 42575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 4acea7c4 Mir: 4acea7c4
# UVM_INFO dma_driver.sv(48) @ 42595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=4acea7c4
# UVM_INFO dma_monitor.sv(33) @ 42595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 4acea7c4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 42595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 4acea7c4 Mir: 4acea7c4
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=94319d43
# UVM_INFO dma_monitor.sv(33) @ 42615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=94319d43 rdata = 4acea7c4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 42615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 42635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 42635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 42635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 42635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=192
# UVM_INFO dma_monitor.sv(33) @ 42655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=192 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 42655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 192 Mir: 192
# UVM_INFO dma_driver.sv(48) @ 42675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=192
# UVM_INFO dma_monitor.sv(33) @ 42675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 192 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 42675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:192 Mir:192 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 42675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xff460000
# UVM_INFO dma_driver.sv(29) @ 42675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=e1e6cb6f
# UVM_INFO dma_monitor.sv(33) @ 42695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=e1e6cb6f rdata = 192 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 42695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xe1e6cb6f
# UVM_INFO dma_reg_sequence.sv(215) @ 42695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xe1e60000
# UVM_INFO dma_reg_sequence.sv(221) @ 42695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 42695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=3b84e947
# UVM_INFO dma_monitor.sv(33) @ 42715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=3b84e947 rdata = 192 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 42715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=29859 io_mem=0 (wdata=0x3b84e947)
# UVM_INFO dma_reg_sequence.sv(257) @ 42715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: e947 Mir: e947
# UVM_INFO dma_driver.sv(48) @ 42735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=e947
# UVM_INFO dma_monitor.sv(33) @ 42735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = e947 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 42735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=29859 io_mem=0 (rdata=0xe947)
# UVM_INFO dma_reg_sequence.sv(264) @ 42735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:e947 Mir:e947 
# UVM_INFO dma_driver.sv(48) @ 42755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=e946
# UVM_INFO dma_monitor.sv(33) @ 42755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = e946 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 42755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=29859 io_mem=0 (rdata=0xe946)
# UVM_INFO dma_reg_sequence.sv(271) @ 42755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:e946 Mir:e946 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=7846118b
# UVM_INFO dma_monitor.sv(33) @ 42775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=7846118b rdata = e946 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 42775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 7846118b Mir: 7846118b
# UVM_INFO dma_driver.sv(48) @ 42795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=7846118b
# UVM_INFO dma_monitor.sv(33) @ 42795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 7846118b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 42795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:7846118b Mir:7846118b 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=96dce251
# UVM_INFO dma_monitor.sv(33) @ 42815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=96dce251 rdata = 7846118b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 42815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 96dce251 Mir: 96dce251
# UVM_INFO dma_driver.sv(48) @ 42835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=96dce251
# UVM_INFO dma_monitor.sv(33) @ 42835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 96dce251 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 42835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 96dce251 Mir: 96dce251
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=9aca2d9d
# UVM_INFO dma_monitor.sv(33) @ 42855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=9aca2d9d rdata = 96dce251 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 42855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 9aca2d9d Mir: 9aca2d9d
# UVM_INFO dma_driver.sv(48) @ 42875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=9aca2d9d
# UVM_INFO dma_monitor.sv(33) @ 42875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 9aca2d9d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 42875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:9aca2d9d Mir:9aca2d9d 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 42875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xf1c0262c
# UVM_INFO dma_driver.sv(29) @ 42875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=f1c0262c
# UVM_INFO dma_monitor.sv(33) @ 42895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=f1c0262c rdata = 9aca2d9d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 42895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 42895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 42895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x504c034
# UVM_INFO dma_driver.sv(29) @ 42895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=504c034
# UVM_INFO dma_monitor.sv(33) @ 42915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=504c034 rdata = 9aca2d9d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 42915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 42915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=70f5c937
# UVM_INFO dma_monitor.sv(33) @ 42935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=70f5c937 rdata = 9aca2d9d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 42935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 70f5c937 Mir: 70f5c937
# UVM_INFO dma_driver.sv(48) @ 42955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=70f5c937
# UVM_INFO dma_monitor.sv(33) @ 42955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 70f5c937 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 42955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 70f5c937 Mir: 70f5c937
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=abbf9086
# UVM_INFO dma_monitor.sv(33) @ 42975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=abbf9086 rdata = 70f5c937 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 42975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 42995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 42995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 42995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 42995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 42995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1ae
# UVM_INFO dma_monitor.sv(33) @ 43015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1ae rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 43015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1ae Mir: 1ae
# UVM_INFO dma_driver.sv(48) @ 43035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1ae
# UVM_INFO dma_monitor.sv(33) @ 43035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1ae wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 43035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1ae Mir:1ae 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 43035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xe1e60000
# UVM_INFO dma_driver.sv(29) @ 43035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=6a2ed725
# UVM_INFO dma_monitor.sv(33) @ 43055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=6a2ed725 rdata = 1ae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 43055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x6a2ed725
# UVM_INFO dma_reg_sequence.sv(215) @ 43055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x6a2e0000
# UVM_INFO dma_reg_sequence.sv(221) @ 43055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 43055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=e8ddc178
# UVM_INFO dma_monitor.sv(33) @ 43075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=e8ddc178 rdata = 1ae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 43075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=24764 io_mem=1 (wdata=0xe8ddc178)
# UVM_INFO dma_reg_sequence.sv(257) @ 43075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1c178 Mir: 1c178
# UVM_INFO dma_driver.sv(48) @ 43095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1c178
# UVM_INFO dma_monitor.sv(33) @ 43095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1c178 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 43095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=24764 io_mem=1 (rdata=0x1c178)
# UVM_INFO dma_reg_sequence.sv(264) @ 43095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1c178 Mir:1c178 
# UVM_INFO dma_driver.sv(48) @ 43115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1c178
# UVM_INFO dma_monitor.sv(33) @ 43115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1c178 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 43115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=24764 io_mem=1 (rdata=0x1c178)
# UVM_INFO dma_reg_sequence.sv(271) @ 43115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1c178 Mir:1c178 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=67fb8396
# UVM_INFO dma_monitor.sv(33) @ 43135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=67fb8396 rdata = 1c178 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 43135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 67fb8396 Mir: 67fb8396
# UVM_INFO dma_driver.sv(48) @ 43155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=67fb8396
# UVM_INFO dma_monitor.sv(33) @ 43155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 67fb8396 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 43155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:67fb8396 Mir:67fb8396 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=880854a2
# UVM_INFO dma_monitor.sv(33) @ 43175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=880854a2 rdata = 67fb8396 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 43175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 880854a2 Mir: 880854a2
# UVM_INFO dma_driver.sv(48) @ 43195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=880854a2
# UVM_INFO dma_monitor.sv(33) @ 43195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 880854a2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 43195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 880854a2 Mir: 880854a2
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=45b8688
# UVM_INFO dma_monitor.sv(33) @ 43215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=45b8688 rdata = 880854a2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 43215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 45b8688 Mir: 45b8688
# UVM_INFO dma_driver.sv(48) @ 43235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=45b8688
# UVM_INFO dma_monitor.sv(33) @ 43235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 45b8688 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 43235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:45b8688 Mir:45b8688 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 43235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xf464f1e9
# UVM_INFO dma_driver.sv(29) @ 43235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=f464f1e9
# UVM_INFO dma_monitor.sv(33) @ 43255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=f464f1e9 rdata = 45b8688 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 43255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 43255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 43255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x58cf2270
# UVM_INFO dma_driver.sv(29) @ 43255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=58cf2270
# UVM_INFO dma_monitor.sv(33) @ 43275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=58cf2270 rdata = 45b8688 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 43275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 43275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=9e6623e5
# UVM_INFO dma_monitor.sv(33) @ 43295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=9e6623e5 rdata = 45b8688 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 43295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 9e6623e5 Mir: 9e6623e5
# UVM_INFO dma_driver.sv(48) @ 43315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=9e6623e5
# UVM_INFO dma_monitor.sv(33) @ 43315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 9e6623e5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 43315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 9e6623e5 Mir: 9e6623e5
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=77460404
# UVM_INFO dma_monitor.sv(33) @ 43335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=77460404 rdata = 9e6623e5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 43335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 43355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 43355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 43355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 43355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=2e
# UVM_INFO dma_monitor.sv(33) @ 43375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=2e rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 43375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 2e Mir: 2e
# UVM_INFO dma_driver.sv(48) @ 43395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=2e
# UVM_INFO dma_monitor.sv(33) @ 43395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 2e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 43395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:2e Mir:2e 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 43395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x6a2e0000
# UVM_INFO dma_driver.sv(29) @ 43395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=7ba60481
# UVM_INFO dma_monitor.sv(33) @ 43415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=7ba60481 rdata = 2e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 43415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x7ba60481
# UVM_INFO dma_reg_sequence.sv(215) @ 43415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x7ba60000
# UVM_INFO dma_reg_sequence.sv(221) @ 43415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 43415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=ccc63772
# UVM_INFO dma_monitor.sv(33) @ 43435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=ccc63772 rdata = 2e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 43435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=7097 io_mem=0 (wdata=0xccc63772)
# UVM_INFO dma_reg_sequence.sv(257) @ 43435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 3772 Mir: 3772
# UVM_INFO dma_driver.sv(48) @ 43455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=3772
# UVM_INFO dma_monitor.sv(33) @ 43455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 3772 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 43455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=7097 io_mem=0 (rdata=0x3772)
# UVM_INFO dma_reg_sequence.sv(264) @ 43455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:3772 Mir:3772 
# UVM_INFO dma_driver.sv(48) @ 43475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=3772
# UVM_INFO dma_monitor.sv(33) @ 43475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 3772 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 43475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=7097 io_mem=0 (rdata=0x3772)
# UVM_INFO dma_reg_sequence.sv(271) @ 43475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:3772 Mir:3772 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=922cee2b
# UVM_INFO dma_monitor.sv(33) @ 43495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=922cee2b rdata = 3772 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 43495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 922cee2b Mir: 922cee2b
# UVM_INFO dma_driver.sv(48) @ 43515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=922cee2b
# UVM_INFO dma_monitor.sv(33) @ 43515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 922cee2b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 43515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:922cee2b Mir:922cee2b 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=7c4a1ba2
# UVM_INFO dma_monitor.sv(33) @ 43535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=7c4a1ba2 rdata = 922cee2b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 43535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 7c4a1ba2 Mir: 7c4a1ba2
# UVM_INFO dma_driver.sv(48) @ 43555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=7c4a1ba2
# UVM_INFO dma_monitor.sv(33) @ 43555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 7c4a1ba2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 43555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 7c4a1ba2 Mir: 7c4a1ba2
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=83b0861c
# UVM_INFO dma_monitor.sv(33) @ 43575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=83b0861c rdata = 7c4a1ba2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 43575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 83b0861c Mir: 83b0861c
# UVM_INFO dma_driver.sv(48) @ 43595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=83b0861c
# UVM_INFO dma_monitor.sv(33) @ 43595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 83b0861c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 43595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:83b0861c Mir:83b0861c 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 43595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xf2157ba9
# UVM_INFO dma_driver.sv(29) @ 43595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=f2157ba9
# UVM_INFO dma_monitor.sv(33) @ 43615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=f2157ba9 rdata = 83b0861c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 43615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 43615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 43615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xd5c2a7d4
# UVM_INFO dma_driver.sv(29) @ 43615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=d5c2a7d4
# UVM_INFO dma_monitor.sv(33) @ 43635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=d5c2a7d4 rdata = 83b0861c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 43635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 43635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=fc86b3fb
# UVM_INFO dma_monitor.sv(33) @ 43655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=fc86b3fb rdata = 83b0861c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 43655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: fc86b3fb Mir: fc86b3fb
# UVM_INFO dma_driver.sv(48) @ 43675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=fc86b3fb
# UVM_INFO dma_monitor.sv(33) @ 43675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = fc86b3fb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 43675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: fc86b3fb Mir: fc86b3fb
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=83090cfa
# UVM_INFO dma_monitor.sv(33) @ 43695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=83090cfa rdata = fc86b3fb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 43695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 43715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 43715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 43715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 43715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=196
# UVM_INFO dma_monitor.sv(33) @ 43735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=196 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 43735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 196 Mir: 196
# UVM_INFO dma_driver.sv(48) @ 43755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=196
# UVM_INFO dma_monitor.sv(33) @ 43755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 196 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 43755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:196 Mir:196 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 43755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x7ba60000
# UVM_INFO dma_driver.sv(29) @ 43755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=9192b897
# UVM_INFO dma_monitor.sv(33) @ 43775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=9192b897 rdata = 196 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 43775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x9192b897
# UVM_INFO dma_reg_sequence.sv(215) @ 43775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x91920000
# UVM_INFO dma_reg_sequence.sv(221) @ 43775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 43775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=9c6819ce
# UVM_INFO dma_monitor.sv(33) @ 43795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=9c6819ce rdata = 196 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 43795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=3303 io_mem=0 (wdata=0x9c6819ce)
# UVM_INFO dma_reg_sequence.sv(257) @ 43795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 19ce Mir: 19ce
# UVM_INFO dma_driver.sv(48) @ 43815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=19ce
# UVM_INFO dma_monitor.sv(33) @ 43815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 19ce wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 43815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=3303 io_mem=0 (rdata=0x19ce)
# UVM_INFO dma_reg_sequence.sv(264) @ 43815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:19ce Mir:19ce 
# UVM_INFO dma_driver.sv(48) @ 43835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=19ce
# UVM_INFO dma_monitor.sv(33) @ 43835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 19ce wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 43835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=3303 io_mem=0 (rdata=0x19ce)
# UVM_INFO dma_reg_sequence.sv(271) @ 43835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:19ce Mir:19ce 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=ca2bf59b
# UVM_INFO dma_monitor.sv(33) @ 43855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=ca2bf59b rdata = 19ce wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 43855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: ca2bf59b Mir: ca2bf59b
# UVM_INFO dma_driver.sv(48) @ 43875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=ca2bf59b
# UVM_INFO dma_monitor.sv(33) @ 43875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = ca2bf59b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 43875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:ca2bf59b Mir:ca2bf59b 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=4d3ce9c9
# UVM_INFO dma_monitor.sv(33) @ 43895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=4d3ce9c9 rdata = ca2bf59b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 43895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 4d3ce9c9 Mir: 4d3ce9c9
# UVM_INFO dma_driver.sv(48) @ 43915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=4d3ce9c9
# UVM_INFO dma_monitor.sv(33) @ 43915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 4d3ce9c9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 43915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 4d3ce9c9 Mir: 4d3ce9c9
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=6bd9c781
# UVM_INFO dma_monitor.sv(33) @ 43935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=6bd9c781 rdata = 4d3ce9c9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 43935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 6bd9c781 Mir: 6bd9c781
# UVM_INFO dma_driver.sv(48) @ 43955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=6bd9c781
# UVM_INFO dma_monitor.sv(33) @ 43955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 6bd9c781 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 43955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:6bd9c781 Mir:6bd9c781 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 43955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xd26fbd1
# UVM_INFO dma_driver.sv(29) @ 43955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=d26fbd1
# UVM_INFO dma_monitor.sv(33) @ 43975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=d26fbd1 rdata = 6bd9c781 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 43975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x7b11
# UVM_INFO dma_reg_sequence.sv(395) @ 43975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 43975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xd3b46e16
# UVM_INFO dma_driver.sv(29) @ 43975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=d3b46e16
# UVM_INFO dma_monitor.sv(33) @ 43995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=d3b46e16 rdata = 6bd9c781 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 43995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x7e
# UVM_INFO dma_reg_sequence.sv(423) @ 43995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 43995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=a37200c6
# UVM_INFO dma_monitor.sv(33) @ 44015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=a37200c6 rdata = 6bd9c781 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 44015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: a37200c6 Mir: a37200c6
# UVM_INFO dma_driver.sv(48) @ 44035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=a37200c6
# UVM_INFO dma_monitor.sv(33) @ 44035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = a37200c6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 44035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: a37200c6 Mir: a37200c6
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=c6a6e95f
# UVM_INFO dma_monitor.sv(33) @ 44055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=c6a6e95f rdata = a37200c6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 44055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 44075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 44075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 44075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 44075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1ae
# UVM_INFO dma_monitor.sv(33) @ 44095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1ae rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 44095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1ae Mir: 1ae
# UVM_INFO dma_driver.sv(48) @ 44115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1ae
# UVM_INFO dma_monitor.sv(33) @ 44115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1ae wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 44115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1ae Mir:1ae 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 44115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x91920000
# UVM_INFO dma_driver.sv(29) @ 44115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=3371ed45
# UVM_INFO dma_monitor.sv(33) @ 44135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=3371ed45 rdata = 1ae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 44135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x3371ed45
# UVM_INFO dma_reg_sequence.sv(215) @ 44135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x33710000
# UVM_INFO dma_reg_sequence.sv(221) @ 44135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 44135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=22359763
# UVM_INFO dma_monitor.sv(33) @ 44155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=22359763 rdata = 1ae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 44155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=19377 io_mem=1 (wdata=0x22359763)
# UVM_INFO dma_reg_sequence.sv(257) @ 44155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 19763 Mir: 19763
# UVM_INFO dma_driver.sv(48) @ 44175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=19763
# UVM_INFO dma_monitor.sv(33) @ 44175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 19763 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 44175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=19377 io_mem=1 (rdata=0x19763)
# UVM_INFO dma_reg_sequence.sv(264) @ 44175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:19763 Mir:19763 
# UVM_INFO dma_driver.sv(48) @ 44195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=19762
# UVM_INFO dma_monitor.sv(33) @ 44195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 19762 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 44195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=19377 io_mem=1 (rdata=0x19762)
# UVM_INFO dma_reg_sequence.sv(271) @ 44195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:19762 Mir:19762 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=9c529260
# UVM_INFO dma_monitor.sv(33) @ 44215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=9c529260 rdata = 19762 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 44215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 9c529260 Mir: 9c529260
# UVM_INFO dma_driver.sv(48) @ 44235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=9c529260
# UVM_INFO dma_monitor.sv(33) @ 44235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 9c529260 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 44235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:9c529260 Mir:9c529260 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=b7a20636
# UVM_INFO dma_monitor.sv(33) @ 44255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=b7a20636 rdata = 9c529260 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 44255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: b7a20636 Mir: b7a20636
# UVM_INFO dma_driver.sv(48) @ 44275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=b7a20636
# UVM_INFO dma_monitor.sv(33) @ 44275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = b7a20636 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 44275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: b7a20636 Mir: b7a20636
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=4cb76d57
# UVM_INFO dma_monitor.sv(33) @ 44295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=4cb76d57 rdata = b7a20636 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 44295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 4cb76d57 Mir: 4cb76d57
# UVM_INFO dma_driver.sv(48) @ 44315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=4cb76d57
# UVM_INFO dma_monitor.sv(33) @ 44315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 4cb76d57 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 44315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:4cb76d57 Mir:4cb76d57 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 44315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xbcba8329
# UVM_INFO dma_driver.sv(29) @ 44315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=bcba8329
# UVM_INFO dma_monitor.sv(33) @ 44335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=bcba8329 rdata = 4cb76d57 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 44335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 44335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 44335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x8007ca8e
# UVM_INFO dma_driver.sv(29) @ 44335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=8007ca8e
# UVM_INFO dma_monitor.sv(33) @ 44355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=8007ca8e rdata = 4cb76d57 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 44355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 44355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=eae44b16
# UVM_INFO dma_monitor.sv(33) @ 44375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=eae44b16 rdata = 4cb76d57 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 44375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: eae44b16 Mir: eae44b16
# UVM_INFO dma_driver.sv(48) @ 44395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=eae44b16
# UVM_INFO dma_monitor.sv(33) @ 44395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = eae44b16 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 44395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: eae44b16 Mir: eae44b16
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=d3a67afa
# UVM_INFO dma_monitor.sv(33) @ 44415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=d3a67afa rdata = eae44b16 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 44415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 44435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 44435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 44435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 44435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=138
# UVM_INFO dma_monitor.sv(33) @ 44455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=138 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 44455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 138 Mir: 138
# UVM_INFO dma_driver.sv(48) @ 44475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=138
# UVM_INFO dma_monitor.sv(33) @ 44475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 138 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 44475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:138 Mir:138 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 44475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x33710000
# UVM_INFO dma_driver.sv(29) @ 44475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=fe4e3b01
# UVM_INFO dma_monitor.sv(33) @ 44495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=fe4e3b01 rdata = 138 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 44495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xfe4e3b01
# UVM_INFO dma_reg_sequence.sv(215) @ 44495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xfe4e0000
# UVM_INFO dma_reg_sequence.sv(221) @ 44495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 44495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=67122bb4
# UVM_INFO dma_monitor.sv(33) @ 44515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=67122bb4 rdata = 138 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 44515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=5594 io_mem=0 (wdata=0x67122bb4)
# UVM_INFO dma_reg_sequence.sv(257) @ 44515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 2bb4 Mir: 2bb4
# UVM_INFO dma_driver.sv(48) @ 44535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=2bb4
# UVM_INFO dma_monitor.sv(33) @ 44535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 2bb4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 44535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=5594 io_mem=0 (rdata=0x2bb4)
# UVM_INFO dma_reg_sequence.sv(264) @ 44535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:2bb4 Mir:2bb4 
# UVM_INFO dma_driver.sv(48) @ 44555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=2bb4
# UVM_INFO dma_monitor.sv(33) @ 44555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 2bb4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 44555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=5594 io_mem=0 (rdata=0x2bb4)
# UVM_INFO dma_reg_sequence.sv(271) @ 44555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:2bb4 Mir:2bb4 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=2b3ef3e9
# UVM_INFO dma_monitor.sv(33) @ 44575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=2b3ef3e9 rdata = 2bb4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 44575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 2b3ef3e9 Mir: 2b3ef3e9
# UVM_INFO dma_driver.sv(48) @ 44595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=2b3ef3e9
# UVM_INFO dma_monitor.sv(33) @ 44595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 2b3ef3e9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 44595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:2b3ef3e9 Mir:2b3ef3e9 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=c94f64aa
# UVM_INFO dma_monitor.sv(33) @ 44615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=c94f64aa rdata = 2b3ef3e9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 44615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: c94f64aa Mir: c94f64aa
# UVM_INFO dma_driver.sv(48) @ 44635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=c94f64aa
# UVM_INFO dma_monitor.sv(33) @ 44635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = c94f64aa wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 44635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: c94f64aa Mir: c94f64aa
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=6db44656
# UVM_INFO dma_monitor.sv(33) @ 44655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=6db44656 rdata = c94f64aa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 44655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 6db44656 Mir: 6db44656
# UVM_INFO dma_driver.sv(48) @ 44675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=6db44656
# UVM_INFO dma_monitor.sv(33) @ 44675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 6db44656 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 44675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:6db44656 Mir:6db44656 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 44675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x9c0649bc
# UVM_INFO dma_driver.sv(29) @ 44675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=9c0649bc
# UVM_INFO dma_monitor.sv(33) @ 44695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=9c0649bc rdata = 6db44656 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 44695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 44695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 44695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x3b4d260
# UVM_INFO dma_driver.sv(29) @ 44695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=3b4d260
# UVM_INFO dma_monitor.sv(33) @ 44715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=3b4d260 rdata = 6db44656 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 44715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 44715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=3aa5c030
# UVM_INFO dma_monitor.sv(33) @ 44735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=3aa5c030 rdata = 6db44656 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 44735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 3aa5c030 Mir: 3aa5c030
# UVM_INFO dma_driver.sv(48) @ 44755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=3aa5c030
# UVM_INFO dma_monitor.sv(33) @ 44755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 3aa5c030 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 44755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 3aa5c030 Mir: 3aa5c030
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=771df5f6
# UVM_INFO dma_monitor.sv(33) @ 44775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=771df5f6 rdata = 3aa5c030 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 44775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 44795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 44795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 44795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 44795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=eb
# UVM_INFO dma_monitor.sv(33) @ 44815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=eb rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 44815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: eb Mir: eb
# UVM_INFO dma_driver.sv(48) @ 44835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=eb
# UVM_INFO dma_monitor.sv(33) @ 44835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = eb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 44835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:eb Mir:eb 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 44835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xfe4e0000
# UVM_INFO dma_driver.sv(29) @ 44835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=bce2a2fb
# UVM_INFO dma_monitor.sv(33) @ 44855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=bce2a2fb rdata = eb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 44855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xbce2a2fb
# UVM_INFO dma_reg_sequence.sv(215) @ 44855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xbce20000
# UVM_INFO dma_reg_sequence.sv(221) @ 44855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 44855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=ade0715a
# UVM_INFO dma_monitor.sv(33) @ 44875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=ade0715a rdata = eb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 44875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=14509 io_mem=0 (wdata=0xade0715a)
# UVM_INFO dma_reg_sequence.sv(257) @ 44875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 715a Mir: 715a
# UVM_INFO dma_driver.sv(48) @ 44895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=715a
# UVM_INFO dma_monitor.sv(33) @ 44895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 715a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 44895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=14509 io_mem=0 (rdata=0x715a)
# UVM_INFO dma_reg_sequence.sv(264) @ 44895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:715a Mir:715a 
# UVM_INFO dma_driver.sv(48) @ 44915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=715a
# UVM_INFO dma_monitor.sv(33) @ 44915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 715a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 44915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=14509 io_mem=0 (rdata=0x715a)
# UVM_INFO dma_reg_sequence.sv(271) @ 44915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:715a Mir:715a 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=5120be43
# UVM_INFO dma_monitor.sv(33) @ 44935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=5120be43 rdata = 715a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 44935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 5120be43 Mir: 5120be43
# UVM_INFO dma_driver.sv(48) @ 44955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=5120be43
# UVM_INFO dma_monitor.sv(33) @ 44955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 5120be43 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 44955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:5120be43 Mir:5120be43 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=2ce7e011
# UVM_INFO dma_monitor.sv(33) @ 44975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=2ce7e011 rdata = 5120be43 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 44975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 2ce7e011 Mir: 2ce7e011
# UVM_INFO dma_driver.sv(48) @ 44995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=2ce7e011
# UVM_INFO dma_monitor.sv(33) @ 44995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 2ce7e011 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 44995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 2ce7e011 Mir: 2ce7e011
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 44995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=498ea16e
# UVM_INFO dma_monitor.sv(33) @ 45015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=498ea16e rdata = 2ce7e011 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 45015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 498ea16e Mir: 498ea16e
# UVM_INFO dma_driver.sv(48) @ 45035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=498ea16e
# UVM_INFO dma_monitor.sv(33) @ 45035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 498ea16e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 45035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:498ea16e Mir:498ea16e 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 45035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xe84196c1
# UVM_INFO dma_driver.sv(29) @ 45035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=e84196c1
# UVM_INFO dma_monitor.sv(33) @ 45055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=e84196c1 rdata = 498ea16e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 45055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 45055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 45055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xbad0e70c
# UVM_INFO dma_driver.sv(29) @ 45055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=bad0e70c
# UVM_INFO dma_monitor.sv(33) @ 45075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=bad0e70c rdata = 498ea16e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 45075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 45075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=6e45dfc
# UVM_INFO dma_monitor.sv(33) @ 45095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=6e45dfc rdata = 498ea16e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 45095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 6e45dfc Mir: 6e45dfc
# UVM_INFO dma_driver.sv(48) @ 45115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=6e45dfc
# UVM_INFO dma_monitor.sv(33) @ 45115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 6e45dfc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 45115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 6e45dfc Mir: 6e45dfc
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=d3566ef5
# UVM_INFO dma_monitor.sv(33) @ 45135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=d3566ef5 rdata = 6e45dfc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 45135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 45155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 45155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 45155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 45155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=16f
# UVM_INFO dma_monitor.sv(33) @ 45175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=16f rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 45175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 16f Mir: 16f
# UVM_INFO dma_driver.sv(48) @ 45195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=16f
# UVM_INFO dma_monitor.sv(33) @ 45195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 16f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 45195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:16f Mir:16f 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 45195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xbce20000
# UVM_INFO dma_driver.sv(29) @ 45195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=41fe8a5c
# UVM_INFO dma_monitor.sv(33) @ 45215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=41fe8a5c rdata = 16f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 45215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x41fe8a5c
# UVM_INFO dma_reg_sequence.sv(215) @ 45215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x41fe0000
# UVM_INFO dma_reg_sequence.sv(221) @ 45215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 45215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=c47924b6
# UVM_INFO dma_monitor.sv(33) @ 45235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=c47924b6 rdata = 16f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 45235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=4699 io_mem=1 (wdata=0xc47924b6)
# UVM_INFO dma_reg_sequence.sv(257) @ 45235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 124b6 Mir: 124b6
# UVM_INFO dma_driver.sv(48) @ 45255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=124b6
# UVM_INFO dma_monitor.sv(33) @ 45255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 124b6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 45255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=4699 io_mem=1 (rdata=0x124b6)
# UVM_INFO dma_reg_sequence.sv(264) @ 45255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:124b6 Mir:124b6 
# UVM_INFO dma_driver.sv(48) @ 45275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=124b6
# UVM_INFO dma_monitor.sv(33) @ 45275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 124b6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 45275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=4699 io_mem=1 (rdata=0x124b6)
# UVM_INFO dma_reg_sequence.sv(271) @ 45275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:124b6 Mir:124b6 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=585588be
# UVM_INFO dma_monitor.sv(33) @ 45295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=585588be rdata = 124b6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 45295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 585588be Mir: 585588be
# UVM_INFO dma_driver.sv(48) @ 45315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=585588be
# UVM_INFO dma_monitor.sv(33) @ 45315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 585588be wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 45315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:585588be Mir:585588be 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=d4935b01
# UVM_INFO dma_monitor.sv(33) @ 45335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=d4935b01 rdata = 585588be wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 45335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: d4935b01 Mir: d4935b01
# UVM_INFO dma_driver.sv(48) @ 45355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=d4935b01
# UVM_INFO dma_monitor.sv(33) @ 45355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = d4935b01 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 45355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: d4935b01 Mir: d4935b01
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=713944bc
# UVM_INFO dma_monitor.sv(33) @ 45375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=713944bc rdata = d4935b01 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 45375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 713944bc Mir: 713944bc
# UVM_INFO dma_driver.sv(48) @ 45395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=713944bc
# UVM_INFO dma_monitor.sv(33) @ 45395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 713944bc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 45395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:713944bc Mir:713944bc 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 45395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xd4914da
# UVM_INFO dma_driver.sv(29) @ 45395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=d4914da
# UVM_INFO dma_monitor.sv(33) @ 45415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=d4914da rdata = 713944bc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 45415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x7b11
# UVM_INFO dma_reg_sequence.sv(395) @ 45415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 45415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x345846ad
# UVM_INFO dma_driver.sv(29) @ 45415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=345846ad
# UVM_INFO dma_monitor.sv(33) @ 45435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=345846ad rdata = 713944bc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 45435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x7e
# UVM_INFO dma_reg_sequence.sv(423) @ 45435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=a6dd8f84
# UVM_INFO dma_monitor.sv(33) @ 45455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=a6dd8f84 rdata = 713944bc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 45455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: a6dd8f84 Mir: a6dd8f84
# UVM_INFO dma_driver.sv(48) @ 45475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=a6dd8f84
# UVM_INFO dma_monitor.sv(33) @ 45475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = a6dd8f84 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 45475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: a6dd8f84 Mir: a6dd8f84
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=6a4aa26
# UVM_INFO dma_monitor.sv(33) @ 45495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=6a4aa26 rdata = a6dd8f84 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 45495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 45515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 45515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 45515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 45515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=b2
# UVM_INFO dma_monitor.sv(33) @ 45535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=b2 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 45535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: b2 Mir: b2
# UVM_INFO dma_driver.sv(48) @ 45555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=b2
# UVM_INFO dma_monitor.sv(33) @ 45555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = b2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 45555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:b2 Mir:b2 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 45555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x41fe0000
# UVM_INFO dma_driver.sv(29) @ 45555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=819817bc
# UVM_INFO dma_monitor.sv(33) @ 45575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=819817bc rdata = b2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 45575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x819817bc
# UVM_INFO dma_reg_sequence.sv(215) @ 45575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x81980000
# UVM_INFO dma_reg_sequence.sv(221) @ 45575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 45575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=de096c15
# UVM_INFO dma_monitor.sv(33) @ 45595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=de096c15 rdata = b2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 45595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=13834 io_mem=1 (wdata=0xde096c15)
# UVM_INFO dma_reg_sequence.sv(257) @ 45595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 16c15 Mir: 16c15
# UVM_INFO dma_driver.sv(48) @ 45615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=16c15
# UVM_INFO dma_monitor.sv(33) @ 45615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 16c15 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 45615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=13834 io_mem=1 (rdata=0x16c15)
# UVM_INFO dma_reg_sequence.sv(264) @ 45615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:16c15 Mir:16c15 
# UVM_INFO dma_driver.sv(48) @ 45635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=16c14
# UVM_INFO dma_monitor.sv(33) @ 45635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 16c14 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 45635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=13834 io_mem=1 (rdata=0x16c14)
# UVM_INFO dma_reg_sequence.sv(271) @ 45635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:16c14 Mir:16c14 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=f49325a4
# UVM_INFO dma_monitor.sv(33) @ 45655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=f49325a4 rdata = 16c14 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 45655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: f49325a4 Mir: f49325a4
# UVM_INFO dma_driver.sv(48) @ 45675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=f49325a4
# UVM_INFO dma_monitor.sv(33) @ 45675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = f49325a4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 45675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:f49325a4 Mir:f49325a4 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=dc983f81
# UVM_INFO dma_monitor.sv(33) @ 45695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=dc983f81 rdata = f49325a4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 45695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: dc983f81 Mir: dc983f81
# UVM_INFO dma_driver.sv(48) @ 45715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=dc983f81
# UVM_INFO dma_monitor.sv(33) @ 45715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = dc983f81 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 45715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: dc983f81 Mir: dc983f81
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=c61af8d9
# UVM_INFO dma_monitor.sv(33) @ 45735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=c61af8d9 rdata = dc983f81 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 45735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: c61af8d9 Mir: c61af8d9
# UVM_INFO dma_driver.sv(48) @ 45755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=c61af8d9
# UVM_INFO dma_monitor.sv(33) @ 45755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = c61af8d9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 45755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:c61af8d9 Mir:c61af8d9 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 45755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x370093ad
# UVM_INFO dma_driver.sv(29) @ 45755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=370093ad
# UVM_INFO dma_monitor.sv(33) @ 45775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=370093ad rdata = c61af8d9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 45775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 45775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 45775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x853ec18c
# UVM_INFO dma_driver.sv(29) @ 45775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=853ec18c
# UVM_INFO dma_monitor.sv(33) @ 45795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=853ec18c rdata = c61af8d9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 45795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 45795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=609c7410
# UVM_INFO dma_monitor.sv(33) @ 45815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=609c7410 rdata = c61af8d9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 45815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 609c7410 Mir: 609c7410
# UVM_INFO dma_driver.sv(48) @ 45835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=609c7410
# UVM_INFO dma_monitor.sv(33) @ 45835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 609c7410 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 45835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 609c7410 Mir: 609c7410
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=d4a053a1
# UVM_INFO dma_monitor.sv(33) @ 45855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=d4a053a1 rdata = 609c7410 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 45855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 45875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 45875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 45875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 45875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=140
# UVM_INFO dma_monitor.sv(33) @ 45895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=140 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 45895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 140 Mir: 140
# UVM_INFO dma_driver.sv(48) @ 45915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=140
# UVM_INFO dma_monitor.sv(33) @ 45915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 140 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 45915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:140 Mir:140 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 45915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x81980000
# UVM_INFO dma_driver.sv(29) @ 45915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=1a8d9ad2
# UVM_INFO dma_monitor.sv(33) @ 45935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=1a8d9ad2 rdata = 140 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 45935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x1a8d9ad2
# UVM_INFO dma_reg_sequence.sv(215) @ 45935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x1a8d0000
# UVM_INFO dma_reg_sequence.sv(221) @ 45935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 45935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=1049b7e4
# UVM_INFO dma_monitor.sv(33) @ 45955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=1049b7e4 rdata = 140 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 45955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=23538 io_mem=1 (wdata=0x1049b7e4)
# UVM_INFO dma_reg_sequence.sv(257) @ 45955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1b7e4 Mir: 1b7e4
# UVM_INFO dma_driver.sv(48) @ 45975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1b7e4
# UVM_INFO dma_monitor.sv(33) @ 45975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1b7e4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 45975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=23538 io_mem=1 (rdata=0x1b7e4)
# UVM_INFO dma_reg_sequence.sv(264) @ 45975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1b7e4 Mir:1b7e4 
# UVM_INFO dma_driver.sv(48) @ 45995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1b7e4
# UVM_INFO dma_monitor.sv(33) @ 45995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1b7e4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 45995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=23538 io_mem=1 (rdata=0x1b7e4)
# UVM_INFO dma_reg_sequence.sv(271) @ 45995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1b7e4 Mir:1b7e4 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 45995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=145b6216
# UVM_INFO dma_monitor.sv(33) @ 46015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=145b6216 rdata = 1b7e4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 46015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 145b6216 Mir: 145b6216
# UVM_INFO dma_driver.sv(48) @ 46035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=145b6216
# UVM_INFO dma_monitor.sv(33) @ 46035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 145b6216 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 46035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:145b6216 Mir:145b6216 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=97c93fcf
# UVM_INFO dma_monitor.sv(33) @ 46055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=97c93fcf rdata = 145b6216 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 46055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 97c93fcf Mir: 97c93fcf
# UVM_INFO dma_driver.sv(48) @ 46075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=97c93fcf
# UVM_INFO dma_monitor.sv(33) @ 46075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 97c93fcf wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 46075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 97c93fcf Mir: 97c93fcf
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=be1cb286
# UVM_INFO dma_monitor.sv(33) @ 46095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=be1cb286 rdata = 97c93fcf wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 46095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: be1cb286 Mir: be1cb286
# UVM_INFO dma_driver.sv(48) @ 46115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=be1cb286
# UVM_INFO dma_monitor.sv(33) @ 46115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = be1cb286 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 46115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:be1cb286 Mir:be1cb286 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 46115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x75550219
# UVM_INFO dma_driver.sv(29) @ 46115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=75550219
# UVM_INFO dma_monitor.sv(33) @ 46135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=75550219 rdata = be1cb286 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 46135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 46135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 46135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xfdb37afc
# UVM_INFO dma_driver.sv(29) @ 46135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=fdb37afc
# UVM_INFO dma_monitor.sv(33) @ 46155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=fdb37afc rdata = be1cb286 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 46155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 46155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=4c032d6
# UVM_INFO dma_monitor.sv(33) @ 46175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=4c032d6 rdata = be1cb286 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 46175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 4c032d6 Mir: 4c032d6
# UVM_INFO dma_driver.sv(48) @ 46195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=4c032d6
# UVM_INFO dma_monitor.sv(33) @ 46195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 4c032d6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 46195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 4c032d6 Mir: 4c032d6
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=afdbfcfc
# UVM_INFO dma_monitor.sv(33) @ 46215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=afdbfcfc rdata = 4c032d6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 46215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 46235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 46235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 46235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 46235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=14f
# UVM_INFO dma_monitor.sv(33) @ 46255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=14f rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 46255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 14f Mir: 14f
# UVM_INFO dma_driver.sv(48) @ 46275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=14f
# UVM_INFO dma_monitor.sv(33) @ 46275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 14f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 46275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:14f Mir:14f 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 46275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x1a8d0000
# UVM_INFO dma_driver.sv(29) @ 46275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=d8020417
# UVM_INFO dma_monitor.sv(33) @ 46295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=d8020417 rdata = 14f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 46295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xd8020417
# UVM_INFO dma_reg_sequence.sv(215) @ 46295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xd8020000
# UVM_INFO dma_reg_sequence.sv(221) @ 46295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 46295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=582676dc
# UVM_INFO dma_monitor.sv(33) @ 46315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=582676dc rdata = 14f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 46315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=15214 io_mem=0 (wdata=0x582676dc)
# UVM_INFO dma_reg_sequence.sv(257) @ 46315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 76dc Mir: 76dc
# UVM_INFO dma_driver.sv(48) @ 46335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=76dc
# UVM_INFO dma_monitor.sv(33) @ 46335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 76dc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 46335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=15214 io_mem=0 (rdata=0x76dc)
# UVM_INFO dma_reg_sequence.sv(264) @ 46335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:76dc Mir:76dc 
# UVM_INFO dma_driver.sv(48) @ 46355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=76dc
# UVM_INFO dma_monitor.sv(33) @ 46355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 76dc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 46355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=15214 io_mem=0 (rdata=0x76dc)
# UVM_INFO dma_reg_sequence.sv(271) @ 46355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:76dc Mir:76dc 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=5c34c5b
# UVM_INFO dma_monitor.sv(33) @ 46375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=5c34c5b rdata = 76dc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 46375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 5c34c5b Mir: 5c34c5b
# UVM_INFO dma_driver.sv(48) @ 46395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=5c34c5b
# UVM_INFO dma_monitor.sv(33) @ 46395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 5c34c5b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 46395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:5c34c5b Mir:5c34c5b 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=8453340f
# UVM_INFO dma_monitor.sv(33) @ 46415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=8453340f rdata = 5c34c5b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 46415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 8453340f Mir: 8453340f
# UVM_INFO dma_driver.sv(48) @ 46435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=8453340f
# UVM_INFO dma_monitor.sv(33) @ 46435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 8453340f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 46435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 8453340f Mir: 8453340f
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=31cce3e9
# UVM_INFO dma_monitor.sv(33) @ 46455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=31cce3e9 rdata = 8453340f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 46455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 31cce3e9 Mir: 31cce3e9
# UVM_INFO dma_driver.sv(48) @ 46475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=31cce3e9
# UVM_INFO dma_monitor.sv(33) @ 46475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 31cce3e9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 46475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:31cce3e9 Mir:31cce3e9 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 46475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x7d55fb62
# UVM_INFO dma_driver.sv(29) @ 46475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=7d55fb62
# UVM_INFO dma_monitor.sv(33) @ 46495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=7d55fb62 rdata = 31cce3e9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 46495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 46495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 46495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xffb3223c
# UVM_INFO dma_driver.sv(29) @ 46495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=ffb3223c
# UVM_INFO dma_monitor.sv(33) @ 46515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=ffb3223c rdata = 31cce3e9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 46515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 46515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=3af79ede
# UVM_INFO dma_monitor.sv(33) @ 46535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=3af79ede rdata = 31cce3e9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 46535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 3af79ede Mir: 3af79ede
# UVM_INFO dma_driver.sv(48) @ 46555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=3af79ede
# UVM_INFO dma_monitor.sv(33) @ 46555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 3af79ede wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 46555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 3af79ede Mir: 3af79ede
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=1f49fc36
# UVM_INFO dma_monitor.sv(33) @ 46575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=1f49fc36 rdata = 3af79ede wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 46575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 46595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 46595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 46595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 46595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1e1
# UVM_INFO dma_monitor.sv(33) @ 46615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1e1 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 46615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1e1 Mir: 1e1
# UVM_INFO dma_driver.sv(48) @ 46635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1e1
# UVM_INFO dma_monitor.sv(33) @ 46635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1e1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 46635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1e1 Mir:1e1 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 46635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xd8020000
# UVM_INFO dma_driver.sv(29) @ 46635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=b9ec1ce7
# UVM_INFO dma_monitor.sv(33) @ 46655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=b9ec1ce7 rdata = 1e1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 46655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xb9ec1ce7
# UVM_INFO dma_reg_sequence.sv(215) @ 46655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xb9ec0000
# UVM_INFO dma_reg_sequence.sv(221) @ 46655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 46655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=f35a1077
# UVM_INFO dma_monitor.sv(33) @ 46675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=f35a1077 rdata = 1e1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 46675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=2107 io_mem=0 (wdata=0xf35a1077)
# UVM_INFO dma_reg_sequence.sv(257) @ 46675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1077 Mir: 1077
# UVM_INFO dma_driver.sv(48) @ 46695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1077
# UVM_INFO dma_monitor.sv(33) @ 46695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1077 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 46695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=2107 io_mem=0 (rdata=0x1077)
# UVM_INFO dma_reg_sequence.sv(264) @ 46695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1077 Mir:1077 
# UVM_INFO dma_driver.sv(48) @ 46715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1076
# UVM_INFO dma_monitor.sv(33) @ 46715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1076 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 46715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=2107 io_mem=0 (rdata=0x1076)
# UVM_INFO dma_reg_sequence.sv(271) @ 46715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1076 Mir:1076 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=a10a92c4
# UVM_INFO dma_monitor.sv(33) @ 46735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=a10a92c4 rdata = 1076 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 46735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: a10a92c4 Mir: a10a92c4
# UVM_INFO dma_driver.sv(48) @ 46755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=a10a92c4
# UVM_INFO dma_monitor.sv(33) @ 46755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = a10a92c4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 46755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:a10a92c4 Mir:a10a92c4 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=b7975108
# UVM_INFO dma_monitor.sv(33) @ 46775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=b7975108 rdata = a10a92c4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 46775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: b7975108 Mir: b7975108
# UVM_INFO dma_driver.sv(48) @ 46795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=b7975108
# UVM_INFO dma_monitor.sv(33) @ 46795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = b7975108 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 46795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: b7975108 Mir: b7975108
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=93261e02
# UVM_INFO dma_monitor.sv(33) @ 46815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=93261e02 rdata = b7975108 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 46815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 93261e02 Mir: 93261e02
# UVM_INFO dma_driver.sv(48) @ 46835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=93261e02
# UVM_INFO dma_monitor.sv(33) @ 46835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 93261e02 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 46835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:93261e02 Mir:93261e02 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 46835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x1c934282
# UVM_INFO dma_driver.sv(29) @ 46835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=1c934282
# UVM_INFO dma_monitor.sv(33) @ 46855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=1c934282 rdata = 93261e02 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 46855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 46855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 46855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x7d1f2705
# UVM_INFO dma_driver.sv(29) @ 46855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=7d1f2705
# UVM_INFO dma_monitor.sv(33) @ 46875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=7d1f2705 rdata = 93261e02 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 46875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 46875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=a7fa02b9
# UVM_INFO dma_monitor.sv(33) @ 46895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=a7fa02b9 rdata = 93261e02 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 46895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: a7fa02b9 Mir: a7fa02b9
# UVM_INFO dma_driver.sv(48) @ 46915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=a7fa02b9
# UVM_INFO dma_monitor.sv(33) @ 46915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = a7fa02b9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 46915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: a7fa02b9 Mir: a7fa02b9
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=6ea566b0
# UVM_INFO dma_monitor.sv(33) @ 46935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=6ea566b0 rdata = a7fa02b9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 46935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 46955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 46955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 46955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 46955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 46955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=cd
# UVM_INFO dma_monitor.sv(33) @ 46975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=cd rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 46975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: cd Mir: cd
# UVM_INFO dma_driver.sv(48) @ 46995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=cd
# UVM_INFO dma_monitor.sv(33) @ 46995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = cd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 46995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:cd Mir:cd 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 46995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xb9ec0000
# UVM_INFO dma_driver.sv(29) @ 46995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=37673add
# UVM_INFO dma_monitor.sv(33) @ 47015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=37673add rdata = cd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 47015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x37673add
# UVM_INFO dma_reg_sequence.sv(215) @ 47015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x37670000
# UVM_INFO dma_reg_sequence.sv(221) @ 47015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 47015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=f963946d
# UVM_INFO dma_monitor.sv(33) @ 47035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=f963946d rdata = cd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 47035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=18998 io_mem=1 (wdata=0xf963946d)
# UVM_INFO dma_reg_sequence.sv(257) @ 47035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1946d Mir: 1946d
# UVM_INFO dma_driver.sv(48) @ 47055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1946d
# UVM_INFO dma_monitor.sv(33) @ 47055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1946d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 47055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=18998 io_mem=1 (rdata=0x1946d)
# UVM_INFO dma_reg_sequence.sv(264) @ 47055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1946d Mir:1946d 
# UVM_INFO dma_driver.sv(48) @ 47075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1946c
# UVM_INFO dma_monitor.sv(33) @ 47075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1946c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 47075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=18998 io_mem=1 (rdata=0x1946c)
# UVM_INFO dma_reg_sequence.sv(271) @ 47075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1946c Mir:1946c 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=3c108ea7
# UVM_INFO dma_monitor.sv(33) @ 47095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=3c108ea7 rdata = 1946c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 47095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 3c108ea7 Mir: 3c108ea7
# UVM_INFO dma_driver.sv(48) @ 47115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=3c108ea7
# UVM_INFO dma_monitor.sv(33) @ 47115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 3c108ea7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 47115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:3c108ea7 Mir:3c108ea7 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=51f76813
# UVM_INFO dma_monitor.sv(33) @ 47135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=51f76813 rdata = 3c108ea7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 47135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 51f76813 Mir: 51f76813
# UVM_INFO dma_driver.sv(48) @ 47155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=51f76813
# UVM_INFO dma_monitor.sv(33) @ 47155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 51f76813 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 47155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 51f76813 Mir: 51f76813
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=50393fa4
# UVM_INFO dma_monitor.sv(33) @ 47175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=50393fa4 rdata = 51f76813 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 47175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 50393fa4 Mir: 50393fa4
# UVM_INFO dma_driver.sv(48) @ 47195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=50393fa4
# UVM_INFO dma_monitor.sv(33) @ 47195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 50393fa4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 47195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:50393fa4 Mir:50393fa4 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 47195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x878baa1d
# UVM_INFO dma_driver.sv(29) @ 47195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=878baa1d
# UVM_INFO dma_monitor.sv(33) @ 47215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=878baa1d rdata = 50393fa4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 47215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 47215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 47215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x17367862
# UVM_INFO dma_driver.sv(29) @ 47215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=17367862
# UVM_INFO dma_monitor.sv(33) @ 47235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=17367862 rdata = 50393fa4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 47235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 47235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=886a85c8
# UVM_INFO dma_monitor.sv(33) @ 47255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=886a85c8 rdata = 50393fa4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 47255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 886a85c8 Mir: 886a85c8
# UVM_INFO dma_driver.sv(48) @ 47275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=886a85c8
# UVM_INFO dma_monitor.sv(33) @ 47275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 886a85c8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 47275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 886a85c8 Mir: 886a85c8
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=79570da6
# UVM_INFO dma_monitor.sv(33) @ 47295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=79570da6 rdata = 886a85c8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 47295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 47315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 47315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 47315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 47315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=ee
# UVM_INFO dma_monitor.sv(33) @ 47335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=ee rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 47335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: ee Mir: ee
# UVM_INFO dma_driver.sv(48) @ 47355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=ee
# UVM_INFO dma_monitor.sv(33) @ 47355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = ee wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 47355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:ee Mir:ee 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 47355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x37670000
# UVM_INFO dma_driver.sv(29) @ 47355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=23a841a8
# UVM_INFO dma_monitor.sv(33) @ 47375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=23a841a8 rdata = ee wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 47375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x23a841a8
# UVM_INFO dma_reg_sequence.sv(215) @ 47375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x23a80000
# UVM_INFO dma_reg_sequence.sv(221) @ 47375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 47375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=67f1e3ea
# UVM_INFO dma_monitor.sv(33) @ 47395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=67f1e3ea rdata = ee wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 47395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=29173 io_mem=1 (wdata=0x67f1e3ea)
# UVM_INFO dma_reg_sequence.sv(257) @ 47395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1e3ea Mir: 1e3ea
# UVM_INFO dma_driver.sv(48) @ 47415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1e3ea
# UVM_INFO dma_monitor.sv(33) @ 47415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1e3ea wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 47415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=29173 io_mem=1 (rdata=0x1e3ea)
# UVM_INFO dma_reg_sequence.sv(264) @ 47415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1e3ea Mir:1e3ea 
# UVM_INFO dma_driver.sv(48) @ 47435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1e3ea
# UVM_INFO dma_monitor.sv(33) @ 47435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1e3ea wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 47435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=29173 io_mem=1 (rdata=0x1e3ea)
# UVM_INFO dma_reg_sequence.sv(271) @ 47435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1e3ea Mir:1e3ea 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=23e8dda2
# UVM_INFO dma_monitor.sv(33) @ 47455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=23e8dda2 rdata = 1e3ea wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 47455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 23e8dda2 Mir: 23e8dda2
# UVM_INFO dma_driver.sv(48) @ 47475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=23e8dda2
# UVM_INFO dma_monitor.sv(33) @ 47475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 23e8dda2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 47475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:23e8dda2 Mir:23e8dda2 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=4eed8bb
# UVM_INFO dma_monitor.sv(33) @ 47495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=4eed8bb rdata = 23e8dda2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 47495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 4eed8bb Mir: 4eed8bb
# UVM_INFO dma_driver.sv(48) @ 47515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=4eed8bb
# UVM_INFO dma_monitor.sv(33) @ 47515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 4eed8bb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 47515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 4eed8bb Mir: 4eed8bb
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=60827794
# UVM_INFO dma_monitor.sv(33) @ 47535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=60827794 rdata = 4eed8bb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 47535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 60827794 Mir: 60827794
# UVM_INFO dma_driver.sv(48) @ 47555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=60827794
# UVM_INFO dma_monitor.sv(33) @ 47555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 60827794 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 47555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:60827794 Mir:60827794 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 47555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x4b4014ae
# UVM_INFO dma_driver.sv(29) @ 47555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=4b4014ae
# UVM_INFO dma_monitor.sv(33) @ 47575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=4b4014ae rdata = 60827794 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 47575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 47575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 47575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x7b86872b
# UVM_INFO dma_driver.sv(29) @ 47575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=7b86872b
# UVM_INFO dma_monitor.sv(33) @ 47595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=7b86872b rdata = 60827794 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 47595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 47595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=ae9ce51b
# UVM_INFO dma_monitor.sv(33) @ 47615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=ae9ce51b rdata = 60827794 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 47615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: ae9ce51b Mir: ae9ce51b
# UVM_INFO dma_driver.sv(48) @ 47635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=ae9ce51b
# UVM_INFO dma_monitor.sv(33) @ 47635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = ae9ce51b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 47635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: ae9ce51b Mir: ae9ce51b
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=206e5515
# UVM_INFO dma_monitor.sv(33) @ 47655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=206e5515 rdata = ae9ce51b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 47655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 47675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 47675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 47675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 47675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1e
# UVM_INFO dma_monitor.sv(33) @ 47695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1e rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 47695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1e Mir: 1e
# UVM_INFO dma_driver.sv(48) @ 47715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1e
# UVM_INFO dma_monitor.sv(33) @ 47715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 47715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1e Mir:1e 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 47715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x23a80000
# UVM_INFO dma_driver.sv(29) @ 47715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=e8b1c1b8
# UVM_INFO dma_monitor.sv(33) @ 47735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=e8b1c1b8 rdata = 1e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 47735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xe8b1c1b8
# UVM_INFO dma_reg_sequence.sv(215) @ 47735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xe8b10000
# UVM_INFO dma_reg_sequence.sv(221) @ 47735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 47735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=feea9a35
# UVM_INFO dma_monitor.sv(33) @ 47755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=feea9a35 rdata = 1e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 47755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=19738 io_mem=0 (wdata=0xfeea9a35)
# UVM_INFO dma_reg_sequence.sv(257) @ 47755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 9a35 Mir: 9a35
# UVM_INFO dma_driver.sv(48) @ 47775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=9a35
# UVM_INFO dma_monitor.sv(33) @ 47775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 9a35 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 47775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=19738 io_mem=0 (rdata=0x9a35)
# UVM_INFO dma_reg_sequence.sv(264) @ 47775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:9a35 Mir:9a35 
# UVM_INFO dma_driver.sv(48) @ 47795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=9a34
# UVM_INFO dma_monitor.sv(33) @ 47795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 9a34 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 47795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=19738 io_mem=0 (rdata=0x9a34)
# UVM_INFO dma_reg_sequence.sv(271) @ 47795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:9a34 Mir:9a34 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=a1d4ed06
# UVM_INFO dma_monitor.sv(33) @ 47815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=a1d4ed06 rdata = 9a34 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 47815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: a1d4ed06 Mir: a1d4ed06
# UVM_INFO dma_driver.sv(48) @ 47835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=a1d4ed06
# UVM_INFO dma_monitor.sv(33) @ 47835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = a1d4ed06 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 47835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:a1d4ed06 Mir:a1d4ed06 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=5ec7eb88
# UVM_INFO dma_monitor.sv(33) @ 47855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=5ec7eb88 rdata = a1d4ed06 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 47855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 5ec7eb88 Mir: 5ec7eb88
# UVM_INFO dma_driver.sv(48) @ 47875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=5ec7eb88
# UVM_INFO dma_monitor.sv(33) @ 47875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 5ec7eb88 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 47875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 5ec7eb88 Mir: 5ec7eb88
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=f5815c6d
# UVM_INFO dma_monitor.sv(33) @ 47895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=f5815c6d rdata = 5ec7eb88 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 47895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: f5815c6d Mir: f5815c6d
# UVM_INFO dma_driver.sv(48) @ 47915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=f5815c6d
# UVM_INFO dma_monitor.sv(33) @ 47915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = f5815c6d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 47915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:f5815c6d Mir:f5815c6d 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 47915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x2eef26c2
# UVM_INFO dma_driver.sv(29) @ 47915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=2eef26c2
# UVM_INFO dma_monitor.sv(33) @ 47935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=2eef26c2 rdata = f5815c6d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 47935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 47935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 47935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x44ba494b
# UVM_INFO dma_driver.sv(29) @ 47935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=44ba494b
# UVM_INFO dma_monitor.sv(33) @ 47955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=44ba494b rdata = f5815c6d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 47955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 47955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=328a5115
# UVM_INFO dma_monitor.sv(33) @ 47975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=328a5115 rdata = f5815c6d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 47975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 328a5115 Mir: 328a5115
# UVM_INFO dma_driver.sv(48) @ 47995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=328a5115
# UVM_INFO dma_monitor.sv(33) @ 47995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 328a5115 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 47995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 328a5115 Mir: 328a5115
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 47995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=322d7f57
# UVM_INFO dma_monitor.sv(33) @ 48015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=322d7f57 rdata = 328a5115 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 48015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 48035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 48035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 48035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 48035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=53
# UVM_INFO dma_monitor.sv(33) @ 48055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=53 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 48055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 53 Mir: 53
# UVM_INFO dma_driver.sv(48) @ 48075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=53
# UVM_INFO dma_monitor.sv(33) @ 48075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 53 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 48075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:53 Mir:53 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 48075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xe8b10000
# UVM_INFO dma_driver.sv(29) @ 48075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=f61c7096
# UVM_INFO dma_monitor.sv(33) @ 48095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=f61c7096 rdata = 53 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 48095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xf61c7096
# UVM_INFO dma_reg_sequence.sv(215) @ 48095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xf61c0000
# UVM_INFO dma_reg_sequence.sv(221) @ 48095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 48095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=3813b37b
# UVM_INFO dma_monitor.sv(33) @ 48115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=3813b37b rdata = 53 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 48115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=22973 io_mem=1 (wdata=0x3813b37b)
# UVM_INFO dma_reg_sequence.sv(257) @ 48115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1b37b Mir: 1b37b
# UVM_INFO dma_driver.sv(48) @ 48135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1b37b
# UVM_INFO dma_monitor.sv(33) @ 48135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1b37b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 48135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=22973 io_mem=1 (rdata=0x1b37b)
# UVM_INFO dma_reg_sequence.sv(264) @ 48135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1b37b Mir:1b37b 
# UVM_INFO dma_driver.sv(48) @ 48155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1b37a
# UVM_INFO dma_monitor.sv(33) @ 48155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1b37a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 48155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=22973 io_mem=1 (rdata=0x1b37a)
# UVM_INFO dma_reg_sequence.sv(271) @ 48155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1b37a Mir:1b37a 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=d473f938
# UVM_INFO dma_monitor.sv(33) @ 48175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=d473f938 rdata = 1b37a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 48175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: d473f938 Mir: d473f938
# UVM_INFO dma_driver.sv(48) @ 48195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=d473f938
# UVM_INFO dma_monitor.sv(33) @ 48195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = d473f938 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 48195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:d473f938 Mir:d473f938 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=902df483
# UVM_INFO dma_monitor.sv(33) @ 48215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=902df483 rdata = d473f938 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 48215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 902df483 Mir: 902df483
# UVM_INFO dma_driver.sv(48) @ 48235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=902df483
# UVM_INFO dma_monitor.sv(33) @ 48235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 902df483 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 48235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 902df483 Mir: 902df483
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=347c4aa9
# UVM_INFO dma_monitor.sv(33) @ 48255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=347c4aa9 rdata = 902df483 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 48255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 347c4aa9 Mir: 347c4aa9
# UVM_INFO dma_driver.sv(48) @ 48275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=347c4aa9
# UVM_INFO dma_monitor.sv(33) @ 48275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 347c4aa9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 48275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:347c4aa9 Mir:347c4aa9 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 48275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xdd756e05
# UVM_INFO dma_driver.sv(29) @ 48275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=dd756e05
# UVM_INFO dma_monitor.sv(33) @ 48295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=dd756e05 rdata = 347c4aa9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 48295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 48295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 48295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xed9cec42
# UVM_INFO dma_driver.sv(29) @ 48295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=ed9cec42
# UVM_INFO dma_monitor.sv(33) @ 48315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=ed9cec42 rdata = 347c4aa9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 48315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 48315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=f56a0839
# UVM_INFO dma_monitor.sv(33) @ 48335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=f56a0839 rdata = 347c4aa9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 48335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: f56a0839 Mir: f56a0839
# UVM_INFO dma_driver.sv(48) @ 48355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=f56a0839
# UVM_INFO dma_monitor.sv(33) @ 48355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = f56a0839 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 48355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: f56a0839 Mir: f56a0839
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=1a1a14f6
# UVM_INFO dma_monitor.sv(33) @ 48375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=1a1a14f6 rdata = f56a0839 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 48375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 48395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 48395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 48395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 48395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=174
# UVM_INFO dma_monitor.sv(33) @ 48415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=174 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 48415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 174 Mir: 174
# UVM_INFO dma_driver.sv(48) @ 48435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=174
# UVM_INFO dma_monitor.sv(33) @ 48435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 174 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 48435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:174 Mir:174 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 48435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xf61c0000
# UVM_INFO dma_driver.sv(29) @ 48435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=c0bec0ad
# UVM_INFO dma_monitor.sv(33) @ 48455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=c0bec0ad rdata = 174 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 48455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xc0bec0ad
# UVM_INFO dma_reg_sequence.sv(215) @ 48455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xc0be0000
# UVM_INFO dma_reg_sequence.sv(221) @ 48455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 48455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=3c4178a8
# UVM_INFO dma_monitor.sv(33) @ 48475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=3c4178a8 rdata = 174 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 48475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=15444 io_mem=1 (wdata=0x3c4178a8)
# UVM_INFO dma_reg_sequence.sv(257) @ 48475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 178a8 Mir: 178a8
# UVM_INFO dma_driver.sv(48) @ 48495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=178a8
# UVM_INFO dma_monitor.sv(33) @ 48495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 178a8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 48495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=15444 io_mem=1 (rdata=0x178a8)
# UVM_INFO dma_reg_sequence.sv(264) @ 48495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:178a8 Mir:178a8 
# UVM_INFO dma_driver.sv(48) @ 48515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=178a8
# UVM_INFO dma_monitor.sv(33) @ 48515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 178a8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 48515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=15444 io_mem=1 (rdata=0x178a8)
# UVM_INFO dma_reg_sequence.sv(271) @ 48515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:178a8 Mir:178a8 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=67ff1ef0
# UVM_INFO dma_monitor.sv(33) @ 48535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=67ff1ef0 rdata = 178a8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 48535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 67ff1ef0 Mir: 67ff1ef0
# UVM_INFO dma_driver.sv(48) @ 48555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=67ff1ef0
# UVM_INFO dma_monitor.sv(33) @ 48555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 67ff1ef0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 48555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:67ff1ef0 Mir:67ff1ef0 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=5416f510
# UVM_INFO dma_monitor.sv(33) @ 48575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=5416f510 rdata = 67ff1ef0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 48575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 5416f510 Mir: 5416f510
# UVM_INFO dma_driver.sv(48) @ 48595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=5416f510
# UVM_INFO dma_monitor.sv(33) @ 48595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 5416f510 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 48595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 5416f510 Mir: 5416f510
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=5e2cb0ba
# UVM_INFO dma_monitor.sv(33) @ 48615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=5e2cb0ba rdata = 5416f510 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 48615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 5e2cb0ba Mir: 5e2cb0ba
# UVM_INFO dma_driver.sv(48) @ 48635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=5e2cb0ba
# UVM_INFO dma_monitor.sv(33) @ 48635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 5e2cb0ba wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 48635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:5e2cb0ba Mir:5e2cb0ba 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 48635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xbde7b6d9
# UVM_INFO dma_driver.sv(29) @ 48635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=bde7b6d9
# UVM_INFO dma_monitor.sv(33) @ 48655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=bde7b6d9 rdata = 5e2cb0ba wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 48655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 48655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 48655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xb09701a7
# UVM_INFO dma_driver.sv(29) @ 48655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=b09701a7
# UVM_INFO dma_monitor.sv(33) @ 48675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=b09701a7 rdata = 5e2cb0ba wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 48675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 48675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=3e13b4ed
# UVM_INFO dma_monitor.sv(33) @ 48695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=3e13b4ed rdata = 5e2cb0ba wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 48695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 3e13b4ed Mir: 3e13b4ed
# UVM_INFO dma_driver.sv(48) @ 48715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=3e13b4ed
# UVM_INFO dma_monitor.sv(33) @ 48715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 3e13b4ed wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 48715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 3e13b4ed Mir: 3e13b4ed
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=b66e50f6
# UVM_INFO dma_monitor.sv(33) @ 48735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=b66e50f6 rdata = 3e13b4ed wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 48735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 48755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 48755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 48755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 48755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=b1
# UVM_INFO dma_monitor.sv(33) @ 48775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=b1 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 48775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: b1 Mir: b1
# UVM_INFO dma_driver.sv(48) @ 48795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=b1
# UVM_INFO dma_monitor.sv(33) @ 48795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = b1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 48795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:b1 Mir:b1 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 48795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xc0be0000
# UVM_INFO dma_driver.sv(29) @ 48795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=f9d03fa8
# UVM_INFO dma_monitor.sv(33) @ 48815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=f9d03fa8 rdata = b1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 48815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xf9d03fa8
# UVM_INFO dma_reg_sequence.sv(215) @ 48815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xf9d00000
# UVM_INFO dma_reg_sequence.sv(221) @ 48815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 48815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=4186cd8b
# UVM_INFO dma_monitor.sv(33) @ 48835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=4186cd8b rdata = b1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 48835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=26309 io_mem=0 (wdata=0x4186cd8b)
# UVM_INFO dma_reg_sequence.sv(257) @ 48835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: cd8b Mir: cd8b
# UVM_INFO dma_driver.sv(48) @ 48855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=cd8b
# UVM_INFO dma_monitor.sv(33) @ 48855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = cd8b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 48855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=26309 io_mem=0 (rdata=0xcd8b)
# UVM_INFO dma_reg_sequence.sv(264) @ 48855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:cd8b Mir:cd8b 
# UVM_INFO dma_driver.sv(48) @ 48875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=cd8a
# UVM_INFO dma_monitor.sv(33) @ 48875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = cd8a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 48875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=26309 io_mem=0 (rdata=0xcd8a)
# UVM_INFO dma_reg_sequence.sv(271) @ 48875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:cd8a Mir:cd8a 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=79e2a31
# UVM_INFO dma_monitor.sv(33) @ 48895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=79e2a31 rdata = cd8a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 48895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 79e2a31 Mir: 79e2a31
# UVM_INFO dma_driver.sv(48) @ 48915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=79e2a31
# UVM_INFO dma_monitor.sv(33) @ 48915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 79e2a31 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 48915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:79e2a31 Mir:79e2a31 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=dbba85cf
# UVM_INFO dma_monitor.sv(33) @ 48935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=dbba85cf rdata = 79e2a31 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 48935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: dbba85cf Mir: dbba85cf
# UVM_INFO dma_driver.sv(48) @ 48955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=dbba85cf
# UVM_INFO dma_monitor.sv(33) @ 48955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = dbba85cf wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 48955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: dbba85cf Mir: dbba85cf
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 48955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=f276a91f
# UVM_INFO dma_monitor.sv(33) @ 48975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=f276a91f rdata = dbba85cf wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 48975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: f276a91f Mir: f276a91f
# UVM_INFO dma_driver.sv(48) @ 48995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=f276a91f
# UVM_INFO dma_monitor.sv(33) @ 48995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = f276a91f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 48995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:f276a91f Mir:f276a91f 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 48995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x540fba97
# UVM_INFO dma_driver.sv(29) @ 48995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=540fba97
# UVM_INFO dma_monitor.sv(33) @ 49015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=540fba97 rdata = f276a91f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 49015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 49015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 49015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x9f497c54
# UVM_INFO dma_driver.sv(29) @ 49015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=9f497c54
# UVM_INFO dma_monitor.sv(33) @ 49035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=9f497c54 rdata = f276a91f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 49035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 49035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=f700bb1e
# UVM_INFO dma_monitor.sv(33) @ 49055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=f700bb1e rdata = f276a91f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 49055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: f700bb1e Mir: f700bb1e
# UVM_INFO dma_driver.sv(48) @ 49075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=f700bb1e
# UVM_INFO dma_monitor.sv(33) @ 49075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = f700bb1e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 49075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: f700bb1e Mir: f700bb1e
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=c93a6f8
# UVM_INFO dma_monitor.sv(33) @ 49095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=c93a6f8 rdata = f700bb1e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 49095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 49115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 49115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 49115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 49115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=100
# UVM_INFO dma_monitor.sv(33) @ 49135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=100 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 49135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 100 Mir: 100
# UVM_INFO dma_driver.sv(48) @ 49155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=100
# UVM_INFO dma_monitor.sv(33) @ 49155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 100 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 49155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:100 Mir:100 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 49155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xf9d00000
# UVM_INFO dma_driver.sv(29) @ 49155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=fe05e6eb
# UVM_INFO dma_monitor.sv(33) @ 49175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=fe05e6eb rdata = 100 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 49175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xfe05e6eb
# UVM_INFO dma_reg_sequence.sv(215) @ 49175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xfe050000
# UVM_INFO dma_reg_sequence.sv(221) @ 49175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 49175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=c28bc41c
# UVM_INFO dma_monitor.sv(33) @ 49195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=c28bc41c rdata = 100 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 49195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=25102 io_mem=1 (wdata=0xc28bc41c)
# UVM_INFO dma_reg_sequence.sv(257) @ 49195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1c41c Mir: 1c41c
# UVM_INFO dma_driver.sv(48) @ 49215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1c41c
# UVM_INFO dma_monitor.sv(33) @ 49215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1c41c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 49215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=25102 io_mem=1 (rdata=0x1c41c)
# UVM_INFO dma_reg_sequence.sv(264) @ 49215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1c41c Mir:1c41c 
# UVM_INFO dma_driver.sv(48) @ 49235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1c41c
# UVM_INFO dma_monitor.sv(33) @ 49235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1c41c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 49235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=25102 io_mem=1 (rdata=0x1c41c)
# UVM_INFO dma_reg_sequence.sv(271) @ 49235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1c41c Mir:1c41c 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=a7c62903
# UVM_INFO dma_monitor.sv(33) @ 49255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=a7c62903 rdata = 1c41c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 49255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: a7c62903 Mir: a7c62903
# UVM_INFO dma_driver.sv(48) @ 49275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=a7c62903
# UVM_INFO dma_monitor.sv(33) @ 49275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = a7c62903 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 49275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:a7c62903 Mir:a7c62903 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=5d71285b
# UVM_INFO dma_monitor.sv(33) @ 49295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=5d71285b rdata = a7c62903 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 49295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 5d71285b Mir: 5d71285b
# UVM_INFO dma_driver.sv(48) @ 49315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=5d71285b
# UVM_INFO dma_monitor.sv(33) @ 49315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 5d71285b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 49315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 5d71285b Mir: 5d71285b
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=e63d90da
# UVM_INFO dma_monitor.sv(33) @ 49335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=e63d90da rdata = 5d71285b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 49335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: e63d90da Mir: e63d90da
# UVM_INFO dma_driver.sv(48) @ 49355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=e63d90da
# UVM_INFO dma_monitor.sv(33) @ 49355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = e63d90da wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 49355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:e63d90da Mir:e63d90da 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 49355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xc71a4bc4
# UVM_INFO dma_driver.sv(29) @ 49355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=c71a4bc4
# UVM_INFO dma_monitor.sv(33) @ 49375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=c71a4bc4 rdata = e63d90da wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 49375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 49375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 49375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x63315206
# UVM_INFO dma_driver.sv(29) @ 49375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=63315206
# UVM_INFO dma_monitor.sv(33) @ 49395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=63315206 rdata = e63d90da wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 49395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 49395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=b9cd98a9
# UVM_INFO dma_monitor.sv(33) @ 49415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=b9cd98a9 rdata = e63d90da wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 49415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: b9cd98a9 Mir: b9cd98a9
# UVM_INFO dma_driver.sv(48) @ 49435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=b9cd98a9
# UVM_INFO dma_monitor.sv(33) @ 49435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = b9cd98a9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 49435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: b9cd98a9 Mir: b9cd98a9
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=27e9b55e
# UVM_INFO dma_monitor.sv(33) @ 49455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=27e9b55e rdata = b9cd98a9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 49455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 49475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 49475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 49475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 49475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=9a
# UVM_INFO dma_monitor.sv(33) @ 49495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=9a rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 49495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 9a Mir: 9a
# UVM_INFO dma_driver.sv(48) @ 49515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=9a
# UVM_INFO dma_monitor.sv(33) @ 49515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 9a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 49515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:9a Mir:9a 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 49515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xfe050000
# UVM_INFO dma_driver.sv(29) @ 49515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=54cec3e8
# UVM_INFO dma_monitor.sv(33) @ 49535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=54cec3e8 rdata = 9a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 49535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x54cec3e8
# UVM_INFO dma_reg_sequence.sv(215) @ 49535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x54ce0000
# UVM_INFO dma_reg_sequence.sv(221) @ 49535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 49535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=82f184e9
# UVM_INFO dma_monitor.sv(33) @ 49555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=82f184e9 rdata = 9a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 49555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=17012 io_mem=1 (wdata=0x82f184e9)
# UVM_INFO dma_reg_sequence.sv(257) @ 49555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 184e9 Mir: 184e9
# UVM_INFO dma_driver.sv(48) @ 49575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=184e9
# UVM_INFO dma_monitor.sv(33) @ 49575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 184e9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 49575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=17012 io_mem=1 (rdata=0x184e9)
# UVM_INFO dma_reg_sequence.sv(264) @ 49575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:184e9 Mir:184e9 
# UVM_INFO dma_driver.sv(48) @ 49595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=184e8
# UVM_INFO dma_monitor.sv(33) @ 49595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 184e8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 49595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=17012 io_mem=1 (rdata=0x184e8)
# UVM_INFO dma_reg_sequence.sv(271) @ 49595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:184e8 Mir:184e8 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=e80bf7f5
# UVM_INFO dma_monitor.sv(33) @ 49615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=e80bf7f5 rdata = 184e8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 49615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: e80bf7f5 Mir: e80bf7f5
# UVM_INFO dma_driver.sv(48) @ 49635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=e80bf7f5
# UVM_INFO dma_monitor.sv(33) @ 49635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = e80bf7f5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 49635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:e80bf7f5 Mir:e80bf7f5 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=5cc0ce84
# UVM_INFO dma_monitor.sv(33) @ 49655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=5cc0ce84 rdata = e80bf7f5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 49655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 5cc0ce84 Mir: 5cc0ce84
# UVM_INFO dma_driver.sv(48) @ 49675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=5cc0ce84
# UVM_INFO dma_monitor.sv(33) @ 49675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 5cc0ce84 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 49675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 5cc0ce84 Mir: 5cc0ce84
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=d5e86e80
# UVM_INFO dma_monitor.sv(33) @ 49695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=d5e86e80 rdata = 5cc0ce84 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 49695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: d5e86e80 Mir: d5e86e80
# UVM_INFO dma_driver.sv(48) @ 49715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=d5e86e80
# UVM_INFO dma_monitor.sv(33) @ 49715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = d5e86e80 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 49715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:d5e86e80 Mir:d5e86e80 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 49715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x66909b16
# UVM_INFO dma_driver.sv(29) @ 49715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=66909b16
# UVM_INFO dma_monitor.sv(33) @ 49735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=66909b16 rdata = d5e86e80 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 49735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 49735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 49735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x4f9893c1
# UVM_INFO dma_driver.sv(29) @ 49735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=4f9893c1
# UVM_INFO dma_monitor.sv(33) @ 49755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=4f9893c1 rdata = d5e86e80 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 49755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 49755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=e9774163
# UVM_INFO dma_monitor.sv(33) @ 49775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=e9774163 rdata = d5e86e80 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 49775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: e9774163 Mir: e9774163
# UVM_INFO dma_driver.sv(48) @ 49795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=e9774163
# UVM_INFO dma_monitor.sv(33) @ 49795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = e9774163 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 49795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: e9774163 Mir: e9774163
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=98ce34f9
# UVM_INFO dma_monitor.sv(33) @ 49815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=98ce34f9 rdata = e9774163 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 49815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 49835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 49835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 49835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 49835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=e7
# UVM_INFO dma_monitor.sv(33) @ 49855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=e7 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 49855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: e7 Mir: e7
# UVM_INFO dma_driver.sv(48) @ 49875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=e7
# UVM_INFO dma_monitor.sv(33) @ 49875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = e7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 49875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:e7 Mir:e7 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 49875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x54ce0000
# UVM_INFO dma_driver.sv(29) @ 49875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=f5c257d3
# UVM_INFO dma_monitor.sv(33) @ 49895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=f5c257d3 rdata = e7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 49895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xf5c257d3
# UVM_INFO dma_reg_sequence.sv(215) @ 49895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xf5c20000
# UVM_INFO dma_reg_sequence.sv(221) @ 49895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 49895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=4f8297ab
# UVM_INFO dma_monitor.sv(33) @ 49915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=4f8297ab rdata = e7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 49915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=19413 io_mem=0 (wdata=0x4f8297ab)
# UVM_INFO dma_reg_sequence.sv(257) @ 49915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 97ab Mir: 97ab
# UVM_INFO dma_driver.sv(48) @ 49935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=97ab
# UVM_INFO dma_monitor.sv(33) @ 49935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 97ab wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 49935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=19413 io_mem=0 (rdata=0x97ab)
# UVM_INFO dma_reg_sequence.sv(264) @ 49935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:97ab Mir:97ab 
# UVM_INFO dma_driver.sv(48) @ 49955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=97aa
# UVM_INFO dma_monitor.sv(33) @ 49955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 97aa wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 49955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=19413 io_mem=0 (rdata=0x97aa)
# UVM_INFO dma_reg_sequence.sv(271) @ 49955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:97aa Mir:97aa 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=6edb239d
# UVM_INFO dma_monitor.sv(33) @ 49975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=6edb239d rdata = 97aa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 49975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 6edb239d Mir: 6edb239d
# UVM_INFO dma_driver.sv(48) @ 49995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=6edb239d
# UVM_INFO dma_monitor.sv(33) @ 49995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 6edb239d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 49995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:6edb239d Mir:6edb239d 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 49995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=ea43a32a
# UVM_INFO dma_monitor.sv(33) @ 50015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=ea43a32a rdata = 6edb239d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 50015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: ea43a32a Mir: ea43a32a
# UVM_INFO dma_driver.sv(48) @ 50035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=ea43a32a
# UVM_INFO dma_monitor.sv(33) @ 50035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = ea43a32a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 50035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: ea43a32a Mir: ea43a32a
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=32a1efe2
# UVM_INFO dma_monitor.sv(33) @ 50055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=32a1efe2 rdata = ea43a32a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 50055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 32a1efe2 Mir: 32a1efe2
# UVM_INFO dma_driver.sv(48) @ 50075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=32a1efe2
# UVM_INFO dma_monitor.sv(33) @ 50075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 32a1efe2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 50075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:32a1efe2 Mir:32a1efe2 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 50075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xc7e7118f
# UVM_INFO dma_driver.sv(29) @ 50075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=c7e7118f
# UVM_INFO dma_monitor.sv(33) @ 50095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=c7e7118f rdata = 32a1efe2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 50095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 50095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 50095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xaa57b7c1
# UVM_INFO dma_driver.sv(29) @ 50095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=aa57b7c1
# UVM_INFO dma_monitor.sv(33) @ 50115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=aa57b7c1 rdata = 32a1efe2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 50115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 50115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=a5789ec4
# UVM_INFO dma_monitor.sv(33) @ 50135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=a5789ec4 rdata = 32a1efe2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 50135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: a5789ec4 Mir: a5789ec4
# UVM_INFO dma_driver.sv(48) @ 50155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=a5789ec4
# UVM_INFO dma_monitor.sv(33) @ 50155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = a5789ec4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 50155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: a5789ec4 Mir: a5789ec4
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=48b2df3e
# UVM_INFO dma_monitor.sv(33) @ 50175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=48b2df3e rdata = a5789ec4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 50175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 50195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 50195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 50195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 50195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=af
# UVM_INFO dma_monitor.sv(33) @ 50215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=af rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 50215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: af Mir: af
# UVM_INFO dma_driver.sv(48) @ 50235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=af
# UVM_INFO dma_monitor.sv(33) @ 50235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = af wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 50235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:af Mir:af 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 50235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xf5c20000
# UVM_INFO dma_driver.sv(29) @ 50235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=92544838
# UVM_INFO dma_monitor.sv(33) @ 50255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=92544838 rdata = af wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 50255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x92544838
# UVM_INFO dma_reg_sequence.sv(215) @ 50255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x92540000
# UVM_INFO dma_reg_sequence.sv(221) @ 50255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 50255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=41df6d93
# UVM_INFO dma_monitor.sv(33) @ 50275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=41df6d93 rdata = af wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 50275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=14025 io_mem=1 (wdata=0x41df6d93)
# UVM_INFO dma_reg_sequence.sv(257) @ 50275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 16d93 Mir: 16d93
# UVM_INFO dma_driver.sv(48) @ 50295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=16d93
# UVM_INFO dma_monitor.sv(33) @ 50295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 16d93 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 50295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=14025 io_mem=1 (rdata=0x16d93)
# UVM_INFO dma_reg_sequence.sv(264) @ 50295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:16d93 Mir:16d93 
# UVM_INFO dma_driver.sv(48) @ 50315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=16d92
# UVM_INFO dma_monitor.sv(33) @ 50315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 16d92 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 50315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=14025 io_mem=1 (rdata=0x16d92)
# UVM_INFO dma_reg_sequence.sv(271) @ 50315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:16d92 Mir:16d92 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=bec2cbae
# UVM_INFO dma_monitor.sv(33) @ 50335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=bec2cbae rdata = 16d92 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 50335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: bec2cbae Mir: bec2cbae
# UVM_INFO dma_driver.sv(48) @ 50355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=bec2cbae
# UVM_INFO dma_monitor.sv(33) @ 50355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = bec2cbae wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 50355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:bec2cbae Mir:bec2cbae 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=176c7b61
# UVM_INFO dma_monitor.sv(33) @ 50375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=176c7b61 rdata = bec2cbae wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 50375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 176c7b61 Mir: 176c7b61
# UVM_INFO dma_driver.sv(48) @ 50395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=176c7b61
# UVM_INFO dma_monitor.sv(33) @ 50395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 176c7b61 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 50395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 176c7b61 Mir: 176c7b61
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=d9090648
# UVM_INFO dma_monitor.sv(33) @ 50415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=d9090648 rdata = 176c7b61 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 50415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: d9090648 Mir: d9090648
# UVM_INFO dma_driver.sv(48) @ 50435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=d9090648
# UVM_INFO dma_monitor.sv(33) @ 50435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = d9090648 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 50435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:d9090648 Mir:d9090648 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 50435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x7e16f87b
# UVM_INFO dma_driver.sv(29) @ 50435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=7e16f87b
# UVM_INFO dma_monitor.sv(33) @ 50455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=7e16f87b rdata = d9090648 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 50455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 50455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 50455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x8e31f1f9
# UVM_INFO dma_driver.sv(29) @ 50455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=8e31f1f9
# UVM_INFO dma_monitor.sv(33) @ 50475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=8e31f1f9 rdata = d9090648 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 50475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 50475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=7bb1df66
# UVM_INFO dma_monitor.sv(33) @ 50495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=7bb1df66 rdata = d9090648 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 50495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 7bb1df66 Mir: 7bb1df66
# UVM_INFO dma_driver.sv(48) @ 50515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=7bb1df66
# UVM_INFO dma_monitor.sv(33) @ 50515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 7bb1df66 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 50515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 7bb1df66 Mir: 7bb1df66
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=b04a1b79
# UVM_INFO dma_monitor.sv(33) @ 50535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=b04a1b79 rdata = 7bb1df66 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 50535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 50555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 50555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 50555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 50555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1b9
# UVM_INFO dma_monitor.sv(33) @ 50575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1b9 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 50575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1b9 Mir: 1b9
# UVM_INFO dma_driver.sv(48) @ 50595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1b9
# UVM_INFO dma_monitor.sv(33) @ 50595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1b9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 50595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1b9 Mir:1b9 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 50595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x92540000
# UVM_INFO dma_driver.sv(29) @ 50595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=743b5197
# UVM_INFO dma_monitor.sv(33) @ 50615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=743b5197 rdata = 1b9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 50615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x743b5197
# UVM_INFO dma_reg_sequence.sv(215) @ 50615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x743b0000
# UVM_INFO dma_reg_sequence.sv(221) @ 50615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 50615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=ea521dc9
# UVM_INFO dma_monitor.sv(33) @ 50635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=ea521dc9 rdata = 1b9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 50635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=3812 io_mem=0 (wdata=0xea521dc9)
# UVM_INFO dma_reg_sequence.sv(257) @ 50635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1dc9 Mir: 1dc9
# UVM_INFO dma_driver.sv(48) @ 50655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1dc9
# UVM_INFO dma_monitor.sv(33) @ 50655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1dc9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 50655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=3812 io_mem=0 (rdata=0x1dc9)
# UVM_INFO dma_reg_sequence.sv(264) @ 50655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1dc9 Mir:1dc9 
# UVM_INFO dma_driver.sv(48) @ 50675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1dc8
# UVM_INFO dma_monitor.sv(33) @ 50675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1dc8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 50675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=3812 io_mem=0 (rdata=0x1dc8)
# UVM_INFO dma_reg_sequence.sv(271) @ 50675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1dc8 Mir:1dc8 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=195c15ec
# UVM_INFO dma_monitor.sv(33) @ 50695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=195c15ec rdata = 1dc8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 50695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 195c15ec Mir: 195c15ec
# UVM_INFO dma_driver.sv(48) @ 50715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=195c15ec
# UVM_INFO dma_monitor.sv(33) @ 50715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 195c15ec wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 50715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:195c15ec Mir:195c15ec 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=fa98f415
# UVM_INFO dma_monitor.sv(33) @ 50735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=fa98f415 rdata = 195c15ec wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 50735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: fa98f415 Mir: fa98f415
# UVM_INFO dma_driver.sv(48) @ 50755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=fa98f415
# UVM_INFO dma_monitor.sv(33) @ 50755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = fa98f415 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 50755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: fa98f415 Mir: fa98f415
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=20bfba7
# UVM_INFO dma_monitor.sv(33) @ 50775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=20bfba7 rdata = fa98f415 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 50775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 20bfba7 Mir: 20bfba7
# UVM_INFO dma_driver.sv(48) @ 50795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=20bfba7
# UVM_INFO dma_monitor.sv(33) @ 50795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 20bfba7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 50795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:20bfba7 Mir:20bfba7 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 50795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xd84cbad1
# UVM_INFO dma_driver.sv(29) @ 50795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=d84cbad1
# UVM_INFO dma_monitor.sv(33) @ 50815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=d84cbad1 rdata = 20bfba7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 50815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 50815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 50815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xf52cc836
# UVM_INFO dma_driver.sv(29) @ 50815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=f52cc836
# UVM_INFO dma_monitor.sv(33) @ 50835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=f52cc836 rdata = 20bfba7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 50835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 50835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=63036660
# UVM_INFO dma_monitor.sv(33) @ 50855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=63036660 rdata = 20bfba7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 50855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 63036660 Mir: 63036660
# UVM_INFO dma_driver.sv(48) @ 50875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=63036660
# UVM_INFO dma_monitor.sv(33) @ 50875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 63036660 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 50875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 63036660 Mir: 63036660
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=3e31b2d3
# UVM_INFO dma_monitor.sv(33) @ 50895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=3e31b2d3 rdata = 63036660 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 50895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 50915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 50915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 50915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 50915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=2f
# UVM_INFO dma_monitor.sv(33) @ 50935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=2f rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 50935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 2f Mir: 2f
# UVM_INFO dma_driver.sv(48) @ 50955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=2f
# UVM_INFO dma_monitor.sv(33) @ 50955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 2f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 50955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:2f Mir:2f 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 50955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x743b0000
# UVM_INFO dma_driver.sv(29) @ 50955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=591b25b3
# UVM_INFO dma_monitor.sv(33) @ 50975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=591b25b3 rdata = 2f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 50975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x591b25b3
# UVM_INFO dma_reg_sequence.sv(215) @ 50975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x591b0000
# UVM_INFO dma_reg_sequence.sv(221) @ 50975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 50975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 50975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=743ec6d9
# UVM_INFO dma_monitor.sv(33) @ 50995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=743ec6d9 rdata = 2f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 50995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=25452 io_mem=0 (wdata=0x743ec6d9)
# UVM_INFO dma_reg_sequence.sv(257) @ 50995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: c6d9 Mir: c6d9
# UVM_INFO dma_driver.sv(48) @ 51015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=c6d9
# UVM_INFO dma_monitor.sv(33) @ 51015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = c6d9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 51015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=25452 io_mem=0 (rdata=0xc6d9)
# UVM_INFO dma_reg_sequence.sv(264) @ 51015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:c6d9 Mir:c6d9 
# UVM_INFO dma_driver.sv(48) @ 51035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=c6d8
# UVM_INFO dma_monitor.sv(33) @ 51035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = c6d8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 51035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=25452 io_mem=0 (rdata=0xc6d8)
# UVM_INFO dma_reg_sequence.sv(271) @ 51035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:c6d8 Mir:c6d8 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=3b495fd
# UVM_INFO dma_monitor.sv(33) @ 51055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=3b495fd rdata = c6d8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 51055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 3b495fd Mir: 3b495fd
# UVM_INFO dma_driver.sv(48) @ 51075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=3b495fd
# UVM_INFO dma_monitor.sv(33) @ 51075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 3b495fd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 51075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:3b495fd Mir:3b495fd 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=46dc1548
# UVM_INFO dma_monitor.sv(33) @ 51095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=46dc1548 rdata = 3b495fd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 51095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 46dc1548 Mir: 46dc1548
# UVM_INFO dma_driver.sv(48) @ 51115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=46dc1548
# UVM_INFO dma_monitor.sv(33) @ 51115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 46dc1548 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 51115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 46dc1548 Mir: 46dc1548
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=b93cb803
# UVM_INFO dma_monitor.sv(33) @ 51135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=b93cb803 rdata = 46dc1548 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 51135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: b93cb803 Mir: b93cb803
# UVM_INFO dma_driver.sv(48) @ 51155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=b93cb803
# UVM_INFO dma_monitor.sv(33) @ 51155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = b93cb803 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 51155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:b93cb803 Mir:b93cb803 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 51155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x2fb14d07
# UVM_INFO dma_driver.sv(29) @ 51155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=2fb14d07
# UVM_INFO dma_monitor.sv(33) @ 51175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=2fb14d07 rdata = b93cb803 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 51175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 51175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 51175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x2359786d
# UVM_INFO dma_driver.sv(29) @ 51175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=2359786d
# UVM_INFO dma_monitor.sv(33) @ 51195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=2359786d rdata = b93cb803 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 51195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 51195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=f2a9e91f
# UVM_INFO dma_monitor.sv(33) @ 51215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=f2a9e91f rdata = b93cb803 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 51215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: f2a9e91f Mir: f2a9e91f
# UVM_INFO dma_driver.sv(48) @ 51235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=f2a9e91f
# UVM_INFO dma_monitor.sv(33) @ 51235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = f2a9e91f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 51235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: f2a9e91f Mir: f2a9e91f
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=eb009bd4
# UVM_INFO dma_monitor.sv(33) @ 51255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=eb009bd4 rdata = f2a9e91f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 51255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 51275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 51275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 51275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 51275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=fd
# UVM_INFO dma_monitor.sv(33) @ 51295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=fd rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 51295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: fd Mir: fd
# UVM_INFO dma_driver.sv(48) @ 51315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=fd
# UVM_INFO dma_monitor.sv(33) @ 51315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = fd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 51315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:fd Mir:fd 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 51315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x591b0000
# UVM_INFO dma_driver.sv(29) @ 51315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=6a91f464
# UVM_INFO dma_monitor.sv(33) @ 51335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=6a91f464 rdata = fd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 51335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x6a91f464
# UVM_INFO dma_reg_sequence.sv(215) @ 51335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x6a910000
# UVM_INFO dma_reg_sequence.sv(221) @ 51335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 51335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=15a25006
# UVM_INFO dma_monitor.sv(33) @ 51355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=15a25006 rdata = fd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 51355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=10243 io_mem=0 (wdata=0x15a25006)
# UVM_INFO dma_reg_sequence.sv(257) @ 51355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 5006 Mir: 5006
# UVM_INFO dma_driver.sv(48) @ 51375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=5006
# UVM_INFO dma_monitor.sv(33) @ 51375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 5006 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 51375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=10243 io_mem=0 (rdata=0x5006)
# UVM_INFO dma_reg_sequence.sv(264) @ 51375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:5006 Mir:5006 
# UVM_INFO dma_driver.sv(48) @ 51395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=5006
# UVM_INFO dma_monitor.sv(33) @ 51395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 5006 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 51395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=10243 io_mem=0 (rdata=0x5006)
# UVM_INFO dma_reg_sequence.sv(271) @ 51395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:5006 Mir:5006 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=58ab79ff
# UVM_INFO dma_monitor.sv(33) @ 51415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=58ab79ff rdata = 5006 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 51415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 58ab79ff Mir: 58ab79ff
# UVM_INFO dma_driver.sv(48) @ 51435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=58ab79ff
# UVM_INFO dma_monitor.sv(33) @ 51435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 58ab79ff wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 51435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:58ab79ff Mir:58ab79ff 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=b7728c51
# UVM_INFO dma_monitor.sv(33) @ 51455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=b7728c51 rdata = 58ab79ff wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 51455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: b7728c51 Mir: b7728c51
# UVM_INFO dma_driver.sv(48) @ 51475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=b7728c51
# UVM_INFO dma_monitor.sv(33) @ 51475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = b7728c51 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 51475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: b7728c51 Mir: b7728c51
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=4b6d5f60
# UVM_INFO dma_monitor.sv(33) @ 51495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=4b6d5f60 rdata = b7728c51 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 51495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 4b6d5f60 Mir: 4b6d5f60
# UVM_INFO dma_driver.sv(48) @ 51515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=4b6d5f60
# UVM_INFO dma_monitor.sv(33) @ 51515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 4b6d5f60 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 51515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:4b6d5f60 Mir:4b6d5f60 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 51515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x8492c5f1
# UVM_INFO dma_driver.sv(29) @ 51515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=8492c5f1
# UVM_INFO dma_monitor.sv(33) @ 51535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=8492c5f1 rdata = 4b6d5f60 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 51535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 51535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 51535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x608c5903
# UVM_INFO dma_driver.sv(29) @ 51535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=608c5903
# UVM_INFO dma_monitor.sv(33) @ 51555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=608c5903 rdata = 4b6d5f60 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 51555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 51555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=47debfb7
# UVM_INFO dma_monitor.sv(33) @ 51575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=47debfb7 rdata = 4b6d5f60 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 51575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 47debfb7 Mir: 47debfb7
# UVM_INFO dma_driver.sv(48) @ 51595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=47debfb7
# UVM_INFO dma_monitor.sv(33) @ 51595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 47debfb7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 51595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 47debfb7 Mir: 47debfb7
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=cd73b494
# UVM_INFO dma_monitor.sv(33) @ 51615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=cd73b494 rdata = 47debfb7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 51615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 51635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 51635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 51635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 51635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=a0
# UVM_INFO dma_monitor.sv(33) @ 51655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=a0 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 51655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: a0 Mir: a0
# UVM_INFO dma_driver.sv(48) @ 51675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=a0
# UVM_INFO dma_monitor.sv(33) @ 51675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = a0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 51675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:a0 Mir:a0 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 51675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x6a910000
# UVM_INFO dma_driver.sv(29) @ 51675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=396b3f43
# UVM_INFO dma_monitor.sv(33) @ 51695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=396b3f43 rdata = a0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 51695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x396b3f43
# UVM_INFO dma_reg_sequence.sv(215) @ 51695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x396b0000
# UVM_INFO dma_reg_sequence.sv(221) @ 51695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 51695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=ec5b9c8d
# UVM_INFO dma_monitor.sv(33) @ 51715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=ec5b9c8d rdata = a0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 51715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=20038 io_mem=1 (wdata=0xec5b9c8d)
# UVM_INFO dma_reg_sequence.sv(257) @ 51715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 19c8d Mir: 19c8d
# UVM_INFO dma_driver.sv(48) @ 51735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=19c8d
# UVM_INFO dma_monitor.sv(33) @ 51735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 19c8d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 51735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=20038 io_mem=1 (rdata=0x19c8d)
# UVM_INFO dma_reg_sequence.sv(264) @ 51735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:19c8d Mir:19c8d 
# UVM_INFO dma_driver.sv(48) @ 51755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=19c8c
# UVM_INFO dma_monitor.sv(33) @ 51755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 19c8c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 51755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=20038 io_mem=1 (rdata=0x19c8c)
# UVM_INFO dma_reg_sequence.sv(271) @ 51755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:19c8c Mir:19c8c 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=a9e58f15
# UVM_INFO dma_monitor.sv(33) @ 51775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=a9e58f15 rdata = 19c8c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 51775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: a9e58f15 Mir: a9e58f15
# UVM_INFO dma_driver.sv(48) @ 51795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=a9e58f15
# UVM_INFO dma_monitor.sv(33) @ 51795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = a9e58f15 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 51795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:a9e58f15 Mir:a9e58f15 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=dc0cead
# UVM_INFO dma_monitor.sv(33) @ 51815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=dc0cead rdata = a9e58f15 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 51815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: dc0cead Mir: dc0cead
# UVM_INFO dma_driver.sv(48) @ 51835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=dc0cead
# UVM_INFO dma_monitor.sv(33) @ 51835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = dc0cead wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 51835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: dc0cead Mir: dc0cead
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=a86d4dfc
# UVM_INFO dma_monitor.sv(33) @ 51855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=a86d4dfc rdata = dc0cead wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 51855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: a86d4dfc Mir: a86d4dfc
# UVM_INFO dma_driver.sv(48) @ 51875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=a86d4dfc
# UVM_INFO dma_monitor.sv(33) @ 51875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = a86d4dfc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 51875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:a86d4dfc Mir:a86d4dfc 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 51875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x877d0e5a
# UVM_INFO dma_driver.sv(29) @ 51875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=877d0e5a
# UVM_INFO dma_monitor.sv(33) @ 51895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=877d0e5a rdata = a86d4dfc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 51895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 51895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 51895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x805dfa70
# UVM_INFO dma_driver.sv(29) @ 51895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=805dfa70
# UVM_INFO dma_monitor.sv(33) @ 51915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=805dfa70 rdata = a86d4dfc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 51915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 51915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=12da65d0
# UVM_INFO dma_monitor.sv(33) @ 51935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=12da65d0 rdata = a86d4dfc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 51935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 12da65d0 Mir: 12da65d0
# UVM_INFO dma_driver.sv(48) @ 51955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=12da65d0
# UVM_INFO dma_monitor.sv(33) @ 51955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 12da65d0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 51955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 12da65d0 Mir: 12da65d0
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=3975ac0d
# UVM_INFO dma_monitor.sv(33) @ 51975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=3975ac0d rdata = 12da65d0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 51975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 51995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 51995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 51995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 51995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 51995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=f8
# UVM_INFO dma_monitor.sv(33) @ 52015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=f8 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 52015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: f8 Mir: f8
# UVM_INFO dma_driver.sv(48) @ 52035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=f8
# UVM_INFO dma_monitor.sv(33) @ 52035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = f8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 52035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:f8 Mir:f8 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 52035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x396b0000
# UVM_INFO dma_driver.sv(29) @ 52035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=b33ba532
# UVM_INFO dma_monitor.sv(33) @ 52055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=b33ba532 rdata = f8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 52055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xb33ba532
# UVM_INFO dma_reg_sequence.sv(215) @ 52055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xb33b0000
# UVM_INFO dma_reg_sequence.sv(221) @ 52055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 52055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=c90ee6
# UVM_INFO dma_monitor.sv(33) @ 52075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=c90ee6 rdata = f8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 52075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=1907 io_mem=1 (wdata=0xc90ee6)
# UVM_INFO dma_reg_sequence.sv(257) @ 52075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 10ee6 Mir: 10ee6
# UVM_INFO dma_driver.sv(48) @ 52095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=10ee6
# UVM_INFO dma_monitor.sv(33) @ 52095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 10ee6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 52095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=1907 io_mem=1 (rdata=0x10ee6)
# UVM_INFO dma_reg_sequence.sv(264) @ 52095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:10ee6 Mir:10ee6 
# UVM_INFO dma_driver.sv(48) @ 52115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=10ee6
# UVM_INFO dma_monitor.sv(33) @ 52115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 10ee6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 52115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=1907 io_mem=1 (rdata=0x10ee6)
# UVM_INFO dma_reg_sequence.sv(271) @ 52115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:10ee6 Mir:10ee6 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=9976d37f
# UVM_INFO dma_monitor.sv(33) @ 52135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=9976d37f rdata = 10ee6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 52135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 9976d37f Mir: 9976d37f
# UVM_INFO dma_driver.sv(48) @ 52155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=9976d37f
# UVM_INFO dma_monitor.sv(33) @ 52155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 9976d37f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 52155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:9976d37f Mir:9976d37f 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=53cc09aa
# UVM_INFO dma_monitor.sv(33) @ 52175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=53cc09aa rdata = 9976d37f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 52175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 53cc09aa Mir: 53cc09aa
# UVM_INFO dma_driver.sv(48) @ 52195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=53cc09aa
# UVM_INFO dma_monitor.sv(33) @ 52195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 53cc09aa wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 52195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 53cc09aa Mir: 53cc09aa
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=fedc29f8
# UVM_INFO dma_monitor.sv(33) @ 52215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=fedc29f8 rdata = 53cc09aa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 52215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: fedc29f8 Mir: fedc29f8
# UVM_INFO dma_driver.sv(48) @ 52235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=fedc29f8
# UVM_INFO dma_monitor.sv(33) @ 52235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = fedc29f8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 52235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:fedc29f8 Mir:fedc29f8 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 52235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xe9ac2b26
# UVM_INFO dma_driver.sv(29) @ 52235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=e9ac2b26
# UVM_INFO dma_monitor.sv(33) @ 52255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=e9ac2b26 rdata = fedc29f8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 52255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 52255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 52255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x23f7170d
# UVM_INFO dma_driver.sv(29) @ 52255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=23f7170d
# UVM_INFO dma_monitor.sv(33) @ 52275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=23f7170d rdata = fedc29f8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 52275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 52275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=b0e66016
# UVM_INFO dma_monitor.sv(33) @ 52295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=b0e66016 rdata = fedc29f8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 52295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: b0e66016 Mir: b0e66016
# UVM_INFO dma_driver.sv(48) @ 52315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=b0e66016
# UVM_INFO dma_monitor.sv(33) @ 52315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = b0e66016 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 52315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: b0e66016 Mir: b0e66016
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=cd51e630
# UVM_INFO dma_monitor.sv(33) @ 52335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=cd51e630 rdata = b0e66016 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 52335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 52355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 52355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 52355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 52355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=11d
# UVM_INFO dma_monitor.sv(33) @ 52375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=11d rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 52375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 11d Mir: 11d
# UVM_INFO dma_driver.sv(48) @ 52395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=11d
# UVM_INFO dma_monitor.sv(33) @ 52395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 11d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 52395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:11d Mir:11d 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 52395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xb33b0000
# UVM_INFO dma_driver.sv(29) @ 52395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=f02a7a4d
# UVM_INFO dma_monitor.sv(33) @ 52415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=f02a7a4d rdata = 11d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 52415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xf02a7a4d
# UVM_INFO dma_reg_sequence.sv(215) @ 52415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xf02a0000
# UVM_INFO dma_reg_sequence.sv(221) @ 52415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 52415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=bfb1b4f8
# UVM_INFO dma_monitor.sv(33) @ 52435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=bfb1b4f8 rdata = 11d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 52435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=23164 io_mem=1 (wdata=0xbfb1b4f8)
# UVM_INFO dma_reg_sequence.sv(257) @ 52435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1b4f8 Mir: 1b4f8
# UVM_INFO dma_driver.sv(48) @ 52455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1b4f8
# UVM_INFO dma_monitor.sv(33) @ 52455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1b4f8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 52455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=23164 io_mem=1 (rdata=0x1b4f8)
# UVM_INFO dma_reg_sequence.sv(264) @ 52455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1b4f8 Mir:1b4f8 
# UVM_INFO dma_driver.sv(48) @ 52475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1b4f8
# UVM_INFO dma_monitor.sv(33) @ 52475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1b4f8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 52475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=23164 io_mem=1 (rdata=0x1b4f8)
# UVM_INFO dma_reg_sequence.sv(271) @ 52475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1b4f8 Mir:1b4f8 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=87bd08ac
# UVM_INFO dma_monitor.sv(33) @ 52495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=87bd08ac rdata = 1b4f8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 52495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 87bd08ac Mir: 87bd08ac
# UVM_INFO dma_driver.sv(48) @ 52515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=87bd08ac
# UVM_INFO dma_monitor.sv(33) @ 52515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 87bd08ac wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 52515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:87bd08ac Mir:87bd08ac 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=5e2df0a8
# UVM_INFO dma_monitor.sv(33) @ 52535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=5e2df0a8 rdata = 87bd08ac wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 52535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 5e2df0a8 Mir: 5e2df0a8
# UVM_INFO dma_driver.sv(48) @ 52555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=5e2df0a8
# UVM_INFO dma_monitor.sv(33) @ 52555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 5e2df0a8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 52555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 5e2df0a8 Mir: 5e2df0a8
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=a703edc1
# UVM_INFO dma_monitor.sv(33) @ 52575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=a703edc1 rdata = 5e2df0a8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 52575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: a703edc1 Mir: a703edc1
# UVM_INFO dma_driver.sv(48) @ 52595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=a703edc1
# UVM_INFO dma_monitor.sv(33) @ 52595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = a703edc1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 52595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:a703edc1 Mir:a703edc1 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 52595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x9da54c0d
# UVM_INFO dma_driver.sv(29) @ 52595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=9da54c0d
# UVM_INFO dma_monitor.sv(33) @ 52615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=9da54c0d rdata = a703edc1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 52615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 52615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 52615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x45f1637a
# UVM_INFO dma_driver.sv(29) @ 52615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=45f1637a
# UVM_INFO dma_monitor.sv(33) @ 52635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=45f1637a rdata = a703edc1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 52635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 52635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=461cae4d
# UVM_INFO dma_monitor.sv(33) @ 52655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=461cae4d rdata = a703edc1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 52655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 461cae4d Mir: 461cae4d
# UVM_INFO dma_driver.sv(48) @ 52675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=461cae4d
# UVM_INFO dma_monitor.sv(33) @ 52675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 461cae4d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 52675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 461cae4d Mir: 461cae4d
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=b1aeb7e2
# UVM_INFO dma_monitor.sv(33) @ 52695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=b1aeb7e2 rdata = 461cae4d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 52695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 52715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 52715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 52715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 52715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=0
# UVM_INFO dma_monitor.sv(33) @ 52735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 52735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 52755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 52755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 52755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:0 Mir:0 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 52755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xf02a0000
# UVM_INFO dma_driver.sv(29) @ 52755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=4346600
# UVM_INFO dma_monitor.sv(33) @ 52775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=4346600 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 52775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x4346600
# UVM_INFO dma_reg_sequence.sv(215) @ 52775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x4340000
# UVM_INFO dma_reg_sequence.sv(221) @ 52775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 52775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=e4b78e6
# UVM_INFO dma_monitor.sv(33) @ 52795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=e4b78e6 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 52795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=15475 io_mem=1 (wdata=0xe4b78e6)
# UVM_INFO dma_reg_sequence.sv(257) @ 52795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 178e6 Mir: 178e6
# UVM_INFO dma_driver.sv(48) @ 52815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=178e6
# UVM_INFO dma_monitor.sv(33) @ 52815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 178e6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 52815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=15475 io_mem=1 (rdata=0x178e6)
# UVM_INFO dma_reg_sequence.sv(264) @ 52815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:178e6 Mir:178e6 
# UVM_INFO dma_driver.sv(48) @ 52835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=178e6
# UVM_INFO dma_monitor.sv(33) @ 52835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 178e6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 52835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=15475 io_mem=1 (rdata=0x178e6)
# UVM_INFO dma_reg_sequence.sv(271) @ 52835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:178e6 Mir:178e6 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=c027ca00
# UVM_INFO dma_monitor.sv(33) @ 52855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=c027ca00 rdata = 178e6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 52855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: c027ca00 Mir: c027ca00
# UVM_INFO dma_driver.sv(48) @ 52875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=c027ca00
# UVM_INFO dma_monitor.sv(33) @ 52875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = c027ca00 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 52875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:c027ca00 Mir:c027ca00 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=78ca074
# UVM_INFO dma_monitor.sv(33) @ 52895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=78ca074 rdata = c027ca00 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 52895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 78ca074 Mir: 78ca074
# UVM_INFO dma_driver.sv(48) @ 52915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=78ca074
# UVM_INFO dma_monitor.sv(33) @ 52915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 78ca074 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 52915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 78ca074 Mir: 78ca074
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=4b7b0d94
# UVM_INFO dma_monitor.sv(33) @ 52935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=4b7b0d94 rdata = 78ca074 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 52935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 4b7b0d94 Mir: 4b7b0d94
# UVM_INFO dma_driver.sv(48) @ 52955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=4b7b0d94
# UVM_INFO dma_monitor.sv(33) @ 52955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 4b7b0d94 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 52955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:4b7b0d94 Mir:4b7b0d94 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 52955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x41d31295
# UVM_INFO dma_driver.sv(29) @ 52955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=41d31295
# UVM_INFO dma_monitor.sv(33) @ 52975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=41d31295 rdata = 4b7b0d94 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 52975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x7b11
# UVM_INFO dma_reg_sequence.sv(395) @ 52975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 52975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x1ec7fdf5
# UVM_INFO dma_driver.sv(29) @ 52975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=1ec7fdf5
# UVM_INFO dma_monitor.sv(33) @ 52995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=1ec7fdf5 rdata = 4b7b0d94 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 52995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x7e
# UVM_INFO dma_reg_sequence.sv(423) @ 52995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 52995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=576870b8
# UVM_INFO dma_monitor.sv(33) @ 53015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=576870b8 rdata = 4b7b0d94 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 53015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 576870b8 Mir: 576870b8
# UVM_INFO dma_driver.sv(48) @ 53035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=576870b8
# UVM_INFO dma_monitor.sv(33) @ 53035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 576870b8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 53035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 576870b8 Mir: 576870b8
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=67dd8b73
# UVM_INFO dma_monitor.sv(33) @ 53055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=67dd8b73 rdata = 576870b8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 53055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 53075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 53075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 53075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 53075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=14b
# UVM_INFO dma_monitor.sv(33) @ 53095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=14b rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 53095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 14b Mir: 14b
# UVM_INFO dma_driver.sv(48) @ 53115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=14b
# UVM_INFO dma_monitor.sv(33) @ 53115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 14b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 53115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:14b Mir:14b 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 53115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x4340000
# UVM_INFO dma_driver.sv(29) @ 53115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=2de8e0b1
# UVM_INFO dma_monitor.sv(33) @ 53135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=2de8e0b1 rdata = 14b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 53135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x2de8e0b1
# UVM_INFO dma_reg_sequence.sv(215) @ 53135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x2de80000
# UVM_INFO dma_reg_sequence.sv(221) @ 53135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 53135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=cdcacff6
# UVM_INFO dma_monitor.sv(33) @ 53155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=cdcacff6 rdata = 14b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 53155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=26619 io_mem=0 (wdata=0xcdcacff6)
# UVM_INFO dma_reg_sequence.sv(257) @ 53155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: cff6 Mir: cff6
# UVM_INFO dma_driver.sv(48) @ 53175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=cff6
# UVM_INFO dma_monitor.sv(33) @ 53175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = cff6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 53175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=26619 io_mem=0 (rdata=0xcff6)
# UVM_INFO dma_reg_sequence.sv(264) @ 53175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:cff6 Mir:cff6 
# UVM_INFO dma_driver.sv(48) @ 53195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=cff6
# UVM_INFO dma_monitor.sv(33) @ 53195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = cff6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 53195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=26619 io_mem=0 (rdata=0xcff6)
# UVM_INFO dma_reg_sequence.sv(271) @ 53195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:cff6 Mir:cff6 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=19657d30
# UVM_INFO dma_monitor.sv(33) @ 53215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=19657d30 rdata = cff6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 53215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 19657d30 Mir: 19657d30
# UVM_INFO dma_driver.sv(48) @ 53235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=19657d30
# UVM_INFO dma_monitor.sv(33) @ 53235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 19657d30 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 53235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:19657d30 Mir:19657d30 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=3ebd64a3
# UVM_INFO dma_monitor.sv(33) @ 53255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=3ebd64a3 rdata = 19657d30 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 53255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 3ebd64a3 Mir: 3ebd64a3
# UVM_INFO dma_driver.sv(48) @ 53275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=3ebd64a3
# UVM_INFO dma_monitor.sv(33) @ 53275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 3ebd64a3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 53275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 3ebd64a3 Mir: 3ebd64a3
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=6fccdbc8
# UVM_INFO dma_monitor.sv(33) @ 53295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=6fccdbc8 rdata = 3ebd64a3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 53295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 6fccdbc8 Mir: 6fccdbc8
# UVM_INFO dma_driver.sv(48) @ 53315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=6fccdbc8
# UVM_INFO dma_monitor.sv(33) @ 53315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 6fccdbc8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 53315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:6fccdbc8 Mir:6fccdbc8 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 53315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x4b1fa1be
# UVM_INFO dma_driver.sv(29) @ 53315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=4b1fa1be
# UVM_INFO dma_monitor.sv(33) @ 53335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=4b1fa1be rdata = 6fccdbc8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 53335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x9f11
# UVM_INFO dma_reg_sequence.sv(395) @ 53335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 53335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xd42c0ce1
# UVM_INFO dma_driver.sv(29) @ 53335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=d42c0ce1
# UVM_INFO dma_monitor.sv(33) @ 53355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=d42c0ce1 rdata = 6fccdbc8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 53355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0xa2
# UVM_INFO dma_reg_sequence.sv(423) @ 53355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=cd5b0ddd
# UVM_INFO dma_monitor.sv(33) @ 53375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=cd5b0ddd rdata = 6fccdbc8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 53375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: cd5b0ddd Mir: cd5b0ddd
# UVM_INFO dma_driver.sv(48) @ 53395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=cd5b0ddd
# UVM_INFO dma_monitor.sv(33) @ 53395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = cd5b0ddd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 53395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: cd5b0ddd Mir: cd5b0ddd
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=84b4de0f
# UVM_INFO dma_monitor.sv(33) @ 53415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=84b4de0f rdata = cd5b0ddd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 53415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 53435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 53435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 53435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 53435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=61
# UVM_INFO dma_monitor.sv(33) @ 53455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=61 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 53455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 61 Mir: 61
# UVM_INFO dma_driver.sv(48) @ 53475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=61
# UVM_INFO dma_monitor.sv(33) @ 53475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 61 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 53475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:61 Mir:61 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 53475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x2de80000
# UVM_INFO dma_driver.sv(29) @ 53475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=5a70d988
# UVM_INFO dma_monitor.sv(33) @ 53495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=5a70d988 rdata = 61 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 53495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x5a70d988
# UVM_INFO dma_reg_sequence.sv(215) @ 53495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x5a700000
# UVM_INFO dma_reg_sequence.sv(221) @ 53495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 53495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=d5a924d1
# UVM_INFO dma_monitor.sv(33) @ 53515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=d5a924d1 rdata = 61 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 53515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=4712 io_mem=1 (wdata=0xd5a924d1)
# UVM_INFO dma_reg_sequence.sv(257) @ 53515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 124d1 Mir: 124d1
# UVM_INFO dma_driver.sv(48) @ 53535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=124d1
# UVM_INFO dma_monitor.sv(33) @ 53535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 124d1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 53535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=4712 io_mem=1 (rdata=0x124d1)
# UVM_INFO dma_reg_sequence.sv(264) @ 53535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:124d1 Mir:124d1 
# UVM_INFO dma_driver.sv(48) @ 53555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=124d0
# UVM_INFO dma_monitor.sv(33) @ 53555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 124d0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 53555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=4712 io_mem=1 (rdata=0x124d0)
# UVM_INFO dma_reg_sequence.sv(271) @ 53555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:124d0 Mir:124d0 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=23fe495c
# UVM_INFO dma_monitor.sv(33) @ 53575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=23fe495c rdata = 124d0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 53575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 23fe495c Mir: 23fe495c
# UVM_INFO dma_driver.sv(48) @ 53595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=23fe495c
# UVM_INFO dma_monitor.sv(33) @ 53595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 23fe495c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 53595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:23fe495c Mir:23fe495c 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=9ae07ca6
# UVM_INFO dma_monitor.sv(33) @ 53615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=9ae07ca6 rdata = 23fe495c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 53615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 9ae07ca6 Mir: 9ae07ca6
# UVM_INFO dma_driver.sv(48) @ 53635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=9ae07ca6
# UVM_INFO dma_monitor.sv(33) @ 53635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 9ae07ca6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 53635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 9ae07ca6 Mir: 9ae07ca6
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=d1c91324
# UVM_INFO dma_monitor.sv(33) @ 53655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=d1c91324 rdata = 9ae07ca6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 53655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: d1c91324 Mir: d1c91324
# UVM_INFO dma_driver.sv(48) @ 53675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=d1c91324
# UVM_INFO dma_monitor.sv(33) @ 53675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = d1c91324 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 53675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:d1c91324 Mir:d1c91324 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 53675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x5d9ecf9f
# UVM_INFO dma_driver.sv(29) @ 53675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=5d9ecf9f
# UVM_INFO dma_monitor.sv(33) @ 53695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=5d9ecf9f rdata = d1c91324 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 53695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 53695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 53695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x15ffda2f
# UVM_INFO dma_driver.sv(29) @ 53695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=15ffda2f
# UVM_INFO dma_monitor.sv(33) @ 53715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=15ffda2f rdata = d1c91324 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 53715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 53715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=26b78afd
# UVM_INFO dma_monitor.sv(33) @ 53735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=26b78afd rdata = d1c91324 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 53735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 26b78afd Mir: 26b78afd
# UVM_INFO dma_driver.sv(48) @ 53755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=26b78afd
# UVM_INFO dma_monitor.sv(33) @ 53755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 26b78afd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 53755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 26b78afd Mir: 26b78afd
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=801e9039
# UVM_INFO dma_monitor.sv(33) @ 53775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=801e9039 rdata = 26b78afd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 53775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 53795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 53795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 53795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 53795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=75
# UVM_INFO dma_monitor.sv(33) @ 53815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=75 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 53815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 75 Mir: 75
# UVM_INFO dma_driver.sv(48) @ 53835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=75
# UVM_INFO dma_monitor.sv(33) @ 53835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 75 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 53835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:75 Mir:75 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 53835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x5a700000
# UVM_INFO dma_driver.sv(29) @ 53835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=dbd03b2a
# UVM_INFO dma_monitor.sv(33) @ 53855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=dbd03b2a rdata = 75 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 53855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xdbd03b2a
# UVM_INFO dma_reg_sequence.sv(215) @ 53855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xdbd00000
# UVM_INFO dma_reg_sequence.sv(221) @ 53855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 53855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=4a9c3479
# UVM_INFO dma_monitor.sv(33) @ 53875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=4a9c3479 rdata = 75 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 53875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=6716 io_mem=0 (wdata=0x4a9c3479)
# UVM_INFO dma_reg_sequence.sv(257) @ 53875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 3479 Mir: 3479
# UVM_INFO dma_driver.sv(48) @ 53895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=3479
# UVM_INFO dma_monitor.sv(33) @ 53895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 3479 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 53895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=6716 io_mem=0 (rdata=0x3479)
# UVM_INFO dma_reg_sequence.sv(264) @ 53895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:3479 Mir:3479 
# UVM_INFO dma_driver.sv(48) @ 53915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=3478
# UVM_INFO dma_monitor.sv(33) @ 53915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 3478 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 53915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=6716 io_mem=0 (rdata=0x3478)
# UVM_INFO dma_reg_sequence.sv(271) @ 53915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:3478 Mir:3478 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=37d6e60f
# UVM_INFO dma_monitor.sv(33) @ 53935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=37d6e60f rdata = 3478 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 53935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 37d6e60f Mir: 37d6e60f
# UVM_INFO dma_driver.sv(48) @ 53955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=37d6e60f
# UVM_INFO dma_monitor.sv(33) @ 53955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 37d6e60f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 53955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:37d6e60f Mir:37d6e60f 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=c354a349
# UVM_INFO dma_monitor.sv(33) @ 53975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=c354a349 rdata = 37d6e60f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 53975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: c354a349 Mir: c354a349
# UVM_INFO dma_driver.sv(48) @ 53995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=c354a349
# UVM_INFO dma_monitor.sv(33) @ 53995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = c354a349 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 53995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: c354a349 Mir: c354a349
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 53995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=2c642284
# UVM_INFO dma_monitor.sv(33) @ 54015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=2c642284 rdata = c354a349 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 54015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 2c642284 Mir: 2c642284
# UVM_INFO dma_driver.sv(48) @ 54035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=2c642284
# UVM_INFO dma_monitor.sv(33) @ 54035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 2c642284 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 54035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:2c642284 Mir:2c642284 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 54035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x9e4c1123
# UVM_INFO dma_driver.sv(29) @ 54035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=9e4c1123
# UVM_INFO dma_monitor.sv(33) @ 54055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=9e4c1123 rdata = 2c642284 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 54055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 54055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 54055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xf20934b8
# UVM_INFO dma_driver.sv(29) @ 54055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=f20934b8
# UVM_INFO dma_monitor.sv(33) @ 54075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=f20934b8 rdata = 2c642284 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 54075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 54075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=b4c23757
# UVM_INFO dma_monitor.sv(33) @ 54095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=b4c23757 rdata = 2c642284 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 54095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: b4c23757 Mir: b4c23757
# UVM_INFO dma_driver.sv(48) @ 54115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=b4c23757
# UVM_INFO dma_monitor.sv(33) @ 54115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = b4c23757 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 54115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: b4c23757 Mir: b4c23757
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=ca2a652b
# UVM_INFO dma_monitor.sv(33) @ 54135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=ca2a652b rdata = b4c23757 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 54135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 54155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 54155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 54155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 54155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=6d
# UVM_INFO dma_monitor.sv(33) @ 54175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=6d rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 54175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 6d Mir: 6d
# UVM_INFO dma_driver.sv(48) @ 54195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=6d
# UVM_INFO dma_monitor.sv(33) @ 54195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 6d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 54195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:6d Mir:6d 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 54195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xdbd00000
# UVM_INFO dma_driver.sv(29) @ 54195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=8691153f
# UVM_INFO dma_monitor.sv(33) @ 54215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=8691153f rdata = 6d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 54215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x8691153f
# UVM_INFO dma_reg_sequence.sv(215) @ 54215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x86910000
# UVM_INFO dma_reg_sequence.sv(221) @ 54215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 54215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=185c4790
# UVM_INFO dma_monitor.sv(33) @ 54235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=185c4790 rdata = 6d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 54235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=9160 io_mem=0 (wdata=0x185c4790)
# UVM_INFO dma_reg_sequence.sv(257) @ 54235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 4790 Mir: 4790
# UVM_INFO dma_driver.sv(48) @ 54255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=4790
# UVM_INFO dma_monitor.sv(33) @ 54255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 4790 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 54255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=9160 io_mem=0 (rdata=0x4790)
# UVM_INFO dma_reg_sequence.sv(264) @ 54255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:4790 Mir:4790 
# UVM_INFO dma_driver.sv(48) @ 54275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=4790
# UVM_INFO dma_monitor.sv(33) @ 54275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 4790 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 54275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=9160 io_mem=0 (rdata=0x4790)
# UVM_INFO dma_reg_sequence.sv(271) @ 54275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:4790 Mir:4790 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=1b66a9f2
# UVM_INFO dma_monitor.sv(33) @ 54295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=1b66a9f2 rdata = 4790 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 54295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 1b66a9f2 Mir: 1b66a9f2
# UVM_INFO dma_driver.sv(48) @ 54315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=1b66a9f2
# UVM_INFO dma_monitor.sv(33) @ 54315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 1b66a9f2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 54315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:1b66a9f2 Mir:1b66a9f2 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=37a05271
# UVM_INFO dma_monitor.sv(33) @ 54335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=37a05271 rdata = 1b66a9f2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 54335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 37a05271 Mir: 37a05271
# UVM_INFO dma_driver.sv(48) @ 54355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=37a05271
# UVM_INFO dma_monitor.sv(33) @ 54355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 37a05271 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 54355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 37a05271 Mir: 37a05271
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=1457d7ac
# UVM_INFO dma_monitor.sv(33) @ 54375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=1457d7ac rdata = 37a05271 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 54375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 1457d7ac Mir: 1457d7ac
# UVM_INFO dma_driver.sv(48) @ 54395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=1457d7ac
# UVM_INFO dma_monitor.sv(33) @ 54395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 1457d7ac wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 54395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:1457d7ac Mir:1457d7ac 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 54395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x5c50190d
# UVM_INFO dma_driver.sv(29) @ 54395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=5c50190d
# UVM_INFO dma_monitor.sv(33) @ 54415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=5c50190d rdata = 1457d7ac wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 54415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 54415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 54415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x2d2fe90a
# UVM_INFO dma_driver.sv(29) @ 54415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=2d2fe90a
# UVM_INFO dma_monitor.sv(33) @ 54435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=2d2fe90a rdata = 1457d7ac wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 54435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 54435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=b107ec30
# UVM_INFO dma_monitor.sv(33) @ 54455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=b107ec30 rdata = 1457d7ac wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 54455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: b107ec30 Mir: b107ec30
# UVM_INFO dma_driver.sv(48) @ 54475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=b107ec30
# UVM_INFO dma_monitor.sv(33) @ 54475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = b107ec30 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 54475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: b107ec30 Mir: b107ec30
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=2447f8c
# UVM_INFO dma_monitor.sv(33) @ 54495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=2447f8c rdata = b107ec30 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 54495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 54515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 54515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 54515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 54515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=2d
# UVM_INFO dma_monitor.sv(33) @ 54535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=2d rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 54535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 2d Mir: 2d
# UVM_INFO dma_driver.sv(48) @ 54555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=2d
# UVM_INFO dma_monitor.sv(33) @ 54555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 2d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 54555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:2d Mir:2d 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 54555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x86910000
# UVM_INFO dma_driver.sv(29) @ 54555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=b8547f7a
# UVM_INFO dma_monitor.sv(33) @ 54575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=b8547f7a rdata = 2d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 54575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xb8547f7a
# UVM_INFO dma_reg_sequence.sv(215) @ 54575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xb8540000
# UVM_INFO dma_reg_sequence.sv(221) @ 54575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 54575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=5cf40ff
# UVM_INFO dma_monitor.sv(33) @ 54595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=5cf40ff rdata = 2d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 54595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=8319 io_mem=1 (wdata=0x5cf40ff)
# UVM_INFO dma_reg_sequence.sv(257) @ 54595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 140ff Mir: 140ff
# UVM_INFO dma_driver.sv(48) @ 54615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=140ff
# UVM_INFO dma_monitor.sv(33) @ 54615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 140ff wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 54615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=8319 io_mem=1 (rdata=0x140ff)
# UVM_INFO dma_reg_sequence.sv(264) @ 54615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:140ff Mir:140ff 
# UVM_INFO dma_driver.sv(48) @ 54635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=140fe
# UVM_INFO dma_monitor.sv(33) @ 54635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 140fe wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 54635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=8319 io_mem=1 (rdata=0x140fe)
# UVM_INFO dma_reg_sequence.sv(271) @ 54635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:140fe Mir:140fe 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=68f9eaed
# UVM_INFO dma_monitor.sv(33) @ 54655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=68f9eaed rdata = 140fe wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 54655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 68f9eaed Mir: 68f9eaed
# UVM_INFO dma_driver.sv(48) @ 54675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=68f9eaed
# UVM_INFO dma_monitor.sv(33) @ 54675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 68f9eaed wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 54675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:68f9eaed Mir:68f9eaed 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=4be4a2b7
# UVM_INFO dma_monitor.sv(33) @ 54695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=4be4a2b7 rdata = 68f9eaed wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 54695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 4be4a2b7 Mir: 4be4a2b7
# UVM_INFO dma_driver.sv(48) @ 54715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=4be4a2b7
# UVM_INFO dma_monitor.sv(33) @ 54715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 4be4a2b7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 54715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 4be4a2b7 Mir: 4be4a2b7
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=7bb02ce4
# UVM_INFO dma_monitor.sv(33) @ 54735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=7bb02ce4 rdata = 4be4a2b7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 54735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 7bb02ce4 Mir: 7bb02ce4
# UVM_INFO dma_driver.sv(48) @ 54755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=7bb02ce4
# UVM_INFO dma_monitor.sv(33) @ 54755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 7bb02ce4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 54755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:7bb02ce4 Mir:7bb02ce4 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 54755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x1ff79fb5
# UVM_INFO dma_driver.sv(29) @ 54755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=1ff79fb5
# UVM_INFO dma_monitor.sv(33) @ 54775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=1ff79fb5 rdata = 7bb02ce4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 54775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 54775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 54775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x80b3b775
# UVM_INFO dma_driver.sv(29) @ 54775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=80b3b775
# UVM_INFO dma_monitor.sv(33) @ 54795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=80b3b775 rdata = 7bb02ce4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 54795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 54795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=ccb7f27b
# UVM_INFO dma_monitor.sv(33) @ 54815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=ccb7f27b rdata = 7bb02ce4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 54815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: ccb7f27b Mir: ccb7f27b
# UVM_INFO dma_driver.sv(48) @ 54835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=ccb7f27b
# UVM_INFO dma_monitor.sv(33) @ 54835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = ccb7f27b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 54835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: ccb7f27b Mir: ccb7f27b
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=aa0aae63
# UVM_INFO dma_monitor.sv(33) @ 54855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=aa0aae63 rdata = ccb7f27b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 54855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 54875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 54875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 54875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 54875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=128
# UVM_INFO dma_monitor.sv(33) @ 54895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=128 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 54895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 128 Mir: 128
# UVM_INFO dma_driver.sv(48) @ 54915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=128
# UVM_INFO dma_monitor.sv(33) @ 54915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 128 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 54915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:128 Mir:128 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 54915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xb8540000
# UVM_INFO dma_driver.sv(29) @ 54915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=b94e58a1
# UVM_INFO dma_monitor.sv(33) @ 54935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=b94e58a1 rdata = 128 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 54935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xb94e58a1
# UVM_INFO dma_reg_sequence.sv(215) @ 54935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xb94e0000
# UVM_INFO dma_reg_sequence.sv(221) @ 54935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 54935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=4594d0b3
# UVM_INFO dma_monitor.sv(33) @ 54955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=4594d0b3 rdata = 128 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 54955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=26713 io_mem=0 (wdata=0x4594d0b3)
# UVM_INFO dma_reg_sequence.sv(257) @ 54955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: d0b3 Mir: d0b3
# UVM_INFO dma_driver.sv(48) @ 54975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=d0b3
# UVM_INFO dma_monitor.sv(33) @ 54975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = d0b3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 54975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=26713 io_mem=0 (rdata=0xd0b3)
# UVM_INFO dma_reg_sequence.sv(264) @ 54975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:d0b3 Mir:d0b3 
# UVM_INFO dma_driver.sv(48) @ 54995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=d0b2
# UVM_INFO dma_monitor.sv(33) @ 54995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = d0b2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 54995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=26713 io_mem=0 (rdata=0xd0b2)
# UVM_INFO dma_reg_sequence.sv(271) @ 54995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:d0b2 Mir:d0b2 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 54995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=650b46af
# UVM_INFO dma_monitor.sv(33) @ 55015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=650b46af rdata = d0b2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 55015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 650b46af Mir: 650b46af
# UVM_INFO dma_driver.sv(48) @ 55035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=650b46af
# UVM_INFO dma_monitor.sv(33) @ 55035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 650b46af wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 55035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:650b46af Mir:650b46af 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=633fcf40
# UVM_INFO dma_monitor.sv(33) @ 55055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=633fcf40 rdata = 650b46af wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 55055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 633fcf40 Mir: 633fcf40
# UVM_INFO dma_driver.sv(48) @ 55075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=633fcf40
# UVM_INFO dma_monitor.sv(33) @ 55075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 633fcf40 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 55075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 633fcf40 Mir: 633fcf40
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=32443ece
# UVM_INFO dma_monitor.sv(33) @ 55095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=32443ece rdata = 633fcf40 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 55095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 32443ece Mir: 32443ece
# UVM_INFO dma_driver.sv(48) @ 55115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=32443ece
# UVM_INFO dma_monitor.sv(33) @ 55115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 32443ece wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 55115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:32443ece Mir:32443ece 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 55115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xeba89744
# UVM_INFO dma_driver.sv(29) @ 55115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=eba89744
# UVM_INFO dma_monitor.sv(33) @ 55135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=eba89744 rdata = 32443ece wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 55135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 55135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 55135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x552850c1
# UVM_INFO dma_driver.sv(29) @ 55135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=552850c1
# UVM_INFO dma_monitor.sv(33) @ 55155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=552850c1 rdata = 32443ece wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 55155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 55155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=176f538a
# UVM_INFO dma_monitor.sv(33) @ 55175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=176f538a rdata = 32443ece wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 55175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 176f538a Mir: 176f538a
# UVM_INFO dma_driver.sv(48) @ 55195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=176f538a
# UVM_INFO dma_monitor.sv(33) @ 55195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 176f538a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 55195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 176f538a Mir: 176f538a
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=98d0b558
# UVM_INFO dma_monitor.sv(33) @ 55215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=98d0b558 rdata = 176f538a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 55215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 55235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 55235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 55235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 55235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1a3
# UVM_INFO dma_monitor.sv(33) @ 55255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1a3 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 55255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1a3 Mir: 1a3
# UVM_INFO dma_driver.sv(48) @ 55275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1a3
# UVM_INFO dma_monitor.sv(33) @ 55275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1a3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 55275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1a3 Mir:1a3 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 55275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xb94e0000
# UVM_INFO dma_driver.sv(29) @ 55275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=af722f31
# UVM_INFO dma_monitor.sv(33) @ 55295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=af722f31 rdata = 1a3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 55295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xaf722f31
# UVM_INFO dma_reg_sequence.sv(215) @ 55295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xaf720000
# UVM_INFO dma_reg_sequence.sv(221) @ 55295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 55295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=64c92190
# UVM_INFO dma_monitor.sv(33) @ 55315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=64c92190 rdata = 1a3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 55315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=4296 io_mem=1 (wdata=0x64c92190)
# UVM_INFO dma_reg_sequence.sv(257) @ 55315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 12190 Mir: 12190
# UVM_INFO dma_driver.sv(48) @ 55335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=12190
# UVM_INFO dma_monitor.sv(33) @ 55335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 12190 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 55335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=4296 io_mem=1 (rdata=0x12190)
# UVM_INFO dma_reg_sequence.sv(264) @ 55335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:12190 Mir:12190 
# UVM_INFO dma_driver.sv(48) @ 55355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=12190
# UVM_INFO dma_monitor.sv(33) @ 55355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 12190 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 55355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=4296 io_mem=1 (rdata=0x12190)
# UVM_INFO dma_reg_sequence.sv(271) @ 55355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:12190 Mir:12190 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=d0ebc85
# UVM_INFO dma_monitor.sv(33) @ 55375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=d0ebc85 rdata = 12190 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 55375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: d0ebc85 Mir: d0ebc85
# UVM_INFO dma_driver.sv(48) @ 55395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=d0ebc85
# UVM_INFO dma_monitor.sv(33) @ 55395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = d0ebc85 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 55395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:d0ebc85 Mir:d0ebc85 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=9ad4f2ec
# UVM_INFO dma_monitor.sv(33) @ 55415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=9ad4f2ec rdata = d0ebc85 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 55415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 9ad4f2ec Mir: 9ad4f2ec
# UVM_INFO dma_driver.sv(48) @ 55435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=9ad4f2ec
# UVM_INFO dma_monitor.sv(33) @ 55435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 9ad4f2ec wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 55435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 9ad4f2ec Mir: 9ad4f2ec
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=b7582fc9
# UVM_INFO dma_monitor.sv(33) @ 55455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=b7582fc9 rdata = 9ad4f2ec wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 55455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: b7582fc9 Mir: b7582fc9
# UVM_INFO dma_driver.sv(48) @ 55475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=b7582fc9
# UVM_INFO dma_monitor.sv(33) @ 55475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = b7582fc9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 55475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:b7582fc9 Mir:b7582fc9 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 55475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x98b8cddd
# UVM_INFO dma_driver.sv(29) @ 55475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=98b8cddd
# UVM_INFO dma_monitor.sv(33) @ 55495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=98b8cddd rdata = b7582fc9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 55495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 55495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 55495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x2edc6ded
# UVM_INFO dma_driver.sv(29) @ 55495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=2edc6ded
# UVM_INFO dma_monitor.sv(33) @ 55515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=2edc6ded rdata = b7582fc9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 55515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 55515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=d7b33f23
# UVM_INFO dma_monitor.sv(33) @ 55535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=d7b33f23 rdata = b7582fc9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 55535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: d7b33f23 Mir: d7b33f23
# UVM_INFO dma_driver.sv(48) @ 55555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=d7b33f23
# UVM_INFO dma_monitor.sv(33) @ 55555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = d7b33f23 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 55555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: d7b33f23 Mir: d7b33f23
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=28c3c282
# UVM_INFO dma_monitor.sv(33) @ 55575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=28c3c282 rdata = d7b33f23 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 55575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 55595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 55595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 55595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 55595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=66
# UVM_INFO dma_monitor.sv(33) @ 55615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=66 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 55615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 66 Mir: 66
# UVM_INFO dma_driver.sv(48) @ 55635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=66
# UVM_INFO dma_monitor.sv(33) @ 55635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 66 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 55635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:66 Mir:66 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 55635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xaf720000
# UVM_INFO dma_driver.sv(29) @ 55635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=2095b631
# UVM_INFO dma_monitor.sv(33) @ 55655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=2095b631 rdata = 66 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 55655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x2095b631
# UVM_INFO dma_reg_sequence.sv(215) @ 55655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x20950000
# UVM_INFO dma_reg_sequence.sv(221) @ 55655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 55655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=d21f783a
# UVM_INFO dma_monitor.sv(33) @ 55675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=d21f783a rdata = 66 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 55675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=15389 io_mem=1 (wdata=0xd21f783a)
# UVM_INFO dma_reg_sequence.sv(257) @ 55675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1783a Mir: 1783a
# UVM_INFO dma_driver.sv(48) @ 55695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1783a
# UVM_INFO dma_monitor.sv(33) @ 55695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1783a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 55695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=15389 io_mem=1 (rdata=0x1783a)
# UVM_INFO dma_reg_sequence.sv(264) @ 55695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1783a Mir:1783a 
# UVM_INFO dma_driver.sv(48) @ 55715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1783a
# UVM_INFO dma_monitor.sv(33) @ 55715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1783a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 55715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=15389 io_mem=1 (rdata=0x1783a)
# UVM_INFO dma_reg_sequence.sv(271) @ 55715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1783a Mir:1783a 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=1f09ba16
# UVM_INFO dma_monitor.sv(33) @ 55735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=1f09ba16 rdata = 1783a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 55735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 1f09ba16 Mir: 1f09ba16
# UVM_INFO dma_driver.sv(48) @ 55755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=1f09ba16
# UVM_INFO dma_monitor.sv(33) @ 55755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 1f09ba16 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 55755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:1f09ba16 Mir:1f09ba16 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=d34ae2db
# UVM_INFO dma_monitor.sv(33) @ 55775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=d34ae2db rdata = 1f09ba16 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 55775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: d34ae2db Mir: d34ae2db
# UVM_INFO dma_driver.sv(48) @ 55795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=d34ae2db
# UVM_INFO dma_monitor.sv(33) @ 55795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = d34ae2db wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 55795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: d34ae2db Mir: d34ae2db
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=ab27ee25
# UVM_INFO dma_monitor.sv(33) @ 55815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=ab27ee25 rdata = d34ae2db wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 55815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: ab27ee25 Mir: ab27ee25
# UVM_INFO dma_driver.sv(48) @ 55835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=ab27ee25
# UVM_INFO dma_monitor.sv(33) @ 55835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = ab27ee25 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 55835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:ab27ee25 Mir:ab27ee25 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 55835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x2e8cb6d6
# UVM_INFO dma_driver.sv(29) @ 55835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=2e8cb6d6
# UVM_INFO dma_monitor.sv(33) @ 55855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=2e8cb6d6 rdata = ab27ee25 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 55855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 55855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 55855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xb300a428
# UVM_INFO dma_driver.sv(29) @ 55855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=b300a428
# UVM_INFO dma_monitor.sv(33) @ 55875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=b300a428 rdata = ab27ee25 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 55875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 55875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=98c9fe97
# UVM_INFO dma_monitor.sv(33) @ 55895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=98c9fe97 rdata = ab27ee25 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 55895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 98c9fe97 Mir: 98c9fe97
# UVM_INFO dma_driver.sv(48) @ 55915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=98c9fe97
# UVM_INFO dma_monitor.sv(33) @ 55915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 98c9fe97 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 55915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 98c9fe97 Mir: 98c9fe97
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=3f5c0fec
# UVM_INFO dma_monitor.sv(33) @ 55935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=3f5c0fec rdata = 98c9fe97 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 55935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 55955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 55955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 55955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 55955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 55955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=2f
# UVM_INFO dma_monitor.sv(33) @ 55975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=2f rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 55975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 2f Mir: 2f
# UVM_INFO dma_driver.sv(48) @ 55995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=2f
# UVM_INFO dma_monitor.sv(33) @ 55995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 2f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 55995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:2f Mir:2f 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 55995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x20950000
# UVM_INFO dma_driver.sv(29) @ 55995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=a3a7782e
# UVM_INFO dma_monitor.sv(33) @ 56015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=a3a7782e rdata = 2f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 56015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xa3a7782e
# UVM_INFO dma_reg_sequence.sv(215) @ 56015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xa3a70000
# UVM_INFO dma_reg_sequence.sv(221) @ 56015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 56015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=fd043035
# UVM_INFO dma_monitor.sv(33) @ 56035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=fd043035 rdata = 2f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 56035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=6170 io_mem=0 (wdata=0xfd043035)
# UVM_INFO dma_reg_sequence.sv(257) @ 56035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 3035 Mir: 3035
# UVM_INFO dma_driver.sv(48) @ 56055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=3035
# UVM_INFO dma_monitor.sv(33) @ 56055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 3035 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 56055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=6170 io_mem=0 (rdata=0x3035)
# UVM_INFO dma_reg_sequence.sv(264) @ 56055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:3035 Mir:3035 
# UVM_INFO dma_driver.sv(48) @ 56075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=3034
# UVM_INFO dma_monitor.sv(33) @ 56075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 3034 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 56075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=6170 io_mem=0 (rdata=0x3034)
# UVM_INFO dma_reg_sequence.sv(271) @ 56075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:3034 Mir:3034 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=5d52864d
# UVM_INFO dma_monitor.sv(33) @ 56095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=5d52864d rdata = 3034 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 56095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 5d52864d Mir: 5d52864d
# UVM_INFO dma_driver.sv(48) @ 56115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=5d52864d
# UVM_INFO dma_monitor.sv(33) @ 56115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 5d52864d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 56115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:5d52864d Mir:5d52864d 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=3b2675c5
# UVM_INFO dma_monitor.sv(33) @ 56135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=3b2675c5 rdata = 5d52864d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 56135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 3b2675c5 Mir: 3b2675c5
# UVM_INFO dma_driver.sv(48) @ 56155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=3b2675c5
# UVM_INFO dma_monitor.sv(33) @ 56155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 3b2675c5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 56155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 3b2675c5 Mir: 3b2675c5
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=c826be70
# UVM_INFO dma_monitor.sv(33) @ 56175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=c826be70 rdata = 3b2675c5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 56175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: c826be70 Mir: c826be70
# UVM_INFO dma_driver.sv(48) @ 56195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=c826be70
# UVM_INFO dma_monitor.sv(33) @ 56195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = c826be70 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 56195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:c826be70 Mir:c826be70 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 56195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x34165c77
# UVM_INFO dma_driver.sv(29) @ 56195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=34165c77
# UVM_INFO dma_monitor.sv(33) @ 56215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=34165c77 rdata = c826be70 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 56215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 56215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 56215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xd663d683
# UVM_INFO dma_driver.sv(29) @ 56215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=d663d683
# UVM_INFO dma_monitor.sv(33) @ 56235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=d663d683 rdata = c826be70 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 56235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 56235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=3ae40cd3
# UVM_INFO dma_monitor.sv(33) @ 56255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=3ae40cd3 rdata = c826be70 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 56255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 3ae40cd3 Mir: 3ae40cd3
# UVM_INFO dma_driver.sv(48) @ 56275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=3ae40cd3
# UVM_INFO dma_monitor.sv(33) @ 56275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 3ae40cd3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 56275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 3ae40cd3 Mir: 3ae40cd3
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=d3bdbf1c
# UVM_INFO dma_monitor.sv(33) @ 56295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=d3bdbf1c rdata = 3ae40cd3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 56295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 56315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 56315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 56315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 56315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=180
# UVM_INFO dma_monitor.sv(33) @ 56335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=180 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 56335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 180 Mir: 180
# UVM_INFO dma_driver.sv(48) @ 56355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=180
# UVM_INFO dma_monitor.sv(33) @ 56355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 180 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 56355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:180 Mir:180 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 56355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xa3a70000
# UVM_INFO dma_driver.sv(29) @ 56355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=7bbf098a
# UVM_INFO dma_monitor.sv(33) @ 56375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=7bbf098a rdata = 180 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 56375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x7bbf098a
# UVM_INFO dma_reg_sequence.sv(215) @ 56375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x7bbf0000
# UVM_INFO dma_reg_sequence.sv(221) @ 56375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 56375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=5d43bb87
# UVM_INFO dma_monitor.sv(33) @ 56395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=5d43bb87 rdata = 180 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 56395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=24003 io_mem=1 (wdata=0x5d43bb87)
# UVM_INFO dma_reg_sequence.sv(257) @ 56395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1bb87 Mir: 1bb87
# UVM_INFO dma_driver.sv(48) @ 56415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1bb87
# UVM_INFO dma_monitor.sv(33) @ 56415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1bb87 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 56415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=24003 io_mem=1 (rdata=0x1bb87)
# UVM_INFO dma_reg_sequence.sv(264) @ 56415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1bb87 Mir:1bb87 
# UVM_INFO dma_driver.sv(48) @ 56435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1bb86
# UVM_INFO dma_monitor.sv(33) @ 56435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1bb86 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 56435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=24003 io_mem=1 (rdata=0x1bb86)
# UVM_INFO dma_reg_sequence.sv(271) @ 56435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1bb86 Mir:1bb86 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=cdb72338
# UVM_INFO dma_monitor.sv(33) @ 56455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=cdb72338 rdata = 1bb86 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 56455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: cdb72338 Mir: cdb72338
# UVM_INFO dma_driver.sv(48) @ 56475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=cdb72338
# UVM_INFO dma_monitor.sv(33) @ 56475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = cdb72338 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 56475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:cdb72338 Mir:cdb72338 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=eee60b0f
# UVM_INFO dma_monitor.sv(33) @ 56495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=eee60b0f rdata = cdb72338 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 56495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: eee60b0f Mir: eee60b0f
# UVM_INFO dma_driver.sv(48) @ 56515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=eee60b0f
# UVM_INFO dma_monitor.sv(33) @ 56515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = eee60b0f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 56515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: eee60b0f Mir: eee60b0f
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=a5633901
# UVM_INFO dma_monitor.sv(33) @ 56535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=a5633901 rdata = eee60b0f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 56535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: a5633901 Mir: a5633901
# UVM_INFO dma_driver.sv(48) @ 56555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=a5633901
# UVM_INFO dma_monitor.sv(33) @ 56555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = a5633901 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 56555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:a5633901 Mir:a5633901 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 56555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xbe9cec4e
# UVM_INFO dma_driver.sv(29) @ 56555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=be9cec4e
# UVM_INFO dma_monitor.sv(33) @ 56575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=be9cec4e rdata = a5633901 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 56575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 56575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 56575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x276db725
# UVM_INFO dma_driver.sv(29) @ 56575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=276db725
# UVM_INFO dma_monitor.sv(33) @ 56595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=276db725 rdata = a5633901 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 56595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 56595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=ba64e283
# UVM_INFO dma_monitor.sv(33) @ 56615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=ba64e283 rdata = a5633901 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 56615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: ba64e283 Mir: ba64e283
# UVM_INFO dma_driver.sv(48) @ 56635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=ba64e283
# UVM_INFO dma_monitor.sv(33) @ 56635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = ba64e283 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 56635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: ba64e283 Mir: ba64e283
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=86ae173
# UVM_INFO dma_monitor.sv(33) @ 56655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=86ae173 rdata = ba64e283 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 56655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 56675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 56675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 56675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 56675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1f0
# UVM_INFO dma_monitor.sv(33) @ 56695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1f0 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 56695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1f0 Mir: 1f0
# UVM_INFO dma_driver.sv(48) @ 56715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1f0
# UVM_INFO dma_monitor.sv(33) @ 56715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1f0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 56715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1f0 Mir:1f0 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 56715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x7bbf0000
# UVM_INFO dma_driver.sv(29) @ 56715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=cabb9462
# UVM_INFO dma_monitor.sv(33) @ 56735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=cabb9462 rdata = 1f0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 56735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xcabb9462
# UVM_INFO dma_reg_sequence.sv(215) @ 56735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xcabb0000
# UVM_INFO dma_reg_sequence.sv(221) @ 56735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 56735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=766e47ac
# UVM_INFO dma_monitor.sv(33) @ 56755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=766e47ac rdata = 1f0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 56755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=9174 io_mem=0 (wdata=0x766e47ac)
# UVM_INFO dma_reg_sequence.sv(257) @ 56755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 47ac Mir: 47ac
# UVM_INFO dma_driver.sv(48) @ 56775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=47ac
# UVM_INFO dma_monitor.sv(33) @ 56775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 47ac wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 56775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=9174 io_mem=0 (rdata=0x47ac)
# UVM_INFO dma_reg_sequence.sv(264) @ 56775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:47ac Mir:47ac 
# UVM_INFO dma_driver.sv(48) @ 56795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=47ac
# UVM_INFO dma_monitor.sv(33) @ 56795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 47ac wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 56795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=9174 io_mem=0 (rdata=0x47ac)
# UVM_INFO dma_reg_sequence.sv(271) @ 56795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:47ac Mir:47ac 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=c41c2dd1
# UVM_INFO dma_monitor.sv(33) @ 56815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=c41c2dd1 rdata = 47ac wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 56815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: c41c2dd1 Mir: c41c2dd1
# UVM_INFO dma_driver.sv(48) @ 56835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=c41c2dd1
# UVM_INFO dma_monitor.sv(33) @ 56835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = c41c2dd1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 56835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:c41c2dd1 Mir:c41c2dd1 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=d802e66c
# UVM_INFO dma_monitor.sv(33) @ 56855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=d802e66c rdata = c41c2dd1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 56855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: d802e66c Mir: d802e66c
# UVM_INFO dma_driver.sv(48) @ 56875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=d802e66c
# UVM_INFO dma_monitor.sv(33) @ 56875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = d802e66c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 56875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: d802e66c Mir: d802e66c
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=8c5da5c2
# UVM_INFO dma_monitor.sv(33) @ 56895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=8c5da5c2 rdata = d802e66c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 56895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 8c5da5c2 Mir: 8c5da5c2
# UVM_INFO dma_driver.sv(48) @ 56915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=8c5da5c2
# UVM_INFO dma_monitor.sv(33) @ 56915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 8c5da5c2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 56915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:8c5da5c2 Mir:8c5da5c2 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 56915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xa8f26b46
# UVM_INFO dma_driver.sv(29) @ 56915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=a8f26b46
# UVM_INFO dma_monitor.sv(33) @ 56935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=a8f26b46 rdata = 8c5da5c2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 56935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 56935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 56935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x2288efdc
# UVM_INFO dma_driver.sv(29) @ 56935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=2288efdc
# UVM_INFO dma_monitor.sv(33) @ 56955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=2288efdc rdata = 8c5da5c2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 56955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 56955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=bc403eb5
# UVM_INFO dma_monitor.sv(33) @ 56975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=bc403eb5 rdata = 8c5da5c2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 56975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: bc403eb5 Mir: bc403eb5
# UVM_INFO dma_driver.sv(48) @ 56995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=bc403eb5
# UVM_INFO dma_monitor.sv(33) @ 56995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = bc403eb5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 56995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: bc403eb5 Mir: bc403eb5
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 56995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=9deaee61
# UVM_INFO dma_monitor.sv(33) @ 57015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=9deaee61 rdata = bc403eb5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 57015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 57035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 57035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 57035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 57035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=195
# UVM_INFO dma_monitor.sv(33) @ 57055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=195 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 57055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 195 Mir: 195
# UVM_INFO dma_driver.sv(48) @ 57075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=195
# UVM_INFO dma_monitor.sv(33) @ 57075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 195 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 57075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:195 Mir:195 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 57075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xcabb0000
# UVM_INFO dma_driver.sv(29) @ 57075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=323c4646
# UVM_INFO dma_monitor.sv(33) @ 57095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=323c4646 rdata = 195 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 57095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x323c4646
# UVM_INFO dma_reg_sequence.sv(215) @ 57095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x323c0000
# UVM_INFO dma_reg_sequence.sv(221) @ 57095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 57095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=b447e6e9
# UVM_INFO dma_monitor.sv(33) @ 57115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=b447e6e9 rdata = 195 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 57115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=29556 io_mem=1 (wdata=0xb447e6e9)
# UVM_INFO dma_reg_sequence.sv(257) @ 57115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1e6e9 Mir: 1e6e9
# UVM_INFO dma_driver.sv(48) @ 57135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1e6e9
# UVM_INFO dma_monitor.sv(33) @ 57135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1e6e9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 57135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=29556 io_mem=1 (rdata=0x1e6e9)
# UVM_INFO dma_reg_sequence.sv(264) @ 57135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1e6e9 Mir:1e6e9 
# UVM_INFO dma_driver.sv(48) @ 57155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1e6e8
# UVM_INFO dma_monitor.sv(33) @ 57155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1e6e8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 57155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=29556 io_mem=1 (rdata=0x1e6e8)
# UVM_INFO dma_reg_sequence.sv(271) @ 57155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1e6e8 Mir:1e6e8 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=59005574
# UVM_INFO dma_monitor.sv(33) @ 57175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=59005574 rdata = 1e6e8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 57175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 59005574 Mir: 59005574
# UVM_INFO dma_driver.sv(48) @ 57195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=59005574
# UVM_INFO dma_monitor.sv(33) @ 57195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 59005574 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 57195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:59005574 Mir:59005574 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=51ad9034
# UVM_INFO dma_monitor.sv(33) @ 57215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=51ad9034 rdata = 59005574 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 57215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 51ad9034 Mir: 51ad9034
# UVM_INFO dma_driver.sv(48) @ 57235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=51ad9034
# UVM_INFO dma_monitor.sv(33) @ 57235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 51ad9034 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 57235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 51ad9034 Mir: 51ad9034
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=d050b915
# UVM_INFO dma_monitor.sv(33) @ 57255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=d050b915 rdata = 51ad9034 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 57255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: d050b915 Mir: d050b915
# UVM_INFO dma_driver.sv(48) @ 57275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=d050b915
# UVM_INFO dma_monitor.sv(33) @ 57275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = d050b915 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 57275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:d050b915 Mir:d050b915 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 57275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x2f3e3e93
# UVM_INFO dma_driver.sv(29) @ 57275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=2f3e3e93
# UVM_INFO dma_monitor.sv(33) @ 57295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=2f3e3e93 rdata = d050b915 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 57295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 57295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 57295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xf91b958f
# UVM_INFO dma_driver.sv(29) @ 57295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=f91b958f
# UVM_INFO dma_monitor.sv(33) @ 57315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=f91b958f rdata = d050b915 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 57315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 57315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=dfae2013
# UVM_INFO dma_monitor.sv(33) @ 57335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=dfae2013 rdata = d050b915 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 57335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: dfae2013 Mir: dfae2013
# UVM_INFO dma_driver.sv(48) @ 57355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=dfae2013
# UVM_INFO dma_monitor.sv(33) @ 57355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = dfae2013 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 57355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: dfae2013 Mir: dfae2013
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=fea146d3
# UVM_INFO dma_monitor.sv(33) @ 57375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=fea146d3 rdata = dfae2013 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 57375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 57395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 57395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 57395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 57395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=af
# UVM_INFO dma_monitor.sv(33) @ 57415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=af rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 57415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: af Mir: af
# UVM_INFO dma_driver.sv(48) @ 57435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=af
# UVM_INFO dma_monitor.sv(33) @ 57435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = af wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 57435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:af Mir:af 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 57435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x323c0000
# UVM_INFO dma_driver.sv(29) @ 57435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=d3693655
# UVM_INFO dma_monitor.sv(33) @ 57455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=d3693655 rdata = af wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 57455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xd3693655
# UVM_INFO dma_reg_sequence.sv(215) @ 57455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xd3690000
# UVM_INFO dma_reg_sequence.sv(221) @ 57455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 57455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=d1a1f4d1
# UVM_INFO dma_monitor.sv(33) @ 57475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=d1a1f4d1 rdata = af wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 57475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=31336 io_mem=1 (wdata=0xd1a1f4d1)
# UVM_INFO dma_reg_sequence.sv(257) @ 57475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1f4d1 Mir: 1f4d1
# UVM_INFO dma_driver.sv(48) @ 57495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1f4d1
# UVM_INFO dma_monitor.sv(33) @ 57495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1f4d1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 57495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=31336 io_mem=1 (rdata=0x1f4d1)
# UVM_INFO dma_reg_sequence.sv(264) @ 57495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1f4d1 Mir:1f4d1 
# UVM_INFO dma_driver.sv(48) @ 57515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1f4d0
# UVM_INFO dma_monitor.sv(33) @ 57515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1f4d0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 57515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=31336 io_mem=1 (rdata=0x1f4d0)
# UVM_INFO dma_reg_sequence.sv(271) @ 57515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1f4d0 Mir:1f4d0 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=8290a09b
# UVM_INFO dma_monitor.sv(33) @ 57535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=8290a09b rdata = 1f4d0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 57535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 8290a09b Mir: 8290a09b
# UVM_INFO dma_driver.sv(48) @ 57555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=8290a09b
# UVM_INFO dma_monitor.sv(33) @ 57555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 8290a09b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 57555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:8290a09b Mir:8290a09b 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=5664c6f3
# UVM_INFO dma_monitor.sv(33) @ 57575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=5664c6f3 rdata = 8290a09b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 57575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 5664c6f3 Mir: 5664c6f3
# UVM_INFO dma_driver.sv(48) @ 57595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=5664c6f3
# UVM_INFO dma_monitor.sv(33) @ 57595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 5664c6f3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 57595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 5664c6f3 Mir: 5664c6f3
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=328096a8
# UVM_INFO dma_monitor.sv(33) @ 57615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=328096a8 rdata = 5664c6f3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 57615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 328096a8 Mir: 328096a8
# UVM_INFO dma_driver.sv(48) @ 57635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=328096a8
# UVM_INFO dma_monitor.sv(33) @ 57635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 328096a8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 57635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:328096a8 Mir:328096a8 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 57635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xc79a2fcc
# UVM_INFO dma_driver.sv(29) @ 57635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=c79a2fcc
# UVM_INFO dma_monitor.sv(33) @ 57655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=c79a2fcc rdata = 328096a8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 57655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 57655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 57655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xd90181e1
# UVM_INFO dma_driver.sv(29) @ 57655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=d90181e1
# UVM_INFO dma_monitor.sv(33) @ 57675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=d90181e1 rdata = 328096a8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 57675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 57675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=62f608ef
# UVM_INFO dma_monitor.sv(33) @ 57695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=62f608ef rdata = 328096a8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 57695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 62f608ef Mir: 62f608ef
# UVM_INFO dma_driver.sv(48) @ 57715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=62f608ef
# UVM_INFO dma_monitor.sv(33) @ 57715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 62f608ef wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 57715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 62f608ef Mir: 62f608ef
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=7a5f5052
# UVM_INFO dma_monitor.sv(33) @ 57735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=7a5f5052 rdata = 62f608ef wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 57735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 57755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 57755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 57755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 57755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1c6
# UVM_INFO dma_monitor.sv(33) @ 57775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1c6 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 57775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1c6 Mir: 1c6
# UVM_INFO dma_driver.sv(48) @ 57795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1c6
# UVM_INFO dma_monitor.sv(33) @ 57795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1c6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 57795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1c6 Mir:1c6 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 57795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xd3690000
# UVM_INFO dma_driver.sv(29) @ 57795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=32f86c34
# UVM_INFO dma_monitor.sv(33) @ 57815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=32f86c34 rdata = 1c6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 57815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x32f86c34
# UVM_INFO dma_reg_sequence.sv(215) @ 57815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x32f80000
# UVM_INFO dma_reg_sequence.sv(221) @ 57815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 57815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=473047d7
# UVM_INFO dma_monitor.sv(33) @ 57835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=473047d7 rdata = 1c6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 57835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=9195 io_mem=0 (wdata=0x473047d7)
# UVM_INFO dma_reg_sequence.sv(257) @ 57835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 47d7 Mir: 47d7
# UVM_INFO dma_driver.sv(48) @ 57855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=47d7
# UVM_INFO dma_monitor.sv(33) @ 57855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 47d7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 57855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=9195 io_mem=0 (rdata=0x47d7)
# UVM_INFO dma_reg_sequence.sv(264) @ 57855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:47d7 Mir:47d7 
# UVM_INFO dma_driver.sv(48) @ 57875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=47d6
# UVM_INFO dma_monitor.sv(33) @ 57875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 47d6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 57875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=9195 io_mem=0 (rdata=0x47d6)
# UVM_INFO dma_reg_sequence.sv(271) @ 57875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:47d6 Mir:47d6 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=79d513
# UVM_INFO dma_monitor.sv(33) @ 57895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=79d513 rdata = 47d6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 57895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 79d513 Mir: 79d513
# UVM_INFO dma_driver.sv(48) @ 57915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=79d513
# UVM_INFO dma_monitor.sv(33) @ 57915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 79d513 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 57915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:79d513 Mir:79d513 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=d6333f2e
# UVM_INFO dma_monitor.sv(33) @ 57935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=d6333f2e rdata = 79d513 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 57935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: d6333f2e Mir: d6333f2e
# UVM_INFO dma_driver.sv(48) @ 57955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=d6333f2e
# UVM_INFO dma_monitor.sv(33) @ 57955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = d6333f2e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 57955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: d6333f2e Mir: d6333f2e
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 57955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=48c13649
# UVM_INFO dma_monitor.sv(33) @ 57975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=48c13649 rdata = d6333f2e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 57975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 48c13649 Mir: 48c13649
# UVM_INFO dma_driver.sv(48) @ 57995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=48c13649
# UVM_INFO dma_monitor.sv(33) @ 57995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 48c13649 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 57995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:48c13649 Mir:48c13649 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 57995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xbfefac93
# UVM_INFO dma_driver.sv(29) @ 57995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=bfefac93
# UVM_INFO dma_monitor.sv(33) @ 58015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=bfefac93 rdata = 48c13649 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 58015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 58015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 58015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xe1ccdd79
# UVM_INFO dma_driver.sv(29) @ 58015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=e1ccdd79
# UVM_INFO dma_monitor.sv(33) @ 58035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=e1ccdd79 rdata = 48c13649 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 58035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 58035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=1229c5f0
# UVM_INFO dma_monitor.sv(33) @ 58055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=1229c5f0 rdata = 48c13649 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 58055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 1229c5f0 Mir: 1229c5f0
# UVM_INFO dma_driver.sv(48) @ 58075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=1229c5f0
# UVM_INFO dma_monitor.sv(33) @ 58075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 1229c5f0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 58075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 1229c5f0 Mir: 1229c5f0
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=fea4f9ef
# UVM_INFO dma_monitor.sv(33) @ 58095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=fea4f9ef rdata = 1229c5f0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 58095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 58115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 58115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 58115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 58115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1e0
# UVM_INFO dma_monitor.sv(33) @ 58135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1e0 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 58135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1e0 Mir: 1e0
# UVM_INFO dma_driver.sv(48) @ 58155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1e0
# UVM_INFO dma_monitor.sv(33) @ 58155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1e0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 58155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1e0 Mir:1e0 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 58155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x32f80000
# UVM_INFO dma_driver.sv(29) @ 58155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=cd752e63
# UVM_INFO dma_monitor.sv(33) @ 58175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=cd752e63 rdata = 1e0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 58175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xcd752e63
# UVM_INFO dma_reg_sequence.sv(215) @ 58175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xcd750000
# UVM_INFO dma_reg_sequence.sv(221) @ 58175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 58175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=ae7ae47a
# UVM_INFO dma_monitor.sv(33) @ 58195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=ae7ae47a rdata = 1e0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 58195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=29245 io_mem=0 (wdata=0xae7ae47a)
# UVM_INFO dma_reg_sequence.sv(257) @ 58195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: e47a Mir: e47a
# UVM_INFO dma_driver.sv(48) @ 58215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=e47a
# UVM_INFO dma_monitor.sv(33) @ 58215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = e47a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 58215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=29245 io_mem=0 (rdata=0xe47a)
# UVM_INFO dma_reg_sequence.sv(264) @ 58215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:e47a Mir:e47a 
# UVM_INFO dma_driver.sv(48) @ 58235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=e47a
# UVM_INFO dma_monitor.sv(33) @ 58235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = e47a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 58235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=29245 io_mem=0 (rdata=0xe47a)
# UVM_INFO dma_reg_sequence.sv(271) @ 58235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:e47a Mir:e47a 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=3f413d35
# UVM_INFO dma_monitor.sv(33) @ 58255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=3f413d35 rdata = e47a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 58255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 3f413d35 Mir: 3f413d35
# UVM_INFO dma_driver.sv(48) @ 58275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=3f413d35
# UVM_INFO dma_monitor.sv(33) @ 58275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 3f413d35 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 58275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:3f413d35 Mir:3f413d35 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=cc8cc2c1
# UVM_INFO dma_monitor.sv(33) @ 58295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=cc8cc2c1 rdata = 3f413d35 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 58295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: cc8cc2c1 Mir: cc8cc2c1
# UVM_INFO dma_driver.sv(48) @ 58315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=cc8cc2c1
# UVM_INFO dma_monitor.sv(33) @ 58315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = cc8cc2c1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 58315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: cc8cc2c1 Mir: cc8cc2c1
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=a12879f9
# UVM_INFO dma_monitor.sv(33) @ 58335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=a12879f9 rdata = cc8cc2c1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 58335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: a12879f9 Mir: a12879f9
# UVM_INFO dma_driver.sv(48) @ 58355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=a12879f9
# UVM_INFO dma_monitor.sv(33) @ 58355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = a12879f9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 58355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:a12879f9 Mir:a12879f9 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 58355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x1b672c66
# UVM_INFO dma_driver.sv(29) @ 58355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=1b672c66
# UVM_INFO dma_monitor.sv(33) @ 58375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=1b672c66 rdata = a12879f9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 58375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 58375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 58375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x968f185b
# UVM_INFO dma_driver.sv(29) @ 58375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=968f185b
# UVM_INFO dma_monitor.sv(33) @ 58395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=968f185b rdata = a12879f9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 58395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 58395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=19653a4b
# UVM_INFO dma_monitor.sv(33) @ 58415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=19653a4b rdata = a12879f9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 58415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 19653a4b Mir: 19653a4b
# UVM_INFO dma_driver.sv(48) @ 58435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=19653a4b
# UVM_INFO dma_monitor.sv(33) @ 58435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 19653a4b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 58435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 19653a4b Mir: 19653a4b
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=ce4d3538
# UVM_INFO dma_monitor.sv(33) @ 58455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=ce4d3538 rdata = 19653a4b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 58455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 58475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 58475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 58475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 58475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=67
# UVM_INFO dma_monitor.sv(33) @ 58495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=67 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 58495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 67 Mir: 67
# UVM_INFO dma_driver.sv(48) @ 58515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=67
# UVM_INFO dma_monitor.sv(33) @ 58515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 67 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 58515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:67 Mir:67 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 58515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xcd750000
# UVM_INFO dma_driver.sv(29) @ 58515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=1dd8c990
# UVM_INFO dma_monitor.sv(33) @ 58535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=1dd8c990 rdata = 67 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 58535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x1dd8c990
# UVM_INFO dma_reg_sequence.sv(215) @ 58535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x1dd80000
# UVM_INFO dma_reg_sequence.sv(221) @ 58535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 58535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=ca367c54
# UVM_INFO dma_monitor.sv(33) @ 58555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=ca367c54 rdata = 67 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 58555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=15914 io_mem=0 (wdata=0xca367c54)
# UVM_INFO dma_reg_sequence.sv(257) @ 58555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 7c54 Mir: 7c54
# UVM_INFO dma_driver.sv(48) @ 58575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=7c54
# UVM_INFO dma_monitor.sv(33) @ 58575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 7c54 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 58575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=15914 io_mem=0 (rdata=0x7c54)
# UVM_INFO dma_reg_sequence.sv(264) @ 58575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:7c54 Mir:7c54 
# UVM_INFO dma_driver.sv(48) @ 58595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=7c54
# UVM_INFO dma_monitor.sv(33) @ 58595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 7c54 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 58595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=15914 io_mem=0 (rdata=0x7c54)
# UVM_INFO dma_reg_sequence.sv(271) @ 58595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:7c54 Mir:7c54 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=e5cd724e
# UVM_INFO dma_monitor.sv(33) @ 58615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=e5cd724e rdata = 7c54 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 58615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: e5cd724e Mir: e5cd724e
# UVM_INFO dma_driver.sv(48) @ 58635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=e5cd724e
# UVM_INFO dma_monitor.sv(33) @ 58635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = e5cd724e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 58635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:e5cd724e Mir:e5cd724e 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=d33bbcdc
# UVM_INFO dma_monitor.sv(33) @ 58655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=d33bbcdc rdata = e5cd724e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 58655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: d33bbcdc Mir: d33bbcdc
# UVM_INFO dma_driver.sv(48) @ 58675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=d33bbcdc
# UVM_INFO dma_monitor.sv(33) @ 58675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = d33bbcdc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 58675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: d33bbcdc Mir: d33bbcdc
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=903086ee
# UVM_INFO dma_monitor.sv(33) @ 58695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=903086ee rdata = d33bbcdc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 58695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 903086ee Mir: 903086ee
# UVM_INFO dma_driver.sv(48) @ 58715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=903086ee
# UVM_INFO dma_monitor.sv(33) @ 58715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 903086ee wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 58715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:903086ee Mir:903086ee 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 58715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x591540d4
# UVM_INFO dma_driver.sv(29) @ 58715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=591540d4
# UVM_INFO dma_monitor.sv(33) @ 58735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=591540d4 rdata = 903086ee wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 58735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 58735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 58735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xdb462f93
# UVM_INFO dma_driver.sv(29) @ 58735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=db462f93
# UVM_INFO dma_monitor.sv(33) @ 58755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=db462f93 rdata = 903086ee wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 58755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 58755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=80d44597
# UVM_INFO dma_monitor.sv(33) @ 58775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=80d44597 rdata = 903086ee wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 58775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 80d44597 Mir: 80d44597
# UVM_INFO dma_driver.sv(48) @ 58795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=80d44597
# UVM_INFO dma_monitor.sv(33) @ 58795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 80d44597 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 58795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 80d44597 Mir: 80d44597
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=e4e519ed
# UVM_INFO dma_monitor.sv(33) @ 58815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=e4e519ed rdata = 80d44597 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 58815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 58835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 58835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 58835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 58835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1f2
# UVM_INFO dma_monitor.sv(33) @ 58855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1f2 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 58855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1f2 Mir: 1f2
# UVM_INFO dma_driver.sv(48) @ 58875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1f2
# UVM_INFO dma_monitor.sv(33) @ 58875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1f2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 58875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1f2 Mir:1f2 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 58875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x1dd80000
# UVM_INFO dma_driver.sv(29) @ 58875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=2016ed3c
# UVM_INFO dma_monitor.sv(33) @ 58895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=2016ed3c rdata = 1f2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 58895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x2016ed3c
# UVM_INFO dma_reg_sequence.sv(215) @ 58895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x20160000
# UVM_INFO dma_reg_sequence.sv(221) @ 58895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 58895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=13931dfc
# UVM_INFO dma_monitor.sv(33) @ 58915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=13931dfc rdata = 1f2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 58915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=3838 io_mem=1 (wdata=0x13931dfc)
# UVM_INFO dma_reg_sequence.sv(257) @ 58915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 11dfc Mir: 11dfc
# UVM_INFO dma_driver.sv(48) @ 58935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=11dfc
# UVM_INFO dma_monitor.sv(33) @ 58935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 11dfc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 58935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=3838 io_mem=1 (rdata=0x11dfc)
# UVM_INFO dma_reg_sequence.sv(264) @ 58935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:11dfc Mir:11dfc 
# UVM_INFO dma_driver.sv(48) @ 58955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=11dfc
# UVM_INFO dma_monitor.sv(33) @ 58955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 11dfc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 58955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=3838 io_mem=1 (rdata=0x11dfc)
# UVM_INFO dma_reg_sequence.sv(271) @ 58955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:11dfc Mir:11dfc 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=3d2269a
# UVM_INFO dma_monitor.sv(33) @ 58975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=3d2269a rdata = 11dfc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 58975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 3d2269a Mir: 3d2269a
# UVM_INFO dma_driver.sv(48) @ 58995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=3d2269a
# UVM_INFO dma_monitor.sv(33) @ 58995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 3d2269a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 58995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:3d2269a Mir:3d2269a 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 58995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=fad8081b
# UVM_INFO dma_monitor.sv(33) @ 59015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=fad8081b rdata = 3d2269a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 59015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: fad8081b Mir: fad8081b
# UVM_INFO dma_driver.sv(48) @ 59035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=fad8081b
# UVM_INFO dma_monitor.sv(33) @ 59035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = fad8081b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 59035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: fad8081b Mir: fad8081b
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=c944840b
# UVM_INFO dma_monitor.sv(33) @ 59055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=c944840b rdata = fad8081b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 59055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: c944840b Mir: c944840b
# UVM_INFO dma_driver.sv(48) @ 59075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=c944840b
# UVM_INFO dma_monitor.sv(33) @ 59075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = c944840b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 59075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:c944840b Mir:c944840b 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 59075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xcb58f91d
# UVM_INFO dma_driver.sv(29) @ 59075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=cb58f91d
# UVM_INFO dma_monitor.sv(33) @ 59095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=cb58f91d rdata = c944840b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 59095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x7b11
# UVM_INFO dma_reg_sequence.sv(395) @ 59095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 59095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x9538ba49
# UVM_INFO dma_driver.sv(29) @ 59095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=9538ba49
# UVM_INFO dma_monitor.sv(33) @ 59115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=9538ba49 rdata = c944840b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 59115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x7e
# UVM_INFO dma_reg_sequence.sv(423) @ 59115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=5836fb89
# UVM_INFO dma_monitor.sv(33) @ 59135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=5836fb89 rdata = c944840b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 59135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 5836fb89 Mir: 5836fb89
# UVM_INFO dma_driver.sv(48) @ 59155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=5836fb89
# UVM_INFO dma_monitor.sv(33) @ 59155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 5836fb89 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 59155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 5836fb89 Mir: 5836fb89
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=1b5817ea
# UVM_INFO dma_monitor.sv(33) @ 59175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=1b5817ea rdata = 5836fb89 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 59175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 59195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 59195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 59195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 59195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1db
# UVM_INFO dma_monitor.sv(33) @ 59215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1db rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 59215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1db Mir: 1db
# UVM_INFO dma_driver.sv(48) @ 59235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1db
# UVM_INFO dma_monitor.sv(33) @ 59235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1db wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 59235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1db Mir:1db 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 59235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x20160000
# UVM_INFO dma_driver.sv(29) @ 59235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=18572a32
# UVM_INFO dma_monitor.sv(33) @ 59255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=18572a32 rdata = 1db wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 59255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x18572a32
# UVM_INFO dma_reg_sequence.sv(215) @ 59255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x18570000
# UVM_INFO dma_reg_sequence.sv(221) @ 59255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 59255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=81f8949c
# UVM_INFO dma_monitor.sv(33) @ 59275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=81f8949c rdata = 1db wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 59275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=19022 io_mem=0 (wdata=0x81f8949c)
# UVM_INFO dma_reg_sequence.sv(257) @ 59275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 949c Mir: 949c
# UVM_INFO dma_driver.sv(48) @ 59295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=949c
# UVM_INFO dma_monitor.sv(33) @ 59295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 949c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 59295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=19022 io_mem=0 (rdata=0x949c)
# UVM_INFO dma_reg_sequence.sv(264) @ 59295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:949c Mir:949c 
# UVM_INFO dma_driver.sv(48) @ 59315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=949c
# UVM_INFO dma_monitor.sv(33) @ 59315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 949c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 59315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=19022 io_mem=0 (rdata=0x949c)
# UVM_INFO dma_reg_sequence.sv(271) @ 59315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:949c Mir:949c 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=a92cceee
# UVM_INFO dma_monitor.sv(33) @ 59335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=a92cceee rdata = 949c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 59335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: a92cceee Mir: a92cceee
# UVM_INFO dma_driver.sv(48) @ 59355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=a92cceee
# UVM_INFO dma_monitor.sv(33) @ 59355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = a92cceee wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 59355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:a92cceee Mir:a92cceee 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=f1f0689d
# UVM_INFO dma_monitor.sv(33) @ 59375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=f1f0689d rdata = a92cceee wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 59375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: f1f0689d Mir: f1f0689d
# UVM_INFO dma_driver.sv(48) @ 59395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=f1f0689d
# UVM_INFO dma_monitor.sv(33) @ 59395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = f1f0689d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 59395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: f1f0689d Mir: f1f0689d
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=beaa57b9
# UVM_INFO dma_monitor.sv(33) @ 59415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=beaa57b9 rdata = f1f0689d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 59415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: beaa57b9 Mir: beaa57b9
# UVM_INFO dma_driver.sv(48) @ 59435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=beaa57b9
# UVM_INFO dma_monitor.sv(33) @ 59435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = beaa57b9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 59435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:beaa57b9 Mir:beaa57b9 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 59435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x8a5038e6
# UVM_INFO dma_driver.sv(29) @ 59435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=8a5038e6
# UVM_INFO dma_monitor.sv(33) @ 59455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=8a5038e6 rdata = beaa57b9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 59455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x9f11
# UVM_INFO dma_reg_sequence.sv(395) @ 59455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 59455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xb77ca2b8
# UVM_INFO dma_driver.sv(29) @ 59455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=b77ca2b8
# UVM_INFO dma_monitor.sv(33) @ 59475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=b77ca2b8 rdata = beaa57b9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 59475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0xa2
# UVM_INFO dma_reg_sequence.sv(423) @ 59475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=f18c7ac6
# UVM_INFO dma_monitor.sv(33) @ 59495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=f18c7ac6 rdata = beaa57b9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 59495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: f18c7ac6 Mir: f18c7ac6
# UVM_INFO dma_driver.sv(48) @ 59515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=f18c7ac6
# UVM_INFO dma_monitor.sv(33) @ 59515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = f18c7ac6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 59515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: f18c7ac6 Mir: f18c7ac6
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=e13d63c6
# UVM_INFO dma_monitor.sv(33) @ 59535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=e13d63c6 rdata = f18c7ac6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 59535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 59555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 59555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 59555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 59555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=97
# UVM_INFO dma_monitor.sv(33) @ 59575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=97 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 59575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 97 Mir: 97
# UVM_INFO dma_driver.sv(48) @ 59595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=97
# UVM_INFO dma_monitor.sv(33) @ 59595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 97 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 59595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:97 Mir:97 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 59595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x18570000
# UVM_INFO dma_driver.sv(29) @ 59595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=f88b9e46
# UVM_INFO dma_monitor.sv(33) @ 59615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=f88b9e46 rdata = 97 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 59615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xf88b9e46
# UVM_INFO dma_reg_sequence.sv(215) @ 59615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xf88b0000
# UVM_INFO dma_reg_sequence.sv(221) @ 59615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 59615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=8af543ee
# UVM_INFO dma_monitor.sv(33) @ 59635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=8af543ee rdata = 97 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 59635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=8695 io_mem=1 (wdata=0x8af543ee)
# UVM_INFO dma_reg_sequence.sv(257) @ 59635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 143ee Mir: 143ee
# UVM_INFO dma_driver.sv(48) @ 59655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=143ee
# UVM_INFO dma_monitor.sv(33) @ 59655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 143ee wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 59655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=8695 io_mem=1 (rdata=0x143ee)
# UVM_INFO dma_reg_sequence.sv(264) @ 59655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:143ee Mir:143ee 
# UVM_INFO dma_driver.sv(48) @ 59675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=143ee
# UVM_INFO dma_monitor.sv(33) @ 59675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 143ee wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 59675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=8695 io_mem=1 (rdata=0x143ee)
# UVM_INFO dma_reg_sequence.sv(271) @ 59675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:143ee Mir:143ee 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=c256a27e
# UVM_INFO dma_monitor.sv(33) @ 59695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=c256a27e rdata = 143ee wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 59695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: c256a27e Mir: c256a27e
# UVM_INFO dma_driver.sv(48) @ 59715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=c256a27e
# UVM_INFO dma_monitor.sv(33) @ 59715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = c256a27e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 59715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:c256a27e Mir:c256a27e 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=1c7b470c
# UVM_INFO dma_monitor.sv(33) @ 59735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=1c7b470c rdata = c256a27e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 59735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 1c7b470c Mir: 1c7b470c
# UVM_INFO dma_driver.sv(48) @ 59755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=1c7b470c
# UVM_INFO dma_monitor.sv(33) @ 59755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 1c7b470c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 59755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 1c7b470c Mir: 1c7b470c
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=28692a6f
# UVM_INFO dma_monitor.sv(33) @ 59775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=28692a6f rdata = 1c7b470c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 59775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 28692a6f Mir: 28692a6f
# UVM_INFO dma_driver.sv(48) @ 59795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=28692a6f
# UVM_INFO dma_monitor.sv(33) @ 59795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 28692a6f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 59795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:28692a6f Mir:28692a6f 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 59795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x36f5d709
# UVM_INFO dma_driver.sv(29) @ 59795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=36f5d709
# UVM_INFO dma_monitor.sv(33) @ 59815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=36f5d709 rdata = 28692a6f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 59815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xc311
# UVM_INFO dma_reg_sequence.sv(395) @ 59815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 59815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x8ab64caa
# UVM_INFO dma_driver.sv(29) @ 59815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=8ab64caa
# UVM_INFO dma_monitor.sv(33) @ 59835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=8ab64caa rdata = 28692a6f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 59835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0xc6
# UVM_INFO dma_reg_sequence.sv(423) @ 59835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=e5d323f7
# UVM_INFO dma_monitor.sv(33) @ 59855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=e5d323f7 rdata = 28692a6f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 59855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: e5d323f7 Mir: e5d323f7
# UVM_INFO dma_driver.sv(48) @ 59875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=e5d323f7
# UVM_INFO dma_monitor.sv(33) @ 59875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = e5d323f7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 59875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: e5d323f7 Mir: e5d323f7
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=e2c79546
# UVM_INFO dma_monitor.sv(33) @ 59895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=e2c79546 rdata = e5d323f7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 59895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 59915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 59915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 59915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 59915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=18a
# UVM_INFO dma_monitor.sv(33) @ 59935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=18a rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 59935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 18a Mir: 18a
# UVM_INFO dma_driver.sv(48) @ 59955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=18a
# UVM_INFO dma_monitor.sv(33) @ 59955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 18a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 59955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:18a Mir:18a 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 59955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xf88b0000
# UVM_INFO dma_driver.sv(29) @ 59955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=2153f9a5
# UVM_INFO dma_monitor.sv(33) @ 59975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=2153f9a5 rdata = 18a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 59975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x2153f9a5
# UVM_INFO dma_reg_sequence.sv(215) @ 59975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x21530000
# UVM_INFO dma_reg_sequence.sv(221) @ 59975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 59975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 59975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=862f7d77
# UVM_INFO dma_monitor.sv(33) @ 59995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=862f7d77 rdata = 18a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 59995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=16059 io_mem=1 (wdata=0x862f7d77)
# UVM_INFO dma_reg_sequence.sv(257) @ 59995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 17d77 Mir: 17d77
# UVM_INFO dma_driver.sv(48) @ 60015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=17d77
# UVM_INFO dma_monitor.sv(33) @ 60015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 17d77 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 60015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=16059 io_mem=1 (rdata=0x17d77)
# UVM_INFO dma_reg_sequence.sv(264) @ 60015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:17d77 Mir:17d77 
# UVM_INFO dma_driver.sv(48) @ 60035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=17d76
# UVM_INFO dma_monitor.sv(33) @ 60035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 17d76 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 60035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=16059 io_mem=1 (rdata=0x17d76)
# UVM_INFO dma_reg_sequence.sv(271) @ 60035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:17d76 Mir:17d76 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=4965c0c4
# UVM_INFO dma_monitor.sv(33) @ 60055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=4965c0c4 rdata = 17d76 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 60055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 4965c0c4 Mir: 4965c0c4
# UVM_INFO dma_driver.sv(48) @ 60075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=4965c0c4
# UVM_INFO dma_monitor.sv(33) @ 60075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 4965c0c4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 60075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:4965c0c4 Mir:4965c0c4 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=16c0ea20
# UVM_INFO dma_monitor.sv(33) @ 60095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=16c0ea20 rdata = 4965c0c4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 60095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 16c0ea20 Mir: 16c0ea20
# UVM_INFO dma_driver.sv(48) @ 60115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=16c0ea20
# UVM_INFO dma_monitor.sv(33) @ 60115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 16c0ea20 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 60115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 16c0ea20 Mir: 16c0ea20
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=4a520eb7
# UVM_INFO dma_monitor.sv(33) @ 60135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=4a520eb7 rdata = 16c0ea20 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 60135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 4a520eb7 Mir: 4a520eb7
# UVM_INFO dma_driver.sv(48) @ 60155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=4a520eb7
# UVM_INFO dma_monitor.sv(33) @ 60155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 4a520eb7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 60155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:4a520eb7 Mir:4a520eb7 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 60155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x1dcf02ec
# UVM_INFO dma_driver.sv(29) @ 60155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=1dcf02ec
# UVM_INFO dma_monitor.sv(33) @ 60175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=1dcf02ec rdata = 4a520eb7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 60175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 60175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 60175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xe2f35fad
# UVM_INFO dma_driver.sv(29) @ 60175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=e2f35fad
# UVM_INFO dma_monitor.sv(33) @ 60195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=e2f35fad rdata = 4a520eb7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 60195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 60195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=8e7d27ce
# UVM_INFO dma_monitor.sv(33) @ 60215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=8e7d27ce rdata = 4a520eb7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 60215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 8e7d27ce Mir: 8e7d27ce
# UVM_INFO dma_driver.sv(48) @ 60235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=8e7d27ce
# UVM_INFO dma_monitor.sv(33) @ 60235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 8e7d27ce wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 60235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 8e7d27ce Mir: 8e7d27ce
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=e1ee46a1
# UVM_INFO dma_monitor.sv(33) @ 60255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=e1ee46a1 rdata = 8e7d27ce wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 60255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 60275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 60275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 60275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 60275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=8b
# UVM_INFO dma_monitor.sv(33) @ 60295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=8b rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 60295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 8b Mir: 8b
# UVM_INFO dma_driver.sv(48) @ 60315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=8b
# UVM_INFO dma_monitor.sv(33) @ 60315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 8b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 60315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:8b Mir:8b 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 60315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x21530000
# UVM_INFO dma_driver.sv(29) @ 60315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=9a3851f0
# UVM_INFO dma_monitor.sv(33) @ 60335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=9a3851f0 rdata = 8b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 60335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x9a3851f0
# UVM_INFO dma_reg_sequence.sv(215) @ 60335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x9a380000
# UVM_INFO dma_reg_sequence.sv(221) @ 60335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 60335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=f162c633
# UVM_INFO dma_monitor.sv(33) @ 60355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=f162c633 rdata = 8b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 60355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=25369 io_mem=0 (wdata=0xf162c633)
# UVM_INFO dma_reg_sequence.sv(257) @ 60355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: c633 Mir: c633
# UVM_INFO dma_driver.sv(48) @ 60375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=c633
# UVM_INFO dma_monitor.sv(33) @ 60375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = c633 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 60375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=25369 io_mem=0 (rdata=0xc633)
# UVM_INFO dma_reg_sequence.sv(264) @ 60375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:c633 Mir:c633 
# UVM_INFO dma_driver.sv(48) @ 60395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=c632
# UVM_INFO dma_monitor.sv(33) @ 60395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = c632 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 60395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=25369 io_mem=0 (rdata=0xc632)
# UVM_INFO dma_reg_sequence.sv(271) @ 60395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:c632 Mir:c632 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=901ba2be
# UVM_INFO dma_monitor.sv(33) @ 60415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=901ba2be rdata = c632 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 60415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 901ba2be Mir: 901ba2be
# UVM_INFO dma_driver.sv(48) @ 60435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=901ba2be
# UVM_INFO dma_monitor.sv(33) @ 60435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 901ba2be wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 60435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:901ba2be Mir:901ba2be 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=f4921e60
# UVM_INFO dma_monitor.sv(33) @ 60455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=f4921e60 rdata = 901ba2be wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 60455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: f4921e60 Mir: f4921e60
# UVM_INFO dma_driver.sv(48) @ 60475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=f4921e60
# UVM_INFO dma_monitor.sv(33) @ 60475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = f4921e60 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 60475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: f4921e60 Mir: f4921e60
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=8d39ceb7
# UVM_INFO dma_monitor.sv(33) @ 60495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=8d39ceb7 rdata = f4921e60 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 60495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 8d39ceb7 Mir: 8d39ceb7
# UVM_INFO dma_driver.sv(48) @ 60515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=8d39ceb7
# UVM_INFO dma_monitor.sv(33) @ 60515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 8d39ceb7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 60515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:8d39ceb7 Mir:8d39ceb7 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 60515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xca9985fe
# UVM_INFO dma_driver.sv(29) @ 60515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=ca9985fe
# UVM_INFO dma_monitor.sv(33) @ 60535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=ca9985fe rdata = 8d39ceb7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 60535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 60535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 60535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xc050dc10
# UVM_INFO dma_driver.sv(29) @ 60535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=c050dc10
# UVM_INFO dma_monitor.sv(33) @ 60555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=c050dc10 rdata = 8d39ceb7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 60555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 60555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=8f3d2e6a
# UVM_INFO dma_monitor.sv(33) @ 60575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=8f3d2e6a rdata = 8d39ceb7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 60575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 8f3d2e6a Mir: 8f3d2e6a
# UVM_INFO dma_driver.sv(48) @ 60595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=8f3d2e6a
# UVM_INFO dma_monitor.sv(33) @ 60595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 8f3d2e6a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 60595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 8f3d2e6a Mir: 8f3d2e6a
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=eacb387f
# UVM_INFO dma_monitor.sv(33) @ 60615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=eacb387f rdata = 8f3d2e6a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 60615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 60635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 60635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 60635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 60635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=153
# UVM_INFO dma_monitor.sv(33) @ 60655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=153 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 60655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 153 Mir: 153
# UVM_INFO dma_driver.sv(48) @ 60675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=153
# UVM_INFO dma_monitor.sv(33) @ 60675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 153 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 60675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:153 Mir:153 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 60675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x9a380000
# UVM_INFO dma_driver.sv(29) @ 60675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=4d3fe47d
# UVM_INFO dma_monitor.sv(33) @ 60695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=4d3fe47d rdata = 153 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 60695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x4d3fe47d
# UVM_INFO dma_reg_sequence.sv(215) @ 60695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x4d3f0000
# UVM_INFO dma_reg_sequence.sv(221) @ 60695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 60695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=4b8b9d74
# UVM_INFO dma_monitor.sv(33) @ 60715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=4b8b9d74 rdata = 153 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 60715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=20154 io_mem=1 (wdata=0x4b8b9d74)
# UVM_INFO dma_reg_sequence.sv(257) @ 60715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 19d74 Mir: 19d74
# UVM_INFO dma_driver.sv(48) @ 60735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=19d74
# UVM_INFO dma_monitor.sv(33) @ 60735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 19d74 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 60735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=20154 io_mem=1 (rdata=0x19d74)
# UVM_INFO dma_reg_sequence.sv(264) @ 60735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:19d74 Mir:19d74 
# UVM_INFO dma_driver.sv(48) @ 60755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=19d74
# UVM_INFO dma_monitor.sv(33) @ 60755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 19d74 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 60755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=20154 io_mem=1 (rdata=0x19d74)
# UVM_INFO dma_reg_sequence.sv(271) @ 60755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:19d74 Mir:19d74 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=4daffe37
# UVM_INFO dma_monitor.sv(33) @ 60775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=4daffe37 rdata = 19d74 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 60775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 4daffe37 Mir: 4daffe37
# UVM_INFO dma_driver.sv(48) @ 60795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=4daffe37
# UVM_INFO dma_monitor.sv(33) @ 60795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 4daffe37 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 60795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:4daffe37 Mir:4daffe37 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=caf008b9
# UVM_INFO dma_monitor.sv(33) @ 60815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=caf008b9 rdata = 4daffe37 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 60815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: caf008b9 Mir: caf008b9
# UVM_INFO dma_driver.sv(48) @ 60835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=caf008b9
# UVM_INFO dma_monitor.sv(33) @ 60835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = caf008b9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 60835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: caf008b9 Mir: caf008b9
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=eda47e9a
# UVM_INFO dma_monitor.sv(33) @ 60855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=eda47e9a rdata = caf008b9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 60855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: eda47e9a Mir: eda47e9a
# UVM_INFO dma_driver.sv(48) @ 60875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=eda47e9a
# UVM_INFO dma_monitor.sv(33) @ 60875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = eda47e9a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 60875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:eda47e9a Mir:eda47e9a 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 60875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xacb695a2
# UVM_INFO dma_driver.sv(29) @ 60875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=acb695a2
# UVM_INFO dma_monitor.sv(33) @ 60895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=acb695a2 rdata = eda47e9a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 60895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 60895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 60895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x56131ccb
# UVM_INFO dma_driver.sv(29) @ 60895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=56131ccb
# UVM_INFO dma_monitor.sv(33) @ 60915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=56131ccb rdata = eda47e9a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 60915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 60915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=cdcad447
# UVM_INFO dma_monitor.sv(33) @ 60935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=cdcad447 rdata = eda47e9a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 60935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: cdcad447 Mir: cdcad447
# UVM_INFO dma_driver.sv(48) @ 60955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=cdcad447
# UVM_INFO dma_monitor.sv(33) @ 60955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = cdcad447 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 60955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: cdcad447 Mir: cdcad447
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=cf651ee
# UVM_INFO dma_monitor.sv(33) @ 60975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=cf651ee rdata = cdcad447 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 60975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 60995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 60995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 60995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 60995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 60995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=113
# UVM_INFO dma_monitor.sv(33) @ 61015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=113 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 61015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 113 Mir: 113
# UVM_INFO dma_driver.sv(48) @ 61035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=113
# UVM_INFO dma_monitor.sv(33) @ 61035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 113 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 61035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:113 Mir:113 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 61035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x4d3f0000
# UVM_INFO dma_driver.sv(29) @ 61035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=6a3c0f37
# UVM_INFO dma_monitor.sv(33) @ 61055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=6a3c0f37 rdata = 113 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 61055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x6a3c0f37
# UVM_INFO dma_reg_sequence.sv(215) @ 61055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x6a3c0000
# UVM_INFO dma_reg_sequence.sv(221) @ 61055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 61055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=cf45645
# UVM_INFO dma_monitor.sv(33) @ 61075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=cf45645 rdata = 113 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 61075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=11042 io_mem=0 (wdata=0xcf45645)
# UVM_INFO dma_reg_sequence.sv(257) @ 61075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 5645 Mir: 5645
# UVM_INFO dma_driver.sv(48) @ 61095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=5645
# UVM_INFO dma_monitor.sv(33) @ 61095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 5645 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 61095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=11042 io_mem=0 (rdata=0x5645)
# UVM_INFO dma_reg_sequence.sv(264) @ 61095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:5645 Mir:5645 
# UVM_INFO dma_driver.sv(48) @ 61115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=5644
# UVM_INFO dma_monitor.sv(33) @ 61115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 5644 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 61115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=11042 io_mem=0 (rdata=0x5644)
# UVM_INFO dma_reg_sequence.sv(271) @ 61115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:5644 Mir:5644 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=5da48240
# UVM_INFO dma_monitor.sv(33) @ 61135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=5da48240 rdata = 5644 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 61135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 5da48240 Mir: 5da48240
# UVM_INFO dma_driver.sv(48) @ 61155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=5da48240
# UVM_INFO dma_monitor.sv(33) @ 61155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 5da48240 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 61155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:5da48240 Mir:5da48240 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=b461473d
# UVM_INFO dma_monitor.sv(33) @ 61175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=b461473d rdata = 5da48240 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 61175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: b461473d Mir: b461473d
# UVM_INFO dma_driver.sv(48) @ 61195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=b461473d
# UVM_INFO dma_monitor.sv(33) @ 61195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = b461473d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 61195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: b461473d Mir: b461473d
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=dec9209a
# UVM_INFO dma_monitor.sv(33) @ 61215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=dec9209a rdata = b461473d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 61215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: dec9209a Mir: dec9209a
# UVM_INFO dma_driver.sv(48) @ 61235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=dec9209a
# UVM_INFO dma_monitor.sv(33) @ 61235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = dec9209a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 61235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:dec9209a Mir:dec9209a 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 61235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xf87a5ea6
# UVM_INFO dma_driver.sv(29) @ 61235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=f87a5ea6
# UVM_INFO dma_monitor.sv(33) @ 61255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=f87a5ea6 rdata = dec9209a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 61255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 61255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 61255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x84b12a5d
# UVM_INFO dma_driver.sv(29) @ 61255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=84b12a5d
# UVM_INFO dma_monitor.sv(33) @ 61275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=84b12a5d rdata = dec9209a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 61275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 61275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=32622536
# UVM_INFO dma_monitor.sv(33) @ 61295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=32622536 rdata = dec9209a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 61295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 32622536 Mir: 32622536
# UVM_INFO dma_driver.sv(48) @ 61315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=32622536
# UVM_INFO dma_monitor.sv(33) @ 61315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 32622536 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 61315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 32622536 Mir: 32622536
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=7c4bcad8
# UVM_INFO dma_monitor.sv(33) @ 61335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=7c4bcad8 rdata = 32622536 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 61335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 61355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 61355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 61355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 61355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=39
# UVM_INFO dma_monitor.sv(33) @ 61375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=39 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 61375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 39 Mir: 39
# UVM_INFO dma_driver.sv(48) @ 61395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=39
# UVM_INFO dma_monitor.sv(33) @ 61395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 39 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 61395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:39 Mir:39 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 61395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x6a3c0000
# UVM_INFO dma_driver.sv(29) @ 61395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=e583fda6
# UVM_INFO dma_monitor.sv(33) @ 61415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=e583fda6 rdata = 39 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 61415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xe583fda6
# UVM_INFO dma_reg_sequence.sv(215) @ 61415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xe5830000
# UVM_INFO dma_reg_sequence.sv(221) @ 61415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 61415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=c08d2df4
# UVM_INFO dma_monitor.sv(33) @ 61435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=c08d2df4 rdata = 39 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 61435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=5882 io_mem=1 (wdata=0xc08d2df4)
# UVM_INFO dma_reg_sequence.sv(257) @ 61435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 12df4 Mir: 12df4
# UVM_INFO dma_driver.sv(48) @ 61455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=12df4
# UVM_INFO dma_monitor.sv(33) @ 61455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 12df4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 61455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=5882 io_mem=1 (rdata=0x12df4)
# UVM_INFO dma_reg_sequence.sv(264) @ 61455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:12df4 Mir:12df4 
# UVM_INFO dma_driver.sv(48) @ 61475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=12df4
# UVM_INFO dma_monitor.sv(33) @ 61475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 12df4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 61475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=5882 io_mem=1 (rdata=0x12df4)
# UVM_INFO dma_reg_sequence.sv(271) @ 61475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:12df4 Mir:12df4 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=eb06adc5
# UVM_INFO dma_monitor.sv(33) @ 61495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=eb06adc5 rdata = 12df4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 61495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: eb06adc5 Mir: eb06adc5
# UVM_INFO dma_driver.sv(48) @ 61515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=eb06adc5
# UVM_INFO dma_monitor.sv(33) @ 61515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = eb06adc5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 61515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:eb06adc5 Mir:eb06adc5 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=62b82789
# UVM_INFO dma_monitor.sv(33) @ 61535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=62b82789 rdata = eb06adc5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 61535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 62b82789 Mir: 62b82789
# UVM_INFO dma_driver.sv(48) @ 61555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=62b82789
# UVM_INFO dma_monitor.sv(33) @ 61555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 62b82789 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 61555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 62b82789 Mir: 62b82789
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=ee854940
# UVM_INFO dma_monitor.sv(33) @ 61575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=ee854940 rdata = 62b82789 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 61575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: ee854940 Mir: ee854940
# UVM_INFO dma_driver.sv(48) @ 61595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=ee854940
# UVM_INFO dma_monitor.sv(33) @ 61595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = ee854940 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 61595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:ee854940 Mir:ee854940 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 61595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xf8dc0e5a
# UVM_INFO dma_driver.sv(29) @ 61595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=f8dc0e5a
# UVM_INFO dma_monitor.sv(33) @ 61615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=f8dc0e5a rdata = ee854940 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 61615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 61615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 61615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xe0fe94b8
# UVM_INFO dma_driver.sv(29) @ 61615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=e0fe94b8
# UVM_INFO dma_monitor.sv(33) @ 61635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=e0fe94b8 rdata = ee854940 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 61635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 61635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=8d4a83f0
# UVM_INFO dma_monitor.sv(33) @ 61655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=8d4a83f0 rdata = ee854940 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 61655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 8d4a83f0 Mir: 8d4a83f0
# UVM_INFO dma_driver.sv(48) @ 61675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=8d4a83f0
# UVM_INFO dma_monitor.sv(33) @ 61675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 8d4a83f0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 61675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 8d4a83f0 Mir: 8d4a83f0
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=6a806150
# UVM_INFO dma_monitor.sv(33) @ 61695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=6a806150 rdata = 8d4a83f0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 61695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 61715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 61715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 61715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 61715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=5a
# UVM_INFO dma_monitor.sv(33) @ 61735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=5a rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 61735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 5a Mir: 5a
# UVM_INFO dma_driver.sv(48) @ 61755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=5a
# UVM_INFO dma_monitor.sv(33) @ 61755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 5a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 61755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:5a Mir:5a 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 61755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xe5830000
# UVM_INFO dma_driver.sv(29) @ 61755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=5592207f
# UVM_INFO dma_monitor.sv(33) @ 61775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=5592207f rdata = 5a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 61775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x5592207f
# UVM_INFO dma_reg_sequence.sv(215) @ 61775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x55920000
# UVM_INFO dma_reg_sequence.sv(221) @ 61775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 61775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=115c5573
# UVM_INFO dma_monitor.sv(33) @ 61795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=115c5573 rdata = 5a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 61795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=10937 io_mem=0 (wdata=0x115c5573)
# UVM_INFO dma_reg_sequence.sv(257) @ 61795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 5573 Mir: 5573
# UVM_INFO dma_driver.sv(48) @ 61815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=5573
# UVM_INFO dma_monitor.sv(33) @ 61815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 5573 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 61815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=10937 io_mem=0 (rdata=0x5573)
# UVM_INFO dma_reg_sequence.sv(264) @ 61815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:5573 Mir:5573 
# UVM_INFO dma_driver.sv(48) @ 61835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=5572
# UVM_INFO dma_monitor.sv(33) @ 61835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 5572 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 61835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=10937 io_mem=0 (rdata=0x5572)
# UVM_INFO dma_reg_sequence.sv(271) @ 61835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:5572 Mir:5572 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=adec92e6
# UVM_INFO dma_monitor.sv(33) @ 61855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=adec92e6 rdata = 5572 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 61855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: adec92e6 Mir: adec92e6
# UVM_INFO dma_driver.sv(48) @ 61875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=adec92e6
# UVM_INFO dma_monitor.sv(33) @ 61875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = adec92e6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 61875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:adec92e6 Mir:adec92e6 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=e930dac8
# UVM_INFO dma_monitor.sv(33) @ 61895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=e930dac8 rdata = adec92e6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 61895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: e930dac8 Mir: e930dac8
# UVM_INFO dma_driver.sv(48) @ 61915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=e930dac8
# UVM_INFO dma_monitor.sv(33) @ 61915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = e930dac8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 61915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: e930dac8 Mir: e930dac8
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=72a8c971
# UVM_INFO dma_monitor.sv(33) @ 61935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=72a8c971 rdata = e930dac8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 61935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 72a8c971 Mir: 72a8c971
# UVM_INFO dma_driver.sv(48) @ 61955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=72a8c971
# UVM_INFO dma_monitor.sv(33) @ 61955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 72a8c971 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 61955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:72a8c971 Mir:72a8c971 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 61955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x4974454b
# UVM_INFO dma_driver.sv(29) @ 61955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=4974454b
# UVM_INFO dma_monitor.sv(33) @ 61975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=4974454b rdata = 72a8c971 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 61975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 61975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 61975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xb36f2a0f
# UVM_INFO dma_driver.sv(29) @ 61975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=b36f2a0f
# UVM_INFO dma_monitor.sv(33) @ 61995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=b36f2a0f rdata = 72a8c971 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 61995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 61995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 61995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=99a97d80
# UVM_INFO dma_monitor.sv(33) @ 62015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=99a97d80 rdata = 72a8c971 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 62015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 99a97d80 Mir: 99a97d80
# UVM_INFO dma_driver.sv(48) @ 62035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=99a97d80
# UVM_INFO dma_monitor.sv(33) @ 62035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 99a97d80 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 62035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 99a97d80 Mir: 99a97d80
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=8401e70c
# UVM_INFO dma_monitor.sv(33) @ 62055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=8401e70c rdata = 99a97d80 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 62055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 62075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 62075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 62075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 62075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=af
# UVM_INFO dma_monitor.sv(33) @ 62095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=af rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 62095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: af Mir: af
# UVM_INFO dma_driver.sv(48) @ 62115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=af
# UVM_INFO dma_monitor.sv(33) @ 62115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = af wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 62115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:af Mir:af 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 62115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x55920000
# UVM_INFO dma_driver.sv(29) @ 62115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=472989c2
# UVM_INFO dma_monitor.sv(33) @ 62135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=472989c2 rdata = af wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 62135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x472989c2
# UVM_INFO dma_reg_sequence.sv(215) @ 62135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x47290000
# UVM_INFO dma_reg_sequence.sv(221) @ 62135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 62135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=3817ab91
# UVM_INFO dma_monitor.sv(33) @ 62155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=3817ab91 rdata = af wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 62155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=21960 io_mem=1 (wdata=0x3817ab91)
# UVM_INFO dma_reg_sequence.sv(257) @ 62155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1ab91 Mir: 1ab91
# UVM_INFO dma_driver.sv(48) @ 62175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1ab91
# UVM_INFO dma_monitor.sv(33) @ 62175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1ab91 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 62175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=21960 io_mem=1 (rdata=0x1ab91)
# UVM_INFO dma_reg_sequence.sv(264) @ 62175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1ab91 Mir:1ab91 
# UVM_INFO dma_driver.sv(48) @ 62195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1ab90
# UVM_INFO dma_monitor.sv(33) @ 62195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1ab90 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 62195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=21960 io_mem=1 (rdata=0x1ab90)
# UVM_INFO dma_reg_sequence.sv(271) @ 62195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1ab90 Mir:1ab90 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=684e81ce
# UVM_INFO dma_monitor.sv(33) @ 62215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=684e81ce rdata = 1ab90 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 62215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 684e81ce Mir: 684e81ce
# UVM_INFO dma_driver.sv(48) @ 62235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=684e81ce
# UVM_INFO dma_monitor.sv(33) @ 62235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 684e81ce wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 62235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:684e81ce Mir:684e81ce 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=6b027943
# UVM_INFO dma_monitor.sv(33) @ 62255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=6b027943 rdata = 684e81ce wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 62255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 6b027943 Mir: 6b027943
# UVM_INFO dma_driver.sv(48) @ 62275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=6b027943
# UVM_INFO dma_monitor.sv(33) @ 62275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 6b027943 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 62275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 6b027943 Mir: 6b027943
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=36e7047a
# UVM_INFO dma_monitor.sv(33) @ 62295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=36e7047a rdata = 6b027943 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 62295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 36e7047a Mir: 36e7047a
# UVM_INFO dma_driver.sv(48) @ 62315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=36e7047a
# UVM_INFO dma_monitor.sv(33) @ 62315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 36e7047a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 62315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:36e7047a Mir:36e7047a 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 62315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x5a63f27c
# UVM_INFO dma_driver.sv(29) @ 62315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=5a63f27c
# UVM_INFO dma_monitor.sv(33) @ 62335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=5a63f27c rdata = 36e7047a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 62335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 62335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 62335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x525c7ef2
# UVM_INFO dma_driver.sv(29) @ 62335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=525c7ef2
# UVM_INFO dma_monitor.sv(33) @ 62355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=525c7ef2 rdata = 36e7047a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 62355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 62355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=4a4025a5
# UVM_INFO dma_monitor.sv(33) @ 62375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=4a4025a5 rdata = 36e7047a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 62375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 4a4025a5 Mir: 4a4025a5
# UVM_INFO dma_driver.sv(48) @ 62395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=4a4025a5
# UVM_INFO dma_monitor.sv(33) @ 62395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 4a4025a5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 62395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 4a4025a5 Mir: 4a4025a5
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=d6b01609
# UVM_INFO dma_monitor.sv(33) @ 62415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=d6b01609 rdata = 4a4025a5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 62415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 62435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 62435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 62435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 62435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=5f
# UVM_INFO dma_monitor.sv(33) @ 62455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=5f rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 62455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 5f Mir: 5f
# UVM_INFO dma_driver.sv(48) @ 62475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=5f
# UVM_INFO dma_monitor.sv(33) @ 62475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 5f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 62475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:5f Mir:5f 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 62475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x47290000
# UVM_INFO dma_driver.sv(29) @ 62475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=ae720f0
# UVM_INFO dma_monitor.sv(33) @ 62495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=ae720f0 rdata = 5f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 62495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xae720f0
# UVM_INFO dma_reg_sequence.sv(215) @ 62495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xae70000
# UVM_INFO dma_reg_sequence.sv(221) @ 62495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 62495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=58855727
# UVM_INFO dma_monitor.sv(33) @ 62515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=58855727 rdata = 5f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 62515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=11155 io_mem=1 (wdata=0x58855727)
# UVM_INFO dma_reg_sequence.sv(257) @ 62515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 15727 Mir: 15727
# UVM_INFO dma_driver.sv(48) @ 62535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=15727
# UVM_INFO dma_monitor.sv(33) @ 62535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 15727 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 62535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=11155 io_mem=1 (rdata=0x15727)
# UVM_INFO dma_reg_sequence.sv(264) @ 62535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:15727 Mir:15727 
# UVM_INFO dma_driver.sv(48) @ 62555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=15726
# UVM_INFO dma_monitor.sv(33) @ 62555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 15726 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 62555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=11155 io_mem=1 (rdata=0x15726)
# UVM_INFO dma_reg_sequence.sv(271) @ 62555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:15726 Mir:15726 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=a7c44f8b
# UVM_INFO dma_monitor.sv(33) @ 62575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=a7c44f8b rdata = 15726 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 62575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: a7c44f8b Mir: a7c44f8b
# UVM_INFO dma_driver.sv(48) @ 62595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=a7c44f8b
# UVM_INFO dma_monitor.sv(33) @ 62595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = a7c44f8b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 62595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:a7c44f8b Mir:a7c44f8b 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=414743b7
# UVM_INFO dma_monitor.sv(33) @ 62615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=414743b7 rdata = a7c44f8b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 62615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 414743b7 Mir: 414743b7
# UVM_INFO dma_driver.sv(48) @ 62635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=414743b7
# UVM_INFO dma_monitor.sv(33) @ 62635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 414743b7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 62635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 414743b7 Mir: 414743b7
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=4e0ab5a3
# UVM_INFO dma_monitor.sv(33) @ 62655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=4e0ab5a3 rdata = 414743b7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 62655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 4e0ab5a3 Mir: 4e0ab5a3
# UVM_INFO dma_driver.sv(48) @ 62675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=4e0ab5a3
# UVM_INFO dma_monitor.sv(33) @ 62675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 4e0ab5a3 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 62675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:4e0ab5a3 Mir:4e0ab5a3 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 62675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x5c146a45
# UVM_INFO dma_driver.sv(29) @ 62675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=5c146a45
# UVM_INFO dma_monitor.sv(33) @ 62695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=5c146a45 rdata = 4e0ab5a3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 62695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 62695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 62695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x2b6c1a7c
# UVM_INFO dma_driver.sv(29) @ 62695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=2b6c1a7c
# UVM_INFO dma_monitor.sv(33) @ 62715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=2b6c1a7c rdata = 4e0ab5a3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 62715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 62715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=71ce57bf
# UVM_INFO dma_monitor.sv(33) @ 62735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=71ce57bf rdata = 4e0ab5a3 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 62735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 71ce57bf Mir: 71ce57bf
# UVM_INFO dma_driver.sv(48) @ 62755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=71ce57bf
# UVM_INFO dma_monitor.sv(33) @ 62755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 71ce57bf wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 62755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 71ce57bf Mir: 71ce57bf
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=811ebe2e
# UVM_INFO dma_monitor.sv(33) @ 62775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=811ebe2e rdata = 71ce57bf wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 62775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 62795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 62795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 62795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 62795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=f4
# UVM_INFO dma_monitor.sv(33) @ 62815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=f4 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 62815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: f4 Mir: f4
# UVM_INFO dma_driver.sv(48) @ 62835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=f4
# UVM_INFO dma_monitor.sv(33) @ 62835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = f4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 62835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:f4 Mir:f4 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 62835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xae70000
# UVM_INFO dma_driver.sv(29) @ 62835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=1f45001a
# UVM_INFO dma_monitor.sv(33) @ 62855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=1f45001a rdata = f4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 62855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x1f45001a
# UVM_INFO dma_reg_sequence.sv(215) @ 62855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x1f450000
# UVM_INFO dma_reg_sequence.sv(221) @ 62855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 62855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=70f22304
# UVM_INFO dma_monitor.sv(33) @ 62875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=70f22304 rdata = f4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 62875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=4482 io_mem=0 (wdata=0x70f22304)
# UVM_INFO dma_reg_sequence.sv(257) @ 62875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 2304 Mir: 2304
# UVM_INFO dma_driver.sv(48) @ 62895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=2304
# UVM_INFO dma_monitor.sv(33) @ 62895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 2304 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 62895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=4482 io_mem=0 (rdata=0x2304)
# UVM_INFO dma_reg_sequence.sv(264) @ 62895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:2304 Mir:2304 
# UVM_INFO dma_driver.sv(48) @ 62915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=2304
# UVM_INFO dma_monitor.sv(33) @ 62915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 2304 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 62915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=4482 io_mem=0 (rdata=0x2304)
# UVM_INFO dma_reg_sequence.sv(271) @ 62915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:2304 Mir:2304 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=c71b38a2
# UVM_INFO dma_monitor.sv(33) @ 62935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=c71b38a2 rdata = 2304 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 62935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: c71b38a2 Mir: c71b38a2
# UVM_INFO dma_driver.sv(48) @ 62955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=c71b38a2
# UVM_INFO dma_monitor.sv(33) @ 62955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = c71b38a2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 62955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:c71b38a2 Mir:c71b38a2 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=c6c4daea
# UVM_INFO dma_monitor.sv(33) @ 62975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=c6c4daea rdata = c71b38a2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 62975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: c6c4daea Mir: c6c4daea
# UVM_INFO dma_driver.sv(48) @ 62995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=c6c4daea
# UVM_INFO dma_monitor.sv(33) @ 62995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = c6c4daea wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 62995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: c6c4daea Mir: c6c4daea
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 62995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=db6788c2
# UVM_INFO dma_monitor.sv(33) @ 63015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=db6788c2 rdata = c6c4daea wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 63015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: db6788c2 Mir: db6788c2
# UVM_INFO dma_driver.sv(48) @ 63035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=db6788c2
# UVM_INFO dma_monitor.sv(33) @ 63035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = db6788c2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 63035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:db6788c2 Mir:db6788c2 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 63035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xf816034e
# UVM_INFO dma_driver.sv(29) @ 63035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=f816034e
# UVM_INFO dma_monitor.sv(33) @ 63055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=f816034e rdata = db6788c2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 63055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 63055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 63055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x598d5b33
# UVM_INFO dma_driver.sv(29) @ 63055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=598d5b33
# UVM_INFO dma_monitor.sv(33) @ 63075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=598d5b33 rdata = db6788c2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 63075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 63075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=273ff094
# UVM_INFO dma_monitor.sv(33) @ 63095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=273ff094 rdata = db6788c2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 63095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 273ff094 Mir: 273ff094
# UVM_INFO dma_driver.sv(48) @ 63115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=273ff094
# UVM_INFO dma_monitor.sv(33) @ 63115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 273ff094 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 63115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 273ff094 Mir: 273ff094
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=4e34940d
# UVM_INFO dma_monitor.sv(33) @ 63135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=4e34940d rdata = 273ff094 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 63135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 63155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 63155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 63155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 63155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=f6
# UVM_INFO dma_monitor.sv(33) @ 63175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=f6 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 63175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: f6 Mir: f6
# UVM_INFO dma_driver.sv(48) @ 63195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=f6
# UVM_INFO dma_monitor.sv(33) @ 63195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = f6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 63195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:f6 Mir:f6 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 63195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x1f450000
# UVM_INFO dma_driver.sv(29) @ 63195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=4a220340
# UVM_INFO dma_monitor.sv(33) @ 63215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=4a220340 rdata = f6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 63215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x4a220340
# UVM_INFO dma_reg_sequence.sv(215) @ 63215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x4a220000
# UVM_INFO dma_reg_sequence.sv(221) @ 63215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 63215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=e31cecff
# UVM_INFO dma_monitor.sv(33) @ 63235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=e31cecff rdata = f6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 63235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=30335 io_mem=0 (wdata=0xe31cecff)
# UVM_INFO dma_reg_sequence.sv(257) @ 63235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: ecff Mir: ecff
# UVM_INFO dma_driver.sv(48) @ 63255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=ecff
# UVM_INFO dma_monitor.sv(33) @ 63255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = ecff wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 63255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=30335 io_mem=0 (rdata=0xecff)
# UVM_INFO dma_reg_sequence.sv(264) @ 63255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:ecff Mir:ecff 
# UVM_INFO dma_driver.sv(48) @ 63275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=ecfe
# UVM_INFO dma_monitor.sv(33) @ 63275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = ecfe wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 63275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=30335 io_mem=0 (rdata=0xecfe)
# UVM_INFO dma_reg_sequence.sv(271) @ 63275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:ecfe Mir:ecfe 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=a1152145
# UVM_INFO dma_monitor.sv(33) @ 63295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=a1152145 rdata = ecfe wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 63295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: a1152145 Mir: a1152145
# UVM_INFO dma_driver.sv(48) @ 63315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=a1152145
# UVM_INFO dma_monitor.sv(33) @ 63315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = a1152145 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 63315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:a1152145 Mir:a1152145 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=235e8538
# UVM_INFO dma_monitor.sv(33) @ 63335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=235e8538 rdata = a1152145 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 63335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 235e8538 Mir: 235e8538
# UVM_INFO dma_driver.sv(48) @ 63355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=235e8538
# UVM_INFO dma_monitor.sv(33) @ 63355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 235e8538 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 63355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 235e8538 Mir: 235e8538
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=3a318736
# UVM_INFO dma_monitor.sv(33) @ 63375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=3a318736 rdata = 235e8538 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 63375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 3a318736 Mir: 3a318736
# UVM_INFO dma_driver.sv(48) @ 63395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=3a318736
# UVM_INFO dma_monitor.sv(33) @ 63395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 3a318736 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 63395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:3a318736 Mir:3a318736 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 63395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x2121f930
# UVM_INFO dma_driver.sv(29) @ 63395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=2121f930
# UVM_INFO dma_monitor.sv(33) @ 63415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=2121f930 rdata = 3a318736 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 63415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 63415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 63415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x9e85a791
# UVM_INFO dma_driver.sv(29) @ 63415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=9e85a791
# UVM_INFO dma_monitor.sv(33) @ 63435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=9e85a791 rdata = 3a318736 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 63435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 63435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=5ded24ee
# UVM_INFO dma_monitor.sv(33) @ 63455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=5ded24ee rdata = 3a318736 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 63455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 5ded24ee Mir: 5ded24ee
# UVM_INFO dma_driver.sv(48) @ 63475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=5ded24ee
# UVM_INFO dma_monitor.sv(33) @ 63475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 5ded24ee wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 63475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 5ded24ee Mir: 5ded24ee
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=eff2a0dd
# UVM_INFO dma_monitor.sv(33) @ 63495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=eff2a0dd rdata = 5ded24ee wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 63495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 63515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 63515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 63515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 63515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=188
# UVM_INFO dma_monitor.sv(33) @ 63535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=188 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 63535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 188 Mir: 188
# UVM_INFO dma_driver.sv(48) @ 63555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=188
# UVM_INFO dma_monitor.sv(33) @ 63555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 188 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 63555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:188 Mir:188 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 63555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x4a220000
# UVM_INFO dma_driver.sv(29) @ 63555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=620c903b
# UVM_INFO dma_monitor.sv(33) @ 63575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=620c903b rdata = 188 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 63575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x620c903b
# UVM_INFO dma_reg_sequence.sv(215) @ 63575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x620c0000
# UVM_INFO dma_reg_sequence.sv(221) @ 63575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 63575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=d2cbe5e9
# UVM_INFO dma_monitor.sv(33) @ 63595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=d2cbe5e9 rdata = 188 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 63595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=29428 io_mem=1 (wdata=0xd2cbe5e9)
# UVM_INFO dma_reg_sequence.sv(257) @ 63595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1e5e9 Mir: 1e5e9
# UVM_INFO dma_driver.sv(48) @ 63615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1e5e9
# UVM_INFO dma_monitor.sv(33) @ 63615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1e5e9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 63615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=29428 io_mem=1 (rdata=0x1e5e9)
# UVM_INFO dma_reg_sequence.sv(264) @ 63615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1e5e9 Mir:1e5e9 
# UVM_INFO dma_driver.sv(48) @ 63635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1e5e8
# UVM_INFO dma_monitor.sv(33) @ 63635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1e5e8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 63635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=29428 io_mem=1 (rdata=0x1e5e8)
# UVM_INFO dma_reg_sequence.sv(271) @ 63635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1e5e8 Mir:1e5e8 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=6b8eb925
# UVM_INFO dma_monitor.sv(33) @ 63655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=6b8eb925 rdata = 1e5e8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 63655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 6b8eb925 Mir: 6b8eb925
# UVM_INFO dma_driver.sv(48) @ 63675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=6b8eb925
# UVM_INFO dma_monitor.sv(33) @ 63675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 6b8eb925 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 63675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:6b8eb925 Mir:6b8eb925 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=48811b10
# UVM_INFO dma_monitor.sv(33) @ 63695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=48811b10 rdata = 6b8eb925 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 63695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 48811b10 Mir: 48811b10
# UVM_INFO dma_driver.sv(48) @ 63715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=48811b10
# UVM_INFO dma_monitor.sv(33) @ 63715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 48811b10 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 63715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 48811b10 Mir: 48811b10
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=d216b003
# UVM_INFO dma_monitor.sv(33) @ 63735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=d216b003 rdata = 48811b10 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 63735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: d216b003 Mir: d216b003
# UVM_INFO dma_driver.sv(48) @ 63755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=d216b003
# UVM_INFO dma_monitor.sv(33) @ 63755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = d216b003 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 63755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:d216b003 Mir:d216b003 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 63755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x30c82e2e
# UVM_INFO dma_driver.sv(29) @ 63755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=30c82e2e
# UVM_INFO dma_monitor.sv(33) @ 63775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=30c82e2e rdata = d216b003 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 63775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 63775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 63775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x7143aac5
# UVM_INFO dma_driver.sv(29) @ 63775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=7143aac5
# UVM_INFO dma_monitor.sv(33) @ 63795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=7143aac5 rdata = d216b003 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 63795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 63795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=bb9c9125
# UVM_INFO dma_monitor.sv(33) @ 63815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=bb9c9125 rdata = d216b003 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 63815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: bb9c9125 Mir: bb9c9125
# UVM_INFO dma_driver.sv(48) @ 63835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=bb9c9125
# UVM_INFO dma_monitor.sv(33) @ 63835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = bb9c9125 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 63835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: bb9c9125 Mir: bb9c9125
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=1889cee2
# UVM_INFO dma_monitor.sv(33) @ 63855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=1889cee2 rdata = bb9c9125 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 63855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 63875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 63875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 63875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 63875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=a7
# UVM_INFO dma_monitor.sv(33) @ 63895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=a7 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 63895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: a7 Mir: a7
# UVM_INFO dma_driver.sv(48) @ 63915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=a7
# UVM_INFO dma_monitor.sv(33) @ 63915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = a7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 63915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:a7 Mir:a7 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 63915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x620c0000
# UVM_INFO dma_driver.sv(29) @ 63915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=9297212c
# UVM_INFO dma_monitor.sv(33) @ 63935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=9297212c rdata = a7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 63935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x9297212c
# UVM_INFO dma_reg_sequence.sv(215) @ 63935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x92970000
# UVM_INFO dma_reg_sequence.sv(221) @ 63935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 63935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=7e6efcc7
# UVM_INFO dma_monitor.sv(33) @ 63955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=7e6efcc7 rdata = a7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 63955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=32355 io_mem=0 (wdata=0x7e6efcc7)
# UVM_INFO dma_reg_sequence.sv(257) @ 63955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: fcc7 Mir: fcc7
# UVM_INFO dma_driver.sv(48) @ 63975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=fcc7
# UVM_INFO dma_monitor.sv(33) @ 63975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = fcc7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 63975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=32355 io_mem=0 (rdata=0xfcc7)
# UVM_INFO dma_reg_sequence.sv(264) @ 63975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:fcc7 Mir:fcc7 
# UVM_INFO dma_driver.sv(48) @ 63995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=fcc6
# UVM_INFO dma_monitor.sv(33) @ 63995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = fcc6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 63995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=32355 io_mem=0 (rdata=0xfcc6)
# UVM_INFO dma_reg_sequence.sv(271) @ 63995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:fcc6 Mir:fcc6 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 63995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=56c04c33
# UVM_INFO dma_monitor.sv(33) @ 64015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=56c04c33 rdata = fcc6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 64015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 56c04c33 Mir: 56c04c33
# UVM_INFO dma_driver.sv(48) @ 64035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=56c04c33
# UVM_INFO dma_monitor.sv(33) @ 64035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 56c04c33 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 64035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:56c04c33 Mir:56c04c33 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=466126b2
# UVM_INFO dma_monitor.sv(33) @ 64055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=466126b2 rdata = 56c04c33 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 64055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 466126b2 Mir: 466126b2
# UVM_INFO dma_driver.sv(48) @ 64075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=466126b2
# UVM_INFO dma_monitor.sv(33) @ 64075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 466126b2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 64075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 466126b2 Mir: 466126b2
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=65d676d6
# UVM_INFO dma_monitor.sv(33) @ 64095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=65d676d6 rdata = 466126b2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 64095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 65d676d6 Mir: 65d676d6
# UVM_INFO dma_driver.sv(48) @ 64115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=65d676d6
# UVM_INFO dma_monitor.sv(33) @ 64115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 65d676d6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 64115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:65d676d6 Mir:65d676d6 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 64115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xd64a7137
# UVM_INFO dma_driver.sv(29) @ 64115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=d64a7137
# UVM_INFO dma_monitor.sv(33) @ 64135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=d64a7137 rdata = 65d676d6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 64135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 64135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 64135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x79e976d5
# UVM_INFO dma_driver.sv(29) @ 64135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=79e976d5
# UVM_INFO dma_monitor.sv(33) @ 64155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=79e976d5 rdata = 65d676d6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 64155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 64155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=c24c9d75
# UVM_INFO dma_monitor.sv(33) @ 64175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=c24c9d75 rdata = 65d676d6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 64175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: c24c9d75 Mir: c24c9d75
# UVM_INFO dma_driver.sv(48) @ 64195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=c24c9d75
# UVM_INFO dma_monitor.sv(33) @ 64195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = c24c9d75 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 64195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: c24c9d75 Mir: c24c9d75
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=8c3b9916
# UVM_INFO dma_monitor.sv(33) @ 64215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=8c3b9916 rdata = c24c9d75 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 64215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 64235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 64235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 64235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 64235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=56
# UVM_INFO dma_monitor.sv(33) @ 64255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=56 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 64255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 56 Mir: 56
# UVM_INFO dma_driver.sv(48) @ 64275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=56
# UVM_INFO dma_monitor.sv(33) @ 64275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 56 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 64275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:56 Mir:56 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 64275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x92970000
# UVM_INFO dma_driver.sv(29) @ 64275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=523f903d
# UVM_INFO dma_monitor.sv(33) @ 64295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=523f903d rdata = 56 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 64295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x523f903d
# UVM_INFO dma_reg_sequence.sv(215) @ 64295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x523f0000
# UVM_INFO dma_reg_sequence.sv(221) @ 64295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 64295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=d3d13ed5
# UVM_INFO dma_monitor.sv(33) @ 64315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=d3d13ed5 rdata = 56 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 64315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=8042 io_mem=1 (wdata=0xd3d13ed5)
# UVM_INFO dma_reg_sequence.sv(257) @ 64315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 13ed5 Mir: 13ed5
# UVM_INFO dma_driver.sv(48) @ 64335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=13ed5
# UVM_INFO dma_monitor.sv(33) @ 64335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 13ed5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 64335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=8042 io_mem=1 (rdata=0x13ed5)
# UVM_INFO dma_reg_sequence.sv(264) @ 64335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:13ed5 Mir:13ed5 
# UVM_INFO dma_driver.sv(48) @ 64355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=13ed4
# UVM_INFO dma_monitor.sv(33) @ 64355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 13ed4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 64355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=8042 io_mem=1 (rdata=0x13ed4)
# UVM_INFO dma_reg_sequence.sv(271) @ 64355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:13ed4 Mir:13ed4 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=c1ac983e
# UVM_INFO dma_monitor.sv(33) @ 64375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=c1ac983e rdata = 13ed4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 64375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: c1ac983e Mir: c1ac983e
# UVM_INFO dma_driver.sv(48) @ 64395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=c1ac983e
# UVM_INFO dma_monitor.sv(33) @ 64395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = c1ac983e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 64395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:c1ac983e Mir:c1ac983e 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=bd708280
# UVM_INFO dma_monitor.sv(33) @ 64415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=bd708280 rdata = c1ac983e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 64415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: bd708280 Mir: bd708280
# UVM_INFO dma_driver.sv(48) @ 64435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=bd708280
# UVM_INFO dma_monitor.sv(33) @ 64435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = bd708280 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 64435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: bd708280 Mir: bd708280
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=91340d49
# UVM_INFO dma_monitor.sv(33) @ 64455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=91340d49 rdata = bd708280 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 64455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 91340d49 Mir: 91340d49
# UVM_INFO dma_driver.sv(48) @ 64475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=91340d49
# UVM_INFO dma_monitor.sv(33) @ 64475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 91340d49 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 64475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:91340d49 Mir:91340d49 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 64475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x6f68de45
# UVM_INFO dma_driver.sv(29) @ 64475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=6f68de45
# UVM_INFO dma_monitor.sv(33) @ 64495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=6f68de45 rdata = 91340d49 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 64495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 64495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 64495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x9f602aac
# UVM_INFO dma_driver.sv(29) @ 64495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=9f602aac
# UVM_INFO dma_monitor.sv(33) @ 64515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=9f602aac rdata = 91340d49 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 64515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 64515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=5eea26c2
# UVM_INFO dma_monitor.sv(33) @ 64535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=5eea26c2 rdata = 91340d49 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 64535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 5eea26c2 Mir: 5eea26c2
# UVM_INFO dma_driver.sv(48) @ 64555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=5eea26c2
# UVM_INFO dma_monitor.sv(33) @ 64555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 5eea26c2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 64555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 5eea26c2 Mir: 5eea26c2
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=46eefc72
# UVM_INFO dma_monitor.sv(33) @ 64575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=46eefc72 rdata = 5eea26c2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 64575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 64595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 64595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 64595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 64595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1c0
# UVM_INFO dma_monitor.sv(33) @ 64615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1c0 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 64615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1c0 Mir: 1c0
# UVM_INFO dma_driver.sv(48) @ 64635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1c0
# UVM_INFO dma_monitor.sv(33) @ 64635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1c0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 64635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1c0 Mir:1c0 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 64635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x523f0000
# UVM_INFO dma_driver.sv(29) @ 64635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=f2fe589a
# UVM_INFO dma_monitor.sv(33) @ 64655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=f2fe589a rdata = 1c0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 64655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xf2fe589a
# UVM_INFO dma_reg_sequence.sv(215) @ 64655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xf2fe0000
# UVM_INFO dma_reg_sequence.sv(221) @ 64655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 64655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=a789b0e4
# UVM_INFO dma_monitor.sv(33) @ 64675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=a789b0e4 rdata = 1c0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 64675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=22642 io_mem=1 (wdata=0xa789b0e4)
# UVM_INFO dma_reg_sequence.sv(257) @ 64675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1b0e4 Mir: 1b0e4
# UVM_INFO dma_driver.sv(48) @ 64695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1b0e4
# UVM_INFO dma_monitor.sv(33) @ 64695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1b0e4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 64695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=22642 io_mem=1 (rdata=0x1b0e4)
# UVM_INFO dma_reg_sequence.sv(264) @ 64695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1b0e4 Mir:1b0e4 
# UVM_INFO dma_driver.sv(48) @ 64715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1b0e4
# UVM_INFO dma_monitor.sv(33) @ 64715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1b0e4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 64715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=22642 io_mem=1 (rdata=0x1b0e4)
# UVM_INFO dma_reg_sequence.sv(271) @ 64715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1b0e4 Mir:1b0e4 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=fb0e9569
# UVM_INFO dma_monitor.sv(33) @ 64735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=fb0e9569 rdata = 1b0e4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 64735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: fb0e9569 Mir: fb0e9569
# UVM_INFO dma_driver.sv(48) @ 64755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=fb0e9569
# UVM_INFO dma_monitor.sv(33) @ 64755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = fb0e9569 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 64755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:fb0e9569 Mir:fb0e9569 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=8c92874a
# UVM_INFO dma_monitor.sv(33) @ 64775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=8c92874a rdata = fb0e9569 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 64775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 8c92874a Mir: 8c92874a
# UVM_INFO dma_driver.sv(48) @ 64795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=8c92874a
# UVM_INFO dma_monitor.sv(33) @ 64795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 8c92874a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 64795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 8c92874a Mir: 8c92874a
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=9560118c
# UVM_INFO dma_monitor.sv(33) @ 64815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=9560118c rdata = 8c92874a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 64815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 9560118c Mir: 9560118c
# UVM_INFO dma_driver.sv(48) @ 64835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=9560118c
# UVM_INFO dma_monitor.sv(33) @ 64835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 9560118c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 64835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:9560118c Mir:9560118c 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 64835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xc4ae76b4
# UVM_INFO dma_driver.sv(29) @ 64835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=c4ae76b4
# UVM_INFO dma_monitor.sv(33) @ 64855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=c4ae76b4 rdata = 9560118c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 64855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 64855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 64855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xe4d60892
# UVM_INFO dma_driver.sv(29) @ 64855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=e4d60892
# UVM_INFO dma_monitor.sv(33) @ 64875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=e4d60892 rdata = 9560118c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 64875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 64875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=74044753
# UVM_INFO dma_monitor.sv(33) @ 64895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=74044753 rdata = 9560118c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 64895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 74044753 Mir: 74044753
# UVM_INFO dma_driver.sv(48) @ 64915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=74044753
# UVM_INFO dma_monitor.sv(33) @ 64915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 74044753 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 64915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 74044753 Mir: 74044753
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=bb29e345
# UVM_INFO dma_monitor.sv(33) @ 64935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=bb29e345 rdata = 74044753 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 64935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 64955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 64955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 64955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 64955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 64955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=9b
# UVM_INFO dma_monitor.sv(33) @ 64975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=9b rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 64975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 9b Mir: 9b
# UVM_INFO dma_driver.sv(48) @ 64995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=9b
# UVM_INFO dma_monitor.sv(33) @ 64995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 9b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 64995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:9b Mir:9b 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 64995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xf2fe0000
# UVM_INFO dma_driver.sv(29) @ 64995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=3ceefcde
# UVM_INFO dma_monitor.sv(33) @ 65015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=3ceefcde rdata = 9b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 65015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x3ceefcde
# UVM_INFO dma_reg_sequence.sv(215) @ 65015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x3cee0000
# UVM_INFO dma_reg_sequence.sv(221) @ 65015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 65015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=4b18dffd
# UVM_INFO dma_monitor.sv(33) @ 65035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=4b18dffd rdata = 9b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 65035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=28670 io_mem=0 (wdata=0x4b18dffd)
# UVM_INFO dma_reg_sequence.sv(257) @ 65035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: dffd Mir: dffd
# UVM_INFO dma_driver.sv(48) @ 65055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=dffd
# UVM_INFO dma_monitor.sv(33) @ 65055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = dffd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 65055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=28670 io_mem=0 (rdata=0xdffd)
# UVM_INFO dma_reg_sequence.sv(264) @ 65055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:dffd Mir:dffd 
# UVM_INFO dma_driver.sv(48) @ 65075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=dffc
# UVM_INFO dma_monitor.sv(33) @ 65075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = dffc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 65075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=28670 io_mem=0 (rdata=0xdffc)
# UVM_INFO dma_reg_sequence.sv(271) @ 65075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:dffc Mir:dffc 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=a596349b
# UVM_INFO dma_monitor.sv(33) @ 65095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=a596349b rdata = dffc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 65095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: a596349b Mir: a596349b
# UVM_INFO dma_driver.sv(48) @ 65115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=a596349b
# UVM_INFO dma_monitor.sv(33) @ 65115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = a596349b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 65115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:a596349b Mir:a596349b 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=e0bd2a33
# UVM_INFO dma_monitor.sv(33) @ 65135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=e0bd2a33 rdata = a596349b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 65135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: e0bd2a33 Mir: e0bd2a33
# UVM_INFO dma_driver.sv(48) @ 65155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=e0bd2a33
# UVM_INFO dma_monitor.sv(33) @ 65155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = e0bd2a33 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 65155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: e0bd2a33 Mir: e0bd2a33
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=1a40fc81
# UVM_INFO dma_monitor.sv(33) @ 65175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=1a40fc81 rdata = e0bd2a33 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 65175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 1a40fc81 Mir: 1a40fc81
# UVM_INFO dma_driver.sv(48) @ 65195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=1a40fc81
# UVM_INFO dma_monitor.sv(33) @ 65195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 1a40fc81 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 65195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:1a40fc81 Mir:1a40fc81 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 65195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x750f5ddd
# UVM_INFO dma_driver.sv(29) @ 65195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=750f5ddd
# UVM_INFO dma_monitor.sv(33) @ 65215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=750f5ddd rdata = 1a40fc81 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 65215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 65215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 65215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x9dbcdddb
# UVM_INFO dma_driver.sv(29) @ 65215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=9dbcdddb
# UVM_INFO dma_monitor.sv(33) @ 65235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=9dbcdddb rdata = 1a40fc81 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 65235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 65235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=4173b74a
# UVM_INFO dma_monitor.sv(33) @ 65255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=4173b74a rdata = 1a40fc81 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 65255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 4173b74a Mir: 4173b74a
# UVM_INFO dma_driver.sv(48) @ 65275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=4173b74a
# UVM_INFO dma_monitor.sv(33) @ 65275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 4173b74a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 65275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 4173b74a Mir: 4173b74a
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=1ac07332
# UVM_INFO dma_monitor.sv(33) @ 65295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=1ac07332 rdata = 4173b74a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 65295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 65315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 65315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 65315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 65315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=12f
# UVM_INFO dma_monitor.sv(33) @ 65335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=12f rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 65335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 12f Mir: 12f
# UVM_INFO dma_driver.sv(48) @ 65355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=12f
# UVM_INFO dma_monitor.sv(33) @ 65355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 12f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 65355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:12f Mir:12f 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 65355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x3cee0000
# UVM_INFO dma_driver.sv(29) @ 65355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=18f4c42b
# UVM_INFO dma_monitor.sv(33) @ 65375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=18f4c42b rdata = 12f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 65375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x18f4c42b
# UVM_INFO dma_reg_sequence.sv(215) @ 65375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x18f40000
# UVM_INFO dma_reg_sequence.sv(221) @ 65375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 65375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=59a673c9
# UVM_INFO dma_monitor.sv(33) @ 65395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=59a673c9 rdata = 12f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 65395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=14820 io_mem=0 (wdata=0x59a673c9)
# UVM_INFO dma_reg_sequence.sv(257) @ 65395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 73c9 Mir: 73c9
# UVM_INFO dma_driver.sv(48) @ 65415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=73c9
# UVM_INFO dma_monitor.sv(33) @ 65415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 73c9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 65415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=14820 io_mem=0 (rdata=0x73c9)
# UVM_INFO dma_reg_sequence.sv(264) @ 65415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:73c9 Mir:73c9 
# UVM_INFO dma_driver.sv(48) @ 65435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=73c8
# UVM_INFO dma_monitor.sv(33) @ 65435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 73c8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 65435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=14820 io_mem=0 (rdata=0x73c8)
# UVM_INFO dma_reg_sequence.sv(271) @ 65435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:73c8 Mir:73c8 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=8c50a2f4
# UVM_INFO dma_monitor.sv(33) @ 65455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=8c50a2f4 rdata = 73c8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 65455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 8c50a2f4 Mir: 8c50a2f4
# UVM_INFO dma_driver.sv(48) @ 65475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=8c50a2f4
# UVM_INFO dma_monitor.sv(33) @ 65475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 8c50a2f4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 65475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:8c50a2f4 Mir:8c50a2f4 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=acbe60ee
# UVM_INFO dma_monitor.sv(33) @ 65495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=acbe60ee rdata = 8c50a2f4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 65495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: acbe60ee Mir: acbe60ee
# UVM_INFO dma_driver.sv(48) @ 65515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=acbe60ee
# UVM_INFO dma_monitor.sv(33) @ 65515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = acbe60ee wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 65515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: acbe60ee Mir: acbe60ee
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=84343c6b
# UVM_INFO dma_monitor.sv(33) @ 65535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=84343c6b rdata = acbe60ee wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 65535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 84343c6b Mir: 84343c6b
# UVM_INFO dma_driver.sv(48) @ 65555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=84343c6b
# UVM_INFO dma_monitor.sv(33) @ 65555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 84343c6b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 65555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:84343c6b Mir:84343c6b 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 65555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x23e1846f
# UVM_INFO dma_driver.sv(29) @ 65555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=23e1846f
# UVM_INFO dma_monitor.sv(33) @ 65575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=23e1846f rdata = 84343c6b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 65575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 65575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 65575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x8fcd906e
# UVM_INFO dma_driver.sv(29) @ 65575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=8fcd906e
# UVM_INFO dma_monitor.sv(33) @ 65595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=8fcd906e rdata = 84343c6b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 65595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 65595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=bad694ce
# UVM_INFO dma_monitor.sv(33) @ 65615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=bad694ce rdata = 84343c6b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 65615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: bad694ce Mir: bad694ce
# UVM_INFO dma_driver.sv(48) @ 65635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=bad694ce
# UVM_INFO dma_monitor.sv(33) @ 65635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = bad694ce wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 65635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: bad694ce Mir: bad694ce
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=9f1fd7f8
# UVM_INFO dma_monitor.sv(33) @ 65655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=9f1fd7f8 rdata = bad694ce wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 65655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 65675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 65675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 65675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 65675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=dd
# UVM_INFO dma_monitor.sv(33) @ 65695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=dd rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 65695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: dd Mir: dd
# UVM_INFO dma_driver.sv(48) @ 65715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=dd
# UVM_INFO dma_monitor.sv(33) @ 65715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = dd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 65715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:dd Mir:dd 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 65715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x18f40000
# UVM_INFO dma_driver.sv(29) @ 65715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=f275bc63
# UVM_INFO dma_monitor.sv(33) @ 65735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=f275bc63 rdata = dd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 65735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xf275bc63
# UVM_INFO dma_reg_sequence.sv(215) @ 65735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xf2750000
# UVM_INFO dma_reg_sequence.sv(221) @ 65735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 65735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=a6b50b55
# UVM_INFO dma_monitor.sv(33) @ 65755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=a6b50b55 rdata = dd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 65755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=1450 io_mem=1 (wdata=0xa6b50b55)
# UVM_INFO dma_reg_sequence.sv(257) @ 65755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 10b55 Mir: 10b55
# UVM_INFO dma_driver.sv(48) @ 65775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=10b55
# UVM_INFO dma_monitor.sv(33) @ 65775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 10b55 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 65775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=1450 io_mem=1 (rdata=0x10b55)
# UVM_INFO dma_reg_sequence.sv(264) @ 65775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:10b55 Mir:10b55 
# UVM_INFO dma_driver.sv(48) @ 65795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=10b54
# UVM_INFO dma_monitor.sv(33) @ 65795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 10b54 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 65795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=1450 io_mem=1 (rdata=0x10b54)
# UVM_INFO dma_reg_sequence.sv(271) @ 65795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:10b54 Mir:10b54 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=c550106c
# UVM_INFO dma_monitor.sv(33) @ 65815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=c550106c rdata = 10b54 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 65815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: c550106c Mir: c550106c
# UVM_INFO dma_driver.sv(48) @ 65835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=c550106c
# UVM_INFO dma_monitor.sv(33) @ 65835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = c550106c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 65835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:c550106c Mir:c550106c 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=2a790dc6
# UVM_INFO dma_monitor.sv(33) @ 65855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=2a790dc6 rdata = c550106c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 65855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 2a790dc6 Mir: 2a790dc6
# UVM_INFO dma_driver.sv(48) @ 65875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=2a790dc6
# UVM_INFO dma_monitor.sv(33) @ 65875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 2a790dc6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 65875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 2a790dc6 Mir: 2a790dc6
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=b7e13f04
# UVM_INFO dma_monitor.sv(33) @ 65895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=b7e13f04 rdata = 2a790dc6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 65895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: b7e13f04 Mir: b7e13f04
# UVM_INFO dma_driver.sv(48) @ 65915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=b7e13f04
# UVM_INFO dma_monitor.sv(33) @ 65915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = b7e13f04 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 65915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:b7e13f04 Mir:b7e13f04 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 65915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xb76728ce
# UVM_INFO dma_driver.sv(29) @ 65915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=b76728ce
# UVM_INFO dma_monitor.sv(33) @ 65935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=b76728ce rdata = b7e13f04 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 65935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 65935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 65935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x8d0df00e
# UVM_INFO dma_driver.sv(29) @ 65935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=8d0df00e
# UVM_INFO dma_monitor.sv(33) @ 65955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=8d0df00e rdata = b7e13f04 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 65955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 65955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=1210730a
# UVM_INFO dma_monitor.sv(33) @ 65975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=1210730a rdata = b7e13f04 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 65975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 1210730a Mir: 1210730a
# UVM_INFO dma_driver.sv(48) @ 65995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=1210730a
# UVM_INFO dma_monitor.sv(33) @ 65995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 1210730a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 65995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 1210730a Mir: 1210730a
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 65995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=4599eae4
# UVM_INFO dma_monitor.sv(33) @ 66015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=4599eae4 rdata = 1210730a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 66015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 66035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 66035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 66035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 66035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=23
# UVM_INFO dma_monitor.sv(33) @ 66055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=23 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 66055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 23 Mir: 23
# UVM_INFO dma_driver.sv(48) @ 66075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=23
# UVM_INFO dma_monitor.sv(33) @ 66075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 23 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 66075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:23 Mir:23 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 66075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xf2750000
# UVM_INFO dma_driver.sv(29) @ 66075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=7be25bd7
# UVM_INFO dma_monitor.sv(33) @ 66095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=7be25bd7 rdata = 23 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 66095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x7be25bd7
# UVM_INFO dma_reg_sequence.sv(215) @ 66095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x7be20000
# UVM_INFO dma_reg_sequence.sv(221) @ 66095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 66095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=8f63338e
# UVM_INFO dma_monitor.sv(33) @ 66115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=8f63338e rdata = 23 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 66115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=6599 io_mem=1 (wdata=0x8f63338e)
# UVM_INFO dma_reg_sequence.sv(257) @ 66115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1338e Mir: 1338e
# UVM_INFO dma_driver.sv(48) @ 66135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1338e
# UVM_INFO dma_monitor.sv(33) @ 66135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1338e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 66135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=6599 io_mem=1 (rdata=0x1338e)
# UVM_INFO dma_reg_sequence.sv(264) @ 66135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1338e Mir:1338e 
# UVM_INFO dma_driver.sv(48) @ 66155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1338e
# UVM_INFO dma_monitor.sv(33) @ 66155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1338e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 66155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=6599 io_mem=1 (rdata=0x1338e)
# UVM_INFO dma_reg_sequence.sv(271) @ 66155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1338e Mir:1338e 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=d93ef9bd
# UVM_INFO dma_monitor.sv(33) @ 66175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=d93ef9bd rdata = 1338e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 66175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: d93ef9bd Mir: d93ef9bd
# UVM_INFO dma_driver.sv(48) @ 66195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=d93ef9bd
# UVM_INFO dma_monitor.sv(33) @ 66195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = d93ef9bd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 66195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:d93ef9bd Mir:d93ef9bd 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=15a3dd86
# UVM_INFO dma_monitor.sv(33) @ 66215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=15a3dd86 rdata = d93ef9bd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 66215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 15a3dd86 Mir: 15a3dd86
# UVM_INFO dma_driver.sv(48) @ 66235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=15a3dd86
# UVM_INFO dma_monitor.sv(33) @ 66235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 15a3dd86 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 66235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 15a3dd86 Mir: 15a3dd86
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=9062439e
# UVM_INFO dma_monitor.sv(33) @ 66255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=9062439e rdata = 15a3dd86 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 66255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 9062439e Mir: 9062439e
# UVM_INFO dma_driver.sv(48) @ 66275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=9062439e
# UVM_INFO dma_monitor.sv(33) @ 66275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 9062439e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 66275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:9062439e Mir:9062439e 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 66275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x9de19d2
# UVM_INFO dma_driver.sv(29) @ 66275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=9de19d2
# UVM_INFO dma_monitor.sv(33) @ 66295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=9de19d2 rdata = 9062439e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 66295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 66295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 66295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xe3a73b48
# UVM_INFO dma_driver.sv(29) @ 66295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=e3a73b48
# UVM_INFO dma_monitor.sv(33) @ 66315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=e3a73b48 rdata = 9062439e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 66315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 66315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=7a642885
# UVM_INFO dma_monitor.sv(33) @ 66335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=7a642885 rdata = 9062439e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 66335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 7a642885 Mir: 7a642885
# UVM_INFO dma_driver.sv(48) @ 66355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=7a642885
# UVM_INFO dma_monitor.sv(33) @ 66355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 7a642885 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 66355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 7a642885 Mir: 7a642885
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=60e6113c
# UVM_INFO dma_monitor.sv(33) @ 66375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=60e6113c rdata = 7a642885 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 66375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 66395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 66395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 66395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 66395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1ee
# UVM_INFO dma_monitor.sv(33) @ 66415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1ee rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 66415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1ee Mir: 1ee
# UVM_INFO dma_driver.sv(48) @ 66435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1ee
# UVM_INFO dma_monitor.sv(33) @ 66435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1ee wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 66435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1ee Mir:1ee 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 66435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x7be20000
# UVM_INFO dma_driver.sv(29) @ 66435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=31bc64cb
# UVM_INFO dma_monitor.sv(33) @ 66455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=31bc64cb rdata = 1ee wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 66455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x31bc64cb
# UVM_INFO dma_reg_sequence.sv(215) @ 66455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x31bc0000
# UVM_INFO dma_reg_sequence.sv(221) @ 66455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 66455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=f6e4babc
# UVM_INFO dma_monitor.sv(33) @ 66475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=f6e4babc rdata = 1ee wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 66475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=23902 io_mem=0 (wdata=0xf6e4babc)
# UVM_INFO dma_reg_sequence.sv(257) @ 66475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: babc Mir: babc
# UVM_INFO dma_driver.sv(48) @ 66495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=babc
# UVM_INFO dma_monitor.sv(33) @ 66495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = babc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 66495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=23902 io_mem=0 (rdata=0xbabc)
# UVM_INFO dma_reg_sequence.sv(264) @ 66495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:babc Mir:babc 
# UVM_INFO dma_driver.sv(48) @ 66515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=babc
# UVM_INFO dma_monitor.sv(33) @ 66515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = babc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 66515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=23902 io_mem=0 (rdata=0xbabc)
# UVM_INFO dma_reg_sequence.sv(271) @ 66515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:babc Mir:babc 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=21abaaa8
# UVM_INFO dma_monitor.sv(33) @ 66535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=21abaaa8 rdata = babc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 66535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 21abaaa8 Mir: 21abaaa8
# UVM_INFO dma_driver.sv(48) @ 66555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=21abaaa8
# UVM_INFO dma_monitor.sv(33) @ 66555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 21abaaa8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 66555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:21abaaa8 Mir:21abaaa8 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=a5c15ad0
# UVM_INFO dma_monitor.sv(33) @ 66575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=a5c15ad0 rdata = 21abaaa8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 66575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: a5c15ad0 Mir: a5c15ad0
# UVM_INFO dma_driver.sv(48) @ 66595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=a5c15ad0
# UVM_INFO dma_monitor.sv(33) @ 66595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = a5c15ad0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 66595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: a5c15ad0 Mir: a5c15ad0
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=6a3802ed
# UVM_INFO dma_monitor.sv(33) @ 66615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=6a3802ed rdata = a5c15ad0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 66615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 6a3802ed Mir: 6a3802ed
# UVM_INFO dma_driver.sv(48) @ 66635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=6a3802ed
# UVM_INFO dma_monitor.sv(33) @ 66635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 6a3802ed wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 66635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:6a3802ed Mir:6a3802ed 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 66635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x46ba4174
# UVM_INFO dma_driver.sv(29) @ 66635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=46ba4174
# UVM_INFO dma_monitor.sv(33) @ 66655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=46ba4174 rdata = 6a3802ed wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 66655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 66655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 66655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xddae6942
# UVM_INFO dma_driver.sv(29) @ 66655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=ddae6942
# UVM_INFO dma_monitor.sv(33) @ 66675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=ddae6942 rdata = 6a3802ed wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 66675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 66675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=545b13c2
# UVM_INFO dma_monitor.sv(33) @ 66695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=545b13c2 rdata = 6a3802ed wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 66695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 545b13c2 Mir: 545b13c2
# UVM_INFO dma_driver.sv(48) @ 66715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=545b13c2
# UVM_INFO dma_monitor.sv(33) @ 66715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 545b13c2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 66715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 545b13c2 Mir: 545b13c2
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=96f89e05
# UVM_INFO dma_monitor.sv(33) @ 66735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=96f89e05 rdata = 545b13c2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 66735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 66755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 66755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 66755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 66755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=109
# UVM_INFO dma_monitor.sv(33) @ 66775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=109 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 66775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 109 Mir: 109
# UVM_INFO dma_driver.sv(48) @ 66795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=109
# UVM_INFO dma_monitor.sv(33) @ 66795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 109 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 66795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:109 Mir:109 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 66795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x31bc0000
# UVM_INFO dma_driver.sv(29) @ 66795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=cd79c0e4
# UVM_INFO dma_monitor.sv(33) @ 66815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=cd79c0e4 rdata = 109 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 66815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xcd79c0e4
# UVM_INFO dma_reg_sequence.sv(215) @ 66815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xcd790000
# UVM_INFO dma_reg_sequence.sv(221) @ 66815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 66815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=c0df62b1
# UVM_INFO dma_monitor.sv(33) @ 66835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=c0df62b1 rdata = 109 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 66835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=12632 io_mem=1 (wdata=0xc0df62b1)
# UVM_INFO dma_reg_sequence.sv(257) @ 66835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 162b1 Mir: 162b1
# UVM_INFO dma_driver.sv(48) @ 66855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=162b1
# UVM_INFO dma_monitor.sv(33) @ 66855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 162b1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 66855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=12632 io_mem=1 (rdata=0x162b1)
# UVM_INFO dma_reg_sequence.sv(264) @ 66855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:162b1 Mir:162b1 
# UVM_INFO dma_driver.sv(48) @ 66875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=162b0
# UVM_INFO dma_monitor.sv(33) @ 66875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 162b0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 66875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=12632 io_mem=1 (rdata=0x162b0)
# UVM_INFO dma_reg_sequence.sv(271) @ 66875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:162b0 Mir:162b0 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=2d11bbb5
# UVM_INFO dma_monitor.sv(33) @ 66895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=2d11bbb5 rdata = 162b0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 66895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 2d11bbb5 Mir: 2d11bbb5
# UVM_INFO dma_driver.sv(48) @ 66915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=2d11bbb5
# UVM_INFO dma_monitor.sv(33) @ 66915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 2d11bbb5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 66915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:2d11bbb5 Mir:2d11bbb5 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=eac7989f
# UVM_INFO dma_monitor.sv(33) @ 66935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=eac7989f rdata = 2d11bbb5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 66935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: eac7989f Mir: eac7989f
# UVM_INFO dma_driver.sv(48) @ 66955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=eac7989f
# UVM_INFO dma_monitor.sv(33) @ 66955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = eac7989f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 66955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: eac7989f Mir: eac7989f
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 66955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=36a1c89c
# UVM_INFO dma_monitor.sv(33) @ 66975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=36a1c89c rdata = eac7989f wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 66975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 36a1c89c Mir: 36a1c89c
# UVM_INFO dma_driver.sv(48) @ 66995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=36a1c89c
# UVM_INFO dma_monitor.sv(33) @ 66995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 36a1c89c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 66995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:36a1c89c Mir:36a1c89c 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 66995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x536f45a5
# UVM_INFO dma_driver.sv(29) @ 66995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=536f45a5
# UVM_INFO dma_monitor.sv(33) @ 67015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=536f45a5 rdata = 36a1c89c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 67015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 67015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 67015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xe1cf7615
# UVM_INFO dma_driver.sv(29) @ 67015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=e1cf7615
# UVM_INFO dma_monitor.sv(33) @ 67035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=e1cf7615 rdata = 36a1c89c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 67035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 67035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=6e91258d
# UVM_INFO dma_monitor.sv(33) @ 67055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=6e91258d rdata = 36a1c89c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 67055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 6e91258d Mir: 6e91258d
# UVM_INFO dma_driver.sv(48) @ 67075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=6e91258d
# UVM_INFO dma_monitor.sv(33) @ 67075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 6e91258d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 67075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 6e91258d Mir: 6e91258d
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=cf4504fe
# UVM_INFO dma_monitor.sv(33) @ 67095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=cf4504fe rdata = 6e91258d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 67095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 67115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 67115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 67115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 67115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=11
# UVM_INFO dma_monitor.sv(33) @ 67135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=11 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 67135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 11 Mir: 11
# UVM_INFO dma_driver.sv(48) @ 67155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=11
# UVM_INFO dma_monitor.sv(33) @ 67155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 11 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 67155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:11 Mir:11 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 67155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xcd790000
# UVM_INFO dma_driver.sv(29) @ 67155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=dabdc55f
# UVM_INFO dma_monitor.sv(33) @ 67175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=dabdc55f rdata = 11 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 67175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xdabdc55f
# UVM_INFO dma_reg_sequence.sv(215) @ 67175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xdabd0000
# UVM_INFO dma_reg_sequence.sv(221) @ 67175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 67175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=1011dfa6
# UVM_INFO dma_monitor.sv(33) @ 67195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=1011dfa6 rdata = 11 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 67195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=28627 io_mem=1 (wdata=0x1011dfa6)
# UVM_INFO dma_reg_sequence.sv(257) @ 67195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1dfa6 Mir: 1dfa6
# UVM_INFO dma_driver.sv(48) @ 67215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1dfa6
# UVM_INFO dma_monitor.sv(33) @ 67215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1dfa6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 67215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=28627 io_mem=1 (rdata=0x1dfa6)
# UVM_INFO dma_reg_sequence.sv(264) @ 67215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1dfa6 Mir:1dfa6 
# UVM_INFO dma_driver.sv(48) @ 67235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1dfa6
# UVM_INFO dma_monitor.sv(33) @ 67235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1dfa6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 67235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=28627 io_mem=1 (rdata=0x1dfa6)
# UVM_INFO dma_reg_sequence.sv(271) @ 67235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1dfa6 Mir:1dfa6 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=e705cbfa
# UVM_INFO dma_monitor.sv(33) @ 67255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=e705cbfa rdata = 1dfa6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 67255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: e705cbfa Mir: e705cbfa
# UVM_INFO dma_driver.sv(48) @ 67275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=e705cbfa
# UVM_INFO dma_monitor.sv(33) @ 67275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = e705cbfa wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 67275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:e705cbfa Mir:e705cbfa 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=52c8d413
# UVM_INFO dma_monitor.sv(33) @ 67295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=52c8d413 rdata = e705cbfa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 67295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 52c8d413 Mir: 52c8d413
# UVM_INFO dma_driver.sv(48) @ 67315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=52c8d413
# UVM_INFO dma_monitor.sv(33) @ 67315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 52c8d413 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 67315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 52c8d413 Mir: 52c8d413
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=ae7915a5
# UVM_INFO dma_monitor.sv(33) @ 67335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=ae7915a5 rdata = 52c8d413 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 67335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: ae7915a5 Mir: ae7915a5
# UVM_INFO dma_driver.sv(48) @ 67355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=ae7915a5
# UVM_INFO dma_monitor.sv(33) @ 67355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = ae7915a5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 67355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:ae7915a5 Mir:ae7915a5 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 67355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x9e4e1016
# UVM_INFO dma_driver.sv(29) @ 67355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=9e4e1016
# UVM_INFO dma_monitor.sv(33) @ 67375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=9e4e1016 rdata = ae7915a5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 67375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 67375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 67375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x4371d965
# UVM_INFO dma_driver.sv(29) @ 67375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=4371d965
# UVM_INFO dma_monitor.sv(33) @ 67395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=4371d965 rdata = ae7915a5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 67395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 67395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=a0ba7ec
# UVM_INFO dma_monitor.sv(33) @ 67415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=a0ba7ec rdata = ae7915a5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 67415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: a0ba7ec Mir: a0ba7ec
# UVM_INFO dma_driver.sv(48) @ 67435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=a0ba7ec
# UVM_INFO dma_monitor.sv(33) @ 67435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = a0ba7ec wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 67435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: a0ba7ec Mir: a0ba7ec
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=f4cf198
# UVM_INFO dma_monitor.sv(33) @ 67455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=f4cf198 rdata = a0ba7ec wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 67455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 67475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 67475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 67475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 67475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1c
# UVM_INFO dma_monitor.sv(33) @ 67495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1c rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 67495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1c Mir: 1c
# UVM_INFO dma_driver.sv(48) @ 67515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1c
# UVM_INFO dma_monitor.sv(33) @ 67515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 67515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1c Mir:1c 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 67515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xdabd0000
# UVM_INFO dma_driver.sv(29) @ 67515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=657fdac1
# UVM_INFO dma_monitor.sv(33) @ 67535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=657fdac1 rdata = 1c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 67535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x657fdac1
# UVM_INFO dma_reg_sequence.sv(215) @ 67535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x657f0000
# UVM_INFO dma_reg_sequence.sv(221) @ 67535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 67535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=d05d89f9
# UVM_INFO dma_monitor.sv(33) @ 67555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=d05d89f9 rdata = 1c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 67555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=17660 io_mem=1 (wdata=0xd05d89f9)
# UVM_INFO dma_reg_sequence.sv(257) @ 67555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 189f9 Mir: 189f9
# UVM_INFO dma_driver.sv(48) @ 67575: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=189f9
# UVM_INFO dma_monitor.sv(33) @ 67575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 189f9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 67575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=17660 io_mem=1 (rdata=0x189f9)
# UVM_INFO dma_reg_sequence.sv(264) @ 67575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:189f9 Mir:189f9 
# UVM_INFO dma_driver.sv(48) @ 67595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=189f8
# UVM_INFO dma_monitor.sv(33) @ 67595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 189f8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 67595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=17660 io_mem=1 (rdata=0x189f8)
# UVM_INFO dma_reg_sequence.sv(271) @ 67595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:189f8 Mir:189f8 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=f6dcc537
# UVM_INFO dma_monitor.sv(33) @ 67615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=f6dcc537 rdata = 189f8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 67615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: f6dcc537 Mir: f6dcc537
# UVM_INFO dma_driver.sv(48) @ 67635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=f6dcc537
# UVM_INFO dma_monitor.sv(33) @ 67635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = f6dcc537 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 67635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:f6dcc537 Mir:f6dcc537 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=2337f824
# UVM_INFO dma_monitor.sv(33) @ 67655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=2337f824 rdata = f6dcc537 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 67655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 2337f824 Mir: 2337f824
# UVM_INFO dma_driver.sv(48) @ 67675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=2337f824
# UVM_INFO dma_monitor.sv(33) @ 67675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 2337f824 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 67675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 2337f824 Mir: 2337f824
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=f0fef09d
# UVM_INFO dma_monitor.sv(33) @ 67695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=f0fef09d rdata = 2337f824 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 67695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: f0fef09d Mir: f0fef09d
# UVM_INFO dma_driver.sv(48) @ 67715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=f0fef09d
# UVM_INFO dma_monitor.sv(33) @ 67715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = f0fef09d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 67715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:f0fef09d Mir:f0fef09d 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 67715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x29d5cf35
# UVM_INFO dma_driver.sv(29) @ 67715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=29d5cf35
# UVM_INFO dma_monitor.sv(33) @ 67735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=29d5cf35 rdata = f0fef09d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 67735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 67735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 67735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xd8452fff
# UVM_INFO dma_driver.sv(29) @ 67735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=d8452fff
# UVM_INFO dma_monitor.sv(33) @ 67755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=d8452fff rdata = f0fef09d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 67755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 67755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=44f448de
# UVM_INFO dma_monitor.sv(33) @ 67775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=44f448de rdata = f0fef09d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 67775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 44f448de Mir: 44f448de
# UVM_INFO dma_driver.sv(48) @ 67795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=44f448de
# UVM_INFO dma_monitor.sv(33) @ 67795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 44f448de wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 67795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 44f448de Mir: 44f448de
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=3e94ab22
# UVM_INFO dma_monitor.sv(33) @ 67815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=3e94ab22 rdata = 44f448de wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 67815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 67835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 67835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 67835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 67835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=8d
# UVM_INFO dma_monitor.sv(33) @ 67855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=8d rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 67855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 8d Mir: 8d
# UVM_INFO dma_driver.sv(48) @ 67875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=8d
# UVM_INFO dma_monitor.sv(33) @ 67875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 8d wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 67875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:8d Mir:8d 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 67875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x657f0000
# UVM_INFO dma_driver.sv(29) @ 67875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=d6b7798a
# UVM_INFO dma_monitor.sv(33) @ 67895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=d6b7798a rdata = 8d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 67895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xd6b7798a
# UVM_INFO dma_reg_sequence.sv(215) @ 67895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xd6b70000
# UVM_INFO dma_reg_sequence.sv(221) @ 67895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 67895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=123525c
# UVM_INFO dma_monitor.sv(33) @ 67915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=123525c rdata = 8d wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 67915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=10542 io_mem=1 (wdata=0x123525c)
# UVM_INFO dma_reg_sequence.sv(257) @ 67915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1525c Mir: 1525c
# UVM_INFO dma_driver.sv(48) @ 67935: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1525c
# UVM_INFO dma_monitor.sv(33) @ 67935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1525c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 67935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=10542 io_mem=1 (rdata=0x1525c)
# UVM_INFO dma_reg_sequence.sv(264) @ 67935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1525c Mir:1525c 
# UVM_INFO dma_driver.sv(48) @ 67955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1525c
# UVM_INFO dma_monitor.sv(33) @ 67955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1525c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 67955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=10542 io_mem=1 (rdata=0x1525c)
# UVM_INFO dma_reg_sequence.sv(271) @ 67955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1525c Mir:1525c 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=40dda6fb
# UVM_INFO dma_monitor.sv(33) @ 67975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=40dda6fb rdata = 1525c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 67975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 40dda6fb Mir: 40dda6fb
# UVM_INFO dma_driver.sv(48) @ 67995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=40dda6fb
# UVM_INFO dma_monitor.sv(33) @ 67995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 40dda6fb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 67995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:40dda6fb Mir:40dda6fb 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 67995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=8c4ea7
# UVM_INFO dma_monitor.sv(33) @ 68015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=8c4ea7 rdata = 40dda6fb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 68015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 8c4ea7 Mir: 8c4ea7
# UVM_INFO dma_driver.sv(48) @ 68035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=8c4ea7
# UVM_INFO dma_monitor.sv(33) @ 68035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 8c4ea7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 68035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 8c4ea7 Mir: 8c4ea7
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=f4d0ccad
# UVM_INFO dma_monitor.sv(33) @ 68055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=f4d0ccad rdata = 8c4ea7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 68055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: f4d0ccad Mir: f4d0ccad
# UVM_INFO dma_driver.sv(48) @ 68075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=f4d0ccad
# UVM_INFO dma_monitor.sv(33) @ 68075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = f4d0ccad wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 68075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:f4d0ccad Mir:f4d0ccad 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 68075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x53c79b0b
# UVM_INFO dma_driver.sv(29) @ 68075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=53c79b0b
# UVM_INFO dma_monitor.sv(33) @ 68095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=53c79b0b rdata = f4d0ccad wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 68095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 68095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 68095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x9e37964b
# UVM_INFO dma_driver.sv(29) @ 68095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=9e37964b
# UVM_INFO dma_monitor.sv(33) @ 68115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=9e37964b rdata = f4d0ccad wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 68115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 68115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=7f146e4e
# UVM_INFO dma_monitor.sv(33) @ 68135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=7f146e4e rdata = f4d0ccad wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 68135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 7f146e4e Mir: 7f146e4e
# UVM_INFO dma_driver.sv(48) @ 68155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=7f146e4e
# UVM_INFO dma_monitor.sv(33) @ 68155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 7f146e4e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 68155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 7f146e4e Mir: 7f146e4e
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=6a291ef2
# UVM_INFO dma_monitor.sv(33) @ 68175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=6a291ef2 rdata = 7f146e4e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 68175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 68195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 68195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 68195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 68195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1ce
# UVM_INFO dma_monitor.sv(33) @ 68215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1ce rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 68215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1ce Mir: 1ce
# UVM_INFO dma_driver.sv(48) @ 68235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1ce
# UVM_INFO dma_monitor.sv(33) @ 68235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1ce wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 68235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1ce Mir:1ce 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 68235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xd6b70000
# UVM_INFO dma_driver.sv(29) @ 68235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=4a8a7f9d
# UVM_INFO dma_monitor.sv(33) @ 68255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=4a8a7f9d rdata = 1ce wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 68255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x4a8a7f9d
# UVM_INFO dma_reg_sequence.sv(215) @ 68255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x4a8a0000
# UVM_INFO dma_reg_sequence.sv(221) @ 68255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 68255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=dbf4c6a1
# UVM_INFO dma_monitor.sv(33) @ 68275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=dbf4c6a1 rdata = 1ce wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 68275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=25424 io_mem=0 (wdata=0xdbf4c6a1)
# UVM_INFO dma_reg_sequence.sv(257) @ 68275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: c6a1 Mir: c6a1
# UVM_INFO dma_driver.sv(48) @ 68295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=c6a1
# UVM_INFO dma_monitor.sv(33) @ 68295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = c6a1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 68295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=25424 io_mem=0 (rdata=0xc6a1)
# UVM_INFO dma_reg_sequence.sv(264) @ 68295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:c6a1 Mir:c6a1 
# UVM_INFO dma_driver.sv(48) @ 68315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=c6a0
# UVM_INFO dma_monitor.sv(33) @ 68315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = c6a0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 68315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=25424 io_mem=0 (rdata=0xc6a0)
# UVM_INFO dma_reg_sequence.sv(271) @ 68315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:c6a0 Mir:c6a0 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=f4b36fe7
# UVM_INFO dma_monitor.sv(33) @ 68335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=f4b36fe7 rdata = c6a0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 68335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: f4b36fe7 Mir: f4b36fe7
# UVM_INFO dma_driver.sv(48) @ 68355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=f4b36fe7
# UVM_INFO dma_monitor.sv(33) @ 68355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = f4b36fe7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 68355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:f4b36fe7 Mir:f4b36fe7 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=6c5c15bf
# UVM_INFO dma_monitor.sv(33) @ 68375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=6c5c15bf rdata = f4b36fe7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 68375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 6c5c15bf Mir: 6c5c15bf
# UVM_INFO dma_driver.sv(48) @ 68395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=6c5c15bf
# UVM_INFO dma_monitor.sv(33) @ 68395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 6c5c15bf wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 68395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 6c5c15bf Mir: 6c5c15bf
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=701af05c
# UVM_INFO dma_monitor.sv(33) @ 68415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=701af05c rdata = 6c5c15bf wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 68415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 701af05c Mir: 701af05c
# UVM_INFO dma_driver.sv(48) @ 68435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=701af05c
# UVM_INFO dma_monitor.sv(33) @ 68435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 701af05c wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 68435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:701af05c Mir:701af05c 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 68435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xbc0e6524
# UVM_INFO dma_driver.sv(29) @ 68435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=bc0e6524
# UVM_INFO dma_monitor.sv(33) @ 68455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=bc0e6524 rdata = 701af05c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 68455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 68455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 68455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x750bfd55
# UVM_INFO dma_driver.sv(29) @ 68455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=750bfd55
# UVM_INFO dma_monitor.sv(33) @ 68475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=750bfd55 rdata = 701af05c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 68475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 68475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=4f65b465
# UVM_INFO dma_monitor.sv(33) @ 68495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=4f65b465 rdata = 701af05c wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 68495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 4f65b465 Mir: 4f65b465
# UVM_INFO dma_driver.sv(48) @ 68515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=4f65b465
# UVM_INFO dma_monitor.sv(33) @ 68515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 4f65b465 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 68515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 4f65b465 Mir: 4f65b465
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=f3c27a4c
# UVM_INFO dma_monitor.sv(33) @ 68535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=f3c27a4c rdata = 4f65b465 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 68535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 68555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 68555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 68555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 68555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=189
# UVM_INFO dma_monitor.sv(33) @ 68575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=189 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 68575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 189 Mir: 189
# UVM_INFO dma_driver.sv(48) @ 68595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=189
# UVM_INFO dma_monitor.sv(33) @ 68595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 189 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 68595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:189 Mir:189 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 68595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x4a8a0000
# UVM_INFO dma_driver.sv(29) @ 68595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=d2ff8492
# UVM_INFO dma_monitor.sv(33) @ 68615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=d2ff8492 rdata = 189 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 68615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xd2ff8492
# UVM_INFO dma_reg_sequence.sv(215) @ 68615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xd2ff0000
# UVM_INFO dma_reg_sequence.sv(221) @ 68615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 68615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=71f92cb6
# UVM_INFO dma_monitor.sv(33) @ 68635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=71f92cb6 rdata = 189 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 68635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=5723 io_mem=1 (wdata=0x71f92cb6)
# UVM_INFO dma_reg_sequence.sv(257) @ 68635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 12cb6 Mir: 12cb6
# UVM_INFO dma_driver.sv(48) @ 68655: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=12cb6
# UVM_INFO dma_monitor.sv(33) @ 68655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 12cb6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 68655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=5723 io_mem=1 (rdata=0x12cb6)
# UVM_INFO dma_reg_sequence.sv(264) @ 68655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:12cb6 Mir:12cb6 
# UVM_INFO dma_driver.sv(48) @ 68675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=12cb6
# UVM_INFO dma_monitor.sv(33) @ 68675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 12cb6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 68675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=5723 io_mem=1 (rdata=0x12cb6)
# UVM_INFO dma_reg_sequence.sv(271) @ 68675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:12cb6 Mir:12cb6 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=8db1fc19
# UVM_INFO dma_monitor.sv(33) @ 68695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=8db1fc19 rdata = 12cb6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 68695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 8db1fc19 Mir: 8db1fc19
# UVM_INFO dma_driver.sv(48) @ 68715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=8db1fc19
# UVM_INFO dma_monitor.sv(33) @ 68715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 8db1fc19 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 68715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:8db1fc19 Mir:8db1fc19 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=268c6087
# UVM_INFO dma_monitor.sv(33) @ 68735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=268c6087 rdata = 8db1fc19 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 68735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 268c6087 Mir: 268c6087
# UVM_INFO dma_driver.sv(48) @ 68755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=268c6087
# UVM_INFO dma_monitor.sv(33) @ 68755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 268c6087 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 68755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 268c6087 Mir: 268c6087
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=c5356fe
# UVM_INFO dma_monitor.sv(33) @ 68775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=c5356fe rdata = 268c6087 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 68775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: c5356fe Mir: c5356fe
# UVM_INFO dma_driver.sv(48) @ 68795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=c5356fe
# UVM_INFO dma_monitor.sv(33) @ 68795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = c5356fe wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 68795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:c5356fe Mir:c5356fe 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 68795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xbc9521a0
# UVM_INFO dma_driver.sv(29) @ 68795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=bc9521a0
# UVM_INFO dma_monitor.sv(33) @ 68815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=bc9521a0 rdata = c5356fe wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 68815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 68815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 68815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x31924893
# UVM_INFO dma_driver.sv(29) @ 68815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=31924893
# UVM_INFO dma_monitor.sv(33) @ 68835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=31924893 rdata = c5356fe wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 68835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 68835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=faa19422
# UVM_INFO dma_monitor.sv(33) @ 68855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=faa19422 rdata = c5356fe wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 68855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: faa19422 Mir: faa19422
# UVM_INFO dma_driver.sv(48) @ 68875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=faa19422
# UVM_INFO dma_monitor.sv(33) @ 68875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = faa19422 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 68875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: faa19422 Mir: faa19422
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=d301b880
# UVM_INFO dma_monitor.sv(33) @ 68895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=d301b880 rdata = faa19422 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 68895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 68915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 68915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 68915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 68915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=e
# UVM_INFO dma_monitor.sv(33) @ 68935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=e rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 68935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: e Mir: e
# UVM_INFO dma_driver.sv(48) @ 68955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=e
# UVM_INFO dma_monitor.sv(33) @ 68955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 68955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:e Mir:e 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 68955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xd2ff0000
# UVM_INFO dma_driver.sv(29) @ 68955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=6b731887
# UVM_INFO dma_monitor.sv(33) @ 68975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=6b731887 rdata = e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 68975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x6b731887
# UVM_INFO dma_reg_sequence.sv(215) @ 68975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x6b730000
# UVM_INFO dma_reg_sequence.sv(221) @ 68975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 68975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 68975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=e6935f98
# UVM_INFO dma_monitor.sv(33) @ 68995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=e6935f98 rdata = e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 68995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=12236 io_mem=1 (wdata=0xe6935f98)
# UVM_INFO dma_reg_sequence.sv(257) @ 68995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 15f98 Mir: 15f98
# UVM_INFO dma_driver.sv(48) @ 69015: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=15f98
# UVM_INFO dma_monitor.sv(33) @ 69015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 15f98 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 69015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=12236 io_mem=1 (rdata=0x15f98)
# UVM_INFO dma_reg_sequence.sv(264) @ 69015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:15f98 Mir:15f98 
# UVM_INFO dma_driver.sv(48) @ 69035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=15f98
# UVM_INFO dma_monitor.sv(33) @ 69035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 15f98 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 69035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=12236 io_mem=1 (rdata=0x15f98)
# UVM_INFO dma_reg_sequence.sv(271) @ 69035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:15f98 Mir:15f98 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=35681cd6
# UVM_INFO dma_monitor.sv(33) @ 69055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=35681cd6 rdata = 15f98 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 69055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 35681cd6 Mir: 35681cd6
# UVM_INFO dma_driver.sv(48) @ 69075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=35681cd6
# UVM_INFO dma_monitor.sv(33) @ 69075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 35681cd6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 69075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:35681cd6 Mir:35681cd6 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=ee8daed5
# UVM_INFO dma_monitor.sv(33) @ 69095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=ee8daed5 rdata = 35681cd6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 69095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: ee8daed5 Mir: ee8daed5
# UVM_INFO dma_driver.sv(48) @ 69115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=ee8daed5
# UVM_INFO dma_monitor.sv(33) @ 69115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = ee8daed5 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 69115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: ee8daed5 Mir: ee8daed5
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=c1a81cd2
# UVM_INFO dma_monitor.sv(33) @ 69135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=c1a81cd2 rdata = ee8daed5 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 69135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: c1a81cd2 Mir: c1a81cd2
# UVM_INFO dma_driver.sv(48) @ 69155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=c1a81cd2
# UVM_INFO dma_monitor.sv(33) @ 69155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = c1a81cd2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 69155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:c1a81cd2 Mir:c1a81cd2 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 69155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xe0cd9e6
# UVM_INFO dma_driver.sv(29) @ 69155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=e0cd9e6
# UVM_INFO dma_monitor.sv(33) @ 69175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=e0cd9e6 rdata = c1a81cd2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 69175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x5711
# UVM_INFO dma_reg_sequence.sv(395) @ 69175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 69175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x2c69f888
# UVM_INFO dma_driver.sv(29) @ 69175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=2c69f888
# UVM_INFO dma_monitor.sv(33) @ 69195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=2c69f888 rdata = c1a81cd2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 69195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x5a
# UVM_INFO dma_reg_sequence.sv(423) @ 69195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=e7d97382
# UVM_INFO dma_monitor.sv(33) @ 69215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=e7d97382 rdata = c1a81cd2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 69215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: e7d97382 Mir: e7d97382
# UVM_INFO dma_driver.sv(48) @ 69235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=e7d97382
# UVM_INFO dma_monitor.sv(33) @ 69235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = e7d97382 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 69235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: e7d97382 Mir: e7d97382
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=e7eed47e
# UVM_INFO dma_monitor.sv(33) @ 69255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=e7eed47e rdata = e7d97382 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 69255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 69275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 69275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 69275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 69275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=68
# UVM_INFO dma_monitor.sv(33) @ 69295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=68 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 69295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 68 Mir: 68
# UVM_INFO dma_driver.sv(48) @ 69315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=68
# UVM_INFO dma_monitor.sv(33) @ 69315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 68 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 69315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:68 Mir:68 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 69315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x6b730000
# UVM_INFO dma_driver.sv(29) @ 69315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=ec2aec57
# UVM_INFO dma_monitor.sv(33) @ 69335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=ec2aec57 rdata = 68 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 69335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xec2aec57
# UVM_INFO dma_reg_sequence.sv(215) @ 69335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xec2a0000
# UVM_INFO dma_reg_sequence.sv(221) @ 69335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 69335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=3683c600
# UVM_INFO dma_monitor.sv(33) @ 69355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=3683c600 rdata = 68 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 69355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=25344 io_mem=1 (wdata=0x3683c600)
# UVM_INFO dma_reg_sequence.sv(257) @ 69355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1c600 Mir: 1c600
# UVM_INFO dma_driver.sv(48) @ 69375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1c600
# UVM_INFO dma_monitor.sv(33) @ 69375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1c600 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 69375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=25344 io_mem=1 (rdata=0x1c600)
# UVM_INFO dma_reg_sequence.sv(264) @ 69375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1c600 Mir:1c600 
# UVM_INFO dma_driver.sv(48) @ 69395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1c600
# UVM_INFO dma_monitor.sv(33) @ 69395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1c600 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 69395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=25344 io_mem=1 (rdata=0x1c600)
# UVM_INFO dma_reg_sequence.sv(271) @ 69395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1c600 Mir:1c600 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=31b028dc
# UVM_INFO dma_monitor.sv(33) @ 69415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=31b028dc rdata = 1c600 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 69415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 31b028dc Mir: 31b028dc
# UVM_INFO dma_driver.sv(48) @ 69435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=31b028dc
# UVM_INFO dma_monitor.sv(33) @ 69435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 31b028dc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 69435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:31b028dc Mir:31b028dc 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=9221d749
# UVM_INFO dma_monitor.sv(33) @ 69455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=9221d749 rdata = 31b028dc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 69455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 9221d749 Mir: 9221d749
# UVM_INFO dma_driver.sv(48) @ 69475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=9221d749
# UVM_INFO dma_monitor.sv(33) @ 69475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 9221d749 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 69475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 9221d749 Mir: 9221d749
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=f725d9d1
# UVM_INFO dma_monitor.sv(33) @ 69495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=f725d9d1 rdata = 9221d749 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 69495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: f725d9d1 Mir: f725d9d1
# UVM_INFO dma_driver.sv(48) @ 69515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=f725d9d1
# UVM_INFO dma_monitor.sv(33) @ 69515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = f725d9d1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 69515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:f725d9d1 Mir:f725d9d1 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 69515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x548dd093
# UVM_INFO dma_driver.sv(29) @ 69515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=548dd093
# UVM_INFO dma_monitor.sv(33) @ 69535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=548dd093 rdata = f725d9d1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 69535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x7b11
# UVM_INFO dma_reg_sequence.sv(395) @ 69535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 69535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x2ee07e21
# UVM_INFO dma_driver.sv(29) @ 69535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=2ee07e21
# UVM_INFO dma_monitor.sv(33) @ 69555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=2ee07e21 rdata = f725d9d1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 69555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x7e
# UVM_INFO dma_reg_sequence.sv(423) @ 69555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=283a9b65
# UVM_INFO dma_monitor.sv(33) @ 69575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=283a9b65 rdata = f725d9d1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 69575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 283a9b65 Mir: 283a9b65
# UVM_INFO dma_driver.sv(48) @ 69595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=283a9b65
# UVM_INFO dma_monitor.sv(33) @ 69595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 283a9b65 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 69595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 283a9b65 Mir: 283a9b65
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=83143134
# UVM_INFO dma_monitor.sv(33) @ 69615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=83143134 rdata = 283a9b65 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 69615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 69635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 69635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 69635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 69635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=a4
# UVM_INFO dma_monitor.sv(33) @ 69655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=a4 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 69655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: a4 Mir: a4
# UVM_INFO dma_driver.sv(48) @ 69675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=a4
# UVM_INFO dma_monitor.sv(33) @ 69675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = a4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 69675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:a4 Mir:a4 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 69675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xec2a0000
# UVM_INFO dma_driver.sv(29) @ 69675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=4a33ad
# UVM_INFO dma_monitor.sv(33) @ 69695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=4a33ad rdata = a4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 69695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x4a33ad
# UVM_INFO dma_reg_sequence.sv(215) @ 69695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x4a0000
# UVM_INFO dma_reg_sequence.sv(221) @ 69695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 69695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=535db9e4
# UVM_INFO dma_monitor.sv(33) @ 69715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=535db9e4 rdata = a4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 69715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=23794 io_mem=1 (wdata=0x535db9e4)
# UVM_INFO dma_reg_sequence.sv(257) @ 69715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1b9e4 Mir: 1b9e4
# UVM_INFO dma_driver.sv(48) @ 69735: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1b9e4
# UVM_INFO dma_monitor.sv(33) @ 69735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1b9e4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 69735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=23794 io_mem=1 (rdata=0x1b9e4)
# UVM_INFO dma_reg_sequence.sv(264) @ 69735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1b9e4 Mir:1b9e4 
# UVM_INFO dma_driver.sv(48) @ 69755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1b9e4
# UVM_INFO dma_monitor.sv(33) @ 69755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1b9e4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 69755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=23794 io_mem=1 (rdata=0x1b9e4)
# UVM_INFO dma_reg_sequence.sv(271) @ 69755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1b9e4 Mir:1b9e4 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=69ffb3ce
# UVM_INFO dma_monitor.sv(33) @ 69775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=69ffb3ce rdata = 1b9e4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 69775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 69ffb3ce Mir: 69ffb3ce
# UVM_INFO dma_driver.sv(48) @ 69795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=69ffb3ce
# UVM_INFO dma_monitor.sv(33) @ 69795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 69ffb3ce wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 69795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:69ffb3ce Mir:69ffb3ce 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=ca6017b8
# UVM_INFO dma_monitor.sv(33) @ 69815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=ca6017b8 rdata = 69ffb3ce wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 69815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: ca6017b8 Mir: ca6017b8
# UVM_INFO dma_driver.sv(48) @ 69835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=ca6017b8
# UVM_INFO dma_monitor.sv(33) @ 69835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = ca6017b8 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 69835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: ca6017b8 Mir: ca6017b8
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=dd3a403e
# UVM_INFO dma_monitor.sv(33) @ 69855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=dd3a403e rdata = ca6017b8 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 69855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: dd3a403e Mir: dd3a403e
# UVM_INFO dma_driver.sv(48) @ 69875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=dd3a403e
# UVM_INFO dma_monitor.sv(33) @ 69875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = dd3a403e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 69875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:dd3a403e Mir:dd3a403e 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 69875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xa353dfe8
# UVM_INFO dma_driver.sv(29) @ 69875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=a353dfe8
# UVM_INFO dma_monitor.sv(33) @ 69895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=a353dfe8 rdata = dd3a403e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 69895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x9f11
# UVM_INFO dma_reg_sequence.sv(395) @ 69895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 69895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x4520cf04
# UVM_INFO dma_driver.sv(29) @ 69895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=4520cf04
# UVM_INFO dma_monitor.sv(33) @ 69915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=4520cf04 rdata = dd3a403e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 69915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0xa2
# UVM_INFO dma_reg_sequence.sv(423) @ 69915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=d5f07b4e
# UVM_INFO dma_monitor.sv(33) @ 69935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=d5f07b4e rdata = dd3a403e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 69935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: d5f07b4e Mir: d5f07b4e
# UVM_INFO dma_driver.sv(48) @ 69955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=d5f07b4e
# UVM_INFO dma_monitor.sv(33) @ 69955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = d5f07b4e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 69955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: d5f07b4e Mir: d5f07b4e
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=bb3e79e1
# UVM_INFO dma_monitor.sv(33) @ 69975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=bb3e79e1 rdata = d5f07b4e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 69975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 69995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 69995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 69995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 69995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 69995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1cc
# UVM_INFO dma_monitor.sv(33) @ 70015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1cc rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 70015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1cc Mir: 1cc
# UVM_INFO dma_driver.sv(48) @ 70035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1cc
# UVM_INFO dma_monitor.sv(33) @ 70035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1cc wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 70035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1cc Mir:1cc 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 70035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x4a0000
# UVM_INFO dma_driver.sv(29) @ 70035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=1f4ddbe0
# UVM_INFO dma_monitor.sv(33) @ 70055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=1f4ddbe0 rdata = 1cc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 70055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x1f4ddbe0
# UVM_INFO dma_reg_sequence.sv(215) @ 70055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x1f4d0000
# UVM_INFO dma_reg_sequence.sv(221) @ 70055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 70055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=4b061278
# UVM_INFO dma_monitor.sv(33) @ 70075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=4b061278 rdata = 1cc wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 70075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=2364 io_mem=0 (wdata=0x4b061278)
# UVM_INFO dma_reg_sequence.sv(257) @ 70075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 1278 Mir: 1278
# UVM_INFO dma_driver.sv(48) @ 70095: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1278
# UVM_INFO dma_monitor.sv(33) @ 70095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1278 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 70095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=2364 io_mem=0 (rdata=0x1278)
# UVM_INFO dma_reg_sequence.sv(264) @ 70095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:1278 Mir:1278 
# UVM_INFO dma_driver.sv(48) @ 70115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=1278
# UVM_INFO dma_monitor.sv(33) @ 70115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 1278 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 70115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=2364 io_mem=0 (rdata=0x1278)
# UVM_INFO dma_reg_sequence.sv(271) @ 70115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:1278 Mir:1278 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=9cc87ba1
# UVM_INFO dma_monitor.sv(33) @ 70135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=9cc87ba1 rdata = 1278 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 70135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 9cc87ba1 Mir: 9cc87ba1
# UVM_INFO dma_driver.sv(48) @ 70155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=9cc87ba1
# UVM_INFO dma_monitor.sv(33) @ 70155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 9cc87ba1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 70155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:9cc87ba1 Mir:9cc87ba1 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=f6aec73e
# UVM_INFO dma_monitor.sv(33) @ 70175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=f6aec73e rdata = 9cc87ba1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 70175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: f6aec73e Mir: f6aec73e
# UVM_INFO dma_driver.sv(48) @ 70195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=f6aec73e
# UVM_INFO dma_monitor.sv(33) @ 70195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = f6aec73e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 70195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: f6aec73e Mir: f6aec73e
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=8349d27b
# UVM_INFO dma_monitor.sv(33) @ 70215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=8349d27b rdata = f6aec73e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 70215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 8349d27b Mir: 8349d27b
# UVM_INFO dma_driver.sv(48) @ 70235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=8349d27b
# UVM_INFO dma_monitor.sv(33) @ 70235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 8349d27b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 70235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:8349d27b Mir:8349d27b 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 70235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x4926f7a4
# UVM_INFO dma_driver.sv(29) @ 70235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=4926f7a4
# UVM_INFO dma_monitor.sv(33) @ 70255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=4926f7a4 rdata = 8349d27b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 70255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xc311
# UVM_INFO dma_reg_sequence.sv(395) @ 70255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 70255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x33bda1c8
# UVM_INFO dma_driver.sv(29) @ 70255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=33bda1c8
# UVM_INFO dma_monitor.sv(33) @ 70275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=33bda1c8 rdata = 8349d27b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 70275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0xc6
# UVM_INFO dma_reg_sequence.sv(423) @ 70275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=1b4d8683
# UVM_INFO dma_monitor.sv(33) @ 70295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=1b4d8683 rdata = 8349d27b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 70295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 1b4d8683 Mir: 1b4d8683
# UVM_INFO dma_driver.sv(48) @ 70315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=1b4d8683
# UVM_INFO dma_monitor.sv(33) @ 70315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 1b4d8683 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 70315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 1b4d8683 Mir: 1b4d8683
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=47ecb7bd
# UVM_INFO dma_monitor.sv(33) @ 70335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=47ecb7bd rdata = 1b4d8683 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 70335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 70355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 70355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 70355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 70355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=eb
# UVM_INFO dma_monitor.sv(33) @ 70375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=eb rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 70375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: eb Mir: eb
# UVM_INFO dma_driver.sv(48) @ 70395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=eb
# UVM_INFO dma_monitor.sv(33) @ 70395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = eb wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 70395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:eb Mir:eb 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 70395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x1f4d0000
# UVM_INFO dma_driver.sv(29) @ 70395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=b0c4845c
# UVM_INFO dma_monitor.sv(33) @ 70415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=b0c4845c rdata = eb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 70415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xb0c4845c
# UVM_INFO dma_reg_sequence.sv(215) @ 70415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xb0c40000
# UVM_INFO dma_reg_sequence.sv(221) @ 70415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 70415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=f656f538
# UVM_INFO dma_monitor.sv(33) @ 70435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=f656f538 rdata = eb wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 70435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=31388 io_mem=0 (wdata=0xf656f538)
# UVM_INFO dma_reg_sequence.sv(257) @ 70435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: f538 Mir: f538
# UVM_INFO dma_driver.sv(48) @ 70455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=f538
# UVM_INFO dma_monitor.sv(33) @ 70455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = f538 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 70455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=31388 io_mem=0 (rdata=0xf538)
# UVM_INFO dma_reg_sequence.sv(264) @ 70455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:f538 Mir:f538 
# UVM_INFO dma_driver.sv(48) @ 70475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=f538
# UVM_INFO dma_monitor.sv(33) @ 70475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = f538 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 70475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=31388 io_mem=0 (rdata=0xf538)
# UVM_INFO dma_reg_sequence.sv(271) @ 70475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:f538 Mir:f538 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=6df4aefd
# UVM_INFO dma_monitor.sv(33) @ 70495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=6df4aefd rdata = f538 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 70495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 6df4aefd Mir: 6df4aefd
# UVM_INFO dma_driver.sv(48) @ 70515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=6df4aefd
# UVM_INFO dma_monitor.sv(33) @ 70515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 6df4aefd wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 70515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:6df4aefd Mir:6df4aefd 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70515: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=585c8207
# UVM_INFO dma_monitor.sv(33) @ 70535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=585c8207 rdata = 6df4aefd wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 70535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 585c8207 Mir: 585c8207
# UVM_INFO dma_driver.sv(48) @ 70555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=585c8207
# UVM_INFO dma_monitor.sv(33) @ 70555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 585c8207 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 70555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 585c8207 Mir: 585c8207
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=a6ba2190
# UVM_INFO dma_monitor.sv(33) @ 70575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=a6ba2190 rdata = 585c8207 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 70575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: a6ba2190 Mir: a6ba2190
# UVM_INFO dma_driver.sv(48) @ 70595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=a6ba2190
# UVM_INFO dma_monitor.sv(33) @ 70595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = a6ba2190 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 70595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:a6ba2190 Mir:a6ba2190 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 70595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x18cdafd9
# UVM_INFO dma_driver.sv(29) @ 70595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=18cdafd9
# UVM_INFO dma_monitor.sv(33) @ 70615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=18cdafd9 rdata = a6ba2190 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 70615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xe711
# UVM_INFO dma_reg_sequence.sv(395) @ 70615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 70615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xc6f6cabe
# UVM_INFO dma_driver.sv(29) @ 70615: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=c6f6cabe
# UVM_INFO dma_monitor.sv(33) @ 70635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=c6f6cabe rdata = a6ba2190 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 70635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0xea
# UVM_INFO dma_reg_sequence.sv(423) @ 70635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=6a75e56
# UVM_INFO dma_monitor.sv(33) @ 70655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=6a75e56 rdata = a6ba2190 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 70655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 6a75e56 Mir: 6a75e56
# UVM_INFO dma_driver.sv(48) @ 70675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=6a75e56
# UVM_INFO dma_monitor.sv(33) @ 70675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 6a75e56 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 70675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 6a75e56 Mir: 6a75e56
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=838e7e56
# UVM_INFO dma_monitor.sv(33) @ 70695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=838e7e56 rdata = 6a75e56 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 70695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 70715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 70715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 70715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 70715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=f9
# UVM_INFO dma_monitor.sv(33) @ 70735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=f9 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 70735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: f9 Mir: f9
# UVM_INFO dma_driver.sv(48) @ 70755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=f9
# UVM_INFO dma_monitor.sv(33) @ 70755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = f9 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 70755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:f9 Mir:f9 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 70755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xb0c40000
# UVM_INFO dma_driver.sv(29) @ 70755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=dd56fb6a
# UVM_INFO dma_monitor.sv(33) @ 70775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=dd56fb6a rdata = f9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 70775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0xdd56fb6a
# UVM_INFO dma_reg_sequence.sv(215) @ 70775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0xdd560000
# UVM_INFO dma_reg_sequence.sv(221) @ 70775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 70775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70775: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=82c6471b
# UVM_INFO dma_monitor.sv(33) @ 70795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=82c6471b rdata = f9 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 70795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=9101 io_mem=0 (wdata=0x82c6471b)
# UVM_INFO dma_reg_sequence.sv(257) @ 70795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 471b Mir: 471b
# UVM_INFO dma_driver.sv(48) @ 70815: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=471b
# UVM_INFO dma_monitor.sv(33) @ 70815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 471b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 70815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=9101 io_mem=0 (rdata=0x471b)
# UVM_INFO dma_reg_sequence.sv(264) @ 70815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:471b Mir:471b 
# UVM_INFO dma_driver.sv(48) @ 70835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=471a
# UVM_INFO dma_monitor.sv(33) @ 70835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 471a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 70835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=9101 io_mem=0 (rdata=0x471a)
# UVM_INFO dma_reg_sequence.sv(271) @ 70835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:471a Mir:471a 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=c1fcbc15
# UVM_INFO dma_monitor.sv(33) @ 70855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=c1fcbc15 rdata = 471a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 70855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: c1fcbc15 Mir: c1fcbc15
# UVM_INFO dma_driver.sv(48) @ 70875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=c1fcbc15
# UVM_INFO dma_monitor.sv(33) @ 70875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = c1fcbc15 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 70875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:c1fcbc15 Mir:c1fcbc15 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70875: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=a98f607
# UVM_INFO dma_monitor.sv(33) @ 70895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=a98f607 rdata = c1fcbc15 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 70895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: a98f607 Mir: a98f607
# UVM_INFO dma_driver.sv(48) @ 70915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=a98f607
# UVM_INFO dma_monitor.sv(33) @ 70915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = a98f607 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 70915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: a98f607 Mir: a98f607
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=ce304b15
# UVM_INFO dma_monitor.sv(33) @ 70935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=ce304b15 rdata = a98f607 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 70935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: ce304b15 Mir: ce304b15
# UVM_INFO dma_driver.sv(48) @ 70955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=ce304b15
# UVM_INFO dma_monitor.sv(33) @ 70955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = ce304b15 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 70955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:ce304b15 Mir:ce304b15 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 70955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xa04c680c
# UVM_INFO dma_driver.sv(29) @ 70955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=a04c680c
# UVM_INFO dma_monitor.sv(33) @ 70975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=a04c680c rdata = ce304b15 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 70975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 70975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 70975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x11f01822
# UVM_INFO dma_driver.sv(29) @ 70975: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=11f01822
# UVM_INFO dma_monitor.sv(33) @ 70995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=11f01822 rdata = ce304b15 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 70995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 70995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 70995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=987362c4
# UVM_INFO dma_monitor.sv(33) @ 71015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=987362c4 rdata = ce304b15 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 71015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 987362c4 Mir: 987362c4
# UVM_INFO dma_driver.sv(48) @ 71035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=987362c4
# UVM_INFO dma_monitor.sv(33) @ 71035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 987362c4 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 71035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 987362c4 Mir: 987362c4
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=d863453a
# UVM_INFO dma_monitor.sv(33) @ 71055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=d863453a rdata = 987362c4 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 71055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 71075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 71075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 71075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 71075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=64
# UVM_INFO dma_monitor.sv(33) @ 71095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=64 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 71095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 64 Mir: 64
# UVM_INFO dma_driver.sv(48) @ 71115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=64
# UVM_INFO dma_monitor.sv(33) @ 71115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 64 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 71115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:64 Mir:64 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 71115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0xdd560000
# UVM_INFO dma_driver.sv(29) @ 71115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=4cabc5f8
# UVM_INFO dma_monitor.sv(33) @ 71135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=4cabc5f8 rdata = 64 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 71135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x4cabc5f8
# UVM_INFO dma_reg_sequence.sv(215) @ 71135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x4cab0000
# UVM_INFO dma_reg_sequence.sv(221) @ 71135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 71135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=cc652012
# UVM_INFO dma_monitor.sv(33) @ 71155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=cc652012 rdata = 64 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 71155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=4105 io_mem=1 (wdata=0xcc652012)
# UVM_INFO dma_reg_sequence.sv(257) @ 71155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 12012 Mir: 12012
# UVM_INFO dma_driver.sv(48) @ 71175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=12012
# UVM_INFO dma_monitor.sv(33) @ 71175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 12012 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 71175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=4105 io_mem=1 (rdata=0x12012)
# UVM_INFO dma_reg_sequence.sv(264) @ 71175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:12012 Mir:12012 
# UVM_INFO dma_driver.sv(48) @ 71195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=12012
# UVM_INFO dma_monitor.sv(33) @ 71195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 12012 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 71195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=4105 io_mem=1 (rdata=0x12012)
# UVM_INFO dma_reg_sequence.sv(271) @ 71195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:12012 Mir:12012 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=9f2ccb92
# UVM_INFO dma_monitor.sv(33) @ 71215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=9f2ccb92 rdata = 12012 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 71215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: 9f2ccb92 Mir: 9f2ccb92
# UVM_INFO dma_driver.sv(48) @ 71235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=9f2ccb92
# UVM_INFO dma_monitor.sv(33) @ 71235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 9f2ccb92 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 71235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:9f2ccb92 Mir:9f2ccb92 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71235: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=b022e0a7
# UVM_INFO dma_monitor.sv(33) @ 71255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=b022e0a7 rdata = 9f2ccb92 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 71255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: b022e0a7 Mir: b022e0a7
# UVM_INFO dma_driver.sv(48) @ 71275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=b022e0a7
# UVM_INFO dma_monitor.sv(33) @ 71275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = b022e0a7 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 71275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: b022e0a7 Mir: b022e0a7
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=71eb0907
# UVM_INFO dma_monitor.sv(33) @ 71295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=71eb0907 rdata = b022e0a7 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 71295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 71eb0907 Mir: 71eb0907
# UVM_INFO dma_driver.sv(48) @ 71315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=71eb0907
# UVM_INFO dma_monitor.sv(33) @ 71315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 71eb0907 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 71315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:71eb0907 Mir:71eb0907 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 71315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0x53cd2d1
# UVM_INFO dma_driver.sv(29) @ 71315: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=53cd2d1
# UVM_INFO dma_monitor.sv(33) @ 71335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=53cd2d1 rdata = 71eb0907 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 71335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 71335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 71335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xa4aac8b6
# UVM_INFO dma_driver.sv(29) @ 71335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=a4aac8b6
# UVM_INFO dma_monitor.sv(33) @ 71355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=a4aac8b6 rdata = 71eb0907 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 71355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 71355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71355: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=6769cc23
# UVM_INFO dma_monitor.sv(33) @ 71375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=6769cc23 rdata = 71eb0907 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 71375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 6769cc23 Mir: 6769cc23
# UVM_INFO dma_driver.sv(48) @ 71395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=6769cc23
# UVM_INFO dma_monitor.sv(33) @ 71395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 6769cc23 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 71395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 6769cc23 Mir: 6769cc23
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=e7d35d05
# UVM_INFO dma_monitor.sv(33) @ 71415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=e7d35d05 rdata = 6769cc23 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 71415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 71435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 71435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 71435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 71435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71435: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=fa
# UVM_INFO dma_monitor.sv(33) @ 71455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=fa rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 71455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: fa Mir: fa
# UVM_INFO dma_driver.sv(48) @ 71475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=fa
# UVM_INFO dma_monitor.sv(33) @ 71475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = fa wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 71475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:fa Mir:fa 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 71475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x4cab0000
# UVM_INFO dma_driver.sv(29) @ 71475: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=628de12a
# UVM_INFO dma_monitor.sv(33) @ 71495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=628de12a rdata = fa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 71495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x628de12a
# UVM_INFO dma_reg_sequence.sv(215) @ 71495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x628d0000
# UVM_INFO dma_reg_sequence.sv(221) @ 71495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 71495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=c212658f
# UVM_INFO dma_monitor.sv(33) @ 71515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=c212658f rdata = fa wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 71515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=12999 io_mem=0 (wdata=0xc212658f)
# UVM_INFO dma_reg_sequence.sv(257) @ 71515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 658f Mir: 658f
# UVM_INFO dma_driver.sv(48) @ 71535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=658f
# UVM_INFO dma_monitor.sv(33) @ 71535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 658f wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 71535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=12999 io_mem=0 (rdata=0x658f)
# UVM_INFO dma_reg_sequence.sv(264) @ 71535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:658f Mir:658f 
# UVM_INFO dma_driver.sv(48) @ 71555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=658e
# UVM_INFO dma_monitor.sv(33) @ 71555: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 658e wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 71555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=12999 io_mem=0 (rdata=0x658e)
# UVM_INFO dma_reg_sequence.sv(271) @ 71555: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:658e Mir:658e 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71555: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=d97f4a08
# UVM_INFO dma_monitor.sv(33) @ 71575: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=d97f4a08 rdata = 658e wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 71575: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: d97f4a08 Mir: d97f4a08
# UVM_INFO dma_driver.sv(48) @ 71595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=d97f4a08
# UVM_INFO dma_monitor.sv(33) @ 71595: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = d97f4a08 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 71595: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:d97f4a08 Mir:d97f4a08 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71595: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=e9791c7b
# UVM_INFO dma_monitor.sv(33) @ 71615: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=e9791c7b rdata = d97f4a08 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 71615: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: e9791c7b Mir: e9791c7b
# UVM_INFO dma_driver.sv(48) @ 71635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=e9791c7b
# UVM_INFO dma_monitor.sv(33) @ 71635: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = e9791c7b wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 71635: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: e9791c7b Mir: e9791c7b
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71635: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=fa72c821
# UVM_INFO dma_monitor.sv(33) @ 71655: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=fa72c821 rdata = e9791c7b wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 71655: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: fa72c821 Mir: fa72c821
# UVM_INFO dma_driver.sv(48) @ 71675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=fa72c821
# UVM_INFO dma_monitor.sv(33) @ 71675: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = fa72c821 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 71675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:fa72c821 Mir:fa72c821 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 71675: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xd705bea5
# UVM_INFO dma_driver.sv(29) @ 71675: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=d705bea5
# UVM_INFO dma_monitor.sv(33) @ 71695: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=d705bea5 rdata = fa72c821 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 71695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xf11
# UVM_INFO dma_reg_sequence.sv(395) @ 71695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 71695: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x4226b064
# UVM_INFO dma_driver.sv(29) @ 71695: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=4226b064
# UVM_INFO dma_monitor.sv(33) @ 71715: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=4226b064 rdata = fa72c821 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 71715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x12
# UVM_INFO dma_reg_sequence.sv(423) @ 71715: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71715: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=e931ca26
# UVM_INFO dma_monitor.sv(33) @ 71735: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=e931ca26 rdata = fa72c821 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 71735: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: e931ca26 Mir: e931ca26
# UVM_INFO dma_driver.sv(48) @ 71755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=e931ca26
# UVM_INFO dma_monitor.sv(33) @ 71755: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = e931ca26 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 71755: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: e931ca26 Mir: e931ca26
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71755: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=9adab4c2
# UVM_INFO dma_monitor.sv(33) @ 71775: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=9adab4c2 rdata = e931ca26 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 71775: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 71795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 71795: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 71795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 71795: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71795: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=188
# UVM_INFO dma_monitor.sv(33) @ 71815: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=188 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 71815: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 188 Mir: 188
# UVM_INFO dma_driver.sv(48) @ 71835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=188
# UVM_INFO dma_monitor.sv(33) @ 71835: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 188 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 71835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:188 Mir:188 
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 71835: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x628d0000
# UVM_INFO dma_driver.sv(29) @ 71835: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=9c7d7ea3
# UVM_INFO dma_monitor.sv(33) @ 71855: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=9c7d7ea3 rdata = 188 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 71855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x9c7d7ea3
# UVM_INFO dma_reg_sequence.sv(215) @ 71855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x9c7d0000
# UVM_INFO dma_reg_sequence.sv(221) @ 71855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 71855: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71855: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=1a8922b6
# UVM_INFO dma_monitor.sv(33) @ 71875: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=1a8922b6 rdata = 188 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(253) @ 71875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=0 w_count=4443 io_mem=1 (wdata=0x1a8922b6)
# UVM_INFO dma_reg_sequence.sv(257) @ 71875: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 122b6 Mir: 122b6
# UVM_INFO dma_driver.sv(48) @ 71895: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=122b6
# UVM_INFO dma_monitor.sv(33) @ 71895: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 122b6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(260) @ 71895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=0 w_count=4443 io_mem=1 (rdata=0x122b6)
# UVM_INFO dma_reg_sequence.sv(264) @ 71895: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:122b6 Mir:122b6 
# UVM_INFO dma_driver.sv(48) @ 71915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=122b6
# UVM_INFO dma_monitor.sv(33) @ 71915: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 122b6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(267) @ 71915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=4443 io_mem=1 (rdata=0x122b6)
# UVM_INFO dma_reg_sequence.sv(271) @ 71915: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:122b6 Mir:122b6 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71915: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=408 wdata=ef0d7468
# UVM_INFO dma_monitor.sv(33) @ 71935: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=ef0d7468 rdata = 122b6 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(298) @ 71935: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: ef0d7468 Mir: ef0d7468
# UVM_INFO dma_driver.sv(48) @ 71955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=ef0d7468
# UVM_INFO dma_monitor.sv(33) @ 71955: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = ef0d7468 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 71955: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:ef0d7468 Mir:ef0d7468 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71955: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=5242f4c0
# UVM_INFO dma_monitor.sv(33) @ 71975: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=5242f4c0 rdata = ef0d7468 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(328) @ 71975: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: 5242f4c0 Mir: 5242f4c0
# UVM_INFO dma_driver.sv(48) @ 71995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=5242f4c0
# UVM_INFO dma_monitor.sv(33) @ 71995: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 5242f4c0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(334) @ 71995: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: 5242f4c0 Mir: 5242f4c0
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 71995: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=752d9b06
# UVM_INFO dma_monitor.sv(33) @ 72015: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=752d9b06 rdata = 5242f4c0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(357) @ 72015: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 752d9b06 Mir: 752d9b06
# UVM_INFO dma_driver.sv(48) @ 72035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=752d9b06
# UVM_INFO dma_monitor.sv(33) @ 72035: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 752d9b06 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(362) @ 72035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:752d9b06 Mir:752d9b06 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(386) @ 72035: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xc551ef13
# UVM_INFO dma_driver.sv(29) @ 72035: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=c551ef13
# UVM_INFO dma_monitor.sv(33) @ 72055: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=c551ef13 rdata = 752d9b06 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 72055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0x3311
# UVM_INFO dma_reg_sequence.sv(395) @ 72055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(414) @ 72055: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0x85986787
# UVM_INFO dma_driver.sv(29) @ 72055: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=85986787
# UVM_INFO dma_monitor.sv(33) @ 72075: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=85986787 rdata = 752d9b06 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(418) @ 72075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x36
# UVM_INFO dma_reg_sequence.sv(423) @ 72075: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 72075: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=3ae09fe1
# UVM_INFO dma_monitor.sv(33) @ 72095: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=3ae09fe1 rdata = 752d9b06 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(447) @ 72095: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 3ae09fe1 Mir: 3ae09fe1
# UVM_INFO dma_driver.sv(48) @ 72115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=3ae09fe1
# UVM_INFO dma_monitor.sv(33) @ 72115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 3ae09fe1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(452) @ 72115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 3ae09fe1 Mir: 3ae09fe1
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 72115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=5bf6e58f
# UVM_INFO dma_monitor.sv(33) @ 72135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=5bf6e58f rdata = 3ae09fe1 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(476) @ 72135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 72155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 72155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(480) @ 72155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(485) @ 72155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 72155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1f0
# UVM_INFO dma_monitor.sv(33) @ 72175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1f0 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(507) @ 72175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 1f0 Mir: 1f0
# UVM_INFO dma_driver.sv(48) @ 72195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1f0
# UVM_INFO dma_monitor.sv(33) @ 72195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1f0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(512) @ 72195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:1f0 Mir:1f0 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 72195: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO dma_subscriber.sv(54) @ 72195: uvm_test_top.dma_e.dma_subscrb [dma_subscriber] [INPUT] Coverage ------> 91.67%,
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :13255
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [CONFIG_SEQ]   200
# [CTRL_SEQ]  1000
# [DRV]  3610
# [ERROR_SEQ]   200
# [INTR_SEQ]  1000
# [IO_ADDR_SEQ]   400
# [MON]  3610
# [Questa UVM]     2
# [RNTST]     1
# [SEQ]  1020
# [STATUS_SEQ]   600
# [TEST_DONE]     1
# [TRANSFER_SEQ]   600
# [dma_subscriber]     1
# [error_status_reg_seq]   200
# [mem SEQ]   800
# [rst_check_seq]    10
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 72195 ns  Iteration: 67  Instance: /top
# Saving coverage database on exit...
# End time: 16:28:45 on Jan 22,2026, Elapsed time: 0:00:04
# Errors: 0, Warnings: 10
