// Seed: 3606885754
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    input tri0  id_0,
    input tri1  id_1,
    input logic id_2,
    input logic id_3
);
  assign id_5 = 1;
  for (id_6 = id_2; 1; id_6 = id_2) begin
    always #1 begin
      if (id_6) begin
        id_6 <= id_1 - 1'd0;
      end
      id_5 <= 1;
    end
    final
      @(id_3) begin
        id_6 = 1;
      end
    wire id_7;
    wire id_8;
  end
  initial $display();
  module_0();
endmodule
