# Reading D:/intelFPGALite/modelsim_ase/tcl/vsim/pref.tcl
# do style_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGALite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/Lab_4 {D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:22 on Sep 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/Lab_4" D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v 
# -- Compiling module style
# 
# Top level modules:
# 	style
# End time: 10:18:23 on Sep 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/Lab_4 {D:/intelFPGALite/quartus/work_ece550/Lab_4/style_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:23 on Sep 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/Lab_4" D:/intelFPGALite/quartus/work_ece550/Lab_4/style_tb.v 
# -- Compiling module style_tb
# 
# Top level modules:
# 	style_tb
# End time: 10:18:23 on Sep 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  style_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" style_tb 
# Start time: 10:18:23 on Sep 23,2022
# Loading work.style_tb
# Loading work.style
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0simulation start
# ** Note: $stop    : D:/intelFPGALite/quartus/work_ece550/Lab_4/style_tb.v(34)
#    Time: 300 ns  Iteration: 1  Instance: /style_tb
# Break in Module style_tb at D:/intelFPGALite/quartus/work_ece550/Lab_4/style_tb.v line 34
# End time: 12:37:22 on Sep 23,2022, Elapsed time: 2:18:59
# Errors: 0, Warnings: 0
