#ifndef	__MLX90641_H_INCLUDED
#define	__MLX90641_H_INCLUDED	1

#define			MLX90641_ADDR_SR		0x8000
#define			MLX90641_ADDR_CR		0x800D

#define			MLX90641_CR_CHESS		(1<<12)
#define			MLX90641_CR_ADC16		(0<<10)
#define			MLX90641_CR_ADC17		(1<<10)
#define			MLX90641_CR_ADC18		(2<<10)
#define			MLX90641_CR_ADC19		(3<<10)
#define			MLX90641_CR_REFRESH_MASK	(7<<7)
#define			MLX90641_CR_REFRESH_0_5HZ	(0<<7)
#define			MLX90641_CR_REFRESH_1HZ	(1<<7)
#define			MLX90641_CR_REFRESH_2HZ	(2<<7)
#define			MLX90641_CR_REFRESH_4HZ	(3<<7)
#define			MLX90641_CR_REFRESH_8HZ	(4<<7)
#define			MLX90641_CR_REFRESH_16HZ	(5<<7)
#define			MLX90641_CR_REFRESH_32HZ	(6<<7)
#define			MLX90641_CR_REFRESH_64HZ	(7<<7)
#define			MLX90641_CR_SUBPAGE_0		(0<<4)
#define			MLX90641_CR_SUBPAGE_1		(1<<4)
#define			MLX90641_CR_FIXED_SUBPAGE	(1<<3)
#define			MLX90641_CR_OVERWRITE		(1<<2)
#define			MLX90641_CR_SUBPAGE_MODE	(1<<0)

#define			MLX90641_CR_DEFAULT		(MLX90641_CR_SUBPAGE_MODE|MLX90641_CR_ADC18|MLX90641_CR_REFRESH_2HZ)

#define			MLX90641_SR_SUBPAGE_MASK	(1<<0)
#define			MLX90641_SR_NEW_DATA		(1<<3)

/* htons( (MLX90641_CR_DEFAULT&(~MLX90641_CR_REFRESH_MASK)) | MLX90641_CR_REFRESH_4HZ ); */

#endif
