INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_091/project_1/project_1.srcs/sim_1/new/traffic_light_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_controller_tb
