0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.sim/sim_1/behav/xsim/glbl.v,1645124277,verilog,,,,glbl,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sim_1/new/test_riscv.v,1645124277,verilog,,,,RISC_V_TB,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/imports/IF_ID/PC.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/imports/IF_ID/adder.v,,PC,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/imports/IF_ID/adder.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/and_gate.v,,adder,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/imports/IF_ID/control_path.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/data_memory.v,,control_path,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/imports/IF_ID/if_id_pipe.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/imports/IF_ID/imm_gen.v,,IF_ID_reg,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/imports/IF_ID/imm_gen.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/imports/IF_ID/instruction_memory.v,,imm_gen,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/imports/IF_ID/instruction_memory.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/imports/IF_ID/mux2_1.v,,instruction_memory,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/imports/IF_ID/mux2_1.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/mux41.v,,mux2_1,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/imports/IF_ID/registers.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/imports/IF_ID/risc_v.v,,registers,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/imports/IF_ID/risc_v.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sim_1/new/test_riscv.v,,RISC_V,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/ALU.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/ALUcontrol.v,,ALU,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/ALUcontrol.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/EX.v,,ALUcontrol,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/EX.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/EX_MEM.v,,EX,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/EX_MEM.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/ID.v,,EX_MEM,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/ID.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/ID_EX.v,,ID,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/ID_EX.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/IF.v,,ID_EX,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/IF.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/MEM_WB.v,,IF,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/MEM_WB.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/imports/IF_ID/PC.v,,MEM_WB,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/and_gate.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/imports/IF_ID/control_path.v,,and_gate,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/data_memory.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/forwarding.v,,data_memory,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/forwarding.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/hazard_detection.v,,forwarding,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/hazard_detection.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/imports/IF_ID/if_id_pipe.v,,hazard_detection,,,,,,,,
C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/new/mux41.v,1645124277,verilog,,C:/Users/Alex/Documents/GitHub/arhitectura-procesoarelor-moderne/lab8-9-10-11-riscv-ex-mem-wb/RISC_V_EX_MEM_WB/RISC_V_EX_MEM_WB.srcs/sources_1/imports/IF_ID/registers.v,,mux41,,,,,,,,
