--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml cla_top.twx cla_top.ncd -o cla_top.twr cla_top.pcf

Design file:              cla_top.ncd
Physical constraint file: cla_top.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X65Y99.A6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.123ns (data path - clock path skew + uncertainty)
  Source:               cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.088ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         cla_inst/control0<13> falling
  Destination Clock:    cla_inst/control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y99.AQ      Tcklo                 0.380   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X61Y100.A3     net (fanout=1)        0.595   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X61Y100.A      Tilo                  0.068   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X68Y98.C3      net (fanout=2)        1.022   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X68Y98.C       Tilo                  0.068   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X65Y99.B1      net (fanout=1)        0.704   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X65Y99.B       Tilo                  0.068   cla_inst/ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X65Y99.A6      net (fanout=1)        0.110   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X65Y99.CLK     Tas                   0.073   cla_inst/ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (0.657ns logic, 2.431ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X62Y100.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.766ns (data path - clock path skew + uncertainty)
  Source:               cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.731ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cla_inst/control0<13> falling
  Destination Clock:    cla_inst/control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y99.AQ      Tcklo                 0.380   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X61Y100.A3     net (fanout=1)        0.595   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X61Y100.A      Tilo                  0.068   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X62Y100.AX     net (fanout=2)        0.654   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X62Y100.CLK    Tdick                 0.034   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.731ns (0.482ns logic, 1.249ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X61Y100.A3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.083ns (data path - clock path skew + uncertainty)
  Source:               cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.048ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cla_inst/control0<13> falling
  Destination Clock:    cla_inst/control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y99.AQ      Tcklo                 0.380   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X61Y100.A3     net (fanout=1)        0.595   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X61Y100.CLK    Tas                   0.073   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.048ns (0.453ns logic, 0.595ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X61Y100.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.290ns (datapath - clock path skew - uncertainty)
  Source:               cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.290ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cla_inst/control0<13> falling
  Destination Clock:    cla_inst/control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y99.AQ      Tcklo                 0.118   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X61Y100.A3     net (fanout=1)        0.227   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X61Y100.CLK    Tah         (-Th)     0.055   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.063ns logic, 0.227ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X62Y100.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.726ns (datapath - clock path skew - uncertainty)
  Source:               cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.726ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cla_inst/control0<13> falling
  Destination Clock:    cla_inst/control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y99.AQ      Tcklo                 0.118   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X61Y100.A3     net (fanout=1)        0.227   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X61Y100.A      Tilo                  0.034   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X62Y100.AX     net (fanout=2)        0.423   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X62Y100.CLK    Tckdi       (-Th)     0.076   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.726ns (0.076ns logic, 0.650ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X65Y99.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.168ns (datapath - clock path skew - uncertainty)
  Source:               cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.168ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         cla_inst/control0<13> falling
  Destination Clock:    cla_inst/control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y99.AQ      Tcklo                 0.118   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X61Y100.A3     net (fanout=1)        0.227   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X61Y100.A      Tilo                  0.034   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X68Y98.C3      net (fanout=2)        0.484   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X68Y98.C       Tilo                  0.034   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X65Y99.B1      net (fanout=1)        0.254   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X65Y99.B       Tilo                  0.034   cla_inst/ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X65Y99.A6      net (fanout=1)        0.038   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X65Y99.CLK     Tah         (-Th)     0.055   cla_inst/ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.165ns logic, 1.003ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X60Y99.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.500ns (data path)
  Source:               cla_inst/icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.500ns (Levels of Logic = 2)
  Source Clock:         cla_inst/control0<0> rising

  Maximum Data Path at Slow Process Corner: cla_inst/icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y101.BMUX   Tshcko                0.420   cla_inst/icon_inst/U0/U_ICON/U_CMD/iTARGET<11>
                                                       cla_inst/icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X65Y101.C1     net (fanout=2)        0.702   cla_inst/icon_inst/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X65Y101.CMUX   Tilo                  0.191   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/iMATCH_TC<1>
                                                       cla_inst/icon_inst/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X62Y99.A1      net (fanout=8)        1.236   cla_inst/icon_inst/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X62Y99.A       Tilo                  0.068   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       cla_inst/icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X60Y99.CLK     net (fanout=5)        0.883   cla_inst/control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (0.679ns logic, 2.821ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.390ns (data path)
  Source:               cla_inst/icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.390ns (Levels of Logic = 2)
  Source Clock:         cla_inst/control0<0> rising

  Maximum Data Path at Slow Process Corner: cla_inst/icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y101.AMUX   Tshcko                0.422   cla_inst/icon_inst/U0/U_ICON/U_CMD/iTARGET<11>
                                                       cla_inst/icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X65Y101.C2     net (fanout=2)        0.590   cla_inst/icon_inst/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X65Y101.CMUX   Tilo                  0.191   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/iMATCH_TC<1>
                                                       cla_inst/icon_inst/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X62Y99.A1      net (fanout=8)        1.236   cla_inst/icon_inst/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X62Y99.A       Tilo                  0.068   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       cla_inst/icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X60Y99.CLK     net (fanout=5)        0.883   cla_inst/control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.390ns (0.681ns logic, 2.709ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.213ns (data path)
  Source:               cla_inst/icon_inst/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.213ns (Levels of Logic = 2)
  Source Clock:         cla_inst/control0<0> rising

  Maximum Data Path at Slow Process Corner: cla_inst/icon_inst/U0/U_ICON/U_SYNC/U_SYNC to cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y103.AQ     Tcko                  0.337   cla_inst/icon_inst/U0/U_ICON/iSYNC
                                                       cla_inst/icon_inst/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X69Y103.B1     net (fanout=1)        0.462   cla_inst/icon_inst/U0/U_ICON/iSYNC
    SLICE_X69Y103.B      Tilo                  0.068   cla_inst/icon_inst/U0/U_ICON/iSYNC
                                                       cla_inst/icon_inst/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X62Y99.A2      net (fanout=9)        1.395   cla_inst/icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X62Y99.A       Tilo                  0.068   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       cla_inst/icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X60Y99.CLK     net (fanout=5)        0.883   cla_inst/control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.213ns (0.473ns logic, 2.740ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X60Y99.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     -0.664ns (data path - clock path skew + uncertainty)
  Source:               cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.719ns (Levels of Logic = 0)
  Clock Path Skew:      1.685ns (1.145 - -0.540)
  Source Clock:         clk_bufg rising at 0.000ns
  Destination Clock:    cla_inst/control0<13> falling
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.245ns

  Maximum Data Path at Fast Process Corner: cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y98.DQ      Tcko                  0.121   cla_inst/ila_inst/U0/I_NO_D.U_ILA/iARM
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X60Y99.SR      net (fanout=9)        0.492   cla_inst/ila_inst/U0/I_NO_D.U_ILA/iARM
    SLICE_X60Y99.CLK     Trck                  0.106   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.227ns logic, 0.492ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X60Y99.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -3.469ns (datapath - clock path skew - uncertainty)
  Source:               cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Clock Path Skew:      4.247ns (3.500 - -0.747)
  Source Clock:         clk_bufg rising at 0.000ns
  Destination Clock:    cla_inst/control0<13> falling
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.245ns

  Minimum Data Path at Slow Process Corner: cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y98.DQ      Tcko                  0.270   cla_inst/ila_inst/U0/I_NO_D.U_ILA/iARM
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X60Y99.SR      net (fanout=9)        0.665   cla_inst/ila_inst/U0/I_NO_D.U_ILA/iARM
    SLICE_X60Y99.CLK     Tremck      (-Th)    -0.145   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.415ns logic, 0.665ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts0 = PERIOD TIMEGRP "userclk" 15.15 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: ts0 = PERIOD TIMEGRP "userclk" 15.15 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.234ns (period - min period limit)
  Period: 4.662ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: MMCM_BASE_inst/CLKOUT1
  Logical resource: MMCM_BASE_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y4.CLKOUT1
  Clock network: int_clk
--------------------------------------------------------------------------------
Slack: 9.150ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.150ns
  Low pulse: 7.575ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: MMCM_BASE_inst/CLKIN1
  Logical resource: MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk_IBUF
--------------------------------------------------------------------------------
Slack: 9.150ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.150ns
  High pulse: 7.575ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: MMCM_BASE_inst/CLKIN1
  Logical resource: MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_int_clk = PERIOD TIMEGRP "int_clk" ts0 / 3.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 37923 paths analyzed, 7727 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.619ns.
--------------------------------------------------------------------------------

Paths for end point cla_inst/b_8 (SLICE_X43Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cla_inst/carry_in (FF)
  Destination:          cla_inst/b_8 (FF)
  Requirement:          4.661ns
  Data Path Delay:      4.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (1.576 - 1.558)
  Source Clock:         clk_bufg rising at 0.000ns
  Destination Clock:    clk_bufg rising at 4.661ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cla_inst/carry_in to cla_inst/b_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.AQ      Tcko                  0.381   cla_inst/carry_in
                                                       cla_inst/carry_in
    SLICE_X47Y107.A4     net (fanout=3)        1.302   cla_inst/carry_in
    SLICE_X47Y107.A      Tilo                  0.068   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<194>
                                                       cla_inst/carry_in_01
    SLICE_X43Y79.SR      net (fanout=69)       2.317   cla_inst/carry_in_0
    SLICE_X43Y79.CLK     Tsrck                 0.513   cla_inst/b<11>
                                                       cla_inst/b_8
    -------------------------------------------------  ---------------------------
    Total                                      4.581ns (0.962ns logic, 3.619ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic_resetn_0 (FF)
  Destination:          cla_inst/b_8 (FF)
  Requirement:          4.661ns
  Data Path Delay:      4.360ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (1.576 - 1.589)
  Source Clock:         clk_bufg rising at 0.000ns
  Destination Clock:    clk_bufg rising at 4.661ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic_resetn_0 to cla_inst/b_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y89.AQ      Tcko                  0.381   logic_resetn<0>
                                                       logic_resetn_0
    SLICE_X47Y107.A5     net (fanout=27)       1.081   logic_resetn<0>
    SLICE_X47Y107.A      Tilo                  0.068   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<194>
                                                       cla_inst/carry_in_01
    SLICE_X43Y79.SR      net (fanout=69)       2.317   cla_inst/carry_in_0
    SLICE_X43Y79.CLK     Tsrck                 0.513   cla_inst/b<11>
                                                       cla_inst/b_8
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (0.962ns logic, 3.398ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point cla_inst/b_9 (SLICE_X43Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cla_inst/carry_in (FF)
  Destination:          cla_inst/b_9 (FF)
  Requirement:          4.661ns
  Data Path Delay:      4.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (1.576 - 1.558)
  Source Clock:         clk_bufg rising at 0.000ns
  Destination Clock:    clk_bufg rising at 4.661ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cla_inst/carry_in to cla_inst/b_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.AQ      Tcko                  0.381   cla_inst/carry_in
                                                       cla_inst/carry_in
    SLICE_X47Y107.A4     net (fanout=3)        1.302   cla_inst/carry_in
    SLICE_X47Y107.A      Tilo                  0.068   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<194>
                                                       cla_inst/carry_in_01
    SLICE_X43Y79.SR      net (fanout=69)       2.317   cla_inst/carry_in_0
    SLICE_X43Y79.CLK     Tsrck                 0.513   cla_inst/b<11>
                                                       cla_inst/b_9
    -------------------------------------------------  ---------------------------
    Total                                      4.581ns (0.962ns logic, 3.619ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic_resetn_0 (FF)
  Destination:          cla_inst/b_9 (FF)
  Requirement:          4.661ns
  Data Path Delay:      4.360ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (1.576 - 1.589)
  Source Clock:         clk_bufg rising at 0.000ns
  Destination Clock:    clk_bufg rising at 4.661ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic_resetn_0 to cla_inst/b_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y89.AQ      Tcko                  0.381   logic_resetn<0>
                                                       logic_resetn_0
    SLICE_X47Y107.A5     net (fanout=27)       1.081   logic_resetn<0>
    SLICE_X47Y107.A      Tilo                  0.068   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<194>
                                                       cla_inst/carry_in_01
    SLICE_X43Y79.SR      net (fanout=69)       2.317   cla_inst/carry_in_0
    SLICE_X43Y79.CLK     Tsrck                 0.513   cla_inst/b<11>
                                                       cla_inst/b_9
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (0.962ns logic, 3.398ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point cla_inst/b_10 (SLICE_X43Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cla_inst/carry_in (FF)
  Destination:          cla_inst/b_10 (FF)
  Requirement:          4.661ns
  Data Path Delay:      4.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (1.576 - 1.558)
  Source Clock:         clk_bufg rising at 0.000ns
  Destination Clock:    clk_bufg rising at 4.661ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cla_inst/carry_in to cla_inst/b_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.AQ      Tcko                  0.381   cla_inst/carry_in
                                                       cla_inst/carry_in
    SLICE_X47Y107.A4     net (fanout=3)        1.302   cla_inst/carry_in
    SLICE_X47Y107.A      Tilo                  0.068   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<194>
                                                       cla_inst/carry_in_01
    SLICE_X43Y79.SR      net (fanout=69)       2.317   cla_inst/carry_in_0
    SLICE_X43Y79.CLK     Tsrck                 0.513   cla_inst/b<11>
                                                       cla_inst/b_10
    -------------------------------------------------  ---------------------------
    Total                                      4.581ns (0.962ns logic, 3.619ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic_resetn_0 (FF)
  Destination:          cla_inst/b_10 (FF)
  Requirement:          4.661ns
  Data Path Delay:      4.360ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (1.576 - 1.589)
  Source Clock:         clk_bufg rising at 0.000ns
  Destination Clock:    clk_bufg rising at 4.661ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic_resetn_0 to cla_inst/b_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y89.AQ      Tcko                  0.381   logic_resetn<0>
                                                       logic_resetn_0
    SLICE_X47Y107.A5     net (fanout=27)       1.081   logic_resetn<0>
    SLICE_X47Y107.A      Tilo                  0.068   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<194>
                                                       cla_inst/carry_in_01
    SLICE_X43Y79.SR      net (fanout=69)       2.317   cla_inst/carry_in_0
    SLICE_X43Y79.CLK     Tsrck                 0.513   cla_inst/b<11>
                                                       cla_inst/b_10
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (0.962ns logic, 3.398ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_int_clk = PERIOD TIMEGRP "int_clk" ts0 / 3.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X2Y15.DIPBDIP3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cla_inst/ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[313].I_SRLT_NE_0.FF (FF)
  Destination:          cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.233ns (Levels of Logic = 0)
  Clock Path Skew:      0.223ns (0.854 - 0.631)
  Source Clock:         clk_bufg rising at 0.000ns
  Destination Clock:    clk_bufg rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cla_inst/ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[313].I_SRLT_NE_0.FF to cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y83.AQ         Tcko                  0.115   cla_inst/ila_inst/U0/I_NO_D.U_ILA/iDATA<311>
                                                          cla_inst/ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[313].I_SRLT_NE_0.FF
    RAMB36_X2Y15.DIPBDIP3   net (fanout=1)        0.316   cla_inst/ila_inst/U0/I_NO_D.U_ILA/iDATA<313>
    RAMB36_X2Y15.CLKBWRCLKL Trckd_DIPB  (-Th)     0.198   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.233ns (-0.083ns logic, 0.316ns route)
                                                          (-35.6% logic, 135.6% route)

--------------------------------------------------------------------------------

Paths for end point cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X1Y18.DIBDI19), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cla_inst/ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[335].I_SRLT_NE_0.FF (FF)
  Destination:          cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.164ns (0.591 - 0.427)
  Source Clock:         clk_bufg rising at 0.000ns
  Destination Clock:    clk_bufg rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cla_inst/ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[335].I_SRLT_NE_0.FF to cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y92.CQ         Tcko                  0.115   cla_inst/ila_inst/U0/I_NO_D.U_ILA/iDATA<334>
                                                          cla_inst/ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[335].I_SRLT_NE_0.FF
    RAMB36_X1Y18.DIBDI19    net (fanout=1)        0.262   cla_inst/ila_inst/U0/I_NO_D.U_ILA/iDATA<335>
    RAMB36_X1Y18.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                          cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.179ns (-0.083ns logic, 0.262ns route)
                                                          (-46.4% logic, 146.4% route)

--------------------------------------------------------------------------------

Paths for end point cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAMB36_X1Y19.DIBDI19), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cla_inst/ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[389].I_SRLT_NE_0.FF (FF)
  Destination:          cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.161ns (0.585 - 0.424)
  Source Clock:         clk_bufg rising at 0.000ns
  Destination Clock:    clk_bufg rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cla_inst/ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[389].I_SRLT_NE_0.FF to cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X26Y97.CQ         Tcko                  0.115   cla_inst/ila_inst/U0/I_NO_D.U_ILA/iDATA<388>
                                                          cla_inst/ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[389].I_SRLT_NE_0.FF
    RAMB36_X1Y19.DIBDI19    net (fanout=1)        0.259   cla_inst/ila_inst/U0/I_NO_D.U_ILA/iDATA<389>
    RAMB36_X1Y19.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
                                                          cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.176ns (-0.083ns logic, 0.259ns route)
                                                          (-47.2% logic, 147.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_int_clk = PERIOD TIMEGRP "int_clk" ts0 / 3.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.260ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.661ns
  High pulse: 2.330ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: cla_inst/error_1/SR
  Logical resource: cla_inst/error_1/SR
  Location pin: OLOGIC_X1Y78.SR
  Clock network: cla_inst/lfsr_inst/rstn_inv
--------------------------------------------------------------------------------
Slack: 2.439ns (period - min period limit)
  Period: 4.661ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y17.CLKBWRCLKL
  Clock network: clk_bufg
--------------------------------------------------------------------------------
Slack: 2.439ns (period - min period limit)
  Period: 4.661ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: cla_inst/ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: clk_bufg
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for ts0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|ts0                            |     15.150ns|      6.000ns|     15.012ns|            0|            0|            0|        37923|
| TS_int_clk                    |      4.662ns|      4.619ns|          N/A|            0|            0|        37923|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock user_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
user_clk       |    4.619|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 37938 paths, 0 nets, and 7982 connections

Design statistics:
   Minimum period:   6.000ns{1}   (Maximum frequency: 166.667MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 16 11:24:35 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 853 MB



