{"vcs1":{"timestamp_begin":1696241433.425654876, "rt":17.46, "ut":15.43, "st":0.74}}
{"vcselab":{"timestamp_begin":1696241450.981893033, "rt":1.72, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1696241452.779900730, "rt":0.60, "ut":0.38, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696241432.593056330}
{"VCS_COMP_START_TIME": 1696241432.593056330}
{"VCS_COMP_END_TIME": 1696241453.567184562}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ns +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390612}}
{"stitch_vcselab": {"peak_mem": 227892}}
