X86_64 WW+RR+WR+WR+mfences+mfence+mfences+po
"MFencesWW Rfe MFencedRR Fre MFencesWR Fre PodWR Fre"
Cycle=Rfe MFencedRR Fre MFencesWR Fre PodWR Fre MFencesWW
Relax=
Safe=Rfe Fre PodWR MFencesWW MFencesWR MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=1:x=F,1:y=T,3:y=F,3:x=T
Com=Rf Fr Fr Fr
Orig=MFencesWW Rfe MFencedRR Fre MFencesWR Fre PodWR Fre
Align=
{
uint64_t y; uint64_t x; uint64_t 3:rax; uint64_t 2:rax; uint64_t 1:rbx; uint64_t 1:rax;

}
 P0          | P1            | P2            | P3            ;
 movq $1,(x) | movq (x),%rax | movq $1,(y)   | movq $2,(y)   ;
 mfence      | mfence        | mfence        | movq (x),%rax ;
 movq $2,(x) | movq (y),%rbx | movq (y),%rax |               ;
exists (x=2 /\ y=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=1 /\ 3:rax=0)
