#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Jun 15 15:14:56 2018
# Process ID: 20188
# Current directory: C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.runs/synth_1
# Command line: vivado.exe -log dsed_audio.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dsed_audio.tcl
# Log file: C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.runs/synth_1/dsed_audio.vds
# Journal file: C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dsed_audio.tcl -notrace
Command: synth_design -top dsed_audio -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 377.078 ; gain = 76.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dsed_audio' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/dsed_audio.vhd:49]
INFO: [Synth 8-3491] module 'clk_12M' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.runs/synth_1/.Xil/Vivado-20188-LAPTOP-FP1VM2Q7/realtime/clk_12M_stub.vhdl:5' bound to instance 'CLK12M' of component 'clk_12M' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/dsed_audio.vhd:137]
INFO: [Synth 8-638] synthesizing module 'clk_12M' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.runs/synth_1/.Xil/Vivado-20188-LAPTOP-FP1VM2Q7/realtime/clk_12M_stub.vhdl:14]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'RAM' of component 'blk_mem_gen_0' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/dsed_audio.vhd:142]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 524288 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 524288 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 524288 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 524288 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 128 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     16.114203 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_6' declared at 'c:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195260' bound to instance 'U0' of component 'blk_mem_gen_v8_3_6' [c:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [c:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
INFO: [Synth 8-3491] module 'fir_filter' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:34' bound to instance 'FIR' of component 'fir_filter' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/dsed_audio.vhd:150]
INFO: [Synth 8-638] synthesizing module 'fir_filter' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:44]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mux2.vhd:34' bound to instance 'M1' of component 'mux2' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:93]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mux2.vhd:41]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mux2.vhd:44]
WARNING: [Synth 8-614] signal 'b' is read in the process but is not in the sensitivity list [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mux2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mux2.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mux2.vhd:34' bound to instance 'M2' of component 'mux2' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:99]
INFO: [Synth 8-3491] module 'mux3' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mux3.vhd:34' bound to instance 'M3' of component 'mux3' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:105]
INFO: [Synth 8-638] synthesizing module 'mux3' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mux3.vhd:42]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mux3.vhd:45]
WARNING: [Synth 8-614] signal 'b' is read in the process but is not in the sensitivity list [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mux3.vhd:45]
WARNING: [Synth 8-614] signal 'c' is read in the process but is not in the sensitivity list [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mux3.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mux3' (13#1) [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mux3.vhd:42]
INFO: [Synth 8-3491] module 'mux3' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mux3.vhd:34' bound to instance 'M4' of component 'mux3' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
INFO: [Synth 8-3491] module 'mul' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mul.vhd:34' bound to instance 'mul1' of component 'mul' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:119]
INFO: [Synth 8-638] synthesizing module 'mul' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mul.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element producto_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mul.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mul' (14#1) [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mul.vhd:40]
INFO: [Synth 8-3491] module 'mul' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mul.vhd:34' bound to instance 'mul2' of component 'mul' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:124]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mux2.vhd:34' bound to instance 'M5' of component 'mux2' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:129]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/reg.vhd:34' bound to instance 'R1' of component 'reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:135]
INFO: [Synth 8-638] synthesizing module '\reg ' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/reg.vhd:41]
INFO: [Synth 8-256] done synthesizing module '\reg ' (15#1) [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/reg.vhd:41]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/reg.vhd:34' bound to instance 'R2' of component 'reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:141]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/mux2.vhd:34' bound to instance 'M6' of component 'mux2' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:147]
INFO: [Synth 8-3491] module 'suma' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/suma.vhd:34' bound to instance 'sum1' of component 'suma' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:153]
INFO: [Synth 8-638] synthesizing module 'suma' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/suma.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'suma' (16#1) [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/suma.vhd:40]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/reg.vhd:34' bound to instance 'R3' of component 'reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:158]
INFO: [Synth 8-3491] module 'controlador_fir' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:34' bound to instance 'control' of component 'controlador_fir' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:164]
INFO: [Synth 8-638] synthesizing module 'controlador_fir' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'controlador_fir' (17#1) [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:45]
WARNING: [Synth 8-3848] Net x2 in module/entity fir_filter does not have driver. [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:85]
WARNING: [Synth 8-3848] Net x1 in module/entity fir_filter does not have driver. [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:85]
WARNING: [Synth 8-3848] Net x3 in module/entity fir_filter does not have driver. [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:85]
WARNING: [Synth 8-3848] Net x4 in module/entity fir_filter does not have driver. [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'fir_filter' (18#1) [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:44]
INFO: [Synth 8-3491] module 'audio_interface' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/audio_interface.vhd:34' bound to instance 'AUDIO' of component 'audio_interface' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/dsed_audio.vhd:159]
INFO: [Synth 8-638] synthesizing module 'audio_interface' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/audio_interface.vhd:56]
INFO: [Synth 8-3491] module 'en_4_cycles' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/en_4_cycles.vhd:34' bound to instance 'Enables' of component 'en_4_cycles' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/audio_interface.vhd:86]
INFO: [Synth 8-638] synthesizing module 'en_4_cycles' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/en_4_cycles.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element en2_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/en_4_cycles.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'en_4_cycles' (19#1) [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/en_4_cycles.vhd:42]
INFO: [Synth 8-3491] module 'FSMD_microphone' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:34' bound to instance 'Microfono' of component 'FSMD_microphone' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/audio_interface.vhd:93]
INFO: [Synth 8-638] synthesizing module 'FSMD_microphone' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:43]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:46]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:47]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:47]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:47]
WARNING: [Synth 8-614] signal 'enable_4_cycles' is read in the process but is not in the sensitivity list [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'FSMD_microphone' (20#1) [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:43]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/pwm.vhd:34' bound to instance 'Sonido' of component 'pwm' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/audio_interface.vhd:101]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/pwm.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'pwm' (21#1) [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/pwm.vhd:43]
WARNING: [Synth 8-3848] Net micro_clk in module/entity audio_interface does not have driver. [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/audio_interface.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'audio_interface' (22#1) [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/audio_interface.vhd:56]
INFO: [Synth 8-3491] module 'control_placa' declared at 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:34' bound to instance 'CONTROL' of component 'control_placa' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/dsed_audio.vhd:174]
INFO: [Synth 8-638] synthesizing module 'control_placa' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:59]
WARNING: [Synth 8-614] signal 'sample_out_ia' is read in the process but is not in the sensitivity list [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:88]
WARNING: [Synth 8-614] signal 'puntero_fin' is read in the process but is not in the sensitivity list [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:88]
WARNING: [Synth 8-614] signal 'puntero' is read in the process but is not in the sensitivity list [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:88]
WARNING: [Synth 8-614] signal 'douta' is read in the process but is not in the sensitivity list [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:88]
WARNING: [Synth 8-614] signal 'sample_out_fir' is read in the process but is not in the sensitivity list [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:88]
WARNING: [Synth 8-614] signal 'puntero_fin' is read in the process but is not in the sensitivity list [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'control_placa' (23#1) [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'dsed_audio' (24#1) [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/dsed_audio.vhd:49]
WARNING: [Synth 8-3331] design audio_interface has unconnected port micro_clk
WARNING: [Synth 8-3331] design audio_interface has unconnected port record_enable
WARNING: [Synth 8-3331] design audio_interface has unconnected port play_enable
WARNING: [Synth 8-3331] design fir_filter has unconnected port reset
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[255]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[254]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[253]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[252]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[251]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[250]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[249]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[248]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[247]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[246]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[245]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[244]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[243]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[242]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[241]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[240]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[239]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[238]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[237]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[236]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[235]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[234]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[233]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[232]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[231]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[230]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[229]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[228]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[227]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[226]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[225]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[224]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[223]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[222]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[221]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[220]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[219]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[218]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[217]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[216]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[215]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[214]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[213]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[212]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[211]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[210]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[209]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[208]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[207]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[206]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[205]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[204]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[203]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[202]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[201]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[200]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[199]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[198]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[197]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[196]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[195]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[194]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[193]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[192]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[191]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[190]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[189]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[188]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[187]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[186]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[185]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 599.211 ; gain = 298.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin M2:b[7] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin M2:b[6] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin M2:b[5] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin M2:b[4] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin M2:b[3] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin M2:b[2] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin M2:b[1] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin M2:b[0] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin M4:a[7] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:a[6] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:a[5] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:a[4] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:a[3] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:a[2] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:a[1] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:a[0] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:b[7] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:b[6] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:b[5] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:b[4] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:b[3] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:b[2] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:b[1] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:b[0] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:c[7] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:c[6] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:c[5] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:c[4] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:c[3] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:c[2] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:c[1] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin M4:c[0] to constant 0 [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/fir_filter.vhd:112]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 599.211 ; gain = 298.656
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.runs/synth_1/.Xil/Vivado-20188-LAPTOP-FP1VM2Q7/dcp3/clk_12M_in_context.xdc] for cell 'CLK12M'
Finished Parsing XDC File [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.runs/synth_1/.Xil/Vivado-20188-LAPTOP-FP1VM2Q7/dcp3/clk_12M_in_context.xdc] for cell 'CLK12M'
Parsing XDC File [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/constrs_1/imports/Archivos sesión 2-20170920/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'ain[0]'. [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/constrs_1/imports/Archivos sesión 2-20170920/Nexys4DDR_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'ain[1]'. [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/constrs_1/imports/Archivos sesión 2-20170920/Nexys4DDR_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/constrs_1/imports/Archivos sesión 2-20170920/Nexys4DDR_Master.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'clk'. [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/constrs_1/imports/Archivos sesión 2-20170920/Nexys4DDR_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'y'. [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/constrs_1/imports/Archivos sesión 2-20170920/Nexys4DDR_Master.xdc:34]
Finished Parsing XDC File [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/constrs_1/imports/Archivos sesión 2-20170920/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/constrs_1/imports/Archivos sesión 2-20170920/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/dsed_audio_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/constrs_1/imports/Archivos sesión 2-20170920/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dsed_audio_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dsed_audio_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 775.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:19 ; elapsed = 00:02:24 . Memory (MB): peak = 775.152 ; gain = 474.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:19 ; elapsed = 00:02:24 . Memory (MB): peak = 775.152 ; gain = 474.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100Mhz. (constraint file  C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.runs/synth_1/.Xil/Vivado-20188-LAPTOP-FP1VM2Q7/dcp3/clk_12M_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100Mhz. (constraint file  C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.runs/synth_1/.Xil/Vivado-20188-LAPTOP-FP1VM2Q7/dcp3/clk_12M_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for CLK12M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for RAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:02:24 . Memory (MB): peak = 775.152 ; gain = 474.598
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element m2_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element m4_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element en2_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element c3_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element c4_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:173]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controlador_fir'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:52]
INFO: [Synth 8-5544] ROM "m1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "m3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSMD_microphone'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:59]
INFO: [Synth 8-5545] ROM "dato1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dato1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sample_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sample_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element cuenta_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:57]
INFO: [Synth 8-5545] ROM "sample_request" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "r_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'm1_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:52]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                             0000 |                             0000
                      s1 |                             0001 |                             0001
                      s2 |                             0010 |                             0010
                      s3 |                             0011 |                             0011
                      s4 |                             0100 |                             0100
                      s5 |                             0101 |                             0101
                      s6 |                             0110 |                             0110
                      s7 |                             0111 |                             0111
                      s8 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'controlador_fir'
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'm5_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'm6_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'm3_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'en1_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'en3_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'c0_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:169]
WARNING: [Synth 8-327] inferring latch for variable 'c1_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:170]
WARNING: [Synth 8-327] inferring latch for variable 'c2_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:171]
WARNING: [Synth 8-327] inferring latch for variable 'sample_out_ready_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/controlador_fir.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'sample_out_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:59]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FSMD_microphone'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'sample_out_ready_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:85]
WARNING: [Synth 8-327] inferring latch for variable 'dato2_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:76]
WARNING: [Synth 8-327] inferring latch for variable 'dato1_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'sample_in_fir_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:93]
WARNING: [Synth 8-327] inferring latch for variable 'sample_in_enable_fir_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:94]
WARNING: [Synth 8-327] inferring latch for variable 'filter_select_fir_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:95]
WARNING: [Synth 8-327] inferring latch for variable 'record_enable_ia_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:96]
WARNING: [Synth 8-327] inferring latch for variable 'play_enable_ia_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:97]
WARNING: [Synth 8-327] inferring latch for variable 'sample_in_ia_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:98]
WARNING: [Synth 8-327] inferring latch for variable 'ena_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:99]
WARNING: [Synth 8-327] inferring latch for variable 'wea_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:106]
WARNING: [Synth 8-327] inferring latch for variable 'addra_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:100]
WARNING: [Synth 8-327] inferring latch for variable 'dina_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:101]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:159]
WARNING: [Synth 8-327] inferring latch for variable 'puntero_fin_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:103]
WARNING: [Synth 8-327] inferring latch for variable 'puntero_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:164]
WARNING: [Synth 8-327] inferring latch for variable 'puntero_reg' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:124]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:23 ; elapsed = 00:02:29 . Memory (MB): peak = 775.152 ; gain = 474.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     19 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	  14 Input     19 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
	   9 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	  14 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module suma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module controlador_fir 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 2     
Module en_4_cycles 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module FSMD_microphone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 5     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module control_placa 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  14 Input     19 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element AUDIO/Enables/m3_s_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/en_4_cycles.vhd:54]
INFO: [Synth 8-5545] ROM "AUDIO/Enables/m3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "en4_s0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "AUDIO/Microfono/sample_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "AUDIO/Microfono/dato1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "AUDIO/Microfono/dato1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "AUDIO/Sonido/r_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "AUDIO/Sonido/sample_request" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "CONTROL/next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element FIR/R1/y_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/reg.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element FIR/R3/y_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/reg.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element AUDIO/Microfono/cuenta_reg was removed.  [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:57]
WARNING: [Synth 8-3917] design dsed_audio has port micro_LR driven by constant 1
WARNING: [Synth 8-3917] design dsed_audio has port jack_sd driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AUDIO/Microfono/primer_ciclo_reg )
INFO: [Synth 8-3886] merging instance 'FIR/control/c2_reg[7]' (LD) to 'FIR/control/c2_reg[1]'
INFO: [Synth 8-3886] merging instance 'FIR/control/c2_reg[6]' (LD) to 'FIR/control/c2_reg[2]'
INFO: [Synth 8-3886] merging instance 'FIR/control/c2_reg[5]' (LD) to 'FIR/control/c2_reg[4]'
INFO: [Synth 8-3886] merging instance 'FIR/control/c2_reg[3]' (LD) to 'FIR/control/c1_reg[2]'
INFO: [Synth 8-3886] merging instance 'FIR/control/c2_reg[0]' (LD) to 'FIR/control/c2_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIR/control/c2_reg[1] )
INFO: [Synth 8-3886] merging instance 'FIR/control/c0_reg[7]' (LD) to 'FIR/control/c0_reg[0]'
INFO: [Synth 8-3886] merging instance 'FIR/control/c1_reg[7]' (LD) to 'FIR/control/c1_reg[5]'
INFO: [Synth 8-3886] merging instance 'FIR/control/c0_reg[6]' (LD) to 'FIR/control/c0_reg[0]'
INFO: [Synth 8-3886] merging instance 'FIR/control/c1_reg[6]' (LD) to 'FIR/control/c1_reg[5]'
INFO: [Synth 8-3886] merging instance 'FIR/control/c0_reg[5]' (LD) to 'FIR/control/c0_reg[0]'
INFO: [Synth 8-3886] merging instance 'FIR/control/c0_reg[4]' (LD) to 'FIR/control/c0_reg[0]'
INFO: [Synth 8-3886] merging instance 'FIR/control/c1_reg[4]' (LD) to 'FIR/control/c1_reg[0]'
INFO: [Synth 8-3886] merging instance 'FIR/control/c0_reg[3]' (LD) to 'FIR/control/c0_reg[0]'
INFO: [Synth 8-3886] merging instance 'FIR/control/c1_reg[3]' (LD) to 'FIR/control/c1_reg[0]'
INFO: [Synth 8-3886] merging instance 'FIR/control/c0_reg[0]' (LD) to 'FIR/control/c0_reg[1]'
INFO: [Synth 8-3886] merging instance 'FIR/control/c1_reg[1]' (LD) to 'FIR/control/c1_reg[2]'
INFO: [Synth 8-3886] merging instance 'FIR/control/c0_reg[2]' (LD) to 'FIR/control/c1_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FIR/control/c1_reg[2] )
INFO: [Synth 8-3886] merging instance 'FIR/R2/y_reg[6]' (FDE) to 'FIR/R2/y_reg[1]'
INFO: [Synth 8-3886] merging instance 'FIR/R2/y_reg[7]' (FDE) to 'FIR/R2/y_reg[1]'
INFO: [Synth 8-3886] merging instance 'FIR/R2/y_reg[5]' (FDE) to 'FIR/R2/y_reg[1]'
INFO: [Synth 8-3886] merging instance 'FIR/R2/y_reg[4]' (FDE) to 'FIR/R2/y_reg[1]'
INFO: [Synth 8-3886] merging instance 'FIR/R2/y_reg[3]' (FDE) to 'FIR/R2/y_reg[1]'
INFO: [Synth 8-3886] merging instance 'FIR/R2/y_reg[2]' (FDE) to 'FIR/R2/y_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIR/R2/y_reg[1] )
WARNING: [Synth 8-3332] Sequential element (FIR/control/m1_reg) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (FIR/control/m5_reg) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (FIR/control/m6_reg) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (FIR/control/m3_reg[1]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (FIR/control/m3_reg[0]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (FIR/control/en1_reg) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (FIR/control/en3_reg) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (FIR/control/c0_reg[1]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (FIR/control/c1_reg[5]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (FIR/control/c1_reg[0]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (FIR/control/c2_reg[4]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (FIR/control/c2_reg[2]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (FIR/control/c2_reg[1]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (FIR/control/sample_out_ready_reg) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/sample_out_reg[7]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/sample_out_reg[6]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/sample_out_reg[5]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/sample_out_reg[4]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/sample_out_reg[3]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/sample_out_reg[2]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/sample_out_reg[1]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/sample_out_reg[0]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/sample_out_ready_reg) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[31]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[30]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[29]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[28]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[27]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[26]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[25]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[24]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[23]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[22]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[21]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[20]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[19]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[18]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[17]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[16]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[15]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[14]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[13]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[12]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[11]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[10]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[9]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[8]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[7]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[6]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[5]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[4]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[3]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[2]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[1]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[0]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[31]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[30]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[29]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[28]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[27]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[26]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[25]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[24]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[23]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[22]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[21]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[20]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[19]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[18]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[17]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[16]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[15]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[14]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[13]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[12]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[11]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[10]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[9]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[8]__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[7]__0) is unused and will be removed from module dsed_audio.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'AUDIO/Microfono/dato2_reg[7]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[6]__0) is unused and will be removed from module dsed_audio.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'AUDIO/Microfono/dato2_reg[6]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[5]__0) is unused and will be removed from module dsed_audio.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'AUDIO/Microfono/dato2_reg[5]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[4]__0) is unused and will be removed from module dsed_audio.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'AUDIO/Microfono/dato2_reg[4]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[3]__0) is unused and will be removed from module dsed_audio.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'AUDIO/Microfono/dato2_reg[3]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[2]__0) is unused and will be removed from module dsed_audio.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'AUDIO/Microfono/dato2_reg[2]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[1]__0) is unused and will be removed from module dsed_audio.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'AUDIO/Microfono/dato2_reg[1]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato2_reg[0]__0) is unused and will be removed from module dsed_audio.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'AUDIO/Microfono/dato2_reg[0]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:56]
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato1_reg[31]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato1_reg[30]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato1_reg[29]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato1_reg[28]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato1_reg[27]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato1_reg[26]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato1_reg[25]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato1_reg[24]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato1_reg[23]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato1_reg[22]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato1_reg[21]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato1_reg[20]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (AUDIO/Microfono/dato1_reg[19]) is unused and will be removed from module dsed_audio.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'AUDIO/Microfono/dato1_reg[7]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'AUDIO/Microfono/dato1_reg[6]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'AUDIO/Microfono/dato1_reg[5]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'AUDIO/Microfono/dato1_reg[4]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'AUDIO/Microfono/dato1_reg[3]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'AUDIO/Microfono/dato1_reg[2]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'AUDIO/Microfono/dato1_reg[1]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'AUDIO/Microfono/dato1_reg[0]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/sample_in_fir_reg[7]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/sample_in_fir_reg[6]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/sample_in_fir_reg[5]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/sample_in_fir_reg[4]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/sample_in_fir_reg[3]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/sample_in_fir_reg[2]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/sample_in_fir_reg[1]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/sample_in_fir_reg[0]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/sample_in_enable_fir_reg__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:73]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/filter_select_fir_reg__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:74]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:74]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:74]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/sample_in_ia_reg[7]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/sample_in_ia_reg[6]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/sample_in_ia_reg[5]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/sample_in_ia_reg[4]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/sample_in_ia_reg[3]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/sample_in_ia_reg[2]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/sample_in_ia_reg[1]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/sample_in_ia_reg[0]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:77]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/ena_reg__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:78]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:78]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/wea_reg[0]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:79]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:79]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:79]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/addra_reg[18]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/addra_reg[17]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/addra_reg[16]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/addra_reg[15]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/addra_reg[14]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/addra_reg[13]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/addra_reg[12]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/addra_reg[11]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/addra_reg[10]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/addra_reg[9]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/addra_reg[8]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/addra_reg[7]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/addra_reg[6]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'CONTROL/addra_reg[5]__0/Q' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:80]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:81]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:81]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:81]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:81]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:81]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:81]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:81]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:81]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.srcs/sources_1/new/control_placa.vhd:82]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:02:31 . Memory (MB): peak = 775.152 ; gain = 474.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CLK12M/clk_out1' to pin 'CLK12M/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:46 ; elapsed = 00:02:52 . Memory (MB): peak = 775.152 ; gain = 474.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:02:53 . Memory (MB): peak = 775.152 ; gain = 474.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:47 ; elapsed = 00:02:53 . Memory (MB): peak = 775.152 ; gain = 474.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:48 ; elapsed = 00:02:55 . Memory (MB): peak = 775.152 ; gain = 474.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:48 ; elapsed = 00:02:55 . Memory (MB): peak = 775.152 ; gain = 474.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:49 ; elapsed = 00:02:55 . Memory (MB): peak = 775.152 ; gain = 474.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:49 ; elapsed = 00:02:55 . Memory (MB): peak = 775.152 ; gain = 474.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:49 ; elapsed = 00:02:55 . Memory (MB): peak = 775.152 ; gain = 474.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:49 ; elapsed = 00:02:55 . Memory (MB): peak = 775.152 ; gain = 474.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_12M       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |clk_12M_bbox |     1|
|2     |CARRY4       |    23|
|3     |LUT1         |    39|
|4     |LUT2         |    66|
|5     |LUT3         |     1|
|6     |LUT4         |    15|
|7     |LUT5         |     2|
|8     |LUT6         |    17|
|9     |MUXF7        |     8|
|10    |RAMB36E1     |    64|
|11    |RAMB36E1_1   |    64|
|12    |FDCE         |     1|
|13    |FDRE         |    46|
|14    |LD           |     4|
|15    |IBUF         |     1|
|16    |OBUF         |     3|
|17    |OBUFT        |     1|
+------+-------------+------+

Report Instance Areas: 
+------+-----------------------------------------------+------------------------------------------+------+
|      |Instance                                       |Module                                    |Cells |
+------+-----------------------------------------------+------------------------------------------+------+
|1     |top                                            |                                          |   356|
|2     |  RAM                                          |blk_mem_gen_0                             |   169|
|3     |    U0                                         |blk_mem_gen_v8_3_6                        |   169|
|4     |      inst_blk_mem_gen                         |blk_mem_gen_v8_3_6_synth                  |   169|
|5     |        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                           |   169|
|6     |          \valid.cstr                          |blk_mem_gen_generic_cstr                  |   169|
|7     |            \has_mux_a.A                       |blk_mem_gen_mux                           |    33|
|8     |            \ramloop[0].ram.r                  |blk_mem_gen_prim_width                    |     2|
|9     |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                  |     2|
|10    |            \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9    |     2|
|11    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9  |     2|
|12    |            \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10   |     2|
|13    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10 |     2|
|14    |            \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11   |     2|
|15    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized11 |     2|
|16    |            \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12   |     2|
|17    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized12 |     2|
|18    |            \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13   |     2|
|19    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized13 |     2|
|20    |            \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14   |     2|
|21    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized14 |     2|
|22    |            \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15   |     2|
|23    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized15 |     2|
|24    |            \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16   |     2|
|25    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized16 |     2|
|26    |            \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17   |     2|
|27    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized17 |     2|
|28    |            \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18   |     2|
|29    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized18 |     2|
|30    |            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0    |     2|
|31    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0  |     2|
|32    |            \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19   |     2|
|33    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized19 |     2|
|34    |            \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20   |     2|
|35    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized20 |     2|
|36    |            \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21   |     2|
|37    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized21 |     2|
|38    |            \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22   |     2|
|39    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized22 |     2|
|40    |            \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23   |     2|
|41    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized23 |     2|
|42    |            \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24   |     2|
|43    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized24 |     2|
|44    |            \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25   |     2|
|45    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized25 |     2|
|46    |            \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26   |     2|
|47    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized26 |     2|
|48    |            \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27   |     2|
|49    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized27 |     2|
|50    |            \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28   |     2|
|51    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized28 |     2|
|52    |            \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1    |     2|
|53    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1  |     2|
|54    |            \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29   |     2|
|55    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized29 |     2|
|56    |            \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30   |     2|
|57    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized30 |     2|
|58    |            \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31   |     2|
|59    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized31 |     2|
|60    |            \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32   |     2|
|61    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized32 |     2|
|62    |            \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33   |     2|
|63    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized33 |     2|
|64    |            \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34   |     2|
|65    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized34 |     2|
|66    |            \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35   |     2|
|67    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized35 |     2|
|68    |            \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36   |     2|
|69    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized36 |     2|
|70    |            \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37   |     2|
|71    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized37 |     2|
|72    |            \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38   |     2|
|73    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized38 |     2|
|74    |            \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2    |     2|
|75    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2  |     2|
|76    |            \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39   |     2|
|77    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized39 |     2|
|78    |            \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40   |     2|
|79    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized40 |     2|
|80    |            \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41   |     2|
|81    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized41 |     2|
|82    |            \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42   |     2|
|83    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized42 |     2|
|84    |            \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43   |     2|
|85    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized43 |     2|
|86    |            \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44   |     2|
|87    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized44 |     2|
|88    |            \ramloop[46].ram.r                 |blk_mem_gen_prim_width__parameterized45   |     2|
|89    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized45 |     2|
|90    |            \ramloop[47].ram.r                 |blk_mem_gen_prim_width__parameterized46   |     2|
|91    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized46 |     2|
|92    |            \ramloop[48].ram.r                 |blk_mem_gen_prim_width__parameterized47   |     2|
|93    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized47 |     2|
|94    |            \ramloop[49].ram.r                 |blk_mem_gen_prim_width__parameterized48   |     2|
|95    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized48 |     2|
|96    |            \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3    |     2|
|97    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3  |     2|
|98    |            \ramloop[50].ram.r                 |blk_mem_gen_prim_width__parameterized49   |     2|
|99    |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized49 |     2|
|100   |            \ramloop[51].ram.r                 |blk_mem_gen_prim_width__parameterized50   |     2|
|101   |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized50 |     2|
|102   |            \ramloop[52].ram.r                 |blk_mem_gen_prim_width__parameterized51   |     2|
|103   |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized51 |     2|
|104   |            \ramloop[53].ram.r                 |blk_mem_gen_prim_width__parameterized52   |     2|
|105   |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized52 |     2|
|106   |            \ramloop[54].ram.r                 |blk_mem_gen_prim_width__parameterized53   |     2|
|107   |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized53 |     2|
|108   |            \ramloop[55].ram.r                 |blk_mem_gen_prim_width__parameterized54   |     2|
|109   |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized54 |     2|
|110   |            \ramloop[56].ram.r                 |blk_mem_gen_prim_width__parameterized55   |     2|
|111   |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized55 |     2|
|112   |            \ramloop[57].ram.r                 |blk_mem_gen_prim_width__parameterized56   |     2|
|113   |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized56 |     2|
|114   |            \ramloop[58].ram.r                 |blk_mem_gen_prim_width__parameterized57   |     2|
|115   |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized57 |     2|
|116   |            \ramloop[59].ram.r                 |blk_mem_gen_prim_width__parameterized58   |     2|
|117   |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized58 |     2|
|118   |            \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4    |     2|
|119   |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4  |     2|
|120   |            \ramloop[60].ram.r                 |blk_mem_gen_prim_width__parameterized59   |     2|
|121   |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized59 |     2|
|122   |            \ramloop[61].ram.r                 |blk_mem_gen_prim_width__parameterized60   |     2|
|123   |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized60 |     2|
|124   |            \ramloop[62].ram.r                 |blk_mem_gen_prim_width__parameterized61   |     2|
|125   |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized61 |     2|
|126   |            \ramloop[63].ram.r                 |blk_mem_gen_prim_width__parameterized62   |     2|
|127   |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized62 |     2|
|128   |            \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5    |     2|
|129   |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5  |     2|
|130   |            \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6    |     2|
|131   |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6  |     2|
|132   |            \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7    |     2|
|133   |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7  |     2|
|134   |            \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8    |     2|
|135   |              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8  |     2|
|136   |  AUDIO                                        |audio_interface                           |   168|
|137   |    Enables                                    |en_4_cycles                               |     2|
|138   |    Microfono                                  |FSMD_microphone                           |   165|
|139   |    Sonido                                     |pwm                                       |     1|
|140   |  FIR                                          |fir_filter                                |    13|
|141   |    control                                    |controlador_fir                           |    13|
+------+-----------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:49 ; elapsed = 00:02:55 . Memory (MB): peak = 775.152 ; gain = 474.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 246 critical warnings and 697 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:02:38 . Memory (MB): peak = 775.152 ; gain = 298.656
Synthesis Optimization Complete : Time (s): cpu = 00:02:49 ; elapsed = 00:02:55 . Memory (MB): peak = 775.152 ; gain = 474.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

126 Infos, 316 Warnings, 182 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:53 ; elapsed = 00:03:01 . Memory (MB): peak = 775.152 ; gain = 482.207
INFO: [Common 17-1381] The checkpoint 'C:/Users/lcort/Documents/DSED/proyectoFinal/proyectoFinal/proyectoFinal.runs/synth_1/dsed_audio.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 775.152 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 15 15:18:09 2018...
