############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
############################################################
# set_directive_bind_storage -type ram_t2p "example1" rfdata
set_directive_top -name top_hls_hard_sydr "top_hls_hard_sydr"
