# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FFT_V1.srcs/sources_1/new/datasrc.v" \
"../../../../FFT_V1.srcs/sources_1/new/dataWrite.v" \
"../../../../FFT_V1.ip_user_files/bd/design_1/ip/design_1_datasrc_0_0/sim/design_1_datasrc_0_0.v" \
"../../../../FFT_V1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../FFT_V1.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../../FFT_V1.ip_user_files/bd/design_1/ip/design_1_dataWrite_0_0/sim/design_1_dataWrite_0_0.v" \
"../../../../FFT_V1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../FFT_V1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
