

================================================================
== Vitis HLS Report for 'train_step_Pipeline_VITIS_LOOP_45_1'
================================================================
* Date:           Tue May 20 21:00:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      328|      328|  3.280 us|  3.280 us|  327|  327|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |      326|      326|        39|         32|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   16|       -|      -|    -|
|Expression       |        -|    -|       0|    345|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    672|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    215|    -|
|Register         |        -|    -|     719|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|     719|   1232|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------------+---------+----+---+----+-----+
    |        Instance       |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+------------------+---------+----+---+----+-----+
    |mul_8s_2s_10_1_1_U138  |mul_8s_2s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_8s_2s_10_1_1_U139  |mul_8s_2s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_8s_2s_10_1_1_U140  |mul_8s_2s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_8s_2s_10_1_1_U141  |mul_8s_2s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_8s_2s_10_1_1_U142  |mul_8s_2s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_8s_2s_10_1_1_U143  |mul_8s_2s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_8s_2s_10_1_1_U144  |mul_8s_2s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_8s_2s_10_1_1_U145  |mul_8s_2s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_8s_2s_10_1_1_U146  |mul_8s_2s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_8s_2s_10_1_1_U147  |mul_8s_2s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_8s_2s_10_1_1_U148  |mul_8s_2s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_8s_2s_10_1_1_U149  |mul_8s_2s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_8s_2s_10_1_1_U150  |mul_8s_2s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_8s_2s_10_1_1_U151  |mul_8s_2s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_8s_2s_10_1_1_U152  |mul_8s_2s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_8s_2s_10_1_1_U153  |mul_8s_2s_10_1_1  |        0|   0|  0|  42|    0|
    +-----------------------+------------------+---------+----+---+----+-----+
    |Total                  |                  |        0|   0|  0| 672|    0|
    +-----------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------+-----------------------------+--------------+
    |             Instance             |            Module           |  Expression  |
    +----------------------------------+-----------------------------+--------------+
    |mac_muladd_8s_2s_10s_10_4_1_U154  |mac_muladd_8s_2s_10s_10_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_10_4_1_U155  |mac_muladd_8s_2s_10s_10_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_10_4_1_U156  |mac_muladd_8s_2s_10s_10_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_10_4_1_U157  |mac_muladd_8s_2s_10s_10_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_10_4_1_U158  |mac_muladd_8s_2s_10s_10_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_10_4_1_U159  |mac_muladd_8s_2s_10s_10_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_10_4_1_U160  |mac_muladd_8s_2s_10s_10_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_10_4_1_U161  |mac_muladd_8s_2s_10s_10_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_10_4_1_U162  |mac_muladd_8s_2s_10s_10_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_10_4_1_U163  |mac_muladd_8s_2s_10s_10_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_10_4_1_U164  |mac_muladd_8s_2s_10s_10_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_10_4_1_U165  |mac_muladd_8s_2s_10s_10_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_10_4_1_U166  |mac_muladd_8s_2s_10s_10_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_10_4_1_U167  |mac_muladd_8s_2s_10s_10_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_10_4_1_U168  |mac_muladd_8s_2s_10s_10_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_10_4_1_U169  |mac_muladd_8s_2s_10s_10_4_1  |  i0 + i1 * i2|
    +----------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_490_p2                 |         +|   0|  0|  13|           4|           1|
    |add_ln48_10_fu_650_p2              |         +|   0|  0|  18|          11|          11|
    |add_ln48_13_fu_691_p2              |         +|   0|  0|  18|          11|          11|
    |add_ln48_14_fu_701_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln48_15_fu_871_p2              |         +|   0|  0|  12|          12|          12|
    |add_ln48_18_fu_739_p2              |         +|   0|  0|  18|          11|          11|
    |add_ln48_21_fu_777_p2              |         +|   0|  0|  18|          11|          11|
    |add_ln48_22_fu_856_p2              |         +|   0|  0|  12|          12|          12|
    |add_ln48_25_fu_815_p2              |         +|   0|  0|  18|          11|          11|
    |add_ln48_28_fu_834_p2              |         +|   0|  0|  18|          11|          11|
    |add_ln48_29_fu_844_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln48_30_fu_862_p2              |         +|   0|  0|  12|          12|          12|
    |add_ln48_3_fu_561_p2               |         +|   0|  0|  18|          11|          11|
    |add_ln48_6_fu_602_p2               |         +|   0|  0|  18|          11|          11|
    |add_ln48_7_fu_612_p2               |         +|   0|  0|  19|          12|          12|
    |add_ln48_fu_875_p2                 |         +|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage28_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage29_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage30_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln45_fu_484_p2                |      icmp|   0|  0|  13|           4|           4|
    |select_ln7_fu_888_p3               |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 345|         215|         214|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |WEIGHTS_blk_n_R              |    9|          2|    1|          2|
    |ap_NS_fsm                    |  152|         33|    1|         33|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_k_2         |    9|          2|    4|          8|
    |k_fu_124                     |    9|          2|    4|          8|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  215|         47|   14|         59|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln48_10_reg_1282                   |  11|   0|   11|          0|
    |add_ln48_11_reg_1297                   |  10|   0|   10|          0|
    |add_ln48_14_reg_1312                   |  12|   0|   12|          0|
    |add_ln48_16_reg_1327                   |  10|   0|   10|          0|
    |add_ln48_18_reg_1342                   |  11|   0|   11|          0|
    |add_ln48_19_reg_1357                   |  10|   0|   10|          0|
    |add_ln48_1_reg_1202                    |  10|   0|   10|          0|
    |add_ln48_21_reg_1372                   |  11|   0|   11|          0|
    |add_ln48_23_reg_1387                   |  10|   0|   10|          0|
    |add_ln48_25_reg_1402                   |  11|   0|   11|          0|
    |add_ln48_26_reg_1412                   |  10|   0|   10|          0|
    |add_ln48_29_reg_1417                   |  12|   0|   12|          0|
    |add_ln48_30_reg_1422                   |  12|   0|   12|          0|
    |add_ln48_3_reg_1222                    |  11|   0|   11|          0|
    |add_ln48_4_reg_1237                    |  10|   0|   10|          0|
    |add_ln48_7_reg_1252                    |  12|   0|   12|          0|
    |add_ln48_8_reg_1267                    |  10|   0|   10|          0|
    |ap_CS_fsm                              |  32|   0|   32|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |hidden_load_cast_cast_reg_1163         |  10|   0|   10|          0|
    |hidden_pos_load_10_cast_cast_reg_1108  |  10|   0|   10|          0|
    |hidden_pos_load_11_cast_cast_reg_1103  |  10|   0|   10|          0|
    |hidden_pos_load_12_cast_cast_reg_1098  |  10|   0|   10|          0|
    |hidden_pos_load_13_cast_cast_reg_1093  |  10|   0|   10|          0|
    |hidden_pos_load_14_cast_cast_reg_1088  |  10|   0|   10|          0|
    |hidden_pos_load_15_cast_cast_reg_1083  |  10|   0|   10|          0|
    |hidden_pos_load_16_cast_cast_reg_1078  |  10|   0|   10|          0|
    |hidden_pos_load_17_cast_cast_reg_1073  |  10|   0|   10|          0|
    |hidden_pos_load_18_cast_cast_reg_1068  |  10|   0|   10|          0|
    |hidden_pos_load_19_cast_cast_reg_1063  |  10|   0|   10|          0|
    |hidden_pos_load_1_cast_cast_reg_1153   |  10|   0|   10|          0|
    |hidden_pos_load_20_cast_cast_reg_1058  |  10|   0|   10|          0|
    |hidden_pos_load_21_cast_cast_reg_1053  |  10|   0|   10|          0|
    |hidden_pos_load_22_cast_cast_reg_1048  |  10|   0|   10|          0|
    |hidden_pos_load_23_cast_cast_reg_1043  |  10|   0|   10|          0|
    |hidden_pos_load_24_cast_cast_reg_1038  |  10|   0|   10|          0|
    |hidden_pos_load_25_cast_cast_reg_1033  |  10|   0|   10|          0|
    |hidden_pos_load_26_cast_cast_reg_1028  |  10|   0|   10|          0|
    |hidden_pos_load_27_cast_cast_reg_1023  |  10|   0|   10|          0|
    |hidden_pos_load_28_cast_cast_reg_1018  |  10|   0|   10|          0|
    |hidden_pos_load_29_cast_cast_reg_1013  |  10|   0|   10|          0|
    |hidden_pos_load_2_cast_cast_reg_1148   |  10|   0|   10|          0|
    |hidden_pos_load_3_cast_cast_reg_1143   |  10|   0|   10|          0|
    |hidden_pos_load_4_cast_cast_reg_1138   |  10|   0|   10|          0|
    |hidden_pos_load_5_cast_cast_reg_1133   |  10|   0|   10|          0|
    |hidden_pos_load_6_cast_cast_reg_1128   |  10|   0|   10|          0|
    |hidden_pos_load_7_cast_cast_reg_1123   |  10|   0|   10|          0|
    |hidden_pos_load_8_cast_cast_reg_1118   |  10|   0|   10|          0|
    |hidden_pos_load_9_cast_cast_reg_1113   |  10|   0|   10|          0|
    |hidden_pos_load_cast_cast_reg_1158     |  10|   0|   10|          0|
    |icmp_ln45_reg_1173                     |   1|   0|    1|          0|
    |k_2_reg_1168                           |   4|   0|    4|          0|
    |k_2_reg_1168_pp0_iter1_reg             |   4|   0|    4|          0|
    |k_fu_124                               |   4|   0|    4|          0|
    |mul_ln48_11_reg_1262                   |  10|   0|   10|          0|
    |mul_ln48_13_reg_1277                   |  10|   0|   10|          0|
    |mul_ln48_15_reg_1292                   |  10|   0|   10|          0|
    |mul_ln48_17_reg_1307                   |  10|   0|   10|          0|
    |mul_ln48_19_reg_1322                   |  10|   0|   10|          0|
    |mul_ln48_1_reg_1192                    |  10|   0|   10|          0|
    |mul_ln48_21_reg_1337                   |  10|   0|   10|          0|
    |mul_ln48_23_reg_1352                   |  10|   0|   10|          0|
    |mul_ln48_25_reg_1367                   |  10|   0|   10|          0|
    |mul_ln48_27_reg_1382                   |  10|   0|   10|          0|
    |mul_ln48_29_reg_1397                   |  10|   0|   10|          0|
    |mul_ln48_3_reg_1207                    |  10|   0|   10|          0|
    |mul_ln48_5_reg_1217                    |  10|   0|   10|          0|
    |mul_ln48_7_reg_1232                    |  10|   0|   10|          0|
    |mul_ln48_9_reg_1247                    |  10|   0|   10|          0|
    |mul_ln48_reg_1187                      |  10|   0|   10|          0|
    |reg_344                                |   8|   0|    8|          0|
    |sext_ln45_1_cast_reg_1008              |  10|   0|   10|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 719|   0|  719|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  train_step_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  train_step_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  train_step_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  train_step_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  train_step_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  train_step_Pipeline_VITIS_LOOP_45_1|  return value|
|m_axi_WEIGHTS_0_AWVALID   |  out|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWREADY   |   in|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWADDR    |  out|   64|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWID      |  out|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWLEN     |  out|   32|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWSIZE    |  out|    3|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWBURST   |  out|    2|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWLOCK    |  out|    2|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWCACHE   |  out|    4|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWPROT    |  out|    3|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWQOS     |  out|    4|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWREGION  |  out|    4|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_AWUSER    |  out|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_WVALID    |  out|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_WREADY    |   in|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_WDATA     |  out|    8|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_WSTRB     |  out|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_WLAST     |  out|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_WID       |  out|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_WUSER     |  out|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARVALID   |  out|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARREADY   |   in|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARADDR    |  out|   64|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARID      |  out|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARLEN     |  out|   32|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARSIZE    |  out|    3|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARBURST   |  out|    2|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARLOCK    |  out|    2|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARCACHE   |  out|    4|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARPROT    |  out|    3|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARQOS     |  out|    4|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARREGION  |  out|    4|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_ARUSER    |  out|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_RVALID    |   in|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_RREADY    |  out|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_RDATA     |   in|    8|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_RLAST     |   in|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_RID       |   in|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_RFIFONUM  |   in|   11|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_RUSER     |   in|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_RRESP     |   in|    2|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_BVALID    |   in|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_BREADY    |  out|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_BRESP     |   in|    2|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_BID       |   in|    1|       m_axi|                              WEIGHTS|       pointer|
|m_axi_WEIGHTS_0_BUSER     |   in|    1|       m_axi|                              WEIGHTS|       pointer|
|W2                        |   in|   64|     ap_none|                                   W2|        scalar|
|hidden_load_cast          |   in|    2|     ap_none|                     hidden_load_cast|        scalar|
|hidden_pos_load_cast      |   in|    2|     ap_none|                 hidden_pos_load_cast|        scalar|
|hidden_pos_load_1_cast    |   in|    2|     ap_none|               hidden_pos_load_1_cast|        scalar|
|hidden_pos_load_2_cast    |   in|    2|     ap_none|               hidden_pos_load_2_cast|        scalar|
|hidden_pos_load_3_cast    |   in|    2|     ap_none|               hidden_pos_load_3_cast|        scalar|
|hidden_pos_load_4_cast    |   in|    2|     ap_none|               hidden_pos_load_4_cast|        scalar|
|hidden_pos_load_5_cast    |   in|    2|     ap_none|               hidden_pos_load_5_cast|        scalar|
|hidden_pos_load_6_cast    |   in|    2|     ap_none|               hidden_pos_load_6_cast|        scalar|
|hidden_pos_load_7_cast    |   in|    2|     ap_none|               hidden_pos_load_7_cast|        scalar|
|hidden_pos_load_8_cast    |   in|    2|     ap_none|               hidden_pos_load_8_cast|        scalar|
|hidden_pos_load_9_cast    |   in|    2|     ap_none|               hidden_pos_load_9_cast|        scalar|
|hidden_pos_load_10_cast   |   in|    2|     ap_none|              hidden_pos_load_10_cast|        scalar|
|hidden_pos_load_11_cast   |   in|    2|     ap_none|              hidden_pos_load_11_cast|        scalar|
|hidden_pos_load_12_cast   |   in|    2|     ap_none|              hidden_pos_load_12_cast|        scalar|
|hidden_pos_load_13_cast   |   in|    2|     ap_none|              hidden_pos_load_13_cast|        scalar|
|hidden_pos_load_14_cast   |   in|    2|     ap_none|              hidden_pos_load_14_cast|        scalar|
|hidden_pos_load_15_cast   |   in|    2|     ap_none|              hidden_pos_load_15_cast|        scalar|
|hidden_pos_load_16_cast   |   in|    2|     ap_none|              hidden_pos_load_16_cast|        scalar|
|hidden_pos_load_17_cast   |   in|    2|     ap_none|              hidden_pos_load_17_cast|        scalar|
|hidden_pos_load_18_cast   |   in|    2|     ap_none|              hidden_pos_load_18_cast|        scalar|
|hidden_pos_load_19_cast   |   in|    2|     ap_none|              hidden_pos_load_19_cast|        scalar|
|hidden_pos_load_20_cast   |   in|    2|     ap_none|              hidden_pos_load_20_cast|        scalar|
|hidden_pos_load_21_cast   |   in|    2|     ap_none|              hidden_pos_load_21_cast|        scalar|
|hidden_pos_load_22_cast   |   in|    2|     ap_none|              hidden_pos_load_22_cast|        scalar|
|hidden_pos_load_23_cast   |   in|    2|     ap_none|              hidden_pos_load_23_cast|        scalar|
|hidden_pos_load_24_cast   |   in|    2|     ap_none|              hidden_pos_load_24_cast|        scalar|
|hidden_pos_load_25_cast   |   in|    2|     ap_none|              hidden_pos_load_25_cast|        scalar|
|hidden_pos_load_26_cast   |   in|    2|     ap_none|              hidden_pos_load_26_cast|        scalar|
|hidden_pos_load_27_cast   |   in|    2|     ap_none|              hidden_pos_load_27_cast|        scalar|
|hidden_pos_load_28_cast   |   in|    2|     ap_none|              hidden_pos_load_28_cast|        scalar|
|hidden_pos_load_29_cast   |   in|    2|     ap_none|              hidden_pos_load_29_cast|        scalar|
|sext_ln45_1               |   in|    2|     ap_none|                          sext_ln45_1|        scalar|
|out_pos_address0          |  out|    4|   ap_memory|                              out_pos|         array|
|out_pos_ce0               |  out|    1|   ap_memory|                              out_pos|         array|
|out_pos_we0               |  out|    1|   ap_memory|                              out_pos|         array|
|out_pos_d0                |  out|    2|   ap_memory|                              out_pos|         array|
+--------------------------+-----+-----+------------+-------------------------------------+--------------+

