{
    "design_name": "bsg_mul_iterative_booth", 
    "filelist": [ 
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_misc/bsg_adder_carry_save.v",  
        "basejump_stl/bsg_misc/bsg_multiplier_compressor/bsg_multiplier_compressor.v",  
        "basejump_stl/bsg_misc/bsg_multiplier_compressor/bsg_multiplier_compressor_64_64.v",  
        "basejump_stl/bsg_misc/bsg_multiplier_compressor/bsg_multiplier_compressor_64_32.v", 
        "basejump_stl/bsg_misc/bsg_multiplier_compressor/bsg_multiplier_compressor_64_16.v",   
        "basejump_stl/bsg_misc/bsg_mul_iterative_booth.v"
        ],  
    "run_config": [{
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "285",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_16_100MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "285",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_16_100MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "228",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_16_125MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "228",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_16_125MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "190",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_16_150MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "190",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_16_150MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "163",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_16_175MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "163",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_16_175MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "142",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_16_200MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "142",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_16_200MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "126",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_16_225MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "126",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_16_225MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "114",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_16_250MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "114",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_16_250MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "103",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_16_275MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "103",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_16_275MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "285",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_32_100MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "285",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_32_100MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "228",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_32_125MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "228",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_32_125MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "190",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_32_150MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "190",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_32_150MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "163",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_32_175MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "163",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_32_175MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "142",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_32_200MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "142",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_32_200MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "126",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_32_225MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "126",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_32_225MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "114",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_32_250MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "114",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_32_250MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "103",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_32_275MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "103",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_32_275MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "285",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_64_100MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "285",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_64_100MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "228",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_64_125MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "228",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_64_125MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "190",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_64_150MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "190",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_64_150MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "163",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_64_175MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "163",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_64_175MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "142",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_64_200MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "142",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_64_200MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "126",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_64_225MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "126",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_64_225MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "114",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_64_250MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "114",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_64_250MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "103",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_64_275MHz",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "103",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_16_64_275MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=16", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "285",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_16_100MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "285",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_16_100MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "228",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_16_125MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "228",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_16_125MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "190",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_16_150MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "190",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_16_150MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "163",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_16_175MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "163",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_16_175MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "142",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_16_200MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "142",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_16_200MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "126",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_16_225MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "126",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_16_225MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "114",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_16_250MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "114",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_16_250MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "103",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_16_275MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "103",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_16_275MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "285",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_32_100MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "285",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_32_100MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "228",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_32_125MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "228",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_32_125MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "190",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_32_150MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "190",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_32_150MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "163",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_32_175MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "163",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_32_175MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "142",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_32_200MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "142",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_32_200MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "126",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_32_225MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "126",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_32_225MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "114",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_32_250MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "114",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_32_250MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "103",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_32_275MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "103",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_32_275MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "285",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_64_100MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "285",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_64_100MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "228",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_64_125MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "228",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_64_125MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "190",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_64_150MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "190",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_64_150MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "163",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_64_175MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "163",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_64_175MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "142",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_64_200MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "142",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_64_200MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "126",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_64_225MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "126",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_64_225MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "114",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_64_250MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "114",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_64_250MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "103",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_64_275MHz",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "103",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_32_64_275MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=32", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "285",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_16_100MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "285",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_16_100MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "228",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_16_125MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "228",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_16_125MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "190",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_16_150MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "190",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_16_150MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "163",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_16_175MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "163",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_16_175MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "142",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_16_200MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "142",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_16_200MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "126",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_16_225MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "126",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_16_225MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "114",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_16_250MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "114",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_16_250MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "103",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_16_275MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=16", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "103",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_16_275MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=16", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "285",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_32_100MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "285",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_32_100MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "228",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_32_125MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "228",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_32_125MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "190",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_32_150MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "190",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_32_150MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "163",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_32_175MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "163",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_32_175MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "142",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_32_200MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "142",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_32_200MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "126",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_32_225MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "126",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_32_225MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "114",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_32_250MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "114",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_32_250MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "103",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_32_275MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=32", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "103",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_32_275MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=32", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "285",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_64_100MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "285",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_64_100MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "228",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_64_125MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "228",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_64_125MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "190",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_64_150MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "190",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_64_150MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "163",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_64_175MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "163",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_64_175MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "142",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_64_200MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "142",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_64_200MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "126",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_64_225MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "126",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_64_225MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "114",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_64_250MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "114",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_64_250MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "103",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_64_275MHz",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=64", "pipelined_p=0", "debug_p=0"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "103",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_booth_64_64_64_275MHz_pipelined",
        "parameters": ["width_p=64", "stride_p=64", "cpa_stride_p=64", "pipelined_p=1", "debug_p=0"]
    }]
}