

================================================================
== Vivado HLS Report for 'feature_Loop_memset_featureHist_proc1'
================================================================
* Date:           Sat Jan 13 16:48:09 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        maxi_feature
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  348393|  348393|  348393|  348393|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                      |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- memset_featureHist  |     511|     511|         1|          -|          -|   512|    no    |
        |- Loop 2              |  347880|  347880|      2899|          -|          -|   120|    no    |
        | + memcpy..frame_in   |    1921|    1921|         3|          1|          1|  1920|    yes   |
        | + Loop 2.2           |     966|     966|        19|         12|          1|    80|    yes   |
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 12, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 34
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 11 12 13 }
  Pipeline-1: II = 12, D = 19, States = { 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_2_i)
	3  / (tmp_2_i)
3 --> 
	4  / (!exitcond3_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	14  / (exitcond5_i)
	12  / (!exitcond5_i)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	3  / (exitcond_flatten_i)
	17  / (!exitcond_flatten_i)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	16  / true
* FSM state operations: 

 <State 1>: 4.38ns
ST_1: p_read_1 [1/1] 0.00ns
entry:0  %p_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read3)

ST_1: p_read_2 [1/1] 0.00ns
entry:1  %p_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read2)

ST_1: p_read_3 [1/1] 0.00ns
entry:2  %p_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read1)

ST_1: p_read_4 [1/1] 0.00ns
entry:3  %p_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read)

ST_1: rgb_i [1/1] 0.00ns
entry:4  %rgb_i = alloca [1920 x i8], align 16

ST_1: stg_40 [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i8* %frame_in, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 230400, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_1: stg_41 [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i32* %frame_in1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: frame_in1_read [1/1] 4.38ns
entry:7  %frame_in1_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %frame_in1)

ST_1: tmp_cast_i [1/1] 0.00ns
entry:8  %tmp_cast_i = sext i32 %frame_in1_read to i34

ST_1: stg_44 [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i8* %frame_in, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 230400, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_1: stg_45 [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecMemCore([1920 x i8]* %rgb_i, [1 x i8]* @p_str1807, [12 x i8]* @p_str1810, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

ST_1: stg_46 [1/1] 1.57ns
entry:11  br label %meminst.i


 <State 2>: 3.40ns
ST_2: invdar_i [1/1] 0.00ns
meminst.i:0  %invdar_i = phi i9 [ %indvarinc_i, %meminst.i ], [ 0, %entry ]

ST_2: tmp_1_i [1/1] 0.00ns
meminst.i:1  %tmp_1_i = zext i9 %invdar_i to i64

ST_2: indvarinc_i [1/1] 1.84ns
meminst.i:2  %indvarinc_i = add i9 %invdar_i, 1

ST_2: featureHist_addr [1/1] 0.00ns
meminst.i:3  %featureHist_addr = getelementptr [512 x i16]* %featureHist, i64 0, i64 %tmp_1_i

ST_2: stg_51 [1/1] 2.71ns
meminst.i:4  store i16 0, i16* %featureHist_addr, align 2

ST_2: tmp_2_i [1/1] 2.03ns
meminst.i:5  %tmp_2_i = icmp eq i9 %invdar_i, -1

ST_2: empty [1/1] 0.00ns
meminst.i:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_featureHist_str) nounwind

ST_2: empty_39 [1/1] 0.00ns
meminst.i:7  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind

ST_2: stg_55 [1/1] 0.00ns
meminst.i:8  br i1 %tmp_2_i, label %.preheader.preheader.i, label %meminst.i

ST_2: tmp_91_cast_i [1/1] 0.00ns
.preheader.preheader.i:0  %tmp_91_cast_i = zext i16 %p_read_4 to i17

ST_2: tmp_13_7_cast_i [1/1] 0.00ns
.preheader.preheader.i:1  %tmp_13_7_cast_i = zext i16 %p_read_2 to i17

ST_2: stg_58 [1/1] 1.57ns
.preheader.preheader.i:2  br label %.preheader.i


 <State 3>: 4.52ns
ST_3: k_i [1/1] 0.00ns
.preheader.i:0  %k_i = phi i7 [ 0, %.preheader.preheader.i ], [ %k, %1 ]

ST_3: exitcond3_i [1/1] 1.97ns
.preheader.i:1  %exitcond3_i = icmp eq i7 %k_i, -8

ST_3: empty_40 [1/1] 0.00ns
.preheader.i:2  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

ST_3: k [1/1] 1.72ns
.preheader.i:3  %k = add i7 %k_i, 1

ST_3: stg_63 [1/1] 0.00ns
.preheader.i:4  br i1 %exitcond3_i, label %.exit, label %0

ST_3: p_shl_i [1/1] 0.00ns
:0  %p_shl_i = call i18 @_ssdm_op_BitConcatenate.i18.i7.i11(i7 %k_i, i11 0)

ST_3: p_shl_cast_i [1/1] 0.00ns
:1  %p_shl_cast_i = zext i18 %p_shl_i to i19

ST_3: p_shl1_i [1/1] 0.00ns
:2  %p_shl1_i = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %k_i, i7 0)

ST_3: p_shl1_cast_i [1/1] 0.00ns
:3  %p_shl1_cast_i = zext i14 %p_shl1_i to i19

ST_3: tmp_3_i [1/1] 2.08ns
:4  %tmp_3_i = sub i19 %p_shl_cast_i, %p_shl1_cast_i

ST_3: tmp [1/1] 0.00ns
:5  %tmp = sext i19 %tmp_3_i to i32

ST_3: tmp_1 [1/1] 0.00ns
:6  %tmp_1 = zext i32 %tmp to i34

ST_3: tmp_2 [1/1] 2.44ns
:7  %tmp_2 = add i34 %tmp_cast_i, %tmp_1

ST_3: tmp_3 [1/1] 0.00ns
:8  %tmp_3 = sext i34 %tmp_2 to i64

ST_3: frame_in_addr [1/1] 0.00ns
:9  %frame_in_addr = getelementptr i8* %frame_in, i64 %tmp_3

ST_3: stg_74 [1/1] 0.00ns
.exit:0  ret void


 <State 4>: 8.75ns
ST_4: p_rd_req [7/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)


 <State 5>: 8.75ns
ST_5: p_rd_req [6/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)


 <State 6>: 8.75ns
ST_6: p_rd_req [5/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)


 <State 7>: 8.75ns
ST_7: p_rd_req [4/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)


 <State 8>: 8.75ns
ST_8: p_rd_req [3/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)


 <State 9>: 8.75ns
ST_9: p_rd_req [2/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)


 <State 10>: 8.75ns
ST_10: p_rd_req [1/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)

ST_10: stg_82 [1/1] 1.57ns
:11  br label %burst.rd.header9.i


 <State 11>: 2.11ns
ST_11: indvar2_i [1/1] 0.00ns
burst.rd.header9.i:0  %indvar2_i = phi i11 [ 0, %0 ], [ %indvar_next2_i, %burst.rd.body10.i ]

ST_11: exitcond5_i [1/1] 2.11ns
burst.rd.header9.i:1  %exitcond5_i = icmp eq i11 %indvar2_i, -128

ST_11: empty_41 [1/1] 0.00ns
burst.rd.header9.i:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind

ST_11: indvar_next2_i [1/1] 1.84ns
burst.rd.header9.i:3  %indvar_next2_i = add i11 %indvar2_i, 1

ST_11: stg_87 [1/1] 0.00ns
burst.rd.header9.i:4  br i1 %exitcond5_i, label %burst.rd.end8.i, label %burst.rd.body10.i


 <State 12>: 8.75ns
ST_12: frame_in_addr_read [1/1] 8.75ns
burst.rd.body10.i:3  %frame_in_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %frame_in_addr)


 <State 13>: 2.71ns
ST_13: burstread_rbegin1_i [1/1] 0.00ns
burst.rd.body10.i:0  %burstread_rbegin1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_13: stg_90 [1/1] 0.00ns
burst.rd.body10.i:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2)

ST_13: empty_42 [1/1] 0.00ns
burst.rd.body10.i:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

ST_13: tmp_8_i [1/1] 0.00ns
burst.rd.body10.i:4  %tmp_8_i = zext i11 %indvar2_i to i64

ST_13: rgb_i_addr [1/1] 0.00ns
burst.rd.body10.i:5  %rgb_i_addr = getelementptr [1920 x i8]* %rgb_i, i64 0, i64 %tmp_8_i

ST_13: stg_94 [1/1] 2.71ns
burst.rd.body10.i:6  store i8 %frame_in_addr_read, i8* %rgb_i_addr, align 1

ST_13: burstread_rend19_i [1/1] 0.00ns
burst.rd.body10.i:7  %burstread_rend19_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1_i) nounwind

ST_13: stg_96 [1/1] 0.00ns
burst.rd.body10.i:8  br label %burst.rd.header9.i


 <State 14>: 8.34ns
ST_14: p_shl2_i [1/1] 0.00ns
burst.rd.end8.i:0  %p_shl2_i = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %k_i, i8 0)

ST_14: p_shl2_cast_i [1/1] 0.00ns
burst.rd.end8.i:1  %p_shl2_cast_i = zext i15 %p_shl2_i to i16

ST_14: p_shl3_i [1/1] 0.00ns
burst.rd.end8.i:2  %p_shl3_i = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %k_i, i4 0)

ST_14: p_shl3_cast_i [1/1] 0.00ns
burst.rd.end8.i:3  %p_shl3_cast_i = zext i11 %p_shl3_i to i16

ST_14: tmp_5_i [1/1] 1.96ns
burst.rd.end8.i:4  %tmp_5_i = sub i16 %p_shl2_cast_i, %p_shl3_cast_i

ST_14: sext4_cast_i [1/1] 0.00ns
burst.rd.end8.i:5  %sext4_cast_i = sext i16 %tmp_5_i to i34

ST_14: mul_i [1/1] 6.38ns
burst.rd.end8.i:6  %mul_i = mul i34 69906, %sext4_cast_i

ST_14: tmp_4 [1/1] 0.00ns
burst.rd.end8.i:7  %tmp_4 = trunc i34 %mul_i to i33

ST_14: tmp_5 [1/1] 0.00ns
burst.rd.end8.i:9  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_5_i, i32 15)

ST_14: tmp_7 [1/1] 0.00ns
burst.rd.end8.i:12  %tmp_7 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul_i, i32 23, i32 33)


 <State 15>: 7.14ns
ST_15: neg_mul_i [1/1] 2.56ns
burst.rd.end8.i:8  %neg_mul_i = sub i33 0, %tmp_4

ST_15: tmp_6 [1/1] 0.00ns
burst.rd.end8.i:10  %tmp_6 = call i10 @_ssdm_op_PartSelect.i10.i33.i32.i32(i33 %neg_mul_i, i32 23, i32 32)

ST_15: tmp_13_i [1/1] 0.00ns
burst.rd.end8.i:11  %tmp_13_i = sext i10 %tmp_6 to i17

ST_15: tmp_14_i [1/1] 0.00ns
burst.rd.end8.i:13  %tmp_14_i = sext i11 %tmp_7 to i17

ST_15: p_v_i [1/1] 1.37ns
burst.rd.end8.i:14  %p_v_i = select i1 %tmp_5, i17 %tmp_13_i, i17 %tmp_14_i

ST_15: tmp_8 [1/1] 0.00ns
burst.rd.end8.i:15  %tmp_8 = trunc i17 %p_v_i to i9

ST_15: neg_ti_i [1/1] 1.84ns
burst.rd.end8.i:16  %neg_ti_i = sub i9 0, %tmp_8

ST_15: tmp_9 [1/1] 0.00ns
burst.rd.end8.i:17  %tmp_9 = trunc i17 %p_v_i to i9

ST_15: tmp_32_i [1/1] 1.37ns
burst.rd.end8.i:18  %tmp_32_i = select i1 %tmp_5, i9 %neg_ti_i, i9 %tmp_9

ST_15: stg_116 [1/1] 1.57ns
burst.rd.end8.i:19  br label %1


 <State 16>: 7.53ns
ST_16: indvar_flatten_i [1/1] 0.00ns
:0  %indvar_flatten_i = phi i7 [ 0, %burst.rd.end8.i ], [ %indvar_flatten_next_i, %._crit_edge.7.i ]

ST_16: iterator_i [1/1] 0.00ns
:1  %iterator_i = phi i11 [ 0, %burst.rd.end8.i ], [ %iterator_mid2_i_44, %._crit_edge.7.i ]

ST_16: i_i [1/1] 0.00ns
:2  %i_i = phi i2 [ 0, %burst.rd.end8.i ], [ %i_mid2_i, %._crit_edge.7.i ]

ST_16: iterator_i_46 [1/1] 0.00ns
:3  %iterator_i_46 = phi i11 [ 0, %burst.rd.end8.i ], [ %tmp_34_7_i, %._crit_edge.7.i ]

ST_16: j_i [1/1] 0.00ns
:4  %j_i = phi i9 [ 0, %burst.rd.end8.i ], [ %j_1_7_i, %._crit_edge.7.i ]

ST_16: exitcond_flatten_i [1/1] 1.97ns
:5  %exitcond_flatten_i = icmp eq i7 %indvar_flatten_i, -48

ST_16: indvar_flatten_next_i [1/1] 1.72ns
:6  %indvar_flatten_next_i = add i7 %indvar_flatten_i, 1

ST_16: stg_124 [1/1] 0.00ns
:7  br i1 %exitcond_flatten_i, label %.preheader.i, label %.reset.i

ST_16: iterator_1_dup_i [1/1] 1.84ns
.reset.i:0  %iterator_1_dup_i = add i11 %iterator_i, 960

ST_16: exitcond1215_i [1/1] 2.03ns
.reset.i:2  %exitcond1215_i = icmp eq i9 %j_i, -192

ST_16: iterator_mid2_i [1/1] 1.37ns
.reset.i:3  %iterator_mid2_i = select i1 %exitcond1215_i, i11 %iterator_1_dup_i, i11 %iterator_i_46

ST_16: j_mid2_i [1/1] 1.37ns
.reset.i:4  %j_mid2_i = select i1 %exitcond1215_i, i9 0, i9 %j_i

ST_16: iterator_mid2_i_44 [1/1] 1.37ns
.reset.i:5  %iterator_mid2_i_44 = select i1 %exitcond1215_i, i11 %iterator_1_dup_i, i11 %iterator_i

ST_16: i_1211_i [1/1] 0.80ns
.reset.i:6  %i_1211_i = add i2 %i_i, 1

ST_16: i_mid2_i [1/1] 1.37ns
.reset.i:7  %i_mid2_i = select i1 %exitcond1215_i, i2 %i_1211_i, i2 %i_i

ST_16: i_cast_i [1/1] 0.00ns
.reset.i:8  %i_cast_i = zext i2 %i_mid2_i to i9

ST_16: tmp_i [1/1] 1.84ns
.reset.i:9  %tmp_i = add i9 %tmp_32_i, %i_cast_i

ST_16: tmp_cast_i_45 [1/1] 0.00ns
.reset.i:10  %tmp_cast_i_45 = sext i9 %tmp_i to i17

ST_16: tmp_4_i [1/1] 2.28ns
.reset.i:11  %tmp_4_i = icmp sgt i17 %tmp_91_cast_i, %tmp_cast_i_45

ST_16: tmp_14_7_i [1/1] 2.28ns
.reset.i:12  %tmp_14_7_i = icmp slt i17 %tmp_13_7_cast_i, %tmp_cast_i_45

ST_16: tmp_34_7_i [1/1] 1.84ns
._crit_edge.7.i:0  %tmp_34_7_i = add i11 %iterator_mid2_i, 24

ST_16: j_1_7_i [1/1] 1.84ns
._crit_edge.7.i:1  %j_1_7_i = add i9 %j_mid2_i, 8

ST_16: stg_139 [1/1] 0.00ns
._crit_edge.7.i:2  br label %1


 <State 17>: 6.39ns
ST_17: empty_43 [1/1] 0.00ns
.reset.i:1  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)

ST_17: j_cast_cast_i [1/1] 0.00ns
.reset.i:13  %j_cast_cast_i = zext i9 %j_mid2_i to i16

ST_17: tmp_9_i [1/1] 0.00ns
.reset.i:14  %tmp_9_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1812) nounwind

ST_17: stg_143 [1/1] 0.00ns
.reset.i:15  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_17: tmp_6_i [1/1] 2.28ns
.reset.i:16  %tmp_6_i = icmp ult i16 %j_cast_cast_i, %p_read_1

ST_17: or_cond1_i [1/1] 1.37ns
.reset.i:17  %or_cond1_i = or i1 %tmp_4_i, %tmp_6_i

ST_17: stg_146 [1/1] 0.00ns
.reset.i:18  br i1 %or_cond1_i, label %._crit_edge.0.i, label %3

ST_17: tmp_10_i [1/1] 2.28ns
:0  %tmp_10_i = icmp ugt i16 %j_cast_cast_i, %p_read_3

ST_17: or_cond_i [1/1] 1.37ns
:1  %or_cond_i = or i1 %tmp_14_7_i, %tmp_10_i

ST_17: stg_149 [1/1] 0.00ns
:2  br i1 %or_cond_i, label %._crit_edge.0.i, label %2

ST_17: tmp_17_i [1/1] 0.00ns
:1  %tmp_17_i = or i11 %iterator_mid2_i, 2

ST_17: tmp_12_i [1/1] 0.00ns
:2  %tmp_12_i = zext i11 %tmp_17_i to i64

ST_17: rgb_i_addr_1 [1/1] 0.00ns
:3  %rgb_i_addr_1 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_12_i

ST_17: rgb_i_load [2/2] 2.71ns
:4  %rgb_i_load = load i8* %rgb_i_addr_1, align 2

ST_17: tmp_22_i [1/1] 0.00ns
:6  %tmp_22_i = or i11 %iterator_mid2_i, 1

ST_17: tmp_15_i [1/1] 0.00ns
:7  %tmp_15_i = zext i11 %tmp_22_i to i64

ST_17: rgb_i_addr_2 [1/1] 0.00ns
:8  %rgb_i_addr_2 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_15_i

ST_17: rgb_i_load_1 [2/2] 2.71ns
:9  %rgb_i_load_1 = load i8* %rgb_i_addr_2, align 1

ST_17: j_1_i [1/1] 0.00ns
._crit_edge.0.i:2  %j_1_i = or i9 %j_mid2_i, 1

ST_17: j_1_cast_cast_i [1/1] 0.00ns
._crit_edge.0.i:3  %j_1_cast_cast_i = zext i9 %j_1_i to i16

ST_17: tmp_12_1_i [1/1] 2.28ns
._crit_edge.0.i:4  %tmp_12_1_i = icmp ult i16 %j_1_cast_cast_i, %p_read_1

ST_17: or_cond3_i [1/1] 1.37ns
._crit_edge.0.i:5  %or_cond3_i = or i1 %tmp_4_i, %tmp_12_1_i

ST_17: stg_162 [1/1] 0.00ns
._crit_edge.0.i:6  br i1 %or_cond3_i, label %._crit_edge.1.i, label %5

ST_17: tmp_16_1_i [1/1] 2.28ns
:0  %tmp_16_1_i = icmp ugt i16 %j_1_cast_cast_i, %p_read_3

ST_17: or_cond2_i [1/1] 1.37ns
:1  %or_cond2_i = or i1 %tmp_14_7_i, %tmp_16_1_i

ST_17: stg_165 [1/1] 0.00ns
:2  br i1 %or_cond2_i, label %._crit_edge.1.i, label %4

ST_17: j_1_1_i [1/1] 0.00ns
._crit_edge.1.i:1  %j_1_1_i = or i9 %j_mid2_i, 2

ST_17: j_1_1_cast_cast_i [1/1] 0.00ns
._crit_edge.1.i:2  %j_1_1_cast_cast_i = zext i9 %j_1_1_i to i16

ST_17: tmp_12_2_i [1/1] 2.28ns
._crit_edge.1.i:3  %tmp_12_2_i = icmp ult i16 %j_1_1_cast_cast_i, %p_read_1

ST_17: or_cond5_i [1/1] 1.37ns
._crit_edge.1.i:4  %or_cond5_i = or i1 %tmp_4_i, %tmp_12_2_i

ST_17: stg_170 [1/1] 0.00ns
._crit_edge.1.i:5  br i1 %or_cond5_i, label %._crit_edge.2.i, label %7

ST_17: tmp_16_2_i [1/1] 2.28ns
:0  %tmp_16_2_i = icmp ugt i16 %j_1_1_cast_cast_i, %p_read_3

ST_17: or_cond4_i [1/1] 1.37ns
:1  %or_cond4_i = or i1 %tmp_14_7_i, %tmp_16_2_i

ST_17: stg_173 [1/1] 0.00ns
:2  br i1 %or_cond4_i, label %._crit_edge.2.i, label %6

ST_17: j_1_2_i [1/1] 0.00ns
._crit_edge.2.i:1  %j_1_2_i = or i9 %j_mid2_i, 3

ST_17: j_1_2_cast_cast_i [1/1] 0.00ns
._crit_edge.2.i:2  %j_1_2_cast_cast_i = zext i9 %j_1_2_i to i16

ST_17: tmp_12_3_i [1/1] 2.28ns
._crit_edge.2.i:3  %tmp_12_3_i = icmp ult i16 %j_1_2_cast_cast_i, %p_read_1

ST_17: or_cond7_i [1/1] 1.37ns
._crit_edge.2.i:4  %or_cond7_i = or i1 %tmp_4_i, %tmp_12_3_i

ST_17: stg_178 [1/1] 0.00ns
._crit_edge.2.i:5  br i1 %or_cond7_i, label %._crit_edge.3.i, label %9

ST_17: tmp_16_3_i [1/1] 2.28ns
:0  %tmp_16_3_i = icmp ugt i16 %j_1_2_cast_cast_i, %p_read_3

ST_17: or_cond6_i [1/1] 1.37ns
:1  %or_cond6_i = or i1 %tmp_14_7_i, %tmp_16_3_i

ST_17: stg_181 [1/1] 0.00ns
:2  br i1 %or_cond6_i, label %._crit_edge.3.i, label %8

ST_17: j_1_3_i [1/1] 0.00ns
._crit_edge.3.i:1  %j_1_3_i = or i9 %j_mid2_i, 4

ST_17: j_1_3_cast_cast_i [1/1] 0.00ns
._crit_edge.3.i:2  %j_1_3_cast_cast_i = zext i9 %j_1_3_i to i16

ST_17: tmp_12_4_i [1/1] 2.28ns
._crit_edge.3.i:3  %tmp_12_4_i = icmp ult i16 %j_1_3_cast_cast_i, %p_read_1

ST_17: or_cond9_i [1/1] 1.37ns
._crit_edge.3.i:4  %or_cond9_i = or i1 %tmp_4_i, %tmp_12_4_i

ST_17: stg_186 [1/1] 0.00ns
._crit_edge.3.i:5  br i1 %or_cond9_i, label %._crit_edge.4.i, label %11

ST_17: tmp_16_4_i [1/1] 2.28ns
:0  %tmp_16_4_i = icmp ugt i16 %j_1_3_cast_cast_i, %p_read_3

ST_17: or_cond8_i [1/1] 1.37ns
:1  %or_cond8_i = or i1 %tmp_14_7_i, %tmp_16_4_i

ST_17: stg_189 [1/1] 0.00ns
:2  br i1 %or_cond8_i, label %._crit_edge.4.i, label %10

ST_17: j_1_4_i [1/1] 0.00ns
._crit_edge.4.i:1  %j_1_4_i = or i9 %j_mid2_i, 5

ST_17: j_1_4_cast_cast_i [1/1] 0.00ns
._crit_edge.4.i:2  %j_1_4_cast_cast_i = zext i9 %j_1_4_i to i16

ST_17: tmp_12_5_i [1/1] 2.28ns
._crit_edge.4.i:3  %tmp_12_5_i = icmp ult i16 %j_1_4_cast_cast_i, %p_read_1

ST_17: or_cond11_i [1/1] 1.37ns
._crit_edge.4.i:4  %or_cond11_i = or i1 %tmp_4_i, %tmp_12_5_i

ST_17: stg_194 [1/1] 0.00ns
._crit_edge.4.i:5  br i1 %or_cond11_i, label %._crit_edge.5.i, label %13

ST_17: tmp_16_5_i [1/1] 2.28ns
:0  %tmp_16_5_i = icmp ugt i16 %j_1_4_cast_cast_i, %p_read_3

ST_17: or_cond10_i [1/1] 1.37ns
:1  %or_cond10_i = or i1 %tmp_14_7_i, %tmp_16_5_i

ST_17: stg_197 [1/1] 0.00ns
:2  br i1 %or_cond10_i, label %._crit_edge.5.i, label %12

ST_17: j_1_5_i [1/1] 0.00ns
._crit_edge.5.i:1  %j_1_5_i = or i9 %j_mid2_i, 6

ST_17: j_1_5_cast_cast_i [1/1] 0.00ns
._crit_edge.5.i:2  %j_1_5_cast_cast_i = zext i9 %j_1_5_i to i16

ST_17: tmp_12_6_i [1/1] 2.28ns
._crit_edge.5.i:3  %tmp_12_6_i = icmp ult i16 %j_1_5_cast_cast_i, %p_read_1

ST_17: or_cond13_i [1/1] 1.37ns
._crit_edge.5.i:4  %or_cond13_i = or i1 %tmp_4_i, %tmp_12_6_i

ST_17: stg_202 [1/1] 0.00ns
._crit_edge.5.i:5  br i1 %or_cond13_i, label %._crit_edge.6.i, label %15

ST_17: tmp_16_6_i [1/1] 2.28ns
:0  %tmp_16_6_i = icmp ugt i16 %j_1_5_cast_cast_i, %p_read_3

ST_17: or_cond12_i [1/1] 1.37ns
:1  %or_cond12_i = or i1 %tmp_14_7_i, %tmp_16_6_i

ST_17: stg_205 [1/1] 0.00ns
:2  br i1 %or_cond12_i, label %._crit_edge.6.i, label %14

ST_17: j_1_6_i [1/1] 0.00ns
._crit_edge.6.i:1  %j_1_6_i = or i9 %j_mid2_i, 7

ST_17: j_1_6_cast_cast_i [1/1] 0.00ns
._crit_edge.6.i:2  %j_1_6_cast_cast_i = zext i9 %j_1_6_i to i16

ST_17: tmp_12_7_i [1/1] 2.28ns
._crit_edge.6.i:3  %tmp_12_7_i = icmp ult i16 %j_1_6_cast_cast_i, %p_read_1

ST_17: or_cond15_i [1/1] 1.37ns
._crit_edge.6.i:4  %or_cond15_i = or i1 %tmp_4_i, %tmp_12_7_i

ST_17: stg_210 [1/1] 0.00ns
._crit_edge.6.i:5  br i1 %or_cond15_i, label %._crit_edge.7.i, label %17

ST_17: tmp_16_7_i [1/1] 2.28ns
:0  %tmp_16_7_i = icmp ugt i16 %j_1_6_cast_cast_i, %p_read_3

ST_17: or_cond14_i [1/1] 1.37ns
:1  %or_cond14_i = or i1 %tmp_14_7_i, %tmp_16_7_i

ST_17: stg_213 [1/1] 0.00ns
:2  br i1 %or_cond14_i, label %._crit_edge.7.i, label %16


 <State 18>: 2.71ns
ST_18: rgb_i_load [1/2] 2.71ns
:4  %rgb_i_load = load i8* %rgb_i_addr_1, align 2

ST_18: tmp_33_i [1/1] 0.00ns
:5  %tmp_33_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load, i32 5, i32 7)

ST_18: rgb_i_load_1 [1/2] 2.71ns
:9  %rgb_i_load_1 = load i8* %rgb_i_addr_2, align 1

ST_18: tmp_34_i_48 [1/1] 0.00ns
:10  %tmp_34_i_48 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_1, i32 5, i32 7)

ST_18: tmp_20_i [1/1] 0.00ns
:12  %tmp_20_i = zext i11 %iterator_mid2_i to i64

ST_18: rgb_i_addr_3 [1/1] 0.00ns
:13  %rgb_i_addr_3 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_20_i

ST_18: rgb_i_load_2 [2/2] 2.71ns
:14  %rgb_i_load_2 = load i8* %rgb_i_addr_3, align 8

ST_18: tmp_17_1_i [1/1] 0.00ns
:1  %tmp_17_1_i = or i11 %iterator_mid2_i, 5

ST_18: tmp_18_1_i [1/1] 0.00ns
:2  %tmp_18_1_i = zext i11 %tmp_17_1_i to i64

ST_18: rgb_i_addr_4 [1/1] 0.00ns
:3  %rgb_i_addr_4 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_1_i

ST_18: rgb_i_load_3 [2/2] 2.71ns
:4  %rgb_i_load_3 = load i8* %rgb_i_addr_4, align 1


 <State 19>: 6.79ns
ST_19: tmp_19_i [1/1] 0.00ns
:11  %tmp_19_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_33_i, i3 %tmp_34_i_48, i3 0)

ST_19: rgb_i_load_2 [1/2] 2.71ns
:14  %rgb_i_load_2 = load i8* %rgb_i_addr_3, align 8

ST_19: tmp_21_i [1/1] 0.00ns
:15  %tmp_21_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_2, i32 5, i32 7)

ST_19: tmp_29_cast_i [1/1] 0.00ns
:16  %tmp_29_cast_i = zext i3 %tmp_21_i to i9

ST_19: tmp_22_i_49 [1/1] 1.37ns
:17  %tmp_22_i_49 = or i9 %tmp_19_i, %tmp_29_cast_i

ST_19: tmp_23_i [1/1] 0.00ns
:18  %tmp_23_i = zext i9 %tmp_22_i_49 to i64

ST_19: stg_231 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_22_i_49, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_19: featureHist_addr_1 [1/1] 0.00ns
:20  %featureHist_addr_1 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_23_i

ST_19: featureHist_load [2/2] 2.71ns
:21  %featureHist_load = load i16* %featureHist_addr_1, align 2

ST_19: tmp_34_i [1/1] 0.00ns
._crit_edge.0.i:0  %tmp_34_i = or i11 %iterator_mid2_i, 3

ST_19: empty_47 [1/1] 0.00ns
._crit_edge.0.i:1  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1812, i32 %tmp_9_i) nounwind

ST_19: rgb_i_load_3 [1/2] 2.71ns
:4  %rgb_i_load_3 = load i8* %rgb_i_addr_4, align 1

ST_19: tmp_35_i [1/1] 0.00ns
:5  %tmp_35_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_3, i32 5, i32 7)

ST_19: tmp_22_1_i [1/1] 0.00ns
:6  %tmp_22_1_i = or i11 %iterator_mid2_i, 4

ST_19: tmp_23_1_i [1/1] 0.00ns
:7  %tmp_23_1_i = zext i11 %tmp_22_1_i to i64

ST_19: rgb_i_addr_5 [1/1] 0.00ns
:8  %rgb_i_addr_5 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_1_i

ST_19: rgb_i_load_4 [2/2] 2.71ns
:9  %rgb_i_load_4 = load i8* %rgb_i_addr_5, align 4

ST_19: tmp_27_1_i [1/1] 0.00ns
:12  %tmp_27_1_i = zext i11 %tmp_34_i to i64

ST_19: rgb_i_addr_6 [1/1] 0.00ns
:13  %rgb_i_addr_6 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_1_i

ST_19: rgb_i_load_5 [2/2] 2.71ns
:14  %rgb_i_load_5 = load i8* %rgb_i_addr_6, align 1


 <State 20>: 7.38ns
ST_20: tmp_11_i [1/1] 0.00ns
:0  %tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

ST_20: featureHist_load [1/2] 2.71ns
:21  %featureHist_load = load i16* %featureHist_addr_1, align 2

ST_20: tmp_24_i [1/1] 1.96ns
:22  %tmp_24_i = add i16 %featureHist_load, 1

ST_20: stg_248 [1/1] 2.71ns
:23  store i16 %tmp_24_i, i16* %featureHist_addr_1, align 2

ST_20: empty_50 [1/1] 0.00ns
:24  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_11_i) nounwind

ST_20: stg_250 [1/1] 0.00ns
:25  br label %._crit_edge.0.i

ST_20: rgb_i_load_4 [1/2] 2.71ns
:9  %rgb_i_load_4 = load i8* %rgb_i_addr_5, align 4

ST_20: tmp_36_i [1/1] 0.00ns
:10  %tmp_36_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_4, i32 5, i32 7)

ST_20: rgb_i_load_5 [1/2] 2.71ns
:14  %rgb_i_load_5 = load i8* %rgb_i_addr_6, align 1

ST_20: tmp_29_1_i [1/1] 0.00ns
:15  %tmp_29_1_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_5, i32 5, i32 7)

ST_20: tmp_17_2_i [1/1] 1.84ns
:1  %tmp_17_2_i = add i11 %iterator_mid2_i, 8

ST_20: tmp_18_2_i [1/1] 0.00ns
:2  %tmp_18_2_i = zext i11 %tmp_17_2_i to i64

ST_20: rgb_i_addr_7 [1/1] 0.00ns
:3  %rgb_i_addr_7 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_2_i

ST_20: rgb_i_load_6 [2/2] 2.71ns
:4  %rgb_i_load_6 = load i8* %rgb_i_addr_7, align 8

ST_20: tmp_22_2_i [1/1] 0.00ns
:6  %tmp_22_2_i = or i11 %iterator_mid2_i, 7

ST_20: tmp_23_2_i [1/1] 0.00ns
:7  %tmp_23_2_i = zext i11 %tmp_22_2_i to i64

ST_20: rgb_i_addr_8 [1/1] 0.00ns
:8  %rgb_i_addr_8 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_2_i

ST_20: rgb_i_load_7 [2/2] 2.71ns
:9  %rgb_i_load_7 = load i8* %rgb_i_addr_8, align 1


 <State 21>: 4.55ns
ST_21: tmp_30_1_i [1/1] 0.00ns
:11  %tmp_30_1_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_35_i, i3 %tmp_36_i, i3 0)

ST_21: tmp_29_1_cast_i [1/1] 0.00ns
:16  %tmp_29_1_cast_i = zext i3 %tmp_29_1_i to i9

ST_21: tmp_31_1_i [1/1] 1.37ns
:17  %tmp_31_1_i = or i9 %tmp_30_1_i, %tmp_29_1_cast_i

ST_21: tmp_32_1_i [1/1] 0.00ns
:18  %tmp_32_1_i = zext i9 %tmp_31_1_i to i64

ST_21: stg_267 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_1_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_21: featureHist_addr_2 [1/1] 0.00ns
:20  %featureHist_addr_2 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_1_i

ST_21: featureHist_load_1 [2/2] 2.71ns
:21  %featureHist_load_1 = load i16* %featureHist_addr_2, align 2

ST_21: tmp_34_1_i [1/1] 0.00ns
._crit_edge.1.i:0  %tmp_34_1_i = or i11 %iterator_mid2_i, 6

ST_21: rgb_i_load_6 [1/2] 2.71ns
:4  %rgb_i_load_6 = load i8* %rgb_i_addr_7, align 8

ST_21: tmp_37_i [1/1] 0.00ns
:5  %tmp_37_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_6, i32 5, i32 7)

ST_21: rgb_i_load_7 [1/2] 2.71ns
:9  %rgb_i_load_7 = load i8* %rgb_i_addr_8, align 1

ST_21: tmp_38_i [1/1] 0.00ns
:10  %tmp_38_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_7, i32 5, i32 7)

ST_21: tmp_27_2_i [1/1] 0.00ns
:12  %tmp_27_2_i = zext i11 %tmp_34_1_i to i64

ST_21: rgb_i_addr_9 [1/1] 0.00ns
:13  %rgb_i_addr_9 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_2_i

ST_21: rgb_i_load_8 [2/2] 2.71ns
:14  %rgb_i_load_8 = load i8* %rgb_i_addr_9, align 2

ST_21: tmp_17_3_i [1/1] 1.84ns
:1  %tmp_17_3_i = add i11 %iterator_mid2_i, 11

ST_21: tmp_18_3_i [1/1] 0.00ns
:2  %tmp_18_3_i = zext i11 %tmp_17_3_i to i64

ST_21: rgb_i_addr_10 [1/1] 0.00ns
:3  %rgb_i_addr_10 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_3_i

ST_21: rgb_i_load_9 [2/2] 2.71ns
:4  %rgb_i_load_9 = load i8* %rgb_i_addr_10, align 1


 <State 22>: 7.38ns
ST_22: tmp_25_i [1/1] 0.00ns
:0  %tmp_25_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

ST_22: featureHist_load_1 [1/2] 2.71ns
:21  %featureHist_load_1 = load i16* %featureHist_addr_2, align 2

ST_22: tmp_33_1_i [1/1] 1.96ns
:22  %tmp_33_1_i = add i16 %featureHist_load_1, 1

ST_22: stg_285 [1/1] 2.71ns
:23  store i16 %tmp_33_1_i, i16* %featureHist_addr_2, align 2

ST_22: empty_51 [1/1] 0.00ns
:24  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_25_i) nounwind

ST_22: stg_287 [1/1] 0.00ns
:25  br label %._crit_edge.1.i

ST_22: rgb_i_load_8 [1/2] 2.71ns
:14  %rgb_i_load_8 = load i8* %rgb_i_addr_9, align 2

ST_22: tmp_29_2_i [1/1] 0.00ns
:15  %tmp_29_2_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_8, i32 5, i32 7)

ST_22: tmp_34_2_i [1/1] 1.84ns
._crit_edge.2.i:0  %tmp_34_2_i = add i11 %iterator_mid2_i, 9

ST_22: rgb_i_load_9 [1/2] 2.71ns
:4  %rgb_i_load_9 = load i8* %rgb_i_addr_10, align 1

ST_22: tmp_39_i [1/1] 0.00ns
:5  %tmp_39_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_9, i32 5, i32 7)

ST_22: tmp_22_3_i [1/1] 1.84ns
:6  %tmp_22_3_i = add i11 %iterator_mid2_i, 10

ST_22: tmp_23_3_i [1/1] 0.00ns
:7  %tmp_23_3_i = zext i11 %tmp_22_3_i to i64

ST_22: rgb_i_addr_11 [1/1] 0.00ns
:8  %rgb_i_addr_11 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_3_i

ST_22: rgb_i_load_10 [2/2] 2.71ns
:9  %rgb_i_load_10 = load i8* %rgb_i_addr_11, align 2

ST_22: tmp_27_3_i [1/1] 0.00ns
:12  %tmp_27_3_i = zext i11 %tmp_34_2_i to i64

ST_22: rgb_i_addr_12 [1/1] 0.00ns
:13  %rgb_i_addr_12 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_3_i

ST_22: rgb_i_load_11 [2/2] 2.71ns
:14  %rgb_i_load_11 = load i8* %rgb_i_addr_12, align 1


 <State 23>: 4.55ns
ST_23: tmp_30_2_i [1/1] 0.00ns
:11  %tmp_30_2_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_37_i, i3 %tmp_38_i, i3 0)

ST_23: tmp_29_2_cast_i [1/1] 0.00ns
:16  %tmp_29_2_cast_i = zext i3 %tmp_29_2_i to i9

ST_23: tmp_31_2_i [1/1] 1.37ns
:17  %tmp_31_2_i = or i9 %tmp_30_2_i, %tmp_29_2_cast_i

ST_23: tmp_32_2_i [1/1] 0.00ns
:18  %tmp_32_2_i = zext i9 %tmp_31_2_i to i64

ST_23: stg_304 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_2_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_23: featureHist_addr_3 [1/1] 0.00ns
:20  %featureHist_addr_3 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_2_i

ST_23: featureHist_load_2 [2/2] 2.71ns
:21  %featureHist_load_2 = load i16* %featureHist_addr_3, align 2

ST_23: rgb_i_load_10 [1/2] 2.71ns
:9  %rgb_i_load_10 = load i8* %rgb_i_addr_11, align 2

ST_23: tmp_40_i [1/1] 0.00ns
:10  %tmp_40_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_10, i32 5, i32 7)

ST_23: rgb_i_load_11 [1/2] 2.71ns
:14  %rgb_i_load_11 = load i8* %rgb_i_addr_12, align 1

ST_23: tmp_29_3_i [1/1] 0.00ns
:15  %tmp_29_3_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_11, i32 5, i32 7)

ST_23: tmp_17_4_i [1/1] 1.84ns
:1  %tmp_17_4_i = add i11 %iterator_mid2_i, 14

ST_23: tmp_18_4_i [1/1] 0.00ns
:2  %tmp_18_4_i = zext i11 %tmp_17_4_i to i64

ST_23: rgb_i_addr_13 [1/1] 0.00ns
:3  %rgb_i_addr_13 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_4_i

ST_23: rgb_i_load_12 [2/2] 2.71ns
:4  %rgb_i_load_12 = load i8* %rgb_i_addr_13, align 2

ST_23: tmp_22_4_i [1/1] 1.84ns
:6  %tmp_22_4_i = add i11 %iterator_mid2_i, 13

ST_23: tmp_23_4_i [1/1] 0.00ns
:7  %tmp_23_4_i = zext i11 %tmp_22_4_i to i64

ST_23: rgb_i_addr_14 [1/1] 0.00ns
:8  %rgb_i_addr_14 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_4_i

ST_23: rgb_i_load_13 [2/2] 2.71ns
:9  %rgb_i_load_13 = load i8* %rgb_i_addr_14, align 1


 <State 24>: 7.38ns
ST_24: tmp_26_i [1/1] 0.00ns
:0  %tmp_26_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

ST_24: featureHist_load_2 [1/2] 2.71ns
:21  %featureHist_load_2 = load i16* %featureHist_addr_3, align 2

ST_24: tmp_33_2_i [1/1] 1.96ns
:22  %tmp_33_2_i = add i16 %featureHist_load_2, 1

ST_24: stg_322 [1/1] 2.71ns
:23  store i16 %tmp_33_2_i, i16* %featureHist_addr_3, align 2

ST_24: empty_52 [1/1] 0.00ns
:24  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_26_i) nounwind

ST_24: stg_324 [1/1] 0.00ns
:25  br label %._crit_edge.2.i

ST_24: tmp_34_3_i [1/1] 1.84ns
._crit_edge.3.i:0  %tmp_34_3_i = add i11 %iterator_mid2_i, 12

ST_24: rgb_i_load_12 [1/2] 2.71ns
:4  %rgb_i_load_12 = load i8* %rgb_i_addr_13, align 2

ST_24: tmp_41_i [1/1] 0.00ns
:5  %tmp_41_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_12, i32 5, i32 7)

ST_24: rgb_i_load_13 [1/2] 2.71ns
:9  %rgb_i_load_13 = load i8* %rgb_i_addr_14, align 1

ST_24: tmp_42_i [1/1] 0.00ns
:10  %tmp_42_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_13, i32 5, i32 7)

ST_24: tmp_27_4_i [1/1] 0.00ns
:12  %tmp_27_4_i = zext i11 %tmp_34_3_i to i64

ST_24: rgb_i_addr_15 [1/1] 0.00ns
:13  %rgb_i_addr_15 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_4_i

ST_24: rgb_i_load_14 [2/2] 2.71ns
:14  %rgb_i_load_14 = load i8* %rgb_i_addr_15, align 4

ST_24: tmp_17_5_i [1/1] 1.84ns
:1  %tmp_17_5_i = add i11 %iterator_mid2_i, 17

ST_24: tmp_18_5_i [1/1] 0.00ns
:2  %tmp_18_5_i = zext i11 %tmp_17_5_i to i64

ST_24: rgb_i_addr_16 [1/1] 0.00ns
:3  %rgb_i_addr_16 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_5_i

ST_24: rgb_i_load_15 [2/2] 2.71ns
:4  %rgb_i_load_15 = load i8* %rgb_i_addr_16, align 1


 <State 25>: 4.55ns
ST_25: tmp_30_3_i [1/1] 0.00ns
:11  %tmp_30_3_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_39_i, i3 %tmp_40_i, i3 0)

ST_25: tmp_29_3_cast_i [1/1] 0.00ns
:16  %tmp_29_3_cast_i = zext i3 %tmp_29_3_i to i9

ST_25: tmp_31_3_i [1/1] 1.37ns
:17  %tmp_31_3_i = or i9 %tmp_30_3_i, %tmp_29_3_cast_i

ST_25: tmp_32_3_i [1/1] 0.00ns
:18  %tmp_32_3_i = zext i9 %tmp_31_3_i to i64

ST_25: stg_341 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_3_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_25: featureHist_addr_4 [1/1] 0.00ns
:20  %featureHist_addr_4 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_3_i

ST_25: featureHist_load_3 [2/2] 2.71ns
:21  %featureHist_load_3 = load i16* %featureHist_addr_4, align 2

ST_25: rgb_i_load_14 [1/2] 2.71ns
:14  %rgb_i_load_14 = load i8* %rgb_i_addr_15, align 4

ST_25: tmp_29_4_i [1/1] 0.00ns
:15  %tmp_29_4_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_14, i32 5, i32 7)

ST_25: tmp_34_4_i [1/1] 1.84ns
._crit_edge.4.i:0  %tmp_34_4_i = add i11 %iterator_mid2_i, 15

ST_25: rgb_i_load_15 [1/2] 2.71ns
:4  %rgb_i_load_15 = load i8* %rgb_i_addr_16, align 1

ST_25: tmp_43_i [1/1] 0.00ns
:5  %tmp_43_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_15, i32 5, i32 7)

ST_25: tmp_22_5_i [1/1] 1.84ns
:6  %tmp_22_5_i = add i11 %iterator_mid2_i, 16

ST_25: tmp_23_5_i [1/1] 0.00ns
:7  %tmp_23_5_i = zext i11 %tmp_22_5_i to i64

ST_25: rgb_i_addr_17 [1/1] 0.00ns
:8  %rgb_i_addr_17 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_5_i

ST_25: rgb_i_load_16 [2/2] 2.71ns
:9  %rgb_i_load_16 = load i8* %rgb_i_addr_17, align 8

ST_25: tmp_27_5_i [1/1] 0.00ns
:12  %tmp_27_5_i = zext i11 %tmp_34_4_i to i64

ST_25: rgb_i_addr_18 [1/1] 0.00ns
:13  %rgb_i_addr_18 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_5_i

ST_25: rgb_i_load_17 [2/2] 2.71ns
:14  %rgb_i_load_17 = load i8* %rgb_i_addr_18, align 1


 <State 26>: 7.38ns
ST_26: tmp_27_i [1/1] 0.00ns
:0  %tmp_27_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

ST_26: featureHist_load_3 [1/2] 2.71ns
:21  %featureHist_load_3 = load i16* %featureHist_addr_4, align 2

ST_26: tmp_33_3_i [1/1] 1.96ns
:22  %tmp_33_3_i = add i16 %featureHist_load_3, 1

ST_26: stg_359 [1/1] 2.71ns
:23  store i16 %tmp_33_3_i, i16* %featureHist_addr_4, align 2

ST_26: empty_53 [1/1] 0.00ns
:24  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_27_i) nounwind

ST_26: stg_361 [1/1] 0.00ns
:25  br label %._crit_edge.3.i

ST_26: rgb_i_load_16 [1/2] 2.71ns
:9  %rgb_i_load_16 = load i8* %rgb_i_addr_17, align 8

ST_26: tmp_44_i [1/1] 0.00ns
:10  %tmp_44_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_16, i32 5, i32 7)

ST_26: rgb_i_load_17 [1/2] 2.71ns
:14  %rgb_i_load_17 = load i8* %rgb_i_addr_18, align 1

ST_26: tmp_29_5_i [1/1] 0.00ns
:15  %tmp_29_5_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_17, i32 5, i32 7)

ST_26: tmp_17_6_i [1/1] 1.84ns
:1  %tmp_17_6_i = add i11 %iterator_mid2_i, 20

ST_26: tmp_18_6_i [1/1] 0.00ns
:2  %tmp_18_6_i = zext i11 %tmp_17_6_i to i64

ST_26: rgb_i_addr_19 [1/1] 0.00ns
:3  %rgb_i_addr_19 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_6_i

ST_26: rgb_i_load_18 [2/2] 2.71ns
:4  %rgb_i_load_18 = load i8* %rgb_i_addr_19, align 4

ST_26: tmp_22_6_i [1/1] 1.84ns
:6  %tmp_22_6_i = add i11 %iterator_mid2_i, 19

ST_26: tmp_23_6_i [1/1] 0.00ns
:7  %tmp_23_6_i = zext i11 %tmp_22_6_i to i64

ST_26: rgb_i_addr_20 [1/1] 0.00ns
:8  %rgb_i_addr_20 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_6_i

ST_26: rgb_i_load_19 [2/2] 2.71ns
:9  %rgb_i_load_19 = load i8* %rgb_i_addr_20, align 1


 <State 27>: 4.55ns
ST_27: tmp_30_4_i [1/1] 0.00ns
:11  %tmp_30_4_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_41_i, i3 %tmp_42_i, i3 0)

ST_27: tmp_29_4_cast_i [1/1] 0.00ns
:16  %tmp_29_4_cast_i = zext i3 %tmp_29_4_i to i9

ST_27: tmp_31_4_i [1/1] 1.37ns
:17  %tmp_31_4_i = or i9 %tmp_30_4_i, %tmp_29_4_cast_i

ST_27: tmp_32_4_i [1/1] 0.00ns
:18  %tmp_32_4_i = zext i9 %tmp_31_4_i to i64

ST_27: stg_378 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_4_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_27: featureHist_addr_5 [1/1] 0.00ns
:20  %featureHist_addr_5 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_4_i

ST_27: featureHist_load_4 [2/2] 2.71ns
:21  %featureHist_load_4 = load i16* %featureHist_addr_5, align 2

ST_27: tmp_34_5_i [1/1] 1.84ns
._crit_edge.5.i:0  %tmp_34_5_i = add i11 %iterator_mid2_i, 18

ST_27: rgb_i_load_18 [1/2] 2.71ns
:4  %rgb_i_load_18 = load i8* %rgb_i_addr_19, align 4

ST_27: tmp_45_i [1/1] 0.00ns
:5  %tmp_45_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_18, i32 5, i32 7)

ST_27: rgb_i_load_19 [1/2] 2.71ns
:9  %rgb_i_load_19 = load i8* %rgb_i_addr_20, align 1

ST_27: tmp_46_i [1/1] 0.00ns
:10  %tmp_46_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_19, i32 5, i32 7)

ST_27: tmp_27_6_i [1/1] 0.00ns
:12  %tmp_27_6_i = zext i11 %tmp_34_5_i to i64

ST_27: rgb_i_addr_21 [1/1] 0.00ns
:13  %rgb_i_addr_21 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_6_i

ST_27: rgb_i_load_20 [2/2] 2.71ns
:14  %rgb_i_load_20 = load i8* %rgb_i_addr_21, align 2

ST_27: tmp_17_7_i [1/1] 1.84ns
:1  %tmp_17_7_i = add i11 %iterator_mid2_i, 23

ST_27: tmp_18_7_i [1/1] 0.00ns
:2  %tmp_18_7_i = zext i11 %tmp_17_7_i to i64

ST_27: rgb_i_addr_22 [1/1] 0.00ns
:3  %rgb_i_addr_22 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_7_i

ST_27: rgb_i_load_21 [2/2] 2.71ns
:4  %rgb_i_load_21 = load i8* %rgb_i_addr_22, align 1


 <State 28>: 7.38ns
ST_28: tmp_28_i [1/1] 0.00ns
:0  %tmp_28_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

ST_28: featureHist_load_4 [1/2] 2.71ns
:21  %featureHist_load_4 = load i16* %featureHist_addr_5, align 2

ST_28: tmp_33_4_i [1/1] 1.96ns
:22  %tmp_33_4_i = add i16 %featureHist_load_4, 1

ST_28: stg_396 [1/1] 2.71ns
:23  store i16 %tmp_33_4_i, i16* %featureHist_addr_5, align 2

ST_28: empty_54 [1/1] 0.00ns
:24  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_28_i) nounwind

ST_28: stg_398 [1/1] 0.00ns
:25  br label %._crit_edge.4.i

ST_28: rgb_i_load_20 [1/2] 2.71ns
:14  %rgb_i_load_20 = load i8* %rgb_i_addr_21, align 2

ST_28: tmp_29_6_i [1/1] 0.00ns
:15  %tmp_29_6_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_20, i32 5, i32 7)

ST_28: tmp_34_6_i [1/1] 1.84ns
._crit_edge.6.i:0  %tmp_34_6_i = add i11 %iterator_mid2_i, 21

ST_28: rgb_i_load_21 [1/2] 2.71ns
:4  %rgb_i_load_21 = load i8* %rgb_i_addr_22, align 1

ST_28: tmp_47_i [1/1] 0.00ns
:5  %tmp_47_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_21, i32 5, i32 7)

ST_28: tmp_22_7_i [1/1] 1.84ns
:6  %tmp_22_7_i = add i11 %iterator_mid2_i, 22

ST_28: tmp_23_7_i [1/1] 0.00ns
:7  %tmp_23_7_i = zext i11 %tmp_22_7_i to i64

ST_28: rgb_i_addr_23 [1/1] 0.00ns
:8  %rgb_i_addr_23 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_7_i

ST_28: rgb_i_load_22 [2/2] 2.71ns
:9  %rgb_i_load_22 = load i8* %rgb_i_addr_23, align 2

ST_28: tmp_27_7_i [1/1] 0.00ns
:12  %tmp_27_7_i = zext i11 %tmp_34_6_i to i64

ST_28: rgb_i_addr_24 [1/1] 0.00ns
:13  %rgb_i_addr_24 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_7_i

ST_28: rgb_i_load_23 [2/2] 2.71ns
:14  %rgb_i_load_23 = load i8* %rgb_i_addr_24, align 1


 <State 29>: 4.08ns
ST_29: tmp_30_5_i [1/1] 0.00ns
:11  %tmp_30_5_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_43_i, i3 %tmp_44_i, i3 0)

ST_29: tmp_29_5_cast_i [1/1] 0.00ns
:16  %tmp_29_5_cast_i = zext i3 %tmp_29_5_i to i9

ST_29: tmp_31_5_i [1/1] 1.37ns
:17  %tmp_31_5_i = or i9 %tmp_30_5_i, %tmp_29_5_cast_i

ST_29: tmp_32_5_i [1/1] 0.00ns
:18  %tmp_32_5_i = zext i9 %tmp_31_5_i to i64

ST_29: stg_415 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_5_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_29: featureHist_addr_6 [1/1] 0.00ns
:20  %featureHist_addr_6 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_5_i

ST_29: featureHist_load_5 [2/2] 2.71ns
:21  %featureHist_load_5 = load i16* %featureHist_addr_6, align 2

ST_29: rgb_i_load_22 [1/2] 2.71ns
:9  %rgb_i_load_22 = load i8* %rgb_i_addr_23, align 2

ST_29: tmp_48_i [1/1] 0.00ns
:10  %tmp_48_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_22, i32 5, i32 7)

ST_29: rgb_i_load_23 [1/2] 2.71ns
:14  %rgb_i_load_23 = load i8* %rgb_i_addr_24, align 1

ST_29: tmp_29_7_i [1/1] 0.00ns
:15  %tmp_29_7_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_23, i32 5, i32 7)


 <State 30>: 7.38ns
ST_30: tmp_29_i [1/1] 0.00ns
:0  %tmp_29_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

ST_30: featureHist_load_5 [1/2] 2.71ns
:21  %featureHist_load_5 = load i16* %featureHist_addr_6, align 2

ST_30: tmp_33_5_i [1/1] 1.96ns
:22  %tmp_33_5_i = add i16 %featureHist_load_5, 1

ST_30: stg_425 [1/1] 2.71ns
:23  store i16 %tmp_33_5_i, i16* %featureHist_addr_6, align 2

ST_30: empty_55 [1/1] 0.00ns
:24  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_29_i) nounwind

ST_30: stg_427 [1/1] 0.00ns
:25  br label %._crit_edge.5.i


 <State 31>: 4.08ns
ST_31: tmp_30_6_i [1/1] 0.00ns
:11  %tmp_30_6_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_45_i, i3 %tmp_46_i, i3 0)

ST_31: tmp_29_6_cast_i [1/1] 0.00ns
:16  %tmp_29_6_cast_i = zext i3 %tmp_29_6_i to i9

ST_31: tmp_31_6_i [1/1] 1.37ns
:17  %tmp_31_6_i = or i9 %tmp_30_6_i, %tmp_29_6_cast_i

ST_31: tmp_32_6_i [1/1] 0.00ns
:18  %tmp_32_6_i = zext i9 %tmp_31_6_i to i64

ST_31: stg_432 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_6_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_31: featureHist_addr_7 [1/1] 0.00ns
:20  %featureHist_addr_7 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_6_i

ST_31: featureHist_load_6 [2/2] 2.71ns
:21  %featureHist_load_6 = load i16* %featureHist_addr_7, align 2


 <State 32>: 7.38ns
ST_32: tmp_30_i [1/1] 0.00ns
:0  %tmp_30_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

ST_32: featureHist_load_6 [1/2] 2.71ns
:21  %featureHist_load_6 = load i16* %featureHist_addr_7, align 2

ST_32: tmp_33_6_i [1/1] 1.96ns
:22  %tmp_33_6_i = add i16 %featureHist_load_6, 1

ST_32: stg_438 [1/1] 2.71ns
:23  store i16 %tmp_33_6_i, i16* %featureHist_addr_7, align 2

ST_32: empty_56 [1/1] 0.00ns
:24  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_30_i) nounwind

ST_32: stg_440 [1/1] 0.00ns
:25  br label %._crit_edge.6.i


 <State 33>: 4.08ns
ST_33: tmp_30_7_i [1/1] 0.00ns
:11  %tmp_30_7_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_47_i, i3 %tmp_48_i, i3 0)

ST_33: tmp_29_7_cast_i [1/1] 0.00ns
:16  %tmp_29_7_cast_i = zext i3 %tmp_29_7_i to i9

ST_33: tmp_31_7_i [1/1] 1.37ns
:17  %tmp_31_7_i = or i9 %tmp_30_7_i, %tmp_29_7_cast_i

ST_33: tmp_32_7_i [1/1] 0.00ns
:18  %tmp_32_7_i = zext i9 %tmp_31_7_i to i64

ST_33: stg_445 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_7_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_33: featureHist_addr_8 [1/1] 0.00ns
:20  %featureHist_addr_8 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_7_i

ST_33: featureHist_load_7 [2/2] 2.71ns
:21  %featureHist_load_7 = load i16* %featureHist_addr_8, align 2


 <State 34>: 7.38ns
ST_34: tmp_31_i [1/1] 0.00ns
:0  %tmp_31_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

ST_34: featureHist_load_7 [1/2] 2.71ns
:21  %featureHist_load_7 = load i16* %featureHist_addr_8, align 2

ST_34: tmp_33_7_i [1/1] 1.96ns
:22  %tmp_33_7_i = add i16 %featureHist_load_7, 1

ST_34: stg_451 [1/1] 2.71ns
:23  store i16 %tmp_33_7_i, i16* %featureHist_addr_8, align 2

ST_34: empty_57 [1/1] 0.00ns
:24  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_31_i) nounwind

ST_34: stg_453 [1/1] 0.00ns
:25  br label %._crit_edge.7.i



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
