#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Aug 22 10:00:51 2018
# Process ID: 28727
# Current directory: /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_rc_receiver_0_0_synth_1
# Command line: vivado -log pwm_rc_receiver_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pwm_rc_receiver_0_0.tcl
# Log file: /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_rc_receiver_0_0_synth_1/pwm_rc_receiver_0_0.vds
# Journal file: /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_rc_receiver_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source pwm_rc_receiver_0_0.tcl -notrace
Command: synth_design -top pwm_rc_receiver_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28920 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1256.328 ; gain = 81.996 ; free physical = 1388 ; free virtual = 11616
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pwm_rc_receiver_0_0' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_rc_receiver_0_0/synth/pwm_rc_receiver_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'rc_receiver' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
	Parameter C_S_AXI_IN_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_IN_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_NORM_OUT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_NORM_OUT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_NORM_OUT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_NORM_OUT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_NORM_OUT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_NORM_OUT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_NORM_OUT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_NORM_OUT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_NORM_OUT_TARGET_ADDR bound to: 1073795088 - type: integer 
	Parameter C_M_AXI_NORM_OUT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_NORM_OUT_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_NORM_OUT_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_IN_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_NORM_OUT_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:175]
INFO: [Synth 8-638] synthesizing module 'rc_receiver_in_s_axi' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_in_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_in_s_axi.v:189]
INFO: [Synth 8-256] done synthesizing module 'rc_receiver_in_s_axi' (1#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_in_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'rc_receiver_norm_out_m_axi' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 1073795088 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rc_receiver_norm_out_m_axi_throttl' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:689]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rc_receiver_norm_out_m_axi_throttl' (2#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:689]
INFO: [Synth 8-638] synthesizing module 'rc_receiver_norm_out_m_axi_write' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:1536]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 1073795088 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 1073795088 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'rc_receiver_norm_out_m_axi_fifo' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:399]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rc_receiver_norm_out_m_axi_fifo' (3#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'rc_receiver_norm_out_m_axi_reg_slice' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:295]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'rc_receiver_norm_out_m_axi_reg_slice' (4#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:295]
INFO: [Synth 8-638] synthesizing module 'rc_receiver_norm_out_m_axi_fifo__parameterized0' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:399]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rc_receiver_norm_out_m_axi_fifo__parameterized0' (4#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'rc_receiver_norm_out_m_axi_buffer' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rc_receiver_norm_out_m_axi_buffer' (5#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'rc_receiver_norm_out_m_axi_fifo__parameterized1' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rc_receiver_norm_out_m_axi_fifo__parameterized1' (5#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'rc_receiver_norm_out_m_axi_fifo__parameterized2' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rc_receiver_norm_out_m_axi_fifo__parameterized2' (5#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:399]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:1903]
INFO: [Synth 8-256] done synthesizing module 'rc_receiver_norm_out_m_axi_write' (6#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:1536]
INFO: [Synth 8-638] synthesizing module 'rc_receiver_norm_out_m_axi_read' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:741]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 1073795088 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 1073795088 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'rc_receiver_norm_out_m_axi_buffer__parameterized0' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rc_receiver_norm_out_m_axi_buffer__parameterized0' (6#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'rc_receiver_norm_out_m_axi_reg_slice__parameterized0' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:295]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'rc_receiver_norm_out_m_axi_reg_slice__parameterized0' (6#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:295]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:1088]
INFO: [Synth 8-256] done synthesizing module 'rc_receiver_norm_out_m_axi_read' (7#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:741]
INFO: [Synth 8-256] done synthesizing module 'rc_receiver_norm_out_m_axi' (8#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:805]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:881]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:883]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:885]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:887]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:889]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:891]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:897]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:901]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:903]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:1013]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:1015]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:1017]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:1019]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:1021]
INFO: [Synth 8-256] done synthesizing module 'rc_receiver' (9#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver.v:12]
INFO: [Synth 8-256] done synthesizing module 'pwm_rc_receiver_0_0' (10#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_rc_receiver_0_0/synth/pwm_rc_receiver_0_0.v:56]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design rc_receiver_in_s_axi has unconnected port WSTRB[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1304.859 ; gain = 130.527 ; free physical = 1301 ; free virtual = 11530
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1304.859 ; gain = 130.527 ; free physical = 1275 ; free virtual = 11504
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_rc_receiver_0_0/constraints/rc_receiver_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_rc_receiver_0_0/constraints/rc_receiver_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_rc_receiver_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_rc_receiver_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1658.883 ; gain = 0.000 ; free physical = 560 ; free virtual = 10795
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1658.883 ; gain = 484.551 ; free physical = 603 ; free virtual = 10840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1658.883 ; gain = 484.551 ; free physical = 603 ; free virtual = 10840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_rc_receiver_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1658.883 ; gain = 484.551 ; free physical = 605 ; free virtual = 10841
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'rc_receiver_in_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:487]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:2119]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:1161]
INFO: [Synth 8-5544] ROM "p_write_to_1_3_fu_602_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_write_to_1_1_fu_567_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'rc_receiver_in_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:14 . Memory (MB): peak = 1658.883 ; gain = 484.551 ; free physical = 587 ; free virtual = 10819
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 14    
	   2 Input     20 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               64 Bit    Registers := 6     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 25    
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 81    
+---RAMs : 
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     20 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 26    
	   5 Input      2 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rc_receiver_in_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rc_receiver_norm_out_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rc_receiver_norm_out_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rc_receiver_norm_out_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module rc_receiver_norm_out_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rc_receiver_norm_out_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rc_receiver_norm_out_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rc_receiver_norm_out_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rc_receiver_norm_out_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module rc_receiver_norm_out_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rc_receiver_norm_out_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module rc_receiver_norm_out_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module rc_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:437]
WARNING: [Synth 8-6014] Unused sequential element wreq_throttl/throttl_cnt_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/usedw_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element bus_write/fifo_resp/pout_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element bus_write/could_multi_bursts.loop_cnt_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_write/bus_equal_gen.len_cnt_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:2119]
WARNING: [Synth 8-6014] Unused sequential element bus_read/buff_rdata/usedw_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/pout_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element bus_read/could_multi_bursts.loop_cnt_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/7c09/hdl/verilog/rc_receiver_norm_out_m_axi.v:1161]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port BID[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port RID[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWCACHE[3]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWCACHE[2]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWCACHE[1]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWCACHE[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWPROT[2]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWPROT[1]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWPROT[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_AWUSER[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_WUSER[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design rc_receiver_norm_out_m_axi has unconnected port I_ARBURST[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[0]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[30]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[31]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[5]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[6]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[7]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[8]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[9]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[10]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[11]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[12]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[13]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[14]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[15]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[16]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[17]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[18]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[19]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[20]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[21]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[22]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[23]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[24]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[25]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[26]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[27]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[4]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[5]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[6]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[8]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[9]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[10]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[11]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[12]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[13]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[14]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[15]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[16]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[17]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[18]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[19]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[20]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[21]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[22]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[23]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[24]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[25]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[26]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[27]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[28]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[29]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_in_s_axi_U/rdata_reg[30]' (FDE) to 'inst/rc_receiver_in_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_in_s_axi_U/rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p1_reg[63]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p1_reg[61]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p1_reg[62]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p1_reg[60]' (FDE) to 'inst/rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p1_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p1_reg[29] )
WARNING: [Synth 8-3332] Sequential element (rc_receiver_in_s_axi_U/rdata_reg[31]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/buff_rdata/waddr_reg[7]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/buff_rdata/waddr_reg[6]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/buff_rdata/waddr_reg[5]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/buff_rdata/waddr_reg[4]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/buff_rdata/waddr_reg[3]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/buff_rdata/waddr_reg[2]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/buff_rdata/waddr_reg[1]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/buff_rdata/waddr_reg[0]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/rs_wreq/data_p1_reg[29]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/align_len_reg[1]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/align_len_reg[0]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/start_addr_reg[1]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/end_addr_buf_reg[1]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/end_addr_buf_reg[0]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/start_addr_buf_reg[1]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/start_addr_buf_reg[0]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/bresp_tmp_reg[1]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_write/bresp_tmp_reg[0]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/fifo_rreq/full_n_reg) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/state_reg[1]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/state_reg[0]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/s_ready_t_reg) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[31]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[30]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[28]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[27]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[26]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[25]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[24]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[23]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[22]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[21]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[20]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[19]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[18]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[17]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[16]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[15]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[14]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[13]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[12]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[11]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[10]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[9]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[8]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[7]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[6]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[5]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[4]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[3]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[2]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[1]) is unused and will be removed from module rc_receiver.
WARNING: [Synth 8-3332] Sequential element (rc_receiver_norm_out_m_axi_U/bus_read/rs_rreq/data_p2_reg[0]) is unused and will be removed from module rc_receiver.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_write/fifo_wreq/q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rc_receiver_norm_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:21 . Memory (MB): peak = 1658.883 ; gain = 484.551 ; free physical = 486 ; free virtual = 10713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|rc_receiver_norm_out_m_axi_buffer: | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:37 . Memory (MB): peak = 1658.883 ; gain = 484.551 ; free physical = 1175 ; free virtual = 11402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:40 . Memory (MB): peak = 1679.680 ; gain = 505.348 ; free physical = 1069 ; free virtual = 11303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|rc_receiver_norm_out_m_axi_buffer: | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:41 . Memory (MB): peak = 1700.711 ; gain = 526.379 ; free physical = 1013 ; free virtual = 11252
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:42 . Memory (MB): peak = 1700.711 ; gain = 526.379 ; free physical = 864 ; free virtual = 11103
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:42 . Memory (MB): peak = 1700.711 ; gain = 526.379 ; free physical = 945 ; free virtual = 11179
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:43 . Memory (MB): peak = 1700.711 ; gain = 526.379 ; free physical = 935 ; free virtual = 11168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:43 . Memory (MB): peak = 1700.711 ; gain = 526.379 ; free physical = 929 ; free virtual = 11162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:43 . Memory (MB): peak = 1700.711 ; gain = 526.379 ; free physical = 917 ; free virtual = 11150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:43 . Memory (MB): peak = 1700.711 ; gain = 526.379 ; free physical = 916 ; free virtual = 11149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|rc_receiver | ap_reg_pp0_iter7_p_should_write_1_4_reg_749_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    79|
|2     |LUT1     |    14|
|3     |LUT2     |    95|
|4     |LUT3     |   129|
|5     |LUT4     |    87|
|6     |LUT5     |   219|
|7     |LUT6     |   156|
|8     |RAMB18E1 |     1|
|9     |SRL16E   |    11|
|10    |FDRE     |   726|
|11    |FDSE     |     4|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------------------------------+------+
|      |Instance                           |Module                                               |Cells |
+------+-----------------------------------+-----------------------------------------------------+------+
|1     |top                                |                                                     |  1521|
|2     |  inst                             |rc_receiver                                          |  1521|
|3     |    rc_receiver_in_s_axi_U         |rc_receiver_in_s_axi                                 |    61|
|4     |    rc_receiver_norm_out_m_axi_U   |rc_receiver_norm_out_m_axi                           |   737|
|5     |      bus_read                     |rc_receiver_norm_out_m_axi_read                      |    37|
|6     |        buff_rdata                 |rc_receiver_norm_out_m_axi_buffer__parameterized0    |    30|
|7     |        rs_rdata                   |rc_receiver_norm_out_m_axi_reg_slice__parameterized0 |     6|
|8     |      bus_write                    |rc_receiver_norm_out_m_axi_write                     |   676|
|9     |        buff_wdata                 |rc_receiver_norm_out_m_axi_buffer                    |   184|
|10    |        \bus_equal_gen.fifo_burst  |rc_receiver_norm_out_m_axi_fifo                      |    53|
|11    |        fifo_resp                  |rc_receiver_norm_out_m_axi_fifo__parameterized1      |    26|
|12    |        fifo_resp_to_user          |rc_receiver_norm_out_m_axi_fifo__parameterized2      |    27|
|13    |        fifo_wreq                  |rc_receiver_norm_out_m_axi_fifo__parameterized0      |    54|
|14    |        rs_wreq                    |rc_receiver_norm_out_m_axi_reg_slice                 |    19|
|15    |      wreq_throttl                 |rc_receiver_norm_out_m_axi_throttl                   |    20|
+------+-----------------------------------+-----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:43 . Memory (MB): peak = 1700.711 ; gain = 526.379 ; free physical = 916 ; free virtual = 11149
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 842 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 1700.711 ; gain = 172.355 ; free physical = 988 ; free virtual = 11221
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:43 . Memory (MB): peak = 1700.719 ; gain = 526.379 ; free physical = 988 ; free virtual = 11221
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
231 Infos, 270 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:45 . Memory (MB): peak = 1700.719 ; gain = 539.762 ; free physical = 1005 ; free virtual = 11239
INFO: [Common 17-1381] The checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_rc_receiver_0_0_synth_1/pwm_rc_receiver_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_rc_receiver_0_0/pwm_rc_receiver_0_0.xci
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_rc_receiver_0_0_synth_1/pwm_rc_receiver_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pwm_rc_receiver_0_0_utilization_synth.rpt -pb pwm_rc_receiver_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1724.723 ; gain = 0.000 ; free physical = 910 ; free virtual = 11146
INFO: [Common 17-206] Exiting Vivado at Wed Aug 22 10:02:57 2018...
