{
  "name": "mor1kx",
  "owner": "openrisc",
  "created_at": "2012-08-21T08:45:53Z",
  "updated_at": "2025-01-13T20:12:31Z",
  "pushed_at": "2024-10-13T06:41:37Z",
  "size": 2884,
  "stars": 510,
  "forks": 146,
  "open_issues": 35,
  "watchers": 510,
  "has_security_policy": false,
  "default_branch": "master",
  "protected_branches": [],
  "languages": {
    "Verilog": 958385,
    "SystemVerilog": 2133,
    "Makefile": 1068
  },
  "commit_activity": {
    "total_commits_last_year": 0,
    "avg_commits_per_week": 0,
    "days_active_last_year": 0
  },
  "security_features": {
    "has_security_policy": false,
    "has_protected_branches": false,
    "has_wiki": true,
    "has_issues": true,
    "allow_forking": true,
    "is_template": false,
    "license": "other"
  },
  "collected_at": "2025-01-14T15:56:19.087754"
}