verilog xil_defaultlib --include "/home/francesco/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog" --include "../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ip/design_1_run_0_1/drivers/run_v1_0/src" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ipshared/495a/hdl/scheduler_v1_0_M_AXI.v" \
"../../../bd/design_1/ipshared/495a/hdl/scheduler_v1_0_S_AXI.v" \
"../../../bd/design_1/ipshared/495a/hdl/scheduler_v1_0.v" \
"../../../bd/design_1/ip/design_1_scheduler_0_1/sim/design_1_scheduler_0_1.v" \
"../../../bd/design_1/ip/design_1_scheduler_0_0/sim/design_1_scheduler_0_0.v" \
"../../../bd/design_1/ip/design_1_scheduler_0_2/sim/design_1_scheduler_0_2.v" \
"../../../bd/design_1/ipshared/d53d/src/MajorityVoter.v" \
"../../../bd/design_1/ipshared/d53d/hdl/aximvoter_v1_0.v" \
"../../../bd/design_1/ip/design_1_aximvoter_0_1/sim/design_1_aximvoter_0_1.v" \
"../../../bd/design_1/ipshared/3c94/hdl/axisvoter_v1_0.v" \
"../../../bd/design_1/ip/design_1_axisvoter_0_5/sim/design_1_axisvoter_0_5.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_control_s_axi.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_fcmp_32ns_32ns_1_2_no_dsp_1.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_fifo_w1_d2_S.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_fifo_w4_d4_S.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_fifo_w6_d2_S.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_fifo_w8_d2_S.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_fifo_w8_d3_S.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_fifo_w16_d4_S.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_fifo_w32_d2_S.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_fifo_w32_d3_S.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_flow_control_loop_pipe_sequential_init.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_gmem_m_axi.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_hls_deadlock_detection_unit.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_mul_64ns_66ns_81_1_1.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_mul_64ns_66ns_129_1_1.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_mux_21_32_1_1.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_mux_84_32_1_1.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_n_regions_V_RAM_AUTO_1R1W.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_read_train.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_regions_RAM_AUTO_1R1W.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_run_test.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_run_test_Pipeline_is_valid_label2.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_run_test_Pipeline_VITIS_LOOP_72_1.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_runTestAfterInit.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_runTestAfterInit_Block_entry79_proc.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_writeOutcome.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run_writeOutcome_Pipeline_1.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/verilog/run.v" \
"../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ab5d/hdl/ip/run_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v" \
"../../../bd/design_1/ip/design_1_run_0_1/sim/design_1_run_0_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2_1/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_us_0_1/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_s00_mmu_0/sim/design_1_s00_mmu_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
