<?xml version="1.0" encoding="utf-8"?>
<AdditionalInfo>
  <CTypeInfo>
      <RtlPort>
        <name>cmd_start</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>inp_vec_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>inp_vec_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>inp_vec_q0</name>
        <type>Floating-point</type>
        <fractionWidth>24</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>output_vec_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>output_vec_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>output_vec_d0</name>
        <type>Floating-point</type>
        <fractionWidth>24</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>output_vec_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>slot_arr_row_len_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>slot_arr_row_len_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>slot_arr_row_len_q0</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>slot_data_arr_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>slot_data_arr_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>slot_data_arr_q0</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
  </CTypeInfo>
  <DesignConstraint>
    <clk_period>12</clk_period>
  </DesignConstraint>
  <Machine>64</Machine>
  <modelParameters>
    <combinational>0</combinational>
    <latency>25</latency>
    <II>x</II>
  </modelParameters>
</AdditionalInfo>
