GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\src\fsm.v'
Analyzing Verilog file 'C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\src\keypad.v'
Analyzing Verilog file 'C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\src\rom_heroe.v'
Analyzing Verilog file 'C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\src\rom_letras.v'
Analyzing Verilog file 'C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\src\rom_obstaculos.v'
Analyzing Verilog file 'C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\src\top.v'
Compiling module 'top'("C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\src\top.v":1)
Compiling module 'fsm'("C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\src\fsm.v":1)
WARN  (EX2420) : Latch inferred for net 'conmutacion'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\src\fsm.v":119)
Compiling module 'keypad'("C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\src\keypad.v":1)
WARN  (EX1998) : Net 'W_or_L[1]' does not have a driver("C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\src\top.v":19)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "estado[2]" of module "fsm" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\src\fsm.v":7)
WARN  (EX0211) : The output port "estado[1]" of module "fsm" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\src\fsm.v":7)
WARN  (EX0211) : The output port "estado[0]" of module "fsm" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\src\fsm.v":7)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input columna is unused("C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\src\top.v":3)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "fsm" instantiated to "fsm" is swept in optimizing("C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\src\top.v":30)
[95%] Generate netlist file "C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\impl\gwsynthesis\heroe.vg" completed
[100%] Generate report file "C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\impl\gwsynthesis\heroe_syn.rpt.html" completed
GowinSynthesis finish
