Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Jul 23 11:27:50 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_MAC_Array_Test_timing_summary_routed.rpt -pb top_MAC_Array_Test_timing_summary_routed.pb -rpx top_MAC_Array_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_MAC_Array_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      46          
TIMING-16  Warning   Large setup violation          456         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.173     -852.502                    657                 2342        0.054        0.000                      0                 2342        0.702        0.000                       0                  1521  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.429}        2.857           350.017         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.173     -852.502                    657                 2342        0.054        0.000                      0                 2342        0.702        0.000                       0                  1521  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          657  Failing Endpoints,  Worst Slack       -3.173ns,  Total Violation     -852.502ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.173ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 3.353ns (55.596%)  route 2.678ns (44.404%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.883 - 2.857 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.725     5.328    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.991     6.775    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.899 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.899    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.431    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.546    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.660    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.774    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.165     9.053    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.177 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.520     9.697    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.223 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.452    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.680    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.794 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.022    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.359 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.359    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]_i_1_n_7
    SLICE_X5Y56          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.603     7.883    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/C
                         clock pessimism              0.276     8.159    
                         clock uncertainty           -0.035     8.123    
    SLICE_X5Y56          FDCE (Setup_fdce_C_D)        0.062     8.185    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                 -3.173    

Slack (VIOLATED) :        -3.170ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 3.350ns (55.574%)  route 2.678ns (44.426%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.883 - 2.857 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.725     5.328    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.991     6.775    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.899 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.899    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.431    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.546    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.660    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.774    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.165     9.053    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.177 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.520     9.697    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.223 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.452    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.680    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.794 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.022    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.356 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.356    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_6
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.603     7.883    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/C
                         clock pessimism              0.276     8.159    
                         clock uncertainty           -0.035     8.123    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     8.185    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                         -11.356    
  -------------------------------------------------------------------
                         slack                                 -3.170    

Slack (VIOLATED) :        -3.149ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 3.329ns (55.419%)  route 2.678ns (44.581%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.883 - 2.857 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.725     5.328    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.991     6.775    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.899 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.899    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.431    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.546    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.660    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.774    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.165     9.053    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.177 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.520     9.697    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.223 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.452    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.680    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.794 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.022    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.335 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.335    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_4
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.603     7.883    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/C
                         clock pessimism              0.276     8.159    
                         clock uncertainty           -0.035     8.123    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     8.185    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                         -11.335    
  -------------------------------------------------------------------
                         slack                                 -3.149    

Slack (VIOLATED) :        -3.075ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 3.255ns (54.863%)  route 2.678ns (45.137%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.883 - 2.857 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.725     5.328    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.991     6.775    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.899 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.899    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.431    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.546    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.660    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.774    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.165     9.053    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.177 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.520     9.697    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.223 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.452    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.680    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.794 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.022    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.261 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.261    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_5
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.603     7.883    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/C
                         clock pessimism              0.276     8.159    
                         clock uncertainty           -0.035     8.123    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     8.185    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                 -3.075    

Slack (VIOLATED) :        -3.059ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 3.239ns (54.741%)  route 2.678ns (45.259%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.883 - 2.857 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.725     5.328    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.991     6.775    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.899 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.899    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.431    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.546    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.660    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.774    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.165     9.053    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.177 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.520     9.697    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.223 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.452    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.680    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.794 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.022    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.245 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.245    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_7
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.603     7.883    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/C
                         clock pessimism              0.276     8.159    
                         clock uncertainty           -0.035     8.123    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     8.185    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                 -3.059    

Slack (VIOLATED) :        -3.056ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 3.236ns (54.718%)  route 2.678ns (45.282%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.883 - 2.857 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.725     5.328    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.991     6.775    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.899 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.899    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.431    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.546    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.660    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.774    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.165     9.053    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.177 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.520     9.697    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.223 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.452    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.680    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.794 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.242 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.242    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_6
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.603     7.883    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]/C
                         clock pessimism              0.276     8.159    
                         clock uncertainty           -0.035     8.123    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     8.185    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                         -11.242    
  -------------------------------------------------------------------
                         slack                                 -3.056    

Slack (VIOLATED) :        -3.035ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 3.215ns (54.556%)  route 2.678ns (45.444%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.883 - 2.857 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.725     5.328    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.991     6.775    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.899 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.899    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.431    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.546    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.660    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.774    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.165     9.053    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.177 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.520     9.697    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.223 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.452    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.680    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.794 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.221 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.221    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_4
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.603     7.883    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]/C
                         clock pessimism              0.276     8.159    
                         clock uncertainty           -0.035     8.123    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     8.185    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                 -3.035    

Slack (VIOLATED) :        -2.961ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 3.141ns (53.978%)  route 2.678ns (46.022%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.883 - 2.857 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.725     5.328    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.991     6.775    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.899 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.899    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.431    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.546    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.660    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.774    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.165     9.053    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.177 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.520     9.697    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.223 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.452    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.680    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.794 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.147 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.147    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_5
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.603     7.883    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]/C
                         clock pessimism              0.276     8.159    
                         clock uncertainty           -0.035     8.123    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     8.185    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                         -11.147    
  -------------------------------------------------------------------
                         slack                                 -2.961    

Slack (VIOLATED) :        -2.945ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 3.125ns (53.852%)  route 2.678ns (46.148%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.883 - 2.857 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.725     5.328    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.991     6.775    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.899 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.899    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.431    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.546    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.660    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.774    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.165     9.053    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.177 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.520     9.697    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.223 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.452    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.680    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.794 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.131 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.131    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_7
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.603     7.883    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[32]/C
                         clock pessimism              0.276     8.159    
                         clock uncertainty           -0.035     8.123    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     8.185    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[32]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                 -2.945    

Slack (VIOLATED) :        -2.942ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (sys_clk_pin rise@2.857ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 3.122ns (53.828%)  route 2.678ns (46.172%))
  Logic Levels:           14  (CARRY4=12 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.883 - 2.857 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.725     5.328    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[0]/Q
                         net (fo=4, routed)           0.991     6.775    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.899 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46/O
                         net (fo=1, routed)           0.000     6.899    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_46_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.431    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.001     7.546    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.660    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.774    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.165     9.053    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.177 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2/O
                         net (fo=1, routed)           0.520     9.697    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[7]_i_5__2_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.223 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.452    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.680    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.794 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.128 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.128    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_6
    SLICE_X5Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.857     2.857 r  
    E3                                                0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.268 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.188    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.279 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.603     7.883    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]/C
                         clock pessimism              0.276     8.159    
                         clock uncertainty           -0.035     8.123    
    SLICE_X5Y53          FDCE (Setup_fdce_C_D)        0.062     8.185    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                 -2.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.259%)  route 0.178ns (55.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.638     1.558    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X36Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  MAC_GEN[3].MAC_INST/reg_acc_reg[7]/Q
                         net (fo=2, routed)           0.178     1.877    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[7]
    SLICE_X35Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.842     2.007    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X35Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[7]/C
                         clock pessimism             -0.250     1.756    
    SLICE_X35Y51         FDCE (Hold_fdce_C_D)         0.066     1.822    MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/aligned_y_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.256ns (51.232%)  route 0.244ns (48.768%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.568     1.487    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/aligned_y_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  MAC_GEN[3].MAC_INST/add_inst/aligned_y_1_reg[0]/Q
                         net (fo=1, routed)           0.244     1.872    MAC_GEN[3].MAC_INST/add_inst/aligned_y_1[0]
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.917 r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2[3]_i_5__2/O
                         net (fo=1, routed)           0.000     1.917    MAC_GEN[3].MAC_INST/add_inst/r_mant_2[3]_i_5__2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.987 r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[3]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.987    MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[3]_i_1__2_n_7
    SLICE_X43Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.910     2.075    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[0]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X43Y49         FDCE (Hold_fdce_C_D)         0.105     1.929    MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/aligned_y_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.292ns (54.509%)  route 0.244ns (45.491%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.568     1.487    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/aligned_y_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  MAC_GEN[3].MAC_INST/add_inst/aligned_y_1_reg[0]/Q
                         net (fo=1, routed)           0.244     1.872    MAC_GEN[3].MAC_INST/add_inst/aligned_y_1[0]
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.917 r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2[3]_i_5__2/O
                         net (fo=1, routed)           0.000     1.917    MAC_GEN[3].MAC_INST/add_inst/r_mant_2[3]_i_5__2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.023 r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[3]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.023    MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[3]_i_1__2_n_6
    SLICE_X43Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.910     2.075    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[1]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X43Y49         FDCE (Hold_fdce_C_D)         0.105     1.929    MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/r_mant_3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.603%)  route 0.231ns (55.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.635     1.555    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[3]/Q
                         net (fo=7, routed)           0.231     1.927    MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg_n_0_[3]
    SLICE_X46Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.972 r  MAC_GEN[3].MAC_INST/add_inst/r_mant_3[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.972    MAC_GEN[3].MAC_INST/add_inst/r_mant_3[3]_i_1__2_n_0
    SLICE_X46Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/r_mant_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.838     2.003    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X46Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/r_mant_3_reg[3]/C
                         clock pessimism             -0.250     1.752    
    SLICE_X46Y51         FDCE (Hold_fdce_C_D)         0.121     1.873    MAC_GEN[3].MAC_INST/add_inst/r_mant_3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.777%)  route 0.359ns (63.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.567     1.486    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X46Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg/Q
                         net (fo=26, routed)          0.359     2.010    MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.055 r  MAC_GEN[3].MAC_INST/add_inst/final_exp[4]_i_2__2/O
                         net (fo=1, routed)           0.000     2.055    MAC_GEN[3].MAC_INST/add_inst/final_exp[4]_i_2__2_n_0
    SLICE_X46Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.908     2.073    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X46Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[4]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X46Y49         FDCE (Hold_fdce_C_D)         0.121     1.943    MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.456%)  route 0.364ns (63.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.567     1.486    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X46Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg/Q
                         net (fo=26, routed)          0.364     2.015    MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.060 r  MAC_GEN[3].MAC_INST/add_inst/final_exp[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.060    MAC_GEN[3].MAC_INST/add_inst/final_exp[1]_i_1__2_n_0
    SLICE_X46Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.908     2.073    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X46Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[1]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X46Y49         FDCE (Hold_fdce_C_D)         0.120     1.942    MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.712%)  route 0.345ns (62.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.567     1.486    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X46Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg/Q
                         net (fo=26, routed)          0.345     1.996    MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.041 r  MAC_GEN[3].MAC_INST/add_inst/final_mant[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.041    MAC_GEN[3].MAC_INST/add_inst/final_mant[0]_i_1__2_n_0
    SLICE_X48Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.908     2.073    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X48Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[0]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X48Y49         FDCE (Hold_fdce_C_D)         0.092     1.914    MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.712%)  route 0.345ns (62.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.567     1.486    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X46Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg/Q
                         net (fo=26, routed)          0.345     1.996    MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.041 r  MAC_GEN[3].MAC_INST/add_inst/final_mant[5]_i_1__2/O
                         net (fo=1, routed)           0.000     2.041    MAC_GEN[3].MAC_INST/add_inst/final_mant[5]_i_1__2_n_0
    SLICE_X48Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.908     2.073    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X48Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[5]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X48Y49         FDCE (Hold_fdce_C_D)         0.092     1.914    MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/mult_inst/start_stage1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            sticky_bit_reg_i_2__2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.490%)  route 0.232ns (55.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.642     1.562    MAC_GEN[3].MAC_INST/mult_inst/clk_IBUF_BUFG
    SLICE_X15Y47         FDCE                                         r  MAC_GEN[3].MAC_INST/mult_inst/start_stage1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  MAC_GEN[3].MAC_INST/mult_inst/start_stage1_reg/Q
                         net (fo=5, routed)           0.232     1.935    MAC_GEN[3].MAC_INST/mult_inst/start_stage1_reg_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.980 r  MAC_GEN[3].MAC_INST/mult_inst/sticky_bit_i_3/O
                         net (fo=1, routed)           0.000     1.980    MAC_GEN[3].MAC_INST_n_1
    SLICE_X15Y50         FDCE                                         r  sticky_bit_reg_i_2__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.847     2.012    clk_IBUF_BUFG
    SLICE_X15Y50         FDCE                                         r  sticky_bit_reg_i_2__2/C
                         clock pessimism             -0.250     1.761    
    SLICE_X15Y50         FDCE (Hold_fdce_C_D)         0.091     1.852    sticky_bit_reg_i_2__2
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.209ns (37.644%)  route 0.346ns (62.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.567     1.486    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X46Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg/Q
                         net (fo=26, routed)          0.346     1.997    MAC_GEN[3].MAC_INST/add_inst/stage5a_valid_reg_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.042 r  MAC_GEN[3].MAC_INST/add_inst/final_mant[2]_i_1__2/O
                         net (fo=1, routed)           0.000     2.042    MAC_GEN[3].MAC_INST/add_inst/final_mant[2]_i_1__2_n_0
    SLICE_X49Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.908     2.073    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X49Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[2]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X49Y49         FDCE (Hold_fdce_C_D)         0.091     1.913    MAC_GEN[3].MAC_INST/add_inst/final_mant_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         2.857       0.702      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.857       0.703      DSP48_X0Y14     MAC_GEN[0].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.857       0.703      DSP48_X1Y12     MAC_GEN[1].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.857       0.703      DSP48_X0Y12     MAC_GEN[2].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.857       0.703      DSP48_X0Y18     MAC_GEN[3].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         2.857       1.857      SLICE_X14Y35    InAs_reg[0][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         2.857       1.857      SLICE_X10Y37    InAs_reg[0][10]/C
Min Period        n/a     FDRE/C       n/a            1.000         2.857       1.857      SLICE_X10Y37    InAs_reg[0][11]/C
Min Period        n/a     FDRE/C       n/a            1.000         2.857       1.857      SLICE_X11Y36    InAs_reg[0][12]/C
Min Period        n/a     FDRE/C       n/a            1.000         2.857       1.857      SLICE_X12Y39    InAs_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.428       0.928      SLICE_X14Y35    InAs_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.428       0.928      SLICE_X14Y35    InAs_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.428       0.928      SLICE_X10Y37    InAs_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.428       0.928      SLICE_X10Y37    InAs_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.428       0.928      SLICE_X10Y37    InAs_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.428       0.928      SLICE_X10Y37    InAs_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.428       0.928      SLICE_X11Y36    InAs_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.428       0.928      SLICE_X11Y36    InAs_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.428       0.928      SLICE_X12Y39    InAs_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.428       0.928      SLICE_X12Y39    InAs_reg[0][13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.429       0.929      SLICE_X14Y35    InAs_reg[0][0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.429       0.929      SLICE_X14Y35    InAs_reg[0][0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.429       0.929      SLICE_X10Y37    InAs_reg[0][10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.429       0.929      SLICE_X10Y37    InAs_reg[0][10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.429       0.929      SLICE_X10Y37    InAs_reg[0][11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.429       0.929      SLICE_X10Y37    InAs_reg[0][11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.429       0.929      SLICE_X11Y36    InAs_reg[0][12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.429       0.929      SLICE_X11Y36    InAs_reg[0][12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.429       0.929      SLICE_X12Y39    InAs_reg[0][13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.429       0.929      SLICE_X12Y39    InAs_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.930ns  (logic 5.266ns (35.269%)  route 9.665ns (64.731%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.445     5.942    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X38Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.066 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.356     7.422    MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.546 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.864    11.410    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    14.930 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.930    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.907ns  (logic 5.297ns (38.090%)  route 8.610ns (61.910%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.582     6.080    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.204 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           1.120     7.324    MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_2_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.448 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.908    10.355    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    13.907 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.907    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.887ns  (logic 5.281ns (38.026%)  route 8.606ns (61.974%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.950     5.447    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y45         LUT4 (Prop_lut4_I1_O)        0.124     5.571 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.999     6.570    MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_2_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.694 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.658    10.352    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    13.887 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.887    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.826ns  (logic 5.298ns (38.318%)  route 8.528ns (61.682%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.791     5.288    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.412 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.999     6.411    MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2_n_0
    SLICE_X22Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.535 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.739    10.274    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.826 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.826    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.663ns  (logic 5.300ns (38.792%)  route 8.363ns (61.208%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.616     6.114    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X38Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.238 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.812     7.050    MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_2_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.174 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.934    10.108    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    13.663 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.663    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.663ns  (logic 5.297ns (38.770%)  route 8.366ns (61.230%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.420     5.917    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.041 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.358     7.399    MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_2_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.523 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.588    10.111    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    13.663 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.663    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.630ns  (logic 5.297ns (38.865%)  route 8.332ns (61.135%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.947     5.444    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y45         LUT4 (Prop_lut4_I1_O)        0.124     5.568 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.830     6.398    MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_2_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.522 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.556    10.078    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    13.630 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.630    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.550ns  (logic 5.316ns (39.230%)  route 8.234ns (60.770%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.365     5.862    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.986 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           1.338     7.324    MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_3_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.448 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.532     9.980    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    13.550 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.550    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.393ns  (logic 5.300ns (39.571%)  route 8.093ns (60.429%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.250     5.748    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.124     5.872 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.914     6.786    MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_2_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.910 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.929     9.838    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    13.393 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.393    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.369ns  (logic 5.296ns (39.613%)  route 8.073ns (60.387%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.788     5.285    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.409 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.147     6.556    MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_2_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.680 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.138     9.819    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    13.369 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.369    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.195ns  (logic 1.576ns (49.336%)  route 1.619ns (50.664%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  switches_IBUF[3]_inst/O
                         net (fo=17, routed)          0.941     1.202    MAC_GEN[0].MAC_INST/switches_IBUF[3]
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.247 r  MAC_GEN[0].MAC_INST/Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.678     1.925    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.195 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.195    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.266ns  (logic 1.545ns (47.307%)  route 1.721ns (52.693%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.058     1.303    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.348 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.663     2.011    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.266 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.266    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.350ns  (logic 1.543ns (46.063%)  route 1.807ns (53.937%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.144     1.389    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.434 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.663     2.097    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.350 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.350    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.365ns  (logic 1.561ns (46.386%)  route 1.804ns (53.614%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.056     1.301    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.346 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.748     2.094    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.365 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.365    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.375ns  (logic 1.522ns (45.098%)  route 1.853ns (54.902%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          0.978     1.223    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X14Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.268 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.875     2.143    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.375 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.375    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.380ns  (logic 1.546ns (45.737%)  route 1.834ns (54.263%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.067     1.312    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X17Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.357 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.767     2.124    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.380 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.380    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.448ns  (logic 1.600ns (46.408%)  route 1.848ns (53.592%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  switches_IBUF[3]_inst/O
                         net (fo=17, routed)          0.897     1.158    switches_IBUF[3]
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.203 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          0.171     1.375    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.420 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.780     2.200    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.448 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.448    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.449ns  (logic 1.543ns (44.729%)  route 1.906ns (55.271%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.139     1.384    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.429 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.767     2.196    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.449 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.449    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.573ns  (logic 1.560ns (43.671%)  route 2.012ns (56.329%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switches_IBUF[1]_inst/O
                         net (fo=17, routed)          1.099     1.359    MAC_GEN[2].MAC_INST/switches_IBUF[1]
    SLICE_X17Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.404 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.914     2.318    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.573 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.573    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.682ns  (logic 1.558ns (42.302%)  route 2.125ns (57.698%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switches_IBUF[1]_inst/O
                         net (fo=17, routed)          1.209     1.469    MAC_GEN[2].MAC_INST/switches_IBUF[1]
    SLICE_X14Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.514 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.916     2.430    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.682 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.682    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.537ns  (logic 4.224ns (40.091%)  route 6.313ns (59.909%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.810     5.413    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X43Y43         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  MAC_GEN[2].MAC_INST/reg_acc_reg[0]/Q
                         net (fo=2, routed)           1.093     6.961    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[0]
    SLICE_X38Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.085 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.356     8.441    MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.565 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.864    12.429    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    15.950 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.950    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.083ns  (logic 4.239ns (42.042%)  route 5.844ns (57.958%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.810     5.413    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X43Y43         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  MAC_GEN[2].MAC_INST/reg_acc_reg[1]/Q
                         net (fo=2, routed)           1.188     7.056    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[1]
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     7.180 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.999     8.179    MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_2_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.303 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.658    11.961    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    15.496 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.496    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.971ns  (logic 4.319ns (43.311%)  route 5.653ns (56.689%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.810     5.413    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X42Y43         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.518     5.931 r  MAC_GEN[2].MAC_INST/reg_acc_reg[2]/Q
                         net (fo=2, routed)           0.915     6.846    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.970 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.999     7.969    MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2_n_0
    SLICE_X22Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.093 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.739    11.831    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    15.384 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.384    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stops_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.937ns  (logic 4.256ns (42.826%)  route 5.681ns (57.174%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.818     5.421    clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  stops_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.456     5.877 r  stops_reg[3]/Q
                         net (fo=3, routed)           0.789     6.666    stops_reg_n_0_[3]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.790 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.336     8.126    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X22Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.250 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.556    11.806    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    15.358 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.358    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.539ns  (logic 4.274ns (44.807%)  route 5.265ns (55.193%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.810     5.413    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X43Y43         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  MAC_GEN[2].MAC_INST/reg_acc_reg[14]/Q
                         net (fo=2, routed)           1.395     7.264    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[14]
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.388 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           1.338     8.726    MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_3_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.850 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.532    11.382    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    14.952 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.952    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.447ns  (logic 4.317ns (45.694%)  route 5.130ns (54.306%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.813     5.416    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.518     5.934 r  MAC_GEN[3].MAC_INST/reg_acc_reg[3]/Q
                         net (fo=2, routed)           0.845     6.778    MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1_0[3]
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.902 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.147     8.050    MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_2_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.174 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.138    11.312    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    14.862 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.862    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.213ns  (logic 4.258ns (46.218%)  route 4.955ns (53.782%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.812     5.415    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  MAC_GEN[2].MAC_INST/reg_acc_reg[13]/Q
                         net (fo=2, routed)           1.097     6.967    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[13]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.091 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           1.495     8.586    MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_2_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.710 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.364    11.074    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    14.628 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.628    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.212ns  (logic 4.314ns (46.826%)  route 4.898ns (53.174%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.810     5.413    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X42Y43         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.518     5.931 r  MAC_GEN[2].MAC_INST/reg_acc_reg[8]/Q
                         net (fo=2, routed)           1.115     7.045    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[8]
    SLICE_X38Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.169 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           1.194     8.363    MAC_GEN[2].MAC_INST/Out_result_OBUF[8]_inst_i_2_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.487 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.590    11.077    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    14.625 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.625    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.191ns  (logic 4.256ns (46.303%)  route 4.935ns (53.697%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.812     5.415    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  MAC_GEN[2].MAC_INST/reg_acc_reg[12]/Q
                         net (fo=2, routed)           0.908     6.779    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[12]
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.903 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           1.120     8.022    MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_2_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.146 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.908    11.054    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    14.606 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.606    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stops_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.154ns  (logic 4.259ns (46.529%)  route 4.895ns (53.471%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.818     5.421    clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  stops_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.456     5.877 r  stops_reg[3]/Q
                         net (fo=3, routed)           0.789     6.666    stops_reg_n_0_[3]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.790 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.171     7.961    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X22Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.085 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.934    11.019    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    14.574 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.574    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.464ns (60.626%)  route 0.951ns (39.374%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.642     1.562    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164     1.726 r  MAC_GEN[0].MAC_INST/reg_acc_reg[13]/Q
                         net (fo=2, routed)           0.288     2.014    MAC_GEN[2].MAC_INST/Out_result[14][13]
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.059 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.663     2.722    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.976 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.976    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[1].MAC_INST/reg_acc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.439ns (59.466%)  route 0.981ns (40.534%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.637     1.557    MAC_GEN[1].MAC_INST/clk_IBUF_BUFG
    SLICE_X29Y42         FDCE                                         r  MAC_GEN[1].MAC_INST/reg_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  MAC_GEN[1].MAC_INST/reg_acc_reg[10]/Q
                         net (fo=2, routed)           0.318     2.016    MAC_GEN[2].MAC_INST/Q[10]
    SLICE_X14Y46         LUT6 (Prop_lut6_I2_O)        0.045     2.061 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.663     2.724    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.977 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.977    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.478ns (60.797%)  route 0.953ns (39.203%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.642     1.562    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164     1.726 r  MAC_GEN[0].MAC_INST/reg_acc_reg[15]/Q
                         net (fo=2, routed)           0.275     2.001    MAC_GEN[0].MAC_INST/reg_acc_reg_n_0_[15]
    SLICE_X13Y47         LUT6 (Prop_lut6_I5_O)        0.045     2.046 r  MAC_GEN[0].MAC_INST/Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.678     2.724    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.994 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.994    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.480ns (59.295%)  route 1.016ns (40.705%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.641     1.561    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X14Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     1.725 r  MAC_GEN[0].MAC_INST/reg_acc_reg[14]/Q
                         net (fo=2, routed)           0.268     1.993    MAC_GEN[2].MAC_INST/Out_result[14][14]
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.038 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.748     2.786    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     4.057 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.057    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.438ns (57.630%)  route 1.058ns (42.370%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.641     1.561    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X15Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  MAC_GEN[0].MAC_INST/reg_acc_reg[5]/Q
                         net (fo=2, routed)           0.290     1.992    MAC_GEN[2].MAC_INST/Out_result[14][5]
    SLICE_X17Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.037 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.767     2.805    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     4.057 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.057    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.575ns  (logic 1.494ns (58.042%)  route 1.080ns (41.958%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.642     1.562    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.148     1.710 r  MAC_GEN[0].MAC_INST/reg_acc_reg[8]/Q
                         net (fo=2, routed)           0.300     2.010    MAC_GEN[2].MAC_INST/Out_result[14][8]
    SLICE_X15Y47         LUT6 (Prop_lut6_I4_O)        0.098     2.108 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.780     2.888    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     4.136 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.136    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.465ns (56.782%)  route 1.115ns (43.218%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.642     1.562    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164     1.726 r  MAC_GEN[0].MAC_INST/reg_acc_reg[7]/Q
                         net (fo=2, routed)           0.348     2.074    MAC_GEN[2].MAC_INST/Out_result[14][7]
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.045     2.119 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.767     2.886    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     4.142 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.142    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.441ns (55.353%)  route 1.162ns (44.647%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.642     1.562    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164     1.726 r  MAC_GEN[0].MAC_INST/reg_acc_reg[11]/Q
                         net (fo=2, routed)           0.287     2.013    MAC_GEN[2].MAC_INST/Out_result[14][11]
    SLICE_X14Y47         LUT6 (Prop_lut6_I4_O)        0.045     2.058 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.875     2.933    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     4.166 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.166    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.668ns  (logic 1.442ns (54.036%)  route 1.226ns (45.964%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.641     1.561    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X15Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  MAC_GEN[0].MAC_INST/reg_acc_reg[6]/Q
                         net (fo=2, routed)           0.319     2.021    MAC_GEN[2].MAC_INST/Out_result[14][6]
    SLICE_X22Y45         LUT6 (Prop_lut6_I4_O)        0.045     2.066 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.907     2.973    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     4.229 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.229    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.711ns  (logic 1.502ns (55.401%)  route 1.209ns (44.599%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.642     1.562    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.148     1.710 r  MAC_GEN[0].MAC_INST/reg_acc_reg[9]/Q
                         net (fo=2, routed)           0.296     2.005    MAC_GEN[2].MAC_INST/Out_result[14][9]
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.099     2.104 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.914     3.018    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     4.273 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.273    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1543 Endpoints
Min Delay          1543 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/aligned_x_1_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.795ns  (logic 1.480ns (10.726%)  route 12.315ns (89.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1456, routed)       12.315    13.795    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X35Y52         FDCE                                         f  MAC_GEN[3].MAC_INST/add_inst/aligned_x_1_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.520     4.943    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X35Y52         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/aligned_x_1_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/aligned_x_1_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.795ns  (logic 1.480ns (10.726%)  route 12.315ns (89.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1456, routed)       12.315    13.795    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X35Y52         FDCE                                         f  MAC_GEN[3].MAC_INST/add_inst/aligned_x_1_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.520     4.943    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X35Y52         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/aligned_x_1_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/aligned_x_1_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.795ns  (logic 1.480ns (10.726%)  route 12.315ns (89.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1456, routed)       12.315    13.795    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X35Y52         FDCE                                         f  MAC_GEN[3].MAC_INST/add_inst/aligned_x_1_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.520     4.943    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X35Y52         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/aligned_x_1_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/aligned_x_1_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.778ns  (logic 1.480ns (10.738%)  route 12.299ns (89.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1456, routed)       12.299    13.778    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X35Y50         FDCE                                         f  MAC_GEN[3].MAC_INST/add_inst/aligned_x_1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.520     4.943    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/aligned_x_1_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.717ns  (logic 1.852ns (13.498%)  route 11.865ns (86.502%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1456, routed)       10.119    11.599    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y54         LUT2 (Prop_lut2_I1_O)        0.124    11.723 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.810    12.533    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124    12.657 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.291    12.948    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.645    13.717    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X44Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.516     4.939    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.717ns  (logic 1.852ns (13.498%)  route 11.865ns (86.502%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1456, routed)       10.119    11.599    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y54         LUT2 (Prop_lut2_I1_O)        0.124    11.723 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.810    12.533    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124    12.657 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.291    12.948    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.645    13.717    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X44Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.516     4.939    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.717ns  (logic 1.852ns (13.498%)  route 11.865ns (86.502%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1456, routed)       10.119    11.599    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y54         LUT2 (Prop_lut2_I1_O)        0.124    11.723 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.810    12.533    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124    12.657 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.291    12.948    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.645    13.717    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X44Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.516     4.939    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.717ns  (logic 1.852ns (13.498%)  route 11.865ns (86.502%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1456, routed)       10.119    11.599    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y54         LUT2 (Prop_lut2_I1_O)        0.124    11.723 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.810    12.533    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124    12.657 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.291    12.948    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.645    13.717    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X44Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.516     4.939    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.713ns  (logic 1.852ns (13.503%)  route 11.861ns (86.497%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1456, routed)       10.119    11.599    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y54         LUT2 (Prop_lut2_I1_O)        0.124    11.723 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.810    12.533    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124    12.657 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.291    12.948    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.072 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.641    13.713    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X45Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.516     4.939    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_y_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.656ns  (logic 1.480ns (10.834%)  route 12.177ns (89.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1456, routed)       12.177    13.656    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X34Y51         FDCE                                         f  MAC_GEN[3].MAC_INST/add_inst/exp_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        1.520     4.943    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X34Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_y_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[33]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.247ns (19.911%)  route 0.995ns (80.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1456, routed)        0.995     1.243    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X3Y53          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.877     2.042    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[33]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[32]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.247ns (19.911%)  route 0.995ns (80.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1456, routed)        0.995     1.243    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X3Y53          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.877     2.042    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[32]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[33]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.247ns (19.911%)  route 0.995ns (80.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1456, routed)        0.995     1.243    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X3Y53          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.877     2.042    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[33]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[38]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.247ns (19.911%)  route 0.995ns (80.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1456, routed)        0.995     1.243    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X3Y53          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.877     2.042    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[38]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[35]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.247ns (18.549%)  route 1.086ns (81.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1456, routed)        1.086     1.334    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X6Y53          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.874     2.039    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X6Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[35]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[39]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.247ns (18.549%)  route 1.086ns (81.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1456, routed)        1.086     1.334    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X6Y53          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.874     2.039    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X6Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[39]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[10]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.247ns (17.395%)  route 1.175ns (82.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1456, routed)        1.175     1.422    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X7Y46          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[10]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.946     2.111    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[10]_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.247ns (17.395%)  route 1.175ns (82.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1456, routed)        1.175     1.422    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X7Y46          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.946     2.111    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.247ns (17.395%)  route 1.175ns (82.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1456, routed)        1.175     1.422    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X7Y46          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.946     2.111    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.247ns (17.395%)  route 1.175ns (82.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1456, routed)        1.175     1.422    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X7Y46          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1520, routed)        0.946     2.111    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[6]/C





