V 51
K 367470657800 or18
Y 0
D 0 0 850 1100
Z 0
i 88
N 83
J 295 790 2
J 415 790 1
S 1 2
L 325 790 20 0 3 0 1 0 O
T 705 75 30 0 3 JRG
Q 14 0 0
T 700 30 10 0 3 A
T 710 50 10 0 9 1
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 630 50 10 0 9 3rd October 2003
T 802 126 25 0 9 Page xx
Q 11 0 0
I 88 virtex2p:AND4 1 215 740 0 1 '
C 47 1 5 0
C 47 2 4 0
C 47 3 3 0
C 47 4 1 0
C 83 1 6 0
N 47
J 215 760 2
J 215 780 2
J 215 800 2
J 215 820 2
J 170 820 9
J 170 800 11
J 170 780 11
J 170 760 11
J 170 635 9
J 85 635 7
S 8 1
L 190 760 10 0 3 0 1 0 I3
S 7 2
L 190 780 10 0 3 0 1 0 I2
S 6 3
L 190 800 10 0 3 0 1 0 I1
S 5 4
L 190 820 10 0 3 0 1 0 I0
B 6 5
B 7 6
B 8 7
B 9 8
B 10 9
L 85 645 20 0 3 0 1 0 I[3:0]
I 48 virtex:ASHEETP 1 410 0 0 1 '
T 615 100 10 0 9 VIRTEX Family AND4_BUS  Macro
T 585 80 10 0 9 4-Bit AND Gate w/bus input
E
